Analysis & Synthesis report for SoCKit_Top
Wed May 14 18:37:08 2014
Quartus II 32-bit Version 13.1.1 Build 166 11/26/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state
 12. State Machine - |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state
 13. State Machine - |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 14. State Machine - |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|control_state
 15. State Machine - |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 16. State Machine - |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 17. Registers Protected by Synthesis
 18. User-Specified and Inferred Latches
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Packed Into Inferred Megafunctions
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 26. Source assignments for lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 27. Source assignments for lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 28. Source assignments for lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 29. Source assignments for lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 30. Source assignments for lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 31. Source assignments for lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 32. Source assignments for lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 33. Source assignments for lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 34. Source assignments for lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 35. Source assignments for lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 36. Source assignments for lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 37. Source assignments for lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 38. Source assignments for lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 39. Source assignments for lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 40. Source assignments for lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 41. Source assignments for lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 42. Source assignments for lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer
 43. Source assignments for lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer
 44. Source assignments for lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 45. Source assignments for lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 46. Source assignments for lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 47. Source assignments for lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 48. Source assignments for lab3:u0|VGA_LED:vga_led_0|ninja1:ninja1|altsyncram:altsyncram_component|altsyncram_84h1:auto_generated
 49. Source assignments for lab3:u0|VGA_LED:vga_led_0|ninja2:ninja2|altsyncram:altsyncram_component|altsyncram_94h1:auto_generated
 50. Source assignments for lab3:u0|VGA_LED:vga_led_0|ninja3:ninja3|altsyncram:altsyncram_component|altsyncram_a4h1:auto_generated
 51. Source assignments for lab3:u0|VGA_LED:vga_led_0|reading:book1|altsyncram:altsyncram_component|altsyncram_19h1:auto_generated
 52. Source assignments for lab3:u0|VGA_LED:vga_led_0|exam:book2|altsyncram:altsyncram_component|altsyncram_ivg1:auto_generated
 53. Source assignments for lab3:u0|VGA_LED:vga_led_0|homework:book3|altsyncram:altsyncram_component|altsyncram_jdh1:auto_generated
 54. Source assignments for lab3:u0|VGA_LED:vga_led_0|bomb:book4|altsyncram:altsyncram_component|altsyncram_cch1:auto_generated
 55. Source assignments for lab3:u0|VGA_LED:vga_led_0|pizza:book5|altsyncram:altsyncram_component|altsyncram_l3h1:auto_generated
 56. Source assignments for lab3:u0|VGA_LED:vga_led_0|thesis_new:book6|altsyncram:altsyncram_component|altsyncram_nvh1:auto_generated
 57. Source assignments for lab3:u0|VGA_LED:vga_led_0|bg1_new:prom_bg1|altsyncram:altsyncram_component|altsyncram_nkh1:auto_generated
 58. Source assignments for lab3:u0|VGA_LED:vga_led_0|bg2_new:prom_bg2|altsyncram:altsyncram_component|altsyncram_okh1:auto_generated
 59. Source assignments for lab3:u0|VGA_LED:vga_led_0|bg3_new:prom_bg3|altsyncram:altsyncram_component|altsyncram_pkh1:auto_generated
 60. Source assignments for lab3:u0|VGA_LED:vga_led_0|bg4_new:prom_bg4|altsyncram:altsyncram_component|altsyncram_qkh1:auto_generated
 61. Source assignments for lab3:u0|VGA_LED:vga_led_0|bach_new:level1|altsyncram:altsyncram_component|altsyncram_8ai1:auto_generated
 62. Source assignments for lab3:u0|VGA_LED:vga_led_0|mast_new:level2|altsyncram:altsyncram_component|altsyncram_k4i1:auto_generated
 63. Source assignments for lab3:u0|VGA_LED:vga_led_0|phd_new:level3|altsyncram:altsyncram_component|altsyncram_hmh1:auto_generated
 64. Source assignments for lab3:u0|VGA_LED:vga_led_0|pass_new:ps|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated
 65. Source assignments for lab3:u0|VGA_LED:vga_led_0|fail_new:fl|altsyncram:altsyncram_component|altsyncram_hph1:auto_generated
 66. Source assignments for lab3:u0|VGA_LED:vga_led_0|diploma_new:dip0|altsyncram:altsyncram_component|altsyncram_d2i1:auto_generated
 67. Source assignments for lab3:u0|VGA_LED:vga_led_0|zero_new2:sc0|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated
 68. Source assignments for lab3:u0|VGA_LED:vga_led_0|one_new2:sc1|altsyncram:altsyncram_component|altsyncram_pdh1:auto_generated
 69. Source assignments for lab3:u0|VGA_LED:vga_led_0|two_new2:sc2|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated
 70. Source assignments for lab3:u0|VGA_LED:vga_led_0|three_new2:sc3|altsyncram:altsyncram_component|altsyncram_fkh1:auto_generated
 71. Source assignments for lab3:u0|VGA_LED:vga_led_0|four_new2:sc4|altsyncram:altsyncram_component|altsyncram_jhh1:auto_generated
 72. Source assignments for lab3:u0|VGA_LED:vga_led_0|five_new2:sc5|altsyncram:altsyncram_component|altsyncram_1hh1:auto_generated
 73. Source assignments for lab3:u0|VGA_LED:vga_led_0|six_new2:sc6|altsyncram:altsyncram_component|altsyncram_beh1:auto_generated
 74. Source assignments for lab3:u0|VGA_LED:vga_led_0|seven_new2:sc7|altsyncram:altsyncram_component|altsyncram_rkh1:auto_generated
 75. Source assignments for lab3:u0|VGA_LED:vga_led_0|eight_new2:sc8|altsyncram:altsyncram_component|altsyncram_8kh1:auto_generated
 76. Source assignments for lab3:u0|VGA_LED:vga_led_0|nine_new2:sc9|altsyncram:altsyncram_component|altsyncram_2hh1:auto_generated
 77. Source assignments for lab3:u0|VGA_LED:vga_led_0|life_new:nl1|altsyncram:altsyncram_component|altsyncram_gdh1:auto_generated
 78. Source assignments for lab3:u0|VGA_LED:vga_led_0|life_new:nl2|altsyncram:altsyncram_component|altsyncram_gdh1:auto_generated
 79. Source assignments for lab3:u0|VGA_LED:vga_led_0|life_new:nl3|altsyncram:altsyncram_component|altsyncram_gdh1:auto_generated
 80. Source assignments for lab3:u0|VGA_LED:vga_led_0|sun:sun0|altsyncram:altsyncram_component|altsyncram_bug1:auto_generated
 81. Source assignments for lab3:u0|VGA_LED:vga_led_0|moon:mn0|altsyncram:altsyncram_component|altsyncram_e1h1:auto_generated
 82. Source assignments for lab3:u0|VGA_LED:vga_led_0|rain:rn0|altsyncram:altsyncram_component|altsyncram_v0h1:auto_generated
 83. Source assignments for lab3:u0|VGA_LED:vga_led_0|nuny_new2:nun0|altsyncram:altsyncram_component|altsyncram_buh1:auto_generated
 84. Source assignments for lab3:u0|VGA_LED:vga_led_0|ninjasymbol:sym0|altsyncram:altsyncram_component|altsyncram_i4i1:auto_generated
 85. Source assignments for lab3:u0|VGA_LED:vga_led_0|tryagain:try0|altsyncram:altsyncram_component|altsyncram_keh1:auto_generated
 86. Source assignments for lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated
 87. Source assignments for lab3:u0|Audio_top:audio_emulator_0|city:c0|altsyncram:altsyncram_component|altsyncram_kah1:auto_generated
 88. Source assignments for lab3:u0|Audio_top:audio_emulator_0|whoosh_new:w0|altsyncram:altsyncram_component|altsyncram_euh1:auto_generated
 89. Source assignments for lab3:u0|Audio_top:audio_emulator_0|sword:s0|altsyncram:altsyncram_component|altsyncram_ofh1:auto_generated
 90. Source assignments for lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
 91. Source assignments for lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_001
 92. Source assignments for lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_002
 93. Source assignments for lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux
 94. Source assignments for lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001
 95. Source assignments for lab3:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 96. Source assignments for lab3:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 97. Source assignments for lab3:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 98. Source assignments for lab3:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 99. Source assignments for lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|altsyncram:buffer1_rtl_0|altsyncram_2cj1:auto_generated
100. Source assignments for lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|altsyncram:buffer2_rtl_0|altsyncram_2cj1:auto_generated
101. Source assignments for lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
102. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0
103. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
104. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
105. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
106. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
107. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
108. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
109. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
110. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
111. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
112. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
113. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
114. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
115. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
116. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
117. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
118. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
119. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
120. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
121. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
122. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
123. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
124. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
125. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
126. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
127. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
128. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
129. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
130. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
131. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
132. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
133. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
134. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
135. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
136. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
137. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
138. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
139. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
140. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
141. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
142. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
143. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
144. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
145. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
146. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
147. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
148. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
149. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
150. Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
151. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0
152. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
153. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
154. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
155. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
156. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
157. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
158. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
159. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
160. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node
161. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
162. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
163. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer
164. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer
165. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
166. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
167. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
168. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
169. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo
170. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p
171. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b
172. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto
173. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
174. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller
175. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
176. Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
177. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|VGA_LED_Emulator:led_emulator
178. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|ninja1:ninja1|altsyncram:altsyncram_component
179. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|ninja2:ninja2|altsyncram:altsyncram_component
180. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|ninja3:ninja3|altsyncram:altsyncram_component
181. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|reading:book1|altsyncram:altsyncram_component
182. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|exam:book2|altsyncram:altsyncram_component
183. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|homework:book3|altsyncram:altsyncram_component
184. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|bomb:book4|altsyncram:altsyncram_component
185. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|pizza:book5|altsyncram:altsyncram_component
186. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|thesis_new:book6|altsyncram:altsyncram_component
187. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|bg1_new:prom_bg1|altsyncram:altsyncram_component
188. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|bg2_new:prom_bg2|altsyncram:altsyncram_component
189. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|bg3_new:prom_bg3|altsyncram:altsyncram_component
190. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|bg4_new:prom_bg4|altsyncram:altsyncram_component
191. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|bach_new:level1|altsyncram:altsyncram_component
192. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|mast_new:level2|altsyncram:altsyncram_component
193. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|phd_new:level3|altsyncram:altsyncram_component
194. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|pass_new:ps|altsyncram:altsyncram_component
195. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|fail_new:fl|altsyncram:altsyncram_component
196. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|diploma_new:dip0|altsyncram:altsyncram_component
197. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|zero_new2:sc0|altsyncram:altsyncram_component
198. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|one_new2:sc1|altsyncram:altsyncram_component
199. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|two_new2:sc2|altsyncram:altsyncram_component
200. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|three_new2:sc3|altsyncram:altsyncram_component
201. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|four_new2:sc4|altsyncram:altsyncram_component
202. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|five_new2:sc5|altsyncram:altsyncram_component
203. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|six_new2:sc6|altsyncram:altsyncram_component
204. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|seven_new2:sc7|altsyncram:altsyncram_component
205. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|eight_new2:sc8|altsyncram:altsyncram_component
206. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|nine_new2:sc9|altsyncram:altsyncram_component
207. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|life_new:nl1|altsyncram:altsyncram_component
208. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|life_new:nl2|altsyncram:altsyncram_component
209. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|life_new:nl3|altsyncram:altsyncram_component
210. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|sun:sun0|altsyncram:altsyncram_component
211. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|moon:mn0|altsyncram:altsyncram_component
212. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|rain:rn0|altsyncram:altsyncram_component
213. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|nuny_new2:nun0|altsyncram:altsyncram_component
214. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|ninjasymbol:sym0|altsyncram:altsyncram_component
215. Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|tryagain:try0|altsyncram:altsyncram_component
216. Parameter Settings for User Entity Instance: lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component
217. Parameter Settings for User Entity Instance: lab3:u0|Audio_top:audio_emulator_0|city:c0|altsyncram:altsyncram_component
218. Parameter Settings for User Entity Instance: lab3:u0|Audio_top:audio_emulator_0|whoosh_new:w0|altsyncram:altsyncram_component
219. Parameter Settings for User Entity Instance: lab3:u0|Audio_top:audio_emulator_0|sword:s0|altsyncram:altsyncram_component
220. Parameter Settings for User Entity Instance: lab3:u0|Audio_top:audio_emulator_0|clock_pll:pll|clock_pll_0002:clock_pll_inst|altera_pll:altera_pll_i
221. Parameter Settings for User Entity Instance: lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config
222. Parameter Settings for User Entity Instance: lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_controller:control
223. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator
224. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator
225. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator
226. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
227. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
228. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_translator_avalon_universal_master_0_agent
229. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent
230. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
231. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
232. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo
233. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent
234. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
235. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo
236. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo
237. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_addr_router:addr_router|lab3_mm_interconnect_0_addr_router_default_decode:the_default_decode
238. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_addr_router:addr_router_001|lab3_mm_interconnect_0_addr_router_default_decode:the_default_decode
239. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_addr_router:addr_router_002|lab3_mm_interconnect_0_addr_router_default_decode:the_default_decode
240. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_id_router:id_router|lab3_mm_interconnect_0_id_router_default_decode:the_default_decode
241. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_id_router:id_router_001|lab3_mm_interconnect_0_id_router_default_decode:the_default_decode
242. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter
243. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001
244. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_002
245. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter
246. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
247. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size
248. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
249. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
250. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
251. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
252. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
253. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
254. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
255. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
256. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
257. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
258. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
259. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
260. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
261. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
262. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001
263. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
264. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size
265. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
266. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
267. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
268. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
269. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
270. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
271. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
272. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
273. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
274. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
275. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
276. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
277. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
278. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
279. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
280. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
281. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
282. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
283. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
284. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
285. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
286. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
287. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_002|altera_merlin_arbitrator:arb
288. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
289. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter
290. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor
291. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001
292. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor
293. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002
294. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|altera_merlin_address_alignment:check_and_align_address_to_size
295. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003
296. Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_address_alignment:check_and_align_address_to_size
297. Parameter Settings for User Entity Instance: lab3:u0|altera_reset_controller:rst_controller
298. Parameter Settings for User Entity Instance: lab3:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
299. Parameter Settings for User Entity Instance: lab3:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
300. Parameter Settings for User Entity Instance: lab3:u0|altera_reset_controller:rst_controller_001
301. Parameter Settings for User Entity Instance: lab3:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
302. Parameter Settings for User Entity Instance: lab3:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
303. Parameter Settings for Inferred Entity Instance: lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|altsyncram:buffer1_rtl_0
304. Parameter Settings for Inferred Entity Instance: lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|altsyncram:buffer2_rtl_0
305. Parameter Settings for Inferred Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
306. Parameter Settings for Inferred Entity Instance: lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|lpm_divide:Mod1
307. Parameter Settings for Inferred Entity Instance: lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|lpm_divide:Mod0
308. altsyncram Parameter Settings by Entity Instance
309. Port Connectivity Checks: "lab3:u0|altera_reset_controller:rst_controller_001"
310. Port Connectivity Checks: "lab3:u0|altera_reset_controller:rst_controller"
311. Port Connectivity Checks: "lab3:u0|lab3_irq_mapper_001:irq_mapper_001"
312. Port Connectivity Checks: "lab3:u0|lab3_irq_mapper:irq_mapper"
313. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003"
314. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|altera_merlin_address_alignment:check_and_align_address_to_size"
315. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002"
316. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"
317. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor"
318. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"
319. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
320. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
321. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
322. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
323. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
324. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
325. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
326. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
327. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
328. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"
329. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
330. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_id_router:id_router|lab3_mm_interconnect_0_id_router_default_decode:the_default_decode"
331. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_addr_router:addr_router|lab3_mm_interconnect_0_addr_router_default_decode:the_default_decode"
332. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo"
333. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
334. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent"
335. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo"
336. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
337. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent"
338. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_translator_avalon_universal_master_0_agent"
339. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
340. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
341. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator"
342. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator"
343. Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
344. Port Connectivity Checks: "lab3:u0|Audio_top:audio_emulator_0|audio_effects:ae"
345. Port Connectivity Checks: "lab3:u0|Audio_top:audio_emulator_0|audio_codec:ac"
346. Port Connectivity Checks: "lab3:u0|Audio_top:audio_emulator_0|whoosh_new:w0"
347. Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1"
348. Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|tryagain:try0"
349. Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|ninjasymbol:sym0"
350. Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|rain:rn0"
351. Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|moon:mn0"
352. Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|sun:sun0"
353. Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|life_new:nl3"
354. Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|life_new:nl2"
355. Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|life_new:nl1"
356. Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|nine_new2:sc9"
357. Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|eight_new2:sc8"
358. Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|seven_new2:sc7"
359. Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|six_new2:sc6"
360. Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|five_new2:sc5"
361. Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|four_new2:sc4"
362. Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|three_new2:sc3"
363. Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|two_new2:sc2"
364. Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|one_new2:sc1"
365. Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|zero_new2:sc0"
366. Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
367. Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller"
368. Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo"
369. Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
370. Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
371. Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
372. Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
373. Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node"
374. Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
375. Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
376. Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
377. Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
378. Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
379. Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
380. Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0"
381. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
382. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs"
383. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs"
384. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs"
385. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
386. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
387. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
388. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
389. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
390. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
391. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
392. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
393. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
394. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
395. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
396. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
397. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
398. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
399. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
400. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
401. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
402. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
403. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
404. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
405. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
406. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
407. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
408. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
409. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
410. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
411. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
412. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
413. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
414. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
415. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
416. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
417. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
418. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
419. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
420. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
421. Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0"
422. Port Connectivity Checks: "lab3:u0"
423. Elapsed Time Per Partition
424. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed May 14 18:37:08 2014       ;
; Quartus II 32-bit Version       ; 13.1.1 Build 166 11/26/2013 SJ Full Version ;
; Revision Name                   ; SoCKit_Top                                  ;
; Top-level Entity Name           ; SoCKit_Top                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 9194                                        ;
; Total pins                      ; 289                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 4,173,312                                   ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI TX Channels          ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C8ES   ;                    ;
; Top-level entity name                                                           ; SoCKit_Top         ; SoCKit_Top         ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.36        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  35.9%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path                                               ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                        ; Library   ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------+
; lab3/synthesis/lab3.v                                                          ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/lab3.v                                                          ; lab3      ;
; lab3/synthesis/submodules/altera_reset_controller.v                            ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_reset_controller.v                            ; lab3      ;
; lab3/synthesis/submodules/altera_reset_synchronizer.v                          ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_reset_synchronizer.v                          ; lab3      ;
; lab3/synthesis/submodules/lab3_irq_mapper_001.sv                               ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/lab3_irq_mapper_001.sv                               ; lab3      ;
; lab3/synthesis/submodules/lab3_irq_mapper.sv                                   ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/lab3_irq_mapper.sv                                   ; lab3      ;
; lab3/synthesis/submodules/lab3_mm_interconnect_0.v                             ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/lab3_mm_interconnect_0.v                             ; lab3      ;
; lab3/synthesis/submodules/altera_merlin_width_adapter.sv                       ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_merlin_width_adapter.sv                       ; lab3      ;
; lab3/synthesis/submodules/altera_merlin_address_alignment.sv                   ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_merlin_address_alignment.sv                   ; lab3      ;
; lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv                  ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv                  ; lab3      ;
; lab3/synthesis/submodules/altera_merlin_arbitrator.sv                          ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_merlin_arbitrator.sv                          ; lab3      ;
; lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_mux.sv               ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_mux.sv               ; lab3      ;
; lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_demux.sv             ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_demux.sv             ; lab3      ;
; lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_mux.sv               ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_mux.sv               ; lab3      ;
; lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_demux.sv             ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_demux.sv             ; lab3      ;
; lab3/synthesis/submodules/altera_merlin_burst_adapter.sv                       ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_merlin_burst_adapter.sv                       ; lab3      ;
; lab3/synthesis/submodules/altera_merlin_traffic_limiter.sv                     ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_merlin_traffic_limiter.sv                     ; lab3      ;
; lab3/synthesis/submodules/altera_avalon_sc_fifo.v                              ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_avalon_sc_fifo.v                              ; lab3      ;
; lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v                     ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v                     ; lab3      ;
; lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv                  ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv                  ; lab3      ;
; lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv                ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv                ; lab3      ;
; lab3/synthesis/submodules/altera_merlin_slave_agent.sv                         ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_merlin_slave_agent.sv                         ; lab3      ;
; lab3/synthesis/submodules/altera_merlin_master_agent.sv                        ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_merlin_master_agent.sv                        ; lab3      ;
; lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv                       ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv                       ; lab3      ;
; lab3/synthesis/submodules/altera_merlin_slave_translator.sv                    ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_merlin_slave_translator.sv                    ; lab3      ;
; lab3/synthesis/submodules/altera_merlin_master_translator.sv                   ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_merlin_master_translator.sv                   ; lab3      ;
; lab3/synthesis/submodules/lab3_master_0.v                                      ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/lab3_master_0.v                                      ; lab3      ;
; lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v                          ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v                          ; lab3      ;
; lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v                          ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v                          ; lab3      ;
; lab3/synthesis/submodules/altera_avalon_packets_to_master.v                    ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_avalon_packets_to_master.v                    ; lab3      ;
; lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                  ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                  ; lab3      ;
; lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                  ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                  ; lab3      ;
; lab3/synthesis/submodules/lab3_master_0_timing_adt.v                           ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/lab3_master_0_timing_adt.v                           ; lab3      ;
; lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v                    ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v                    ; lab3      ;
; lab3/synthesis/submodules/altera_jtag_dc_streaming.v                           ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_jtag_dc_streaming.v                           ; lab3      ;
; lab3/synthesis/submodules/altera_jtag_sld_node.v                               ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_jtag_sld_node.v                               ; lab3      ;
; lab3/synthesis/submodules/altera_jtag_streaming.v                              ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_jtag_streaming.v                              ; lab3      ;
; lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v                     ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v                     ; lab3      ;
; lab3/synthesis/submodules/altera_avalon_st_idle_remover.v                      ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_avalon_st_idle_remover.v                      ; lab3      ;
; lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v                     ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v                     ; lab3      ;
; lab3/synthesis/submodules/lab3_hps_0.v                                         ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/lab3_hps_0.v                                         ; lab3      ;
; lab3/synthesis/submodules/lab3_hps_0_hps_io.v                                  ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/lab3_hps_0_hps_io.v                                  ; lab3      ;
; lab3/synthesis/submodules/hps_sdram.v                                          ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/hps_sdram.v                                          ; lab3      ;
; lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                       ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                       ; lab3      ;
; lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv ; lab3      ;
; lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v                              ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v                              ; lab3      ;
; lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                ; lab3      ;
; lab3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                        ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                        ; lab3      ;
; lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                  ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                  ; lab3      ;
; lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v                          ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v                          ; lab3      ;
; lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                      ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                      ; lab3      ;
; lab3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                        ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                        ; lab3      ;
; lab3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv       ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv       ; lab3      ;
; lab3/synthesis/submodules/hps_sdram_p0.sv                                      ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/hps_sdram_p0.sv                                      ; lab3      ;
; lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v                               ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v                               ; lab3      ;
; lab3/synthesis/submodules/hps_sdram_pll.sv                                     ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/hps_sdram_pll.sv                                     ; lab3      ;
; lab3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                   ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                   ; lab3      ;
; lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv                          ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv                          ; lab3      ;
; lab3/synthesis/submodules/lab3_hps_0_fpga_interfaces.sv                        ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/lab3_hps_0_fpga_interfaces.sv                        ; lab3      ;
; SoCKit_top.v                                                                   ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/SoCKit_top.v                                                                   ;           ;
; VGA_LED.sv                                                                     ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/VGA_LED.sv                                                                     ;           ;
; VGA_LED_Emulator.sv                                                            ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/VGA_LED_Emulator.sv                                                            ;           ;
; RGB_controller.sv                                                              ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/RGB_controller.sv                                                              ;           ;
; bg.v                                                                           ; yes             ; User Wizard-Generated File             ; /home/user4/spring14/kb2673/nuny_v10/bg.v                                                                           ;           ;
; clock_pll.v                                                                    ; yes             ; User Wizard-Generated File             ; /home/user4/spring14/kb2673/nuny_v10/clock_pll.v                                                                    ; clock_pll ;
; clock_pll/clock_pll_0002.v                                                     ; yes             ; User Verilog HDL File                  ; /home/user4/spring14/kb2673/nuny_v10/clock_pll/clock_pll_0002.v                                                     ; clock_pll ;
; ninja1.v                                                                       ; yes             ; User Wizard-Generated File             ; /home/user4/spring14/kb2673/nuny_v10/ninja1.v                                                                       ;           ;
; ninja2.v                                                                       ; yes             ; User Wizard-Generated File             ; /home/user4/spring14/kb2673/nuny_v10/ninja2.v                                                                       ;           ;
; ninja3.v                                                                       ; yes             ; User Wizard-Generated File             ; /home/user4/spring14/kb2673/nuny_v10/ninja3.v                                                                       ;           ;
; i2c_av_config.sv                                                               ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/i2c_av_config.sv                                                               ;           ;
; audio_codec.sv                                                                 ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/audio_codec.sv                                                                 ;           ;
; Audio_Top.sv                                                                   ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/Audio_Top.sv                                                                   ;           ;
; i2c_controller.sv                                                              ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/i2c_controller.sv                                                              ;           ;
; audio_effects.sv                                                               ; yes             ; User SystemVerilog HDL File            ; /home/user4/spring14/kb2673/nuny_v10/audio_effects.sv                                                               ;           ;
; altddio_out.tdf                                                                ; yes             ; Megafunction                           ; /opt/altera/quartus-13.1/quartus/libraries/megafunctions/altddio_out.tdf                                            ;           ;
; aglobal131.inc                                                                 ; yes             ; Megafunction                           ; /opt/altera/quartus-13.1/quartus/libraries/megafunctions/aglobal131.inc                                             ;           ;
; stratix_ddio.inc                                                               ; yes             ; Megafunction                           ; /opt/altera/quartus-13.1/quartus/libraries/megafunctions/stratix_ddio.inc                                           ;           ;
; cyclone_ddio.inc                                                               ; yes             ; Megafunction                           ; /opt/altera/quartus-13.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                           ;           ;
; lpm_mux.inc                                                                    ; yes             ; Megafunction                           ; /opt/altera/quartus-13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                ;           ;
; stratix_lcell.inc                                                              ; yes             ; Megafunction                           ; /opt/altera/quartus-13.1/quartus/libraries/megafunctions/stratix_lcell.inc                                          ;           ;
; db/ddio_out_uqe.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/ddio_out_uqe.tdf                                                            ;           ;
; altera_std_synchronizer.v                                                      ; yes             ; Megafunction                           ; /opt/altera/quartus-13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                  ;           ;
; sld_virtual_jtag_basic.v                                                       ; yes             ; Megafunction                           ; /opt/altera/quartus-13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                   ;           ;
; altsyncram.tdf                                                                 ; yes             ; Megafunction                           ; /opt/altera/quartus-13.1/quartus/libraries/megafunctions/altsyncram.tdf                                             ;           ;
; stratix_ram_block.inc                                                          ; yes             ; Megafunction                           ; /opt/altera/quartus-13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                      ;           ;
; lpm_decode.inc                                                                 ; yes             ; Megafunction                           ; /opt/altera/quartus-13.1/quartus/libraries/megafunctions/lpm_decode.inc                                             ;           ;
; a_rdenreg.inc                                                                  ; yes             ; Megafunction                           ; /opt/altera/quartus-13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                              ;           ;
; altrom.inc                                                                     ; yes             ; Megafunction                           ; /opt/altera/quartus-13.1/quartus/libraries/megafunctions/altrom.inc                                                 ;           ;
; altram.inc                                                                     ; yes             ; Megafunction                           ; /opt/altera/quartus-13.1/quartus/libraries/megafunctions/altram.inc                                                 ;           ;
; altdpram.inc                                                                   ; yes             ; Megafunction                           ; /opt/altera/quartus-13.1/quartus/libraries/megafunctions/altdpram.inc                                               ;           ;
; db/altsyncram_84h1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_84h1.tdf                                                         ;           ;
; sprites/ninja1.mif                                                             ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites/ninja1.mif                                                             ;           ;
; db/altsyncram_94h1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_94h1.tdf                                                         ;           ;
; sprites/ninja2.mif                                                             ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites/ninja2.mif                                                             ;           ;
; db/altsyncram_a4h1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_a4h1.tdf                                                         ;           ;
; sprites/ninja3.mif                                                             ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites/ninja3.mif                                                             ;           ;
; reading.v                                                                      ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/reading.v                                                                      ;           ;
; db/altsyncram_19h1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_19h1.tdf                                                         ;           ;
; sprites/reading.mif                                                            ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites/reading.mif                                                            ;           ;
; exam.v                                                                         ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/exam.v                                                                         ;           ;
; db/altsyncram_ivg1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_ivg1.tdf                                                         ;           ;
; sprites/exam.mif                                                               ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites/exam.mif                                                               ;           ;
; homework.v                                                                     ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/homework.v                                                                     ;           ;
; db/altsyncram_jdh1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_jdh1.tdf                                                         ;           ;
; sprites/homework.mif                                                           ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites/homework.mif                                                           ;           ;
; bomb.v                                                                         ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/bomb.v                                                                         ;           ;
; db/altsyncram_cch1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_cch1.tdf                                                         ;           ;
; sprites-new/bomb.mif                                                           ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites-new/bomb.mif                                                           ;           ;
; pizza.v                                                                        ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/pizza.v                                                                        ;           ;
; db/altsyncram_l3h1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_l3h1.tdf                                                         ;           ;
; sprites/pizza.mif                                                              ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites/pizza.mif                                                              ;           ;
; thesis_new.v                                                                   ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/thesis_new.v                                                                   ;           ;
; db/altsyncram_nvh1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_nvh1.tdf                                                         ;           ;
; sprites-new/thesis_new.mif                                                     ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites-new/thesis_new.mif                                                     ;           ;
; bg1_new.v                                                                      ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/bg1_new.v                                                                      ;           ;
; db/altsyncram_nkh1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_nkh1.tdf                                                         ;           ;
; sprites-new/bg1-new.mif                                                        ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites-new/bg1-new.mif                                                        ;           ;
; db/decode_11a.tdf                                                              ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/decode_11a.tdf                                                              ;           ;
; db/mux_3hb.tdf                                                                 ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/mux_3hb.tdf                                                                 ;           ;
; bg2_new.v                                                                      ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/bg2_new.v                                                                      ;           ;
; db/altsyncram_okh1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_okh1.tdf                                                         ;           ;
; sprites-new/bg2-new.mif                                                        ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites-new/bg2-new.mif                                                        ;           ;
; bg3_new.v                                                                      ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/bg3_new.v                                                                      ;           ;
; db/altsyncram_pkh1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_pkh1.tdf                                                         ;           ;
; sprites-new/bg3-new.mif                                                        ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites-new/bg3-new.mif                                                        ;           ;
; bg4_new.v                                                                      ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/bg4_new.v                                                                      ;           ;
; db/altsyncram_qkh1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_qkh1.tdf                                                         ;           ;
; sprites-new/bg4-new.mif                                                        ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites-new/bg4-new.mif                                                        ;           ;
; bach_new.v                                                                     ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/bach_new.v                                                                     ;           ;
; db/altsyncram_8ai1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_8ai1.tdf                                                         ;           ;
; sprites-new/bachelors_new.mif                                                  ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites-new/bachelors_new.mif                                                  ;           ;
; mast_new.v                                                                     ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/mast_new.v                                                                     ;           ;
; db/altsyncram_k4i1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_k4i1.tdf                                                         ;           ;
; sprites-new/masters_new.mif                                                    ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites-new/masters_new.mif                                                    ;           ;
; phd_new.v                                                                      ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/phd_new.v                                                                      ;           ;
; db/altsyncram_hmh1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_hmh1.tdf                                                         ;           ;
; sprites-new/phd_new.mif                                                        ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites-new/phd_new.mif                                                        ;           ;
; pass_new.v                                                                     ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/pass_new.v                                                                     ;           ;
; db/altsyncram_cqh1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_cqh1.tdf                                                         ;           ;
; sprites-new/pass_new.mif                                                       ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites-new/pass_new.mif                                                       ;           ;
; fail_new.v                                                                     ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/fail_new.v                                                                     ;           ;
; db/altsyncram_hph1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_hph1.tdf                                                         ;           ;
; sprites-new/fail_new.mif                                                       ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites-new/fail_new.mif                                                       ;           ;
; diploma_new.v                                                                  ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/diploma_new.v                                                                  ;           ;
; db/altsyncram_d2i1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_d2i1.tdf                                                         ;           ;
; sprites-new/diploma_new.mif                                                    ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites-new/diploma_new.mif                                                    ;           ;
; zero_new2.v                                                                    ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/zero_new2.v                                                                    ;           ;
; db/altsyncram_nhh1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_nhh1.tdf                                                         ;           ;
; newnums2/zero_new2.mif                                                         ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/newnums2/zero_new2.mif                                                         ;           ;
; one_new2.v                                                                     ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/one_new2.v                                                                     ;           ;
; db/altsyncram_pdh1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_pdh1.tdf                                                         ;           ;
; newnums2/one_new2.mif                                                          ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/newnums2/one_new2.mif                                                          ;           ;
; two_new2.v                                                                     ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/two_new2.v                                                                     ;           ;
; db/altsyncram_heh1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_heh1.tdf                                                         ;           ;
; newnums2/two_new2.mif                                                          ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/newnums2/two_new2.mif                                                          ;           ;
; three_new2.v                                                                   ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/three_new2.v                                                                   ;           ;
; db/altsyncram_fkh1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_fkh1.tdf                                                         ;           ;
; newnums2/three_new2.mif                                                        ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/newnums2/three_new2.mif                                                        ;           ;
; four_new2.v                                                                    ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/four_new2.v                                                                    ;           ;
; db/altsyncram_jhh1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_jhh1.tdf                                                         ;           ;
; newnums2/four_new2.mif                                                         ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/newnums2/four_new2.mif                                                         ;           ;
; five_new2.v                                                                    ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/five_new2.v                                                                    ;           ;
; db/altsyncram_1hh1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_1hh1.tdf                                                         ;           ;
; newnums2/five_new2.mif                                                         ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/newnums2/five_new2.mif                                                         ;           ;
; six_new2.v                                                                     ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/six_new2.v                                                                     ;           ;
; db/altsyncram_beh1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_beh1.tdf                                                         ;           ;
; newnums2/six_new2.mif                                                          ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/newnums2/six_new2.mif                                                          ;           ;
; seven_new2.v                                                                   ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/seven_new2.v                                                                   ;           ;
; db/altsyncram_rkh1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_rkh1.tdf                                                         ;           ;
; newnums2/seven_new2.mif                                                        ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/newnums2/seven_new2.mif                                                        ;           ;
; eight_new2.v                                                                   ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/eight_new2.v                                                                   ;           ;
; db/altsyncram_8kh1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_8kh1.tdf                                                         ;           ;
; newnums2/eight_new2.mif                                                        ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/newnums2/eight_new2.mif                                                        ;           ;
; nine_new2.v                                                                    ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/nine_new2.v                                                                    ;           ;
; db/altsyncram_2hh1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_2hh1.tdf                                                         ;           ;
; newnums2/nine_new2.mif                                                         ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/newnums2/nine_new2.mif                                                         ;           ;
; life_new.v                                                                     ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/life_new.v                                                                     ;           ;
; db/altsyncram_gdh1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_gdh1.tdf                                                         ;           ;
; sprites/life_new.mif                                                           ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites/life_new.mif                                                           ;           ;
; sun.v                                                                          ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/sun.v                                                                          ;           ;
; db/altsyncram_bug1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_bug1.tdf                                                         ;           ;
; sprites/sun.mif                                                                ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites/sun.mif                                                                ;           ;
; moon.v                                                                         ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/moon.v                                                                         ;           ;
; db/altsyncram_e1h1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_e1h1.tdf                                                         ;           ;
; sprites/moon.mif                                                               ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites/moon.mif                                                               ;           ;
; rain.v                                                                         ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/rain.v                                                                         ;           ;
; db/altsyncram_v0h1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_v0h1.tdf                                                         ;           ;
; sprites/rain.mif                                                               ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites/rain.mif                                                               ;           ;
; nuny_new2.v                                                                    ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/nuny_new2.v                                                                    ;           ;
; db/altsyncram_buh1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_buh1.tdf                                                         ;           ;
; sprites-new/nuny_new2.mif                                                      ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites-new/nuny_new2.mif                                                      ;           ;
; ninjasymbol.v                                                                  ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/ninjasymbol.v                                                                  ;           ;
; db/altsyncram_i4i1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_i4i1.tdf                                                         ;           ;
; sprites-new/ninjasymbol.mif                                                    ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites-new/ninjasymbol.mif                                                    ;           ;
; tryagain.v                                                                     ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/tryagain.v                                                                     ;           ;
; db/altsyncram_keh1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_keh1.tdf                                                         ;           ;
; sprites/tryagain.mif                                                           ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/sprites/tryagain.mif                                                           ;           ;
; bell.v                                                                         ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/bell.v                                                                         ;           ;
; db/altsyncram_q9h1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_q9h1.tdf                                                         ;           ;
; audio_mifs/bell.mif                                                            ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/audio_mifs/bell.mif                                                            ;           ;
; db/mux_7hb.tdf                                                                 ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/mux_7hb.tdf                                                                 ;           ;
; city.v                                                                         ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/city.v                                                                         ;           ;
; db/altsyncram_kah1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_kah1.tdf                                                         ;           ;
; audio_mifs/city.mif                                                            ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/audio_mifs/city.mif                                                            ;           ;
; whoosh_new.v                                                                   ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/whoosh_new.v                                                                   ;           ;
; db/altsyncram_euh1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_euh1.tdf                                                         ;           ;
; audio_mifs/whoosh_new.mif                                                      ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/audio_mifs/whoosh_new.mif                                                      ;           ;
; sword.v                                                                        ; yes             ; Auto-Found Wizard-Generated File       ; /home/user4/spring14/kb2673/nuny_v10/sword.v                                                                        ;           ;
; db/altsyncram_ofh1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_ofh1.tdf                                                         ;           ;
; audio_mifs/sword.mif                                                           ; yes             ; Auto-Found Memory Initialization File  ; /home/user4/spring14/kb2673/nuny_v10/audio_mifs/sword.mif                                                           ;           ;
; altera_pll.v                                                                   ; yes             ; Megafunction                           ; /opt/altera/quartus-13.1/quartus/libraries/megafunctions/altera_pll.v                                               ;           ;
; sld_hub.vhd                                                                    ; yes             ; Encrypted Megafunction                 ; /opt/altera/quartus-13.1/quartus/libraries/megafunctions/sld_hub.vhd                                                ;           ;
; sld_jtag_hub.vhd                                                               ; yes             ; Encrypted Megafunction                 ; /opt/altera/quartus-13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                           ;           ;
; sld_rom_sr.vhd                                                                 ; yes             ; Encrypted Megafunction                 ; /opt/altera/quartus-13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                             ;           ;
; db/altsyncram_2cj1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_2cj1.tdf                                                         ;           ;
; db/altsyncram_g0n1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/altsyncram_g0n1.tdf                                                         ;           ;
; lpm_divide.tdf                                                                 ; yes             ; Megafunction                           ; /opt/altera/quartus-13.1/quartus/libraries/megafunctions/lpm_divide.tdf                                             ;           ;
; abs_divider.inc                                                                ; yes             ; Megafunction                           ; /opt/altera/quartus-13.1/quartus/libraries/megafunctions/abs_divider.inc                                            ;           ;
; sign_div_unsign.inc                                                            ; yes             ; Megafunction                           ; /opt/altera/quartus-13.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                        ;           ;
; db/lpm_divide_m3m.tdf                                                          ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/lpm_divide_m3m.tdf                                                          ;           ;
; db/sign_div_unsign_plh.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/sign_div_unsign_plh.tdf                                                     ;           ;
; db/alt_u_div_ove.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/alt_u_div_ove.tdf                                                           ;           ;
; db/lpm_divide_n3m.tdf                                                          ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/lpm_divide_n3m.tdf                                                          ;           ;
; db/sign_div_unsign_qlh.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/sign_div_unsign_qlh.tdf                                                     ;           ;
; db/alt_u_div_qve.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; /home/user4/spring14/kb2673/nuny_v10/db/alt_u_div_qve.tdf                                                           ;           ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------+
; Resource                                    ; Usage                                                           ;
+---------------------------------------------+-----------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 6540                                                            ;
;                                             ;                                                                 ;
; Combinational ALUT usage for logic          ; 6178                                                            ;
;     -- 7 input functions                    ; 40                                                              ;
;     -- 6 input functions                    ; 3212                                                            ;
;     -- 5 input functions                    ; 423                                                             ;
;     -- 4 input functions                    ; 374                                                             ;
;     -- <=3 input functions                  ; 2129                                                            ;
;                                             ;                                                                 ;
; Dedicated logic registers                   ; 9008                                                            ;
;                                             ;                                                                 ;
; I/O pins                                    ; 289                                                             ;
; I/O registers                               ; 186                                                             ;
; Total MLAB memory bits                      ; 0                                                               ;
; Total block memory bits                     ; 4173312                                                         ;
; Total DSP Blocks                            ; 1                                                               ;
; Total PLLs                                  ; 2                                                               ;
;     -- PLLs                                 ; 2                                                               ;
;                                             ;                                                                 ;
; Total DLLs                                  ; 1                                                               ;
; Maximum fan-out node                        ; lab3:u0|VGA_LED:vga_led_0|VGA_LED_Emulator:led_emulator|VGA_CLK ;
; Maximum fan-out                             ; 8383                                                            ;
; Total fan-out                               ; 68897                                                           ;
; Average fan-out                             ; 3.97                                                            ;
+---------------------------------------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                            ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |SoCKit_Top                                                                                                           ; 6178 (26)         ; 9008 (21)    ; 4173312           ; 1          ; 289  ; 0            ; |SoCKit_Top                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |lab3:u0|                                                                                                          ; 6058 (0)          ; 8909 (0)     ; 4173312           ; 1          ; 0    ; 0            ; |SoCKit_Top|lab3:u0                                                                                                                                                                                                                                                                                                                    ; lab3         ;
;       |Audio_top:audio_emulator_0|                                                                                    ; 215 (2)           ; 191 (1)      ; 1048576           ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0                                                                                                                                                                                                                                                                                         ; work         ;
;          |audio_codec:ac|                                                                                             ; 32 (32)           ; 42 (42)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|audio_codec:ac                                                                                                                                                                                                                                                                          ; work         ;
;          |audio_effects:ae|                                                                                           ; 112 (112)         ; 94 (94)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|audio_effects:ae                                                                                                                                                                                                                                                                        ; work         ;
;          |city:c0|                                                                                                    ; 4 (0)             ; 2 (0)        ; 524288            ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|city:c0                                                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 4 (0)             ; 2 (0)        ; 524288            ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|city:c0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_kah1:auto_generated|                                                                       ; 4 (0)             ; 2 (2)        ; 524288            ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|city:c0|altsyncram:altsyncram_component|altsyncram_kah1:auto_generated                                                                                                                                                                                                                  ; work         ;
;                   |decode_11a:rden_decode|                                                                            ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|city:c0|altsyncram:altsyncram_component|altsyncram_kah1:auto_generated|decode_11a:rden_decode                                                                                                                                                                                           ; work         ;
;          |clock_pll:pll|                                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|clock_pll:pll                                                                                                                                                                                                                                                                           ; clock_pll    ;
;             |clock_pll_0002:clock_pll_inst|                                                                           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|clock_pll:pll|clock_pll_0002:clock_pll_inst                                                                                                                                                                                                                                             ; clock_pll    ;
;                |altera_pll:altera_pll_i|                                                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|clock_pll:pll|clock_pll_0002:clock_pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                     ; work         ;
;          |i2c_av_config:av_config|                                                                                    ; 61 (24)           ; 50 (21)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config                                                                                                                                                                                                                                                                 ; work         ;
;             |i2c_controller:control|                                                                                  ; 37 (37)           ; 29 (29)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_controller:control                                                                                                                                                                                                                                          ; work         ;
;          |sword:s0|                                                                                                   ; 4 (0)             ; 2 (0)        ; 524288            ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|sword:s0                                                                                                                                                                                                                                                                                ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 4 (0)             ; 2 (0)        ; 524288            ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|sword:s0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                ; work         ;
;                |altsyncram_ofh1:auto_generated|                                                                       ; 4 (0)             ; 2 (2)        ; 524288            ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|sword:s0|altsyncram:altsyncram_component|altsyncram_ofh1:auto_generated                                                                                                                                                                                                                 ; work         ;
;                   |decode_11a:rden_decode|                                                                            ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|sword:s0|altsyncram:altsyncram_component|altsyncram_ofh1:auto_generated|decode_11a:rden_decode                                                                                                                                                                                          ; work         ;
;       |VGA_LED:vga_led_0|                                                                                             ; 4555 (47)         ; 7896 (152)   ; 3124224           ; 1          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0                                                                                                                                                                                                                                                                                                  ; work         ;
;          |RGB_controller:controller_1|                                                                                ; 4454 (4322)       ; 7719 (7719)  ; 15360             ; 1          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram:buffer1_rtl_0|                                                                                ; 0 (0)             ; 0 (0)        ; 7680              ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|altsyncram:buffer1_rtl_0                                                                                                                                                                                                                                             ; work         ;
;                |altsyncram_2cj1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 7680              ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|altsyncram:buffer1_rtl_0|altsyncram_2cj1:auto_generated                                                                                                                                                                                                              ; work         ;
;             |altsyncram:buffer2_rtl_0|                                                                                ; 0 (0)             ; 0 (0)        ; 7680              ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|altsyncram:buffer2_rtl_0                                                                                                                                                                                                                                             ; work         ;
;                |altsyncram_2cj1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 7680              ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|altsyncram:buffer2_rtl_0|altsyncram_2cj1:auto_generated                                                                                                                                                                                                              ; work         ;
;             |lpm_divide:Mod0|                                                                                         ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|lpm_divide:Mod0                                                                                                                                                                                                                                                      ; work         ;
;                |lpm_divide_n3m:auto_generated|                                                                        ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|lpm_divide:Mod0|lpm_divide_n3m:auto_generated                                                                                                                                                                                                                        ; work         ;
;                   |sign_div_unsign_qlh:divider|                                                                       ; 61 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|lpm_divide:Mod0|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider                                                                                                                                                                                            ; work         ;
;                      |alt_u_div_qve:divider|                                                                          ; 61 (61)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|lpm_divide:Mod0|lpm_divide_n3m:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_qve:divider                                                                                                                                                                      ; work         ;
;             |lpm_divide:Mod1|                                                                                         ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|lpm_divide:Mod1                                                                                                                                                                                                                                                      ; work         ;
;                |lpm_divide_m3m:auto_generated|                                                                        ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|lpm_divide:Mod1|lpm_divide_m3m:auto_generated                                                                                                                                                                                                                        ; work         ;
;                   |sign_div_unsign_plh:divider|                                                                       ; 71 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|lpm_divide:Mod1|lpm_divide_m3m:auto_generated|sign_div_unsign_plh:divider                                                                                                                                                                                            ; work         ;
;                      |alt_u_div_ove:divider|                                                                          ; 71 (71)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|lpm_divide:Mod1|lpm_divide_m3m:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider                                                                                                                                                                      ; work         ;
;          |VGA_LED_Emulator:led_emulator|                                                                              ; 34 (34)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|VGA_LED_Emulator:led_emulator                                                                                                                                                                                                                                                                    ; work         ;
;          |bach_new:level1|                                                                                            ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|bach_new:level1                                                                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|bach_new:level1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                  ; work         ;
;                |altsyncram_8ai1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|bach_new:level1|altsyncram:altsyncram_component|altsyncram_8ai1:auto_generated                                                                                                                                                                                                                   ; work         ;
;          |bg1_new:prom_bg1|                                                                                           ; 0 (0)             ; 0 (0)        ; 393216            ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|bg1_new:prom_bg1                                                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 393216            ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|bg1_new:prom_bg1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_nkh1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 393216            ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|bg1_new:prom_bg1|altsyncram:altsyncram_component|altsyncram_nkh1:auto_generated                                                                                                                                                                                                                  ; work         ;
;          |bg2_new:prom_bg2|                                                                                           ; 0 (0)             ; 0 (0)        ; 393216            ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|bg2_new:prom_bg2                                                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 393216            ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|bg2_new:prom_bg2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_okh1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 393216            ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|bg2_new:prom_bg2|altsyncram:altsyncram_component|altsyncram_okh1:auto_generated                                                                                                                                                                                                                  ; work         ;
;          |bg3_new:prom_bg3|                                                                                           ; 0 (0)             ; 0 (0)        ; 393216            ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|bg3_new:prom_bg3                                                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 393216            ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|bg3_new:prom_bg3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_pkh1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 393216            ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|bg3_new:prom_bg3|altsyncram:altsyncram_component|altsyncram_pkh1:auto_generated                                                                                                                                                                                                                  ; work         ;
;          |bg4_new:prom_bg4|                                                                                           ; 4 (0)             ; 2 (0)        ; 393216            ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|bg4_new:prom_bg4                                                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 4 (0)             ; 2 (0)        ; 393216            ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|bg4_new:prom_bg4|altsyncram:altsyncram_component                                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_qkh1:auto_generated|                                                                       ; 4 (0)             ; 2 (2)        ; 393216            ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|bg4_new:prom_bg4|altsyncram:altsyncram_component|altsyncram_qkh1:auto_generated                                                                                                                                                                                                                  ; work         ;
;                   |decode_11a:rden_decode|                                                                            ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|bg4_new:prom_bg4|altsyncram:altsyncram_component|altsyncram_qkh1:auto_generated|decode_11a:rden_decode                                                                                                                                                                                           ; work         ;
;          |bomb:book4|                                                                                                 ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|bomb:book4                                                                                                                                                                                                                                                                                       ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|bomb:book4|altsyncram:altsyncram_component                                                                                                                                                                                                                                                       ; work         ;
;                |altsyncram_cch1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|bomb:book4|altsyncram:altsyncram_component|altsyncram_cch1:auto_generated                                                                                                                                                                                                                        ; work         ;
;          |diploma_new:dip0|                                                                                           ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|diploma_new:dip0                                                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|diploma_new:dip0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_d2i1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|diploma_new:dip0|altsyncram:altsyncram_component|altsyncram_d2i1:auto_generated                                                                                                                                                                                                                  ; work         ;
;          |eight_new2:sc8|                                                                                             ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|eight_new2:sc8                                                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|eight_new2:sc8|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_8kh1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|eight_new2:sc8|altsyncram:altsyncram_component|altsyncram_8kh1:auto_generated                                                                                                                                                                                                                    ; work         ;
;          |exam:book2|                                                                                                 ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|exam:book2                                                                                                                                                                                                                                                                                       ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|exam:book2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                       ; work         ;
;                |altsyncram_ivg1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|exam:book2|altsyncram:altsyncram_component|altsyncram_ivg1:auto_generated                                                                                                                                                                                                                        ; work         ;
;          |fail_new:fl|                                                                                                ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|fail_new:fl                                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|fail_new:fl|altsyncram:altsyncram_component                                                                                                                                                                                                                                                      ; work         ;
;                |altsyncram_hph1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|fail_new:fl|altsyncram:altsyncram_component|altsyncram_hph1:auto_generated                                                                                                                                                                                                                       ; work         ;
;          |five_new2:sc5|                                                                                              ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|five_new2:sc5                                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|five_new2:sc5|altsyncram:altsyncram_component                                                                                                                                                                                                                                                    ; work         ;
;                |altsyncram_1hh1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|five_new2:sc5|altsyncram:altsyncram_component|altsyncram_1hh1:auto_generated                                                                                                                                                                                                                     ; work         ;
;          |four_new2:sc4|                                                                                              ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|four_new2:sc4                                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|four_new2:sc4|altsyncram:altsyncram_component                                                                                                                                                                                                                                                    ; work         ;
;                |altsyncram_jhh1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|four_new2:sc4|altsyncram:altsyncram_component|altsyncram_jhh1:auto_generated                                                                                                                                                                                                                     ; work         ;
;          |homework:book3|                                                                                             ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|homework:book3                                                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|homework:book3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_jdh1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|homework:book3|altsyncram:altsyncram_component|altsyncram_jdh1:auto_generated                                                                                                                                                                                                                    ; work         ;
;          |life_new:nl1|                                                                                               ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|life_new:nl1                                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|life_new:nl1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_gdh1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|life_new:nl1|altsyncram:altsyncram_component|altsyncram_gdh1:auto_generated                                                                                                                                                                                                                      ; work         ;
;          |life_new:nl2|                                                                                               ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|life_new:nl2                                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|life_new:nl2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_gdh1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|life_new:nl2|altsyncram:altsyncram_component|altsyncram_gdh1:auto_generated                                                                                                                                                                                                                      ; work         ;
;          |life_new:nl3|                                                                                               ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|life_new:nl3                                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|life_new:nl3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_gdh1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|life_new:nl3|altsyncram:altsyncram_component|altsyncram_gdh1:auto_generated                                                                                                                                                                                                                      ; work         ;
;          |mast_new:level2|                                                                                            ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|mast_new:level2                                                                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|mast_new:level2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                  ; work         ;
;                |altsyncram_k4i1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|mast_new:level2|altsyncram:altsyncram_component|altsyncram_k4i1:auto_generated                                                                                                                                                                                                                   ; work         ;
;          |moon:mn0|                                                                                                   ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|moon:mn0                                                                                                                                                                                                                                                                                         ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|moon:mn0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                         ; work         ;
;                |altsyncram_e1h1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|moon:mn0|altsyncram:altsyncram_component|altsyncram_e1h1:auto_generated                                                                                                                                                                                                                          ; work         ;
;          |nine_new2:sc9|                                                                                              ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|nine_new2:sc9                                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|nine_new2:sc9|altsyncram:altsyncram_component                                                                                                                                                                                                                                                    ; work         ;
;                |altsyncram_2hh1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|nine_new2:sc9|altsyncram:altsyncram_component|altsyncram_2hh1:auto_generated                                                                                                                                                                                                                     ; work         ;
;          |ninja1:ninja1|                                                                                              ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|ninja1:ninja1                                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|ninja1:ninja1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                    ; work         ;
;                |altsyncram_84h1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|ninja1:ninja1|altsyncram:altsyncram_component|altsyncram_84h1:auto_generated                                                                                                                                                                                                                     ; work         ;
;          |ninja2:ninja2|                                                                                              ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|ninja2:ninja2                                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|ninja2:ninja2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                    ; work         ;
;                |altsyncram_94h1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|ninja2:ninja2|altsyncram:altsyncram_component|altsyncram_94h1:auto_generated                                                                                                                                                                                                                     ; work         ;
;          |ninja3:ninja3|                                                                                              ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|ninja3:ninja3                                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|ninja3:ninja3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                    ; work         ;
;                |altsyncram_a4h1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|ninja3:ninja3|altsyncram:altsyncram_component|altsyncram_a4h1:auto_generated                                                                                                                                                                                                                     ; work         ;
;          |ninjasymbol:sym0|                                                                                           ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|ninjasymbol:sym0                                                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|ninjasymbol:sym0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_i4i1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|ninjasymbol:sym0|altsyncram:altsyncram_component|altsyncram_i4i1:auto_generated                                                                                                                                                                                                                  ; work         ;
;          |nuny_new2:nun0|                                                                                             ; 16 (0)            ; 2 (0)        ; 393216            ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|nuny_new2:nun0                                                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 16 (0)            ; 2 (0)        ; 393216            ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|nuny_new2:nun0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_buh1:auto_generated|                                                                       ; 16 (0)            ; 2 (2)        ; 393216            ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|nuny_new2:nun0|altsyncram:altsyncram_component|altsyncram_buh1:auto_generated                                                                                                                                                                                                                    ; work         ;
;                   |decode_11a:rden_decode|                                                                            ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|nuny_new2:nun0|altsyncram:altsyncram_component|altsyncram_buh1:auto_generated|decode_11a:rden_decode                                                                                                                                                                                             ; work         ;
;                   |mux_3hb:mux2|                                                                                      ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|nuny_new2:nun0|altsyncram:altsyncram_component|altsyncram_buh1:auto_generated|mux_3hb:mux2                                                                                                                                                                                                       ; work         ;
;          |one_new2:sc1|                                                                                               ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|one_new2:sc1                                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|one_new2:sc1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_pdh1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|one_new2:sc1|altsyncram:altsyncram_component|altsyncram_pdh1:auto_generated                                                                                                                                                                                                                      ; work         ;
;          |pass_new:ps|                                                                                                ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|pass_new:ps                                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|pass_new:ps|altsyncram:altsyncram_component                                                                                                                                                                                                                                                      ; work         ;
;                |altsyncram_cqh1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|pass_new:ps|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated                                                                                                                                                                                                                       ; work         ;
;          |phd_new:level3|                                                                                             ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|phd_new:level3                                                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|phd_new:level3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_hmh1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|phd_new:level3|altsyncram:altsyncram_component|altsyncram_hmh1:auto_generated                                                                                                                                                                                                                    ; work         ;
;          |pizza:book5|                                                                                                ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|pizza:book5                                                                                                                                                                                                                                                                                      ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|pizza:book5|altsyncram:altsyncram_component                                                                                                                                                                                                                                                      ; work         ;
;                |altsyncram_l3h1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|pizza:book5|altsyncram:altsyncram_component|altsyncram_l3h1:auto_generated                                                                                                                                                                                                                       ; work         ;
;          |rain:rn0|                                                                                                   ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|rain:rn0                                                                                                                                                                                                                                                                                         ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|rain:rn0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                         ; work         ;
;                |altsyncram_v0h1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|rain:rn0|altsyncram:altsyncram_component|altsyncram_v0h1:auto_generated                                                                                                                                                                                                                          ; work         ;
;          |reading:book1|                                                                                              ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|reading:book1                                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|reading:book1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                    ; work         ;
;                |altsyncram_19h1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|reading:book1|altsyncram:altsyncram_component|altsyncram_19h1:auto_generated                                                                                                                                                                                                                     ; work         ;
;          |seven_new2:sc7|                                                                                             ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|seven_new2:sc7                                                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|seven_new2:sc7|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_rkh1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|seven_new2:sc7|altsyncram:altsyncram_component|altsyncram_rkh1:auto_generated                                                                                                                                                                                                                    ; work         ;
;          |six_new2:sc6|                                                                                               ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|six_new2:sc6                                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|six_new2:sc6|altsyncram:altsyncram_component                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_beh1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|six_new2:sc6|altsyncram:altsyncram_component|altsyncram_beh1:auto_generated                                                                                                                                                                                                                      ; work         ;
;          |sun:sun0|                                                                                                   ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|sun:sun0                                                                                                                                                                                                                                                                                         ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|sun:sun0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                         ; work         ;
;                |altsyncram_bug1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|sun:sun0|altsyncram:altsyncram_component|altsyncram_bug1:auto_generated                                                                                                                                                                                                                          ; work         ;
;          |thesis_new:book6|                                                                                           ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|thesis_new:book6                                                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|thesis_new:book6|altsyncram:altsyncram_component                                                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_nvh1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|thesis_new:book6|altsyncram:altsyncram_component|altsyncram_nvh1:auto_generated                                                                                                                                                                                                                  ; work         ;
;          |three_new2:sc3|                                                                                             ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|three_new2:sc3                                                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|three_new2:sc3|altsyncram:altsyncram_component                                                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_fkh1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|three_new2:sc3|altsyncram:altsyncram_component|altsyncram_fkh1:auto_generated                                                                                                                                                                                                                    ; work         ;
;          |tryagain:try0|                                                                                              ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|tryagain:try0                                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|tryagain:try0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                    ; work         ;
;                |altsyncram_keh1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 49152             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|tryagain:try0|altsyncram:altsyncram_component|altsyncram_keh1:auto_generated                                                                                                                                                                                                                     ; work         ;
;          |two_new2:sc2|                                                                                               ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|two_new2:sc2                                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|two_new2:sc2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                     ; work         ;
;                |altsyncram_heh1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|two_new2:sc2|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated                                                                                                                                                                                                                      ; work         ;
;          |zero_new2:sc0|                                                                                              ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|zero_new2:sc0                                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram:altsyncram_component|                                                                         ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|zero_new2:sc0|altsyncram:altsyncram_component                                                                                                                                                                                                                                                    ; work         ;
;                |altsyncram_nhh1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 12288             ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|zero_new2:sc0|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated                                                                                                                                                                                                                     ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                                    ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                         ; lab3         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                 ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                              ; lab3         ;
;       |altera_reset_controller:rst_controller|                                                                        ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                             ; lab3         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                 ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                  ; lab3         ;
;       |lab3_hps_0:hps_0|                                                                                              ; 1 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0                                                                                                                                                                                                                                                                                                   ; lab3         ;
;          |lab3_hps_0_fpga_interfaces:fpga_interfaces|                                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                        ; lab3         ;
;          |lab3_hps_0_hps_io:hps_io|                                                                                   ; 1 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                          ; lab3         ;
;             |lab3_hps_0_hps_io_border:border|                                                                         ; 1 (1)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; lab3         ;
;                |hps_sdram:hps_sdram_inst|                                                                             ; 0 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; lab3         ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; lab3         ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; lab3         ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; lab3         ;
;                   |hps_sdram_p0:p0|                                                                                   ; 0 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; lab3         ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                           ; 0 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; lab3         ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                      ; 0 (0)             ; 36 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; lab3         ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; lab3         ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                  ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; lab3         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; lab3         ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; lab3         ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; lab3         ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; lab3         ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                    ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; lab3         ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; lab3         ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                           ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; lab3         ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                           ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; lab3         ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                           ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; lab3         ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                           ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; lab3         ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                           ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; lab3         ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                           ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; lab3         ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                           ; 0 (0)             ; 9 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; lab3         ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                           ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; lab3         ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; lab3         ;
;                   |hps_sdram_pll:pll|                                                                                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; lab3         ;
;       |lab3_master_0:master_0|                                                                                        ; 568 (0)           ; 424 (0)      ; 512               ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0                                                                                                                                                                                                                                                                                             ; lab3         ;
;          |altera_avalon_packets_to_master:transacto|                                                                  ; 202 (0)           ; 107 (0)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                   ; lab3         ;
;             |packets_to_master:p2m|                                                                                   ; 202 (202)         ; 107 (107)    ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                             ; lab3         ;
;          |altera_avalon_sc_fifo:fifo|                                                                                 ; 25 (25)           ; 24 (24)      ; 512               ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                  ; lab3         ;
;             |altsyncram:mem_rtl_0|                                                                                    ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                             ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                              ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                      ; 11 (11)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                       ; lab3         ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                           ; 303 (0)           ; 263 (0)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                            ; lab3         ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                       ; 303 (0)           ; 263 (0)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                          ; lab3         ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                          ; 15 (4)            ; 47 (18)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                              ; lab3         ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                       ; 11 (11)           ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                  ; lab3         ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                                    ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer                                                                               ; work         ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                                    ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer                                                                               ; work         ;
;                |altera_jtag_src_crosser:source_crosser|                                                               ; 1 (0)             ; 27 (18)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                   ; lab3         ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                        ; 1 (1)             ; 9 (1)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                        ; lab3         ;
;                      |altera_std_synchronizer:synchronizer|                                                           ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                   ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                 ; 287 (274)         ; 186 (167)    ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                     ; lab3         ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                      ; 6 (6)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                        ; lab3         ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                        ; 4 (4)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                          ; lab3         ;
;                   |altera_jtag_sld_node:node|                                                                         ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node                                                                                                           ; lab3         ;
;                      |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                              ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                         ; work         ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                          ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                            ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                 ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                   ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                         ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                           ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                              ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                 ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                     ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                      ; 27 (27)           ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                       ; lab3         ;
;          |altera_reset_controller:rst_controller|                                                                     ; 0 (0)             ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                      ; lab3         ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                              ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                           ; lab3         ;
;       |lab3_mm_interconnect_0:mm_interconnect_0|                                                                      ; 719 (0)           ; 356 (0)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                           ; lab3         ;
;          |altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo| ; 6 (6)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                ; lab3         ;
;          |altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|   ; 33 (33)           ; 56 (56)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                  ; lab3         ;
;          |altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|        ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                       ; lab3         ;
;          |altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|          ; 41 (41)           ; 72 (72)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                         ; lab3         ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                  ; 114 (61)          ; 25 (6)       ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                 ; lab3         ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                   ; 53 (53)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                           ; lab3         ;
;          |altera_merlin_burst_adapter:burst_adapter_001|                                                              ; 43 (0)            ; 48 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001                                                                                                                                                                                                                             ; lab3         ;
;             |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                                ; 43 (42)           ; 48 (48)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                    ; lab3         ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size                                                                                              ; lab3         ;
;          |altera_merlin_burst_adapter:burst_adapter|                                                                  ; 78 (0)            ; 79 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter                                                                                                                                                                                                                                 ; lab3         ;
;             |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                                ; 78 (77)           ; 79 (79)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                        ; lab3         ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size                                                                                                  ; lab3         ;
;          |altera_merlin_master_agent:master_0_master_translator_avalon_universal_master_0_agent|                      ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                     ; lab3         ;
;          |altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|        ; 14 (3)            ; 3 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent                                                                                                                                                                       ; lab3         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                           ; 11 (11)           ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                         ; lab3         ;
;          |altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|               ; 38 (4)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent                                                                                                                                                                              ; lab3         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                           ; 34 (34)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                ; lab3         ;
;          |altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|                                  ; 7 (7)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator                                                                                                                                                                                                 ; lab3         ;
;          |altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|                                         ; 5 (5)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator                                                                                                                                                                                                        ; lab3         ;
;          |altera_merlin_traffic_limiter:limiter_001|                                                                  ; 11 (11)           ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001                                                                                                                                                                                                                                 ; lab3         ;
;          |altera_merlin_traffic_limiter:limiter_002|                                                                  ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_002                                                                                                                                                                                                                                 ; lab3         ;
;          |altera_merlin_traffic_limiter:limiter|                                                                      ; 13 (13)           ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                     ; lab3         ;
;          |altera_merlin_width_adapter:width_adapter_001|                                                              ; 12 (12)           ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                             ; lab3         ;
;          |altera_merlin_width_adapter:width_adapter_002|                                                              ; 82 (82)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002                                                                                                                                                                                                                             ; lab3         ;
;          |altera_merlin_width_adapter:width_adapter_003|                                                              ; 21 (21)           ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003                                                                                                                                                                                                                             ; lab3         ;
;          |altera_merlin_width_adapter:width_adapter|                                                                  ; 14 (14)           ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                 ; lab3         ;
;          |lab3_mm_interconnect_0_addr_router:addr_router_002|                                                         ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_addr_router:addr_router_002                                                                                                                                                                                                                        ; lab3         ;
;          |lab3_mm_interconnect_0_addr_router:addr_router|                                                             ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                                                                            ; lab3         ;
;          |lab3_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_002|                                                   ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_002                                                                                                                                                                                                                  ; lab3         ;
;          |lab3_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                                       ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                      ; lab3         ;
;          |lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|                                                       ; 30 (25)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                                                                                                                                                                                      ; lab3         ;
;             |altera_merlin_arbitrator:arb|                                                                            ; 5 (5)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                         ; lab3         ;
;          |lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                                           ; 75 (69)           ; 7 (4)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                          ; lab3         ;
;             |altera_merlin_arbitrator:arb|                                                                            ; 6 (6)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                             ; lab3         ;
;          |lab3_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001|                                                   ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                  ; lab3         ;
;          |lab3_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|                                                       ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                      ; lab3         ;
;          |lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001|                                                       ; 17 (17)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001                                                                                                                                                                                                                      ; lab3         ;
;          |lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_002|                                                       ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_002                                                                                                                                                                                                                      ; lab3         ;
;          |lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|                                                           ; 13 (13)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                          ; lab3         ;
;    |sld_hub:auto_hub|                                                                                                 ; 94 (1)            ; 78 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                           ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                  ; 93 (60)           ; 78 (50)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                              ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                    ; 16 (16)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                      ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                  ; 17 (17)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |SoCKit_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                    ; work         ;
+-----------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------+
; Name                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                              ;
+--------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------+
; lab3:u0|Audio_top:audio_emulator_0|city:c0|altsyncram:altsyncram_component|altsyncram_kah1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM              ; 32768        ; 16           ; --           ; --           ; 524288 ; ./audio_mifs/city.mif            ;
; lab3:u0|Audio_top:audio_emulator_0|sword:s0|altsyncram:altsyncram_component|altsyncram_ofh1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM              ; 32768        ; 16           ; --           ; --           ; 524288 ; ../audio_mifs/sword.mif          ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|altsyncram:buffer1_rtl_0|altsyncram_2cj1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 640          ; 12           ; 640          ; 12           ; 7680   ; None                             ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|altsyncram:buffer2_rtl_0|altsyncram_2cj1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 640          ; 12           ; 640          ; 12           ; 7680   ; None                             ;
; lab3:u0|VGA_LED:vga_led_0|bach_new:level1|altsyncram:altsyncram_component|altsyncram_8ai1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152  ; ../sprites-new/bachelors_new.mif ;
; lab3:u0|VGA_LED:vga_led_0|bg1_new:prom_bg1|altsyncram:altsyncram_component|altsyncram_nkh1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM              ; 32768        ; 12           ; --           ; --           ; 393216 ; ../sprites-new/bg1-new.mif       ;
; lab3:u0|VGA_LED:vga_led_0|bg2_new:prom_bg2|altsyncram:altsyncram_component|altsyncram_okh1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM              ; 32768        ; 12           ; --           ; --           ; 393216 ; ../sprites-new/bg2-new.mif       ;
; lab3:u0|VGA_LED:vga_led_0|bg3_new:prom_bg3|altsyncram:altsyncram_component|altsyncram_pkh1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM              ; 32768        ; 12           ; --           ; --           ; 393216 ; ../sprites-new/bg3-new.mif       ;
; lab3:u0|VGA_LED:vga_led_0|bg4_new:prom_bg4|altsyncram:altsyncram_component|altsyncram_qkh1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM              ; 32768        ; 12           ; --           ; --           ; 393216 ; ../sprites-new/bg4-new.mif       ;
; lab3:u0|VGA_LED:vga_led_0|bomb:book4|altsyncram:altsyncram_component|altsyncram_cch1:auto_generated|ALTSYNCRAM           ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152  ; ../sprites-new/bomb.mif          ;
; lab3:u0|VGA_LED:vga_led_0|diploma_new:dip0|altsyncram:altsyncram_component|altsyncram_d2i1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152  ; ./sprites-new/diploma_new.mif    ;
; lab3:u0|VGA_LED:vga_led_0|eight_new2:sc8|altsyncram:altsyncram_component|altsyncram_8kh1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 1024         ; 12           ; --           ; --           ; 12288  ; ../newnums2/eight_new2.mif       ;
; lab3:u0|VGA_LED:vga_led_0|exam:book2|altsyncram:altsyncram_component|altsyncram_ivg1:auto_generated|ALTSYNCRAM           ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152  ; ./sprites/exam.mif               ;
; lab3:u0|VGA_LED:vga_led_0|fail_new:fl|altsyncram:altsyncram_component|altsyncram_hph1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152  ; ../sprites-new/fail_new.mif      ;
; lab3:u0|VGA_LED:vga_led_0|five_new2:sc5|altsyncram:altsyncram_component|altsyncram_1hh1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 1024         ; 12           ; --           ; --           ; 12288  ; ../newnums2/five_new2.mif        ;
; lab3:u0|VGA_LED:vga_led_0|four_new2:sc4|altsyncram:altsyncram_component|altsyncram_jhh1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 1024         ; 12           ; --           ; --           ; 12288  ; ../newnums2/four_new2.mif        ;
; lab3:u0|VGA_LED:vga_led_0|homework:book3|altsyncram:altsyncram_component|altsyncram_jdh1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152  ; ./sprites/homework.mif           ;
; lab3:u0|VGA_LED:vga_led_0|life_new:nl1|altsyncram:altsyncram_component|altsyncram_gdh1:auto_generated|ALTSYNCRAM         ; AUTO ; ROM              ; 1024         ; 12           ; --           ; --           ; 12288  ; ../sprites/life_new.mif          ;
; lab3:u0|VGA_LED:vga_led_0|life_new:nl2|altsyncram:altsyncram_component|altsyncram_gdh1:auto_generated|ALTSYNCRAM         ; AUTO ; ROM              ; 1024         ; 12           ; --           ; --           ; 12288  ; ../sprites/life_new.mif          ;
; lab3:u0|VGA_LED:vga_led_0|life_new:nl3|altsyncram:altsyncram_component|altsyncram_gdh1:auto_generated|ALTSYNCRAM         ; AUTO ; ROM              ; 1024         ; 12           ; --           ; --           ; 12288  ; ../sprites/life_new.mif          ;
; lab3:u0|VGA_LED:vga_led_0|mast_new:level2|altsyncram:altsyncram_component|altsyncram_k4i1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152  ; ../sprites-new/masters_new.mif   ;
; lab3:u0|VGA_LED:vga_led_0|moon:mn0|altsyncram:altsyncram_component|altsyncram_e1h1:auto_generated|ALTSYNCRAM             ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152  ; ../sprites/moon.mif              ;
; lab3:u0|VGA_LED:vga_led_0|nine_new2:sc9|altsyncram:altsyncram_component|altsyncram_2hh1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 1024         ; 12           ; --           ; --           ; 12288  ; ../newnums2/nine_new2.mif        ;
; lab3:u0|VGA_LED:vga_led_0|ninja1:ninja1|altsyncram:altsyncram_component|altsyncram_84h1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152  ; ./sprites/ninja1.mif             ;
; lab3:u0|VGA_LED:vga_led_0|ninja2:ninja2|altsyncram:altsyncram_component|altsyncram_94h1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152  ; ./sprites/ninja2.mif             ;
; lab3:u0|VGA_LED:vga_led_0|ninja3:ninja3|altsyncram:altsyncram_component|altsyncram_a4h1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152  ; ./sprites/ninja3.mif             ;
; lab3:u0|VGA_LED:vga_led_0|ninjasymbol:sym0|altsyncram:altsyncram_component|altsyncram_i4i1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152  ; ../sprites-new/ninjasymbol.mif   ;
; lab3:u0|VGA_LED:vga_led_0|nuny_new2:nun0|altsyncram:altsyncram_component|altsyncram_buh1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 32768        ; 12           ; --           ; --           ; 393216 ; ../sprites-new/nuny_new2.mif     ;
; lab3:u0|VGA_LED:vga_led_0|one_new2:sc1|altsyncram:altsyncram_component|altsyncram_pdh1:auto_generated|ALTSYNCRAM         ; AUTO ; ROM              ; 1024         ; 12           ; --           ; --           ; 12288  ; ../newnums2/one_new2.mif         ;
; lab3:u0|VGA_LED:vga_led_0|pass_new:ps|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152  ; ../sprites-new/pass_new.mif      ;
; lab3:u0|VGA_LED:vga_led_0|phd_new:level3|altsyncram:altsyncram_component|altsyncram_hmh1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152  ; ../sprites-new/phd_new.mif       ;
; lab3:u0|VGA_LED:vga_led_0|pizza:book5|altsyncram:altsyncram_component|altsyncram_l3h1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152  ; ./sprites/pizza.mif              ;
; lab3:u0|VGA_LED:vga_led_0|rain:rn0|altsyncram:altsyncram_component|altsyncram_v0h1:auto_generated|ALTSYNCRAM             ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152  ; ../sprites/rain.mif              ;
; lab3:u0|VGA_LED:vga_led_0|reading:book1|altsyncram:altsyncram_component|altsyncram_19h1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152  ; ./sprites/reading.mif            ;
; lab3:u0|VGA_LED:vga_led_0|seven_new2:sc7|altsyncram:altsyncram_component|altsyncram_rkh1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 1024         ; 12           ; --           ; --           ; 12288  ; ../newnums2/seven_new2.mif       ;
; lab3:u0|VGA_LED:vga_led_0|six_new2:sc6|altsyncram:altsyncram_component|altsyncram_beh1:auto_generated|ALTSYNCRAM         ; AUTO ; ROM              ; 1024         ; 12           ; --           ; --           ; 12288  ; ../newnums2/six_new2.mif         ;
; lab3:u0|VGA_LED:vga_led_0|sun:sun0|altsyncram:altsyncram_component|altsyncram_bug1:auto_generated|ALTSYNCRAM             ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152  ; ../sprites/sun.mif               ;
; lab3:u0|VGA_LED:vga_led_0|thesis_new:book6|altsyncram:altsyncram_component|altsyncram_nvh1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152  ; ./sprites-new/thesis_new.mif     ;
; lab3:u0|VGA_LED:vga_led_0|three_new2:sc3|altsyncram:altsyncram_component|altsyncram_fkh1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 1024         ; 12           ; --           ; --           ; 12288  ; ../newnums2/three_new2.mif       ;
; lab3:u0|VGA_LED:vga_led_0|tryagain:try0|altsyncram:altsyncram_component|altsyncram_keh1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152  ; ../sprites/tryagain.mif          ;
; lab3:u0|VGA_LED:vga_led_0|two_new2:sc2|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated|ALTSYNCRAM         ; AUTO ; ROM              ; 1024         ; 12           ; --           ; --           ; 12288  ; ../newnums2/two_new2.mif         ;
; lab3:u0|VGA_LED:vga_led_0|zero_new2:sc0|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated|ALTSYNCRAM        ; AUTO ; ROM              ; 1024         ; 12           ; --           ; --           ; 12288  ; ../newnums2/zero_new2.mif        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                             ;
+--------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------+


+-----------------------------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary                                ;
+---------------------+-------------+---------------------+-------------------+
; Statistic           ; Number Used ; Available per Block ; Maximum Available ;
+---------------------+-------------+---------------------+-------------------+
; Independent 18x18   ; 1           ; 2.00                ; --                ;
; DSP Block           ; 1           ; --                  ; --                ;
; DSP 18-bit Element  ; 1           ; 2.00                ; --                ;
; Unsigned Multiplier ; 1           ; --                  ; --                ;
+---------------------+-------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                         ; IP Include File                                                                              ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+
; Altera ; Qsys                               ; 13.1.1  ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0                                                                                                                                                     ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|bell:b0                                                                                                                  ; /home/user4/spring14/kb2673/nuny_v10/bell.v                                                  ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|city:c0                                                                                                                  ; /home/user4/spring14/kb2673/nuny_v10/city.v                                                  ;
; Altera ; altera_pll                         ; 13.1.1  ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|clock_pll:pll                                                                                                            ; /home/user4/spring14/kb2673/nuny_v10/clock_pll.v                                             ;
; Altera ; altera_pll                         ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|clock_pll:pll|clock_pll_0002:clock_pll_inst                                                                              ; /home/user4/spring14/kb2673/nuny_v10/clock_pll/clock_pll_0002.v                              ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|sword:s0                                                                                                                 ; /home/user4/spring14/kb2673/nuny_v10/sword.v                                                 ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|whoosh_new:w0                                                                                                            ; /home/user4/spring14/kb2673/nuny_v10/whoosh_new.v                                            ;
; Altera ; altera_hps                         ; 13.1.1  ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0                                                                                                                                    ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_hps_io                      ; 13.1.1  ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io                                                                                                           ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; N/A                                ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border                                                                           ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv   ;
; Altera ; altera_mem_if_dll                  ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                   ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv ;
; Altera ; altera_mem_if_oct                  ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                   ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv ;
; Altera ; altera_mem_if_ddr3_hard_phy_core   ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                  ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/hps_sdram_p0.sv               ;
; Altera ; altera_mem_if_hps_pll              ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                ; /home/user4/spring14/kb2673/nuny_v10/lab3/synthesis/submodules/hps_sdram_pll.sv              ;
; Altera ; altera_irq_mapper                  ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_irq_mapper:irq_mapper                                                                                                                          ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_irq_mapper                  ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_irq_mapper_001:irq_mapper_001                                                                                                                  ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_jtag_avalon_master          ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0                                                                                                                              ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_avalon_st_bytes_to_packets  ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                        ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; channel_adapter                    ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|lab3_master_0_b2p_adapter:b2p_adapter                                                                                        ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                   ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_jtag_dc_streaming           ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                             ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_avalon_st_packets_to_bytes  ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                        ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; channel_adapter                    ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|lab3_master_0_p2b_adapter:p2b_adapter                                                                                        ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller                                                                                       ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; timing_adapter                     ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|lab3_master_0_timing_adt:timing_adt                                                                                          ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_avalon_packets_to_master    ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                    ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_interconnect_wrapper ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0                                                                                                            ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_addr_router:addr_router                                                             ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_addr_router:addr_router_001                                                         ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_addr_router:addr_router_002                                                         ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator                                  ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent        ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo   ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_burst_adapter        ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter                                                                  ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_burst_adapter        ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001                                                              ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                       ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_001                                                   ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_002                                                   ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                           ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001                                                       ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_axi_master_ni        ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                  ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_id_router:id_router                                                                 ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_router               ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_id_router:id_router_001                                                             ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_traffic_limiter      ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                      ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_traffic_limiter      ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001                                                                  ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_traffic_limiter      ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_002                                                                  ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_master_translator    ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator                                                 ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_master_agent         ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_translator_avalon_universal_master_0_agent                      ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                                       ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_demultiplexer        ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001                                                   ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                           ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001                                                       ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_multiplexer          ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_002                                                       ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_slave_translator     ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator                                         ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_slave_agent          ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent               ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo        ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_avalon_sc_fifo              ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo          ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_width_adapter        ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter                                                                  ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_width_adapter        ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001                                                              ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_width_adapter        ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002                                                              ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_merlin_width_adapter        ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003                                                              ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|altera_reset_controller:rst_controller                                                                                                              ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; altera_reset_controller            ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|altera_reset_controller:rst_controller_001                                                                                                          ; lab3/synthesis/../../lab3.qsys                                                               ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|reading:book1                                                                                                                     ; /home/user4/spring14/kb2673/nuny_v10/reading.v                                               ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|exam:book2                                                                                                                        ; /home/user4/spring14/kb2673/nuny_v10/exam.v                                                  ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|homework:book3                                                                                                                    ; /home/user4/spring14/kb2673/nuny_v10/homework.v                                              ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|bomb:book4                                                                                                                        ; /home/user4/spring14/kb2673/nuny_v10/bomb.v                                                  ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|pizza:book5                                                                                                                       ; /home/user4/spring14/kb2673/nuny_v10/pizza.v                                                 ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|thesis_new:book6                                                                                                                  ; /home/user4/spring14/kb2673/nuny_v10/thesis_new.v                                            ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|diploma_new:dip0                                                                                                                  ; /home/user4/spring14/kb2673/nuny_v10/diploma_new.v                                           ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|fail_new:fl                                                                                                                       ; /home/user4/spring14/kb2673/nuny_v10/fail_new.v                                              ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|bach_new:level1                                                                                                                   ; /home/user4/spring14/kb2673/nuny_v10/bach_new.v                                              ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|mast_new:level2                                                                                                                   ; /home/user4/spring14/kb2673/nuny_v10/mast_new.v                                              ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|phd_new:level3                                                                                                                    ; /home/user4/spring14/kb2673/nuny_v10/phd_new.v                                               ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|moon:mn0                                                                                                                          ; /home/user4/spring14/kb2673/nuny_v10/moon.v                                                  ;
; Altera ; ROM: 1-PORT                        ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|ninja1:ninja1                                                                                                                     ; /home/user4/spring14/kb2673/nuny_v10/ninja1.v                                                ;
; Altera ; ROM: 1-PORT                        ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|ninja2:ninja2                                                                                                                     ; /home/user4/spring14/kb2673/nuny_v10/ninja2.v                                                ;
; Altera ; ROM: 1-PORT                        ; 13.1    ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|ninja3:ninja3                                                                                                                     ; /home/user4/spring14/kb2673/nuny_v10/ninja3.v                                                ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|life_new:nl1                                                                                                                      ; /home/user4/spring14/kb2673/nuny_v10/life_new.v                                              ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|life_new:nl2                                                                                                                      ; /home/user4/spring14/kb2673/nuny_v10/life_new.v                                              ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|life_new:nl3                                                                                                                      ; /home/user4/spring14/kb2673/nuny_v10/life_new.v                                              ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|nuny_new2:nun0                                                                                                                    ; /home/user4/spring14/kb2673/nuny_v10/nuny_new2.v                                             ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|bg1_new:prom_bg1                                                                                                                  ; /home/user4/spring14/kb2673/nuny_v10/bg1_new.v                                               ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|bg2_new:prom_bg2                                                                                                                  ; /home/user4/spring14/kb2673/nuny_v10/bg2_new.v                                               ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|bg3_new:prom_bg3                                                                                                                  ; /home/user4/spring14/kb2673/nuny_v10/bg3_new.v                                               ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|bg4_new:prom_bg4                                                                                                                  ; /home/user4/spring14/kb2673/nuny_v10/bg4_new.v                                               ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|pass_new:ps                                                                                                                       ; /home/user4/spring14/kb2673/nuny_v10/pass_new.v                                              ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|rain:rn0                                                                                                                          ; /home/user4/spring14/kb2673/nuny_v10/rain.v                                                  ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|zero_new2:sc0                                                                                                                     ; /home/user4/spring14/kb2673/nuny_v10/zero_new2.v                                             ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|one_new2:sc1                                                                                                                      ; /home/user4/spring14/kb2673/nuny_v10/one_new2.v                                              ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|two_new2:sc2                                                                                                                      ; /home/user4/spring14/kb2673/nuny_v10/two_new2.v                                              ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|three_new2:sc3                                                                                                                    ; /home/user4/spring14/kb2673/nuny_v10/three_new2.v                                            ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|four_new2:sc4                                                                                                                     ; /home/user4/spring14/kb2673/nuny_v10/four_new2.v                                             ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|five_new2:sc5                                                                                                                     ; /home/user4/spring14/kb2673/nuny_v10/five_new2.v                                             ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|six_new2:sc6                                                                                                                      ; /home/user4/spring14/kb2673/nuny_v10/six_new2.v                                              ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|seven_new2:sc7                                                                                                                    ; /home/user4/spring14/kb2673/nuny_v10/seven_new2.v                                            ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|eight_new2:sc8                                                                                                                    ; /home/user4/spring14/kb2673/nuny_v10/eight_new2.v                                            ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|nine_new2:sc9                                                                                                                     ; /home/user4/spring14/kb2673/nuny_v10/nine_new2.v                                             ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|sun:sun0                                                                                                                          ; /home/user4/spring14/kb2673/nuny_v10/sun.v                                                   ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|ninjasymbol:sym0                                                                                                                  ; /home/user4/spring14/kb2673/nuny_v10/ninjasymbol.v                                           ;
; Altera ; ROM: 1-PORT                        ; N/A     ; N/A          ; N/A          ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|tryagain:try0                                                                                                                     ; /home/user4/spring14/kb2673/nuny_v10/tryagain.v                                              ;
+--------+------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                   ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                     ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                     ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                     ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                     ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                               ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                 ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                 ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                 ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                 ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                                                 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------+
; State Machine - |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|control_state ;
+------------------+------------------+------------------+------------------+--------------------------+
; Name             ; control_state.11 ; control_state.10 ; control_state.01 ; control_state.00         ;
+------------------+------------------+------------------+------------------+--------------------------+
; control_state.00 ; 0                ; 0                ; 0                ; 0                        ;
; control_state.01 ; 0                ; 0                ; 1                ; 1                        ;
; control_state.10 ; 0                ; 1                ; 0                ; 1                        ;
; control_state.11 ; 1                ; 0                ; 0                ; 1                        ;
+------------------+------------------+------------------+------------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                               ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                  ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                  ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                  ;
+-------------------------+----------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                              ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                  ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                  ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                  ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                  ;
+---------------------------+---------------------------+-------------------------+-------------------------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; lab3:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                             ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; lab3:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                 ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                             ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|din_s1                              ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[6]                             ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; lab3:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                             ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[5]                             ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; lab3:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                             ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[4]                             ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[3]                             ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[2]                             ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                             ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                             ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|din_s1                              ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                         ;
+------------------------------------------------------------------+-----------------------------------------------------------------+------------------------+
; Latch Name                                                       ; Latch Enable Signal                                             ; Free of Timing Hazards ;
+------------------------------------------------------------------+-----------------------------------------------------------------+------------------------+
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_s[0]     ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_s[0]    ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[0]    ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[0]   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_s[1]     ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_s[0]    ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_s[2]     ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_s[0]    ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_s[3]     ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_s[0]    ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_s[4]     ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_s[0]    ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_s[5]     ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_s[0]    ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|cnt[3]     ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|Equal57   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|cnt[2]     ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|Equal57   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|cnt[0]     ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|Equal57   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|cnt[1]     ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|Equal57   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_s[6]     ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_s[0]    ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_s[7]     ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_s[0]    ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_s[8]     ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_s[0]    ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_s[9]     ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_s[0]    ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_s[10]    ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_s[0]    ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_s[11]    ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_s[0]    ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_bg[0]    ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_bg[0]   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_bg[1]    ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_bg[0]   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_bg[2]    ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_bg[0]   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_bg[3]    ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_bg[0]   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_bg[4]    ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_bg[0]   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_bg[5]    ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_bg[0]   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_bg[6]    ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_bg[0]   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_bg[7]    ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_bg[0]   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_bg[8]    ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_bg[0]   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_bg[9]    ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_bg[0]   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_bg[10]   ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_bg[0]   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_bg[11]   ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_bg[0]   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_temp[0]  ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_temp[0] ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[1]    ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[0]   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[2]    ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[0]   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[3]    ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[0]   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[4]    ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[0]   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[5]    ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[0]   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[6]    ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[0]   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[7]    ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[0]   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[8]    ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[0]   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[9]    ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[0]   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[10]   ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[0]   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[11]   ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[0]   ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_temp[1]  ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_temp[0] ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_temp[2]  ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_temp[0] ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_temp[3]  ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_temp[0] ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_temp[4]  ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_temp[0] ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_temp[5]  ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_temp[0] ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_temp[6]  ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_temp[0] ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_temp[7]  ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_temp[0] ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_temp[8]  ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_temp[0] ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_temp[9]  ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_temp[0] ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_temp[10] ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_temp[0] ; yes                    ;
; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_temp[11] ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_temp[0] ; yes                    ;
; Number of user-specified and inferred latches = 52               ;                                                                 ;                        ;
+------------------------------------------------------------------+-----------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_use_reg                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                                                           ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|locked[0..2]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[0..2]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|av_readdata_pre[1,4,6,8,13]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|av_chipselect_pre                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|av_readdata_pre[1,4,6,8,13]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|Audio_top:audio_emulator_0|audio_effects:ae|addr_who[0..12]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|Audio_top:audio_emulator_0|audio_effects:ae|addr_bell[0..14]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_channel[1]                                                                                                                             ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0,2..6]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0,2..6]                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[50]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket                                                                                                                      ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0..15]                                                                                                                ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_address_field[1]                                                                                                                 ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0..6]                                                                                                             ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[34,63..74]                                                                                                            ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0..2]                                                                                                                    ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_ori_burst_size[0..2]                                                                                                             ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_response_status_field[0,1]                                                                                                       ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket                                                                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[0..15]                                                                                                                    ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_address_field[1]                                                                                                                     ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[0..6]                                                                                                                 ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[34,63..74]                                                                                                                ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_channel[0..2]                                                                                                                        ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                 ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_response_status_field[0,1]                                                                                                           ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_data[8,13..17]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_data[18]                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_data[19]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_data[20,21]                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_data[22,23]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_controller:control|data[8,13..17]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_controller:control|data[18]                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_controller:control|data[19]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_controller:control|data[20,21]                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_controller:control|data[22,23]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                                 ; Merged with lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                           ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                                 ; Merged with lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                           ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                                 ; Merged with lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                           ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                                 ; Merged with lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                           ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                                 ; Merged with lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                           ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                                 ; Merged with lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                           ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                                 ; Merged with lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                  ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                          ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|waitrequest_reset_override                                                   ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|av_readdata_pre[0]                                                                                                 ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|av_readdata_pre[2]                                                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|av_readdata_pre[2]                                                                                                 ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|av_readdata_pre[3]                                                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|av_readdata_pre[3]                                                                                                 ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|av_readdata_pre[5]                                                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|av_readdata_pre[5]                                                                                                 ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|av_readdata_pre[7]                                                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|av_readdata_pre[7]                                                                                                 ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|av_readdata_pre[9]                                                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|av_readdata_pre[9]                                                                                                 ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|av_readdata_pre[10]                                                          ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|av_readdata_pre[10]                                                                                                ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|av_readdata_pre[11]                                                          ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|av_readdata_pre[11]                                                                                                ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|av_readdata_pre[12]                                                          ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|av_readdata_pre[12]                                                                                                ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|av_readdata_pre[14]                                                          ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|av_readdata_pre[14]                                                                                                ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|av_readdata_pre[15]                                                          ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|av_readdata_pre[15]                                                                                                ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|av_readdata_pre[5]                                                    ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|av_readdata_pre[5]                                                                                          ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|av_readdata_pre[7]                                                    ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|av_readdata_pre[7]                                                                                          ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|av_readdata_pre[9]                                                    ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|av_readdata_pre[9]                                                                                          ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|av_readdata_pre[10]                                                   ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|av_readdata_pre[10]                                                                                         ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|av_readdata_pre[11]                                                   ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|av_readdata_pre[11]                                                                                         ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|av_readdata_pre[12]                                                   ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|av_readdata_pre[12]                                                                                         ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|av_readdata_pre[14]                                                   ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|av_readdata_pre[14]                                                                                         ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|av_readdata_pre[15]                                                   ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|av_readdata_pre[15]                                                                                         ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|av_readdata_pre[2]                                                    ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|av_readdata_pre[2]                                                                                          ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|av_readdata_pre[3]                                                    ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|av_readdata_pre[3]                                                                                          ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                                                      ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold            ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                                                  ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|av_readdata_pre[0]                                                    ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_channel[0]                                                                                                                             ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_dest_id[0]                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[2]                                                 ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[72]          ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[1]                                                 ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[71]          ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[0]                                                 ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[70]          ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg                                       ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[53]          ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[0]                                             ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[0]  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[2]                                                     ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[72]              ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[1]                                                     ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[71]              ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[0]                                                     ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[70]              ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[0]                                                 ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[0]      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_002|last_channel[0]                                                                                                                             ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_002|last_dest_id[0]                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_channel[0]                                                                                                                                 ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                  ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                  ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                 ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                  ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                 ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                  ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                 ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                  ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                  ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                 ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                  ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                  ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                  ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                  ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                         ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                         ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                         ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                        ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                        ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                         ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                         ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                         ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                        ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                         ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                         ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                         ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                         ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                        ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                  ;
; lab3:u0|VGA_LED:vga_led_0|bg1_new:prom_bg1|altsyncram:altsyncram_component|altsyncram_nkh1:auto_generated|address_reg_a[1]                                                                                                             ; Merged with lab3:u0|VGA_LED:vga_led_0|bg4_new:prom_bg4|altsyncram:altsyncram_component|altsyncram_qkh1:auto_generated|address_reg_a[1]                                                                       ;
; lab3:u0|VGA_LED:vga_led_0|bg2_new:prom_bg2|altsyncram:altsyncram_component|altsyncram_okh1:auto_generated|address_reg_a[1]                                                                                                             ; Merged with lab3:u0|VGA_LED:vga_led_0|bg4_new:prom_bg4|altsyncram:altsyncram_component|altsyncram_qkh1:auto_generated|address_reg_a[1]                                                                       ;
; lab3:u0|VGA_LED:vga_led_0|bg3_new:prom_bg3|altsyncram:altsyncram_component|altsyncram_pkh1:auto_generated|address_reg_a[1]                                                                                                             ; Merged with lab3:u0|VGA_LED:vga_led_0|bg4_new:prom_bg4|altsyncram:altsyncram_component|altsyncram_qkh1:auto_generated|address_reg_a[1]                                                                       ;
; lab3:u0|VGA_LED:vga_led_0|bg1_new:prom_bg1|altsyncram:altsyncram_component|altsyncram_nkh1:auto_generated|address_reg_a[0]                                                                                                             ; Merged with lab3:u0|VGA_LED:vga_led_0|bg4_new:prom_bg4|altsyncram:altsyncram_component|altsyncram_qkh1:auto_generated|address_reg_a[0]                                                                       ;
; lab3:u0|VGA_LED:vga_led_0|bg2_new:prom_bg2|altsyncram:altsyncram_component|altsyncram_okh1:auto_generated|address_reg_a[0]                                                                                                             ; Merged with lab3:u0|VGA_LED:vga_led_0|bg4_new:prom_bg4|altsyncram:altsyncram_component|altsyncram_qkh1:auto_generated|address_reg_a[0]                                                                       ;
; lab3:u0|VGA_LED:vga_led_0|bg3_new:prom_bg3|altsyncram:altsyncram_component|altsyncram_pkh1:auto_generated|address_reg_a[0]                                                                                                             ; Merged with lab3:u0|VGA_LED:vga_led_0|bg4_new:prom_bg4|altsyncram:altsyncram_component|altsyncram_qkh1:auto_generated|address_reg_a[0]                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                 ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                 ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                        ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[11..15]                                                ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|VGA_LED:vga_led_0|y5[11..15]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|VGA_LED:vga_led_0|x5[11..15]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|VGA_LED:vga_led_0|y4[11..15]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|VGA_LED:vga_led_0|x4[11..15]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|VGA_LED:vga_led_0|y3[11..15]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|VGA_LED:vga_led_0|x3[11..15]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|VGA_LED:vga_led_0|y2[11..15]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|VGA_LED:vga_led_0|x2[11..15]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|VGA_LED:vga_led_0|y1[11..15]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|VGA_LED:vga_led_0|x1[11..15]                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|VGA_LED:vga_led_0|y[11..15]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|VGA_LED:vga_led_0|x[11..15]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[11..15,27..31]                                                                                                                ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                        ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                        ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                         ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                         ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                         ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                         ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|response_status_reg[1]                                                                                                                      ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|response_status_reg[0]                                                                                ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                 ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                 ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                  ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                  ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                  ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                  ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|response_status_reg[1]                                                                                                                  ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|response_status_reg[0]                                                                            ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                        ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                   ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                        ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                   ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                        ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                   ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                        ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                   ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                        ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                   ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                         ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                   ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                         ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                   ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                         ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                   ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                         ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                   ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                         ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                   ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                 ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                            ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                 ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                            ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                 ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                            ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                 ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                            ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                 ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                            ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                  ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                            ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                  ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                            ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                  ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                            ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                  ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                            ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                  ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                            ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[31]                                               ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[31] ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[30]                                               ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[30] ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[29]                                               ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[29] ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[28]                                               ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[28] ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[27]                                               ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[27] ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[26]                                               ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[26] ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[25]                                               ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[25] ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[24]                                               ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[24] ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[23]                                               ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23] ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[22]                                               ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[22] ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[21]                                               ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[21] ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[20]                                               ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20] ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[19]                                               ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[19] ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[18]                                               ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18] ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[17]                                               ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17] ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[16]                                               ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16] ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[15]                                               ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15] ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[14]                                               ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14] ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[13]                                               ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13] ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[12]                                               ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12] ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[11]                                               ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11] ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[10]                                               ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10] ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[9]                                                ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9]  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[8]                                                ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8]  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[7]                                                ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7]  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[6]                                                ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[6]  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[5]                                                ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5]  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[4]                                                ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4]  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[3]                                                ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[2]                                                ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[1]                                                ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[1]  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[31]                                                   ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[31]     ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[30]                                                   ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[30]     ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[29]                                                   ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[29]     ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[28]                                                   ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[28]     ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[27]                                                   ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[27]     ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[26]                                                   ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[26]     ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[25]                                                   ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[25]     ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[24]                                                   ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[24]     ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[23]                                                   ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23]     ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[22]                                                   ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[22]     ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[21]                                                   ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[21]     ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[20]                                                   ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20]     ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[19]                                                   ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[19]     ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[18]                                                   ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18]     ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[17]                                                   ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17]     ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[16]                                                   ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16]     ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[15]                                                   ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15]     ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[14]                                                   ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14]     ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[13]                                                   ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13]     ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[12]                                                   ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12]     ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[11]                                                   ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11]     ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[10]                                                   ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10]     ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[9]                                                    ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9]      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[8]                                                    ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8]      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[7]                                                    ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7]      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[6]                                                    ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[6]      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[5]                                                    ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5]      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[4]                                                    ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4]      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[3]                                                    ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[2]                                                    ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[1]                                                    ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[1]      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                        ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..31]     ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|byte_cnt_reg[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|byte_cnt_reg[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                         ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|av_readdata_pre[0]                                                    ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7] ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|response_status_reg[0]                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|response_status_reg[0]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[9,12,14,16,21]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[1]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[4]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[4]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[6]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[6]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[8]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[13]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[0,5]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[2,3,5,7,9..12,14,15]                                                                                                               ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[0]                                                                                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[2,3,5,7,9..12,14,15]                                                                                                           ; Merged with lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[8,10,11,13,15,17..20,22]                                                                                               ; Merged with lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[23]                                                                              ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[1..4,6]                                                                                                                ; Merged with lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[7]                                                                               ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31] ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30] ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29] ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28] ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27] ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26] ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25] ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24] ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23] ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22] ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21] ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20] ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19] ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18] ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17] ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16] ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15] ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14] ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13] ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12] ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11] ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10] ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]  ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]  ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]  ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]  ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]  ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]  ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]  ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]  ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9,10]                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_002|last_channel[1]                                                                                                                             ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[2..6]                                        ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[2..6]                                            ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~20                                                                                                                                ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~21                                                                                                                                ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~22                                                                                                                                ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~23                                                                                                                                ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|control_state~6                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|control_state~7                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7                                   ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2..31]                                    ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5..31]                                        ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6]                                            ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[31]                                           ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[31]                                                     ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[31]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[30]                                           ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[30]                                                     ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[30]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[29]                                           ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29]                                                     ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[29]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[28]                                           ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]                                                     ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[28]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[27]                                           ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27]                                                     ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[27]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[26]                                           ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26]                                                     ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[26]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25]                                           ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25]                                                     ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[25]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24]                                           ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24]                                                     ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[24]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23]                                           ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]                                                     ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[23]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[22]                                           ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22]                                                     ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[22]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[21]                                           ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21]                                                     ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[21]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20]                                           ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                     ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[20]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19]                                           ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                                     ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[19]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18]                                           ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[18]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17]                                           ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[17]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16]                                           ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[16]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15]                                           ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[15]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14]                                           ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[14]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13]                                           ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[13]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12]                                           ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[12]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[11]                                           ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[11]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[10]                                           ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[10]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[9]                                            ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[9]                                                                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[8]                                            ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[8]                                                                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[7]                                            ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[7]                                                                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6]                                            ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[6]                                                                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5]                                            ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                            ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[5]                                                                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4]                                            ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4]                                            ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[4]                                                                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[3]                                            ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[3]                                            ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[3]                                                                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[2]                                            ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[2]                                            ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[2]                                                                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6]                                                ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[31]                                               ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[31]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[30]                                               ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[30]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[29]                                               ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[29]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[28]                                               ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[28]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[27]                                               ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[27]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[26]                                               ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[26]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25]                                               ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[25]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24]                                               ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[24]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23]                                               ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[23]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[22]                                               ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[22]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[21]                                               ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[21]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20]                                               ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[20]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19]                                               ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[19]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18]                                               ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[18]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17]                                               ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[17]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16]                                               ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[16]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15]                                               ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[15]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14]                                               ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[14]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13]                                               ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[13]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12]                                               ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[12]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[11]                                               ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[11]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[10]                                               ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[10]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[9]                                                ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[9]                                                                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[8]                                                ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[8]                                                                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[7]                                                ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[7]                                                                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6]                                                ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[6]                                                                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5]                                                ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5]                                                ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[5]                                                                                                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[2..6]                                  ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[5,6]                                       ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0..6]                                  ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[71,72]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[71,72]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[2..4]                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_narrow_reg                                                  ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_bytecount_reg_zero                                          ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|byte_cnt_reg[1..6]                                                                                                                      ; Lost fanout                                                                                                                                                                                                  ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19..31]                                                                                                                         ; Lost fanout                                                                                                                                                                                                  ;
; Total Number of Removed Registers = 966                                                                                                                                                                                                ;                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                          ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_use_reg                                                                                                                              ; Stuck at GND                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                       ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                       ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                       ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                       ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_endofpacket,                                                                                                                   ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[15],                                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[12],                                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[11],                                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[10],                                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[9],                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[8],                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[7],                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[6],                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[5],                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[4],                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[3],                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[2],                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[1],                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_data_field[0],                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[6],                                                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[3],                                                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[2],                                                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[1],                                                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_byte_cnt_field[0],                                                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[74],                                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[73],                                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[72],                                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[71],                                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[70],                                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[69],                                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[68],                                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[67],                                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[66],                                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[65],                                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[64],                                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[63],                                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_last_field[34],                                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[2],                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[1],                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_channel[0],                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_ori_burst_size[2],                                                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_ori_burst_size[1],                                                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_ori_burst_size[0],                                                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_response_status_field[1],                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|p0_reg_response_status_field[0],                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[74],                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[73],                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[72],                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[71],                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[70],                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[69],                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[68],                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[67],                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[66],                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[65],                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[64],                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[63],                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_last_field[34],                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_channel[2],                                                                                                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_channel[1],                                                                                                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_channel[0],                                                                                                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13],                                                              ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][50],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6], ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|response_status_reg[0],                                                                                                               ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[21],                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                          ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[31]                                       ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[30],                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[29],                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[28],                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[27],                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[26],                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[25],                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[24],                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23],                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[22],                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[21],                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20],                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[19],                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18],                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17],                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16],                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15],                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14],                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13],                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12],                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11],                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10],                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9],                                     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8],                                     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7],                                     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[6],                                     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5],                                     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4],                                     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3],                                     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2],                                     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[31],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[31],                                                  ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[31],                                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[30],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[30],                                                  ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[30],                                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[29],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29],                                                  ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[29],                                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[28],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28],                                                  ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[28],                                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[27],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27],                                                  ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[27],                                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[26],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26],                                                  ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[26],                                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25],                                                  ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[25],                                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24],                                                  ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[24],                                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23],                                                  ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[23],                                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[22],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22],                                                  ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[22],                                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[21],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21],                                                  ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[21],                                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[6],                                  ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[5],                                  ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4],                                  ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[3],                                  ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[2]                                   ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|locked[1]                                                                                                                        ; Stuck at GND                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_channel[1],                                                                                                                          ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|saved_grant[1],                                                                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[50],                                             ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2],                                                                              ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][50],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6],                                         ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                                  ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[20],                                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                                  ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[19],                                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[18],                                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[17],                                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[16],                                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[15],                                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[14],                                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[13],                                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[12],                                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[11],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[11],                                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[10],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[10],                                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[9],                                         ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[9],                                                                                                                       ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[8],                                         ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[8],                                                                                                                       ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[7],                                         ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[7],                                                                                                                       ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6],                                         ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[6],                                                                                                                       ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5],                                         ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5],                                         ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[5],                                                                                                                       ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4],                                         ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[4],                                         ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[4],                                                                                                                       ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[3],                                         ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[3],                                         ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[3],                                                                                                                       ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[2],                                         ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[2],                                         ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[2],                                                                                                                       ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                                                                                                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_use_reg                                                                                                                                  ; Stuck at GND                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                           ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                           ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                           ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                           ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_endofpacket,                                                                                                                       ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[15],                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[12],                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[11],                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[10],                                                                                                                    ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[9],                                                                                                                     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[8],                                                                                                                     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[7],                                                                                                                     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[6],                                                                                                                     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[5],                                                                                                                     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[4],                                                                                                                     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[3],                                                                                                                     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[2],                                                                                                                     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[1],                                                                                                                     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_data_field[0],                                                                                                                     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[6],                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[3],                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[2],                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[1],                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_ori_burst_size[0],                                                                                                                 ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_response_status_field[1],                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|p0_reg_response_status_field[0],                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13],                                                                     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|response_status_reg[0],                                                                                                                   ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[13],                                                                                                                             ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[5]                                                                                                                   ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]        ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],     ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31]                                                                                                                             ; Lost Fanouts                   ; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                                                          ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21]                                                                                                                           ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                            ; Stuck at GND                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1],                                  ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[2],                                  ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[3],                                  ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[5],                                  ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0]                                   ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                  ; Stuck at GND                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[15],                                                 ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[14],                                                 ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[13],                                                 ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[12],                                                 ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[11]                                                  ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[6]                                            ; Stuck at GND                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|byte_cnt_reg[6],                                                                                                                      ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|byte_cnt_reg[5],                                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|byte_cnt_reg[4],                                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|byte_cnt_reg[3],                                                                                                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|byte_cnt_reg[2]                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ; Stuck at GND                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                       ;
;                                                                                                                                                                                                                                        ; due to stuck port clock_enable ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                       ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                       ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                        ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                         ; Stuck at GND                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                           ;
;                                                                                                                                                                                                                                        ; due to stuck port clock_enable ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                           ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                           ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                            ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]  ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]  ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31] ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][49],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]  ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[6],                                         ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[6],                                             ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[6],                                                                                                                       ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[5]                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8],                                         ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[8],                                             ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[8],                                                                                                                       ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[6]                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]  ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12],                                            ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[12]                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13],                                            ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[13]                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14],                                            ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[14]                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15],                                            ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[15]                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16],                                            ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[16]                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17],                                            ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[17]                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18],                                            ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[18]                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[19],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19],                                            ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[19]                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[21],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[21],                                            ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[21]                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[22],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[22],                                            ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[22]                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][49]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[31],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[31],                                            ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[31]                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[26],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[26],                                            ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[26]                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[27],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[27],                                            ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[27]                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[28],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[28],                                            ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[28]                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[29],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[29],                                            ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[29]                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[30],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[30],                                            ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[30]                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[11],                                            ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[11]                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[10],                                            ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[10]                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9],                                         ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[9],                                             ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[9]                                                                                                                        ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7],                                         ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[7],                                             ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[7]                                                                                                                        ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[25],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25],                                            ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[25]                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5],                                         ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[5],                                             ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[5]                                                                                                                        ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[24],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24],                                            ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[24]                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23],                                            ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[23]                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[71]                                                    ; Stuck at GND                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4],                                      ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[3],                                      ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[2]                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20],                                        ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20],                                            ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|address_reg[20]                                                                                                                       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19] ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18] ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17] ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16] ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15] ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26] ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13] ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12] ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11] ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10] ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]  ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]  ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]  ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]  ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14] ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30] ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29] ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28] ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27] ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25] ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24] ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[6],                                            ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[6]                                              ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[5],                                            ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5]                                              ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23] ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22] ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21] ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20] ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38],                                                                ;
;                                                                                                                                                                                                                                        ;                                ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                 ;
; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_data[22]                                                                                                                                                                ; Stuck at GND                   ; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_controller:control|data[22]                                                                                                                                           ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                      ;
; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_data[21]                                                                                                                                                                ; Stuck at VCC                   ; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_controller:control|data[21]                                                                                                                                           ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                      ;
; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_data[20]                                                                                                                                                                ; Stuck at VCC                   ; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_controller:control|data[20]                                                                                                                                           ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                      ;
; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_data[19]                                                                                                                                                                ; Stuck at GND                   ; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_controller:control|data[19]                                                                                                                                           ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                      ;
; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_data[18]                                                                                                                                                                ; Stuck at VCC                   ; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_controller:control|data[18]                                                                                                                                           ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                      ;
; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_data[17]                                                                                                                                                                ; Stuck at GND                   ; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_controller:control|data[17]                                                                                                                                           ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                      ;
; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_data[16]                                                                                                                                                                ; Stuck at GND                   ; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_controller:control|data[16]                                                                                                                                           ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                      ;
; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_data[14]                                                                                                                                                                ; Stuck at GND                   ; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_controller:control|data[14]                                                                                                                                           ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                      ;
; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_data[13]                                                                                                                                                                ; Stuck at GND                   ; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_controller:control|data[13]                                                                                                                                           ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                      ;
; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_data[8]                                                                                                                                                                 ; Stuck at GND                   ; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_controller:control|data[8]                                                                                                                                            ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|av_readdata_pre[13]                                                                                                ; Stuck at GND                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                      ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|locked[2]                                                                                                                        ; Stuck at GND                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_002|last_channel[1]                                                                                                                           ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][56]                                                                   ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][56]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                   ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[8]                                                                                                                                 ; Stuck at GND                   ; lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[0]                                                                                                                   ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                      ;
; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_data[15]                                                                                                                                                                ; Stuck at GND                   ; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_controller:control|data[15]                                                                                                                                           ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                      ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                                     ; Stuck at GND                   ; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                    ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                   ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][60]                                                                   ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                   ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                   ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                 ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[4]                                             ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[3]                                             ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                          ; Lost Fanouts                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[2]                                             ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                ; Stuck at VCC                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                     ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count_zero_flag                                                                                                            ; Stuck at VCC                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|share_count[0]                                                                                                                 ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|byte_cnt_reg[0]                                                                                                                         ; Stuck at GND                   ; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|byte_cnt_reg[1]                                                                                                                       ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                      ;
; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_data[23]                                                                                                                                                                ; Stuck at GND                   ; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_controller:control|data[23]                                                                                                                                           ;
;                                                                                                                                                                                                                                        ; due to stuck port data_in      ;                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 9008  ;
; Number of registers using Synchronous Clear  ; 179   ;
; Number of registers using Synchronous Load   ; 120   ;
; Number of registers using Asynchronous Clear ; 660   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8594  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                          ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                      ; 53      ;
; lab3:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                          ; 424     ;
; lab3:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                      ; 34      ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                         ; 3       ;
; lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                     ; 2       ;
; lab3:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                           ; 1       ;
; lab3:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                       ; 1       ;
; lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                   ; 197     ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                     ; 3       ;
; lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_controller:control|sdat                                                                                                                     ; 3       ;
; lab3:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                           ; 1       ;
; lab3:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                       ; 1       ;
; lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                    ; 1       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                            ; 2       ;
; lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                    ; 1       ;
; lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                               ; 3       ;
; Total number of inverted registers = 19                                                                                                                                                                    ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                      ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------+------+
; Register Name                                                                        ; Megafunction                                                        ; Type ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------+------+
; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_002|pending_response_count[0]                                                                                                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_temp[0]                                                                                                                                                                 ;
; 1024:1             ; 8 bits    ; 5456 LEs      ; 3424 LEs             ; 2032 LEs               ; No         ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|Mux46                                                                                                                                                                     ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M[5]                                                                                                                                                                      ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[6]                                                                                                                                                                   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|nuny_new2:nun0|altsyncram:altsyncram_component|altsyncram_buh1:auto_generated|mux_3hb:mux2|l2_w5_n0_mux_dataout                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|temp3[3]                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|addr_nl[2]                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|temp3[1]                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|temp[3]                                                                                                                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|tempx[8]                                                                                                                                                                  ;
; 16:1               ; 12 bits   ; 120 LEs       ; 72 LEs               ; 48 LEs                 ; No         ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|Mux6                                                                                                                                                                      ;
; 6:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_s[5]                                                                                                                                                                    ;
; 7:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_b[11]                                                                                                                                                                   ;
; 10:1               ; 5 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_buf[10]                                                                                                                                                                 ;
; 10:1               ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_buf[1]                                                                                                                                                                  ;
; 1024:1             ; 4 bits    ; 2728 LEs      ; 1712 LEs             ; 1016 LEs               ; No         ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|Mux28                                                                                                                                                                     ;
; 20:1               ; 6 bits    ; 78 LEs        ; 6 LEs                ; 72 LEs                 ; No         ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|Mux23                                                                                                                                                                     ;
; 14:1               ; 4 bits    ; 36 LEs        ; 8 LEs                ; 28 LEs                 ; No         ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|Mux22                                                                                                                                                                     ;
; 3:1                ; 37 bits   ; 74 LEs        ; 0 LEs                ; 74 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|address_reg[22]                                                                                                                  ;
; 3:1                ; 37 bits   ; 74 LEs        ; 0 LEs                ; 74 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|byte_cnt_reg[5]                                                                                                                  ;
; 4:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|d0_int_nxt_addr[2]                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[1]                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[1]                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|d0_int_nxt_addr[6]                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|out_data[58]                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|out_data[58]                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|int_output_sel[0]                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|out_data[18]                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector4                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector13                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                       ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_data[6]                                                                                                                                                ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                                                                                                      ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                       ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                  ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|level[1]                                                                                                                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|nin_life[2]                                                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|score[0]                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|y5[8]                                                                                                                                                                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|y5[9]                                                                                                                                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|x5[5]                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|x5[0]                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|y4[3]                                                                                                                                                                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|y4[10]                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|x4[2]                                                                                                                                                                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|x4[7]                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|y3[8]                                                                                                                                                                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|y3[9]                                                                                                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|x3[7]                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|x3[10]                                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|y2[8]                                                                                                                                                                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|y2[10]                                                                                                                                                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|x2[6]                                                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|x2[8]                                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|y1[2]                                                                                                                                                                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|y1[1]                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|x1[3]                                                                                                                                                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|x1[6]                                                                                                                                                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|y[6]                                                                                                                                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|y[9]                                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|x[2]                                                                                                                                                                                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|x[10]                                                                                                                                                                                                 ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|state[1]                                                                                                                                                                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|Add49                                                                                                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|Add49                                                                                                                                                                     ;
; 7:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; No         ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|addr_s[6]                                                                                                                                                                 ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|addr_s[0]                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]    ;
; 18:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]                                                                                                                      ;
; 18:1               ; 3 bits    ; 36 LEs        ; 15 LEs               ; 21 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]                                                                                                                      ;
; 18:1               ; 2 bits    ; 24 LEs        ; 10 LEs               ; 14 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|ShiftRight0                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|ShiftRight0                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_id_router:id_router_001|src_channel[0]                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_id_router:id_router|src_channel[1]                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|audio_codec:ac|shift_temp[12]                                                                                                                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_controller:control|sclk_divider[5]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|audio_effects:ae|index_sw[1]                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_controller:control|stage[0]                                                                                                                                      ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|audio_codec:ac|shift_out[10]                                                                                                                                                                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|lut_index[2]                                                                                                                                                         ;
; 11:1               ; 16 bits   ; 112 LEs       ; 80 LEs               ; 32 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|audio_effects:ae|dat[6]                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|control_state                                                                                                                                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11] ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]              ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                    ;
; 13:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[4]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[11]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[7]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[11]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[8]             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |SoCKit_Top|lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                              ;
; 16:1               ; 12 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |SoCKit_Top|lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_bg[0]                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SoCKit_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SoCKit_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SoCKit_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |SoCKit_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |SoCKit_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                       ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |SoCKit_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |SoCKit_Top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                           ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                            ;
; IP_TOOL_VERSION                       ; 13.1                  ; -    ; -                                                                            ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                            ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                              ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                               ;
; IP_TOOL_VERSION                       ; 13.1                             ; -    ; -                                                               ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                               ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                              ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                               ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                            ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                             ;
; IP_TOOL_VERSION                       ; 13.1              ; -    ; -                                                                                             ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                             ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                             ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                            ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                             ;
; IP_TOOL_VERSION                       ; 13.1              ; -    ; -                                                                                             ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                             ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                             ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                              ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                             ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                            ;
+---------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                               ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|ninja1:ninja1|altsyncram:altsyncram_component|altsyncram_84h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|ninja2:ninja2|altsyncram:altsyncram_component|altsyncram_94h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|ninja3:ninja3|altsyncram:altsyncram_component|altsyncram_a4h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|reading:book1|altsyncram:altsyncram_component|altsyncram_19h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|exam:book2|altsyncram:altsyncram_component|altsyncram_ivg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|homework:book3|altsyncram:altsyncram_component|altsyncram_jdh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|bomb:book4|altsyncram:altsyncram_component|altsyncram_cch1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|pizza:book5|altsyncram:altsyncram_component|altsyncram_l3h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|thesis_new:book6|altsyncram:altsyncram_component|altsyncram_nvh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|bg1_new:prom_bg1|altsyncram:altsyncram_component|altsyncram_nkh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|bg2_new:prom_bg2|altsyncram:altsyncram_component|altsyncram_okh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|bg3_new:prom_bg3|altsyncram:altsyncram_component|altsyncram_pkh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|bg4_new:prom_bg4|altsyncram:altsyncram_component|altsyncram_qkh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|bach_new:level1|altsyncram:altsyncram_component|altsyncram_8ai1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|mast_new:level2|altsyncram:altsyncram_component|altsyncram_k4i1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|phd_new:level3|altsyncram:altsyncram_component|altsyncram_hmh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|pass_new:ps|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|fail_new:fl|altsyncram:altsyncram_component|altsyncram_hph1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|diploma_new:dip0|altsyncram:altsyncram_component|altsyncram_d2i1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|zero_new2:sc0|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|one_new2:sc1|altsyncram:altsyncram_component|altsyncram_pdh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|two_new2:sc2|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|three_new2:sc3|altsyncram:altsyncram_component|altsyncram_fkh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|four_new2:sc4|altsyncram:altsyncram_component|altsyncram_jhh1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|five_new2:sc5|altsyncram:altsyncram_component|altsyncram_1hh1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|six_new2:sc6|altsyncram:altsyncram_component|altsyncram_beh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|seven_new2:sc7|altsyncram:altsyncram_component|altsyncram_rkh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|eight_new2:sc8|altsyncram:altsyncram_component|altsyncram_8kh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|nine_new2:sc9|altsyncram:altsyncram_component|altsyncram_2hh1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|life_new:nl1|altsyncram:altsyncram_component|altsyncram_gdh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|life_new:nl2|altsyncram:altsyncram_component|altsyncram_gdh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|life_new:nl3|altsyncram:altsyncram_component|altsyncram_gdh1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|sun:sun0|altsyncram:altsyncram_component|altsyncram_bug1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|moon:mn0|altsyncram:altsyncram_component|altsyncram_e1h1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|rain:rn0|altsyncram:altsyncram_component|altsyncram_v0h1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|nuny_new2:nun0|altsyncram:altsyncram_component|altsyncram_buh1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|ninjasymbol:sym0|altsyncram:altsyncram_component|altsyncram_i4i1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|tryagain:try0|altsyncram:altsyncram_component|altsyncram_keh1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|Audio_top:audio_emulator_0|city:c0|altsyncram:altsyncram_component|altsyncram_kah1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|Audio_top:audio_emulator_0|whoosh_new:w0|altsyncram:altsyncram_component|altsyncram_euh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|Audio_top:audio_emulator_0|sword:s0|altsyncram:altsyncram_component|altsyncram_ofh1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                          ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                       ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|altsyncram:buffer1_rtl_0|altsyncram_2cj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|altsyncram:buffer2_rtl_0|altsyncram_2cj1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; F2S_Width      ; 2     ; Signed Integer                               ;
; S2F_Width      ; 2     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                             ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                           ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                           ;
; GENERIC_PLL                ; true      ; String                                                                                                                           ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                           ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                   ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                           ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                           ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                           ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                           ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                           ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                           ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                           ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                           ;
; DR_CLK_PHASE               ;           ; String                                                                                                                           ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                          ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                        ;
; IS_HHP_HPS                           ; true             ; String                                                                                                        ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                ;
; MR1_ODS                              ; 1                ; Signed Integer                                                                                                ;
; MR1_RTT                              ; 1                ; Signed Integer                                                                                                ;
; MR2_RTT_WR                           ; 1                ; Signed Integer                                                                                                ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                        ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                        ;
; TB_RATE                              ; FULL             ; String                                                                                                        ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                        ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                        ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                        ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                        ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                        ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                        ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                    ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                  ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                  ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                          ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                          ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                          ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                          ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                          ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                          ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                          ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                          ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                          ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                          ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                          ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                          ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                          ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                          ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                          ;
; MR1_ODS                         ; 1                ; Signed Integer                                                                                                                                          ;
; MR1_RTT                         ; 1                ; Signed Integer                                                                                                                                          ;
; MR2_RTT_WR                      ; 1                ; Signed Integer                                                                                                                                          ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                  ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                  ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                  ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                  ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                  ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                  ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                          ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                  ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                          ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                  ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                  ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                          ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                        ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                  ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                        ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                        ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                        ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                        ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                        ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                        ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                        ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                        ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                        ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                        ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                        ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                        ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                        ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                        ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                        ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                               ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                             ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                     ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                     ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                     ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                     ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                     ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                     ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                     ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                     ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                     ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                     ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                     ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                     ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                     ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                             ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                  ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                  ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                  ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                  ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                  ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                  ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                  ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                  ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                  ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                            ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                  ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                  ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                  ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                  ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                  ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                  ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                  ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                  ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                  ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                  ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                  ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                  ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                  ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                  ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                  ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                  ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                  ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                  ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                  ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                  ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                  ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                  ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                  ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                  ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                  ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                  ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                  ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                  ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                  ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                  ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                  ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                  ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                  ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                  ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                  ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                  ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                  ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                  ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                  ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                  ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                  ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                  ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                  ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                  ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                  ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                  ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                  ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                  ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                  ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                  ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                  ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                  ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                  ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                  ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                  ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                  ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                  ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                  ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                          ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                          ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                          ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                          ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                          ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                          ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                          ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                          ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                          ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                          ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                          ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                          ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                          ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                          ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                          ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                          ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                          ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                          ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                          ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                          ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                          ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                          ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                          ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                          ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                          ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                          ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                          ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                          ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                          ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                          ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                          ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                          ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                          ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                          ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                          ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                          ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                          ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                          ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                          ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                          ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                          ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                          ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                          ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                          ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                          ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                          ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                          ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                          ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                          ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                          ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                          ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                          ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                          ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                          ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                          ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                          ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                          ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                          ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                          ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                          ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                          ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                          ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                          ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                          ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                          ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                          ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                          ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                          ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                          ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                          ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                          ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                          ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                          ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                          ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                          ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                          ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                          ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                          ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                          ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                          ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                          ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                          ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                          ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                          ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                          ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                          ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                          ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                          ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                          ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                          ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                          ;
; ENUM_MEM_IF_TCL                         ; TCL_11                                                           ; String                                                                                          ;
; ENUM_MEM_IF_TCWL                        ; TCWL_8                                                           ; String                                                                                          ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                          ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                          ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                          ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                          ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                          ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                          ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                          ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                          ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                          ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                          ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                          ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                          ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                          ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                          ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                          ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                          ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                          ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                          ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                          ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                          ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                          ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                          ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                          ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                          ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                          ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                          ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                          ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                          ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                          ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                          ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                          ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                          ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                          ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                          ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                          ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                          ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                          ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                          ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                          ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                          ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                          ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                          ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                          ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                          ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                          ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                          ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                          ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                          ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                          ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                          ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                          ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                          ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                          ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                          ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                          ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                          ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                          ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                          ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                          ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                          ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                          ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                          ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                          ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                          ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                          ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                          ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                          ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                          ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                          ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                          ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                          ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                          ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                          ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                          ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                          ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                          ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                          ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                          ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                          ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                          ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                          ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                          ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                          ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                          ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                          ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                          ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                          ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                          ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                          ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                          ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                          ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                          ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                          ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                          ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                          ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                          ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                          ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                          ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                          ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                          ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                  ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                  ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                  ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                  ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                  ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                  ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                  ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                  ;
; INTG_MEM_IF_TRFC                        ; 104                                                              ; Signed Integer                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                  ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                  ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                 ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                 ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                 ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                 ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                 ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                  ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                        ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                            ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                  ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                          ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                  ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                          ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                  ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                     ;
; PLI_PORT       ; 50000 ; Signed Integer                                     ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                          ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                        ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE                  ; 1     ; Signed Integer                                                                                                                                              ;
; UPSTREAM_FIFO_SIZE       ; 0     ; Signed Integer                                                                                                                                              ;
; DOWNSTREAM_FIFO_SIZE     ; 64    ; Signed Integer                                                                                                                                              ;
; MGMT_CHANNEL_WIDTH       ; -1    ; Signed Integer                                                                                                                                              ;
; TCK_TO_SYSCLK_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                              ;
; SYSCLK_TO_TCK_SYNC_DEPTH ; 3     ; Signed Integer                                                                                                                                              ;
+--------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                                                                                                             ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE                  ; 1     ; Signed Integer                                                                                                                                                                                   ;
; UPSTREAM_FIFO_SIZE       ; 0     ; Signed Integer                                                                                                                                                                                   ;
; DOWNSTREAM_FIFO_SIZE     ; 64    ; Signed Integer                                                                                                                                                                                   ;
; MGMT_CHANNEL_WIDTH       ; -1    ; Signed Integer                                                                                                                                                                                   ;
; TCK_TO_SYSCLK_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                   ;
; SYSCLK_TO_TCK_SYNC_DEPTH ; 3     ; Signed Integer                                                                                                                                                                                   ;
+--------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                         ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                                                                               ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                                                                               ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                                                                               ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                               ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                       ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                                                                               ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                               ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                       ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                               ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                       ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                       ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                               ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                               ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                        ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                              ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                               ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+--------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                           ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                           ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                           ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                           ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                           ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                           ;
+---------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                           ;
; ENCODING       ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                           ;
; ENCODING       ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                  ;
+-----------------------+-------+---------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                        ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                        ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                        ;
; FAST_VER              ; 0     ; Signed Integer                                                                        ;
+-----------------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                        ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                              ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                        ;
+---------------------------+----------+-----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                              ;
+---------------------------+----------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|VGA_LED_Emulator:led_emulator ;
+----------------+-------------+-----------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------+
; HACTIVE        ; 10100000000 ; Unsigned Binary                                                       ;
; HFRONT_PORCH   ; 00000100000 ; Unsigned Binary                                                       ;
; HSYNC          ; 00011000000 ; Unsigned Binary                                                       ;
; HBACK_PORCH    ; 00001100000 ; Unsigned Binary                                                       ;
; HTOTAL         ; 11001000000 ; Unsigned Binary                                                       ;
; VACTIVE        ; 0111100000  ; Unsigned Binary                                                       ;
; VFRONT_PORCH   ; 0000001010  ; Unsigned Binary                                                       ;
; VSYNC          ; 0000000010  ; Unsigned Binary                                                       ;
; VBACK_PORCH    ; 0000100001  ; Unsigned Binary                                                       ;
; VTOTAL         ; 1000001101  ; Unsigned Binary                                                       ;
+----------------+-------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|ninja1:ninja1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                  ;
; WIDTH_A                            ; 12                   ; Signed Integer                                           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; ./sprites/ninja1.mif ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_84h1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|ninja2:ninja2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                  ;
; WIDTH_A                            ; 12                   ; Signed Integer                                           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; ./sprites/ninja2.mif ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_94h1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|ninja3:ninja3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                  ;
; WIDTH_A                            ; 12                   ; Signed Integer                                           ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                           ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                  ;
; INIT_FILE                          ; ./sprites/ninja3.mif ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_a4h1      ; Untyped                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|reading:book1|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                    ;
+------------------------------------+-----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                 ;
; WIDTH_A                            ; 12                    ; Signed Integer                                          ;
; WIDTHAD_A                          ; 12                    ; Signed Integer                                          ;
; NUMWORDS_A                         ; 4096                  ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                 ;
; WIDTH_B                            ; 1                     ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                 ;
; INIT_FILE                          ; ./sprites/reading.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_19h1       ; Untyped                                                 ;
+------------------------------------+-----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|exam:book2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                               ;
; WIDTH_A                            ; 12                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; ./sprites/exam.mif   ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_ivg1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|homework:book3|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                  ; Type                                                    ;
+------------------------------------+------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                    ; Untyped                                                 ;
; WIDTH_A                            ; 12                     ; Signed Integer                                          ;
; WIDTHAD_A                          ; 12                     ; Signed Integer                                          ;
; NUMWORDS_A                         ; 4096                   ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED           ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                                                 ;
; WIDTH_B                            ; 1                      ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                      ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                      ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                 ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                 ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                 ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED           ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                      ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                      ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ   ; Untyped                                                 ;
; INIT_FILE                          ; ./sprites/homework.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                      ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                 ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                 ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                      ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone V              ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_jdh1        ; Untyped                                                 ;
+------------------------------------+------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|bomb:book4|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                               ;
+------------------------------------+-------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                            ;
; WIDTH_A                            ; 12                      ; Signed Integer                                     ;
; WIDTHAD_A                          ; 12                      ; Signed Integer                                     ;
; NUMWORDS_A                         ; 4096                    ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                            ;
; WIDTH_B                            ; 1                       ; Untyped                                            ;
; WIDTHAD_B                          ; 1                       ; Untyped                                            ;
; NUMWORDS_B                         ; 1                       ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                            ;
; BYTE_SIZE                          ; 8                       ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                            ;
; INIT_FILE                          ; ../sprites-new/bomb.mif ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_cch1         ; Untyped                                            ;
+------------------------------------+-------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|pizza:book5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                ;
; WIDTH_A                            ; 12                   ; Signed Integer                                         ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                         ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; ./sprites/pizza.mif  ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_l3h1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|thesis_new:book6|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                ;
+------------------------------------+------------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                          ; Untyped                                             ;
; WIDTH_A                            ; 12                           ; Signed Integer                                      ;
; WIDTHAD_A                          ; 12                           ; Signed Integer                                      ;
; NUMWORDS_A                         ; 4096                         ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                             ;
; WIDTH_B                            ; 1                            ; Untyped                                             ;
; WIDTHAD_B                          ; 1                            ; Untyped                                             ;
; NUMWORDS_B                         ; 1                            ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                            ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                             ;
; BYTE_SIZE                          ; 8                            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                             ;
; INIT_FILE                          ; ./sprites-new/thesis_new.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                       ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                       ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V                    ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_nvh1              ; Untyped                                             ;
+------------------------------------+------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|bg1_new:prom_bg1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                  ;
+------------------------------------+----------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                               ;
; WIDTH_A                            ; 12                         ; Signed Integer                                        ;
; WIDTHAD_A                          ; 15                         ; Signed Integer                                        ;
; NUMWORDS_A                         ; 32768                      ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                               ;
; WIDTH_B                            ; 1                          ; Untyped                                               ;
; WIDTHAD_B                          ; 1                          ; Untyped                                               ;
; NUMWORDS_B                         ; 1                          ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                               ;
; BYTE_SIZE                          ; 8                          ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                               ;
; INIT_FILE                          ; ../sprites-new/bg1-new.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_nkh1            ; Untyped                                               ;
+------------------------------------+----------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|bg2_new:prom_bg2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                  ;
+------------------------------------+----------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                               ;
; WIDTH_A                            ; 12                         ; Signed Integer                                        ;
; WIDTHAD_A                          ; 15                         ; Signed Integer                                        ;
; NUMWORDS_A                         ; 32768                      ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                               ;
; WIDTH_B                            ; 1                          ; Untyped                                               ;
; WIDTHAD_B                          ; 1                          ; Untyped                                               ;
; NUMWORDS_B                         ; 1                          ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                               ;
; BYTE_SIZE                          ; 8                          ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                               ;
; INIT_FILE                          ; ../sprites-new/bg2-new.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_okh1            ; Untyped                                               ;
+------------------------------------+----------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|bg3_new:prom_bg3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                  ;
+------------------------------------+----------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                               ;
; WIDTH_A                            ; 12                         ; Signed Integer                                        ;
; WIDTHAD_A                          ; 15                         ; Signed Integer                                        ;
; NUMWORDS_A                         ; 32768                      ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                               ;
; WIDTH_B                            ; 1                          ; Untyped                                               ;
; WIDTHAD_B                          ; 1                          ; Untyped                                               ;
; NUMWORDS_B                         ; 1                          ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                               ;
; BYTE_SIZE                          ; 8                          ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                               ;
; INIT_FILE                          ; ../sprites-new/bg3-new.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_pkh1            ; Untyped                                               ;
+------------------------------------+----------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|bg4_new:prom_bg4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                  ;
+------------------------------------+----------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                               ;
; WIDTH_A                            ; 12                         ; Signed Integer                                        ;
; WIDTHAD_A                          ; 15                         ; Signed Integer                                        ;
; NUMWORDS_A                         ; 32768                      ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                               ;
; WIDTH_B                            ; 1                          ; Untyped                                               ;
; WIDTHAD_B                          ; 1                          ; Untyped                                               ;
; NUMWORDS_B                         ; 1                          ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                               ;
; BYTE_SIZE                          ; 8                          ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                               ;
; INIT_FILE                          ; ../sprites-new/bg4-new.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_qkh1            ; Untyped                                               ;
+------------------------------------+----------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|bach_new:level1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                           ;
+------------------------------------+----------------------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                        ;
; OPERATION_MODE                     ; ROM                              ; Untyped                                        ;
; WIDTH_A                            ; 12                               ; Signed Integer                                 ;
; WIDTHAD_A                          ; 12                               ; Signed Integer                                 ;
; NUMWORDS_A                         ; 4096                             ; Signed Integer                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                        ;
; WIDTH_B                            ; 1                                ; Untyped                                        ;
; WIDTHAD_B                          ; 1                                ; Untyped                                        ;
; NUMWORDS_B                         ; 1                                ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                                 ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                        ;
; BYTE_SIZE                          ; 8                                ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                        ;
; INIT_FILE                          ; ../sprites-new/bachelors_new.mif ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V                        ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_8ai1                  ; Untyped                                        ;
+------------------------------------+----------------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|mast_new:level2|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------+--------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                             ;
+------------------------------------+--------------------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                          ;
; OPERATION_MODE                     ; ROM                            ; Untyped                                          ;
; WIDTH_A                            ; 12                             ; Signed Integer                                   ;
; WIDTHAD_A                          ; 12                             ; Signed Integer                                   ;
; NUMWORDS_A                         ; 4096                           ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                          ;
; WIDTH_B                            ; 1                              ; Untyped                                          ;
; WIDTHAD_B                          ; 1                              ; Untyped                                          ;
; NUMWORDS_B                         ; 1                              ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                              ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                          ;
; BYTE_SIZE                          ; 8                              ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                          ;
; INIT_FILE                          ; ../sprites-new/masters_new.mif ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                         ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                         ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone V                      ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_k4i1                ; Untyped                                          ;
+------------------------------------+--------------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|phd_new:level3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                ;
+------------------------------------+----------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                             ;
; WIDTH_A                            ; 12                         ; Signed Integer                                      ;
; WIDTHAD_A                          ; 12                         ; Signed Integer                                      ;
; NUMWORDS_A                         ; 4096                       ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                             ;
; WIDTH_B                            ; 1                          ; Untyped                                             ;
; WIDTHAD_B                          ; 1                          ; Untyped                                             ;
; NUMWORDS_B                         ; 1                          ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                             ;
; BYTE_SIZE                          ; 8                          ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                             ;
; INIT_FILE                          ; ../sprites-new/phd_new.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_hmh1            ; Untyped                                             ;
+------------------------------------+----------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|pass_new:ps|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                            ;
+------------------------------------+-----------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                         ;
; WIDTH_A                            ; 12                          ; Signed Integer                                  ;
; WIDTHAD_A                          ; 12                          ; Signed Integer                                  ;
; NUMWORDS_A                         ; 4096                        ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                         ;
; WIDTH_B                            ; 1                           ; Untyped                                         ;
; WIDTHAD_B                          ; 1                           ; Untyped                                         ;
; NUMWORDS_B                         ; 1                           ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                         ;
; BYTE_SIZE                          ; 8                           ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                         ;
; INIT_FILE                          ; ../sprites-new/pass_new.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V                   ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_cqh1             ; Untyped                                         ;
+------------------------------------+-----------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|fail_new:fl|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                            ;
+------------------------------------+-----------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                         ; Untyped                                         ;
; WIDTH_A                            ; 12                          ; Signed Integer                                  ;
; WIDTHAD_A                          ; 12                          ; Signed Integer                                  ;
; NUMWORDS_A                         ; 4096                        ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                         ;
; WIDTH_B                            ; 1                           ; Untyped                                         ;
; WIDTHAD_B                          ; 1                           ; Untyped                                         ;
; NUMWORDS_B                         ; 1                           ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                         ;
; BYTE_SIZE                          ; 8                           ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                         ;
; INIT_FILE                          ; ../sprites-new/fail_new.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V                   ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_hph1             ; Untyped                                         ;
+------------------------------------+-----------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|diploma_new:dip0|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                               ;
+------------------------------------+-------------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                           ; Untyped                                            ;
; WIDTH_A                            ; 12                            ; Signed Integer                                     ;
; WIDTHAD_A                          ; 12                            ; Signed Integer                                     ;
; NUMWORDS_A                         ; 4096                          ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                            ;
; WIDTH_B                            ; 1                             ; Untyped                                            ;
; WIDTHAD_B                          ; 1                             ; Untyped                                            ;
; NUMWORDS_B                         ; 1                             ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                             ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                            ;
; BYTE_SIZE                          ; 8                             ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                            ;
; INIT_FILE                          ; ./sprites-new/diploma_new.mif ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                        ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                        ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V                     ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_d2i1               ; Untyped                                            ;
+------------------------------------+-------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|zero_new2:sc0|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                ;
+------------------------------------+---------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                       ; Untyped                                             ;
; WIDTH_A                            ; 12                        ; Signed Integer                                      ;
; WIDTHAD_A                          ; 10                        ; Signed Integer                                      ;
; NUMWORDS_A                         ; 1024                      ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                             ;
; WIDTH_B                            ; 1                         ; Untyped                                             ;
; WIDTHAD_B                          ; 1                         ; Untyped                                             ;
; NUMWORDS_B                         ; 1                         ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                             ;
; BYTE_SIZE                          ; 8                         ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                             ;
; INIT_FILE                          ; ../newnums2/zero_new2.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_nhh1           ; Untyped                                             ;
+------------------------------------+---------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|one_new2:sc1|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                ;
+------------------------------------+--------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                             ;
; WIDTH_A                            ; 12                       ; Signed Integer                                      ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                                      ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                             ;
; WIDTH_B                            ; 1                        ; Untyped                                             ;
; WIDTHAD_B                          ; 1                        ; Untyped                                             ;
; NUMWORDS_B                         ; 1                        ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                             ;
; BYTE_SIZE                          ; 8                        ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                             ;
; INIT_FILE                          ; ../newnums2/one_new2.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_pdh1          ; Untyped                                             ;
+------------------------------------+--------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|two_new2:sc2|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                ;
+------------------------------------+--------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                             ;
; WIDTH_A                            ; 12                       ; Signed Integer                                      ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                                      ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                             ;
; WIDTH_B                            ; 1                        ; Untyped                                             ;
; WIDTHAD_B                          ; 1                        ; Untyped                                             ;
; NUMWORDS_B                         ; 1                        ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                             ;
; BYTE_SIZE                          ; 8                        ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                             ;
; INIT_FILE                          ; ../newnums2/two_new2.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_heh1          ; Untyped                                             ;
+------------------------------------+--------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|three_new2:sc3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                ;
+------------------------------------+----------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                             ;
; WIDTH_A                            ; 12                         ; Signed Integer                                      ;
; WIDTHAD_A                          ; 10                         ; Signed Integer                                      ;
; NUMWORDS_A                         ; 1024                       ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                             ;
; WIDTH_B                            ; 1                          ; Untyped                                             ;
; WIDTHAD_B                          ; 1                          ; Untyped                                             ;
; NUMWORDS_B                         ; 1                          ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                             ;
; BYTE_SIZE                          ; 8                          ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                             ;
; INIT_FILE                          ; ../newnums2/three_new2.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_fkh1            ; Untyped                                             ;
+------------------------------------+----------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|four_new2:sc4|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                ;
+------------------------------------+---------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                       ; Untyped                                             ;
; WIDTH_A                            ; 12                        ; Signed Integer                                      ;
; WIDTHAD_A                          ; 10                        ; Signed Integer                                      ;
; NUMWORDS_A                         ; 1024                      ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                             ;
; WIDTH_B                            ; 1                         ; Untyped                                             ;
; WIDTHAD_B                          ; 1                         ; Untyped                                             ;
; NUMWORDS_B                         ; 1                         ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                             ;
; BYTE_SIZE                          ; 8                         ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                             ;
; INIT_FILE                          ; ../newnums2/four_new2.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_jhh1           ; Untyped                                             ;
+------------------------------------+---------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|five_new2:sc5|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                ;
+------------------------------------+---------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                       ; Untyped                                             ;
; WIDTH_A                            ; 12                        ; Signed Integer                                      ;
; WIDTHAD_A                          ; 10                        ; Signed Integer                                      ;
; NUMWORDS_A                         ; 1024                      ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                             ;
; WIDTH_B                            ; 1                         ; Untyped                                             ;
; WIDTHAD_B                          ; 1                         ; Untyped                                             ;
; NUMWORDS_B                         ; 1                         ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                             ;
; BYTE_SIZE                          ; 8                         ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                             ;
; INIT_FILE                          ; ../newnums2/five_new2.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_1hh1           ; Untyped                                             ;
+------------------------------------+---------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|six_new2:sc6|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                ;
+------------------------------------+--------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                             ;
; WIDTH_A                            ; 12                       ; Signed Integer                                      ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                                      ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                             ;
; WIDTH_B                            ; 1                        ; Untyped                                             ;
; WIDTHAD_B                          ; 1                        ; Untyped                                             ;
; NUMWORDS_B                         ; 1                        ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                             ;
; BYTE_SIZE                          ; 8                        ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                             ;
; INIT_FILE                          ; ../newnums2/six_new2.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V                ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_beh1          ; Untyped                                             ;
+------------------------------------+--------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|seven_new2:sc7|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                ;
+------------------------------------+----------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                             ;
; WIDTH_A                            ; 12                         ; Signed Integer                                      ;
; WIDTHAD_A                          ; 10                         ; Signed Integer                                      ;
; NUMWORDS_A                         ; 1024                       ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                             ;
; WIDTH_B                            ; 1                          ; Untyped                                             ;
; WIDTHAD_B                          ; 1                          ; Untyped                                             ;
; NUMWORDS_B                         ; 1                          ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                             ;
; BYTE_SIZE                          ; 8                          ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                             ;
; INIT_FILE                          ; ../newnums2/seven_new2.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_rkh1            ; Untyped                                             ;
+------------------------------------+----------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|eight_new2:sc8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                      ; Type                                                ;
+------------------------------------+----------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                          ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                         ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                        ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                         ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                        ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                          ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                        ; Untyped                                             ;
; WIDTH_A                            ; 12                         ; Signed Integer                                      ;
; WIDTHAD_A                          ; 10                         ; Signed Integer                                      ;
; NUMWORDS_A                         ; 1024                       ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED               ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                       ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                       ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                       ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                       ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                       ; Untyped                                             ;
; WIDTH_B                            ; 1                          ; Untyped                                             ;
; WIDTHAD_B                          ; 1                          ; Untyped                                             ;
; NUMWORDS_B                         ; 1                          ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                     ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                     ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                     ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                     ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED               ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                     ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                       ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                       ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                       ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                       ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                       ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                       ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                          ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                          ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                       ; Untyped                                             ;
; BYTE_SIZE                          ; 8                          ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                  ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ       ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ       ; Untyped                                             ;
; INIT_FILE                          ; ../newnums2/eight_new2.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                     ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                          ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                     ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                     ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                     ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                     ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN            ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN            ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                      ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                      ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                          ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V                  ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_8kh1            ; Untyped                                             ;
+------------------------------------+----------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|nine_new2:sc9|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                ;
+------------------------------------+---------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                       ; Untyped                                             ;
; WIDTH_A                            ; 12                        ; Signed Integer                                      ;
; WIDTHAD_A                          ; 10                        ; Signed Integer                                      ;
; NUMWORDS_A                         ; 1024                      ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                             ;
; WIDTH_B                            ; 1                         ; Untyped                                             ;
; WIDTHAD_B                          ; 1                         ; Untyped                                             ;
; NUMWORDS_B                         ; 1                         ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                             ;
; BYTE_SIZE                          ; 8                         ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                             ;
; INIT_FILE                          ; ../newnums2/nine_new2.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_2hh1           ; Untyped                                             ;
+------------------------------------+---------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|life_new:nl1|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                 ;
+------------------------------------+-------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                              ;
; WIDTH_A                            ; 12                      ; Signed Integer                                       ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                       ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                              ;
; WIDTH_B                            ; 1                       ; Untyped                                              ;
; WIDTHAD_B                          ; 1                       ; Untyped                                              ;
; NUMWORDS_B                         ; 1                       ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                              ;
; BYTE_SIZE                          ; 8                       ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                              ;
; INIT_FILE                          ; ../sprites/life_new.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_gdh1         ; Untyped                                              ;
+------------------------------------+-------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|life_new:nl2|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                 ;
+------------------------------------+-------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                              ;
; WIDTH_A                            ; 12                      ; Signed Integer                                       ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                       ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                              ;
; WIDTH_B                            ; 1                       ; Untyped                                              ;
; WIDTHAD_B                          ; 1                       ; Untyped                                              ;
; NUMWORDS_B                         ; 1                       ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                              ;
; BYTE_SIZE                          ; 8                       ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                              ;
; INIT_FILE                          ; ../sprites/life_new.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_gdh1         ; Untyped                                              ;
+------------------------------------+-------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|life_new:nl3|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                 ;
+------------------------------------+-------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                              ;
; WIDTH_A                            ; 12                      ; Signed Integer                                       ;
; WIDTHAD_A                          ; 10                      ; Signed Integer                                       ;
; NUMWORDS_A                         ; 1024                    ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                              ;
; WIDTH_B                            ; 1                       ; Untyped                                              ;
; WIDTHAD_B                          ; 1                       ; Untyped                                              ;
; NUMWORDS_B                         ; 1                       ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                              ;
; BYTE_SIZE                          ; 8                       ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                              ;
; INIT_FILE                          ; ../sprites/life_new.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_gdh1         ; Untyped                                              ;
+------------------------------------+-------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|sun:sun0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                             ;
; WIDTH_A                            ; 12                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; ../sprites/sun.mif   ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_bug1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|moon:mn0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                             ;
; WIDTH_A                            ; 12                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; ../sprites/moon.mif  ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_e1h1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|rain:rn0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                             ;
; WIDTH_A                            ; 12                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; ../sprites/rain.mif  ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_v0h1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|nuny_new2:nun0|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------+---------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                              ;
+------------------------------------+------------------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                           ;
; OPERATION_MODE                     ; ROM                          ; Untyped                                           ;
; WIDTH_A                            ; 12                           ; Signed Integer                                    ;
; WIDTHAD_A                          ; 15                           ; Signed Integer                                    ;
; NUMWORDS_A                         ; 32768                        ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                           ;
; WIDTH_B                            ; 1                            ; Untyped                                           ;
; WIDTHAD_B                          ; 1                            ; Untyped                                           ;
; NUMWORDS_B                         ; 1                            ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                            ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                           ;
; BYTE_SIZE                          ; 8                            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                           ;
; INIT_FILE                          ; ../sprites-new/nuny_new2.mif ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                       ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                       ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V                    ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_buh1              ; Untyped                                           ;
+------------------------------------+------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|ninjasymbol:sym0|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------+---------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                              ;
+------------------------------------+--------------------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                           ;
; OPERATION_MODE                     ; ROM                            ; Untyped                                           ;
; WIDTH_A                            ; 12                             ; Signed Integer                                    ;
; WIDTHAD_A                          ; 12                             ; Signed Integer                                    ;
; NUMWORDS_A                         ; 4096                           ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                           ;
; WIDTH_B                            ; 1                              ; Untyped                                           ;
; WIDTHAD_B                          ; 1                              ; Untyped                                           ;
; NUMWORDS_B                         ; 1                              ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                              ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                           ;
; BYTE_SIZE                          ; 8                              ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                           ;
; INIT_FILE                          ; ../sprites-new/ninjasymbol.mif ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                         ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                         ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V                      ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_i4i1                ; Untyped                                           ;
+------------------------------------+--------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|VGA_LED:vga_led_0|tryagain:try0|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                  ;
+------------------------------------+-------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                               ;
; WIDTH_A                            ; 12                      ; Signed Integer                                        ;
; WIDTHAD_A                          ; 12                      ; Signed Integer                                        ;
; NUMWORDS_A                         ; 4096                    ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                               ;
; WIDTH_B                            ; 1                       ; Untyped                                               ;
; WIDTHAD_B                          ; 1                       ; Untyped                                               ;
; NUMWORDS_B                         ; 1                       ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                               ;
; BYTE_SIZE                          ; 8                       ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                               ;
; INIT_FILE                          ; ../sprites/tryagain.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_keh1         ; Untyped                                               ;
+------------------------------------+-------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 16                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 15                    ; Signed Integer                                             ;
; NUMWORDS_A                         ; 32768                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; ./audio_mifs/bell.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_q9h1       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|Audio_top:audio_emulator_0|city:c0|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                       ;
+------------------------------------+-----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                   ; Untyped                                                    ;
; WIDTH_A                            ; 16                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 15                    ; Signed Integer                                             ;
; NUMWORDS_A                         ; 32768                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                                    ;
; WIDTH_B                            ; 1                     ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                     ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                     ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                                    ;
; INIT_FILE                          ; ./audio_mifs/city.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_kah1       ; Untyped                                                    ;
+------------------------------------+-----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|Audio_top:audio_emulator_0|whoosh_new:w0|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                      ;
+------------------------------------+------------------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                   ;
; OPERATION_MODE                     ; ROM                          ; Untyped                                                   ;
; WIDTH_A                            ; 12                           ; Signed Integer                                            ;
; WIDTHAD_A                          ; 13                           ; Signed Integer                                            ;
; NUMWORDS_A                         ; 8192                         ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                   ;
; WIDTH_B                            ; 1                            ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                            ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                            ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                            ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                   ;
; INIT_FILE                          ; ../audio_mifs/whoosh_new.mif ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                       ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                       ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V                    ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_euh1              ; Untyped                                                   ;
+------------------------------------+------------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|Audio_top:audio_emulator_0|sword:s0|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                                      ;
+------------------------------------+-------------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                                   ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                                   ;
; WIDTH_A                            ; 16                      ; Signed Integer                                            ;
; WIDTHAD_A                          ; 15                      ; Signed Integer                                            ;
; NUMWORDS_A                         ; 32768                   ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                                   ;
; WIDTH_B                            ; 1                       ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                       ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                       ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                       ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                       ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                                   ;
; INIT_FILE                          ; ../audio_mifs/sword.mif ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                  ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                  ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V               ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_ofh1         ; Untyped                                                   ;
+------------------------------------+-------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|Audio_top:audio_emulator_0|clock_pll:pll|clock_pll_0002:clock_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+---------------+----------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value         ; Type                                                                                         ;
+--------------------------------------+---------------+----------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz      ; String                                                                                       ;
; fractional_vco_multiplier            ; false         ; String                                                                                       ;
; pll_type                             ; General       ; String                                                                                       ;
; pll_subtype                          ; General       ; String                                                                                       ;
; number_of_clocks                     ; 2             ; Signed Integer                                                                               ;
; operation_mode                       ; direct        ; String                                                                                       ;
; deserialization_factor               ; 4             ; Signed Integer                                                                               ;
; data_rate                            ; 0             ; Signed Integer                                                                               ;
; sim_additional_refclk_cycles_to_lock ; 0             ; Signed Integer                                                                               ;
; output_clock_frequency0              ; 11.288659 MHz ; String                                                                                       ;
; phase_shift0                         ; 0 ps          ; String                                                                                       ;
; duty_cycle0                          ; 50            ; Signed Integer                                                                               ;
; output_clock_frequency1              ; 49.772727 MHz ; String                                                                                       ;
; phase_shift1                         ; 0 ps          ; String                                                                                       ;
; duty_cycle1                          ; 50            ; Signed Integer                                                                               ;
; output_clock_frequency2              ; 0 MHz         ; String                                                                                       ;
; phase_shift2                         ; 0 ps          ; String                                                                                       ;
; duty_cycle2                          ; 50            ; Signed Integer                                                                               ;
; output_clock_frequency3              ; 0 MHz         ; String                                                                                       ;
; phase_shift3                         ; 0 ps          ; String                                                                                       ;
; duty_cycle3                          ; 50            ; Signed Integer                                                                               ;
; output_clock_frequency4              ; 0 MHz         ; String                                                                                       ;
; phase_shift4                         ; 0 ps          ; String                                                                                       ;
; duty_cycle4                          ; 50            ; Signed Integer                                                                               ;
; output_clock_frequency5              ; 0 MHz         ; String                                                                                       ;
; phase_shift5                         ; 0 ps          ; String                                                                                       ;
; duty_cycle5                          ; 50            ; Signed Integer                                                                               ;
; output_clock_frequency6              ; 0 MHz         ; String                                                                                       ;
; phase_shift6                         ; 0 ps          ; String                                                                                       ;
; duty_cycle6                          ; 50            ; Signed Integer                                                                               ;
; output_clock_frequency7              ; 0 MHz         ; String                                                                                       ;
; phase_shift7                         ; 0 ps          ; String                                                                                       ;
; duty_cycle7                          ; 50            ; Signed Integer                                                                               ;
; output_clock_frequency8              ; 0 MHz         ; String                                                                                       ;
; phase_shift8                         ; 0 ps          ; String                                                                                       ;
; duty_cycle8                          ; 50            ; Signed Integer                                                                               ;
; output_clock_frequency9              ; 0 MHz         ; String                                                                                       ;
; phase_shift9                         ; 0 ps          ; String                                                                                       ;
; duty_cycle9                          ; 50            ; Signed Integer                                                                               ;
; output_clock_frequency10             ; 0 MHz         ; String                                                                                       ;
; phase_shift10                        ; 0 ps          ; String                                                                                       ;
; duty_cycle10                         ; 50            ; Signed Integer                                                                               ;
; output_clock_frequency11             ; 0 MHz         ; String                                                                                       ;
; phase_shift11                        ; 0 ps          ; String                                                                                       ;
; duty_cycle11                         ; 50            ; Signed Integer                                                                               ;
; output_clock_frequency12             ; 0 MHz         ; String                                                                                       ;
; phase_shift12                        ; 0 ps          ; String                                                                                       ;
; duty_cycle12                         ; 50            ; Signed Integer                                                                               ;
; output_clock_frequency13             ; 0 MHz         ; String                                                                                       ;
; phase_shift13                        ; 0 ps          ; String                                                                                       ;
; duty_cycle13                         ; 50            ; Signed Integer                                                                               ;
; output_clock_frequency14             ; 0 MHz         ; String                                                                                       ;
; phase_shift14                        ; 0 ps          ; String                                                                                       ;
; duty_cycle14                         ; 50            ; Signed Integer                                                                               ;
; output_clock_frequency15             ; 0 MHz         ; String                                                                                       ;
; phase_shift15                        ; 0 ps          ; String                                                                                       ;
; duty_cycle15                         ; 50            ; Signed Integer                                                                               ;
; output_clock_frequency16             ; 0 MHz         ; String                                                                                       ;
; phase_shift16                        ; 0 ps          ; String                                                                                       ;
; duty_cycle16                         ; 50            ; Signed Integer                                                                               ;
; output_clock_frequency17             ; 0 MHz         ; String                                                                                       ;
; phase_shift17                        ; 0 ps          ; String                                                                                       ;
; duty_cycle17                         ; 50            ; Signed Integer                                                                               ;
; m_cnt_hi_div                         ; 1             ; Signed Integer                                                                               ;
; m_cnt_lo_div                         ; 1             ; Signed Integer                                                                               ;
; m_cnt_bypass_en                      ; false         ; String                                                                                       ;
; m_cnt_odd_div_duty_en                ; false         ; String                                                                                       ;
; n_cnt_hi_div                         ; 1             ; Signed Integer                                                                               ;
; n_cnt_lo_div                         ; 1             ; Signed Integer                                                                               ;
; n_cnt_bypass_en                      ; false         ; String                                                                                       ;
; n_cnt_odd_div_duty_en                ; false         ; String                                                                                       ;
; c_cnt_hi_div0                        ; 1             ; Signed Integer                                                                               ;
; c_cnt_lo_div0                        ; 1             ; Signed Integer                                                                               ;
; c_cnt_bypass_en0                     ; false         ; String                                                                                       ;
; c_cnt_in_src0                        ; ph_mux_clk    ; String                                                                                       ;
; c_cnt_odd_div_duty_en0               ; false         ; String                                                                                       ;
; c_cnt_prst0                          ; 1             ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst0                   ; 0             ; Signed Integer                                                                               ;
; c_cnt_hi_div1                        ; 1             ; Signed Integer                                                                               ;
; c_cnt_lo_div1                        ; 1             ; Signed Integer                                                                               ;
; c_cnt_bypass_en1                     ; false         ; String                                                                                       ;
; c_cnt_in_src1                        ; ph_mux_clk    ; String                                                                                       ;
; c_cnt_odd_div_duty_en1               ; false         ; String                                                                                       ;
; c_cnt_prst1                          ; 1             ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst1                   ; 0             ; Signed Integer                                                                               ;
; c_cnt_hi_div2                        ; 1             ; Signed Integer                                                                               ;
; c_cnt_lo_div2                        ; 1             ; Signed Integer                                                                               ;
; c_cnt_bypass_en2                     ; false         ; String                                                                                       ;
; c_cnt_in_src2                        ; ph_mux_clk    ; String                                                                                       ;
; c_cnt_odd_div_duty_en2               ; false         ; String                                                                                       ;
; c_cnt_prst2                          ; 1             ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst2                   ; 0             ; Signed Integer                                                                               ;
; c_cnt_hi_div3                        ; 1             ; Signed Integer                                                                               ;
; c_cnt_lo_div3                        ; 1             ; Signed Integer                                                                               ;
; c_cnt_bypass_en3                     ; false         ; String                                                                                       ;
; c_cnt_in_src3                        ; ph_mux_clk    ; String                                                                                       ;
; c_cnt_odd_div_duty_en3               ; false         ; String                                                                                       ;
; c_cnt_prst3                          ; 1             ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst3                   ; 0             ; Signed Integer                                                                               ;
; c_cnt_hi_div4                        ; 1             ; Signed Integer                                                                               ;
; c_cnt_lo_div4                        ; 1             ; Signed Integer                                                                               ;
; c_cnt_bypass_en4                     ; false         ; String                                                                                       ;
; c_cnt_in_src4                        ; ph_mux_clk    ; String                                                                                       ;
; c_cnt_odd_div_duty_en4               ; false         ; String                                                                                       ;
; c_cnt_prst4                          ; 1             ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst4                   ; 0             ; Signed Integer                                                                               ;
; c_cnt_hi_div5                        ; 1             ; Signed Integer                                                                               ;
; c_cnt_lo_div5                        ; 1             ; Signed Integer                                                                               ;
; c_cnt_bypass_en5                     ; false         ; String                                                                                       ;
; c_cnt_in_src5                        ; ph_mux_clk    ; String                                                                                       ;
; c_cnt_odd_div_duty_en5               ; false         ; String                                                                                       ;
; c_cnt_prst5                          ; 1             ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst5                   ; 0             ; Signed Integer                                                                               ;
; c_cnt_hi_div6                        ; 1             ; Signed Integer                                                                               ;
; c_cnt_lo_div6                        ; 1             ; Signed Integer                                                                               ;
; c_cnt_bypass_en6                     ; false         ; String                                                                                       ;
; c_cnt_in_src6                        ; ph_mux_clk    ; String                                                                                       ;
; c_cnt_odd_div_duty_en6               ; false         ; String                                                                                       ;
; c_cnt_prst6                          ; 1             ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst6                   ; 0             ; Signed Integer                                                                               ;
; c_cnt_hi_div7                        ; 1             ; Signed Integer                                                                               ;
; c_cnt_lo_div7                        ; 1             ; Signed Integer                                                                               ;
; c_cnt_bypass_en7                     ; false         ; String                                                                                       ;
; c_cnt_in_src7                        ; ph_mux_clk    ; String                                                                                       ;
; c_cnt_odd_div_duty_en7               ; false         ; String                                                                                       ;
; c_cnt_prst7                          ; 1             ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst7                   ; 0             ; Signed Integer                                                                               ;
; c_cnt_hi_div8                        ; 1             ; Signed Integer                                                                               ;
; c_cnt_lo_div8                        ; 1             ; Signed Integer                                                                               ;
; c_cnt_bypass_en8                     ; false         ; String                                                                                       ;
; c_cnt_in_src8                        ; ph_mux_clk    ; String                                                                                       ;
; c_cnt_odd_div_duty_en8               ; false         ; String                                                                                       ;
; c_cnt_prst8                          ; 1             ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst8                   ; 0             ; Signed Integer                                                                               ;
; c_cnt_hi_div9                        ; 1             ; Signed Integer                                                                               ;
; c_cnt_lo_div9                        ; 1             ; Signed Integer                                                                               ;
; c_cnt_bypass_en9                     ; false         ; String                                                                                       ;
; c_cnt_in_src9                        ; ph_mux_clk    ; String                                                                                       ;
; c_cnt_odd_div_duty_en9               ; false         ; String                                                                                       ;
; c_cnt_prst9                          ; 1             ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst9                   ; 0             ; Signed Integer                                                                               ;
; c_cnt_hi_div10                       ; 1             ; Signed Integer                                                                               ;
; c_cnt_lo_div10                       ; 1             ; Signed Integer                                                                               ;
; c_cnt_bypass_en10                    ; false         ; String                                                                                       ;
; c_cnt_in_src10                       ; ph_mux_clk    ; String                                                                                       ;
; c_cnt_odd_div_duty_en10              ; false         ; String                                                                                       ;
; c_cnt_prst10                         ; 1             ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst10                  ; 0             ; Signed Integer                                                                               ;
; c_cnt_hi_div11                       ; 1             ; Signed Integer                                                                               ;
; c_cnt_lo_div11                       ; 1             ; Signed Integer                                                                               ;
; c_cnt_bypass_en11                    ; false         ; String                                                                                       ;
; c_cnt_in_src11                       ; ph_mux_clk    ; String                                                                                       ;
; c_cnt_odd_div_duty_en11              ; false         ; String                                                                                       ;
; c_cnt_prst11                         ; 1             ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst11                  ; 0             ; Signed Integer                                                                               ;
; c_cnt_hi_div12                       ; 1             ; Signed Integer                                                                               ;
; c_cnt_lo_div12                       ; 1             ; Signed Integer                                                                               ;
; c_cnt_bypass_en12                    ; false         ; String                                                                                       ;
; c_cnt_in_src12                       ; ph_mux_clk    ; String                                                                                       ;
; c_cnt_odd_div_duty_en12              ; false         ; String                                                                                       ;
; c_cnt_prst12                         ; 1             ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst12                  ; 0             ; Signed Integer                                                                               ;
; c_cnt_hi_div13                       ; 1             ; Signed Integer                                                                               ;
; c_cnt_lo_div13                       ; 1             ; Signed Integer                                                                               ;
; c_cnt_bypass_en13                    ; false         ; String                                                                                       ;
; c_cnt_in_src13                       ; ph_mux_clk    ; String                                                                                       ;
; c_cnt_odd_div_duty_en13              ; false         ; String                                                                                       ;
; c_cnt_prst13                         ; 1             ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst13                  ; 0             ; Signed Integer                                                                               ;
; c_cnt_hi_div14                       ; 1             ; Signed Integer                                                                               ;
; c_cnt_lo_div14                       ; 1             ; Signed Integer                                                                               ;
; c_cnt_bypass_en14                    ; false         ; String                                                                                       ;
; c_cnt_in_src14                       ; ph_mux_clk    ; String                                                                                       ;
; c_cnt_odd_div_duty_en14              ; false         ; String                                                                                       ;
; c_cnt_prst14                         ; 1             ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst14                  ; 0             ; Signed Integer                                                                               ;
; c_cnt_hi_div15                       ; 1             ; Signed Integer                                                                               ;
; c_cnt_lo_div15                       ; 1             ; Signed Integer                                                                               ;
; c_cnt_bypass_en15                    ; false         ; String                                                                                       ;
; c_cnt_in_src15                       ; ph_mux_clk    ; String                                                                                       ;
; c_cnt_odd_div_duty_en15              ; false         ; String                                                                                       ;
; c_cnt_prst15                         ; 1             ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst15                  ; 0             ; Signed Integer                                                                               ;
; c_cnt_hi_div16                       ; 1             ; Signed Integer                                                                               ;
; c_cnt_lo_div16                       ; 1             ; Signed Integer                                                                               ;
; c_cnt_bypass_en16                    ; false         ; String                                                                                       ;
; c_cnt_in_src16                       ; ph_mux_clk    ; String                                                                                       ;
; c_cnt_odd_div_duty_en16              ; false         ; String                                                                                       ;
; c_cnt_prst16                         ; 1             ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst16                  ; 0             ; Signed Integer                                                                               ;
; c_cnt_hi_div17                       ; 1             ; Signed Integer                                                                               ;
; c_cnt_lo_div17                       ; 1             ; Signed Integer                                                                               ;
; c_cnt_bypass_en17                    ; false         ; String                                                                                       ;
; c_cnt_in_src17                       ; ph_mux_clk    ; String                                                                                       ;
; c_cnt_odd_div_duty_en17              ; false         ; String                                                                                       ;
; c_cnt_prst17                         ; 1             ; Signed Integer                                                                               ;
; c_cnt_ph_mux_prst17                  ; 0             ; Signed Integer                                                                               ;
; pll_vco_div                          ; 1             ; Signed Integer                                                                               ;
; pll_output_clk_frequency             ; 0 MHz         ; String                                                                                       ;
; pll_cp_current                       ; 0             ; Signed Integer                                                                               ;
; pll_bwctrl                           ; 0             ; Signed Integer                                                                               ;
; pll_fractional_division              ; 1             ; Signed Integer                                                                               ;
; pll_fractional_cout                  ; 24            ; Signed Integer                                                                               ;
; pll_dsm_out_sel                      ; 1st_order     ; String                                                                                       ;
; mimic_fbclk_type                     ; gclk          ; String                                                                                       ;
; pll_fbclk_mux_1                      ; glb           ; String                                                                                       ;
; pll_fbclk_mux_2                      ; fb_1          ; String                                                                                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk    ; String                                                                                       ;
; pll_vcoph_div                        ; 1             ; Signed Integer                                                                               ;
; refclk1_frequency                    ; 0 MHz         ; String                                                                                       ;
; pll_clkin_0_src                      ; clk_0         ; String                                                                                       ;
; pll_clkin_1_src                      ; clk_0         ; String                                                                                       ;
; pll_clk_loss_sw_en                   ; false         ; String                                                                                       ;
; pll_auto_clk_sw_en                   ; false         ; String                                                                                       ;
; pll_manu_clk_sw_en                   ; false         ; String                                                                                       ;
; pll_clk_sw_dly                       ; 0             ; Signed Integer                                                                               ;
+--------------------------------------+---------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; LAST_INDEX     ; 1010  ; Unsigned Binary                                                                ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_controller:control ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; LAST_STAGE     ; 11101 ; Unsigned Binary                                                                                       ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                               ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                      ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                      ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                      ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                      ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                      ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                      ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                      ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                      ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                      ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                      ;
; AXI_VERSION               ; AXI3  ; String                                                                                                              ;
; PKT_THREAD_ID_H           ; 110   ; Signed Integer                                                                                                      ;
; PKT_THREAD_ID_L           ; 99    ; Signed Integer                                                                                                      ;
; PKT_QOS_H                 ; 96    ; Signed Integer                                                                                                      ;
; PKT_QOS_L                 ; 96    ; Signed Integer                                                                                                      ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                      ;
; PKT_CACHE_H               ; 117   ; Signed Integer                                                                                                      ;
; PKT_CACHE_L               ; 114   ; Signed Integer                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 93    ; Signed Integer                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 93    ; Signed Integer                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 94    ; Signed Integer                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 94    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 113   ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 111   ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 118   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 119   ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 122   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 120   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 123   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                      ;
; ID                        ; 0     ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                      ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                    ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                    ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                    ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                    ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                    ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                    ;
; IN_DATA_W         ; 43    ; Signed Integer                                                                                                                                                                    ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                    ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 96    ; Signed Integer                                                                                                                                  ;
; PKT_QOS_L                 ; 96    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 94    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 94    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 93    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 93    ; Signed Integer                                                                                                                                  ;
; PKT_CACHE_H               ; 117   ; Signed Integer                                                                                                                                  ;
; PKT_CACHE_L               ; 114   ; Signed Integer                                                                                                                                  ;
; PKT_THREAD_ID_H           ; 110   ; Signed Integer                                                                                                                                  ;
; PKT_THREAD_ID_L           ; 99    ; Signed Integer                                                                                                                                  ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 113   ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 111   ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 118   ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 119   ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 120   ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 122   ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 123   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                  ;
; ID                        ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                  ;
; BURSTWRAP_VALUE           ; 127   ; Signed Integer                                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 77    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_L              ; 79    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                         ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                         ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                         ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                         ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                    ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                      ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 77    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_L              ; 79    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_H             ; 80    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                                                ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                                                ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                           ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                             ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                             ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_addr_router:addr_router|lab3_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                       ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_addr_router:addr_router_001|lab3_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_addr_router:addr_router_002|lab3_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                           ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_id_router:id_router|lab3_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_id_router:id_router_001|lab3_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                               ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                     ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                  ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                  ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                  ;
; ST_DATA_W                 ; 123   ; Signed Integer                                                                                  ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                  ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                  ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                  ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                  ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                  ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                  ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                  ;
; REORDER                   ; 0     ; Signed Integer                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001 ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 123   ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                      ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                      ;
; REORDER                   ; 0     ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_002 ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 98    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 98    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 97    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 123   ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                      ;
; VALID_WIDTH               ; 3     ; Signed Integer                                                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                      ;
; REORDER                   ; 0     ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 77    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                      ;
; PKT_BURST_TYPE_H          ; 74    ; Signed Integer                                                                                      ;
; PKT_BURST_TYPE_L          ; 73    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                      ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                      ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                      ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                      ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                      ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                      ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                      ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                      ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                      ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                      ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                      ;
; OUT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 77    ; Signed Integer                                                                                                                                                               ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                                               ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                               ;
; PKT_BURST_TYPE_H          ; 74    ; Signed Integer                                                                                                                                                               ;
; PKT_BURST_TYPE_L          ; 73    ; Signed Integer                                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                                                                                               ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                               ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                               ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                               ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                               ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                                                               ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                               ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                               ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                               ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                                                               ;
; OUT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                             ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                             ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; NUMSYMBOLS        ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; SELECT_BITS       ; 1     ; Signed Integer                                                                                                                                                                                                                             ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                             ;
; OUT_DATA_W        ; 33    ; Signed Integer                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                               ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                               ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                               ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001 ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 77    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_H          ; 74    ; Signed Integer                                                                                          ;
; PKT_BURST_TYPE_L          ; 73    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                          ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                          ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                          ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                          ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                          ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                          ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                          ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                          ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                          ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                          ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                          ;
; OUT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                          ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 77    ; Signed Integer                                                                                                                                                                   ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                                   ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                                                                   ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 74    ; Signed Integer                                                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 73    ; Signed Integer                                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                   ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                                                                   ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                 ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                 ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                 ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
; NUMSYMBOLS        ; 2     ; Signed Integer                                                                                                                                                                                                                                 ;
; SELECT_BITS       ; 1     ; Signed Integer                                                                                                                                                                                                                                 ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                 ;
; OUT_DATA_W        ; 33    ; Signed Integer                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 7     ; Signed Integer                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                   ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                         ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                              ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                            ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                  ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                  ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                  ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                  ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 62    ; Signed Integer                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 63    ; Signed Integer                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 69    ; Signed Integer                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 70    ; Signed Integer                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 72    ; Signed Integer                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 100   ; Signed Integer                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 101   ; Signed Integer                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 73    ; Signed Integer                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 74    ; Signed Integer                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 102   ; Signed Integer                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 104   ; Signed Integer                                                                                  ;
; IN_ST_DATA_W                  ; 105   ; Signed Integer                                                                                  ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                  ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                  ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 118   ; Signed Integer                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 119   ; Signed Integer                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 120   ; Signed Integer                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 122   ; Signed Integer                                                                                  ;
; OUT_ST_DATA_W                 ; 123   ; Signed Integer                                                                                  ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                  ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                  ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                  ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                      ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                      ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                      ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                      ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                      ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                      ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                      ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                      ;
; IN_PKT_BYTE_CNT_H             ; 62    ; Signed Integer                                                                                      ;
; IN_PKT_BURSTWRAP_L            ; 63    ; Signed Integer                                                                                      ;
; IN_PKT_BURSTWRAP_H            ; 69    ; Signed Integer                                                                                      ;
; IN_PKT_BURST_SIZE_L           ; 70    ; Signed Integer                                                                                      ;
; IN_PKT_BURST_SIZE_H           ; 72    ; Signed Integer                                                                                      ;
; IN_PKT_RESPONSE_STATUS_L      ; 100   ; Signed Integer                                                                                      ;
; IN_PKT_RESPONSE_STATUS_H      ; 101   ; Signed Integer                                                                                      ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                      ;
; IN_PKT_BURST_TYPE_L           ; 73    ; Signed Integer                                                                                      ;
; IN_PKT_BURST_TYPE_H           ; 74    ; Signed Integer                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_L       ; 102   ; Signed Integer                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_H       ; 104   ; Signed Integer                                                                                      ;
; IN_ST_DATA_W                  ; 105   ; Signed Integer                                                                                      ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                      ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                      ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                      ;
; OUT_PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                      ;
; OUT_PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                      ;
; OUT_PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_L     ; 118   ; Signed Integer                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_H     ; 119   ; Signed Integer                                                                                      ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                      ;
; OUT_PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                      ;
; OUT_PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 120   ; Signed Integer                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 122   ; Signed Integer                                                                                      ;
; OUT_ST_DATA_W                 ; 123   ; Signed Integer                                                                                      ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                                      ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                      ;
; PACKING                       ; 1     ; Signed Integer                                                                                      ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                      ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                      ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                   ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                   ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002 ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                      ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                      ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                      ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                      ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                      ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                      ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                      ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                      ;
; IN_PKT_BYTE_CNT_H             ; 80    ; Signed Integer                                                                                      ;
; IN_PKT_BURSTWRAP_L            ; 81    ; Signed Integer                                                                                      ;
; IN_PKT_BURSTWRAP_H            ; 87    ; Signed Integer                                                                                      ;
; IN_PKT_BURST_SIZE_L           ; 88    ; Signed Integer                                                                                      ;
; IN_PKT_BURST_SIZE_H           ; 90    ; Signed Integer                                                                                      ;
; IN_PKT_RESPONSE_STATUS_L      ; 118   ; Signed Integer                                                                                      ;
; IN_PKT_RESPONSE_STATUS_H      ; 119   ; Signed Integer                                                                                      ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                      ;
; IN_PKT_BURST_TYPE_L           ; 91    ; Signed Integer                                                                                      ;
; IN_PKT_BURST_TYPE_H           ; 92    ; Signed Integer                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_L       ; 120   ; Signed Integer                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_H       ; 122   ; Signed Integer                                                                                      ;
; IN_ST_DATA_W                  ; 123   ; Signed Integer                                                                                      ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                      ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                      ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                      ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                      ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                      ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                      ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                      ;
; OUT_PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                      ;
; OUT_PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                      ;
; OUT_PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                      ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                      ;
; OUT_PKT_BURST_TYPE_L          ; 73    ; Signed Integer                                                                                      ;
; OUT_PKT_BURST_TYPE_H          ; 74    ; Signed Integer                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                      ;
; OUT_ST_DATA_W                 ; 105   ; Signed Integer                                                                                      ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                                      ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                      ;
; PACKING                       ; 0     ; Signed Integer                                                                                      ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                      ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                      ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                  ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                  ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                  ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                  ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                  ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                  ;
; IN_DATA_W         ; 43    ; Signed Integer                                                                                                                                                                  ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003 ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                      ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                      ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                      ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                      ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                      ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                      ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                      ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                      ;
; IN_PKT_BYTE_CNT_H             ; 80    ; Signed Integer                                                                                      ;
; IN_PKT_BURSTWRAP_L            ; 81    ; Signed Integer                                                                                      ;
; IN_PKT_BURSTWRAP_H            ; 87    ; Signed Integer                                                                                      ;
; IN_PKT_BURST_SIZE_L           ; 88    ; Signed Integer                                                                                      ;
; IN_PKT_BURST_SIZE_H           ; 90    ; Signed Integer                                                                                      ;
; IN_PKT_RESPONSE_STATUS_L      ; 118   ; Signed Integer                                                                                      ;
; IN_PKT_RESPONSE_STATUS_H      ; 119   ; Signed Integer                                                                                      ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                      ;
; IN_PKT_BURST_TYPE_L           ; 91    ; Signed Integer                                                                                      ;
; IN_PKT_BURST_TYPE_H           ; 92    ; Signed Integer                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_L       ; 120   ; Signed Integer                                                                                      ;
; IN_PKT_ORI_BURST_SIZE_H       ; 122   ; Signed Integer                                                                                      ;
; IN_ST_DATA_W                  ; 123   ; Signed Integer                                                                                      ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                      ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                      ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                      ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                      ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                      ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                      ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                      ;
; OUT_PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                      ;
; OUT_PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                      ;
; OUT_PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                      ;
; OUT_PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                      ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                      ;
; OUT_PKT_BURST_TYPE_L          ; 73    ; Signed Integer                                                                                      ;
; OUT_PKT_BURST_TYPE_H          ; 74    ; Signed Integer                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                      ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                      ;
; OUT_ST_DATA_W                 ; 105   ; Signed Integer                                                                                      ;
; ST_CHANNEL_W                  ; 3     ; Signed Integer                                                                                      ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                      ;
; PACKING                       ; 0     ; Signed Integer                                                                                      ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                      ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                      ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                  ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                  ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                  ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                  ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                  ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                  ;
; IN_DATA_W         ; 43    ; Signed Integer                                                                                                                                                                  ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                  ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                 ;
+---------------------------+----------+------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                       ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                       ;
+---------------------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab3:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|altsyncram:buffer1_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                             ;
; WIDTH_A                            ; 12                   ; Untyped                                                             ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                             ;
; NUMWORDS_A                         ; 640                  ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 12                   ; Untyped                                                             ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                             ;
; NUMWORDS_B                         ; 640                  ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_2cj1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|altsyncram:buffer2_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                             ;
; WIDTH_A                            ; 12                   ; Untyped                                                             ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                             ;
; NUMWORDS_A                         ; 640                  ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 12                   ; Untyped                                                             ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                             ;
; NUMWORDS_B                         ; 640                  ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_2cj1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                             ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                             ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                                                      ;
; LPM_WIDTHD             ; 8              ; Untyped                                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                      ;
; CBXI_PARAMETER         ; lpm_divide_m3m ; Untyped                                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                               ;
+------------------------+----------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                         ;
+------------------------+----------------+------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                                                      ;
; LPM_WIDTHD             ; 9              ; Untyped                                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                      ;
; CBXI_PARAMETER         ; lpm_divide_n3m ; Untyped                                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                               ;
+------------------------+----------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances                ; 45                                                                               ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|ninja1:ninja1|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|ninja2:ninja2|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|ninja3:ninja3|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|reading:book1|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|exam:book2|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|homework:book3|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|bomb:book4|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|pizza:book5|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|thesis_new:book6|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|bg1_new:prom_bg1|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 32768                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|bg2_new:prom_bg2|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 32768                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|bg3_new:prom_bg3|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 32768                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|bg4_new:prom_bg4|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 32768                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|bach_new:level1|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|mast_new:level2|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|phd_new:level3|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|pass_new:ps|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|fail_new:fl|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|diploma_new:dip0|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|zero_new2:sc0|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|one_new2:sc1|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|two_new2:sc2|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|three_new2:sc3|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|four_new2:sc4|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|five_new2:sc5|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|six_new2:sc6|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|seven_new2:sc7|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|eight_new2:sc8|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|nine_new2:sc9|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|life_new:nl1|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|life_new:nl2|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|life_new:nl3|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 1024                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|sun:sun0|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|moon:mn0|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|rain:rn0|altsyncram:altsyncram_component               ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|nuny_new2:nun0|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 32768                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|ninjasymbol:sym0|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|tryagain:try0|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 16                                                                               ;
;     -- NUMWORDS_A                         ; 32768                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|Audio_top:audio_emulator_0|city:c0|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 16                                                                               ;
;     -- NUMWORDS_A                         ; 32768                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|Audio_top:audio_emulator_0|whoosh_new:w0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 8192                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|Audio_top:audio_emulator_0|sword:s0|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 16                                                                               ;
;     -- NUMWORDS_A                         ; 32768                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|altsyncram:buffer1_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 640                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 12                                                                               ;
;     -- NUMWORDS_B                         ; 640                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|altsyncram:buffer2_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 12                                                                               ;
;     -- NUMWORDS_A                         ; 640                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 12                                                                               ;
;     -- NUMWORDS_B                         ; 640                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                ;
;     -- NUMWORDS_A                         ; 64                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 8                                                                                ;
;     -- NUMWORDS_B                         ; 64                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                         ;
+-------------------------------------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------+
; Port           ; Type   ; Severity ; Details                                   ;
+----------------+--------+----------+-------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                    ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                              ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                              ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                              ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                              ;
+----------------+--------+----------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------+
; Port           ; Type   ; Severity ; Details                               ;
+----------------+--------+----------+---------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                          ;
+----------------+--------+----------+---------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_irq_mapper_001:irq_mapper_001" ;
+-------+-------+----------+---------------------------------------------+
; Port  ; Type  ; Severity ; Details                                     ;
+-------+-------+----------+---------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                      ;
; reset ; Input ; Info     ; Explicitly unconnected                      ;
+-------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_irq_mapper:irq_mapper" ;
+-------+-------+----------+-------------------------------------+
; Port  ; Type  ; Severity ; Details                             ;
+-------+-------+----------+-------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected              ;
; reset ; Input ; Info     ; Explicitly unconnected              ;
+-------+-------+----------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                          ;
+----------------------+-------+----------+----------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                     ;
+----------------------+-------+----------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                             ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[42..35]  ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_data[33..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                              ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                              ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                          ;
+----------------------+-------+----------+----------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                     ;
+----------------------+-------+----------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                          ;
+----------------------+-------+----------+----------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                     ;
+----------------------+-------+----------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                   ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                       ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                      ;
+----------------------+-------+----------+------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                 ;
+----------------------+-------+----------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                               ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                               ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                    ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                               ;
; b[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                               ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                        ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                              ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; b[7]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                         ;
; diff[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                    ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[6..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                               ;
; d[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                               ;
; d[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                            ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                       ;
; reset        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                       ;
; in_valid     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                       ;
; in_sop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                       ;
; in_eop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                       ;
; out_ready    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                             ;
; out_data[32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_id_router:id_router|lab3_mm_interconnect_0_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_addr_router:addr_router|lab3_mm_interconnect_0_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                 ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_emulator_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                              ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[34..24]  ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; out_data[33..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; wuser    ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wuser[0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                 ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdata[15..14]      ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_readdata[12..9]       ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_readdata[3..2]        ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_readdata[13]          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_readdata[8]           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_readdata[7]           ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_readdata[6]           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_readdata[5]           ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_readdata[4]           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_readdata[1]           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_readdata[0]           ; Input  ; Info     ; Stuck at VCC                                                                                            ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                            ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                          ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdata[15..14]      ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_readdata[12..9]       ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_readdata[3..2]        ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_readdata[13]          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_readdata[8]           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_readdata[7]           ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_readdata[6]           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_readdata[5]           ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_readdata[4]           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_readdata[1]           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_readdata[0]           ; Input  ; Info     ; Stuck at VCC                                                                                     ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                     ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                  ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                             ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                             ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                   ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|Audio_top:audio_emulator_0|audio_effects:ae"                                                                                              ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; control ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "control[3..1]" will be connected to GND. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|Audio_top:audio_emulator_0|audio_codec:ac"                                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; sample_end[0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sample_req[0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; channel_sel[1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; channel_sel[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|Audio_top:audio_emulator_0|whoosh_new:w0"                                                                                                                                     ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input  ; Warning  ; Input port expression (15 bits) is wider than the input port (13 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; q       ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (16 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND.            ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1"                                                                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hun[3..2] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; addr_t    ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (15 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; addr_sym  ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (15 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; nin_life  ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "nin_life[3..3]" will be connected to GND.                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|tryagain:try0"                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|ninjasymbol:sym0"                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|rain:rn0"                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|moon:mn0"                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|sun:sun0"                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (12 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|life_new:nl3"                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|life_new:nl2"                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|life_new:nl1"                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|nine_new2:sc9"                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|eight_new2:sc8"                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|seven_new2:sc7"                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|six_new2:sc6"                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|five_new2:sc5"                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|four_new2:sc4"                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|three_new2:sc3"                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|two_new2:sc2"                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|one_new2:sc1"                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|VGA_LED:vga_led_0|zero_new2:sc0"                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (12 bits) is wider than the input port (10 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                            ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                       ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                      ;
+----------------+--------+----------+--------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                 ;
+----------------+--------+----------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+-----------------------------------------------+
; Port              ; Type   ; Severity ; Details                                       ;
+-------------------+--------+----------+-----------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                        ;
+-------------------+--------+----------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                     ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                         ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                          ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                        ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node" ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                             ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                              ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                              ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                              ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                              ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                              ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                           ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                      ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                    ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                               ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                  ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                             ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"                                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ready ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; debug_reset  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mgmt_valid   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mgmt_channel ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mgmt_data    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_master_0:master_0"      ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; master_reset_reset ; Output ; Info     ; Explicitly unconnected ;
+--------------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                        ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                        ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                        ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                        ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                        ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                        ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                        ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                        ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                            ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                               ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                         ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                              ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                           ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                       ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                      ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                      ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                      ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                        ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                       ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"   ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                  ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                             ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"                                           ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0|lab3_hps_0:hps_0"     ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; h2f_AWID    ; Output ; Info     ; Explicitly unconnected ;
; h2f_AWADDR  ; Output ; Info     ; Explicitly unconnected ;
; h2f_AWLEN   ; Output ; Info     ; Explicitly unconnected ;
; h2f_AWSIZE  ; Output ; Info     ; Explicitly unconnected ;
; h2f_AWBURST ; Output ; Info     ; Explicitly unconnected ;
; h2f_AWLOCK  ; Output ; Info     ; Explicitly unconnected ;
; h2f_AWCACHE ; Output ; Info     ; Explicitly unconnected ;
; h2f_AWPROT  ; Output ; Info     ; Explicitly unconnected ;
; h2f_AWVALID ; Output ; Info     ; Explicitly unconnected ;
; h2f_AWREADY ; Input  ; Info     ; Explicitly unconnected ;
; h2f_WID     ; Output ; Info     ; Explicitly unconnected ;
; h2f_WDATA   ; Output ; Info     ; Explicitly unconnected ;
; h2f_WSTRB   ; Output ; Info     ; Explicitly unconnected ;
; h2f_WLAST   ; Output ; Info     ; Explicitly unconnected ;
; h2f_WVALID  ; Output ; Info     ; Explicitly unconnected ;
; h2f_WREADY  ; Input  ; Info     ; Explicitly unconnected ;
; h2f_BID     ; Input  ; Info     ; Explicitly unconnected ;
; h2f_BRESP   ; Input  ; Info     ; Explicitly unconnected ;
; h2f_BVALID  ; Input  ; Info     ; Explicitly unconnected ;
; h2f_BREADY  ; Output ; Info     ; Explicitly unconnected ;
; h2f_ARID    ; Output ; Info     ; Explicitly unconnected ;
; h2f_ARADDR  ; Output ; Info     ; Explicitly unconnected ;
; h2f_ARLEN   ; Output ; Info     ; Explicitly unconnected ;
; h2f_ARSIZE  ; Output ; Info     ; Explicitly unconnected ;
; h2f_ARBURST ; Output ; Info     ; Explicitly unconnected ;
; h2f_ARLOCK  ; Output ; Info     ; Explicitly unconnected ;
; h2f_ARCACHE ; Output ; Info     ; Explicitly unconnected ;
; h2f_ARPROT  ; Output ; Info     ; Explicitly unconnected ;
; h2f_ARVALID ; Output ; Info     ; Explicitly unconnected ;
; h2f_ARREADY ; Input  ; Info     ; Explicitly unconnected ;
; h2f_RID     ; Input  ; Info     ; Explicitly unconnected ;
; h2f_RDATA   ; Input  ; Info     ; Explicitly unconnected ;
; h2f_RRESP   ; Input  ; Info     ; Explicitly unconnected ;
; h2f_RLAST   ; Input  ; Info     ; Explicitly unconnected ;
; h2f_RVALID  ; Input  ; Info     ; Explicitly unconnected ;
; h2f_RREADY  ; Output ; Info     ; Explicitly unconnected ;
; f2h_AWID    ; Input  ; Info     ; Explicitly unconnected ;
; f2h_AWADDR  ; Input  ; Info     ; Explicitly unconnected ;
; f2h_AWLEN   ; Input  ; Info     ; Explicitly unconnected ;
; f2h_AWSIZE  ; Input  ; Info     ; Explicitly unconnected ;
; f2h_AWBURST ; Input  ; Info     ; Explicitly unconnected ;
; f2h_AWLOCK  ; Input  ; Info     ; Explicitly unconnected ;
; f2h_AWCACHE ; Input  ; Info     ; Explicitly unconnected ;
; f2h_AWPROT  ; Input  ; Info     ; Explicitly unconnected ;
; f2h_AWVALID ; Input  ; Info     ; Explicitly unconnected ;
; f2h_AWREADY ; Output ; Info     ; Explicitly unconnected ;
; f2h_AWUSER  ; Input  ; Info     ; Explicitly unconnected ;
; f2h_WID     ; Input  ; Info     ; Explicitly unconnected ;
; f2h_WDATA   ; Input  ; Info     ; Explicitly unconnected ;
; f2h_WSTRB   ; Input  ; Info     ; Explicitly unconnected ;
; f2h_WLAST   ; Input  ; Info     ; Explicitly unconnected ;
; f2h_WVALID  ; Input  ; Info     ; Explicitly unconnected ;
; f2h_WREADY  ; Output ; Info     ; Explicitly unconnected ;
; f2h_BID     ; Output ; Info     ; Explicitly unconnected ;
; f2h_BRESP   ; Output ; Info     ; Explicitly unconnected ;
; f2h_BVALID  ; Output ; Info     ; Explicitly unconnected ;
; f2h_BREADY  ; Input  ; Info     ; Explicitly unconnected ;
; f2h_ARID    ; Input  ; Info     ; Explicitly unconnected ;
; f2h_ARADDR  ; Input  ; Info     ; Explicitly unconnected ;
; f2h_ARLEN   ; Input  ; Info     ; Explicitly unconnected ;
; f2h_ARSIZE  ; Input  ; Info     ; Explicitly unconnected ;
; f2h_ARBURST ; Input  ; Info     ; Explicitly unconnected ;
; f2h_ARLOCK  ; Input  ; Info     ; Explicitly unconnected ;
; f2h_ARCACHE ; Input  ; Info     ; Explicitly unconnected ;
; f2h_ARPROT  ; Input  ; Info     ; Explicitly unconnected ;
; f2h_ARVALID ; Input  ; Info     ; Explicitly unconnected ;
; f2h_ARREADY ; Output ; Info     ; Explicitly unconnected ;
; f2h_ARUSER  ; Input  ; Info     ; Explicitly unconnected ;
; f2h_RID     ; Output ; Info     ; Explicitly unconnected ;
; f2h_RDATA   ; Output ; Info     ; Explicitly unconnected ;
; f2h_RRESP   ; Output ; Info     ; Explicitly unconnected ;
; f2h_RLAST   ; Output ; Info     ; Explicitly unconnected ;
; f2h_RVALID  ; Output ; Info     ; Explicitly unconnected ;
; f2h_RREADY  ; Input  ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab3:u0"                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; aud_LED ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Elapsed Time Per Partition                     ;
+---------------------------------+--------------+
; Partition Name                  ; Elapsed Time ;
+---------------------------------+--------------+
; Top                             ; 00:00:38     ;
; lab3_hps_0_hps_io_border:border ; 00:00:02     ;
; sld_hub:auto_hub                ; 00:00:01     ;
+---------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.1 Build 166 11/26/2013 SJ Full Version
    Info: Processing started: Wed May 14 18:35:54 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c SoCKit_Top
Warning (125092): Tcl Script File bg1.qip not found
    Info (125063): set_global_assignment -name QIP_FILE bg1.qip
Warning (125092): Tcl Script File bg2.qip not found
    Info (125063): set_global_assignment -name QIP_FILE bg2.qip
Warning (125092): Tcl Script File bg3.qip not found
    Info (125063): set_global_assignment -name QIP_FILE bg3.qip
Warning (125092): Tcl Script File bg4.qip not found
    Info (125063): set_global_assignment -name QIP_FILE bg4.qip
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/lab3.v
    Info (12023): Found entity 1: lab3
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_irq_mapper_001.sv
    Info (12023): Found entity 1: lab3_irq_mapper_001
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_irq_mapper.sv
    Info (12023): Found entity 1: lab3_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0.v
    Info (12023): Found entity 1: lab3_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: lab3_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_rsp_xbar_demux.sv
    Info (12023): Found entity 1: lab3_mm_interconnect_0_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: lab3_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: lab3_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 7 design units, including 7 entities, in source file lab3/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: lab3_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: lab3_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file lab3/synthesis/submodules/lab3_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: lab3_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: lab3_mm_interconnect_0_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Warning (12019): Can't analyze file -- file lab3/synthesis/submodules/Audio_Top.sv is missing
Warning (12019): Can't analyze file -- file lab3/synthesis/submodules/VGA_LED.sv is missing
Warning (12019): Can't analyze file -- file lab3/synthesis/submodules/VGA_LED_Emulator.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_master_0.v
    Info (12023): Found entity 1: lab3_master_0
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_master_0_p2b_adapter.v
    Info (12023): Found entity 1: lab3_master_0_p2b_adapter
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_master_0_b2p_adapter.v
    Info (12023): Found entity 1: lab3_master_0_b2p_adapter
Info (12021): Found 7 design units, including 7 entities, in source file lab3/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master
    Info (12023): Found entity 2: packets_to_fifo
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls
    Info (12023): Found entity 5: fifo_buffer
    Info (12023): Found entity 6: fifo_to_packet
    Info (12023): Found entity 7: packets_to_master
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_master_0_timing_adt.v
    Info (12023): Found entity 1: lab3_master_0_timing_adt
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface
Info (12021): Found 3 design units, including 3 entities, in source file lab3/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser
    Info (12023): Found entity 2: altera_jtag_src_crosser
    Info (12023): Found entity 3: altera_jtag_dc_streaming
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_pli_streaming.v
    Info (12023): Found entity 1: altera_pli_streaming
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_hps_0.v
    Info (12023): Found entity 1: lab3_hps_0
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_hps_0_hps_io.v
    Info (12023): Found entity 1: lab3_hps_0_hps_io
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: lab3_hps_0_hps_io_border
Info (12021): Found 1 design units, including 1 entities, in source file lab3/synthesis/submodules/lab3_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: lab3_hps_0_fpga_interfaces
Warning (10229): Verilog HDL Expression warning at SoCKit_top.v(585): truncated literal to match 20 bits
Info (12021): Found 1 design units, including 1 entities, in source file SoCKit_top.v
    Info (12023): Found entity 1: SoCKit_Top
Info (12021): Found 1 design units, including 1 entities, in source file VGA_LED.sv
    Info (12023): Found entity 1: VGA_LED
Info (12021): Found 1 design units, including 1 entities, in source file VGA_LED_Emulator.sv
    Info (12023): Found entity 1: VGA_LED_Emulator
Warning (10238): Verilog Module Declaration warning at RGB_controller.sv(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "RGB_controller"
Info (12021): Found 1 design units, including 1 entities, in source file RGB_controller.sv
    Info (12023): Found entity 1: RGB_controller
Info (12021): Found 1 design units, including 1 entities, in source file bg.v
    Info (12023): Found entity 1: bg
Info (12021): Found 1 design units, including 1 entities, in source file clock_pll.v
    Info (12023): Found entity 1: clock_pll
Info (12021): Found 1 design units, including 1 entities, in source file clock_pll/clock_pll_0002.v
    Info (12023): Found entity 1: clock_pll_0002
Info (12021): Found 1 design units, including 1 entities, in source file bg5.v
    Info (12023): Found entity 1: bg5
Info (12021): Found 1 design units, including 1 entities, in source file ninja1.v
    Info (12023): Found entity 1: ninja1
Info (12021): Found 1 design units, including 1 entities, in source file ninja2.v
    Info (12023): Found entity 1: ninja2
Info (12021): Found 1 design units, including 1 entities, in source file ninja3.v
    Info (12023): Found entity 1: ninja3
Info (12021): Found 1 design units, including 1 entities, in source file book.v
    Info (12023): Found entity 1: book
Warning (12019): Can't analyze file -- file RGB_read.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file i2c_av_config.sv
    Info (12023): Found entity 1: i2c_av_config
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec.sv
    Info (12023): Found entity 1: audio_codec
Info (12021): Found 1 design units, including 1 entities, in source file Audio_Top.sv
    Info (12023): Found entity 1: Audio_top
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.sv
    Info (12023): Found entity 1: i2c_controller
Info (12021): Found 1 design units, including 1 entities, in source file audio_effects.sv
    Info (12023): Found entity 1: audio_effects
Warning (12019): Can't analyze file -- file audio_buffer.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file stage1.v
    Info (12023): Found entity 1: stage1
Info (12021): Found 1 design units, including 1 entities, in source file stage2.v
    Info (12023): Found entity 1: stage2
Info (12021): Found 1 design units, including 1 entities, in source file stage3.v
    Info (12023): Found entity 1: stage3
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_p0_acv_hard_io_pads.v(289): created implicit net for "dqs_busout"
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk"
Info (12127): Elaborating entity "SoCKit_Top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at SoCKit_top.v(586): truncated value with size 32 to match size of target (20)
Warning (10034): Output port "HSMC_CLKOUT_n" at SoCKit_top.v(403) has no driver
Warning (10034): Output port "HSMC_CLKOUT_p" at SoCKit_top.v(404) has no driver
Warning (10034): Output port "FAN_CTRL" at SoCKit_top.v(332) has no driver
Warning (10034): Output port "HSMC_CLK_OUT0" at SoCKit_top.v(406) has no driver
Warning (10034): Output port "HSMC_SCL" at SoCKit_top.v(415) has no driver
Warning (10034): Output port "TEMP_CS_n" at SoCKit_top.v(450) has no driver
Warning (10034): Output port "TEMP_DIN" at SoCKit_top.v(451) has no driver
Warning (10034): Output port "TEMP_SCLK" at SoCKit_top.v(453) has no driver
Warning (10034): Output port "USB_EMPTY" at SoCKit_top.v(458) has no driver
Warning (10034): Output port "USB_FULL" at SoCKit_top.v(459) has no driver
Info (12128): Elaborating entity "lab3" for hierarchy "lab3:u0"
Info (12128): Elaborating entity "lab3_hps_0" for hierarchy "lab3:u0|lab3_hps_0:hps_0"
Info (12128): Elaborating entity "lab3_hps_0_fpga_interfaces" for hierarchy "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_fpga_interfaces:fpga_interfaces"
Info (12128): Elaborating entity "lab3_hps_0_hps_io" for hierarchy "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io"
Info (12128): Elaborating entity "lab3_hps_0_hps_io_border" for hierarchy "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border"
Info (12128): Elaborating entity "hps_sdram" for hierarchy "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
Info (12128): Elaborating entity "altddio_out" for hierarchy "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info (12130): Elaborated megafunction instantiation "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad"
Info (12133): Instantiated megafunction "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated"
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator"
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq"
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct"
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "lab3:u0|lab3_hps_0:hps_0|lab3_hps_0_hps_io:hps_io|lab3_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll"
Info (12128): Elaborating entity "lab3_master_0" for hierarchy "lab3:u0|lab3_master_0:master_0"
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
Info (12130): Elaborated megafunction instantiation "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
Info (12133): Instantiated megafunction "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
Info (12130): Elaborated megafunction instantiation "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
Info (12133): Instantiated megafunction "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12133): Instantiated megafunction "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter:
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser"
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage"
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser"
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "lab3:u0|lab3_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
Info (12128): Elaborating entity "lab3_master_0_timing_adt" for hierarchy "lab3:u0|lab3_master_0:master_0|lab3_master_0_timing_adt:timing_adt"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo"
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "lab3:u0|lab3_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p"
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "lab3:u0|lab3_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b"
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto"
Info (12128): Elaborating entity "packets_to_master" for hierarchy "lab3:u0|lab3_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m"
Info (12128): Elaborating entity "lab3_master_0_b2p_adapter" for hierarchy "lab3:u0|lab3_master_0:master_0|lab3_master_0_b2p_adapter:b2p_adapter"
Warning (10036): Verilog HDL or VHDL warning at lab3_master_0_b2p_adapter.v(28): object "out_channel" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at lab3_master_0_b2p_adapter.v(40): truncated value with size 8 to match size of target (1)
Info (12128): Elaborating entity "lab3_master_0_p2b_adapter" for hierarchy "lab3:u0|lab3_master_0:master_0|lab3_master_0_p2b_adapter:p2b_adapter"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "lab3:u0|lab3_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "VGA_LED" for hierarchy "lab3:u0|VGA_LED:vga_led_0"
Warning (10230): Verilog HDL assignment warning at VGA_LED.sv(332): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at VGA_LED.sv(330): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "VGA_LED_Emulator" for hierarchy "lab3:u0|VGA_LED:vga_led_0|VGA_LED_Emulator:led_emulator"
Info (12128): Elaborating entity "ninja1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|ninja1:ninja1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|ninja1:ninja1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|ninja1:ninja1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|ninja1:ninja1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./sprites/ninja1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_84h1.tdf
    Info (12023): Found entity 1: altsyncram_84h1
Info (12128): Elaborating entity "altsyncram_84h1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|ninja1:ninja1|altsyncram:altsyncram_component|altsyncram_84h1:auto_generated"
Info (12128): Elaborating entity "ninja2" for hierarchy "lab3:u0|VGA_LED:vga_led_0|ninja2:ninja2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|ninja2:ninja2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|ninja2:ninja2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|ninja2:ninja2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./sprites/ninja2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_94h1.tdf
    Info (12023): Found entity 1: altsyncram_94h1
Info (12128): Elaborating entity "altsyncram_94h1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|ninja2:ninja2|altsyncram:altsyncram_component|altsyncram_94h1:auto_generated"
Info (12128): Elaborating entity "ninja3" for hierarchy "lab3:u0|VGA_LED:vga_led_0|ninja3:ninja3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|ninja3:ninja3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|ninja3:ninja3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|ninja3:ninja3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./sprites/ninja3.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a4h1.tdf
    Info (12023): Found entity 1: altsyncram_a4h1
Info (12128): Elaborating entity "altsyncram_a4h1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|ninja3:ninja3|altsyncram:altsyncram_component|altsyncram_a4h1:auto_generated"
Warning (12125): Using design file reading.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: reading
Info (12128): Elaborating entity "reading" for hierarchy "lab3:u0|VGA_LED:vga_led_0|reading:book1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|reading:book1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|reading:book1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|reading:book1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./sprites/reading.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_19h1.tdf
    Info (12023): Found entity 1: altsyncram_19h1
Info (12128): Elaborating entity "altsyncram_19h1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|reading:book1|altsyncram:altsyncram_component|altsyncram_19h1:auto_generated"
Warning (12125): Using design file exam.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: exam
Info (12128): Elaborating entity "exam" for hierarchy "lab3:u0|VGA_LED:vga_led_0|exam:book2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|exam:book2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|exam:book2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|exam:book2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./sprites/exam.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ivg1.tdf
    Info (12023): Found entity 1: altsyncram_ivg1
Info (12128): Elaborating entity "altsyncram_ivg1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|exam:book2|altsyncram:altsyncram_component|altsyncram_ivg1:auto_generated"
Warning (12125): Using design file homework.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: homework
Info (12128): Elaborating entity "homework" for hierarchy "lab3:u0|VGA_LED:vga_led_0|homework:book3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|homework:book3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|homework:book3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|homework:book3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./sprites/homework.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jdh1.tdf
    Info (12023): Found entity 1: altsyncram_jdh1
Info (12128): Elaborating entity "altsyncram_jdh1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|homework:book3|altsyncram:altsyncram_component|altsyncram_jdh1:auto_generated"
Warning (12125): Using design file bomb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: bomb
Info (12128): Elaborating entity "bomb" for hierarchy "lab3:u0|VGA_LED:vga_led_0|bomb:book4"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|bomb:book4|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|bomb:book4|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|bomb:book4|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprites-new/bomb.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cch1.tdf
    Info (12023): Found entity 1: altsyncram_cch1
Info (12128): Elaborating entity "altsyncram_cch1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|bomb:book4|altsyncram:altsyncram_component|altsyncram_cch1:auto_generated"
Warning (12125): Using design file pizza.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pizza
Info (12128): Elaborating entity "pizza" for hierarchy "lab3:u0|VGA_LED:vga_led_0|pizza:book5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|pizza:book5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|pizza:book5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|pizza:book5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./sprites/pizza.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l3h1.tdf
    Info (12023): Found entity 1: altsyncram_l3h1
Info (12128): Elaborating entity "altsyncram_l3h1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|pizza:book5|altsyncram:altsyncram_component|altsyncram_l3h1:auto_generated"
Warning (12125): Using design file thesis_new.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: thesis_new
Info (12128): Elaborating entity "thesis_new" for hierarchy "lab3:u0|VGA_LED:vga_led_0|thesis_new:book6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|thesis_new:book6|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|thesis_new:book6|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|thesis_new:book6|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./sprites-new/thesis_new.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nvh1.tdf
    Info (12023): Found entity 1: altsyncram_nvh1
Info (12128): Elaborating entity "altsyncram_nvh1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|thesis_new:book6|altsyncram:altsyncram_component|altsyncram_nvh1:auto_generated"
Warning (12125): Using design file bg1_new.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: bg1_new
Info (12128): Elaborating entity "bg1_new" for hierarchy "lab3:u0|VGA_LED:vga_led_0|bg1_new:prom_bg1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|bg1_new:prom_bg1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|bg1_new:prom_bg1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|bg1_new:prom_bg1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprites-new/bg1-new.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nkh1.tdf
    Info (12023): Found entity 1: altsyncram_nkh1
Info (12128): Elaborating entity "altsyncram_nkh1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|bg1_new:prom_bg1|altsyncram:altsyncram_component|altsyncram_nkh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_11a.tdf
    Info (12023): Found entity 1: decode_11a
Info (12128): Elaborating entity "decode_11a" for hierarchy "lab3:u0|VGA_LED:vga_led_0|bg1_new:prom_bg1|altsyncram:altsyncram_component|altsyncram_nkh1:auto_generated|decode_11a:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3hb.tdf
    Info (12023): Found entity 1: mux_3hb
Info (12128): Elaborating entity "mux_3hb" for hierarchy "lab3:u0|VGA_LED:vga_led_0|bg1_new:prom_bg1|altsyncram:altsyncram_component|altsyncram_nkh1:auto_generated|mux_3hb:mux2"
Warning (12125): Using design file bg2_new.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: bg2_new
Info (12128): Elaborating entity "bg2_new" for hierarchy "lab3:u0|VGA_LED:vga_led_0|bg2_new:prom_bg2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|bg2_new:prom_bg2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|bg2_new:prom_bg2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|bg2_new:prom_bg2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprites-new/bg2-new.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_okh1.tdf
    Info (12023): Found entity 1: altsyncram_okh1
Info (12128): Elaborating entity "altsyncram_okh1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|bg2_new:prom_bg2|altsyncram:altsyncram_component|altsyncram_okh1:auto_generated"
Warning (12125): Using design file bg3_new.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: bg3_new
Info (12128): Elaborating entity "bg3_new" for hierarchy "lab3:u0|VGA_LED:vga_led_0|bg3_new:prom_bg3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|bg3_new:prom_bg3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|bg3_new:prom_bg3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|bg3_new:prom_bg3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprites-new/bg3-new.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pkh1.tdf
    Info (12023): Found entity 1: altsyncram_pkh1
Info (12128): Elaborating entity "altsyncram_pkh1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|bg3_new:prom_bg3|altsyncram:altsyncram_component|altsyncram_pkh1:auto_generated"
Warning (12125): Using design file bg4_new.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: bg4_new
Info (12128): Elaborating entity "bg4_new" for hierarchy "lab3:u0|VGA_LED:vga_led_0|bg4_new:prom_bg4"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|bg4_new:prom_bg4|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|bg4_new:prom_bg4|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|bg4_new:prom_bg4|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprites-new/bg4-new.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qkh1.tdf
    Info (12023): Found entity 1: altsyncram_qkh1
Info (12128): Elaborating entity "altsyncram_qkh1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|bg4_new:prom_bg4|altsyncram:altsyncram_component|altsyncram_qkh1:auto_generated"
Warning (12125): Using design file bach_new.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: bach_new
Info (12128): Elaborating entity "bach_new" for hierarchy "lab3:u0|VGA_LED:vga_led_0|bach_new:level1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|bach_new:level1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|bach_new:level1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|bach_new:level1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprites-new/bachelors_new.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8ai1.tdf
    Info (12023): Found entity 1: altsyncram_8ai1
Info (12128): Elaborating entity "altsyncram_8ai1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|bach_new:level1|altsyncram:altsyncram_component|altsyncram_8ai1:auto_generated"
Warning (12125): Using design file mast_new.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mast_new
Info (12128): Elaborating entity "mast_new" for hierarchy "lab3:u0|VGA_LED:vga_led_0|mast_new:level2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|mast_new:level2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|mast_new:level2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|mast_new:level2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprites-new/masters_new.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k4i1.tdf
    Info (12023): Found entity 1: altsyncram_k4i1
Info (12128): Elaborating entity "altsyncram_k4i1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|mast_new:level2|altsyncram:altsyncram_component|altsyncram_k4i1:auto_generated"
Warning (12125): Using design file phd_new.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: phd_new
Info (12128): Elaborating entity "phd_new" for hierarchy "lab3:u0|VGA_LED:vga_led_0|phd_new:level3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|phd_new:level3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|phd_new:level3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|phd_new:level3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprites-new/phd_new.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hmh1.tdf
    Info (12023): Found entity 1: altsyncram_hmh1
Info (12128): Elaborating entity "altsyncram_hmh1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|phd_new:level3|altsyncram:altsyncram_component|altsyncram_hmh1:auto_generated"
Warning (12125): Using design file pass_new.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pass_new
Info (12128): Elaborating entity "pass_new" for hierarchy "lab3:u0|VGA_LED:vga_led_0|pass_new:ps"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|pass_new:ps|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|pass_new:ps|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|pass_new:ps|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprites-new/pass_new.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cqh1.tdf
    Info (12023): Found entity 1: altsyncram_cqh1
Info (12128): Elaborating entity "altsyncram_cqh1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|pass_new:ps|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated"
Warning (12125): Using design file fail_new.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: fail_new
Info (12128): Elaborating entity "fail_new" for hierarchy "lab3:u0|VGA_LED:vga_led_0|fail_new:fl"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|fail_new:fl|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|fail_new:fl|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|fail_new:fl|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprites-new/fail_new.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hph1.tdf
    Info (12023): Found entity 1: altsyncram_hph1
Info (12128): Elaborating entity "altsyncram_hph1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|fail_new:fl|altsyncram:altsyncram_component|altsyncram_hph1:auto_generated"
Warning (12125): Using design file diploma_new.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: diploma_new
Info (12128): Elaborating entity "diploma_new" for hierarchy "lab3:u0|VGA_LED:vga_led_0|diploma_new:dip0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|diploma_new:dip0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|diploma_new:dip0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|diploma_new:dip0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./sprites-new/diploma_new.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d2i1.tdf
    Info (12023): Found entity 1: altsyncram_d2i1
Info (12128): Elaborating entity "altsyncram_d2i1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|diploma_new:dip0|altsyncram:altsyncram_component|altsyncram_d2i1:auto_generated"
Warning (12125): Using design file zero_new2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: zero_new2
Info (12128): Elaborating entity "zero_new2" for hierarchy "lab3:u0|VGA_LED:vga_led_0|zero_new2:sc0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|zero_new2:sc0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|zero_new2:sc0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|zero_new2:sc0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../newnums2/zero_new2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nhh1.tdf
    Info (12023): Found entity 1: altsyncram_nhh1
Info (12128): Elaborating entity "altsyncram_nhh1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|zero_new2:sc0|altsyncram:altsyncram_component|altsyncram_nhh1:auto_generated"
Warning (12125): Using design file one_new2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: one_new2
Info (12128): Elaborating entity "one_new2" for hierarchy "lab3:u0|VGA_LED:vga_led_0|one_new2:sc1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|one_new2:sc1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|one_new2:sc1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|one_new2:sc1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../newnums2/one_new2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdh1.tdf
    Info (12023): Found entity 1: altsyncram_pdh1
Info (12128): Elaborating entity "altsyncram_pdh1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|one_new2:sc1|altsyncram:altsyncram_component|altsyncram_pdh1:auto_generated"
Warning (12125): Using design file two_new2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: two_new2
Info (12128): Elaborating entity "two_new2" for hierarchy "lab3:u0|VGA_LED:vga_led_0|two_new2:sc2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|two_new2:sc2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|two_new2:sc2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|two_new2:sc2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../newnums2/two_new2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_heh1.tdf
    Info (12023): Found entity 1: altsyncram_heh1
Info (12128): Elaborating entity "altsyncram_heh1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|two_new2:sc2|altsyncram:altsyncram_component|altsyncram_heh1:auto_generated"
Warning (12125): Using design file three_new2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: three_new2
Info (12128): Elaborating entity "three_new2" for hierarchy "lab3:u0|VGA_LED:vga_led_0|three_new2:sc3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|three_new2:sc3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|three_new2:sc3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|three_new2:sc3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../newnums2/three_new2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fkh1.tdf
    Info (12023): Found entity 1: altsyncram_fkh1
Info (12128): Elaborating entity "altsyncram_fkh1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|three_new2:sc3|altsyncram:altsyncram_component|altsyncram_fkh1:auto_generated"
Warning (12125): Using design file four_new2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: four_new2
Info (12128): Elaborating entity "four_new2" for hierarchy "lab3:u0|VGA_LED:vga_led_0|four_new2:sc4"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|four_new2:sc4|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|four_new2:sc4|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|four_new2:sc4|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../newnums2/four_new2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jhh1.tdf
    Info (12023): Found entity 1: altsyncram_jhh1
Info (12128): Elaborating entity "altsyncram_jhh1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|four_new2:sc4|altsyncram:altsyncram_component|altsyncram_jhh1:auto_generated"
Warning (12125): Using design file five_new2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: five_new2
Info (12128): Elaborating entity "five_new2" for hierarchy "lab3:u0|VGA_LED:vga_led_0|five_new2:sc5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|five_new2:sc5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|five_new2:sc5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|five_new2:sc5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../newnums2/five_new2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1hh1.tdf
    Info (12023): Found entity 1: altsyncram_1hh1
Info (12128): Elaborating entity "altsyncram_1hh1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|five_new2:sc5|altsyncram:altsyncram_component|altsyncram_1hh1:auto_generated"
Warning (12125): Using design file six_new2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: six_new2
Info (12128): Elaborating entity "six_new2" for hierarchy "lab3:u0|VGA_LED:vga_led_0|six_new2:sc6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|six_new2:sc6|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|six_new2:sc6|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|six_new2:sc6|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../newnums2/six_new2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_beh1.tdf
    Info (12023): Found entity 1: altsyncram_beh1
Info (12128): Elaborating entity "altsyncram_beh1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|six_new2:sc6|altsyncram:altsyncram_component|altsyncram_beh1:auto_generated"
Warning (12125): Using design file seven_new2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: seven_new2
Info (12128): Elaborating entity "seven_new2" for hierarchy "lab3:u0|VGA_LED:vga_led_0|seven_new2:sc7"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|seven_new2:sc7|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|seven_new2:sc7|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|seven_new2:sc7|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../newnums2/seven_new2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rkh1.tdf
    Info (12023): Found entity 1: altsyncram_rkh1
Info (12128): Elaborating entity "altsyncram_rkh1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|seven_new2:sc7|altsyncram:altsyncram_component|altsyncram_rkh1:auto_generated"
Warning (12125): Using design file eight_new2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: eight_new2
Info (12128): Elaborating entity "eight_new2" for hierarchy "lab3:u0|VGA_LED:vga_led_0|eight_new2:sc8"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|eight_new2:sc8|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|eight_new2:sc8|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|eight_new2:sc8|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../newnums2/eight_new2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8kh1.tdf
    Info (12023): Found entity 1: altsyncram_8kh1
Info (12128): Elaborating entity "altsyncram_8kh1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|eight_new2:sc8|altsyncram:altsyncram_component|altsyncram_8kh1:auto_generated"
Warning (12125): Using design file nine_new2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: nine_new2
Info (12128): Elaborating entity "nine_new2" for hierarchy "lab3:u0|VGA_LED:vga_led_0|nine_new2:sc9"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|nine_new2:sc9|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|nine_new2:sc9|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|nine_new2:sc9|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../newnums2/nine_new2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2hh1.tdf
    Info (12023): Found entity 1: altsyncram_2hh1
Info (12128): Elaborating entity "altsyncram_2hh1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|nine_new2:sc9|altsyncram:altsyncram_component|altsyncram_2hh1:auto_generated"
Warning (12125): Using design file life_new.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: life_new
Info (12128): Elaborating entity "life_new" for hierarchy "lab3:u0|VGA_LED:vga_led_0|life_new:nl1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|life_new:nl1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|life_new:nl1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|life_new:nl1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprites/life_new.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gdh1.tdf
    Info (12023): Found entity 1: altsyncram_gdh1
Info (12128): Elaborating entity "altsyncram_gdh1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|life_new:nl1|altsyncram:altsyncram_component|altsyncram_gdh1:auto_generated"
Warning (12125): Using design file sun.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sun
Info (12128): Elaborating entity "sun" for hierarchy "lab3:u0|VGA_LED:vga_led_0|sun:sun0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|sun:sun0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|sun:sun0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|sun:sun0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprites/sun.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bug1.tdf
    Info (12023): Found entity 1: altsyncram_bug1
Info (12128): Elaborating entity "altsyncram_bug1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|sun:sun0|altsyncram:altsyncram_component|altsyncram_bug1:auto_generated"
Warning (12125): Using design file moon.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: moon
Info (12128): Elaborating entity "moon" for hierarchy "lab3:u0|VGA_LED:vga_led_0|moon:mn0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|moon:mn0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|moon:mn0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|moon:mn0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprites/moon.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e1h1.tdf
    Info (12023): Found entity 1: altsyncram_e1h1
Info (12128): Elaborating entity "altsyncram_e1h1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|moon:mn0|altsyncram:altsyncram_component|altsyncram_e1h1:auto_generated"
Warning (12125): Using design file rain.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: rain
Info (12128): Elaborating entity "rain" for hierarchy "lab3:u0|VGA_LED:vga_led_0|rain:rn0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|rain:rn0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|rain:rn0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|rain:rn0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprites/rain.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v0h1.tdf
    Info (12023): Found entity 1: altsyncram_v0h1
Info (12128): Elaborating entity "altsyncram_v0h1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|rain:rn0|altsyncram:altsyncram_component|altsyncram_v0h1:auto_generated"
Warning (12125): Using design file nuny_new2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: nuny_new2
Info (12128): Elaborating entity "nuny_new2" for hierarchy "lab3:u0|VGA_LED:vga_led_0|nuny_new2:nun0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|nuny_new2:nun0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|nuny_new2:nun0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|nuny_new2:nun0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprites-new/nuny_new2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_buh1.tdf
    Info (12023): Found entity 1: altsyncram_buh1
Info (12128): Elaborating entity "altsyncram_buh1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|nuny_new2:nun0|altsyncram:altsyncram_component|altsyncram_buh1:auto_generated"
Warning (12125): Using design file ninjasymbol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ninjasymbol
Info (12128): Elaborating entity "ninjasymbol" for hierarchy "lab3:u0|VGA_LED:vga_led_0|ninjasymbol:sym0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|ninjasymbol:sym0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|ninjasymbol:sym0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|ninjasymbol:sym0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprites-new/ninjasymbol.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i4i1.tdf
    Info (12023): Found entity 1: altsyncram_i4i1
Info (12128): Elaborating entity "altsyncram_i4i1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|ninjasymbol:sym0|altsyncram:altsyncram_component|altsyncram_i4i1:auto_generated"
Warning (12125): Using design file tryagain.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: tryagain
Info (12128): Elaborating entity "tryagain" for hierarchy "lab3:u0|VGA_LED:vga_led_0|tryagain:try0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|VGA_LED:vga_led_0|tryagain:try0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|tryagain:try0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|tryagain:try0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sprites/tryagain.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_keh1.tdf
    Info (12023): Found entity 1: altsyncram_keh1
Info (12128): Elaborating entity "altsyncram_keh1" for hierarchy "lab3:u0|VGA_LED:vga_led_0|tryagain:try0|altsyncram:altsyncram_component|altsyncram_keh1:auto_generated"
Info (12128): Elaborating entity "RGB_controller" for hierarchy "lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1"
Warning (10036): Verilog HDL or VHDL warning at RGB_controller.sv(114): object "nin_life_temp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RGB_controller.sv(142): object "sunx" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RGB_controller.sv(142): object "suny" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(152): truncated value with size 16 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(153): truncated value with size 16 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(154): truncated value with size 16 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(155): truncated value with size 16 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(156): truncated value with size 16 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(157): truncated value with size 16 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(158): truncated value with size 16 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(159): truncated value with size 16 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(160): truncated value with size 16 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(161): truncated value with size 16 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(162): truncated value with size 16 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(163): truncated value with size 16 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(164): truncated value with size 16 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(165): truncated value with size 16 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(198): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(199): truncated value with size 32 to match size of target (11)
Warning (10240): Verilog HDL Always Construct warning at RGB_controller.sv(266): inferring latch(es) for variable "M_temp", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at RGB_controller.sv(278): inferring latch(es) for variable "M_nl", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at RGB_controller.sv(314): inferring latch(es) for variable "M_bg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at RGB_controller.sv(359): inferring latch(es) for variable "M_s", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(407): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(408): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(409): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(410): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(411): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(412): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(413): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(415): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(417): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(418): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(419): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(421): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(422): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(424): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(426): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(427): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(429): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(430): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(431): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(433): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(474): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(475): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(476): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(477): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(478): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(479): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(480): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(481): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(482): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(483): truncated value with size 32 to match size of target (12)
Warning (10235): Verilog HDL Always Construct warning at RGB_controller.sv(537): variable "cnt" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(537): truncated value with size 32 to match size of target (4)
Warning (10235): Verilog HDL Always Construct warning at RGB_controller.sv(540): variable "cnt" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at RGB_controller.sv(535): inferring latch(es) for variable "cnt", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at RGB_controller.sv(545): truncated value with size 32 to match size of target (1)
Info (10041): Inferred latch for "cnt[0]" at RGB_controller.sv(535)
Info (10041): Inferred latch for "cnt[1]" at RGB_controller.sv(535)
Info (10041): Inferred latch for "cnt[2]" at RGB_controller.sv(535)
Info (10041): Inferred latch for "cnt[3]" at RGB_controller.sv(535)
Info (10041): Inferred latch for "M_s[0]" at RGB_controller.sv(362)
Info (10041): Inferred latch for "M_s[1]" at RGB_controller.sv(362)
Info (10041): Inferred latch for "M_s[2]" at RGB_controller.sv(362)
Info (10041): Inferred latch for "M_s[3]" at RGB_controller.sv(362)
Info (10041): Inferred latch for "M_s[4]" at RGB_controller.sv(362)
Info (10041): Inferred latch for "M_s[5]" at RGB_controller.sv(362)
Info (10041): Inferred latch for "M_s[6]" at RGB_controller.sv(362)
Info (10041): Inferred latch for "M_s[7]" at RGB_controller.sv(362)
Info (10041): Inferred latch for "M_s[8]" at RGB_controller.sv(362)
Info (10041): Inferred latch for "M_s[9]" at RGB_controller.sv(362)
Info (10041): Inferred latch for "M_s[10]" at RGB_controller.sv(362)
Info (10041): Inferred latch for "M_s[11]" at RGB_controller.sv(362)
Info (10041): Inferred latch for "M_bg[0]" at RGB_controller.sv(314)
Info (10041): Inferred latch for "M_bg[1]" at RGB_controller.sv(314)
Info (10041): Inferred latch for "M_bg[2]" at RGB_controller.sv(314)
Info (10041): Inferred latch for "M_bg[3]" at RGB_controller.sv(314)
Info (10041): Inferred latch for "M_bg[4]" at RGB_controller.sv(314)
Info (10041): Inferred latch for "M_bg[5]" at RGB_controller.sv(314)
Info (10041): Inferred latch for "M_bg[6]" at RGB_controller.sv(314)
Info (10041): Inferred latch for "M_bg[7]" at RGB_controller.sv(314)
Info (10041): Inferred latch for "M_bg[8]" at RGB_controller.sv(314)
Info (10041): Inferred latch for "M_bg[9]" at RGB_controller.sv(314)
Info (10041): Inferred latch for "M_bg[10]" at RGB_controller.sv(314)
Info (10041): Inferred latch for "M_bg[11]" at RGB_controller.sv(314)
Info (10041): Inferred latch for "M_nl[0]" at RGB_controller.sv(280)
Info (10041): Inferred latch for "M_nl[1]" at RGB_controller.sv(280)
Info (10041): Inferred latch for "M_nl[2]" at RGB_controller.sv(280)
Info (10041): Inferred latch for "M_nl[3]" at RGB_controller.sv(280)
Info (10041): Inferred latch for "M_nl[4]" at RGB_controller.sv(280)
Info (10041): Inferred latch for "M_nl[5]" at RGB_controller.sv(280)
Info (10041): Inferred latch for "M_nl[6]" at RGB_controller.sv(280)
Info (10041): Inferred latch for "M_nl[7]" at RGB_controller.sv(280)
Info (10041): Inferred latch for "M_nl[8]" at RGB_controller.sv(280)
Info (10041): Inferred latch for "M_nl[9]" at RGB_controller.sv(280)
Info (10041): Inferred latch for "M_nl[10]" at RGB_controller.sv(280)
Info (10041): Inferred latch for "M_nl[11]" at RGB_controller.sv(280)
Info (10041): Inferred latch for "M_temp[0]" at RGB_controller.sv(268)
Info (10041): Inferred latch for "M_temp[1]" at RGB_controller.sv(268)
Info (10041): Inferred latch for "M_temp[2]" at RGB_controller.sv(268)
Info (10041): Inferred latch for "M_temp[3]" at RGB_controller.sv(268)
Info (10041): Inferred latch for "M_temp[4]" at RGB_controller.sv(268)
Info (10041): Inferred latch for "M_temp[5]" at RGB_controller.sv(268)
Info (10041): Inferred latch for "M_temp[6]" at RGB_controller.sv(268)
Info (10041): Inferred latch for "M_temp[7]" at RGB_controller.sv(268)
Info (10041): Inferred latch for "M_temp[8]" at RGB_controller.sv(268)
Info (10041): Inferred latch for "M_temp[9]" at RGB_controller.sv(268)
Info (10041): Inferred latch for "M_temp[10]" at RGB_controller.sv(268)
Info (10041): Inferred latch for "M_temp[11]" at RGB_controller.sv(268)
Info (12128): Elaborating entity "Audio_top" for hierarchy "lab3:u0|Audio_top:audio_emulator_0"
Warning (10036): Verilog HDL or VHDL warning at Audio_Top.sv(43): object "audio_sw" assigned a value but never read
Warning (10034): Output port "irq" at Audio_Top.sv(18) has no driver
Warning (12125): Using design file bell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: bell
Info (12128): Elaborating entity "bell" for hierarchy "lab3:u0|Audio_top:audio_emulator_0|bell:b0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./audio_mifs/bell.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q9h1.tdf
    Info (12023): Found entity 1: altsyncram_q9h1
Info (12128): Elaborating entity "altsyncram_q9h1" for hierarchy "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf
    Info (12023): Found entity 1: mux_7hb
Info (12128): Elaborating entity "mux_7hb" for hierarchy "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|mux_7hb:mux2"
Warning (12125): Using design file city.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: city
Info (12128): Elaborating entity "city" for hierarchy "lab3:u0|Audio_top:audio_emulator_0|city:c0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|Audio_top:audio_emulator_0|city:c0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|Audio_top:audio_emulator_0|city:c0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|Audio_top:audio_emulator_0|city:c0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./audio_mifs/city.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kah1.tdf
    Info (12023): Found entity 1: altsyncram_kah1
Info (12128): Elaborating entity "altsyncram_kah1" for hierarchy "lab3:u0|Audio_top:audio_emulator_0|city:c0|altsyncram:altsyncram_component|altsyncram_kah1:auto_generated"
Warning (12125): Using design file whoosh_new.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: whoosh_new
Info (12128): Elaborating entity "whoosh_new" for hierarchy "lab3:u0|Audio_top:audio_emulator_0|whoosh_new:w0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|Audio_top:audio_emulator_0|whoosh_new:w0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|Audio_top:audio_emulator_0|whoosh_new:w0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|Audio_top:audio_emulator_0|whoosh_new:w0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../audio_mifs/whoosh_new.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_euh1.tdf
    Info (12023): Found entity 1: altsyncram_euh1
Info (12128): Elaborating entity "altsyncram_euh1" for hierarchy "lab3:u0|Audio_top:audio_emulator_0|whoosh_new:w0|altsyncram:altsyncram_component|altsyncram_euh1:auto_generated"
Warning (12125): Using design file sword.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sword
Info (12128): Elaborating entity "sword" for hierarchy "lab3:u0|Audio_top:audio_emulator_0|sword:s0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "lab3:u0|Audio_top:audio_emulator_0|sword:s0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "lab3:u0|Audio_top:audio_emulator_0|sword:s0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "lab3:u0|Audio_top:audio_emulator_0|sword:s0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../audio_mifs/sword.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ofh1.tdf
    Info (12023): Found entity 1: altsyncram_ofh1
Info (12128): Elaborating entity "altsyncram_ofh1" for hierarchy "lab3:u0|Audio_top:audio_emulator_0|sword:s0|altsyncram:altsyncram_component|altsyncram_ofh1:auto_generated"
Info (12128): Elaborating entity "clock_pll" for hierarchy "lab3:u0|Audio_top:audio_emulator_0|clock_pll:pll"
Info (12128): Elaborating entity "clock_pll_0002" for hierarchy "lab3:u0|Audio_top:audio_emulator_0|clock_pll:pll|clock_pll_0002:clock_pll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "lab3:u0|Audio_top:audio_emulator_0|clock_pll:pll|clock_pll_0002:clock_pll_inst|altera_pll:altera_pll_i"
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(398): object "cntsel_temp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(400): object "gnd" assigned a value but never read
Warning (10034): Output port "lvds_clk" at altera_pll.v(295) has no driver
Warning (10034): Output port "loaden" at altera_pll.v(296) has no driver
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "lab3:u0|Audio_top:audio_emulator_0|clock_pll:pll|clock_pll_0002:clock_pll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "lab3:u0|Audio_top:audio_emulator_0|clock_pll:pll|clock_pll_0002:clock_pll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "11.288659 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "49.772727 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "i2c_av_config" for hierarchy "lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config"
Info (10264): Verilog HDL Case Statement information at i2c_av_config.sv(67): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "i2c_controller" for hierarchy "lab3:u0|Audio_top:audio_emulator_0|i2c_av_config:av_config|i2c_controller:control"
Info (12128): Elaborating entity "audio_codec" for hierarchy "lab3:u0|Audio_top:audio_emulator_0|audio_codec:ac"
Warning (10036): Verilog HDL or VHDL warning at audio_codec.sv(73): object "set_bclk" assigned a value but never read
Info (12128): Elaborating entity "audio_effects" for hierarchy "lab3:u0|Audio_top:audio_emulator_0|audio_effects:ae"
Warning (10230): Verilog HDL assignment warning at audio_effects.sv(44): truncated value with size 16 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at audio_effects.sv(45): truncated value with size 16 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at audio_effects.sv(46): truncated value with size 16 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at audio_effects.sv(47): truncated value with size 16 to match size of target (15)
Info (12128): Elaborating entity "lab3_mm_interconnect_0" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:master_0_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:vga_led_0_avalon_slave_0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_emulator_0_avalon_slave_0_translator"
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:vga_led_0_avalon_slave_0_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "lab3_mm_interconnect_0_addr_router" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_addr_router:addr_router"
Info (12128): Elaborating entity "lab3_mm_interconnect_0_addr_router_default_decode" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_addr_router:addr_router|lab3_mm_interconnect_0_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "lab3_mm_interconnect_0_id_router" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_id_router:id_router"
Info (12128): Elaborating entity "lab3_mm_interconnect_0_id_router_default_decode" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_id_router:id_router|lab3_mm_interconnect_0_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_full" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
Info (12128): Elaborating entity "lab3_mm_interconnect_0_cmd_xbar_demux" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "lab3_mm_interconnect_0_cmd_xbar_mux" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "lab3_mm_interconnect_0_rsp_xbar_demux" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "lab3_mm_interconnect_0_rsp_xbar_mux" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|lab3_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object "aligned_byte_cnt" assigned a value but never read
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002"
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(447): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(447): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "lab3:u0|lab3_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|altera_merlin_address_alignment:check_and_align_address_to_size"
Info (12128): Elaborating entity "lab3_irq_mapper" for hierarchy "lab3:u0|lab3_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "lab3_irq_mapper_001" for hierarchy "lab3:u0|lab3_irq_mapper_001:irq_mapper_001"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "lab3:u0|Audio_top:audio_emulator_0|M_who[15]" is missing source, defaulting to GND
    Warning (12110): Net "lab3:u0|Audio_top:audio_emulator_0|M_who[14]" is missing source, defaulting to GND
    Warning (12110): Net "lab3:u0|Audio_top:audio_emulator_0|M_who[13]" is missing source, defaulting to GND
    Warning (12110): Net "lab3:u0|Audio_top:audio_emulator_0|M_who[12]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "lab3:u0|VGA_LED:vga_led_0|addr_sym[14]" is missing source, defaulting to GND
    Warning (12110): Net "lab3:u0|VGA_LED:vga_led_0|addr_sym[13]" is missing source, defaulting to GND
    Warning (12110): Net "lab3:u0|VGA_LED:vga_led_0|addr_sym[12]" is missing source, defaulting to GND
    Warning (12110): Net "lab3:u0|VGA_LED:vga_led_0|addr_t[14]" is missing source, defaulting to GND
    Warning (12110): Net "lab3:u0|VGA_LED:vga_led_0|addr_t[13]" is missing source, defaulting to GND
    Warning (12110): Net "lab3:u0|VGA_LED:vga_led_0|addr_t[12]" is missing source, defaulting to GND
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|whoosh_new:w0|altsyncram:altsyncram_component|altsyncram_euh1:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|whoosh_new:w0|altsyncram:altsyncram_component|altsyncram_euh1:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|whoosh_new:w0|altsyncram:altsyncram_component|altsyncram_euh1:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|whoosh_new:w0|altsyncram:altsyncram_component|altsyncram_euh1:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|whoosh_new:w0|altsyncram:altsyncram_component|altsyncram_euh1:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|whoosh_new:w0|altsyncram:altsyncram_component|altsyncram_euh1:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|whoosh_new:w0|altsyncram:altsyncram_component|altsyncram_euh1:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|whoosh_new:w0|altsyncram:altsyncram_component|altsyncram_euh1:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|whoosh_new:w0|altsyncram:altsyncram_component|altsyncram_euh1:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|whoosh_new:w0|altsyncram:altsyncram_component|altsyncram_euh1:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|whoosh_new:w0|altsyncram:altsyncram_component|altsyncram_euh1:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|whoosh_new:w0|altsyncram:altsyncram_component|altsyncram_euh1:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a4"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a5"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a6"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a7"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a8"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a9"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a10"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a11"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a15"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a16"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a17"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a18"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a19"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a20"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a21"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a22"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a23"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a24"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a25"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a26"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a27"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a28"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a29"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a30"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a31"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a32"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a33"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a34"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a35"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a36"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a37"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a38"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a39"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a40"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a41"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a42"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a43"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a44"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a45"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a46"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a47"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a48"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a49"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a50"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a51"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a52"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a53"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a54"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a55"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a56"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a57"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a58"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a59"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a60"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a61"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a62"
        Warning (14320): Synthesized away node "lab3:u0|Audio_top:audio_emulator_0|bell:b0|altsyncram:altsyncram_component|altsyncram_q9h1:auto_generated|ram_block1a63"
Warning (276027): Inferred dual-clock RAM node "lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|buffer1_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|buffer2_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|buffer1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|buffer2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 640
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 640
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|Mod1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|Mod0"
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|altsyncram:buffer1_rtl_0"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|altsyncram:buffer1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "640"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "640"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2cj1.tdf
    Info (12023): Found entity 1: altsyncram_2cj1
Info (12130): Elaborated megafunction instantiation "lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "lab3:u0|lab3_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_m3m.tdf
    Info (12023): Found entity 1: lpm_divide_m3m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info (12023): Found entity 1: alt_u_div_ove
Info (12130): Elaborated megafunction instantiation "lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_n3m.tdf
    Info (12023): Found entity 1: lpm_divide_n3m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf
    Info (12023): Found entity 1: alt_u_div_qve
Warning (12241): 57 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch lab3:u0|VGA_LED:vga_led_0|RGB_controller:controller_1|M_nl[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal lab3:u0|VGA_LED:vga_led_0|VGA_LED_Emulator:led_emulator|hcount[6]
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_ADCLRCK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "HSMC_D[0]" has no driver
    Warning (13040): Bidir "HSMC_D[1]" has no driver
    Warning (13040): Bidir "HSMC_D[2]" has no driver
    Warning (13040): Bidir "HSMC_D[3]" has no driver
    Warning (13040): Bidir "HSMC_RX_n[0]" has no driver
    Warning (13040): Bidir "HSMC_RX_n[1]" has no driver
    Warning (13040): Bidir "HSMC_RX_n[2]" has no driver
    Warning (13040): Bidir "HSMC_RX_n[3]" has no driver
    Warning (13040): Bidir "HSMC_RX_n[4]" has no driver
    Warning (13040): Bidir "HSMC_RX_n[5]" has no driver
    Warning (13040): Bidir "HSMC_RX_n[6]" has no driver
    Warning (13040): Bidir "HSMC_RX_n[7]" has no driver
    Warning (13040): Bidir "HSMC_RX_n[8]" has no driver
    Warning (13040): Bidir "HSMC_RX_n[9]" has no driver
    Warning (13040): Bidir "HSMC_RX_n[10]" has no driver
    Warning (13040): Bidir "HSMC_RX_n[11]" has no driver
    Warning (13040): Bidir "HSMC_RX_n[12]" has no driver
    Warning (13040): Bidir "HSMC_RX_n[13]" has no driver
    Warning (13040): Bidir "HSMC_RX_n[14]" has no driver
    Warning (13040): Bidir "HSMC_RX_n[15]" has no driver
    Warning (13040): Bidir "HSMC_RX_n[16]" has no driver
    Warning (13040): Bidir "HSMC_RX_p[0]" has no driver
    Warning (13040): Bidir "HSMC_RX_p[1]" has no driver
    Warning (13040): Bidir "HSMC_RX_p[2]" has no driver
    Warning (13040): Bidir "HSMC_RX_p[3]" has no driver
    Warning (13040): Bidir "HSMC_RX_p[4]" has no driver
    Warning (13040): Bidir "HSMC_RX_p[5]" has no driver
    Warning (13040): Bidir "HSMC_RX_p[6]" has no driver
    Warning (13040): Bidir "HSMC_RX_p[7]" has no driver
    Warning (13040): Bidir "HSMC_RX_p[8]" has no driver
    Warning (13040): Bidir "HSMC_RX_p[9]" has no driver
    Warning (13040): Bidir "HSMC_RX_p[10]" has no driver
    Warning (13040): Bidir "HSMC_RX_p[11]" has no driver
    Warning (13040): Bidir "HSMC_RX_p[12]" has no driver
    Warning (13040): Bidir "HSMC_RX_p[13]" has no driver
    Warning (13040): Bidir "HSMC_RX_p[14]" has no driver
    Warning (13040): Bidir "HSMC_RX_p[15]" has no driver
    Warning (13040): Bidir "HSMC_RX_p[16]" has no driver
    Warning (13040): Bidir "HSMC_SDA" has no driver
    Warning (13040): Bidir "HSMC_TX_n[0]" has no driver
    Warning (13040): Bidir "HSMC_TX_n[1]" has no driver
    Warning (13040): Bidir "HSMC_TX_n[2]" has no driver
    Warning (13040): Bidir "HSMC_TX_n[3]" has no driver
    Warning (13040): Bidir "HSMC_TX_n[4]" has no driver
    Warning (13040): Bidir "HSMC_TX_n[5]" has no driver
    Warning (13040): Bidir "HSMC_TX_n[6]" has no driver
    Warning (13040): Bidir "HSMC_TX_n[7]" has no driver
    Warning (13040): Bidir "HSMC_TX_n[8]" has no driver
    Warning (13040): Bidir "HSMC_TX_n[9]" has no driver
    Warning (13040): Bidir "HSMC_TX_n[10]" has no driver
    Warning (13040): Bidir "HSMC_TX_n[11]" has no driver
    Warning (13040): Bidir "HSMC_TX_n[12]" has no driver
    Warning (13040): Bidir "HSMC_TX_n[13]" has no driver
    Warning (13040): Bidir "HSMC_TX_n[14]" has no driver
    Warning (13040): Bidir "HSMC_TX_n[15]" has no driver
    Warning (13040): Bidir "HSMC_TX_n[16]" has no driver
    Warning (13040): Bidir "HSMC_TX_p[0]" has no driver
    Warning (13040): Bidir "HSMC_TX_p[1]" has no driver
    Warning (13040): Bidir "HSMC_TX_p[2]" has no driver
    Warning (13040): Bidir "HSMC_TX_p[3]" has no driver
    Warning (13040): Bidir "HSMC_TX_p[4]" has no driver
    Warning (13040): Bidir "HSMC_TX_p[5]" has no driver
    Warning (13040): Bidir "HSMC_TX_p[6]" has no driver
    Warning (13040): Bidir "HSMC_TX_p[7]" has no driver
    Warning (13040): Bidir "HSMC_TX_p[8]" has no driver
    Warning (13040): Bidir "HSMC_TX_p[9]" has no driver
    Warning (13040): Bidir "HSMC_TX_p[10]" has no driver
    Warning (13040): Bidir "HSMC_TX_p[11]" has no driver
    Warning (13040): Bidir "HSMC_TX_p[12]" has no driver
    Warning (13040): Bidir "HSMC_TX_p[13]" has no driver
    Warning (13040): Bidir "HSMC_TX_p[14]" has no driver
    Warning (13040): Bidir "HSMC_TX_p[15]" has no driver
    Warning (13040): Bidir "HSMC_TX_p[16]" has no driver
    Warning (13040): Bidir "SI5338_SCL" has no driver
    Warning (13040): Bidir "SI5338_SDA" has no driver
    Warning (13040): Bidir "USB_B2_DATA[0]" has no driver
    Warning (13040): Bidir "USB_B2_DATA[1]" has no driver
    Warning (13040): Bidir "USB_B2_DATA[2]" has no driver
    Warning (13040): Bidir "USB_B2_DATA[3]" has no driver
    Warning (13040): Bidir "USB_B2_DATA[4]" has no driver
    Warning (13040): Bidir "USB_B2_DATA[5]" has no driver
    Warning (13040): Bidir "USB_B2_DATA[6]" has no driver
    Warning (13040): Bidir "USB_B2_DATA[7]" has no driver
    Warning (13040): Bidir "USB_SCL" has no driver
    Warning (13040): Bidir "USB_SDA" has no driver
    Warning (13040): Bidir "hps_io_hps_io_gpio_inst_GPIO00" has no driver
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_ADCLRCK~synth"
    Warning (13010): Node "AUD_BCLK~synth"
    Warning (13010): Node "AUD_DACLRCK~synth"
    Warning (13010): Node "memory_mem_dq[0]~synth"
    Warning (13010): Node "memory_mem_dq[1]~synth"
    Warning (13010): Node "memory_mem_dq[2]~synth"
    Warning (13010): Node "memory_mem_dq[3]~synth"
    Warning (13010): Node "memory_mem_dq[4]~synth"
    Warning (13010): Node "memory_mem_dq[5]~synth"
    Warning (13010): Node "memory_mem_dq[6]~synth"
    Warning (13010): Node "memory_mem_dq[7]~synth"
    Warning (13010): Node "memory_mem_dq[8]~synth"
    Warning (13010): Node "memory_mem_dq[9]~synth"
    Warning (13010): Node "memory_mem_dq[10]~synth"
    Warning (13010): Node "memory_mem_dq[11]~synth"
    Warning (13010): Node "memory_mem_dq[12]~synth"
    Warning (13010): Node "memory_mem_dq[13]~synth"
    Warning (13010): Node "memory_mem_dq[14]~synth"
    Warning (13010): Node "memory_mem_dq[15]~synth"
    Warning (13010): Node "memory_mem_dq[16]~synth"
    Warning (13010): Node "memory_mem_dq[17]~synth"
    Warning (13010): Node "memory_mem_dq[18]~synth"
    Warning (13010): Node "memory_mem_dq[19]~synth"
    Warning (13010): Node "memory_mem_dq[20]~synth"
    Warning (13010): Node "memory_mem_dq[21]~synth"
    Warning (13010): Node "memory_mem_dq[22]~synth"
    Warning (13010): Node "memory_mem_dq[23]~synth"
    Warning (13010): Node "memory_mem_dq[24]~synth"
    Warning (13010): Node "memory_mem_dq[25]~synth"
    Warning (13010): Node "memory_mem_dq[26]~synth"
    Warning (13010): Node "memory_mem_dq[27]~synth"
    Warning (13010): Node "memory_mem_dq[28]~synth"
    Warning (13010): Node "memory_mem_dq[29]~synth"
    Warning (13010): Node "memory_mem_dq[30]~synth"
    Warning (13010): Node "memory_mem_dq[31]~synth"
    Warning (13010): Node "memory_mem_dqs[0]~synth"
    Warning (13010): Node "memory_mem_dqs[1]~synth"
    Warning (13010): Node "memory_mem_dqs[2]~synth"
    Warning (13010): Node "memory_mem_dqs[3]~synth"
    Warning (13010): Node "memory_mem_dqs_n[0]~synth"
    Warning (13010): Node "memory_mem_dqs_n[1]~synth"
    Warning (13010): Node "memory_mem_dqs_n[2]~synth"
    Warning (13010): Node "memory_mem_dqs_n[3]~synth"
    Warning (13010): Node "hps_io_hps_io_emac1_inst_MDIO~synth"
    Warning (13010): Node "hps_io_hps_io_qspi_inst_IO0~synth"
    Warning (13010): Node "hps_io_hps_io_qspi_inst_IO1~synth"
    Warning (13010): Node "hps_io_hps_io_qspi_inst_IO2~synth"
    Warning (13010): Node "hps_io_hps_io_qspi_inst_IO3~synth"
    Warning (13010): Node "hps_io_hps_io_sdio_inst_CMD~synth"
    Warning (13010): Node "hps_io_hps_io_sdio_inst_D0~synth"
    Warning (13010): Node "hps_io_hps_io_sdio_inst_D1~synth"
    Warning (13010): Node "hps_io_hps_io_sdio_inst_D2~synth"
    Warning (13010): Node "hps_io_hps_io_sdio_inst_D3~synth"
    Warning (13010): Node "hps_io_hps_io_usb1_inst_D0~synth"
    Warning (13010): Node "hps_io_hps_io_usb1_inst_D1~synth"
    Warning (13010): Node "hps_io_hps_io_usb1_inst_D2~synth"
    Warning (13010): Node "hps_io_hps_io_usb1_inst_D3~synth"
    Warning (13010): Node "hps_io_hps_io_usb1_inst_D4~synth"
    Warning (13010): Node "hps_io_hps_io_usb1_inst_D5~synth"
    Warning (13010): Node "hps_io_hps_io_usb1_inst_D6~synth"
    Warning (13010): Node "hps_io_hps_io_usb1_inst_D7~synth"
    Warning (13010): Node "hps_io_hps_io_i2c1_inst_SDA~synth"
    Warning (13010): Node "hps_io_hps_io_i2c1_inst_SCL~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "FAN_CTRL" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT_n[1]" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT_n[2]" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT_p[1]" is stuck at GND
    Warning (13410): Pin "HSMC_CLKOUT_p[2]" is stuck at GND
    Warning (13410): Pin "HSMC_CLK_OUT0" is stuck at GND
    Warning (13410): Pin "HSMC_SCL" is stuck at GND
    Warning (13410): Pin "TEMP_CS_n" is stuck at GND
    Warning (13410): Pin "TEMP_DIN" is stuck at GND
    Warning (13410): Pin "TEMP_SCLK" is stuck at GND
    Warning (13410): Pin "USB_EMPTY" is stuck at GND
    Warning (13410): Pin "USB_FULL" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_n" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 601 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "lab3_hps_0_hps_io_border:border"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 26 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_n[1]"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_n[2]"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_p[1]"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_p[2]"
    Warning (15610): No output dependent on input pin "HSMC_CLK_IN0"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "OSC_50_B3B"
    Warning (15610): No output dependent on input pin "OSC_50_B5B"
    Warning (15610): No output dependent on input pin "OSC_50_B8A"
    Warning (15610): No output dependent on input pin "PCIE_PERST_n"
    Warning (15610): No output dependent on input pin "PCIE_WAKE_n"
    Warning (15610): No output dependent on input pin "RESET_n"
    Warning (15610): No output dependent on input pin "TEMP_DOUT"
    Warning (15610): No output dependent on input pin "USB_B2_CLK"
    Warning (15610): No output dependent on input pin "USB_OE_n"
    Warning (15610): No output dependent on input pin "USB_RD_n"
    Warning (15610): No output dependent on input pin "USB_RESET_n"
    Warning (15610): No output dependent on input pin "USB_WR_n"
Info (21057): Implemented 16305 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 44 input pins
    Info (21059): Implemented 99 output pins
    Info (21060): Implemented 150 bidirectional pins
    Info (21061): Implemented 14562 logic cells
    Info (21064): Implemented 796 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 1 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 445 warnings
    Info: Peak virtual memory: 658 megabytes
    Info: Processing ended: Wed May 14 18:37:09 2014
    Info: Elapsed time: 00:01:15
    Info: Total CPU time (on all processors): 00:01:28


