<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
            Lattice Mapping Report File for Design Module 'rom00'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     rom01_rom0.ngd -o rom01_rom0_map.ncd -pr rom01_rom0.prf -mp rom01_rom0.mrp
     -lpf D:/Clases/Arqui/2doParcial/rom01/rom0/rom01_rom0_synplify.lpf -lpf
     D:/Clases/Arqui/2doParcial/rom01/rom01.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  11/29/21  11:41:53


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:     27 out of  7209 (0%)
      PFU registers:           27 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        40 out of  3432 (1%)
      SLICEs as Logic/ROM:     40 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         12 out of  3432 (0%)
   Number of LUT4s:         79 out of  6864 (1%)
      Number used as logic LUTs:         55
      Number used as distributed RAM:     0
      Number used as ripple logic:       24
      Number used as shift registers:     0
   Number of PIO sites used: 45 + 4(JTAG) out of 115 (43%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net clk0_c: 2 loads, 2 rising, 0 falling (Driver: R00/OS01/oscout )
     Net R00/sclk: 13 loads, 13 rising, 0 falling (Driver: R00/OS00/OSCIinst0 )
   Number of Clock Enables:  0
   Number of LSRs:  2

     Net R00/OS01/oscout_0_sqmuxa_i_RNIF10P: 12 loads, 12 LSLICEs
     Net en0_c: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net outro0_c[4]: 16 loads
     Net R00/OS01/oscout_0_sqmuxa_i_RNIF10P: 12 loads
     Net outc0_c[2]: 10 loads
     Net outc0_c[5]: 10 loads
     Net outc0_c[3]: 8 loads
     Net cdiv0_c[1]: 7 loads
     Net cdiv0_c[0]: 6 loads
     Net cdiv0_c[2]: 6 loads
     Net outc0_c[4]: 6 loads
     Net R00/OS01/sdiv[18]: 6 loads




   Number of warnings:  0
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

   No errors or warnings present.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk0                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[0]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[31]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[30]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[29]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[28]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[27]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[26]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[25]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[24]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[23]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

| outro0[22]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[21]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[20]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[19]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[18]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[17]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[16]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[15]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[14]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[13]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[12]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[11]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[10]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[9]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[8]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[7]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[6]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[5]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[4]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[3]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[2]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[1]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outro0[0]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outc0[5]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outc0[4]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outc0[3]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outc0[2]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outc0[1]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

| outc0[0]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| en0                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[4]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[3]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[2]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[1]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block R00/OS01/VCC undriven or does not drive anything - clipped.
Block R01/GND undriven or does not drive anything - clipped.
Block R01/VCC undriven or does not drive anything - clipped.
Block R02/GND undriven or does not drive anything - clipped.
Signal en0_c_i was merged into signal en0_c
Signal R00/OS00/GND undriven or does not drive anything - clipped.
Signal R00/OS01/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal R00/OS00/OSCIinst0_SEDSTDBY undriven or does not drive anything -
     clipped.
Signal R00/OS01/un1_sdiv_s_21_0_S1 undriven or does not drive anything -
     clipped.
Signal R00/OS01/un1_sdiv_s_21_0_COUT undriven or does not drive anything -
     clipped.
Signal R00/OS01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal R00/OS01/N_1 undriven or does not drive anything - clipped.
Block en0_pad_RNINM18 was optimized away.
Block R00/OS00/GND was optimized away.
Block R00/OS01/GND was optimized away.

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                R00/OS00/OSCIinst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     R00/sclk
  OSC Nominal Frequency (MHz):                      2.08



<A name="mrp_asic"></A><B><U><big>ASIC Components</big></U></B>
---------------

Instance Name: R00/OS00/OSCIinst0
         Type: OSCH




<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 58 MB
        





















































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
