
litex> sdram_init
Initializing SDRAM @0x40000000...
Switching SDRAM to software control.
Write leveling:
  tCK equivalent taps: 24
  Cmd/Clk scan (0-12)
  |011110010011| best: 2
  Setting Cmd/Clk delay to 2 taps.
  Data scan:
  m0: |00000000000011111111111110| delay: 12
  m1: |00000000000001111111111111| delay: 13
  m2: |11000000000000011111111111| delay: 15
  m3: |11000000000000001111111111| delay: 16
  m4: |11111111100000000000001111| delay: 00
  m5: |11111111000000000000011111| delay: 00
  m6: |11111111110000000000000011| delay: 00
  m7: |11111111110000000000000111| delay: 00
Write latency calibration:
m0:0 m1:0 m2:0 m3:0 m4:6 m5:6 m6:6 m7:6
Write DQ-DQS training:
m0: |00000001111111111000000000000000| delays: 12+-05
m1: |00000000111111111110000000000000| delays: 13+-05
m2: |00000000000111111111100000000000| delays: 16+-05
m3: |00000000001111111111100000000000| delays: 15+-05
m4: |11111000000000000000000000000000| delays: 02+-02
m5: |11111000000000000000000000000000| delays: 02+-02
m6: |01011000000000000000000000000000| delays: 01+-00
m7: |11111100000000000000000000000000| delays: 03+-03
Read leveling:
  m0, b00: |00000000000000000000000000000000| delays: -
  m0, b01: |00000000000000000000000000000000| delays: -
  m0, b02: |10000000000000000000000000000000| delays: -
  m0, b03: |00111111111111000000000000000000| delays: 09+-05
  m0, b04: |00000000000000001111111111000000| delays: 20+-05
  m0, b05: |00000000000000000000000000000111| delays: 31+-01
  m0, b06: |00000000000000000000000000000000| delays: -
  m0, b07: |00000000000000000000000000000000| delays: -
  best: m0, b03 delays: 08+-06
  m1, b00: |00000000000000000000000000000000| delays: -
  m1, b01: |00000000000000000000000000000000| delays: -
  m1, b02: |11100000000000000000000000000000| delays: 00+-00
  m1, b03: |00010111111111100000000000000000| delays: 04+-01
  m1, b04: |00000000000000000111111111100100| delays: 22+-05
  m1, b05: |00000000000000000000000000000011| delays: 31+-00
  m1, b06: |00000000000000000000000000000000| delays: -
  m1, b07: |00000000000000000000000000000000| delays: -
  best: m1, b04 delays: 23+-04
  m2, b00: |00000000000000000000000000000000| delays: -
  m2, b01: |00000000000000000000000000000000| delays: -
  m2, b02: |00000000000000000000000000000000| delays: 00+-00
  m2, b03: |01011111111110000000000000000000| delays: 06+-04
  m2, b04: |00000000000000011111111110010000| delays: 20+-04
  m2, b05: |00000000000000000000000000001101| delays: 31+-01
  m2, b06: |00000000000000000000000000000000| delays: -
  m2, b07: |00000000000000000000000000000000| delays: -
  best: m2, b04 delays: 20+-05
  m3, b00: |00000000000000000000000000000000| delays: -
  m3, b01: |00000000000000000000000000000000| delays: -
  m3, b02: |00000000000000000000000000000000| delays: -
  m3, b03: |01111111111101000000000000000000| delays: 07+-05
  m3, b04: |00000000000000110111111111000000| delays: 20+-05
  m3, b05: |00000000000000000000000000000111| delays: 30+-02
  m3, b06: |00000000000000000000000000000000| delays: -
  m3, b07: |00000000000000000000000000000000| delays: -
  best: m3, b03 delays: 06+-06
  m4, b00: |00000000000000000000000000000000| delays: -
  m4, b01: |00000000000000000000000000000000| delays: -
  m4, b02: |00000000000000000000000000000000| delays: -
  m4, b03: |11111100000000000000000000000000| delays: 03+-03
  m4, b04: |00000000111111111101000000000000| delays: 13+-05
  m4, b05: |00000000000000000000010111111111| delays: 23+-01
  m4, b06: |00000000000000000000000000000000| delays: -
  m4, b07: |00000000000000000000000000000000| delays: -
  best: m4, b04 delays: 15+-04
  m5, b00: |00000000000000000000000000000000| delays: -
  m5, b01: |00000000000000000000000000000000| delays: -
  m5, b02: |00000000000000000000000000000000| delays: -
  m5, b03: |11111110000000000000000000000000| delays: 02+-02
  m5, b04: |00000010111111111100000000000000| delays: 13+-05
  m5, b05: |00000000000000000000011111111100| delays: 25+-04
  m5, b06: |00000000000000000000000000000000| delays: -
  m5, b07: |00000000000000000000000000000000| delays: -
  best: m5, b04 delays: 12+-05
  m6, b00: |00000000000000000000000000000000| delays: -
  m6, b01: |00000000000000000000000000000000| delays: -
  m6, b02: |00000000000000000000000000000000| delays: -
  m6, b03: |11110000000000000000000000000000| delays: 02+-02
  m6, b04: |00000011111111110100000000000000| delays: 11+-04
  m6, b05: |00000000000000000011011111111100| delays: 25+-04
  m6, b06: |00000000000000000000000000000000| delays: -
  m6, b07: |00000000000000000000000000000000| delays: -
  best: m6, b05 delays: 23+-05
  m7, b00: |00000000000000000000000000000000| delays: -
  m7, b01: |00000000000000000000000000000000| delays: -
  m7, b02: |00000000000000000000000000000000| delays: -
  m7, b03: |11111000000000000000000000000000| delays: 02+-02
  m7, b04: |00000101111111111000000000000000| delays: 11+-05
  m7, b05: |00000000000000000001111111110010| delays: 19+-00
  m7, b06: |00000000000000000000000000000000| delays: -
  m7, b07: |00000000000000000000000000000000| delays: -
  best: m7, b04 delays: 11+-05
Switching SDRAM to hardware control.
Memtest at 0x40000000 (2.0MiB)...
  Write: 0x40000000-0x40200000 2.0MiB
   Read: 0x40000000-0x40200000 2.0MiB
Memtest OK
Memspeed at 0x40000000 (Sequential, 2.0MiB)...
  Write speed: 40.0MiB/s
   Read speed: 41.9MiB/s

litex>
