\hypertarget{union__hw__enet__mibc}{}\section{\+\_\+hw\+\_\+enet\+\_\+mibc Union Reference}
\label{union__hw__enet__mibc}\index{\+\_\+hw\+\_\+enet\+\_\+mibc@{\+\_\+hw\+\_\+enet\+\_\+mibc}}


H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+M\+I\+BC -\/ M\+IB Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+enet.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__enet__mibc_1_1__hw__enet__mibc__bitfields}{\+\_\+hw\+\_\+enet\+\_\+mibc\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__enet__mibc_a27ef9120bea288f007db0039445e50f0}{}\label{union__hw__enet__mibc_a27ef9120bea288f007db0039445e50f0}

\item 
struct \hyperlink{struct__hw__enet__mibc_1_1__hw__enet__mibc__bitfields}{\+\_\+hw\+\_\+enet\+\_\+mibc\+::\+\_\+hw\+\_\+enet\+\_\+mibc\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__enet__mibc_ab3b98859da2d42d66719b85828a361fb}{}\label{union__hw__enet__mibc_ab3b98859da2d42d66719b85828a361fb}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+M\+I\+BC -\/ M\+IB Control Register (RW) 

Reset value\+: 0x\+C0000000U

M\+I\+BC is a read/write register controlling and observing the state of the M\+IB block. Access this register to disable the M\+IB block operation or clear the M\+IB counters. The M\+I\+B\+\_\+\+D\+IS field resets to 1. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
