// Seed: 166923742
module module_0 (
    input tri0 id_0,
    output tri1 id_1,
    input tri id_2,
    input tri id_3,
    input uwire id_4,
    input uwire id_5,
    output wire id_6,
    input tri0 id_7,
    input tri0 id_8,
    output supply1 id_9,
    output supply0 id_10
);
  assign id_6 = id_0;
  wire [-1 : 1] id_12;
  assign id_10 = 1;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri id_2,
    input tri id_3,
    output uwire id_4,
    output tri0 id_5,
    output wand id_6,
    input tri0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    input wor id_10,
    input wire id_11,
    output supply0 id_12,
    input wor id_13,
    input tri0 id_14,
    input tri1 id_15,
    input tri0 id_16#(1),
    inout wand id_17,
    output wire id_18
    , id_25,
    output wor id_19,
    input tri0 id_20,
    input supply1 id_21,
    input tri1 id_22,
    input uwire id_23
);
  wire id_26;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_8,
      id_9,
      id_8,
      id_2,
      id_6,
      id_8,
      id_17,
      id_18,
      id_18
  );
  assign modCall_1.id_5 = 0;
  assign id_25 = -1;
endmodule
