# ACCEL-v1 Hardware Architecture

> 16Ã—16 Weight-Stationary Systolic Array with BSR Sparse Acceleration

---

## ğŸ“ System Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                              ZYNQ ULTRASCALE+ / Z7020                       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚              â”‚     â”‚                 ACCEL-v1 (PL)                   â”‚   â”‚
â”‚  â”‚   ARM PS     â”‚     â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚   â”‚
â”‚  â”‚              â”‚     â”‚  â”‚           â”‚  â”‚           â”‚  â”‚            â”‚  â”‚   â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚ AXI â”‚  â”‚  BSR DMA  â”‚â”€â–¶â”‚  Weight   â”‚â”€â–¶â”‚  16Ã—16     â”‚  â”‚   â”‚
â”‚  â”‚  â”‚ Linux  â”‚  â”‚ HP  â”‚  â”‚  Engine   â”‚  â”‚  Buffer   â”‚  â”‚  Systolic  â”‚  â”‚   â”‚
â”‚  â”‚  â”‚ Driver â”‚â—€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â–¶â”‚           â”‚  â”‚  (BRAM)   â”‚  â”‚  Array     â”‚  â”‚   â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚     â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚            â”‚  â”‚   â”‚
â”‚  â”‚              â”‚     â”‚                                 â”‚   â”Œâ”€â”€â”€â”€â”   â”‚  â”‚   â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚ AXI â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚   â”‚ PE â”‚Ã—  â”‚  â”‚   â”‚
â”‚  â”‚  â”‚ Python â”‚  â”‚Lite â”‚  â”‚    CSR    â”‚  â”‚Activation â”‚â”€â–¶â”‚   â””â”€â”€â”€â”€â”˜   â”‚  â”‚   â”‚
â”‚  â”‚  â”‚ PYNQ   â”‚â—€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â–¶â”‚  Control  â”‚  â”‚  Buffer   â”‚  â”‚    256     â”‚  â”‚   â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚     â”‚  â”‚           â”‚  â”‚  (BRAM)   â”‚  â”‚            â”‚â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â–¶ Output
â”‚  â”‚              â”‚     â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚                                                 â”‚   â”‚
â”‚                       â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚   â”‚
â”‚        DDR4           â”‚  â”‚   BSR     â”‚  â”‚    Output Accumulator     â”‚  â”‚   â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”‚  â”‚ Scheduler â”‚  â”‚    + ReLU + Quantize      â”‚  â”‚   â”‚
â”‚   â”‚ Weights     â”‚     â”‚  â”‚           â”‚  â”‚                           â”‚  â”‚   â”‚
â”‚   â”‚ Activations â”‚â—€â”€â”€â”€â”€â”¼â”€â”€â”‚           â”‚â—€â”€â”‚    (INT32 â†’ INT8)         â”‚  â”‚   â”‚
â”‚   â”‚ Results     â”‚     â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ”² 16Ã—16 Systolic Array (Weight-Stationary)

```
                    Activations (broadcast down columns)
                    â†“     â†“     â†“     â†“           â†“
              â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€ â”€ â”€â”¬â”€â”€â”€â”€â”€â”
              â”‚a[0] â”‚a[1] â”‚a[2] â”‚a[3] â”‚     â”‚a[15]â”‚
              â””â”€â”€â”¬â”€â”€â”´â”€â”€â”¬â”€â”€â”´â”€â”€â”¬â”€â”€â”´â”€â”€â”¬â”€â”€â”´â”€ â”€ â”€â”´â”€â”€â”¬â”€â”€â”˜
                 â†“     â†“     â†“     â†“           â†“
    â”Œâ”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”
    â”‚w[0]â”‚â”€â”€â”€â–¶â”‚PE   â”‚PE   â”‚PE   â”‚PE   â”‚ ... â”‚PE   â”‚â”€â”€â”€â–¶ psum[0]
    â””â”€â”€â”€â”€â”˜    â”‚0,0  â”‚0,1  â”‚0,2  â”‚0,3  â”‚     â”‚0,15 â”‚
              â””â”€â”€â”¬â”€â”€â”´â”€â”€â”¬â”€â”€â”´â”€â”€â”¬â”€â”€â”´â”€â”€â”¬â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”¬â”€â”€â”˜
    â”Œâ”€â”€â”€â”€â”       â†“     â†“     â†“     â†“           â†“
    â”‚w[1]â”‚â”€â”€â”€â–¶â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”
    â””â”€â”€â”€â”€â”˜    â”‚PE   â”‚PE   â”‚PE   â”‚PE   â”‚ ... â”‚PE   â”‚â”€â”€â”€â–¶ psum[1]
              â”‚1,0  â”‚1,1  â”‚1,2  â”‚1,3  â”‚     â”‚1,15 â”‚
              â””â”€â”€â”¬â”€â”€â”´â”€â”€â”¬â”€â”€â”´â”€â”€â”¬â”€â”€â”´â”€â”€â”¬â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”¬â”€â”€â”˜
    â”Œâ”€â”€â”€â”€â”       â†“     â†“     â†“     â†“           â†“
    â”‚w[2]â”‚â”€â”€â”€â–¶â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”
    â””â”€â”€â”€â”€â”˜    â”‚PE   â”‚PE   â”‚PE   â”‚PE   â”‚ ... â”‚PE   â”‚â”€â”€â”€â–¶ psum[2]
              â”‚2,0  â”‚2,1  â”‚2,2  â”‚2,3  â”‚     â”‚2,15 â”‚
              â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜
                 :     :     :     :           :
    â”Œâ”€â”€â”€â”€â”       â†“     â†“     â†“     â†“           â†“
    â”‚w[15]â”‚â”€â”€â–¶â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”
    â””â”€â”€â”€â”€â”˜    â”‚PE   â”‚PE   â”‚PE   â”‚PE   â”‚ ... â”‚PE   â”‚â”€â”€â”€â–¶ psum[15]
              â”‚15,0 â”‚15,1 â”‚15,2 â”‚15,3 â”‚     â”‚15,15â”‚
              â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜

    Weight      Each PE:                      Partial sums
    rows        â€¢ Stores 1 weight (INT8)      accumulate
    (16)        â€¢ MAC: acc += w Ã— a           horizontally
                â€¢ Passes activation down      (INT32)
```

### Dataflow: Weight-Stationary

1. **Load Phase**: Weights loaded into PEs (stay fixed for entire tile)
2. **Compute Phase**: Activations stream through, MACs accumulate
3. **Drain Phase**: Partial sums collected from right edge

```
Cycle:    1    2    3    4    5    ...   K+15
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
Row 0:   â”‚ a0   a1   a2   a3   ...   aK-1     â”‚ â†’ psum[0] complete
Row 1:   â”‚      a0   a1   a2   ...   aK-2     â”‚ â†’ psum[1] complete  
Row 2:   â”‚           a0   a1   ...   aK-3     â”‚ â†’ psum[2] complete
  :      â”‚                                    â”‚
Row 15:  â”‚                          a0   ...  â”‚ â†’ psum[15] complete
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
          â—„â”€â”€â”€â”€ K cycles + 15 skew cycles â”€â”€â”€â”€â–º
```

---

## ğŸ§® Processing Element (PE) Architecture

```
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚           PE [row, col]         â”‚
    activation_in â”€â–¶â”‚  â”Œâ”€â”€â”€â”€â”€â”                        â”‚
    (INT8)          â”‚  â”‚ REG â”‚â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â–¶ activation_out
                    â”‚  â””â”€â”€â”€â”€â”€â”˜ â”‚                      â”‚     (to PE below)
                    â”‚          â†“                      â”‚
                    â”‚     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”                 â”‚
    weight_in â”€â”€â”€â”€â”€â–¶â”‚â”€â”€â”€â”€â–¶â”‚   Ã—     â”‚ INT8 Ã— INT8     â”‚
    (INT8)          â”‚     â”‚  (MUL)  â”‚ = INT16         â”‚
                    â”‚     â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜                 â”‚
                    â”‚          â†“                      â”‚
                    â”‚     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
    psum_in â”€â”€â”€â”€â”€â”€â”€â–¶â”‚â”€â”€â”€â”€â–¶â”‚    +    â”‚â”€â”€â–¶â”‚   REG   â”‚â”€â”€â”€â”¼â”€â”€â–¶ psum_out
    (INT32)         â”‚     â”‚  (ACC)  â”‚   â”‚ (INT32) â”‚   â”‚    (to PE right)
                    â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
                    â”‚                                 â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

    Timing: 1 cycle latency (fully pipelined)
    Power:  ~0.5 mW per PE @ 200 MHz (estimated)
```

---

## ğŸ“¦ BSR (Block Sparse Row) Format

The accelerator skips zero blocks entirely, saving compute and memory bandwidth.

### Memory Layout

```
Dense Matrix (64Ã—64, ~70% block-sparse):        BSR Format:
â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”                           
â”‚â–ˆâ–ˆâ–ˆâ–ˆâ”‚    â”‚â–ˆâ–ˆâ–ˆâ–ˆâ”‚    â”‚  Block Row 0              Header (12 bytes):
â”‚â–ˆâ–ˆâ–ˆâ–ˆâ”‚    â”‚â–ˆâ–ˆâ–ˆâ–ˆâ”‚    â”‚  (2 non-zero blocks)      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¤                           â”‚ nnz_blocks: 5    â”‚ uint32
â”‚    â”‚â–ˆâ–ˆâ–ˆâ–ˆâ”‚    â”‚    â”‚  Block Row 1              â”‚ num_blk_rows: 4  â”‚ uint32
â”‚    â”‚â–ˆâ–ˆâ–ˆâ–ˆâ”‚    â”‚    â”‚  (1 non-zero block)       â”‚ num_blk_cols: 4  â”‚ uint32
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¤                           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
â”‚â–ˆâ–ˆâ–ˆâ–ˆâ”‚    â”‚    â”‚â–ˆâ–ˆâ–ˆâ–ˆâ”‚  Block Row 2              
â”‚â–ˆâ–ˆâ–ˆâ–ˆâ”‚    â”‚    â”‚â–ˆâ–ˆâ–ˆâ–ˆâ”‚  (2 non-zero blocks)      row_ptr[5] (10 bytes):
â”œâ”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”¤                           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚    â”‚    â”‚    â”‚    â”‚  Block Row 3              â”‚ 0 â”‚ 2 â”‚ 3 â”‚ 5 â”‚ 5 â”‚        â”‚
â”‚    â”‚    â”‚    â”‚    â”‚  (0 non-zero blocks)      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜                            â†‘   â†‘   â†‘   â†‘   â†‘
                                                 â”‚   â”‚   â”‚   â”‚   â””â”€ end (row 3)
Each block: 16Ã—16 = 256 INT8 values              â”‚   â”‚   â”‚   â””â”€ start row 3
                                                 â”‚   â”‚   â””â”€ start row 2
                                                 â”‚   â””â”€ start row 1
                                                 â””â”€ start row 0 (always 0)

                                                col_idx[5] (10 bytes):
                                                â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                                                â”‚ 0 â”‚ 2 â”‚ 1 â”‚ 0 â”‚ 3 â”‚       â”‚
                                                â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                                  â†‘   â†‘   â†‘   â†‘   â†‘
                                                  â”‚   â”‚   â”‚   â””â”€â”€â”€â”´â”€ row 2 blocks
                                                  â”‚   â”‚   â””â”€ row 1 block
                                                  â””â”€â”€â”€â”´â”€ row 0 blocks

                                                data[5 Ã— 256] (1280 bytes):
                                                â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                                                â”‚ Block(0,0) â”‚ Block(0,2) â”‚  â”‚
                                                â”‚ Block(1,1) â”‚ Block(2,0) â”‚  â”‚
                                                â”‚ Block(2,3) â”‚            â”‚  â”‚
                                                â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Sparsity Savings

| Sparsity | Dense Blocks | NNZ Blocks | Compute Savings |
|----------|-------------|------------|-----------------|
| 0%       | 16          | 16         | 0%              |
| 50%      | 16          | 8          | 50%             |
| 70%      | 16          | 5          | 69%             |
| 90%      | 16          | 2          | 88%             |

---

## ğŸ”Œ AXI Interface Connections

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                           ACCEL_TOP                                     â”‚
â”‚                                                                         â”‚
â”‚   AXI4-Lite Slave (Control)              AXI4 Master (Data)             â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚ Address   Register      â”‚            â”‚ Channel    Purpose      â”‚   â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤            â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤   â”‚
â”‚   â”‚ 0x00      CTRL          â”‚            â”‚ AR/R       Read weights â”‚   â”‚
â”‚   â”‚ 0x04      STATUS        â”‚            â”‚            Read acts    â”‚   â”‚
â”‚   â”‚ 0x08      BSR_ADDR_LO   â”‚            â”‚                         â”‚   â”‚
â”‚   â”‚ 0x0C      BSR_ADDR_HI   â”‚            â”‚ AW/W       Write output â”‚   â”‚
â”‚   â”‚ 0x10      ACT_ADDR_LO   â”‚            â”‚                         â”‚   â”‚
â”‚   â”‚ 0x14      ACT_ADDR_HI   â”‚            â”‚ Burst      Up to 256B   â”‚   â”‚
â”‚   â”‚ 0x18      OUT_ADDR_LO   â”‚            â”‚ Width      64-bit       â”‚   â”‚
â”‚   â”‚ 0x1C      OUT_ADDR_HI   â”‚            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚   â”‚ 0x20      TILE_CONFIG   â”‚                                          â”‚
â”‚   â”‚ 0x24      IRQ_ENABLE    â”‚            AXI Stream (optional debug)   â”‚
â”‚   â”‚ 0x28      IRQ_STATUS    â”‚            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚ 0x2C      PERF_CYCLES   â”‚            â”‚ TDATA      256 bits     â”‚   â”‚
â”‚   â”‚ 0x30      PERF_STALLS   â”‚            â”‚ TVALID/TREADY           â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### CSR Register Map

| Offset | Name | R/W | Description |
|--------|------|-----|-------------|
| 0x00 | CTRL | RW | `[0]` START, `[1]` RESET, `[2]` IRQ_EN |
| 0x04 | STATUS | RO | `[0]` BUSY, `[1]` DONE, `[2]` ERROR |
| 0x08 | BSR_ADDR | RW | DDR address of BSR weight data |
| 0x10 | ACT_ADDR | RW | DDR address of activation data |
| 0x18 | OUT_ADDR | RW | DDR address for output results |
| 0x20 | TILE_CFG | RW | `[15:0]` M, `[31:16]` N, `[47:32]` K |
| 0x2C | CYCLES | RO | Performance counter: total cycles |
| 0x30 | STALLS | RO | Performance counter: stall cycles |

---

## ğŸ¯ Zynq Z2 (PYNQ-Z2) Deployment

### Target: Xilinx XC7Z020-1CLG400C

#### Resource Utilization Estimates

| Resource | Used | Available | Utilization |
|----------|------|-----------|-------------|
| LUTs     | ~18K | 53,200    | 34%         |
| FFs      | ~12K | 106,400   | 11%         |
| BRAM     | 64   | 140       | 46%         |
| DSP48    | 256  | 220       | **117%** âš ï¸ |

> âš ï¸ **Note**: 16Ã—16 = 256 MACs exceeds Z7020's 220 DSPs. Options:
> 1. Use 14Ã—14 array (196 DSPs, fits)
> 2. Use LUT-based multipliers for 36 PEs
> 3. Time-multiplex (2 cycles per MAC)

#### Recommended: 14Ã—14 Array for Z7020

```
parameter N_ROWS = 14;  // Instead of 16
parameter N_COLS = 14;  // Fits in 196 DSPs
```

### Vivado Project Setup

```bash
# 1. Create project
vivado -mode batch -source scripts/create_project.tcl

# 2. Or manually:
cd hw/rtl
vivado &

# In Vivado GUI:
# - Create Project â†’ RTL Project
# - Add sources: rtl/**/*.sv
# - Add constraints: constraints/pynq_z2.xdc
# - Set top: accel_top
```

### Block Design (Recommended)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    Vivado Block Design                          â”‚
â”‚                                                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚   ZYNQ PS    â”‚      â”‚  AXI Inter-  â”‚     â”‚  accel_top   â”‚   â”‚
â”‚  â”‚              â”‚      â”‚  connect     â”‚     â”‚  (Your IP)   â”‚   â”‚
â”‚  â”‚  M_AXI_HPM0 â”€â”¼â”€â”€â”€â”€â”€â–¶â”‚              â”‚â”€â”€â”€â”€â–¶â”‚  S_AXI_LITE  â”‚   â”‚
â”‚  â”‚              â”‚      â”‚              â”‚     â”‚              â”‚   â”‚
â”‚  â”‚  S_AXI_HP0 â—€â”€â”¼â”€â”€â”€â”€â”€â”€â”‚              â”‚â—€â”€â”€â”€â”€â”‚  M_AXI       â”‚   â”‚
â”‚  â”‚              â”‚      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚              â”‚   â”‚
â”‚  â”‚  FCLK_CLK0  â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¶â”‚  clk         â”‚   â”‚
â”‚  â”‚  (100 MHz)   â”‚                           â”‚              â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Pin Constraints (pynq_z2.xdc)

```tcl
# Clock (directly from PS, no external pin needed)
# LEDs for debug
set_property PACKAGE_PIN R14 [get_ports {debug_led[0]}]
set_property PACKAGE_PIN P14 [get_ports {debug_led[1]}]
set_property PACKAGE_PIN N16 [get_ports {debug_led[2]}]
set_property PACKAGE_PIN M14 [get_ports {debug_led[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {debug_led[*]}]

# Buttons for manual control (optional)
set_property PACKAGE_PIN D19 [get_ports btn0]
set_property PACKAGE_PIN D20 [get_ports btn1]
set_property IOSTANDARD LVCMOS33 [get_ports btn*]
```

### PYNQ Python Driver

```python
from pynq import Overlay, allocate
import numpy as np

class AccelDriver:
    """PYNQ driver for ACCEL-v1 sparse accelerator."""
    
    # CSR offsets
    CTRL = 0x00
    STATUS = 0x04
    BSR_ADDR = 0x08
    ACT_ADDR = 0x10
    OUT_ADDR = 0x18
    TILE_CFG = 0x20
    
    def __init__(self, bitstream="accel_top.bit"):
        self.ol = Overlay(bitstream)
        self.accel = self.ol.accel_top_0
        self.dma = self.ol.axi_dma_0
        
    def run_gemm(self, weights_bsr: bytes, activations: np.ndarray) -> np.ndarray:
        """Run sparse GEMM on hardware."""
        M, K = activations.shape
        # ... allocate buffers, configure CSRs, start, wait ...
        
    def wait_done(self, timeout_ms=1000):
        """Poll STATUS register until DONE bit set."""
        import time
        start = time.time()
        while (time.time() - start) * 1000 < timeout_ms:
            status = self.accel.read(self.STATUS)
            if status & 0x2:  # DONE bit
                return True
            time.sleep(0.001)
        raise TimeoutError("Accelerator timeout")
```

### Build and Deploy

```bash
# 1. Synthesize and implement
cd vivado_project
vivado -mode batch -source build.tcl

# 2. Generate bitstream
# (Done by build.tcl, or: Flow â†’ Generate Bitstream)

# 3. Copy to PYNQ board
scp accel_top.bit xilinx@pynq:/home/xilinx/

# 4. On PYNQ board
python3
>>> from accel_driver import AccelDriver
>>> accel = AccelDriver("accel_top.bit")
>>> accel.run_gemm(weights, activations)
```

---

## ğŸ“ RTL File Structure

```
hw/rtl/
â”œâ”€â”€ top/
â”‚   â”œâ”€â”€ accel_top.sv           # Top-level with AXI interfaces
â”‚   â””â”€â”€ accel_top_dual_clk.sv  # Optional dual-clock version
â”œâ”€â”€ systolic/
â”‚   â”œâ”€â”€ systolic_array.sv      # 16Ã—16 PE array
â”‚   â””â”€â”€ pe.sv                  # Single processing element
â”œâ”€â”€ mac/
â”‚   â””â”€â”€ mac8.sv                # INT8 MAC unit
â”œâ”€â”€ buffer/
â”‚   â”œâ”€â”€ act_buffer.sv          # Double-buffered activations
â”‚   â”œâ”€â”€ wgt_buffer.sv          # Weight BRAM
â”‚   â””â”€â”€ output_accumulator.sv  # Output collection + ReLU
â”œâ”€â”€ dma/
â”‚   â”œâ”€â”€ bsr_dma.sv             # BSR weight loader (AXI master)
â”‚   â””â”€â”€ act_dma.sv             # Activation streamer
â”œâ”€â”€ control/
â”‚   â”œâ”€â”€ csr.sv                 # Control/Status registers
â”‚   â”œâ”€â”€ scheduler.sv           # Dense tile scheduler
â”‚   â””â”€â”€ bsr_scheduler.sv       # Sparse block scheduler
â””â”€â”€ host_iface/
    â”œâ”€â”€ axi_lite_slave.sv      # AXI-Lite for CSRs
    â””â”€â”€ axi_dma_bridge.sv      # AXI4 master wrapper
```

---

## ğŸ§ª Simulation

### Verilator (Fast)

```bash
cd hw/sim
make -f Makefile.verilator test_systolic_array
./build/Vsystolic_array
```

### Icarus Verilog

```bash
cd hw/sim/sv
iverilog -g2012 -o systolic_tb.vvp \
    systolic_tb.sv \
    ../../rtl/systolic/*.sv \
    ../../rtl/mac/*.sv
vvp systolic_tb.vvp
```

### Cocotb (Python testbench)

```bash
cd hw/sim/cocotb
make SIM=verilator
```

---

## ğŸ“Š Performance Estimates

### ResNet-18 Inference

| Layer | M | N | K | Blocks (Dense) | Blocks (70% Sparse) | Cycles |
|-------|---|---|---|----------------|---------------------|--------|
| conv1 | 64 | 3136 | 147 | 11,200 | 3,360 | 35K |
| layer1.0.conv1 | 64 | 3136 | 576 | 86,400 | 25,920 | 270K |
| layer2.0.conv1 | 128 | 784 | 576 | 43,200 | 12,960 | 135K |
| layer3.0.conv1 | 256 | 196 | 1152 | 21,600 | 6,480 | 67K |
| layer4.0.conv1 | 512 | 49 | 2304 | 10,800 | 3,240 | 34K |
| fc | 1000 | 1 | 512 | 2,000 | 600 | 6K |

**Total: ~2.1M cycles @ 200 MHz = 10.5 ms/image (70% sparse)**

---

## ğŸ”§ Customization

### Changing Array Size

Edit `rtl/systolic/systolic_array.sv`:
```systemverilog
module systolic_array #(
    parameter N_ROWS = 16,  // Change to 14 for Z7020
    parameter N_COLS = 16,  // Change to 14 for Z7020
    // ...
)
```

### Changing Block Size

Edit `rtl/control/bsr_scheduler.sv`:
```systemverilog
localparam BLOCK_SIZE = 16;  // Must match N_ROWS/N_COLS
```

And update C++ packer:
```cpp
// hw/sim/cpp/include/bsr_packer.hpp
constexpr std::size_t BSR_BLOCK_SIZE = 16;  // Keep in sync
```
