Release 13.3 - par O.76xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Mon Sep 10 16:05:45 2012

All signals are completely routed.

WARNING:ParHelpers:361 - There are 9 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   btn<0>_IBUF
   btn<1>_IBUF
   btn<2>_IBUF
   btn<3>_IBUF
   clk_IBUF
   sw<4>_IBUF
   sw<5>_IBUF
   sw<6>_IBUF
   sw<7>_IBUF


