Analysis & Synthesis report for DE0_NANO
Fri Oct 12 16:32:10 2018
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Registers Packed Into Inferred Megafunctions
 12. Registers Added for RAM Pass-Through Logic
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:rom_rtl_0|altsyncram_gil1:auto_generated
 15. Source assignments for datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:rom_rtl_1|altsyncram_gil1:auto_generated
 16. Source assignments for imem:imem_0|altsyncram:rom_rtl_0|altsyncram_nk61:auto_generated
 17. Source assignments for dmem:dmem_0|altsyncram:mem_rtl_0|altsyncram_4tg1:auto_generated
 18. Parameter Settings for User Entity Instance: Top-level Entity: |processor_arm
 19. Parameter Settings for User Entity Instance: datapath:datapath_0
 20. Parameter Settings for User Entity Instance: datapath:datapath_0|fetch:fetch_0
 21. Parameter Settings for User Entity Instance: datapath:datapath_0|fetch:fetch_0|adder:dut_ADDER
 22. Parameter Settings for User Entity Instance: datapath:datapath_0|fetch:fetch_0|mux2:dut_MUX2
 23. Parameter Settings for User Entity Instance: datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR
 24. Parameter Settings for User Entity Instance: datapath:datapath_0|flopr:if_id_reg
 25. Parameter Settings for User Entity Instance: datapath:datapath_0|decode:decode_0
 26. Parameter Settings for User Entity Instance: datapath:datapath_0|decode:decode_0|mux2:mux2_0
 27. Parameter Settings for User Entity Instance: datapath:datapath_0|decode:decode_0|signext:signext_0
 28. Parameter Settings for User Entity Instance: datapath:datapath_0|flopr:id_exe_reg
 29. Parameter Settings for User Entity Instance: datapath:datapath_0|execute:execute_0
 30. Parameter Settings for User Entity Instance: datapath:datapath_0|execute:execute_0|sl2:dut_SL2
 31. Parameter Settings for User Entity Instance: datapath:datapath_0|execute:execute_0|adder:dut_ADDER
 32. Parameter Settings for User Entity Instance: datapath:datapath_0|execute:execute_0|mux2:dut_MUX2
 33. Parameter Settings for User Entity Instance: datapath:datapath_0|execute:execute_0|alu:dut_ALU
 34. Parameter Settings for User Entity Instance: datapath:datapath_0|flopr:exe_mem_reg
 35. Parameter Settings for User Entity Instance: datapath:datapath_0|flopr:mem_wb_reg
 36. Parameter Settings for User Entity Instance: datapath:datapath_0|writeback:writeback_0|mux2:mux2_4
 37. Parameter Settings for User Entity Instance: imem:imem_0
 38. Parameter Settings for User Entity Instance: dmem:dmem_0
 39. Parameter Settings for Inferred Entity Instance: datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:rom_rtl_0
 40. Parameter Settings for Inferred Entity Instance: datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:rom_rtl_1
 41. Parameter Settings for Inferred Entity Instance: imem:imem_0|altsyncram:rom_rtl_0
 42. Parameter Settings for Inferred Entity Instance: dmem:dmem_0|altsyncram:mem_rtl_0
 43. altsyncram Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "datapath:datapath_0|fetch:fetch_0|adder:dut_ADDER"
 45. Port Connectivity Checks: "datapath:datapath_0"
 46. Post-Synthesis Netlist Statistics for Top Partition
 47. Elapsed Time Per Partition
 48. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Oct 12 16:32:10 2018      ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                      ; DE0_NANO                                   ;
; Top-level Entity Name              ; processor_arm                              ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 1,100                                      ;
;     Total combinational functions  ; 863                                        ;
;     Dedicated logic registers      ; 475                                        ;
; Total registers                    ; 475                                        ;
; Total pins                         ; 196                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 10,240                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; processor_arm      ; DE0_NANO           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                               ;
+-------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                         ; Library ;
+-------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+
; components/writeback.vhd                  ; yes             ; User VHDL File                                        ; /home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/writeback.vhd                  ;         ;
; components/sl2.vhd                        ; yes             ; User VHDL File                                        ; /home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/sl2.vhd                        ;         ;
; components/signext.vhd                    ; yes             ; User VHDL File                                        ; /home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/signext.vhd                    ;         ;
; components/regfile.vhd                    ; yes             ; User VHDL File                                        ; /home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/regfile.vhd                    ;         ;
; components/mux2.vhd                       ; yes             ; User VHDL File                                        ; /home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/mux2.vhd                       ;         ;
; components/memory.vhd                     ; yes             ; User VHDL File                                        ; /home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/memory.vhd                     ;         ;
; components/maindec.vhd                    ; yes             ; User VHDL File                                        ; /home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/maindec.vhd                    ;         ;
; components/imem.vhd                       ; yes             ; User VHDL File                                        ; /home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/imem.vhd                       ;         ;
; components/flopr.vhd                      ; yes             ; User VHDL File                                        ; /home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/flopr.vhd                      ;         ;
; components/fetch.vhd                      ; yes             ; User VHDL File                                        ; /home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/fetch.vhd                      ;         ;
; components/execute.vhd                    ; yes             ; User VHDL File                                        ; /home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/execute.vhd                    ;         ;
; components/dmem.vhd                       ; yes             ; User VHDL File                                        ; /home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/dmem.vhd                       ;         ;
; components/decode.vhd                     ; yes             ; User VHDL File                                        ; /home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/decode.vhd                     ;         ;
; components/datapath.vhd                   ; yes             ; User VHDL File                                        ; /home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/datapath.vhd                   ;         ;
; components/controller.vhd                 ; yes             ; User VHDL File                                        ; /home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/controller.vhd                 ;         ;
; components/aludec.vhd                     ; yes             ; User VHDL File                                        ; /home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/aludec.vhd                     ;         ;
; components/alu.vhd                        ; yes             ; User VHDL File                                        ; /home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/alu.vhd                        ;         ;
; components/adder.vhd                      ; yes             ; User VHDL File                                        ; /home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/adder.vhd                      ;         ;
; components/processor_arm.vhd              ; yes             ; User VHDL File                                        ; /home/flecox/arqutectura/lab2/DE0_NANO_ARM/components/processor_arm.vhd              ;         ;
; altsyncram.tdf                            ; yes             ; Megafunction                                          ; /home/flecox/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf              ;         ;
; stratix_ram_block.inc                     ; yes             ; Megafunction                                          ; /home/flecox/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc       ;         ;
; lpm_mux.inc                               ; yes             ; Megafunction                                          ; /home/flecox/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc                 ;         ;
; lpm_decode.inc                            ; yes             ; Megafunction                                          ; /home/flecox/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc              ;         ;
; aglobal141.inc                            ; yes             ; Megafunction                                          ; /home/flecox/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc              ;         ;
; a_rdenreg.inc                             ; yes             ; Megafunction                                          ; /home/flecox/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc               ;         ;
; altrom.inc                                ; yes             ; Megafunction                                          ; /home/flecox/altera/14.1/quartus/libraries/megafunctions/altrom.inc                  ;         ;
; altram.inc                                ; yes             ; Megafunction                                          ; /home/flecox/altera/14.1/quartus/libraries/megafunctions/altram.inc                  ;         ;
; altdpram.inc                              ; yes             ; Megafunction                                          ; /home/flecox/altera/14.1/quartus/libraries/megafunctions/altdpram.inc                ;         ;
; db/altsyncram_gil1.tdf                    ; yes             ; Auto-Generated Megafunction                           ; /home/flecox/arqutectura/lab2/DE0_NANO_ARM/db/altsyncram_gil1.tdf                    ;         ;
; db/DE0_NANO.ram0_regfile_4c9f4da2.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/flecox/arqutectura/lab2/DE0_NANO_ARM/db/DE0_NANO.ram0_regfile_4c9f4da2.hdl.mif ;         ;
; db/altsyncram_nk61.tdf                    ; yes             ; Auto-Generated Megafunction                           ; /home/flecox/arqutectura/lab2/DE0_NANO_ARM/db/altsyncram_nk61.tdf                    ;         ;
; db/DE0_NANO.ram0_imem_a61fe730.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/flecox/arqutectura/lab2/DE0_NANO_ARM/db/DE0_NANO.ram0_imem_a61fe730.hdl.mif    ;         ;
; db/altsyncram_4tg1.tdf                    ; yes             ; Auto-Generated Megafunction                           ; /home/flecox/arqutectura/lab2/DE0_NANO_ARM/db/altsyncram_4tg1.tdf                    ;         ;
+-------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,100     ;
;                                             ;           ;
; Total combinational functions               ; 863       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 403       ;
;     -- 3 input functions                    ; 240       ;
;     -- <=2 input functions                  ; 220       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 789       ;
;     -- arithmetic mode                      ; 74        ;
;                                             ;           ;
; Total registers                             ; 475       ;
;     -- Dedicated logic registers            ; 475       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 196       ;
; Total memory bits                           ; 10240     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 699       ;
; Total fan-out                               ; 7498      ;
; Average fan-out                             ; 3.84      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                      ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
; |processor_arm                                  ; 863 (0)           ; 475 (0)      ; 10240       ; 0            ; 0       ; 0         ; 196  ; 0            ; |processor_arm                                                                                                           ; work         ;
;    |controller:controller_0|                    ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|controller:controller_0                                                                                   ; work         ;
;       |aludec:aludec_0|                         ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|controller:controller_0|aludec:aludec_0                                                                   ; work         ;
;       |maindec:maindec_0|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|controller:controller_0|maindec:maindec_0                                                                 ; work         ;
;    |datapath:datapath_0|                        ; 828 (0)           ; 332 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:datapath_0                                                                                       ; work         ;
;       |decode:decode_0|                         ; 171 (0)           ; 2 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:datapath_0|decode:decode_0                                                                       ; work         ;
;          |mux2:mux2_0|                          ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:datapath_0|decode:decode_0|mux2:mux2_0                                                           ; work         ;
;          |regfile:regfile_0|                    ; 130 (130)         ; 2 (2)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:datapath_0|decode:decode_0|regfile:regfile_0                                                     ; work         ;
;             |altsyncram:rom_rtl_0|              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:rom_rtl_0                                ; work         ;
;                |altsyncram_gil1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:rom_rtl_0|altsyncram_gil1:auto_generated ; work         ;
;             |altsyncram:rom_rtl_1|              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:rom_rtl_1                                ; work         ;
;                |altsyncram_gil1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:rom_rtl_1|altsyncram_gil1:auto_generated ; work         ;
;          |signext:signext_0|                    ; 36 (36)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:datapath_0|decode:decode_0|signext:signext_0                                                     ; work         ;
;       |execute:execute_0|                       ; 516 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:datapath_0|execute:execute_0                                                                     ; work         ;
;          |alu:dut_ALU|                          ; 452 (452)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:datapath_0|execute:execute_0|alu:dut_ALU                                                         ; work         ;
;          |mux2:dut_MUX2|                        ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:datapath_0|execute:execute_0|mux2:dut_MUX2                                                       ; work         ;
;       |fetch:fetch_0|                           ; 6 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:datapath_0|fetch:fetch_0                                                                         ; work         ;
;          |flopr:dut_FLOPR|                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR                                                         ; work         ;
;       |flopr:exe_mem_reg|                       ; 6 (6)             ; 144 (144)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:datapath_0|flopr:exe_mem_reg                                                                     ; work         ;
;       |flopr:id_exe_reg|                        ; 0 (0)             ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:datapath_0|flopr:id_exe_reg                                                                      ; work         ;
;       |flopr:if_id_reg|                         ; 0 (0)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:datapath_0|flopr:if_id_reg                                                                       ; work         ;
;       |flopr:mem_wb_reg|                        ; 64 (64)           ; 135 (135)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:datapath_0|flopr:mem_wb_reg                                                                      ; work         ;
;       |memory:memory_0|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:datapath_0|memory:memory_0                                                                       ; work         ;
;       |writeback:writeback_0|                   ; 64 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:datapath_0|writeback:writeback_0                                                                 ; work         ;
;          |mux2:mux2_4|                          ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|datapath:datapath_0|writeback:writeback_0|mux2:mux2_4                                                     ; work         ;
;    |dmem:dmem_0|                                ; 6 (6)             ; 142 (142)    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|dmem:dmem_0                                                                                               ; work         ;
;       |altsyncram:mem_rtl_0|                    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|dmem:dmem_0|altsyncram:mem_rtl_0                                                                          ; work         ;
;          |altsyncram_4tg1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|dmem:dmem_0|altsyncram:mem_rtl_0|altsyncram_4tg1:auto_generated                                           ; work         ;
;    |imem:imem_0|                                ; 11 (11)           ; 1 (1)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|imem:imem_0                                                                                               ; work         ;
;       |altsyncram:rom_rtl_0|                    ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|imem:imem_0|altsyncram:rom_rtl_0                                                                          ; work         ;
;          |altsyncram_nk61:auto_generated|       ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |processor_arm|imem:imem_0|altsyncram:rom_rtl_0|altsyncram_nk61:auto_generated                                           ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------+
; Name                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                       ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------+
; datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:rom_rtl_0|altsyncram_gil1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 64           ; 32           ; 64           ; 2048 ; db/DE0_NANO.ram0_regfile_4c9f4da2.hdl.mif ;
; datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:rom_rtl_1|altsyncram_gil1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 64           ; 32           ; 64           ; 2048 ; db/DE0_NANO.ram0_regfile_4c9f4da2.hdl.mif ;
; dmem:dmem_0|altsyncram:mem_rtl_0|altsyncram_4tg1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 64           ; 64           ; 64           ; 64           ; 4096 ; None                                      ;
; imem:imem_0|altsyncram:rom_rtl_0|altsyncram_nk61:auto_generated|ALTSYNCRAM                                           ; AUTO ; ROM              ; 64           ; 32           ; --           ; --           ; 2048 ; db/DE0_NANO.ram0_imem_a61fe730.hdl.mif    ;
+----------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                              ;
+------------------------------------------------------------+--------------------------------------------------------------------+
; Register name                                              ; Reason for Removal                                                 ;
+------------------------------------------------------------+--------------------------------------------------------------------+
; datapath:datapath_0|flopr:id_exe_reg|q[152..196]           ; Merged with datapath:datapath_0|flopr:id_exe_reg|q[151]            ;
; datapath:datapath_0|flopr:exe_mem_reg|q[201]               ; Merged with datapath:datapath_0|flopr:exe_mem_reg|q[198]           ;
; datapath:datapath_0|flopr:id_exe_reg|q[264]                ; Merged with datapath:datapath_0|flopr:id_exe_reg|q[261]            ;
; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[1]     ; Merged with datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[0] ;
; datapath:datapath_0|flopr:exe_mem_reg|q[135]               ; Merged with datapath:datapath_0|flopr:exe_mem_reg|q[134]           ;
; datapath:datapath_0|flopr:id_exe_reg|q[198]                ; Merged with datapath:datapath_0|flopr:id_exe_reg|q[197]            ;
; datapath:datapath_0|flopr:if_id_reg|q[33]                  ; Merged with datapath:datapath_0|flopr:if_id_reg|q[32]              ;
; datapath:datapath_0|flopr:if_id_reg|q[32]                  ; Stuck at GND due to stuck port data_in                             ;
; datapath:datapath_0|flopr:id_exe_reg|q[197]                ; Stuck at GND due to stuck port data_in                             ;
; datapath:datapath_0|flopr:exe_mem_reg|q[134]               ; Stuck at GND due to stuck port data_in                             ;
; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[0]     ; Stuck at GND due to stuck port data_in                             ;
; datapath:datapath_0|flopr:id_exe_reg|q[205..260]           ; Lost fanout                                                        ;
; datapath:datapath_0|flopr:if_id_reg|q[40..95]              ; Lost fanout                                                        ;
; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[8..63] ; Lost fanout                                                        ;
; Total Number of Removed Registers = 223                    ;                                                                    ;
+------------------------------------------------------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                       ;
+---------------------------------------------+---------------------------+---------------------------------------------------------+
; Register name                               ; Reason for Removal        ; Registers Removed due to This Register                  ;
+---------------------------------------------+---------------------------+---------------------------------------------------------+
; datapath:datapath_0|flopr:if_id_reg|q[32]   ; Stuck at GND              ; datapath:datapath_0|flopr:id_exe_reg|q[197],            ;
;                                             ; due to stuck port data_in ; datapath:datapath_0|flopr:exe_mem_reg|q[134],           ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[0]  ;
; datapath:datapath_0|flopr:id_exe_reg|q[247] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[82],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[50] ;
; datapath:datapath_0|flopr:id_exe_reg|q[234] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[69],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[37] ;
; datapath:datapath_0|flopr:id_exe_reg|q[235] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[70],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[38] ;
; datapath:datapath_0|flopr:id_exe_reg|q[236] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[71],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[39] ;
; datapath:datapath_0|flopr:id_exe_reg|q[237] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[72],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[40] ;
; datapath:datapath_0|flopr:id_exe_reg|q[238] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[73],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[41] ;
; datapath:datapath_0|flopr:id_exe_reg|q[239] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[74],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[42] ;
; datapath:datapath_0|flopr:id_exe_reg|q[240] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[75],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[43] ;
; datapath:datapath_0|flopr:id_exe_reg|q[241] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[76],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[44] ;
; datapath:datapath_0|flopr:id_exe_reg|q[242] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[77],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[45] ;
; datapath:datapath_0|flopr:id_exe_reg|q[243] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[78],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[46] ;
; datapath:datapath_0|flopr:id_exe_reg|q[244] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[79],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[47] ;
; datapath:datapath_0|flopr:id_exe_reg|q[245] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[80],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[48] ;
; datapath:datapath_0|flopr:id_exe_reg|q[246] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[81],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[49] ;
; datapath:datapath_0|flopr:id_exe_reg|q[232] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[67],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[35] ;
; datapath:datapath_0|flopr:id_exe_reg|q[248] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[83],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[51] ;
; datapath:datapath_0|flopr:id_exe_reg|q[249] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[84],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[52] ;
; datapath:datapath_0|flopr:id_exe_reg|q[250] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[85],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[53] ;
; datapath:datapath_0|flopr:id_exe_reg|q[251] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[86],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[54] ;
; datapath:datapath_0|flopr:id_exe_reg|q[252] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[87],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[55] ;
; datapath:datapath_0|flopr:id_exe_reg|q[253] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[88],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[56] ;
; datapath:datapath_0|flopr:id_exe_reg|q[254] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[89],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[57] ;
; datapath:datapath_0|flopr:id_exe_reg|q[255] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[90],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[58] ;
; datapath:datapath_0|flopr:id_exe_reg|q[256] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[91],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[59] ;
; datapath:datapath_0|flopr:id_exe_reg|q[257] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[92],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[60] ;
; datapath:datapath_0|flopr:id_exe_reg|q[258] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[93],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[61] ;
; datapath:datapath_0|flopr:id_exe_reg|q[259] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[94],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[62] ;
; datapath:datapath_0|flopr:id_exe_reg|q[260] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[95],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[63] ;
; datapath:datapath_0|flopr:id_exe_reg|q[218] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[53],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[21] ;
; datapath:datapath_0|flopr:id_exe_reg|q[205] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[40],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[8]  ;
; datapath:datapath_0|flopr:id_exe_reg|q[206] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[41],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[9]  ;
; datapath:datapath_0|flopr:id_exe_reg|q[207] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[42],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[10] ;
; datapath:datapath_0|flopr:id_exe_reg|q[208] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[43],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[11] ;
; datapath:datapath_0|flopr:id_exe_reg|q[209] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[44],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[12] ;
; datapath:datapath_0|flopr:id_exe_reg|q[210] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[45],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[13] ;
; datapath:datapath_0|flopr:id_exe_reg|q[211] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[46],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[14] ;
; datapath:datapath_0|flopr:id_exe_reg|q[212] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[47],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[15] ;
; datapath:datapath_0|flopr:id_exe_reg|q[213] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[48],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[16] ;
; datapath:datapath_0|flopr:id_exe_reg|q[214] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[49],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[17] ;
; datapath:datapath_0|flopr:id_exe_reg|q[215] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[50],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[18] ;
; datapath:datapath_0|flopr:id_exe_reg|q[216] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[51],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[19] ;
; datapath:datapath_0|flopr:id_exe_reg|q[217] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[52],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[20] ;
; datapath:datapath_0|flopr:id_exe_reg|q[233] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[68],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[36] ;
; datapath:datapath_0|flopr:id_exe_reg|q[219] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[54],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[22] ;
; datapath:datapath_0|flopr:id_exe_reg|q[220] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[55],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[23] ;
; datapath:datapath_0|flopr:id_exe_reg|q[221] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[56],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[24] ;
; datapath:datapath_0|flopr:id_exe_reg|q[222] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[57],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[25] ;
; datapath:datapath_0|flopr:id_exe_reg|q[223] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[58],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[26] ;
; datapath:datapath_0|flopr:id_exe_reg|q[224] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[59],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[27] ;
; datapath:datapath_0|flopr:id_exe_reg|q[225] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[60],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[28] ;
; datapath:datapath_0|flopr:id_exe_reg|q[226] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[61],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[29] ;
; datapath:datapath_0|flopr:id_exe_reg|q[227] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[62],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[30] ;
; datapath:datapath_0|flopr:id_exe_reg|q[228] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[63],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[31] ;
; datapath:datapath_0|flopr:id_exe_reg|q[229] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[64],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[32] ;
; datapath:datapath_0|flopr:id_exe_reg|q[230] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[65],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[33] ;
; datapath:datapath_0|flopr:id_exe_reg|q[231] ; Lost Fanouts              ; datapath:datapath_0|flopr:if_id_reg|q[66],              ;
;                                             ;                           ; datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR|q[34] ;
+---------------------------------------------+---------------------------+---------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 475   ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 70    ;
; Number of registers using Asynchronous Clear ; 340   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 64    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                             ;
+-------------------------------------------------+-----------------------------------------------------------------+------+
; Register Name                                   ; Megafunction                                                    ; Type ;
+-------------------------------------------------+-----------------------------------------------------------------+------+
; datapath:datapath_0|flopr:id_exe_reg|q[69..132] ; datapath:datapath_0|decode:decode_0|regfile:regfile_0|rom_rtl_0 ; RAM  ;
; datapath:datapath_0|flopr:id_exe_reg|q[5..68]   ; datapath:datapath_0|decode:decode_0|regfile:regfile_0|rom_rtl_1 ; RAM  ;
; datapath:datapath_0|flopr:if_id_reg|q[0..31]    ; imem:imem_0|rom_rtl_0                                           ; RAM  ;
; dmem:dmem_0|mem[0..63][0..63]                   ; dmem:dmem_0|mem_rtl_0                                           ; RAM  ;
+-------------------------------------------------+-----------------------------------------------------------------+------+


+----------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic               ;
+----------------------------------+-----------------------+
; Register Name                    ; RAM Name              ;
+----------------------------------+-----------------------+
; dmem:dmem_0|mem_rtl_0_bypass[0]  ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[1]  ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[2]  ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[3]  ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[4]  ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[5]  ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[6]  ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[7]  ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[8]  ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[9]  ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[10] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[11] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[12] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[13] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[14] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[15] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[16] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[17] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[18] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[19] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[20] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[21] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[22] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[23] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[24] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[25] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[26] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[27] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[28] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[29] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[30] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[31] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[32] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[33] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[34] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[35] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[36] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[37] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[38] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[39] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[40] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[41] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[42] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[43] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[44] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[45] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[46] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[47] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[48] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[49] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[50] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[51] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[52] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[53] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[54] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[55] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[56] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[57] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[58] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[59] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[60] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[61] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[62] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[63] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[64] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[65] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[66] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[67] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[68] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[69] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[70] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[71] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[72] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[73] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[74] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[75] ; dmem:dmem_0|mem_rtl_0 ;
; dmem:dmem_0|mem_rtl_0_bypass[76] ; dmem:dmem_0|mem_rtl_0 ;
+----------------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |processor_arm|datapath:datapath_0|flopr:id_exe_reg|q[263]             ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |processor_arm|datapath:datapath_0|flopr:id_exe_reg|q[151]             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |processor_arm|datapath:datapath_0|flopr:id_exe_reg|q[133]             ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |processor_arm|datapath:datapath_0|flopr:mem_wb_reg|q[49]              ;
; 12:1               ; 64 bits   ; 512 LEs       ; 256 LEs              ; 256 LEs                ; No         ; |processor_arm|datapath:datapath_0|execute:execute_0|alu:dut_ALU|Mux19 ;
; 1:1                ; 64 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |processor_arm|datapath:datapath_0|execute:execute_0|alu:dut_ALU|Add0  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:rom_rtl_0|altsyncram_gil1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:rom_rtl_1|altsyncram_gil1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for imem:imem_0|altsyncram:rom_rtl_0|altsyncram_nk61:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for dmem:dmem_0|altsyncram:mem_rtl_0|altsyncram_4tg1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------+
; Assignment                      ; Value              ; From ; To                       ;
+---------------------------------+--------------------+------+--------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                        ;
+---------------------------------+--------------------+------+--------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |processor_arm ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; N              ; 64    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_0 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; n              ; 64    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_0|fetch:fetch_0 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; n              ; 64    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_0|fetch:fetch_0|adder:dut_ADDER ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 64    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_0|fetch:fetch_0|mux2:dut_MUX2 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; n              ; 64    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 64    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_0|flopr:if_id_reg ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 96    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_0|decode:decode_0 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; n              ; 64    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_0|decode:decode_0|mux2:mux2_0 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; n              ; 5     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_0|decode:decode_0|signext:signext_0 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 64    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_0|flopr:id_exe_reg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 271   ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_0|execute:execute_0 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 64    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_0|execute:execute_0|sl2:dut_SL2 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 64    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_0|execute:execute_0|adder:dut_ADDER ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 64    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_0|execute:execute_0|mux2:dut_MUX2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 64    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_0|execute:execute_0|alu:dut_ALU ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; n              ; 64    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_0|flopr:exe_mem_reg ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 203   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_0|flopr:mem_wb_reg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; n              ; 135   ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_0|writeback:writeback_0|mux2:mux2_4 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; n              ; 64    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: imem:imem_0 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: dmem:dmem_0 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; width          ; 64    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:rom_rtl_0 ;
+------------------------------------+-------------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                       ;
+------------------------------------+-------------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT                                 ; Untyped                                    ;
; WIDTH_A                            ; 64                                        ; Untyped                                    ;
; WIDTHAD_A                          ; 5                                         ; Untyped                                    ;
; NUMWORDS_A                         ; 32                                        ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                    ;
; WIDTH_B                            ; 64                                        ; Untyped                                    ;
; WIDTHAD_B                          ; 5                                         ; Untyped                                    ;
; NUMWORDS_B                         ; 32                                        ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0                                    ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                    ;
; INIT_FILE                          ; db/DE0_NANO.ram0_regfile_4c9f4da2.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_gil1                           ; Untyped                                    ;
+------------------------------------+-------------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:rom_rtl_1 ;
+------------------------------------+-------------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                       ;
+------------------------------------+-------------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT                                 ; Untyped                                    ;
; WIDTH_A                            ; 64                                        ; Untyped                                    ;
; WIDTHAD_A                          ; 5                                         ; Untyped                                    ;
; NUMWORDS_A                         ; 32                                        ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                              ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                    ;
; WIDTH_B                            ; 64                                        ; Untyped                                    ;
; WIDTHAD_B                          ; 5                                         ; Untyped                                    ;
; NUMWORDS_B                         ; 32                                        ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0                                    ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                      ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                    ;
; INIT_FILE                          ; db/DE0_NANO.ram0_regfile_4c9f4da2.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                    ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_gil1                           ; Untyped                                    ;
+------------------------------------+-------------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: imem:imem_0|altsyncram:rom_rtl_0            ;
+------------------------------------+----------------------------------------+----------------+
; Parameter Name                     ; Value                                  ; Type           ;
+------------------------------------+----------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped        ;
; OPERATION_MODE                     ; ROM                                    ; Untyped        ;
; WIDTH_A                            ; 32                                     ; Untyped        ;
; WIDTHAD_A                          ; 6                                      ; Untyped        ;
; NUMWORDS_A                         ; 64                                     ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped        ;
; WIDTH_B                            ; 1                                      ; Untyped        ;
; WIDTHAD_B                          ; 1                                      ; Untyped        ;
; NUMWORDS_B                         ; 1                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped        ;
; INIT_FILE                          ; db/DE0_NANO.ram0_imem_a61fe730.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_nk61                        ; Untyped        ;
+------------------------------------+----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dmem:dmem_0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped               ;
; WIDTH_A                            ; 64                   ; Untyped               ;
; WIDTHAD_A                          ; 6                    ; Untyped               ;
; NUMWORDS_A                         ; 64                   ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 64                   ; Untyped               ;
; WIDTHAD_B                          ; 6                    ; Untyped               ;
; NUMWORDS_B                         ; 64                   ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; UNUSED               ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_4tg1      ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                       ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Name                                      ; Value                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                          ;
; Entity Instance                           ; datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                  ;
;     -- WIDTH_A                            ; 64                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 64                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                   ;
; Entity Instance                           ; datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:rom_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                  ;
;     -- WIDTH_A                            ; 64                                                                         ;
;     -- NUMWORDS_A                         ; 32                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 64                                                                         ;
;     -- NUMWORDS_B                         ; 32                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                   ;
; Entity Instance                           ; imem:imem_0|altsyncram:rom_rtl_0                                           ;
;     -- OPERATION_MODE                     ; ROM                                                                        ;
;     -- WIDTH_A                            ; 32                                                                         ;
;     -- NUMWORDS_A                         ; 64                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 1                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; dmem:dmem_0|altsyncram:mem_rtl_0                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                  ;
;     -- WIDTH_A                            ; 64                                                                         ;
;     -- NUMWORDS_A                         ; 64                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 64                                                                         ;
;     -- NUMWORDS_B                         ; 64                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|fetch:fetch_0|adder:dut_ADDER" ;
+----------+-------+----------+-------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                         ;
+----------+-------+----------+-------------------------------------------------+
; b[63..3] ; Input ; Info     ; Stuck at GND                                    ;
; b[1..0]  ; Input ; Info     ; Stuck at GND                                    ;
; b[2]     ; Input ; Info     ; Stuck at VCC                                    ;
+----------+-------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0"                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; im_addr[63..8]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; im_addr[1..0]          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instruction_out[20..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 196                         ;
; cycloneiii_ff         ; 475                         ;
;     CLR               ; 270                         ;
;     CLR SCLR SLD      ; 64                          ;
;     CLR SLD           ; 6                           ;
;     ENA               ; 64                          ;
;     plain             ; 71                          ;
; cycloneiii_lcell_comb ; 864                         ;
;     arith             ; 74                          ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 68                          ;
;     normal            ; 790                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 213                         ;
;         3 data inputs ; 172                         ;
;         4 data inputs ; 403                         ;
; cycloneiii_ram_block  ; 224                         ;
;                       ;                             ;
; Max LUT depth         ; 16.60                       ;
; Average LUT depth     ; 7.18                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Fri Oct 12 16:31:32 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file testbenchs/processor_arm_tb.vhd
    Info (12022): Found design unit 1: processor_arm_tb-Behavior
    Info (12023): Found entity 1: processor_arm_tb
Info (12021): Found 2 design units, including 1 entities, in source file components/writeback.vhd
    Info (12022): Found design unit 1: writeback-behav
    Info (12023): Found entity 1: writeback
Info (12021): Found 2 design units, including 1 entities, in source file components/sl2.vhd
    Info (12022): Found design unit 1: sl2-Behavior
    Info (12023): Found entity 1: sl2
Info (12021): Found 2 design units, including 1 entities, in source file components/signext.vhd
    Info (12022): Found design unit 1: signext-synth
    Info (12023): Found entity 1: signext
Info (12021): Found 2 design units, including 1 entities, in source file components/regfile.vhd
    Info (12022): Found design unit 1: regfile-rtl
    Info (12023): Found entity 1: regfile
Info (12021): Found 2 design units, including 1 entities, in source file components/mux2.vhd
    Info (12022): Found design unit 1: mux2-synth
    Info (12023): Found entity 1: mux2
Info (12021): Found 2 design units, including 1 entities, in source file components/memory.vhd
    Info (12022): Found design unit 1: memory-behav
    Info (12023): Found entity 1: memory
Info (12021): Found 2 design units, including 1 entities, in source file components/maindec.vhd
    Info (12022): Found design unit 1: maindec-behaviour
    Info (12023): Found entity 1: maindec
Info (12021): Found 2 design units, including 1 entities, in source file components/imem.vhd
    Info (12022): Found design unit 1: imem-rtl
    Info (12023): Found entity 1: imem
Info (12021): Found 2 design units, including 1 entities, in source file components/flopr.vhd
    Info (12022): Found design unit 1: flopr-flipflop_n
    Info (12023): Found entity 1: flopr
Info (12021): Found 2 design units, including 1 entities, in source file components/fetch.vhd
    Info (12022): Found design unit 1: fetch-behaviour
    Info (12023): Found entity 1: fetch
Info (12021): Found 2 design units, including 1 entities, in source file components/execute.vhd
    Info (12022): Found design unit 1: execute-behaviour
    Info (12023): Found entity 1: execute
Info (12021): Found 2 design units, including 1 entities, in source file components/dmem.vhd
    Info (12022): Found design unit 1: dmem-behave
    Info (12023): Found entity 1: dmem
Info (12021): Found 2 design units, including 1 entities, in source file components/decode.vhd
    Info (12022): Found design unit 1: decode-behav
    Info (12023): Found entity 1: decode
Info (12021): Found 2 design units, including 1 entities, in source file components/datapath.vhd
    Info (12022): Found design unit 1: datapath-behav
    Info (12023): Found entity 1: datapath
Info (12021): Found 2 design units, including 1 entities, in source file components/controller.vhd
    Info (12022): Found design unit 1: controller-cont
    Info (12023): Found entity 1: controller
Info (12021): Found 2 design units, including 1 entities, in source file components/aludec.vhd
    Info (12022): Found design unit 1: aludec-behavior
    Info (12023): Found entity 1: aludec
Info (12021): Found 2 design units, including 1 entities, in source file components/alu.vhd
    Info (12022): Found design unit 1: alu-synth
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file components/adder.vhd
    Info (12022): Found design unit 1: adder-Behavior
    Info (12023): Found entity 1: adder
Info (12021): Found 2 design units, including 1 entities, in source file DE0_NANO_arm.vhd
    Info (12022): Found design unit 1: DE0_NANO_arm-arch
    Info (12023): Found entity 1: DE0_NANO_arm
Info (12021): Found 2 design units, including 1 entities, in source file testbenchs/DE0_NANO_arm_tb.vhd
    Info (12022): Found design unit 1: DE0_NANO_arm_tb-Behavior
    Info (12023): Found entity 1: DE0_NANO_arm_tb
Info (12021): Found 2 design units, including 1 entities, in source file components/processor_arm.vhd
    Info (12022): Found design unit 1: processor_arm-behav
    Info (12023): Found entity 1: processor_arm
Info (12021): Found 2 design units, including 1 entities, in source file components/clkDiv.vhd
    Info (12022): Found design unit 1: clkDiv-rtl
    Info (12023): Found entity 1: clkDiv
Info (12127): Elaborating entity "processor_arm" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at processor_arm.vhd(11): used implicit default value for signal "read_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:datapath_0"
Info (12128): Elaborating entity "fetch" for hierarchy "datapath:datapath_0|fetch:fetch_0"
Info (12128): Elaborating entity "adder" for hierarchy "datapath:datapath_0|fetch:fetch_0|adder:dut_ADDER"
Info (12128): Elaborating entity "mux2" for hierarchy "datapath:datapath_0|fetch:fetch_0|mux2:dut_MUX2"
Info (12128): Elaborating entity "flopr" for hierarchy "datapath:datapath_0|fetch:fetch_0|flopr:dut_FLOPR"
Info (12128): Elaborating entity "flopr" for hierarchy "datapath:datapath_0|flopr:if_id_reg"
Info (12128): Elaborating entity "decode" for hierarchy "datapath:datapath_0|decode:decode_0"
Info (12128): Elaborating entity "mux2" for hierarchy "datapath:datapath_0|decode:decode_0|mux2:mux2_0"
Info (12128): Elaborating entity "regfile" for hierarchy "datapath:datapath_0|decode:decode_0|regfile:regfile_0"
Info (12128): Elaborating entity "signext" for hierarchy "datapath:datapath_0|decode:decode_0|signext:signext_0"
Info (12128): Elaborating entity "flopr" for hierarchy "datapath:datapath_0|flopr:id_exe_reg"
Info (12128): Elaborating entity "execute" for hierarchy "datapath:datapath_0|execute:execute_0"
Info (12128): Elaborating entity "sl2" for hierarchy "datapath:datapath_0|execute:execute_0|sl2:dut_SL2"
Info (12128): Elaborating entity "alu" for hierarchy "datapath:datapath_0|execute:execute_0|alu:dut_ALU"
Info (12128): Elaborating entity "flopr" for hierarchy "datapath:datapath_0|flopr:exe_mem_reg"
Info (12128): Elaborating entity "memory" for hierarchy "datapath:datapath_0|memory:memory_0"
Info (12128): Elaborating entity "flopr" for hierarchy "datapath:datapath_0|flopr:mem_wb_reg"
Info (12128): Elaborating entity "writeback" for hierarchy "datapath:datapath_0|writeback:writeback_0"
Info (12128): Elaborating entity "controller" for hierarchy "controller:controller_0"
Info (12128): Elaborating entity "maindec" for hierarchy "controller:controller_0|maindec:maindec_0"
Info (12128): Elaborating entity "aludec" for hierarchy "controller:controller_0|aludec:aludec_0"
Info (12128): Elaborating entity "imem" for hierarchy "imem:imem_0"
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:dmem_0"
Warning (276020): Inferred RAM node "dmem:dmem_0|mem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapath:datapath_0|decode:decode_0|regfile:regfile_0|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 64
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 64
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/DE0_NANO.ram0_regfile_4c9f4da2.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapath:datapath_0|decode:decode_0|regfile:regfile_0|rom_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 64
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 64
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/DE0_NANO.ram0_regfile_4c9f4da2.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "imem:imem_0|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/DE0_NANO.ram0_imem_a61fe730.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dmem:dmem_0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 64
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 64
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "datapath:datapath_0|decode:decode_0|regfile:regfile_0|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "64"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "64"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/DE0_NANO.ram0_regfile_4c9f4da2.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gil1.tdf
    Info (12023): Found entity 1: altsyncram_gil1
Info (12130): Elaborated megafunction instantiation "imem:imem_0|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "imem:imem_0|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/DE0_NANO.ram0_imem_a61fe730.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nk61.tdf
    Info (12023): Found entity 1: altsyncram_nk61
Info (12130): Elaborated megafunction instantiation "dmem:dmem_0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "dmem:dmem_0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "64"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "64"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4tg1.tdf
    Info (12023): Found entity 1: altsyncram_4tg1
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "read_data[0]" is stuck at GND
    Warning (13410): Pin "read_data[1]" is stuck at GND
    Warning (13410): Pin "read_data[2]" is stuck at GND
    Warning (13410): Pin "read_data[3]" is stuck at GND
    Warning (13410): Pin "read_data[4]" is stuck at GND
    Warning (13410): Pin "read_data[5]" is stuck at GND
    Warning (13410): Pin "read_data[6]" is stuck at GND
    Warning (13410): Pin "read_data[7]" is stuck at GND
    Warning (13410): Pin "read_data[8]" is stuck at GND
    Warning (13410): Pin "read_data[9]" is stuck at GND
    Warning (13410): Pin "read_data[10]" is stuck at GND
    Warning (13410): Pin "read_data[11]" is stuck at GND
    Warning (13410): Pin "read_data[12]" is stuck at GND
    Warning (13410): Pin "read_data[13]" is stuck at GND
    Warning (13410): Pin "read_data[14]" is stuck at GND
    Warning (13410): Pin "read_data[15]" is stuck at GND
    Warning (13410): Pin "read_data[16]" is stuck at GND
    Warning (13410): Pin "read_data[17]" is stuck at GND
    Warning (13410): Pin "read_data[18]" is stuck at GND
    Warning (13410): Pin "read_data[19]" is stuck at GND
    Warning (13410): Pin "read_data[20]" is stuck at GND
    Warning (13410): Pin "read_data[21]" is stuck at GND
    Warning (13410): Pin "read_data[22]" is stuck at GND
    Warning (13410): Pin "read_data[23]" is stuck at GND
    Warning (13410): Pin "read_data[24]" is stuck at GND
    Warning (13410): Pin "read_data[25]" is stuck at GND
    Warning (13410): Pin "read_data[26]" is stuck at GND
    Warning (13410): Pin "read_data[27]" is stuck at GND
    Warning (13410): Pin "read_data[28]" is stuck at GND
    Warning (13410): Pin "read_data[29]" is stuck at GND
    Warning (13410): Pin "read_data[30]" is stuck at GND
    Warning (13410): Pin "read_data[31]" is stuck at GND
    Warning (13410): Pin "read_data[32]" is stuck at GND
    Warning (13410): Pin "read_data[33]" is stuck at GND
    Warning (13410): Pin "read_data[34]" is stuck at GND
    Warning (13410): Pin "read_data[35]" is stuck at GND
    Warning (13410): Pin "read_data[36]" is stuck at GND
    Warning (13410): Pin "read_data[37]" is stuck at GND
    Warning (13410): Pin "read_data[38]" is stuck at GND
    Warning (13410): Pin "read_data[39]" is stuck at GND
    Warning (13410): Pin "read_data[40]" is stuck at GND
    Warning (13410): Pin "read_data[41]" is stuck at GND
    Warning (13410): Pin "read_data[42]" is stuck at GND
    Warning (13410): Pin "read_data[43]" is stuck at GND
    Warning (13410): Pin "read_data[44]" is stuck at GND
    Warning (13410): Pin "read_data[45]" is stuck at GND
    Warning (13410): Pin "read_data[46]" is stuck at GND
    Warning (13410): Pin "read_data[47]" is stuck at GND
    Warning (13410): Pin "read_data[48]" is stuck at GND
    Warning (13410): Pin "read_data[49]" is stuck at GND
    Warning (13410): Pin "read_data[50]" is stuck at GND
    Warning (13410): Pin "read_data[51]" is stuck at GND
    Warning (13410): Pin "read_data[52]" is stuck at GND
    Warning (13410): Pin "read_data[53]" is stuck at GND
    Warning (13410): Pin "read_data[54]" is stuck at GND
    Warning (13410): Pin "read_data[55]" is stuck at GND
    Warning (13410): Pin "read_data[56]" is stuck at GND
    Warning (13410): Pin "read_data[57]" is stuck at GND
    Warning (13410): Pin "read_data[58]" is stuck at GND
    Warning (13410): Pin "read_data[59]" is stuck at GND
    Warning (13410): Pin "read_data[60]" is stuck at GND
    Warning (13410): Pin "read_data[61]" is stuck at GND
    Warning (13410): Pin "read_data[62]" is stuck at GND
    Warning (13410): Pin "read_data[63]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 168 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "dump"
Info (21057): Implemented 1584 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 193 output pins
    Info (21061): Implemented 1164 logic cells
    Info (21064): Implemented 224 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 1012 megabytes
    Info: Processing ended: Fri Oct 12 16:32:10 2018
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:00:25


