[{"name": "\u9673\u96f2\u6f6e", "email": "mikechen@ieee.org", "latestUpdate": "2021-02-03 09:54:07", "objective": "\u7531\u65bc VHDL \u548c Verilog \u90fd\u5ee3\u6cdb\u7528\u65bc\u6578\u4f4d\u7cfb\u7d71\u8a2d\u8a08\u4e2d\uff0c\u56e0\u6b64\u5c07\u5169\u7a2e\u8a2d\u8a08\u7d44\u5408\u5728\u4e00\u8d77\u800c\u4e0d\u662f\u5c07 Verilog \u4ee3\u78bc\u8f49\u63db\u70ba VHDL\uff0c\u6216\u8005\u662f\u5c07 VHDL \u4ee3\u78bc\u8f49\u63db\u70ba Verilog\uff0c\u5c07\u66f4\u80fd\u6709\u76ca\u65bc\u6578\u4f4d\u7cfb\u7d71\u7684\u8a2d\u8a08\u3002 \u672c\u8ab2\u7a0b\u4ecb\u7d39 Verilog \u8207 VHDL \u7684\u55ae\u7368\u8a2d\u8a08\u53ca\u6df7\u5408\u8edf\u9ad4\u7684\u8a2d\u8a08\u8207\u4f7f\u7528\u3002\u4f7f\u7528ModelSim, Quartus II \u7b49\u8edf\u9ad4\u53ca FPGA \u4f86\u8b49\u5be6\uff0c\u4e26\u4f7f\u7528 AD2 \u7684 Digital Pattern Generator \u548cL ogic Analyzer\u4f86\u505a\u786c\u9ad4\u6e2c\u8a66\u7684\u793a\u7bc4\u3002", "schedule": "1.\t2/25\t: Introduction to Digital System Design\r\n2.\t3/4: Design case with HDL Verilog and VHDL\r\n3.\t3/11: Data types with Verilog ad VHDL\r\n4.\t3/18: Concurrent codes in Verilog and VHDL \r\n5.\t3/25: Quiz 1\r\n6.\t4/1: Sequential codes in Verilog and VHDL\r\n7.\t4/8: Procedural assignment in Verilog and VHDL\r\n8.\t4/15: TestBench for Verilog and VHDL testing\r\n9.\t4/22: \u671f\u4e2d\u8003\u8a66\r\n10.\t4/29: Introduction to ModelSim Simulator\r\n11.\t5/6: Modeling styles in Verilog and VHDL\r\n12.\t5/13: FSM in Verilog and VHDL\r\n13.\t5/20: Quiz 2\r\n14.\t5/27: VHDL designs in Verilog\r\n15.\t6/3: Introduction to Quartus II Synthesis\r\n16.\t6/10: Introduction to FPGA testing AD2\r\n17.\t6/17: A complete Digital Design Example with FPGA\r\n18.\t6/24: \u671f\u672b\u8003\u8a66", "scorePolicy": "Homework          20%\r\nQuiz 2 \u6b21            20%\r\nMid term test      30%\r\nFinal test             30%", "materials": "HDL Programming Fundamentals VHDL and Verilog\r\n2006 / Nazeib M. Botros\r\nCircuit Design and Simulation with VHDL, second edition\r\n2010 / Volnei A. Pedroni\r\nVerilog HDL: A Guide to Digital Design and Synthesis, Second Edition\r\n2003 / Samir Palnitkar\r\niLAB-FPGA / 2016  \u9673\u96f2\u6f6e\r\n\u8b1b\u7fa9 (powerpoint and files \u540c\u5b78\u5728\u4e0a\u8ab2\u524d\u53ef\u4e0a\u7db2\u4e0b\u8f09)", "foreignLanguageTextbooks": true}]