;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 4/26/2014 4:20:29 AM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x1FFC2000  	536879100
0x0004	0x21250000  	8485
0x0008	0x21090000  	8457
0x000C	0x21090000  	8457
0x0010	0x21090000  	8457
0x0014	0x21090000  	8457
0x0018	0x21090000  	8457
0x001C	0x21090000  	8457
0x0020	0x21090000  	8457
0x0024	0x21090000  	8457
0x0028	0x21090000  	8457
0x002C	0x21090000  	8457
0x0030	0x21090000  	8457
0x0034	0x21090000  	8457
0x0038	0x21090000  	8457
0x003C	0x21090000  	8457
0x0040	0x21090000  	8457
0x0044	0x21090000  	8457
0x0048	0x21090000  	8457
0x004C	0x21090000  	8457
0x0050	0x21090000  	8457
0x0054	0x21090000  	8457
0x0058	0x21090000  	8457
0x005C	0x21090000  	8457
0x0060	0x21090000  	8457
0x0064	0x21090000  	8457
0x0068	0x21090000  	8457
0x006C	0x21090000  	8457
0x0070	0x21090000  	8457
0x0074	0x21090000  	8457
0x0078	0x21090000  	8457
0x007C	0x21090000  	8457
0x0080	0x21090000  	8457
0x0084	0x21090000  	8457
0x0088	0x21090000  	8457
0x008C	0x21090000  	8457
0x0090	0x21090000  	8457
0x0094	0x21090000  	8457
0x0098	0x21090000  	8457
0x009C	0x21090000  	8457
0x00A0	0x21090000  	8457
0x00A4	0x21090000  	8457
0x00A8	0x21090000  	8457
0x00AC	0x21090000  	8457
0x00B0	0x21090000  	8457
0x00B4	0x21090000  	8457
0x00B8	0x21090000  	8457
0x00BC	0x21090000  	8457
0x00C0	0x21090000  	8457
0x00C4	0x21090000  	8457
0x00C8	0x21090000  	8457
0x00CC	0x21090000  	8457
0x00D0	0x21090000  	8457
0x00D4	0x21090000  	8457
0x00D8	0x21090000  	8457
0x00DC	0x21090000  	8457
0x00E0	0x21090000  	8457
0x00E4	0x21090000  	8457
0x00E8	0x21090000  	8457
0x00EC	0x21090000  	8457
0x00F0	0x21090000  	8457
0x00F4	0x21090000  	8457
0x00F8	0x21090000  	8457
0x00FC	0x21090000  	8457
0x0100	0x21090000  	8457
0x0104	0x21090000  	8457
0x0108	0x21090000  	8457
0x010C	0x21090000  	8457
0x0110	0x21090000  	8457
0x0114	0x21090000  	8457
0x0118	0x21090000  	8457
0x011C	0x21090000  	8457
0x0120	0x21090000  	8457
0x0124	0x21090000  	8457
0x0128	0x21090000  	8457
0x012C	0x21090000  	8457
0x0130	0x21090000  	8457
; end of ____SysVT
_main:
;I2C_testing_1.c, 212 :: 		void main() {
0x2124	0xB08A    SUB	SP, SP, #40
0x2126	0xF000F887  BL	8760
0x212A	0xF000F979  BL	9248
0x212E	0xF7FFFFEF  BL	8464
;I2C_testing_1.c, 214 :: 		init_AltAdj();
0x2132	0xF7FFFF39  BL	_init_AltAdj+0
;I2C_testing_1.c, 215 :: 		calibrate_BMP085();
0x2136	0xF7FFFD87  BL	_calibrate_BMP085+0
;I2C_testing_1.c, 216 :: 		stabilize_BMP085();
0x213A	0xF7FFFFBB  BL	_stabilize_BMP085+0
;I2C_testing_1.c, 217 :: 		test = kalman_init(1/K_GAIN,K_GAIN,10,p);            // q, r, e, initial values for kalman filter
0x213E	0x4833    LDR	R0, [PC, #204]
0x2140	0x6800    LDR	R0, [R0, #0]
0x2142	0xF7FEFB77  BL	__SignedIntegralToFloat+0
0x2146	0x4603    MOV	R3, R0
0x2148	0x4A31    LDR	R2, [PC, #196]
0x214A	0xF04F4180  MOV	R1, #1073741824
0x214E	0xF04F507C  MOV	R0, #1056964608
0x2152	0xF10D0C14  ADD	R12, SP, #20
0x2156	0xF7FFFD5F  BL	_kalman_init+0
0x215A	0x2314    MOVS	R3, #20
0x215C	0xAA00    ADD	R2, SP, #0
0x215E	0xA905    ADD	R1, SP, #20
L_main26:
0x2160	0x7808    LDRB	R0, [R1, #0]
0x2162	0x7010    STRB	R0, [R2, #0]
0x2164	0x1E5B    SUBS	R3, R3, #1
0x2166	0xB2DB    UXTB	R3, R3
0x2168	0x1C49    ADDS	R1, R1, #1
0x216A	0x1C52    ADDS	R2, R2, #1
0x216C	0x2B00    CMP	R3, #0
0x216E	0xD1F7    BNE	L_main26
;I2C_testing_1.c, 219 :: 		while(1){
L_main27:
;I2C_testing_1.c, 220 :: 		read_Temp();
0x2170	0xF7FFFA12  BL	_read_Temp+0
;I2C_testing_1.c, 221 :: 		read_Press();
0x2174	0xF7FFFA74  BL	_read_Press+0
;I2C_testing_1.c, 222 :: 		calc_Temp();
0x2178	0xF7FFFB0A  BL	_calc_Temp+0
;I2C_testing_1.c, 223 :: 		calc_Press();
0x217C	0xF7FFFBEC  BL	_calc_Press+0
;I2C_testing_1.c, 225 :: 		kalman_update(&test,p);
0x2180	0x4822    LDR	R0, [PC, #136]
0x2182	0x6800    LDR	R0, [R0, #0]
0x2184	0xF7FEFB56  BL	__SignedIntegralToFloat+0
0x2188	0x4601    MOV	R1, R0
0x218A	0xA800    ADD	R0, SP, #0
0x218C	0xF7FFFE5E  BL	_kalman_update+0
;I2C_testing_1.c, 226 :: 		new_Barometer = test.x;
0x2190	0x9802    LDR	R0, [SP, #8]
0x2192	0xF7FEFAB1  BL	__FloatToSignedIntegral+0
0x2196	0x491F    LDR	R1, [PC, #124]
0x2198	0x6008    STR	R0, [R1, #0]
;I2C_testing_1.c, 229 :: 		millibar = new_Barometer * 0.01;
0x219A	0xF7FEFB4B  BL	__SignedIntegralToFloat+0
0x219E	0x4A1E    LDR	R2, [PC, #120]
0x21A0	0xF7FFF83C  BL	__Mul_FP+0
0x21A4	0x491D    LDR	R1, [PC, #116]
0x21A6	0x6008    STR	R0, [R1, #0]
;I2C_testing_1.c, 230 :: 		feet = (1 - pow((millibar / 1013.25), 0.190284)) * 145366.45;
0x21A8	0x4A1D    LDR	R2, [PC, #116]
0x21AA	0xF7FFF9A3  BL	__Div_FP+0
0x21AE	0x491D    LDR	R1, [PC, #116]
0x21B0	0xF7FFFE9C  BL	_pow+0
0x21B4	0x4602    MOV	R2, R0
0x21B6	0xF04F507E  MOV	R0, #1065353216
0x21BA	0xF7FEFFAD  BL	__Sub_FP+0
0x21BE	0x4A1A    LDR	R2, [PC, #104]
0x21C0	0xF7FFF82C  BL	__Mul_FP+0
0x21C4	0x4919    LDR	R1, [PC, #100]
0x21C6	0x6008    STR	R0, [R1, #0]
;I2C_testing_1.c, 235 :: 		i = ceil(feet);  // round the fractional feet to whole feet
0x21C8	0x4600    MOV	R0, R0
0x21CA	0xF7FFFF35  BL	_ceil+0
0x21CE	0xF7FEFA93  BL	__FloatToSignedIntegral+0
0x21D2	0xB200    SXTH	R0, R0
0x21D4	0x4916    LDR	R1, [PC, #88]
0x21D6	0x8008    STRH	R0, [R1, #0]
;I2C_testing_1.c, 236 :: 		IntToStr(i, NewB_);
0x21D8	0x4916    LDR	R1, [PC, #88]
0x21DA	0xF7FFFCE5  BL	_IntToStr+0
;I2C_testing_1.c, 237 :: 		UART1_Write_Text(NewB_);
0x21DE	0x4815    LDR	R0, [PC, #84]
0x21E0	0xF7FFFC9E  BL	_UART1_Write_Text+0
;I2C_testing_1.c, 238 :: 		UART1_Write(13);
0x21E4	0x200D    MOVS	R0, #13
0x21E6	0xF7FFFCA9  BL	_UART1_Write+0
;I2C_testing_1.c, 239 :: 		UART1_Write(10);
0x21EA	0x200A    MOVS	R0, #10
0x21EC	0xF7FFFCA6  BL	_UART1_Write+0
;I2C_testing_1.c, 240 :: 		delay_ms(200);
0x21F0	0xF2423753  MOVW	R7, #9043
0x21F4	0xF2C00708  MOVT	R7, #8
0x21F8	0xBF00    NOP
0x21FA	0xBF00    NOP
L_main29:
0x21FC	0x1E7F    SUBS	R7, R7, #1
0x21FE	0xD1FD    BNE	L_main29
0x2200	0xBF00    NOP
0x2202	0xBF00    NOP
0x2204	0xBF00    NOP
0x2206	0xBF00    NOP
;I2C_testing_1.c, 243 :: 		}
0x2208	0xE7B2    B	L_main27
;I2C_testing_1.c, 244 :: 		}
L_end_main:
L__main_end_loop:
0x220A	0xE7FE    B	L__main_end_loop
0x220C	0x00342000  	_p+0
0x2210	0x00004120  	#1092616192
0x2214	0x00602000  	_new_Barometer+0
0x2218	0xD70A3C23  	#1008981770
0x221C	0x00642000  	_millibar+0
0x2220	0x5000447D  	#1149063168
0x2224	0xD9CF3E42  	#1044568527
0x2228	0xF59D480D  	#1208874397
0x222C	0x00682000  	_feet+0
0x2230	0x006C2000  	_i+0
0x2234	0x006E2000  	_NewB_+0
; end of _main
_init_AltAdj:
;I2C_testing_1.c, 58 :: 		void init_AltAdj(){
0x1FA8	0xB081    SUB	SP, SP, #4
0x1FAA	0xF8CDE000  STR	LR, [SP, #0]
;I2C_testing_1.c, 59 :: 		UART1_Init_Advanced(9600, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART1_PA9_10);
0x1FAE	0x481C    LDR	R0, [PC, #112]
0x1FB0	0xB401    PUSH	(R0)
0x1FB2	0xF2400300  MOVW	R3, #0
0x1FB6	0xF2400200  MOVW	R2, #0
0x1FBA	0xF2400100  MOVW	R1, #0
0x1FBE	0xF2425080  MOVW	R0, #9600
0x1FC2	0xF7FFF9EF  BL	_UART1_Init_Advanced+0
0x1FC6	0xB001    ADD	SP, SP, #4
;I2C_testing_1.c, 60 :: 		delay_ms(500);
0x1FC8	0xF6450753  MOVW	R7, #22611
0x1FCC	0xF2C00714  MOVT	R7, #20
0x1FD0	0xBF00    NOP
0x1FD2	0xBF00    NOP
L_init_AltAdj1:
0x1FD4	0x1E7F    SUBS	R7, R7, #1
0x1FD6	0xD1FD    BNE	L_init_AltAdj1
0x1FD8	0xBF00    NOP
0x1FDA	0xBF00    NOP
0x1FDC	0xBF00    NOP
0x1FDE	0xBF00    NOP
;I2C_testing_1.c, 65 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_ALL);
0x1FE0	0xF64F71FF  MOVW	R1, #65535
0x1FE4	0x480F    LDR	R0, [PC, #60]
0x1FE6	0xF7FFF9F1  BL	_GPIO_Digital_Output+0
;I2C_testing_1.c, 66 :: 		GPIO_Digital_Output(&GPIOF_BASE, _GPIO_PINMASK_2);
0x1FEA	0xF2400104  MOVW	R1, #4
0x1FEE	0x480E    LDR	R0, [PC, #56]
0x1FF0	0xF7FFF9EC  BL	_GPIO_Digital_Output+0
;I2C_testing_1.c, 68 :: 		I2C1_Init_Advanced(100000, &_GPIO_MODULE_I2C1_PB89);               // performs I2C initialization
0x1FF4	0x490D    LDR	R1, [PC, #52]
0x1FF6	0x480E    LDR	R0, [PC, #56]
0x1FF8	0xF7FFF880  BL	_I2C1_Init_Advanced+0
;I2C_testing_1.c, 69 :: 		delay_ms(10);
0x1FFC	0xF6460729  MOVW	R7, #26665
0x2000	0xF2C00700  MOVT	R7, #0
0x2004	0xBF00    NOP
0x2006	0xBF00    NOP
L_init_AltAdj3:
0x2008	0x1E7F    SUBS	R7, R7, #1
0x200A	0xD1FD    BNE	L_init_AltAdj3
0x200C	0xBF00    NOP
0x200E	0xBF00    NOP
;I2C_testing_1.c, 71 :: 		oss = BMP085_HIGHRES;
0x2010	0x2102    MOVS	R1, #2
0x2012	0x4808    LDR	R0, [PC, #32]
0x2014	0x7001    STRB	R1, [R0, #0]
;I2C_testing_1.c, 72 :: 		}
L_end_init_AltAdj:
0x2016	0xF8DDE000  LDR	LR, [SP, #0]
0x201A	0xB001    ADD	SP, SP, #4
0x201C	0x4770    BX	LR
0x201E	0xBF00    NOP
0x2020	0x23540000  	__GPIO_MODULE_USART1_PA9_10+0
0x2024	0x18004001  	GPIOE_BASE+0
0x2028	0x1C004001  	GPIOF_BASE+0
0x202C	0x22E80000  	__GPIO_MODULE_I2C1_PB89+0
0x2030	0x86A00001  	#100000
0x2034	0x001E2000  	_oss+0
; end of _init_AltAdj
_UART1_Init_Advanced:
;__Lib_UART_123.c, 287 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x13A4	0xB081    SUB	SP, SP, #4
0x13A6	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x13AA	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123.c, 289 :: 		
0x13AC	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x13AE	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x13B0	0xB408    PUSH	(R3)
0x13B2	0xB293    UXTH	R3, R2
0x13B4	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x13B6	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x13B8	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x13BA	0xF7FFFCBF  BL	__Lib_UART_123_UARTx_Init_Advanced+0
0x13BE	0xB002    ADD	SP, SP, #8
;__Lib_UART_123.c, 290 :: 		
L_end_UART1_Init_Advanced:
0x13C0	0xF8DDE000  LDR	LR, [SP, #0]
0x13C4	0xB001    ADD	SP, SP, #4
0x13C6	0x4770    BX	LR
0x13C8	0x38004001  	USART1_SR+0
; end of _UART1_Init_Advanced
__Lib_UART_123_UARTx_Init_Advanced:
;__Lib_UART_123.c, 226 :: 		
; UART_Base start address is: 0 (R0)
0x0D3C	0xB08B    SUB	SP, SP, #44
0x0D3E	0xF8CDE000  STR	LR, [SP, #0]
0x0D42	0x9108    STR	R1, [SP, #32]
0x0D44	0xF8AD3028  STRH	R3, [SP, #40]
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
0x0D48	0xF8BD402C  LDRH	R4, [SP, #44]
0x0D4C	0xF8AD402C  STRH	R4, [SP, #44]
; module start address is: 24 (R6)
0x0D50	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123.c, 230 :: 		
0x0D52	0xAC03    ADD	R4, SP, #12
0x0D54	0x9001    STR	R0, [SP, #4]
0x0D56	0x4620    MOV	R0, R4
0x0D58	0xF7FFFBEC  BL	_RCC_GetClocksFrequency+0
0x0D5C	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_123.c, 232 :: 		
0x0D5E	0x4C51    LDR	R4, [PC, #324]
0x0D60	0x42A0    CMP	R0, R4
0x0D62	0xD112    BNE	L___Lib_UART_123_UARTx_Init_Advanced15
;__Lib_UART_123.c, 233 :: 		
0x0D64	0x2501    MOVS	R5, #1
0x0D66	0xB26D    SXTB	R5, R5
0x0D68	0x4C4F    LDR	R4, [PC, #316]
0x0D6A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 234 :: 		
0x0D6C	0x4D4F    LDR	R5, [PC, #316]
0x0D6E	0x4C50    LDR	R4, [PC, #320]
0x0D70	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 235 :: 		
0x0D72	0x4D50    LDR	R5, [PC, #320]
0x0D74	0x4C50    LDR	R4, [PC, #320]
0x0D76	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 236 :: 		
0x0D78	0x4D50    LDR	R5, [PC, #320]
0x0D7A	0x4C51    LDR	R4, [PC, #324]
0x0D7C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 237 :: 		
0x0D7E	0x4D51    LDR	R5, [PC, #324]
0x0D80	0x4C51    LDR	R4, [PC, #324]
0x0D82	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 238 :: 		
0x0D84	0x9C06    LDR	R4, [SP, #24]
0x0D86	0x9402    STR	R4, [SP, #8]
;__Lib_UART_123.c, 239 :: 		
0x0D88	0xE02A    B	L___Lib_UART_123_UARTx_Init_Advanced16
L___Lib_UART_123_UARTx_Init_Advanced15:
;__Lib_UART_123.c, 240 :: 		
0x0D8A	0x4C50    LDR	R4, [PC, #320]
0x0D8C	0x42A0    CMP	R0, R4
0x0D8E	0xD112    BNE	L___Lib_UART_123_UARTx_Init_Advanced17
;__Lib_UART_123.c, 241 :: 		
0x0D90	0x2501    MOVS	R5, #1
0x0D92	0xB26D    SXTB	R5, R5
0x0D94	0x4C4E    LDR	R4, [PC, #312]
0x0D96	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 242 :: 		
0x0D98	0x4D4E    LDR	R5, [PC, #312]
0x0D9A	0x4C45    LDR	R4, [PC, #276]
0x0D9C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 243 :: 		
0x0D9E	0x4D4E    LDR	R5, [PC, #312]
0x0DA0	0x4C45    LDR	R4, [PC, #276]
0x0DA2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 244 :: 		
0x0DA4	0x4D4D    LDR	R5, [PC, #308]
0x0DA6	0x4C46    LDR	R4, [PC, #280]
0x0DA8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 245 :: 		
0x0DAA	0x4D4D    LDR	R5, [PC, #308]
0x0DAC	0x4C46    LDR	R4, [PC, #280]
0x0DAE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 246 :: 		
0x0DB0	0x9C05    LDR	R4, [SP, #20]
0x0DB2	0x9402    STR	R4, [SP, #8]
;__Lib_UART_123.c, 247 :: 		
0x0DB4	0xE014    B	L___Lib_UART_123_UARTx_Init_Advanced18
L___Lib_UART_123_UARTx_Init_Advanced17:
;__Lib_UART_123.c, 248 :: 		
0x0DB6	0x4C4B    LDR	R4, [PC, #300]
0x0DB8	0x42A0    CMP	R0, R4
0x0DBA	0xD111    BNE	L___Lib_UART_123_UARTx_Init_Advanced19
;__Lib_UART_123.c, 249 :: 		
0x0DBC	0x2501    MOVS	R5, #1
0x0DBE	0xB26D    SXTB	R5, R5
0x0DC0	0x4C49    LDR	R4, [PC, #292]
0x0DC2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 250 :: 		
0x0DC4	0x4D49    LDR	R5, [PC, #292]
0x0DC6	0x4C3A    LDR	R4, [PC, #232]
0x0DC8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 251 :: 		
0x0DCA	0x4D49    LDR	R5, [PC, #292]
0x0DCC	0x4C3A    LDR	R4, [PC, #232]
0x0DCE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 252 :: 		
0x0DD0	0x4D48    LDR	R5, [PC, #288]
0x0DD2	0x4C3B    LDR	R4, [PC, #236]
0x0DD4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 253 :: 		
0x0DD6	0x4D48    LDR	R5, [PC, #288]
0x0DD8	0x4C3B    LDR	R4, [PC, #236]
0x0DDA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 254 :: 		
0x0DDC	0x9C05    LDR	R4, [SP, #20]
0x0DDE	0x9402    STR	R4, [SP, #8]
;__Lib_UART_123.c, 255 :: 		
L___Lib_UART_123_UARTx_Init_Advanced19:
L___Lib_UART_123_UARTx_Init_Advanced18:
L___Lib_UART_123_UARTx_Init_Advanced16:
;__Lib_UART_123.c, 257 :: 		
0x0DE0	0x9001    STR	R0, [SP, #4]
; module end address is: 24 (R6)
0x0DE2	0x4630    MOV	R0, R6
0x0DE4	0xF7FFFBFA  BL	_GPIO_Alternate_Function_Enable+0
0x0DE8	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_123.c, 259 :: 		
0x0DEA	0xF2000510  ADDW	R5, R0, #16
0x0DEE	0x2400    MOVS	R4, #0
0x0DF0	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 260 :: 		
0x0DF2	0xF2000610  ADDW	R6, R0, #16
0x0DF6	0x6835    LDR	R5, [R6, #0]
0x0DF8	0xF8BD402C  LDRH	R4, [SP, #44]
0x0DFC	0xEA450404  ORR	R4, R5, R4, LSL #0
0x0E00	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 261 :: 		
0x0E02	0xF200050C  ADDW	R5, R0, #12
0x0E06	0x2400    MOVS	R4, #0
0x0E08	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 263 :: 		
0x0E0A	0xF8BD4028  LDRH	R4, [SP, #40]
0x0E0E	0xB12C    CBZ	R4, L___Lib_UART_123_UARTx_Init_Advanced20
;__Lib_UART_123.c, 264 :: 		
0x0E10	0xF8BD4028  LDRH	R4, [SP, #40]
0x0E14	0xF4446480  ORR	R4, R4, #1024
0x0E18	0xF8AD4028  STRH	R4, [SP, #40]
;__Lib_UART_123.c, 265 :: 		
L___Lib_UART_123_UARTx_Init_Advanced20:
;__Lib_UART_123.c, 267 :: 		
0x0E1C	0xF200060C  ADDW	R6, R0, #12
0x0E20	0x6835    LDR	R5, [R6, #0]
0x0E22	0xF8BD4028  LDRH	R4, [SP, #40]
0x0E26	0xEA450404  ORR	R4, R5, R4, LSL #0
0x0E2A	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 269 :: 		
0x0E2C	0xF200060C  ADDW	R6, R0, #12
0x0E30	0x2501    MOVS	R5, #1
0x0E32	0x6834    LDR	R4, [R6, #0]
0x0E34	0xF365344D  BFI	R4, R5, #13, #1
0x0E38	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 270 :: 		
0x0E3A	0xF200060C  ADDW	R6, R0, #12
0x0E3E	0x2501    MOVS	R5, #1
0x0E40	0x6834    LDR	R4, [R6, #0]
0x0E42	0xF36504C3  BFI	R4, R5, #3, #1
0x0E46	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 271 :: 		
0x0E48	0xF200060C  ADDW	R6, R0, #12
0x0E4C	0x2501    MOVS	R5, #1
0x0E4E	0x6834    LDR	R4, [R6, #0]
0x0E50	0xF3650482  BFI	R4, R5, #2, #1
0x0E54	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 272 :: 		
0x0E56	0xF2000514  ADDW	R5, R0, #20
0x0E5A	0x2400    MOVS	R4, #0
0x0E5C	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 277 :: 		
0x0E5E	0x9D02    LDR	R5, [SP, #8]
0x0E60	0x2419    MOVS	R4, #25
0x0E62	0x4365    MULS	R5, R4, R5
0x0E64	0x9C08    LDR	R4, [SP, #32]
0x0E66	0x00A4    LSLS	R4, R4, #2
0x0E68	0xFBB5F5F4  UDIV	R5, R5, R4
; integerdivider start address is: 4 (R1)
0x0E6C	0x4629    MOV	R1, R5
;__Lib_UART_123.c, 278 :: 		
0x0E6E	0x2464    MOVS	R4, #100
0x0E70	0xFBB5F4F4  UDIV	R4, R5, R4
0x0E74	0x0124    LSLS	R4, R4, #4
; tmpreg start address is: 8 (R2)
0x0E76	0x4622    MOV	R2, R4
;__Lib_UART_123.c, 280 :: 		
0x0E78	0x0925    LSRS	R5, R4, #4
0x0E7A	0x2464    MOVS	R4, #100
0x0E7C	0x436C    MULS	R4, R5, R4
0x0E7E	0x1B0C    SUB	R4, R1, R4
; integerdivider end address is: 4 (R1)
;__Lib_UART_123.c, 281 :: 		
0x0E80	0x0124    LSLS	R4, R4, #4
0x0E82	0xF2040532  ADDW	R5, R4, #50
0x0E86	0x2464    MOVS	R4, #100
0x0E88	0xFBB5F4F4  UDIV	R4, R5, R4
0x0E8C	0xF004040F  AND	R4, R4, #15
0x0E90	0xEA420404  ORR	R4, R2, R4, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_UART_123.c, 283 :: 		
0x0E94	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x0E98	0xB2A4    UXTH	R4, R4
0x0E9A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 284 :: 		
L_end_UARTx_Init_Advanced:
0x0E9C	0xF8DDE000  LDR	LR, [SP, #0]
0x0EA0	0xB00B    ADD	SP, SP, #44
0x0EA2	0x4770    BX	LR
0x0EA4	0x38004001  	USART1_SR+0
0x0EA8	0x03384242  	RCC_APB2ENR+0
0x0EAC	0x1B3D0000  	_UART1_Write+0
0x0EB0	0x00942000  	_UART_Wr_Ptr+0
0x0EB4	0x10E50000  	_UART1_Read+0
0x0EB8	0x00982000  	_UART_Rd_Ptr+0
0x0EBC	0x10CD0000  	_UART1_Data_Ready+0
0x0EC0	0x009C2000  	_UART_Rdy_Ptr+0
0x0EC4	0x109D0000  	_UART1_Tx_Idle+0
0x0EC8	0x00A02000  	_UART_Tx_Idle_Ptr+0
0x0ECC	0x44004000  	USART2_SR+0
0x0ED0	0x03C44242  	RCC_APB1ENR+0
0x0ED4	0xFFFFFFFF  	_UART2_Write+0
0x0ED8	0x10B50000  	_UART2_Read+0
0x0EDC	0x073D0000  	_UART2_Data_Ready+0
0x0EE0	0x076D0000  	_UART2_Tx_Idle+0
0x0EE4	0x48004000  	USART3_SR+0
0x0EE8	0x03C84242  	RCC_APB1ENR+0
0x0EEC	0xFFFFFFFF  	_UART3_Write+0
0x0EF0	0x07550000  	_UART3_Read+0
0x0EF4	0x079D0000  	_UART3_Data_Ready+0
0x0EF8	0x07850000  	_UART3_Tx_Idle+0
; end of __Lib_UART_123_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_100.c, 378 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0534	0xB082    SUB	SP, SP, #8
0x0536	0xF8CDE000  STR	LR, [SP, #0]
0x053A	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_100.c, 381 :: 		
0x053C	0x4619    MOV	R1, R3
0x053E	0x9101    STR	R1, [SP, #4]
0x0540	0xF7FFFF9E  BL	_Get_Fosc_kHz+0
0x0544	0xF24031E8  MOVW	R1, #1000
0x0548	0xFB00F201  MUL	R2, R0, R1
0x054C	0x9901    LDR	R1, [SP, #4]
0x054E	0x600A    STR	R2, [R1, #0]
;__Lib_System_100.c, 384 :: 		
0x0550	0x491F    LDR	R1, [PC, #124]
0x0552	0x7809    LDRB	R1, [R1, #0]
0x0554	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x0558	0xB2C8    UXTB	R0, R1
;__Lib_System_100.c, 385 :: 		
0x055A	0x491E    LDR	R1, [PC, #120]
0x055C	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x055E	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0560	0xB2C0    UXTB	R0, R0
;__Lib_System_100.c, 387 :: 		
0x0562	0x1D1A    ADDS	R2, R3, #4
0x0564	0x6819    LDR	R1, [R3, #0]
0x0566	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0568	0x6011    STR	R1, [R2, #0]
;__Lib_System_100.c, 389 :: 		
0x056A	0x4919    LDR	R1, [PC, #100]
0x056C	0x8809    LDRH	R1, [R1, #0]
0x056E	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x0572	0xB288    UXTH	R0, R1
;__Lib_System_100.c, 390 :: 		
0x0574	0x4917    LDR	R1, [PC, #92]
0x0576	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0578	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x057A	0xB2C0    UXTB	R0, R0
;__Lib_System_100.c, 392 :: 		
0x057C	0xF2030208  ADDW	R2, R3, #8
0x0580	0x1D19    ADDS	R1, R3, #4
0x0582	0x6809    LDR	R1, [R1, #0]
0x0584	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0586	0x6011    STR	R1, [R2, #0]
;__Lib_System_100.c, 394 :: 		
0x0588	0x4911    LDR	R1, [PC, #68]
0x058A	0x8809    LDRH	R1, [R1, #0]
0x058C	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x0590	0xB288    UXTH	R0, R1
;__Lib_System_100.c, 395 :: 		
0x0592	0x4910    LDR	R1, [PC, #64]
0x0594	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0596	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0598	0xB2C0    UXTB	R0, R0
;__Lib_System_100.c, 397 :: 		
0x059A	0xF203020C  ADDW	R2, R3, #12
0x059E	0x1D19    ADDS	R1, R3, #4
0x05A0	0x6809    LDR	R1, [R1, #0]
0x05A2	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x05A4	0x6011    STR	R1, [R2, #0]
;__Lib_System_100.c, 399 :: 		
0x05A6	0x490A    LDR	R1, [PC, #40]
0x05A8	0x8809    LDRH	R1, [R1, #0]
0x05AA	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x05AE	0xB288    UXTH	R0, R1
;__Lib_System_100.c, 400 :: 		
0x05B0	0x4909    LDR	R1, [PC, #36]
0x05B2	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x05B4	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x05B6	0xB2C8    UXTB	R0, R1
;__Lib_System_100.c, 402 :: 		
0x05B8	0xF2030210  ADDW	R2, R3, #16
0x05BC	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x05C0	0x6809    LDR	R1, [R1, #0]
0x05C2	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x05C6	0x6011    STR	R1, [R2, #0]
;__Lib_System_100.c, 403 :: 		
L_end_RCC_GetClocksFrequency:
0x05C8	0xF8DDE000  LDR	LR, [SP, #0]
0x05CC	0xB002    ADD	SP, SP, #8
0x05CE	0x4770    BX	LR
0x05D0	0x10044002  	RCC_CFGRbits+0
0x05D4	0x240C0000  	__Lib_System_100_APBAHBPrescTable+0
0x05D8	0x241C0000  	__Lib_System_100_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0480	0x4801    LDR	R0, [PC, #4]
0x0482	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0484	0x4770    BX	LR
0x0486	0xBF00    NOP
0x0488	0x00842000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x05DC	0xB081    SUB	SP, SP, #4
0x05DE	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x05E2	0x2201    MOVS	R2, #1
0x05E4	0xB252    SXTB	R2, R2
0x05E6	0x493E    LDR	R1, [PC, #248]
0x05E8	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x05EA	0xF2000168  ADDW	R1, R0, #104
0x05EE	0x680B    LDR	R3, [R1, #0]
0x05F0	0xF06F6100  MVN	R1, #134217728
0x05F4	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x05F8	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x05FA	0xF0036100  AND	R1, R3, #134217728
0x05FE	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x0600	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x0602	0xF0024100  AND	R1, R2, #-2147483648
0x0606	0xF1B14F00  CMP	R1, #-2147483648
0x060A	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x060C	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x060E	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x0610	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x0612	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0614	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x0616	0xF4042170  AND	R1, R4, #983040
0x061A	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x061C	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x061E	0xF64F71FF  MOVW	R1, #65535
0x0622	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x0626	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x0628	0xF4041140  AND	R1, R4, #3145728
0x062C	0xF5B11F40  CMP	R1, #3145728
0x0630	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x0632	0xF06F6170  MVN	R1, #251658240
0x0636	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x063A	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x063C	0x492A    LDR	R1, [PC, #168]
0x063E	0x680A    LDR	R2, [R1, #0]
0x0640	0xF06F6170  MVN	R1, #251658240
0x0644	0x400A    ANDS	R2, R1
0x0646	0x4928    LDR	R1, [PC, #160]
0x0648	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x064A	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x064C	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x064E	0xF4041180  AND	R1, R4, #1048576
0x0652	0xF5B11F80  CMP	R1, #1048576
0x0656	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x0658	0xF04F0103  MOV	R1, #3
0x065C	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x065E	0x43C9    MVN	R1, R1
0x0660	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x0664	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x0668	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x066A	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x066C	0x0D61    LSRS	R1, R4, #21
0x066E	0x0109    LSLS	R1, R1, #4
0x0670	0xFA05F101  LSL	R1, R5, R1
0x0674	0x43C9    MVN	R1, R1
0x0676	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x0678	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x067C	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x067E	0x0D61    LSRS	R1, R4, #21
0x0680	0x0109    LSLS	R1, R1, #4
0x0682	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x0686	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x0688	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x068A	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x068E	0xF1B14F00  CMP	R1, #-2147483648
0x0692	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x0694	0x4913    LDR	R1, [PC, #76]
0x0696	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x0698	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x069A	0x4913    LDR	R1, [PC, #76]
0x069C	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x069E	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x06A2	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x06A4	0xEA4F018A  LSL	R1, R10, #2
0x06A8	0xEB090101  ADD	R1, R9, R1, LSL #0
0x06AC	0x6809    LDR	R1, [R1, #0]
0x06AE	0xF1B13FFF  CMP	R1, #-1
0x06B2	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x06B4	0xF1090134  ADD	R1, R9, #52
0x06B8	0xEA4F038A  LSL	R3, R10, #2
0x06BC	0x18C9    ADDS	R1, R1, R3
0x06BE	0x6809    LDR	R1, [R1, #0]
0x06C0	0x460A    MOV	R2, R1
0x06C2	0xEB090103  ADD	R1, R9, R3, LSL #0
0x06C6	0x6809    LDR	R1, [R1, #0]
0x06C8	0x4608    MOV	R0, R1
0x06CA	0x4611    MOV	R1, R2
0x06CC	0xF7FFFE8C  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x06D0	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x06D4	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x06D6	0xF8DDE000  LDR	LR, [SP, #0]
0x06DA	0xB001    ADD	SP, SP, #4
0x06DC	0x4770    BX	LR
0x06DE	0xBF00    NOP
0x06E0	0x03004242  	RCC_APB2ENRbits+0
0x06E4	0x001C4001  	AFIO_MAPR2+0
0x06E8	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x03E8	0xB083    SUB	SP, SP, #12
0x03EA	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x03EE	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x03F2	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x03F4	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x03F6	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x03FA	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x03FC	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x03FE	0x4A19    LDR	R2, [PC, #100]
0x0400	0x9202    STR	R2, [SP, #8]
0x0402	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x0404	0x4A18    LDR	R2, [PC, #96]
0x0406	0x9202    STR	R2, [SP, #8]
0x0408	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x040A	0x4A18    LDR	R2, [PC, #96]
0x040C	0x9202    STR	R2, [SP, #8]
0x040E	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0410	0x4A17    LDR	R2, [PC, #92]
0x0412	0x9202    STR	R2, [SP, #8]
0x0414	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x0416	0x4A17    LDR	R2, [PC, #92]
0x0418	0x9202    STR	R2, [SP, #8]
0x041A	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x041C	0x4A16    LDR	R2, [PC, #88]
0x041E	0x9202    STR	R2, [SP, #8]
0x0420	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x0422	0x4A16    LDR	R2, [PC, #88]
0x0424	0x9202    STR	R2, [SP, #8]
0x0426	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x0428	0x2800    CMP	R0, #0
0x042A	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x042C	0x2801    CMP	R0, #1
0x042E	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0430	0x2802    CMP	R0, #2
0x0432	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x0434	0x2803    CMP	R0, #3
0x0436	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x0438	0x2804    CMP	R0, #4
0x043A	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x043C	0x2805    CMP	R0, #5
0x043E	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0440	0x2806    CMP	R0, #6
0x0442	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x0444	0x2201    MOVS	R2, #1
0x0446	0xB212    SXTH	R2, R2
0x0448	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x044A	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x044E	0x9802    LDR	R0, [SP, #8]
0x0450	0x460A    MOV	R2, R1
0x0452	0xF8BD1004  LDRH	R1, [SP, #4]
0x0456	0xF7FFFECD  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x045A	0xF8DDE000  LDR	LR, [SP, #0]
0x045E	0xB003    ADD	SP, SP, #12
0x0460	0x4770    BX	LR
0x0462	0xBF00    NOP
0x0464	0x08004001  	#1073809408
0x0468	0x0C004001  	#1073810432
0x046C	0x10004001  	#1073811456
0x0470	0x14004001  	#1073812480
0x0474	0x18004001  	#1073813504
0x0478	0x1C004001  	#1073814528
0x047C	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x01F4	0xB081    SUB	SP, SP, #4
0x01F6	0xF8CDE000  STR	LR, [SP, #0]
0x01FA	0xB28C    UXTH	R4, R1
0x01FC	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x01FE	0x4B77    LDR	R3, [PC, #476]
0x0200	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0204	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0206	0x4618    MOV	R0, R3
0x0208	0xF7FFFF94  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x020C	0xF1B40FFF  CMP	R4, #255
0x0210	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x0212	0x4B73    LDR	R3, [PC, #460]
0x0214	0x429D    CMP	R5, R3
0x0216	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0218	0xF04F3333  MOV	R3, #858993459
0x021C	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x021E	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0220	0x2D42    CMP	R5, #66
0x0222	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0224	0xF04F3344  MOV	R3, #1145324612
0x0228	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x022A	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x022C	0xF64F73FF  MOVW	R3, #65535
0x0230	0x429C    CMP	R4, R3
0x0232	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0234	0x4B6A    LDR	R3, [PC, #424]
0x0236	0x429D    CMP	R5, R3
0x0238	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x023A	0xF04F3333  MOV	R3, #858993459
0x023E	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0240	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0242	0xF04F3333  MOV	R3, #858993459
0x0246	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0248	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x024A	0x2D42    CMP	R5, #66
0x024C	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x024E	0xF04F3344  MOV	R3, #1145324612
0x0252	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0254	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0256	0xF04F3344  MOV	R3, #1145324612
0x025A	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x025C	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x025E	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0260	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x0262	0xF0050301  AND	R3, R5, #1
0x0266	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0268	0x2100    MOVS	R1, #0
0x026A	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x026C	0xF0050302  AND	R3, R5, #2
0x0270	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x0272	0xF40573C0  AND	R3, R5, #384
0x0276	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0278	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x027A	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x027C	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x027E	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0280	0xF0050304  AND	R3, R5, #4
0x0284	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x0286	0xF0050320  AND	R3, R5, #32
0x028A	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x028C	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x028E	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0290	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x0292	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0294	0xF0050308  AND	R3, R5, #8
0x0298	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x029A	0xF0050320  AND	R3, R5, #32
0x029E	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x02A0	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x02A2	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x02A4	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x02A6	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x02A8	0x4B4E    LDR	R3, [PC, #312]
0x02AA	0xEA050303  AND	R3, R5, R3, LSL #0
0x02AE	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x02B0	0x2003    MOVS	R0, #3
0x02B2	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x02B4	0xF4057300  AND	R3, R5, #512
0x02B8	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x02BA	0x2002    MOVS	R0, #2
0x02BC	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x02BE	0xF4056380  AND	R3, R5, #1024
0x02C2	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x02C4	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x02C6	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x02C8	0xF005030C  AND	R3, R5, #12
0x02CC	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x02CE	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x02D0	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x02D2	0xF00403FF  AND	R3, R4, #255
0x02D6	0xB29B    UXTH	R3, R3
0x02D8	0x2B00    CMP	R3, #0
0x02DA	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x02DC	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x02DE	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x02E0	0xFA1FF884  UXTH	R8, R4
0x02E4	0x4632    MOV	R2, R6
0x02E6	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x02E8	0x2808    CMP	R0, #8
0x02EA	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x02EC	0xF04F0301  MOV	R3, #1
0x02F0	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x02F4	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x02F8	0x42A3    CMP	R3, R4
0x02FA	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x02FC	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x02FE	0xF04F030F  MOV	R3, #15
0x0302	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0304	0x43DB    MVN	R3, R3
0x0306	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x030A	0xFA01F305  LSL	R3, R1, R5
0x030E	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0312	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0314	0xF4067381  AND	R3, R6, #258
0x0318	0xF5B37F81  CMP	R3, #258
0x031C	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x031E	0xF2020414  ADDW	R4, R2, #20
0x0322	0xF04F0301  MOV	R3, #1
0x0326	0x4083    LSLS	R3, R0
0x0328	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x032A	0xF0060382  AND	R3, R6, #130
0x032E	0x2B82    CMP	R3, #130
0x0330	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x0332	0xF2020410  ADDW	R4, R2, #16
0x0336	0xF04F0301  MOV	R3, #1
0x033A	0x4083    LSLS	R3, R0
0x033C	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x033E	0x462F    MOV	R7, R5
0x0340	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x0342	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0344	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x0346	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0348	0xFA1FF088  UXTH	R0, R8
0x034C	0x460F    MOV	R7, R1
0x034E	0x4631    MOV	R1, R6
0x0350	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x0352	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0354	0x460F    MOV	R7, R1
0x0356	0x4629    MOV	R1, R5
0x0358	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x035A	0xF1B00FFF  CMP	R0, #255
0x035E	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0360	0x1D33    ADDS	R3, R6, #4
0x0362	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x0366	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0368	0x2A08    CMP	R2, #8
0x036A	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x036C	0xF2020408  ADDW	R4, R2, #8
0x0370	0xF04F0301  MOV	R3, #1
0x0374	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0378	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x037C	0x42A3    CMP	R3, R4
0x037E	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0380	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x0382	0xF04F030F  MOV	R3, #15
0x0386	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0388	0x43DB    MVN	R3, R3
0x038A	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x038E	0xFA07F305  LSL	R3, R7, R5
0x0392	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x0396	0xF4017381  AND	R3, R1, #258
0x039A	0xF5B37F81  CMP	R3, #258
0x039E	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x03A0	0xF2060514  ADDW	R5, R6, #20
0x03A4	0xF2020408  ADDW	R4, R2, #8
0x03A8	0xF04F0301  MOV	R3, #1
0x03AC	0x40A3    LSLS	R3, R4
0x03AE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x03B0	0xF0010382  AND	R3, R1, #130
0x03B4	0x2B82    CMP	R3, #130
0x03B6	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x03B8	0xF2060510  ADDW	R5, R6, #16
0x03BC	0xF2020408  ADDW	R4, R2, #8
0x03C0	0xF04F0301  MOV	R3, #1
0x03C4	0x40A3    LSLS	R3, R4
0x03C6	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x03C8	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x03CA	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x03CC	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x03CE	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x03D0	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x03D4	0xF8DDE000  LDR	LR, [SP, #0]
0x03D8	0xB001    ADD	SP, SP, #4
0x03DA	0x4770    BX	LR
0x03DC	0xFC00FFFF  	#-1024
0x03E0	0x00140008  	#524308
0x03E4	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0134	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0136	0x4919    LDR	R1, [PC, #100]
0x0138	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x013C	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x013E	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x0140	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0142	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0144	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0146	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0148	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x014A	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x014C	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x014E	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0150	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x0152	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0154	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0156	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0158	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x015A	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x015E	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0160	0x490F    LDR	R1, [PC, #60]
0x0162	0x4288    CMP	R0, R1
0x0164	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0166	0x490F    LDR	R1, [PC, #60]
0x0168	0x4288    CMP	R0, R1
0x016A	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x016C	0x490E    LDR	R1, [PC, #56]
0x016E	0x4288    CMP	R0, R1
0x0170	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x0172	0x490E    LDR	R1, [PC, #56]
0x0174	0x4288    CMP	R0, R1
0x0176	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0178	0x490D    LDR	R1, [PC, #52]
0x017A	0x4288    CMP	R0, R1
0x017C	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x017E	0x490D    LDR	R1, [PC, #52]
0x0180	0x4288    CMP	R0, R1
0x0182	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0184	0x490C    LDR	R1, [PC, #48]
0x0186	0x4288    CMP	R0, R1
0x0188	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x018A	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x018C	0x490B    LDR	R1, [PC, #44]
0x018E	0x6809    LDR	R1, [R1, #0]
0x0190	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0194	0x4909    LDR	R1, [PC, #36]
0x0196	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0198	0xB001    ADD	SP, SP, #4
0x019A	0x4770    BX	LR
0x019C	0xFC00FFFF  	#-1024
0x01A0	0x08004001  	#1073809408
0x01A4	0x0C004001  	#1073810432
0x01A8	0x10004001  	#1073811456
0x01AC	0x14004001  	#1073812480
0x01B0	0x18004001  	#1073813504
0x01B4	0x1C004001  	#1073814528
0x01B8	0x20004001  	#1073815552
0x01BC	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x13CC	0xB081    SUB	SP, SP, #4
0x13CE	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x13D2	0x4A04    LDR	R2, [PC, #16]
0x13D4	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x13D6	0xF7FEFF0D  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x13DA	0xF8DDE000  LDR	LR, [SP, #0]
0x13DE	0xB001    ADD	SP, SP, #4
0x13E0	0x4770    BX	LR
0x13E2	0xBF00    NOP
0x13E4	0x00140008  	#524308
; end of _GPIO_Digital_Output
_I2C1_Init_Advanced:
;__Lib_I2C_12.c, 305 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x10FC	0xB081    SUB	SP, SP, #4
0x10FE	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_12.c, 306 :: 		
0x1102	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x1104	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x1106	0x4803    LDR	R0, [PC, #12]
0x1108	0xF7FFFEF8  BL	_I2Cx_Init_Advanced+0
;__Lib_I2C_12.c, 307 :: 		
L_end_I2C1_Init_Advanced:
0x110C	0xF8DDE000  LDR	LR, [SP, #0]
0x1110	0xB001    ADD	SP, SP, #4
0x1112	0x4770    BX	LR
0x1114	0x54004000  	I2C1_CR1+0
; end of _I2C1_Init_Advanced
_I2Cx_Init_Advanced:
;__Lib_I2C_12.c, 354 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0EFC	0xB088    SUB	SP, SP, #32
0x0EFE	0xF8CDE000  STR	LR, [SP, #0]
0x0F02	0x460E    MOV	R6, R1
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 24 (R6)
; module start address is: 8 (R2)
;__Lib_I2C_12.c, 356 :: 		
;__Lib_I2C_12.c, 363 :: 		
0x0F04	0x4B56    LDR	R3, [PC, #344]
0x0F06	0x4298    CMP	R0, R3
0x0F08	0xD10D    BNE	L_I2Cx_Init_Advanced61
;__Lib_I2C_12.c, 364 :: 		
0x0F0A	0x2401    MOVS	R4, #1
0x0F0C	0xB264    SXTB	R4, R4
0x0F0E	0x4B55    LDR	R3, [PC, #340]
0x0F10	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 365 :: 		
0x0F12	0x4C55    LDR	R4, [PC, #340]
0x0F14	0x4B55    LDR	R3, [PC, #340]
0x0F16	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 366 :: 		
0x0F18	0x4C55    LDR	R4, [PC, #340]
0x0F1A	0x4B56    LDR	R3, [PC, #344]
0x0F1C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 367 :: 		
0x0F1E	0x4C56    LDR	R4, [PC, #344]
0x0F20	0x4B56    LDR	R3, [PC, #344]
0x0F22	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 368 :: 		
0x0F24	0xE00F    B	L_I2Cx_Init_Advanced62
L_I2Cx_Init_Advanced61:
;__Lib_I2C_12.c, 369 :: 		
0x0F26	0x4B56    LDR	R3, [PC, #344]
0x0F28	0x4298    CMP	R0, R3
0x0F2A	0xD10C    BNE	L_I2Cx_Init_Advanced63
;__Lib_I2C_12.c, 370 :: 		
0x0F2C	0x2401    MOVS	R4, #1
0x0F2E	0xB264    SXTB	R4, R4
0x0F30	0x4B54    LDR	R3, [PC, #336]
0x0F32	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 371 :: 		
0x0F34	0x4C54    LDR	R4, [PC, #336]
0x0F36	0x4B4D    LDR	R3, [PC, #308]
0x0F38	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 372 :: 		
0x0F3A	0x4C54    LDR	R4, [PC, #336]
0x0F3C	0x4B4D    LDR	R3, [PC, #308]
0x0F3E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 373 :: 		
0x0F40	0x4C53    LDR	R4, [PC, #332]
0x0F42	0x4B4E    LDR	R3, [PC, #312]
0x0F44	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 374 :: 		
L_I2Cx_Init_Advanced63:
L_I2Cx_Init_Advanced62:
;__Lib_I2C_12.c, 375 :: 		
0x0F46	0x9601    STR	R6, [SP, #4]
; module end address is: 8 (R2)
0x0F48	0x9002    STR	R0, [SP, #8]
0x0F4A	0x4610    MOV	R0, R2
0x0F4C	0xF7FFFB46  BL	_GPIO_Alternate_Function_Enable+0
0x0F50	0x9802    LDR	R0, [SP, #8]
0x0F52	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_12.c, 380 :: 		
0x0F54	0x1D03    ADDS	R3, R0, #4
0x0F56	0x681B    LDR	R3, [R3, #0]
;__Lib_I2C_12.c, 382 :: 		
0x0F58	0xB29C    UXTH	R4, R3
0x0F5A	0xF06F033F  MVN	R3, #63
0x0F5E	0xEA040303  AND	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0F62	0xB29D    UXTH	R5, R3
;__Lib_I2C_12.c, 384 :: 		
0x0F64	0xAB03    ADD	R3, SP, #12
0x0F66	0x9001    STR	R0, [SP, #4]
0x0F68	0x4618    MOV	R0, R3
0x0F6A	0xF7FFFAE3  BL	_RCC_GetClocksFrequency+0
0x0F6E	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_12.c, 385 :: 		
; pclk1 start address is: 28 (R7)
0x0F70	0x9F05    LDR	R7, [SP, #20]
;__Lib_I2C_12.c, 387 :: 		
0x0F72	0x9C05    LDR	R4, [SP, #20]
0x0F74	0x4B47    LDR	R3, [PC, #284]
0x0F76	0xFBB4F3F3  UDIV	R3, R4, R3
; freqrange start address is: 4 (R1)
0x0F7A	0xB299    UXTH	R1, R3
;__Lib_I2C_12.c, 388 :: 		
0x0F7C	0xB29B    UXTH	R3, R3
0x0F7E	0xEA450403  ORR	R4, R5, R3, LSL #0
0x0F82	0xB2A4    UXTH	R4, R4
; tmpreg end address is: 20 (R5)
;__Lib_I2C_12.c, 390 :: 		
0x0F84	0x1D03    ADDS	R3, R0, #4
0x0F86	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 394 :: 		
0x0F88	0x2400    MOVS	R4, #0
0x0F8A	0x6803    LDR	R3, [R0, #0]
0x0F8C	0xF3640300  BFI	R3, R4, #0, #1
0x0F90	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 397 :: 		
; tmpreg start address is: 8 (R2)
0x0F92	0x2200    MOVS	R2, #0
;__Lib_I2C_12.c, 400 :: 		
0x0F94	0x4B40    LDR	R3, [PC, #256]
0x0F96	0x429E    CMP	R6, R3
0x0F98	0xD812    BHI	L_I2Cx_Init_Advanced64
;__Lib_I2C_12.c, 403 :: 		
0x0F9A	0x0073    LSLS	R3, R6, #1
; I2C_ClockSpeed end address is: 24 (R6)
0x0F9C	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x0FA0	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 405 :: 		
0x0FA2	0x2C04    CMP	R4, #4
0x0FA4	0xD202    BCS	L__I2Cx_Init_Advanced70
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 408 :: 		
; result start address is: 12 (R3)
0x0FA6	0x2304    MOVS	R3, #4
; result end address is: 12 (R3)
0x0FA8	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 409 :: 		
0x0FAA	0xE7FF    B	L_I2Cx_Init_Advanced65
L__I2Cx_Init_Advanced70:
;__Lib_I2C_12.c, 405 :: 		
;__Lib_I2C_12.c, 409 :: 		
L_I2Cx_Init_Advanced65:
;__Lib_I2C_12.c, 411 :: 		
; result start address is: 16 (R4)
0x0FAC	0xEA420304  ORR	R3, R2, R4, LSL #0
; result end address is: 16 (R4)
0x0FB0	0xB29A    UXTH	R2, R3
;__Lib_I2C_12.c, 413 :: 		
0x0FB2	0xF2000420  ADDW	R4, R0, #32
0x0FB6	0x1C4B    ADDS	R3, R1, #1
0x0FB8	0xB29B    UXTH	R3, R3
; freqrange end address is: 4 (R1)
0x0FBA	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_12.c, 414 :: 		
0x0FBC	0xB291    UXTH	R1, R2
0x0FBE	0xE040    B	L_I2Cx_Init_Advanced66
L_I2Cx_Init_Advanced64:
;__Lib_I2C_12.c, 419 :: 		
; freqrange start address is: 4 (R1)
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x0FC0	0x2303    MOVS	R3, #3
0x0FC2	0xFB06F503  MUL	R5, R6, R3
0x0FC6	0xFBB7F3F5  UDIV	R3, R7, R5
; result start address is: 36 (R9)
0x0FCA	0xFA1FF983  UXTH	R9, R3
;__Lib_I2C_12.c, 422 :: 		
0x0FCE	0x2319    MOVS	R3, #25
0x0FD0	0xFB06F403  MUL	R4, R6, R3
0x0FD4	0xFBB7F3F4  UDIV	R3, R7, R4
; result25 start address is: 32 (R8)
0x0FD8	0xFA1FF883  UXTH	R8, R3
;__Lib_I2C_12.c, 424 :: 		
0x0FDC	0xFB09F305  MUL	R3, R9, R5
; result end address is: 36 (R9)
; result start address is: 20 (R5)
0x0FE0	0x461D    MOV	R5, R3
;__Lib_I2C_12.c, 426 :: 		
0x0FE2	0xFB08F304  MUL	R3, R8, R4
; result25 end address is: 32 (R8)
;__Lib_I2C_12.c, 428 :: 		
0x0FE6	0x1B7C    SUB	R4, R7, R5
; result end address is: 20 (R5)
0x0FE8	0x1AFB    SUB	R3, R7, R3
0x0FEA	0x429C    CMP	R4, R3
0x0FEC	0xD205    BCS	L_I2Cx_Init_Advanced67
;__Lib_I2C_12.c, 429 :: 		
0x0FEE	0x2303    MOVS	R3, #3
0x0FF0	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x0FF2	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x0FF6	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 430 :: 		
; result end address is: 16 (R4)
0x0FF8	0xE006    B	L_I2Cx_Init_Advanced68
L_I2Cx_Init_Advanced67:
;__Lib_I2C_12.c, 432 :: 		
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x0FFA	0x2319    MOVS	R3, #25
0x0FFC	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x0FFE	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x1002	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 433 :: 		
0x1004	0xF4444480  ORR	R4, R4, #16384
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 434 :: 		
L_I2Cx_Init_Advanced68:
;__Lib_I2C_12.c, 437 :: 		
; result start address is: 16 (R4)
0x1008	0xF64073FF  MOVW	R3, #4095
0x100C	0xEA040303  AND	R3, R4, R3, LSL #0
0x1010	0xB913    CBNZ	R3, L__I2Cx_Init_Advanced71
;__Lib_I2C_12.c, 440 :: 		
0x1012	0xF0440401  ORR	R4, R4, #1
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 441 :: 		
0x1016	0xE7FF    B	L_I2Cx_Init_Advanced69
L__I2Cx_Init_Advanced71:
;__Lib_I2C_12.c, 437 :: 		
;__Lib_I2C_12.c, 441 :: 		
L_I2Cx_Init_Advanced69:
;__Lib_I2C_12.c, 443 :: 		
; result start address is: 16 (R4)
0x1018	0xF4444300  ORR	R3, R4, #32768
; result end address is: 16 (R4)
0x101C	0xB29B    UXTH	R3, R3
0x101E	0x431A    ORRS	R2, R3
0x1020	0xB292    UXTH	R2, R2
;__Lib_I2C_12.c, 445 :: 		
0x1022	0xF2000520  ADDW	R5, R0, #32
0x1026	0xF240132C  MOVW	R3, #300
0x102A	0xFB01F403  MUL	R4, R1, R3
0x102E	0xB2A4    UXTH	R4, R4
; freqrange end address is: 4 (R1)
0x1030	0xF24033E8  MOVW	R3, #1000
0x1034	0xFBB4F3F3  UDIV	R3, R4, R3
0x1038	0xB29B    UXTH	R3, R3
0x103A	0x1C5B    ADDS	R3, R3, #1
0x103C	0xB29B    UXTH	R3, R3
0x103E	0x602B    STR	R3, [R5, #0]
; tmpreg end address is: 8 (R2)
0x1040	0xB291    UXTH	R1, R2
;__Lib_I2C_12.c, 446 :: 		
L_I2Cx_Init_Advanced66:
;__Lib_I2C_12.c, 448 :: 		
; tmpreg start address is: 4 (R1)
0x1042	0xF200031C  ADDW	R3, R0, #28
0x1046	0x6019    STR	R1, [R3, #0]
; tmpreg end address is: 4 (R1)
;__Lib_I2C_12.c, 450 :: 		
0x1048	0x2300    MOVS	R3, #0
0x104A	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 451 :: 		
0x104C	0x2401    MOVS	R4, #1
0x104E	0x6803    LDR	R3, [R0, #0]
0x1050	0xF3640300  BFI	R3, R4, #0, #1
0x1054	0x6003    STR	R3, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 452 :: 		
L_end_I2Cx_Init_Advanced:
0x1056	0xF8DDE000  LDR	LR, [SP, #0]
0x105A	0xB008    ADD	SP, SP, #32
0x105C	0x4770    BX	LR
0x105E	0xBF00    NOP
0x1060	0x54004000  	I2C1_CR1+0
0x1064	0x03D44242  	RCC_APB1ENR+0
0x1068	0x0D0D0000  	_I2C1_Start+0
0x106C	0x00882000  	_I2C_Start_Ptr+0
0x1070	0x17F90000  	_I2C1_Read+0
0x1074	0x008C2000  	_I2C_Read_Ptr+0
0x1078	0x18350000  	_I2C1_Write+0
0x107C	0x00902000  	_I2C_Write_Ptr+0
0x1080	0x58004000  	I2C2_CR1+0
0x1084	0x03D84242  	RCC_APB1ENR+0
0x1088	0x0D250000  	_I2C2_Start+0
0x108C	0xFFFFFFFF  	_I2C2_Read+0
0x1090	0xFFFFFFFF  	_I2C2_Write+0
0x1094	0x4240000F  	#1000000
0x1098	0x86A00001  	#100000
; end of _I2Cx_Init_Advanced
_calibrate_BMP085:
;I2C_testing_1.c, 74 :: 		void calibrate_BMP085(){
0x1C48	0xB081    SUB	SP, SP, #4
0x1C4A	0xF8CDE000  STR	LR, [SP, #0]
;I2C_testing_1.c, 76 :: 		I2C_Start();
0x1C4E	0xF7FFFDE5  BL	_I2C_Start+0
;I2C_testing_1.c, 77 :: 		data_[0] = 0xAA;
0x1C52	0x21AA    MOVS	R1, #170
0x1C54	0x485B    LDR	R0, [PC, #364]
0x1C56	0x7001    STRB	R1, [R0, #0]
;I2C_testing_1.c, 78 :: 		I2C1_Write(0x77, data_, 1, END_MODE_RESTART);
0x1C58	0xF2400300  MOVW	R3, #0
0x1C5C	0x2201    MOVS	R2, #1
0x1C5E	0x4959    LDR	R1, [PC, #356]
0x1C60	0x2077    MOVS	R0, #119
0x1C62	0xF7FFFDE7  BL	_I2C1_Write+0
;I2C_testing_1.c, 79 :: 		I2C1_Read(0x77, holder_, 22, END_MODE_STOP);
0x1C66	0xF2400301  MOVW	R3, #1
0x1C6A	0x2216    MOVS	R2, #22
0x1C6C	0x4956    LDR	R1, [PC, #344]
0x1C6E	0x2077    MOVS	R0, #119
0x1C70	0xF7FFFDC2  BL	_I2C1_Read+0
;I2C_testing_1.c, 80 :: 		AC1 = holder_[0];
0x1C74	0x4854    LDR	R0, [PC, #336]
0x1C76	0x7800    LDRB	R0, [R0, #0]
0x1C78	0x4A54    LDR	R2, [PC, #336]
0x1C7A	0x8010    STRH	R0, [R2, #0]
;I2C_testing_1.c, 81 :: 		AC1 <<= 8;
0x1C7C	0x4610    MOV	R0, R2
0x1C7E	0xF9B00000  LDRSH	R0, [R0, #0]
0x1C82	0x0201    LSLS	R1, R0, #8
0x1C84	0xB209    SXTH	R1, R1
0x1C86	0x8011    STRH	R1, [R2, #0]
;I2C_testing_1.c, 82 :: 		AC1 += holder_[1];
0x1C88	0x4851    LDR	R0, [PC, #324]
0x1C8A	0x7800    LDRB	R0, [R0, #0]
0x1C8C	0x1808    ADDS	R0, R1, R0
0x1C8E	0x8010    STRH	R0, [R2, #0]
;I2C_testing_1.c, 83 :: 		AC2 = holder_[2];
0x1C90	0x4850    LDR	R0, [PC, #320]
0x1C92	0x7800    LDRB	R0, [R0, #0]
0x1C94	0x4A50    LDR	R2, [PC, #320]
0x1C96	0x8010    STRH	R0, [R2, #0]
;I2C_testing_1.c, 84 :: 		AC2 <<= 8;
0x1C98	0x4610    MOV	R0, R2
0x1C9A	0xF9B00000  LDRSH	R0, [R0, #0]
0x1C9E	0x0201    LSLS	R1, R0, #8
0x1CA0	0xB209    SXTH	R1, R1
0x1CA2	0x8011    STRH	R1, [R2, #0]
;I2C_testing_1.c, 85 :: 		AC2 += holder_[3];
0x1CA4	0x484D    LDR	R0, [PC, #308]
0x1CA6	0x7800    LDRB	R0, [R0, #0]
0x1CA8	0x1808    ADDS	R0, R1, R0
0x1CAA	0x8010    STRH	R0, [R2, #0]
;I2C_testing_1.c, 86 :: 		AC3 = holder_[4];
0x1CAC	0x484C    LDR	R0, [PC, #304]
0x1CAE	0x7800    LDRB	R0, [R0, #0]
0x1CB0	0x4A4C    LDR	R2, [PC, #304]
0x1CB2	0x8010    STRH	R0, [R2, #0]
;I2C_testing_1.c, 87 :: 		AC3 <<= 8;
0x1CB4	0x4610    MOV	R0, R2
0x1CB6	0xF9B00000  LDRSH	R0, [R0, #0]
0x1CBA	0x0201    LSLS	R1, R0, #8
0x1CBC	0xB209    SXTH	R1, R1
0x1CBE	0x8011    STRH	R1, [R2, #0]
;I2C_testing_1.c, 88 :: 		AC3 += holder_[5];
0x1CC0	0x4849    LDR	R0, [PC, #292]
0x1CC2	0x7800    LDRB	R0, [R0, #0]
0x1CC4	0x1808    ADDS	R0, R1, R0
0x1CC6	0x8010    STRH	R0, [R2, #0]
;I2C_testing_1.c, 89 :: 		AC4 = holder_[6];
0x1CC8	0x4848    LDR	R0, [PC, #288]
0x1CCA	0x7800    LDRB	R0, [R0, #0]
0x1CCC	0x4A48    LDR	R2, [PC, #288]
0x1CCE	0x8010    STRH	R0, [R2, #0]
;I2C_testing_1.c, 90 :: 		AC4 <<= 8;
0x1CD0	0x4610    MOV	R0, R2
0x1CD2	0x8800    LDRH	R0, [R0, #0]
0x1CD4	0x0201    LSLS	R1, R0, #8
0x1CD6	0xB289    UXTH	R1, R1
0x1CD8	0x8011    STRH	R1, [R2, #0]
;I2C_testing_1.c, 91 :: 		AC4 += holder_[7];
0x1CDA	0x4846    LDR	R0, [PC, #280]
0x1CDC	0x7800    LDRB	R0, [R0, #0]
0x1CDE	0x1808    ADDS	R0, R1, R0
0x1CE0	0x8010    STRH	R0, [R2, #0]
;I2C_testing_1.c, 92 :: 		AC5 = holder_[8];
0x1CE2	0x4845    LDR	R0, [PC, #276]
0x1CE4	0x7800    LDRB	R0, [R0, #0]
0x1CE6	0x4A45    LDR	R2, [PC, #276]
0x1CE8	0x8010    STRH	R0, [R2, #0]
;I2C_testing_1.c, 93 :: 		AC5 <<= 8;
0x1CEA	0x4610    MOV	R0, R2
0x1CEC	0x8800    LDRH	R0, [R0, #0]
0x1CEE	0x0201    LSLS	R1, R0, #8
0x1CF0	0xB289    UXTH	R1, R1
0x1CF2	0x8011    STRH	R1, [R2, #0]
;I2C_testing_1.c, 94 :: 		AC5 += holder_[9];
0x1CF4	0x4842    LDR	R0, [PC, #264]
0x1CF6	0x7800    LDRB	R0, [R0, #0]
0x1CF8	0x1808    ADDS	R0, R1, R0
0x1CFA	0x8010    STRH	R0, [R2, #0]
;I2C_testing_1.c, 95 :: 		AC6 = holder_[10];
0x1CFC	0x4841    LDR	R0, [PC, #260]
0x1CFE	0x7800    LDRB	R0, [R0, #0]
0x1D00	0x4A41    LDR	R2, [PC, #260]
0x1D02	0x8010    STRH	R0, [R2, #0]
;I2C_testing_1.c, 96 :: 		AC6 <<= 8;
0x1D04	0x4610    MOV	R0, R2
0x1D06	0x8800    LDRH	R0, [R0, #0]
0x1D08	0x0201    LSLS	R1, R0, #8
0x1D0A	0xB289    UXTH	R1, R1
0x1D0C	0x8011    STRH	R1, [R2, #0]
;I2C_testing_1.c, 97 :: 		AC6 += holder_[11];
0x1D0E	0x483F    LDR	R0, [PC, #252]
0x1D10	0x7800    LDRB	R0, [R0, #0]
0x1D12	0x1808    ADDS	R0, R1, R0
0x1D14	0x8010    STRH	R0, [R2, #0]
;I2C_testing_1.c, 98 :: 		B_1 = holder_[12];
0x1D16	0x483E    LDR	R0, [PC, #248]
0x1D18	0x7800    LDRB	R0, [R0, #0]
0x1D1A	0x4A3E    LDR	R2, [PC, #248]
0x1D1C	0x8010    STRH	R0, [R2, #0]
;I2C_testing_1.c, 99 :: 		B_1 <<= 8;
0x1D1E	0x4610    MOV	R0, R2
0x1D20	0xF9B00000  LDRSH	R0, [R0, #0]
0x1D24	0x0201    LSLS	R1, R0, #8
0x1D26	0xB209    SXTH	R1, R1
0x1D28	0x8011    STRH	R1, [R2, #0]
;I2C_testing_1.c, 100 :: 		B_1 += holder_[13];
0x1D2A	0x483B    LDR	R0, [PC, #236]
0x1D2C	0x7800    LDRB	R0, [R0, #0]
0x1D2E	0x1808    ADDS	R0, R1, R0
0x1D30	0x8010    STRH	R0, [R2, #0]
;I2C_testing_1.c, 101 :: 		B_2 = holder_[14];
0x1D32	0x483A    LDR	R0, [PC, #232]
0x1D34	0x7800    LDRB	R0, [R0, #0]
0x1D36	0x4A3A    LDR	R2, [PC, #232]
0x1D38	0x8010    STRH	R0, [R2, #0]
;I2C_testing_1.c, 102 :: 		B_2 <<= 8;
0x1D3A	0x4610    MOV	R0, R2
0x1D3C	0xF9B00000  LDRSH	R0, [R0, #0]
0x1D40	0x0201    LSLS	R1, R0, #8
0x1D42	0xB209    SXTH	R1, R1
0x1D44	0x8011    STRH	R1, [R2, #0]
;I2C_testing_1.c, 103 :: 		B_2 += holder_[15];
0x1D46	0x4837    LDR	R0, [PC, #220]
0x1D48	0x7800    LDRB	R0, [R0, #0]
0x1D4A	0x1808    ADDS	R0, R1, R0
0x1D4C	0x8010    STRH	R0, [R2, #0]
;I2C_testing_1.c, 104 :: 		MBx = holder_[16];
0x1D4E	0x4836    LDR	R0, [PC, #216]
0x1D50	0x7800    LDRB	R0, [R0, #0]
0x1D52	0x4A36    LDR	R2, [PC, #216]
0x1D54	0x8010    STRH	R0, [R2, #0]
;I2C_testing_1.c, 105 :: 		MBx <<= 8;
0x1D56	0x4610    MOV	R0, R2
0x1D58	0xF9B00000  LDRSH	R0, [R0, #0]
0x1D5C	0x0201    LSLS	R1, R0, #8
0x1D5E	0xB209    SXTH	R1, R1
0x1D60	0x8011    STRH	R1, [R2, #0]
;I2C_testing_1.c, 106 :: 		MBx += holder_[17];
0x1D62	0x4833    LDR	R0, [PC, #204]
0x1D64	0x7800    LDRB	R0, [R0, #0]
0x1D66	0x1808    ADDS	R0, R1, R0
0x1D68	0x8010    STRH	R0, [R2, #0]
;I2C_testing_1.c, 107 :: 		MC = holder_[18];
0x1D6A	0x4832    LDR	R0, [PC, #200]
0x1D6C	0x7800    LDRB	R0, [R0, #0]
0x1D6E	0x4A32    LDR	R2, [PC, #200]
0x1D70	0x8010    STRH	R0, [R2, #0]
;I2C_testing_1.c, 108 :: 		MC <<= 8;
0x1D72	0x4610    MOV	R0, R2
0x1D74	0xF9B00000  LDRSH	R0, [R0, #0]
0x1D78	0x0201    LSLS	R1, R0, #8
0x1D7A	0xB209    SXTH	R1, R1
0x1D7C	0x8011    STRH	R1, [R2, #0]
;I2C_testing_1.c, 109 :: 		MC += holder_[19];
0x1D7E	0x482F    LDR	R0, [PC, #188]
0x1D80	0x7800    LDRB	R0, [R0, #0]
0x1D82	0x1808    ADDS	R0, R1, R0
0x1D84	0x8010    STRH	R0, [R2, #0]
;I2C_testing_1.c, 110 :: 		MD = holder_[20];
0x1D86	0x482E    LDR	R0, [PC, #184]
0x1D88	0x7800    LDRB	R0, [R0, #0]
0x1D8A	0x4A2E    LDR	R2, [PC, #184]
0x1D8C	0x8010    STRH	R0, [R2, #0]
;I2C_testing_1.c, 111 :: 		MD <<= 8;
0x1D8E	0x4610    MOV	R0, R2
0x1D90	0xF9B00000  LDRSH	R0, [R0, #0]
0x1D94	0x0201    LSLS	R1, R0, #8
0x1D96	0xB209    SXTH	R1, R1
0x1D98	0x8011    STRH	R1, [R2, #0]
;I2C_testing_1.c, 112 :: 		MD += holder_[21];
0x1D9A	0x482B    LDR	R0, [PC, #172]
0x1D9C	0x7800    LDRB	R0, [R0, #0]
0x1D9E	0x1808    ADDS	R0, R1, R0
0x1DA0	0x8010    STRH	R0, [R2, #0]
;I2C_testing_1.c, 113 :: 		delay_ms(5);
0x1DA2	0xF2434713  MOVW	R7, #13331
0x1DA6	0xF2C00700  MOVT	R7, #0
0x1DAA	0xBF00    NOP
0x1DAC	0xBF00    NOP
L_calibrate_BMP0855:
0x1DAE	0x1E7F    SUBS	R7, R7, #1
0x1DB0	0xD1FD    BNE	L_calibrate_BMP0855
0x1DB2	0xBF00    NOP
0x1DB4	0xBF00    NOP
0x1DB6	0xBF00    NOP
0x1DB8	0xBF00    NOP
;I2C_testing_1.c, 115 :: 		}
L_end_calibrate_BMP085:
0x1DBA	0xF8DDE000  LDR	LR, [SP, #0]
0x1DBE	0xB001    ADD	SP, SP, #4
0x1DC0	0x4770    BX	LR
0x1DC2	0xBF00    NOP
0x1DC4	0x00422000  	_data_+0
0x1DC8	0x00482000  	_holder_+0
0x1DCC	0x001C2000  	_AC1+0
0x1DD0	0x00492000  	_holder_+1
0x1DD4	0x004A2000  	_holder_+2
0x1DD8	0x000E2000  	_AC2+0
0x1DDC	0x004B2000  	_holder_+3
0x1DE0	0x004C2000  	_holder_+4
0x1DE4	0x00202000  	_AC3+0
0x1DE8	0x004D2000  	_holder_+5
0x1DEC	0x004E2000  	_holder_+6
0x1DF0	0x00282000  	_AC4+0
0x1DF4	0x004F2000  	_holder_+7
0x1DF8	0x00502000  	_holder_+8
0x1DFC	0x003C2000  	_AC5+0
0x1E00	0x00512000  	_holder_+9
0x1E04	0x00522000  	_holder_+10
0x1E08	0x002A2000  	_AC6+0
0x1E0C	0x00532000  	_holder_+11
0x1E10	0x00542000  	_holder_+12
0x1E14	0x00222000  	_B_1+0
0x1E18	0x00552000  	_holder_+13
0x1E1C	0x00562000  	_holder_+14
0x1E20	0x000C2000  	_B_2+0
0x1E24	0x00572000  	_holder_+15
0x1E28	0x00582000  	_holder_+16
0x1E2C	0x005E2000  	_MBx+0
0x1E30	0x00592000  	_holder_+17
0x1E34	0x005A2000  	_holder_+18
0x1E38	0x003E2000  	_MC+0
0x1E3C	0x005B2000  	_holder_+19
0x1E40	0x005C2000  	_holder_+20
0x1E44	0x00402000  	_MD+0
0x1E48	0x005D2000  	_holder_+21
; end of _calibrate_BMP085
_I2C_Start:
;__Lib_I2C_12.c, 115 :: 		
0x181C	0xB081    SUB	SP, SP, #4
0x181E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 116 :: 		
0x1822	0x4C03    LDR	R4, [PC, #12]
0x1824	0x6824    LDR	R4, [R4, #0]
0x1826	0x47A0    BLX	R4
;__Lib_I2C_12.c, 117 :: 		
L_end_I2C_Start:
0x1828	0xF8DDE000  LDR	LR, [SP, #0]
0x182C	0xB001    ADD	SP, SP, #4
0x182E	0x4770    BX	LR
0x1830	0x00882000  	_I2C_Start_Ptr+0
; end of _I2C_Start
_I2C1_Start:
;__Lib_I2C_12.c, 297 :: 		
0x0D0C	0xB081    SUB	SP, SP, #4
0x0D0E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 298 :: 		
0x0D12	0x4803    LDR	R0, [PC, #12]
0x0D14	0xF7FFFBE6  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 299 :: 		
L_end_I2C1_Start:
0x0D18	0xF8DDE000  LDR	LR, [SP, #0]
0x0D1C	0xB001    ADD	SP, SP, #4
0x0D1E	0x4770    BX	LR
0x0D20	0x54004000  	I2C1_CR1+0
; end of _I2C1_Start
_I2Cx_Start:
;__Lib_I2C_12.c, 157 :: 		
; I2C_BASE start address is: 0 (R0)
0x04E4	0xB081    SUB	SP, SP, #4
0x04E6	0xF8CDE000  STR	LR, [SP, #0]
0x04EA	0x4604    MOV	R4, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 16 (R4)
;__Lib_I2C_12.c, 158 :: 		
0x04EC	0x4620    MOV	R0, R4
0x04EE	0xF7FFFFDF  BL	__Lib_I2C_12_I2Cx_Wait_For_Idle+0
;__Lib_I2C_12.c, 161 :: 		
0x04F2	0x2201    MOVS	R2, #1
0x04F4	0x6821    LDR	R1, [R4, #0]
0x04F6	0xF3622108  BFI	R1, R2, #8, #1
0x04FA	0x6021    STR	R1, [R4, #0]
;__Lib_I2C_12.c, 163 :: 		
0x04FC	0xF2040114  ADDW	R1, R4, #20
0x0500	0x680A    LDR	R2, [R1, #0]
0x0502	0xF3C22140  UBFX	R1, R2, #9, #1
0x0506	0xB111    CBZ	R1, L_I2Cx_Start2
; I2C_BASE end address is: 16 (R4)
;__Lib_I2C_12.c, 164 :: 		
0x0508	0xF64F70FF  MOVW	R0, #65535
0x050C	0xE006    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 165 :: 		
L_I2Cx_Start2:
;__Lib_I2C_12.c, 166 :: 		
; I2C_BASE start address is: 16 (R4)
L_I2Cx_Start3:
; I2C_BASE end address is: 16 (R4)
; I2C_BASE start address is: 16 (R4)
0x050E	0x4905    LDR	R1, [PC, #20]
0x0510	0x4620    MOV	R0, R4
0x0512	0xF7FFFFBB  BL	_ChekXForEvent+0
0x0516	0xB900    CBNZ	R0, L_I2Cx_Start4
;__Lib_I2C_12.c, 167 :: 		
; I2C_BASE end address is: 16 (R4)
0x0518	0xE7F9    B	L_I2Cx_Start3
L_I2Cx_Start4:
;__Lib_I2C_12.c, 168 :: 		
0x051A	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 169 :: 		
L_end_I2Cx_Start:
0x051C	0xF8DDE000  LDR	LR, [SP, #0]
0x0520	0xB001    ADD	SP, SP, #4
0x0522	0x4770    BX	LR
0x0524	0x00010003  	#196609
; end of _I2Cx_Start
__Lib_I2C_12_I2Cx_Wait_For_Idle:
;__Lib_I2C_12.c, 147 :: 		
; I2C_BASE start address is: 0 (R0)
0x04B0	0xB081    SUB	SP, SP, #4
0x04B2	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
0x04B6	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 148 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle0:
; I2C_BASE start address is: 12 (R3)
0x04B8	0x4618    MOV	R0, R3
0x04BA	0xF7FFFE8F  BL	_I2Cx_Is_Idle+0
0x04BE	0xB900    CBNZ	R0, L___Lib_I2C_12_I2Cx_Wait_For_Idle1
;__Lib_I2C_12.c, 149 :: 		
; I2C_BASE end address is: 12 (R3)
0x04C0	0xE7FA    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle0
L___Lib_I2C_12_I2Cx_Wait_For_Idle1:
;__Lib_I2C_12.c, 150 :: 		
L_end_I2Cx_Wait_For_Idle:
0x04C2	0xF8DDE000  LDR	LR, [SP, #0]
0x04C6	0xB001    ADD	SP, SP, #4
0x04C8	0x4770    BX	LR
; end of __Lib_I2C_12_I2Cx_Wait_For_Idle
_I2Cx_Is_Idle:
;__Lib_I2C_12.c, 142 :: 		
; I2C_BASE start address is: 0 (R0)
0x01DC	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 143 :: 		
0x01DE	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x01E2	0x680A    LDR	R2, [R1, #0]
0x01E4	0xF3C20140  UBFX	R1, R2, #1, #1
0x01E8	0xF0810101  EOR	R1, R1, #1
0x01EC	0xB2C9    UXTB	R1, R1
0x01EE	0xB2C8    UXTB	R0, R1
;__Lib_I2C_12.c, 144 :: 		
L_end_I2Cx_Is_Idle:
0x01F0	0xB001    ADD	SP, SP, #4
0x01F2	0x4770    BX	LR
; end of _I2Cx_Is_Idle
_ChekXForEvent:
;__Lib_I2C_12.c, 152 :: 		
; Event start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x048C	0xB081    SUB	SP, SP, #4
0x048E	0xF8CDE000  STR	LR, [SP, #0]
0x0492	0x460B    MOV	R3, R1
; Event end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; Event start address is: 12 (R3)
;__Lib_I2C_12.c, 153 :: 		
; I2C_BASE end address is: 0 (R0)
0x0494	0xF7FFFE94  BL	_I2Cx_Get_Status+0
0x0498	0xEA000203  AND	R2, R0, R3, LSL #0
0x049C	0x429A    CMP	R2, R3
0x049E	0xF2400200  MOVW	R2, #0
0x04A2	0xD100    BNE	L__ChekXForEvent80
0x04A4	0x2201    MOVS	R2, #1
L__ChekXForEvent80:
; Event end address is: 12 (R3)
0x04A6	0xB2D0    UXTB	R0, R2
;__Lib_I2C_12.c, 154 :: 		
L_end_ChekXForEvent:
0x04A8	0xF8DDE000  LDR	LR, [SP, #0]
0x04AC	0xB001    ADD	SP, SP, #4
0x04AE	0x4770    BX	LR
; end of _ChekXForEvent
_I2Cx_Get_Status:
;__Lib_I2C_12.c, 129 :: 		
; I2C_BASE start address is: 0 (R0)
0x01C0	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 132 :: 		
0x01C2	0xF2000114  ADDW	R1, R0, #20
0x01C6	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_12.c, 133 :: 		
0x01C8	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x01CC	0x6809    LDR	R1, [R1, #0]
;__Lib_I2C_12.c, 135 :: 		
0x01CE	0x0409    LSLS	R1, R1, #16
0x01D0	0xEA420101  ORR	R1, R2, R1, LSL #0
0x01D4	0x4608    MOV	R0, R1
;__Lib_I2C_12.c, 136 :: 		
L_end_I2Cx_Get_Status:
0x01D6	0xB001    ADD	SP, SP, #4
0x01D8	0x4770    BX	LR
; end of _I2Cx_Get_Status
_I2C2_Start:
;__Lib_I2C_12.c, 327 :: 		
0x0D24	0xB081    SUB	SP, SP, #4
0x0D26	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 328 :: 		
0x0D2A	0x4803    LDR	R0, [PC, #12]
0x0D2C	0xF7FFFBDA  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 329 :: 		
L_end_I2C2_Start:
0x0D30	0xF8DDE000  LDR	LR, [SP, #0]
0x0D34	0xB001    ADD	SP, SP, #4
0x0D36	0x4770    BX	LR
0x0D38	0x58004000  	I2C2_CR1+0
; end of _I2C2_Start
_UART1_Read:
;__Lib_UART_123.c, 88 :: 		
0x10E4	0xB081    SUB	SP, SP, #4
0x10E6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123.c, 89 :: 		
0x10EA	0x4803    LDR	R0, [PC, #12]
0x10EC	0xF7FFF9EE  BL	__Lib_UART_123_UARTx_Read+0
;__Lib_UART_123.c, 90 :: 		
L_end_UART1_Read:
0x10F0	0xF8DDE000  LDR	LR, [SP, #0]
0x10F4	0xB001    ADD	SP, SP, #4
0x10F6	0x4770    BX	LR
0x10F8	0x38004001  	USART1_SR+0
; end of _UART1_Read
__Lib_UART_123_UARTx_Read:
;__Lib_UART_123.c, 80 :: 		
; UART_Base start address is: 0 (R0)
0x04CC	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; UART_Base end address is: 0 (R0)
;__Lib_UART_123.c, 82 :: 		
L___Lib_UART_123_UARTx_Read4:
; UART_Base start address is: 0 (R0)
0x04CE	0x6802    LDR	R2, [R0, #0]
0x04D0	0xF3C21140  UBFX	R1, R2, #5, #1
0x04D4	0xB901    CBNZ	R1, L___Lib_UART_123_UARTx_Read5
0x04D6	0xE7FA    B	L___Lib_UART_123_UARTx_Read4
L___Lib_UART_123_UARTx_Read5:
;__Lib_UART_123.c, 85 :: 		
0x04D8	0x1D01    ADDS	R1, R0, #4
; UART_Base end address is: 0 (R0)
0x04DA	0x6809    LDR	R1, [R1, #0]
0x04DC	0xB288    UXTH	R0, R1
;__Lib_UART_123.c, 86 :: 		
L_end_UARTx_Read:
0x04DE	0xB001    ADD	SP, SP, #4
0x04E0	0x4770    BX	LR
; end of __Lib_UART_123_UARTx_Read
_UART1_Data_Ready:
;__Lib_UART_123.c, 106 :: 		
0x10CC	0xB081    SUB	SP, SP, #4
0x10CE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123.c, 107 :: 		
0x10D2	0x4803    LDR	R0, [PC, #12]
0x10D4	0xF7FFFA28  BL	__Lib_UART_123_UARTx_Data_Ready+0
;__Lib_UART_123.c, 108 :: 		
L_end_UART1_Data_Ready:
0x10D8	0xF8DDE000  LDR	LR, [SP, #0]
0x10DC	0xB001    ADD	SP, SP, #4
0x10DE	0x4770    BX	LR
0x10E0	0x38004001  	USART1_SR+0
; end of _UART1_Data_Ready
__Lib_UART_123_UARTx_Data_Ready:
;__Lib_UART_123.c, 101 :: 		
; UART_Base start address is: 0 (R0)
0x0528	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123.c, 103 :: 		
0x052A	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x052C	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_123.c, 104 :: 		
L_end_UARTx_Data_Ready:
0x0530	0xB001    ADD	SP, SP, #4
0x0532	0x4770    BX	LR
; end of __Lib_UART_123_UARTx_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_123.c, 170 :: 		
0x109C	0xB081    SUB	SP, SP, #4
0x109E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123.c, 171 :: 		
0x10A2	0x4803    LDR	R0, [PC, #12]
0x10A4	0xF7FFFB22  BL	__Lib_UART_123_UARTx_Tx_Idle+0
;__Lib_UART_123.c, 172 :: 		
L_end_UART1_Tx_Idle:
0x10A8	0xF8DDE000  LDR	LR, [SP, #0]
0x10AC	0xB001    ADD	SP, SP, #4
0x10AE	0x4770    BX	LR
0x10B0	0x38004001  	USART1_SR+0
; end of _UART1_Tx_Idle
__Lib_UART_123_UARTx_Tx_Idle:
;__Lib_UART_123.c, 166 :: 		
; UART_Base start address is: 0 (R0)
0x06EC	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123.c, 167 :: 		
0x06EE	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x06F0	0xF3C110C0  UBFX	R0, R1, #7, #1
;__Lib_UART_123.c, 168 :: 		
L_end_UARTx_Tx_Idle:
0x06F4	0xB001    ADD	SP, SP, #4
0x06F6	0x4770    BX	LR
; end of __Lib_UART_123_UARTx_Tx_Idle
_UART2_Read:
;__Lib_UART_123.c, 92 :: 		
0x10B4	0xB081    SUB	SP, SP, #4
0x10B6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123.c, 93 :: 		
0x10BA	0x4803    LDR	R0, [PC, #12]
0x10BC	0xF7FFFA06  BL	__Lib_UART_123_UARTx_Read+0
;__Lib_UART_123.c, 94 :: 		
L_end_UART2_Read:
0x10C0	0xF8DDE000  LDR	LR, [SP, #0]
0x10C4	0xB001    ADD	SP, SP, #4
0x10C6	0x4770    BX	LR
0x10C8	0x44004000  	USART2_SR+0
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART_123.c, 110 :: 		
0x073C	0xB081    SUB	SP, SP, #4
0x073E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123.c, 111 :: 		
0x0742	0x4803    LDR	R0, [PC, #12]
0x0744	0xF7FFFEF0  BL	__Lib_UART_123_UARTx_Data_Ready+0
;__Lib_UART_123.c, 112 :: 		
L_end_UART2_Data_Ready:
0x0748	0xF8DDE000  LDR	LR, [SP, #0]
0x074C	0xB001    ADD	SP, SP, #4
0x074E	0x4770    BX	LR
0x0750	0x44004000  	USART2_SR+0
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_123.c, 174 :: 		
0x076C	0xB081    SUB	SP, SP, #4
0x076E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123.c, 175 :: 		
0x0772	0x4803    LDR	R0, [PC, #12]
0x0774	0xF7FFFFBA  BL	__Lib_UART_123_UARTx_Tx_Idle+0
;__Lib_UART_123.c, 176 :: 		
L_end_UART2_Tx_Idle:
0x0778	0xF8DDE000  LDR	LR, [SP, #0]
0x077C	0xB001    ADD	SP, SP, #4
0x077E	0x4770    BX	LR
0x0780	0x44004000  	USART2_SR+0
; end of _UART2_Tx_Idle
_UART3_Read:
;__Lib_UART_123.c, 96 :: 		
0x0754	0xB081    SUB	SP, SP, #4
0x0756	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123.c, 97 :: 		
0x075A	0x4803    LDR	R0, [PC, #12]
0x075C	0xF7FFFEB6  BL	__Lib_UART_123_UARTx_Read+0
;__Lib_UART_123.c, 98 :: 		
L_end_UART3_Read:
0x0760	0xF8DDE000  LDR	LR, [SP, #0]
0x0764	0xB001    ADD	SP, SP, #4
0x0766	0x4770    BX	LR
0x0768	0x48004000  	USART3_SR+0
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_123.c, 114 :: 		
0x079C	0xB081    SUB	SP, SP, #4
0x079E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123.c, 115 :: 		
0x07A2	0x4803    LDR	R0, [PC, #12]
0x07A4	0xF7FFFEC0  BL	__Lib_UART_123_UARTx_Data_Ready+0
;__Lib_UART_123.c, 116 :: 		
L_end_UART3_Data_Ready:
0x07A8	0xF8DDE000  LDR	LR, [SP, #0]
0x07AC	0xB001    ADD	SP, SP, #4
0x07AE	0x4770    BX	LR
0x07B0	0x48004000  	USART3_SR+0
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_123.c, 178 :: 		
0x0784	0xB081    SUB	SP, SP, #4
0x0786	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123.c, 179 :: 		
0x078A	0x4803    LDR	R0, [PC, #12]
0x078C	0xF7FFFFAE  BL	__Lib_UART_123_UARTx_Tx_Idle+0
;__Lib_UART_123.c, 180 :: 		
L_end_UART3_Tx_Idle:
0x0790	0xF8DDE000  LDR	LR, [SP, #0]
0x0794	0xB001    ADD	SP, SP, #4
0x0796	0x4770    BX	LR
0x0798	0x48004000  	USART3_SR+0
; end of _UART3_Tx_Idle
_I2C1_Write:
;__Lib_I2C_12.c, 318 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x1834	0xB081    SUB	SP, SP, #4
0x1836	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 319 :: 		
0x183A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x183C	0x4613    MOV	R3, R2
0x183E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1840	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x1842	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1844	0xF7FFF9D0  BL	_I2Cx_Write+0
0x1848	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 320 :: 		
L_end_I2C1_Write:
0x184A	0xF8DDE000  LDR	LR, [SP, #0]
0x184E	0xB001    ADD	SP, SP, #4
0x1850	0x4770    BX	LR
0x1852	0xBF00    NOP
0x1854	0x54004000  	I2C1_CR1+0
; end of _I2C1_Write
_I2Cx_Write:
;__Lib_I2C_12.c, 175 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0BE8	0xB081    SUB	SP, SP, #4
0x0BEA	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slave_address start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x0BEE	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_12.c, 177 :: 		
0x0BF0	0xF2000510  ADDW	R5, R0, #16
0x0BF4	0x004C    LSLS	R4, R1, #1
0x0BF6	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x0BF8	0x602C    STR	R4, [R5, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 12 (R3)
; END_mode end address is: 24 (R6)
0x0BFA	0x4634    MOV	R4, R6
0x0BFC	0x4606    MOV	R6, R0
0x0BFE	0x4690    MOV	R8, R2
0x0C00	0x461F    MOV	R7, R3
;__Lib_I2C_12.c, 178 :: 		
L_I2Cx_Write5:
; END_mode start address is: 16 (R4)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
0x0C02	0x4922    LDR	R1, [PC, #136]
0x0C04	0x4630    MOV	R0, R6
0x0C06	0xF7FFFC41  BL	_ChekXForEvent+0
0x0C0A	0xB900    CBNZ	R0, L_I2Cx_Write6
;__Lib_I2C_12.c, 179 :: 		
0x0C0C	0xE7F9    B	L_I2Cx_Write5
L_I2Cx_Write6:
;__Lib_I2C_12.c, 180 :: 		
; i start address is: 0 (R0)
0x0C0E	0x2000    MOVS	R0, #0
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; END_mode end address is: 16 (R4)
; I2C_BASE end address is: 24 (R6)
0x0C10	0x4621    MOV	R1, R4
L_I2Cx_Write7:
; i start address is: 0 (R0)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
; END_mode start address is: 4 (R1)
0x0C12	0x1E7C    SUBS	R4, R7, #1
0x0C14	0x42A0    CMP	R0, R4
0x0C16	0xD212    BCS	L_I2Cx_Write8
;__Lib_I2C_12.c, 181 :: 		
0x0C18	0xF2060510  ADDW	R5, R6, #16
0x0C1C	0xEB080400  ADD	R4, R8, R0, LSL #0
0x0C20	0x7824    LDRB	R4, [R4, #0]
0x0C22	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 4 (R1)
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; I2C_BASE end address is: 24 (R6)
0x0C24	0x4681    MOV	R9, R0
0x0C26	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 182 :: 		
L_I2Cx_Write10:
; END_mode start address is: 20 (R5)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
; i start address is: 36 (R9)
0x0C28	0x4919    LDR	R1, [PC, #100]
0x0C2A	0x4630    MOV	R0, R6
0x0C2C	0xF7FFFC2E  BL	_ChekXForEvent+0
0x0C30	0xB900    CBNZ	R0, L_I2Cx_Write11
;__Lib_I2C_12.c, 183 :: 		
0x0C32	0xE7F9    B	L_I2Cx_Write10
L_I2Cx_Write11:
;__Lib_I2C_12.c, 180 :: 		
0x0C34	0xF1090401  ADD	R4, R9, #1
; i end address is: 36 (R9)
; i start address is: 0 (R0)
0x0C38	0x4620    MOV	R0, R4
;__Lib_I2C_12.c, 184 :: 		
0x0C3A	0x4629    MOV	R1, R5
; END_mode end address is: 20 (R5)
; count end address is: 28 (R7)
0x0C3C	0xE7E9    B	L_I2Cx_Write7
L_I2Cx_Write8:
;__Lib_I2C_12.c, 186 :: 		
; END_mode start address is: 4 (R1)
0x0C3E	0xF2060510  ADDW	R5, R6, #16
0x0C42	0xEB080400  ADD	R4, R8, R0, LSL #0
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
0x0C46	0x7824    LDRB	R4, [R4, #0]
0x0C48	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x0C4A	0x460C    MOV	R4, R1
;__Lib_I2C_12.c, 187 :: 		
L_I2Cx_Write12:
; END_mode start address is: 16 (R4)
; I2C_BASE start address is: 24 (R6)
0x0C4C	0x4911    LDR	R1, [PC, #68]
0x0C4E	0x4630    MOV	R0, R6
0x0C50	0xF7FFFC1C  BL	_ChekXForEvent+0
0x0C54	0xB900    CBNZ	R0, L_I2Cx_Write13
;__Lib_I2C_12.c, 188 :: 		
0x0C56	0xE7F9    B	L_I2Cx_Write12
L_I2Cx_Write13:
;__Lib_I2C_12.c, 189 :: 		
0x0C58	0x2C01    CMP	R4, #1
0x0C5A	0xD105    BNE	L_I2Cx_Write14
; END_mode end address is: 16 (R4)
;__Lib_I2C_12.c, 190 :: 		
0x0C5C	0x2501    MOVS	R5, #1
0x0C5E	0x6834    LDR	R4, [R6, #0]
0x0C60	0xF3652449  BFI	R4, R5, #9, #1
0x0C64	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x0C66	0xE00B    B	L_I2Cx_Write15
L_I2Cx_Write14:
;__Lib_I2C_12.c, 192 :: 		
; I2C_BASE start address is: 24 (R6)
0x0C68	0x2501    MOVS	R5, #1
0x0C6A	0x6834    LDR	R4, [R6, #0]
0x0C6C	0xF3652408  BFI	R4, R5, #8, #1
0x0C70	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x0C72	0x4634    MOV	R4, R6
;__Lib_I2C_12.c, 193 :: 		
L_I2Cx_Write16:
; I2C_BASE start address is: 16 (R4)
0x0C74	0x4908    LDR	R1, [PC, #32]
0x0C76	0x4620    MOV	R0, R4
0x0C78	0xF7FFFC08  BL	_ChekXForEvent+0
0x0C7C	0xB900    CBNZ	R0, L_I2Cx_Write17
;__Lib_I2C_12.c, 194 :: 		
; I2C_BASE end address is: 16 (R4)
0x0C7E	0xE7F9    B	L_I2Cx_Write16
L_I2Cx_Write17:
;__Lib_I2C_12.c, 195 :: 		
L_I2Cx_Write15:
;__Lib_I2C_12.c, 196 :: 		
0x0C80	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 197 :: 		
L_end_I2Cx_Write:
0x0C82	0xF8DDE000  LDR	LR, [SP, #0]
0x0C86	0xB001    ADD	SP, SP, #4
0x0C88	0x4770    BX	LR
0x0C8A	0xBF00    NOP
0x0C8C	0x00820007  	#458882
0x0C90	0x00800007  	#458880
0x0C94	0x00840007  	#458884
0x0C98	0x00010003  	#196609
; end of _I2Cx_Write
_I2C1_Read:
;__Lib_I2C_12.c, 314 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x17F8	0xB081    SUB	SP, SP, #4
0x17FA	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 315 :: 		
0x17FE	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x1800	0x4613    MOV	R3, R2
0x1802	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x1804	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x1806	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x1808	0xF7FFF8AE  BL	_I2Cx_Read+0
0x180C	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 316 :: 		
L_end_I2C1_Read:
0x180E	0xF8DDE000  LDR	LR, [SP, #0]
0x1812	0xB001    ADD	SP, SP, #4
0x1814	0x4770    BX	LR
0x1816	0xBF00    NOP
0x1818	0x54004000  	I2C1_CR1+0
; end of _I2C1_Read
_I2Cx_Read:
;__Lib_I2C_12.c, 201 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0968	0xB082    SUB	SP, SP, #8
0x096A	0xF8CDE000  STR	LR, [SP, #0]
0x096E	0x461F    MOV	R7, R3
0x0970	0xB2CB    UXTB	R3, R1
0x0972	0x4601    MOV	R1, R0
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 12 (R3)
; buf start address is: 8 (R2)
; count start address is: 28 (R7)
; END_mode start address is: 24 (R6)
0x0974	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_12.c, 203 :: 		
; i start address is: 32 (R8)
0x0976	0xF04F0800  MOV	R8, #0
;__Lib_I2C_12.c, 204 :: 		
0x097A	0xE124    B	L_I2Cx_Read18
; count end address is: 28 (R7)
;__Lib_I2C_12.c, 205 :: 		
L_I2Cx_Read20:
;__Lib_I2C_12.c, 206 :: 		
0x097C	0xF2010510  ADDW	R5, R1, #16
0x0980	0x005C    LSLS	R4, R3, #1
0x0982	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x0984	0xF0440401  ORR	R4, R4, #1
0x0988	0xB2A4    UXTH	R4, R4
0x098A	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
; i end address is: 32 (R8)
0x098C	0x4633    MOV	R3, R6
0x098E	0x4616    MOV	R6, R2
0x0990	0x4642    MOV	R2, R8
;__Lib_I2C_12.c, 207 :: 		
L_I2Cx_Read21:
; i start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 4 (R1)
0x0992	0xF2010414  ADDW	R4, R1, #20
0x0996	0x6825    LDR	R5, [R4, #0]
0x0998	0xF3C50440  UBFX	R4, R5, #1, #1
0x099C	0xB904    CBNZ	R4, L_I2Cx_Read22
;__Lib_I2C_12.c, 208 :: 		
0x099E	0xE7F8    B	L_I2Cx_Read21
L_I2Cx_Read22:
;__Lib_I2C_12.c, 209 :: 		
0x09A0	0x2500    MOVS	R5, #0
0x09A2	0x680C    LDR	R4, [R1, #0]
0x09A4	0xF365248A  BFI	R4, R5, #10, #1
0x09A8	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 210 :: 		
0x09AA	0xF2010414  ADDW	R4, R1, #20
0x09AE	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 211 :: 		
0x09B0	0xBF00    NOP
;__Lib_I2C_12.c, 212 :: 		
0x09B2	0xF2010418  ADDW	R4, R1, #24
0x09B6	0x6824    LDR	R4, [R4, #0]
0x09B8	0x0424    LSLS	R4, R4, #16
0x09BA	0xEA400404  ORR	R4, R0, R4, LSL #0
0x09BE	0x4620    MOV	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 213 :: 		
0x09C0	0x2B01    CMP	R3, #1
0x09C2	0xD105    BNE	L_I2Cx_Read23
;__Lib_I2C_12.c, 214 :: 		
0x09C4	0x2501    MOVS	R5, #1
0x09C6	0x680C    LDR	R4, [R1, #0]
0x09C8	0xF3652449  BFI	R4, R5, #9, #1
0x09CC	0x600C    STR	R4, [R1, #0]
0x09CE	0xE004    B	L_I2Cx_Read24
L_I2Cx_Read23:
;__Lib_I2C_12.c, 216 :: 		
0x09D0	0x2501    MOVS	R5, #1
0x09D2	0x680C    LDR	R4, [R1, #0]
0x09D4	0xF3652408  BFI	R4, R5, #8, #1
0x09D8	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 217 :: 		
L_I2Cx_Read24:
;__Lib_I2C_12.c, 218 :: 		
0x09DA	0x4690    MOV	R8, R2
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
0x09DC	0x461F    MOV	R7, R3
0x09DE	0x4634    MOV	R4, R6
0x09E0	0x460E    MOV	R6, R1
L_I2Cx_Read25:
; i end address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 16 (R4)
; END_mode start address is: 28 (R7)
; i start address is: 32 (R8)
0x09E2	0x497E    LDR	R1, [PC, #504]
0x09E4	0x4630    MOV	R0, R6
0x09E6	0xF7FFFD51  BL	_ChekXForEvent+0
0x09EA	0xB900    CBNZ	R0, L_I2Cx_Read26
;__Lib_I2C_12.c, 219 :: 		
0x09EC	0xE7F9    B	L_I2Cx_Read25
L_I2Cx_Read26:
;__Lib_I2C_12.c, 220 :: 		
0x09EE	0xEB040508  ADD	R5, R4, R8, LSL #0
; buf end address is: 16 (R4)
; i end address is: 32 (R8)
0x09F2	0xF2060410  ADDW	R4, R6, #16
0x09F6	0x6824    LDR	R4, [R4, #0]
0x09F8	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 221 :: 		
0x09FA	0x2F01    CMP	R7, #1
0x09FC	0xD107    BNE	L_I2Cx_Read27
; I2C_BASE end address is: 24 (R6)
; END_mode end address is: 28 (R7)
0x09FE	0x4630    MOV	R0, R6
;__Lib_I2C_12.c, 222 :: 		
L_I2Cx_Read28:
; I2C_BASE start address is: 0 (R0)
0x0A00	0x6805    LDR	R5, [R0, #0]
0x0A02	0xF3C52440  UBFX	R4, R5, #9, #1
0x0A06	0x2C00    CMP	R4, #0
0x0A08	0xD100    BNE	L_I2Cx_Read29
;__Lib_I2C_12.c, 223 :: 		
; I2C_BASE end address is: 0 (R0)
0x0A0A	0xE7F9    B	L_I2Cx_Read28
L_I2Cx_Read29:
;__Lib_I2C_12.c, 224 :: 		
0x0A0C	0xE006    B	L_I2Cx_Read30
L_I2Cx_Read27:
;__Lib_I2C_12.c, 226 :: 		
; I2C_BASE start address is: 24 (R6)
0x0A0E	0x4630    MOV	R0, R6
L_I2Cx_Read31:
; I2C_BASE end address is: 24 (R6)
; I2C_BASE start address is: 0 (R0)
0x0A10	0x6805    LDR	R5, [R0, #0]
0x0A12	0xF3C52400  UBFX	R4, R5, #8, #1
0x0A16	0x2C00    CMP	R4, #0
0x0A18	0xD100    BNE	L_I2Cx_Read32
;__Lib_I2C_12.c, 227 :: 		
; I2C_BASE end address is: 0 (R0)
0x0A1A	0xE7F9    B	L_I2Cx_Read31
L_I2Cx_Read32:
;__Lib_I2C_12.c, 228 :: 		
L_I2Cx_Read30:
;__Lib_I2C_12.c, 229 :: 		
0x0A1C	0xE0DA    B	L_I2Cx_Read19
;__Lib_I2C_12.c, 231 :: 		
L_I2Cx_Read33:
;__Lib_I2C_12.c, 232 :: 		
; i start address is: 32 (R8)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; slave_address start address is: 12 (R3)
0x0A1E	0x2501    MOVS	R5, #1
0x0A20	0x680C    LDR	R4, [R1, #0]
0x0A22	0xF365248A  BFI	R4, R5, #10, #1
0x0A26	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 233 :: 		
0x0A28	0x2501    MOVS	R5, #1
0x0A2A	0x680C    LDR	R4, [R1, #0]
0x0A2C	0xF36524CB  BFI	R4, R5, #11, #1
0x0A30	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 234 :: 		
0x0A32	0xF2010510  ADDW	R5, R1, #16
0x0A36	0x005C    LSLS	R4, R3, #1
0x0A38	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x0A3A	0xF0440401  ORR	R4, R4, #1
0x0A3E	0xB2A4    UXTH	R4, R4
0x0A40	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
; i end address is: 32 (R8)
0x0A42	0x4643    MOV	R3, R8
;__Lib_I2C_12.c, 235 :: 		
L_I2Cx_Read34:
; i start address is: 12 (R3)
; END_mode start address is: 24 (R6)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0A44	0xF2010414  ADDW	R4, R1, #20
0x0A48	0x6825    LDR	R5, [R4, #0]
0x0A4A	0xF3C50440  UBFX	R4, R5, #1, #1
0x0A4E	0xB904    CBNZ	R4, L_I2Cx_Read35
;__Lib_I2C_12.c, 236 :: 		
0x0A50	0xE7F8    B	L_I2Cx_Read34
L_I2Cx_Read35:
;__Lib_I2C_12.c, 237 :: 		
0x0A52	0xF2010414  ADDW	R4, R1, #20
0x0A56	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 238 :: 		
0x0A58	0xBF00    NOP
;__Lib_I2C_12.c, 239 :: 		
0x0A5A	0xF2010418  ADDW	R4, R1, #24
0x0A5E	0x6824    LDR	R4, [R4, #0]
0x0A60	0x0424    LSLS	R4, R4, #16
0x0A62	0x4320    ORRS	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 240 :: 		
0x0A64	0x2500    MOVS	R5, #0
0x0A66	0x680C    LDR	R4, [R1, #0]
0x0A68	0xF365248A  BFI	R4, R5, #10, #1
0x0A6C	0x600C    STR	R4, [R1, #0]
; i end address is: 12 (R3)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0x0A6E	0x9601    STR	R6, [SP, #4]
0x0A70	0x461E    MOV	R6, R3
0x0A72	0x9B01    LDR	R3, [SP, #4]
;__Lib_I2C_12.c, 241 :: 		
L_I2Cx_Read36:
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
0x0A74	0xF2010414  ADDW	R4, R1, #20
0x0A78	0x6825    LDR	R5, [R4, #0]
0x0A7A	0xF3C50480  UBFX	R4, R5, #2, #1
0x0A7E	0xB904    CBNZ	R4, L_I2Cx_Read37
;__Lib_I2C_12.c, 242 :: 		
0x0A80	0xE7F8    B	L_I2Cx_Read36
L_I2Cx_Read37:
;__Lib_I2C_12.c, 243 :: 		
0x0A82	0x2B01    CMP	R3, #1
0x0A84	0xD105    BNE	L_I2Cx_Read38
;__Lib_I2C_12.c, 244 :: 		
0x0A86	0x2501    MOVS	R5, #1
0x0A88	0x680C    LDR	R4, [R1, #0]
0x0A8A	0xF3652449  BFI	R4, R5, #9, #1
0x0A8E	0x600C    STR	R4, [R1, #0]
0x0A90	0xE004    B	L_I2Cx_Read39
L_I2Cx_Read38:
;__Lib_I2C_12.c, 246 :: 		
0x0A92	0x2501    MOVS	R5, #1
0x0A94	0x680C    LDR	R4, [R1, #0]
0x0A96	0xF3652408  BFI	R4, R5, #8, #1
0x0A9A	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 247 :: 		
L_I2Cx_Read39:
;__Lib_I2C_12.c, 248 :: 		
0x0A9C	0x1995    ADDS	R5, R2, R6
0x0A9E	0xF2010410  ADDW	R4, R1, #16
0x0AA2	0x6824    LDR	R4, [R4, #0]
0x0AA4	0x702C    STRB	R4, [R5, #0]
0x0AA6	0x1C74    ADDS	R4, R6, #1
; i end address is: 24 (R6)
;__Lib_I2C_12.c, 249 :: 		
0x0AA8	0x1915    ADDS	R5, R2, R4
; buf end address is: 8 (R2)
0x0AAA	0xF2010410  ADDW	R4, R1, #16
0x0AAE	0x6824    LDR	R4, [R4, #0]
0x0AB0	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 250 :: 		
0x0AB2	0x2B01    CMP	R3, #1
0x0AB4	0xD106    BNE	L_I2Cx_Read40
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 251 :: 		
L_I2Cx_Read41:
; I2C_BASE start address is: 4 (R1)
0x0AB6	0x680D    LDR	R5, [R1, #0]
0x0AB8	0xF3C52440  UBFX	R4, R5, #9, #1
0x0ABC	0x2C00    CMP	R4, #0
0x0ABE	0xD100    BNE	L_I2Cx_Read42
;__Lib_I2C_12.c, 252 :: 		
; I2C_BASE end address is: 4 (R1)
0x0AC0	0xE7F9    B	L_I2Cx_Read41
L_I2Cx_Read42:
;__Lib_I2C_12.c, 253 :: 		
0x0AC2	0xE005    B	L_I2Cx_Read43
L_I2Cx_Read40:
;__Lib_I2C_12.c, 255 :: 		
; I2C_BASE start address is: 4 (R1)
L_I2Cx_Read44:
; I2C_BASE end address is: 4 (R1)
; I2C_BASE start address is: 4 (R1)
0x0AC4	0x680D    LDR	R5, [R1, #0]
0x0AC6	0xF3C52400  UBFX	R4, R5, #8, #1
0x0ACA	0x2C00    CMP	R4, #0
0x0ACC	0xD100    BNE	L_I2Cx_Read45
;__Lib_I2C_12.c, 256 :: 		
; I2C_BASE end address is: 4 (R1)
0x0ACE	0xE7F9    B	L_I2Cx_Read44
L_I2Cx_Read45:
;__Lib_I2C_12.c, 257 :: 		
L_I2Cx_Read43:
;__Lib_I2C_12.c, 258 :: 		
0x0AD0	0xE080    B	L_I2Cx_Read19
;__Lib_I2C_12.c, 260 :: 		
L_I2Cx_Read46:
;__Lib_I2C_12.c, 261 :: 		
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; count start address is: 28 (R7)
; slave_address start address is: 12 (R3)
0x0AD2	0x2501    MOVS	R5, #1
0x0AD4	0x680C    LDR	R4, [R1, #0]
0x0AD6	0xF365248A  BFI	R4, R5, #10, #1
0x0ADA	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 262 :: 		
0x0ADC	0xF2010510  ADDW	R5, R1, #16
0x0AE0	0x005C    LSLS	R4, R3, #1
0x0AE2	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x0AE4	0xF0440401  ORR	R4, R4, #1
0x0AE8	0xB2A4    UXTH	R4, R4
0x0AEA	0x602C    STR	R4, [R5, #0]
; count end address is: 28 (R7)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0x0AEC	0x460D    MOV	R5, R1
0x0AEE	0x4614    MOV	R4, R2
0x0AF0	0x46B9    MOV	R9, R7
0x0AF2	0x46B0    MOV	R8, R6
;__Lib_I2C_12.c, 263 :: 		
L_I2Cx_Read47:
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 16 (R4)
; I2C_BASE start address is: 20 (R5)
0x0AF4	0x493A    LDR	R1, [PC, #232]
0x0AF6	0x4628    MOV	R0, R5
0x0AF8	0xF7FFFCC8  BL	_ChekXForEvent+0
0x0AFC	0xB900    CBNZ	R0, L_I2Cx_Read48
;__Lib_I2C_12.c, 264 :: 		
0x0AFE	0xE7F9    B	L_I2Cx_Read47
L_I2Cx_Read48:
;__Lib_I2C_12.c, 265 :: 		
; i start address is: 4 (R1)
0x0B00	0x2100    MOVS	R1, #0
; END_mode end address is: 32 (R8)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 20 (R5)
; buf end address is: 16 (R4)
0x0B02	0x4623    MOV	R3, R4
0x0B04	0x462A    MOV	R2, R5
;__Lib_I2C_12.c, 266 :: 		
L_I2Cx_Read49:
; i start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
; count start address is: 36 (R9)
; END_mode start address is: 32 (R8)
0x0B06	0xF1A90403  SUB	R4, R9, #3
0x0B0A	0x42A1    CMP	R1, R4
0x0B0C	0xD214    BCS	L_I2Cx_Read50
; buf end address is: 12 (R3)
; END_mode end address is: 32 (R8)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
0x0B0E	0x468A    MOV	R10, R1
0x0B10	0x4617    MOV	R7, R2
0x0B12	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 267 :: 		
L_I2Cx_Read51:
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 28 (R7)
; i start address is: 40 (R10)
0x0B14	0x4931    LDR	R1, [PC, #196]
0x0B16	0x4638    MOV	R0, R7
0x0B18	0xF7FFFCB8  BL	_ChekXForEvent+0
0x0B1C	0xB900    CBNZ	R0, L_I2Cx_Read52
;__Lib_I2C_12.c, 268 :: 		
0x0B1E	0xE7F9    B	L_I2Cx_Read51
L_I2Cx_Read52:
;__Lib_I2C_12.c, 269 :: 		
0x0B20	0xEB06050A  ADD	R5, R6, R10, LSL #0
0x0B24	0xF2070410  ADDW	R4, R7, #16
0x0B28	0x6824    LDR	R4, [R4, #0]
0x0B2A	0x702C    STRB	R4, [R5, #0]
0x0B2C	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 4 (R1)
0x0B30	0x4621    MOV	R1, R4
;__Lib_I2C_12.c, 270 :: 		
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 24 (R6)
0x0B32	0x4633    MOV	R3, R6
0x0B34	0x463A    MOV	R2, R7
0x0B36	0xE7E6    B	L_I2Cx_Read49
L_I2Cx_Read50:
;__Lib_I2C_12.c, 271 :: 		
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
0x0B38	0x9301    STR	R3, [SP, #4]
; END_mode end address is: 32 (R8)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
0x0B3A	0x460B    MOV	R3, R1
0x0B3C	0x4616    MOV	R6, R2
0x0B3E	0x4642    MOV	R2, R8
0x0B40	0x9901    LDR	R1, [SP, #4]
L_I2Cx_Read53:
; buf end address is: 12 (R3)
; END_mode start address is: 8 (R2)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 24 (R6)
; i start address is: 12 (R3)
0x0B42	0xF2060414  ADDW	R4, R6, #20
0x0B46	0x6825    LDR	R5, [R4, #0]
0x0B48	0xF3C50480  UBFX	R4, R5, #2, #1
0x0B4C	0xB904    CBNZ	R4, L_I2Cx_Read54
;__Lib_I2C_12.c, 272 :: 		
0x0B4E	0xE7F8    B	L_I2Cx_Read53
L_I2Cx_Read54:
;__Lib_I2C_12.c, 273 :: 		
0x0B50	0x2500    MOVS	R5, #0
0x0B52	0x6834    LDR	R4, [R6, #0]
0x0B54	0xF365248A  BFI	R4, R5, #10, #1
0x0B58	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 274 :: 		
0x0B5A	0x18CD    ADDS	R5, R1, R3
0x0B5C	0xF2060410  ADDW	R4, R6, #16
0x0B60	0x6824    LDR	R4, [R4, #0]
0x0B62	0x702C    STRB	R4, [R5, #0]
0x0B64	0x1C58    ADDS	R0, R3, #1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
; END_mode end address is: 8 (R2)
; i end address is: 0 (R0)
; buf end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x0B66	0x4613    MOV	R3, R2
0x0B68	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 275 :: 		
L_I2Cx_Read55:
; i start address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 4 (R1)
; END_mode start address is: 12 (R3)
0x0B6A	0xF2060414  ADDW	R4, R6, #20
0x0B6E	0x6825    LDR	R5, [R4, #0]
0x0B70	0xF3C50480  UBFX	R4, R5, #2, #1
0x0B74	0xB904    CBNZ	R4, L_I2Cx_Read56
;__Lib_I2C_12.c, 276 :: 		
0x0B76	0xE7F8    B	L_I2Cx_Read55
L_I2Cx_Read56:
;__Lib_I2C_12.c, 277 :: 		
0x0B78	0x2B01    CMP	R3, #1
0x0B7A	0xD107    BNE	L_I2Cx_Read57
; END_mode end address is: 12 (R3)
;__Lib_I2C_12.c, 278 :: 		
0x0B7C	0x2501    MOVS	R5, #1
0x0B7E	0x6834    LDR	R4, [R6, #0]
0x0B80	0xF3652449  BFI	R4, R5, #9, #1
0x0B84	0x6034    STR	R4, [R6, #0]
0x0B86	0x4610    MOV	R0, R2
0x0B88	0x4632    MOV	R2, R6
0x0B8A	0xE010    B	L_I2Cx_Read58
L_I2Cx_Read57:
;__Lib_I2C_12.c, 280 :: 		
0x0B8C	0x2501    MOVS	R5, #1
0x0B8E	0x6834    LDR	R4, [R6, #0]
0x0B90	0xF3652408  BFI	R4, R5, #8, #1
0x0B94	0x6034    STR	R4, [R6, #0]
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
0x0B96	0x4635    MOV	R5, R6
0x0B98	0x4616    MOV	R6, R2
0x0B9A	0x460C    MOV	R4, R1
;__Lib_I2C_12.c, 281 :: 		
L_I2Cx_Read59:
; buf start address is: 16 (R4)
; I2C_BASE start address is: 20 (R5)
; i start address is: 24 (R6)
0x0B9C	0x4911    LDR	R1, [PC, #68]
0x0B9E	0x4628    MOV	R0, R5
0x0BA0	0xF7FFFC74  BL	_ChekXForEvent+0
0x0BA4	0xB900    CBNZ	R0, L_I2Cx_Read60
;__Lib_I2C_12.c, 282 :: 		
0x0BA6	0xE7F9    B	L_I2Cx_Read59
L_I2Cx_Read60:
;__Lib_I2C_12.c, 283 :: 		
0x0BA8	0x4621    MOV	R1, R4
; i end address is: 24 (R6)
; buf end address is: 16 (R4)
0x0BAA	0x462A    MOV	R2, R5
0x0BAC	0x4630    MOV	R0, R6
L_I2Cx_Read58:
; I2C_BASE end address is: 20 (R5)
;__Lib_I2C_12.c, 284 :: 		
; i start address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 4 (R1)
0x0BAE	0x180D    ADDS	R5, R1, R0
0x0BB0	0xF2020410  ADDW	R4, R2, #16
0x0BB4	0x6824    LDR	R4, [R4, #0]
0x0BB6	0x702C    STRB	R4, [R5, #0]
0x0BB8	0x1C44    ADDS	R4, R0, #1
; i end address is: 0 (R0)
;__Lib_I2C_12.c, 285 :: 		
0x0BBA	0x190D    ADDS	R5, R1, R4
; buf end address is: 4 (R1)
0x0BBC	0xF2020410  ADDW	R4, R2, #16
; I2C_BASE end address is: 8 (R2)
0x0BC0	0x6824    LDR	R4, [R4, #0]
0x0BC2	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 286 :: 		
0x0BC4	0xE006    B	L_I2Cx_Read19
;__Lib_I2C_12.c, 288 :: 		
L_I2Cx_Read18:
; i start address is: 32 (R8)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; count start address is: 28 (R7)
; slave_address start address is: 12 (R3)
0x0BC6	0x2F01    CMP	R7, #1
0x0BC8	0xF43FAED8  BEQ	L_I2Cx_Read20
0x0BCC	0x2F02    CMP	R7, #2
0x0BCE	0xF43FAF26  BEQ	L_I2Cx_Read33
; i end address is: 32 (R8)
0x0BD2	0xE77E    B	L_I2Cx_Read46
; slave_address end address is: 12 (R3)
; count end address is: 28 (R7)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
L_I2Cx_Read19:
;__Lib_I2C_12.c, 289 :: 		
L_end_I2Cx_Read:
0x0BD4	0xF8DDE000  LDR	LR, [SP, #0]
0x0BD8	0xB002    ADD	SP, SP, #8
0x0BDA	0x4770    BX	LR
0x0BDC	0x00400003  	#196672
0x0BE0	0x00020003  	#196610
0x0BE4	0x00010003  	#196609
; end of _I2Cx_Read
_stabilize_BMP085:
;I2C_testing_1.c, 202 :: 		void stabilize_BMP085(){
0x20B4	0xB081    SUB	SP, SP, #4
0x20B6	0xF8CDE000  STR	LR, [SP, #0]
;I2C_testing_1.c, 203 :: 		for(i=0; i<=4; i++){
0x20BA	0x2100    MOVS	R1, #0
0x20BC	0xB209    SXTH	R1, R1
0x20BE	0x4811    LDR	R0, [PC, #68]
0x20C0	0x8001    STRH	R1, [R0, #0]
L_stabilize_BMP08521:
0x20C2	0x4810    LDR	R0, [PC, #64]
0x20C4	0xF9B00000  LDRSH	R0, [R0, #0]
0x20C8	0x2804    CMP	R0, #4
0x20CA	0xDC17    BGT	L_stabilize_BMP08522
;I2C_testing_1.c, 204 :: 		read_Temp();
0x20CC	0xF7FFFA64  BL	_read_Temp+0
;I2C_testing_1.c, 205 :: 		read_Press();
0x20D0	0xF7FFFAC6  BL	_read_Press+0
;I2C_testing_1.c, 206 :: 		calc_Temp();
0x20D4	0xF7FFFB5C  BL	_calc_Temp+0
;I2C_testing_1.c, 207 :: 		calc_Press();
0x20D8	0xF7FFFC3E  BL	_calc_Press+0
;I2C_testing_1.c, 208 :: 		delay_ms(100);
0x20DC	0xF24117A9  MOVW	R7, #4521
0x20E0	0xF2C00704  MOVT	R7, #4
0x20E4	0xBF00    NOP
0x20E6	0xBF00    NOP
L_stabilize_BMP08524:
0x20E8	0x1E7F    SUBS	R7, R7, #1
0x20EA	0xD1FD    BNE	L_stabilize_BMP08524
0x20EC	0xBF00    NOP
0x20EE	0xBF00    NOP
;I2C_testing_1.c, 203 :: 		for(i=0; i<=4; i++){
0x20F0	0x4904    LDR	R1, [PC, #16]
0x20F2	0xF9B10000  LDRSH	R0, [R1, #0]
0x20F6	0x1C40    ADDS	R0, R0, #1
0x20F8	0x8008    STRH	R0, [R1, #0]
;I2C_testing_1.c, 209 :: 		}
0x20FA	0xE7E2    B	L_stabilize_BMP08521
L_stabilize_BMP08522:
;I2C_testing_1.c, 210 :: 		}
L_end_stabilize_BMP085:
0x20FC	0xF8DDE000  LDR	LR, [SP, #0]
0x2100	0xB001    ADD	SP, SP, #4
0x2102	0x4770    BX	LR
0x2104	0x006C2000  	_i+0
; end of _stabilize_BMP085
_read_Temp:
;I2C_testing_1.c, 117 :: 		void read_Temp(){
0x1598	0xB081    SUB	SP, SP, #4
0x159A	0xF8CDE000  STR	LR, [SP, #0]
;I2C_testing_1.c, 119 :: 		data_[0] = 0xF4;
0x159E	0x21F4    MOVS	R1, #244
0x15A0	0x4828    LDR	R0, [PC, #160]
0x15A2	0x7001    STRB	R1, [R0, #0]
;I2C_testing_1.c, 120 :: 		data_[1] = 0x2E;
0x15A4	0x212E    MOVS	R1, #46
0x15A6	0x4828    LDR	R0, [PC, #160]
0x15A8	0x7001    STRB	R1, [R0, #0]
;I2C_testing_1.c, 121 :: 		I2C_Start();
0x15AA	0xF000F937  BL	_I2C_Start+0
;I2C_testing_1.c, 122 :: 		I2C1_Write(0x77, data_, 2, END_MODE_STOP);
0x15AE	0xF2400301  MOVW	R3, #1
0x15B2	0x2202    MOVS	R2, #2
0x15B4	0x4923    LDR	R1, [PC, #140]
0x15B6	0x2077    MOVS	R0, #119
0x15B8	0xF000F93C  BL	_I2C1_Write+0
;I2C_testing_1.c, 123 :: 		Delay_ms(6);
0x15BC	0xF643677E  MOVW	R7, #15998
0x15C0	0xF2C00700  MOVT	R7, #0
0x15C4	0xBF00    NOP
0x15C6	0xBF00    NOP
L_read_Temp7:
0x15C8	0x1E7F    SUBS	R7, R7, #1
0x15CA	0xD1FD    BNE	L_read_Temp7
0x15CC	0xBF00    NOP
0x15CE	0xBF00    NOP
0x15D0	0xBF00    NOP
;I2C_testing_1.c, 124 :: 		data_[0] = 0xF6;
0x15D2	0x21F6    MOVS	R1, #246
0x15D4	0x481B    LDR	R0, [PC, #108]
0x15D6	0x7001    STRB	R1, [R0, #0]
;I2C_testing_1.c, 125 :: 		I2C1_Write(0x77, data_, 1, END_MODE_RESTART);
0x15D8	0xF2400300  MOVW	R3, #0
0x15DC	0x2201    MOVS	R2, #1
0x15DE	0x4919    LDR	R1, [PC, #100]
0x15E0	0x2077    MOVS	R0, #119
0x15E2	0xF000F927  BL	_I2C1_Write+0
;I2C_testing_1.c, 126 :: 		delay_ms(5);
0x15E6	0xF2434713  MOVW	R7, #13331
0x15EA	0xF2C00700  MOVT	R7, #0
0x15EE	0xBF00    NOP
0x15F0	0xBF00    NOP
L_read_Temp9:
0x15F2	0x1E7F    SUBS	R7, R7, #1
0x15F4	0xD1FD    BNE	L_read_Temp9
0x15F6	0xBF00    NOP
0x15F8	0xBF00    NOP
0x15FA	0xBF00    NOP
0x15FC	0xBF00    NOP
;I2C_testing_1.c, 127 :: 		I2C1_Read(0x77, msb_, 1, END_MODE_RESTART);
0x15FE	0xF2400300  MOVW	R3, #0
0x1602	0x2201    MOVS	R2, #1
0x1604	0x4911    LDR	R1, [PC, #68]
0x1606	0x2077    MOVS	R0, #119
0x1608	0xF000F8F6  BL	_I2C1_Read+0
;I2C_testing_1.c, 128 :: 		I2C1_Read(0x77, lsb_, 1, END_MODE_STOP);
0x160C	0xF2400301  MOVW	R3, #1
0x1610	0x2201    MOVS	R2, #1
0x1612	0x490F    LDR	R1, [PC, #60]
0x1614	0x2077    MOVS	R0, #119
0x1616	0xF000F8EF  BL	_I2C1_Read+0
;I2C_testing_1.c, 130 :: 		LSB = lsb_[0];
0x161A	0x480D    LDR	R0, [PC, #52]
0x161C	0x7800    LDRB	R0, [R0, #0]
0x161E	0x4B0D    LDR	R3, [PC, #52]
0x1620	0x6018    STR	R0, [R3, #0]
;I2C_testing_1.c, 131 :: 		MSB = msb_[0];
0x1622	0x480A    LDR	R0, [PC, #40]
0x1624	0x7800    LDRB	R0, [R0, #0]
0x1626	0x4A0C    LDR	R2, [PC, #48]
0x1628	0x6010    STR	R0, [R2, #0]
;I2C_testing_1.c, 132 :: 		MSB <<= 8;
0x162A	0x4610    MOV	R0, R2
0x162C	0x6800    LDR	R0, [R0, #0]
0x162E	0x0201    LSLS	R1, R0, #8
0x1630	0x6011    STR	R1, [R2, #0]
;I2C_testing_1.c, 133 :: 		UT = MSB + LSB;
0x1632	0x4618    MOV	R0, R3
0x1634	0x6800    LDR	R0, [R0, #0]
0x1636	0x1809    ADDS	R1, R1, R0
0x1638	0x4808    LDR	R0, [PC, #32]
0x163A	0x6001    STR	R1, [R0, #0]
;I2C_testing_1.c, 135 :: 		}
L_end_read_Temp:
0x163C	0xF8DDE000  LDR	LR, [SP, #0]
0x1640	0xB001    ADD	SP, SP, #4
0x1642	0x4770    BX	LR
0x1644	0x00422000  	_data_+0
0x1648	0x00432000  	_data_+1
0x164C	0x001F2000  	_msb_+0
0x1650	0x007A2000  	_lsb_+0
0x1654	0x00802000  	_LSB+0
0x1658	0x007C2000  	_MSB+0
0x165C	0x00382000  	_UT+0
; end of _read_Temp
_read_Press:
;I2C_testing_1.c, 137 :: 		void read_Press(){
0x1660	0xB082    SUB	SP, SP, #8
0x1662	0xF8CDE000  STR	LR, [SP, #0]
;I2C_testing_1.c, 142 :: 		data_[0] = 0xF4;
0x1666	0x21F4    MOVS	R1, #244
0x1668	0x4840    LDR	R0, [PC, #256]
0x166A	0x7001    STRB	R1, [R0, #0]
;I2C_testing_1.c, 143 :: 		data_[1] = 0x34 + (oss<<6);
0x166C	0x4840    LDR	R0, [PC, #256]
0x166E	0x9001    STR	R0, [SP, #4]
0x1670	0x7800    LDRB	R0, [R0, #0]
0x1672	0x0180    LSLS	R0, R0, #6
0x1674	0xB280    UXTH	R0, R0
0x1676	0xF2000134  ADDW	R1, R0, #52
0x167A	0x483E    LDR	R0, [PC, #248]
0x167C	0x7001    STRB	R1, [R0, #0]
;I2C_testing_1.c, 144 :: 		I2C_Start();
0x167E	0xF000F8CD  BL	_I2C_Start+0
;I2C_testing_1.c, 145 :: 		I2C1_Write(0x77, data_, 2, END_MODE_STOP);
0x1682	0xF2400301  MOVW	R3, #1
0x1686	0x2202    MOVS	R2, #2
0x1688	0x4938    LDR	R1, [PC, #224]
0x168A	0x2077    MOVS	R0, #119
0x168C	0xF000F8D2  BL	_I2C1_Write+0
;I2C_testing_1.c, 146 :: 		Delay_ms(5);
0x1690	0xF2434713  MOVW	R7, #13331
0x1694	0xF2C00700  MOVT	R7, #0
0x1698	0xBF00    NOP
0x169A	0xBF00    NOP
L_read_Press11:
0x169C	0x1E7F    SUBS	R7, R7, #1
0x169E	0xD1FD    BNE	L_read_Press11
0x16A0	0xBF00    NOP
0x16A2	0xBF00    NOP
0x16A4	0xBF00    NOP
0x16A6	0xBF00    NOP
;I2C_testing_1.c, 148 :: 		data_[0] = 0xF6;
0x16A8	0x21F6    MOVS	R1, #246
0x16AA	0x4830    LDR	R0, [PC, #192]
0x16AC	0x7001    STRB	R1, [R0, #0]
;I2C_testing_1.c, 149 :: 		I2C1_Write(0x77, data_, 1, END_MODE_RESTART);
0x16AE	0xF2400300  MOVW	R3, #0
0x16B2	0x2201    MOVS	R2, #1
0x16B4	0x492D    LDR	R1, [PC, #180]
0x16B6	0x2077    MOVS	R0, #119
0x16B8	0xF000F8BC  BL	_I2C1_Write+0
;I2C_testing_1.c, 150 :: 		delay_ms(5);
0x16BC	0xF2434713  MOVW	R7, #13331
0x16C0	0xF2C00700  MOVT	R7, #0
0x16C4	0xBF00    NOP
0x16C6	0xBF00    NOP
L_read_Press13:
0x16C8	0x1E7F    SUBS	R7, R7, #1
0x16CA	0xD1FD    BNE	L_read_Press13
0x16CC	0xBF00    NOP
0x16CE	0xBF00    NOP
0x16D0	0xBF00    NOP
0x16D2	0xBF00    NOP
;I2C_testing_1.c, 152 :: 		I2C1_Read(0x77, msb_, 1, END_MODE_RESTART);
0x16D4	0xF2400300  MOVW	R3, #0
0x16D8	0x2201    MOVS	R2, #1
0x16DA	0x4927    LDR	R1, [PC, #156]
0x16DC	0x2077    MOVS	R0, #119
0x16DE	0xF000F88B  BL	_I2C1_Read+0
;I2C_testing_1.c, 153 :: 		I2C1_Read(0x77, lsb_, 1, END_MODE_RESTART);
0x16E2	0xF2400300  MOVW	R3, #0
0x16E6	0x2201    MOVS	R2, #1
0x16E8	0x4924    LDR	R1, [PC, #144]
0x16EA	0x2077    MOVS	R0, #119
0x16EC	0xF000F884  BL	_I2C1_Read+0
;I2C_testing_1.c, 154 :: 		I2C1_Read(0x77, xlsb_, 1, END_MODE_STOP);
0x16F0	0xF2400301  MOVW	R3, #1
0x16F4	0x2201    MOVS	R2, #1
0x16F6	0x4922    LDR	R1, [PC, #136]
0x16F8	0x2077    MOVS	R0, #119
0x16FA	0xF000F87D  BL	_I2C1_Read+0
;I2C_testing_1.c, 155 :: 		delay_ms(2);
0x16FE	0xF24147D3  MOVW	R7, #5331
0x1702	0xF2C00700  MOVT	R7, #0
0x1706	0xBF00    NOP
0x1708	0xBF00    NOP
L_read_Press15:
0x170A	0x1E7F    SUBS	R7, R7, #1
0x170C	0xD1FD    BNE	L_read_Press15
0x170E	0xBF00    NOP
0x1710	0xBF00    NOP
0x1712	0xBF00    NOP
0x1714	0xBF00    NOP
;I2C_testing_1.c, 157 :: 		MSB = msb_[0];
0x1716	0x4818    LDR	R0, [PC, #96]
0x1718	0x7800    LDRB	R0, [R0, #0]
0x171A	0x4B1A    LDR	R3, [PC, #104]
0x171C	0x6018    STR	R0, [R3, #0]
;I2C_testing_1.c, 158 :: 		LSB = lsb_[0];
0x171E	0x4817    LDR	R0, [PC, #92]
0x1720	0x7800    LDRB	R0, [R0, #0]
0x1722	0x4A19    LDR	R2, [PC, #100]
0x1724	0x6010    STR	R0, [R2, #0]
;I2C_testing_1.c, 159 :: 		MSB <<= 16;
0x1726	0x4618    MOV	R0, R3
0x1728	0x6800    LDR	R0, [R0, #0]
0x172A	0x0401    LSLS	R1, R0, #16
0x172C	0x6019    STR	R1, [R3, #0]
;I2C_testing_1.c, 160 :: 		LSB <<= 8;
0x172E	0x4610    MOV	R0, R2
0x1730	0x6800    LDR	R0, [R0, #0]
0x1732	0x0200    LSLS	R0, R0, #8
0x1734	0x6010    STR	R0, [R2, #0]
;I2C_testing_1.c, 161 :: 		UP = (MSB + LSB + xlsb_[0]) >> (8 - oss);
0x1736	0x1809    ADDS	R1, R1, R0
0x1738	0x4811    LDR	R0, [PC, #68]
0x173A	0x7800    LDRB	R0, [R0, #0]
0x173C	0x1809    ADDS	R1, R1, R0
0x173E	0x9801    LDR	R0, [SP, #4]
0x1740	0x7800    LDRB	R0, [R0, #0]
0x1742	0xF1C00008  RSB	R0, R0, #8
0x1746	0xB200    SXTH	R0, R0
0x1748	0x40C1    LSRS	R1, R0
0x174A	0x4810    LDR	R0, [PC, #64]
0x174C	0x6001    STR	R1, [R0, #0]
;I2C_testing_1.c, 162 :: 		delay_ms(100);
0x174E	0xF24117A9  MOVW	R7, #4521
0x1752	0xF2C00704  MOVT	R7, #4
0x1756	0xBF00    NOP
0x1758	0xBF00    NOP
L_read_Press17:
0x175A	0x1E7F    SUBS	R7, R7, #1
0x175C	0xD1FD    BNE	L_read_Press17
0x175E	0xBF00    NOP
0x1760	0xBF00    NOP
;I2C_testing_1.c, 164 :: 		}
L_end_read_Press:
0x1762	0xF8DDE000  LDR	LR, [SP, #0]
0x1766	0xB002    ADD	SP, SP, #8
0x1768	0x4770    BX	LR
0x176A	0xBF00    NOP
0x176C	0x00422000  	_data_+0
0x1770	0x001E2000  	_oss+0
0x1774	0x00432000  	_data_+1
0x1778	0x001F2000  	_msb_+0
0x177C	0x007A2000  	_lsb_+0
0x1780	0x007B2000  	_xlsb_+0
0x1784	0x007C2000  	_MSB+0
0x1788	0x00802000  	_LSB+0
0x178C	0x00302000  	_UP+0
; end of _read_Press
_calc_Temp:
;I2C_testing_1.c, 166 :: 		void calc_Temp(){
;I2C_testing_1.c, 170 :: 		X1 = (UT - AC6) * AC5/32768;
0x1790	0x4810    LDR	R0, [PC, #64]
0x1792	0x8801    LDRH	R1, [R0, #0]
0x1794	0x4810    LDR	R0, [PC, #64]
0x1796	0x6800    LDR	R0, [R0, #0]
0x1798	0x1A41    SUB	R1, R0, R1
0x179A	0x4810    LDR	R0, [PC, #64]
0x179C	0x8800    LDRH	R0, [R0, #0]
0x179E	0x4348    MULS	R0, R1, R0
0x17A0	0x13C3    ASRS	R3, R0, #15
0x17A2	0x4A0F    LDR	R2, [PC, #60]
0x17A4	0x6013    STR	R3, [R2, #0]
;I2C_testing_1.c, 171 :: 		X2 = ((long)MC * 2048)/(X1 + (long)MD);
0x17A6	0x480F    LDR	R0, [PC, #60]
0x17A8	0xF9B00000  LDRSH	R0, [R0, #0]
0x17AC	0x02C1    LSLS	R1, R0, #11
0x17AE	0x480E    LDR	R0, [PC, #56]
0x17B0	0xF9B00000  LDRSH	R0, [R0, #0]
0x17B4	0x1818    ADDS	R0, R3, R0
0x17B6	0xFB91F1F0  SDIV	R1, R1, R0
0x17BA	0x480C    LDR	R0, [PC, #48]
0x17BC	0x6001    STR	R1, [R0, #0]
;I2C_testing_1.c, 172 :: 		B_5 = X1 + X2;
0x17BE	0x4610    MOV	R0, R2
0x17C0	0x6800    LDR	R0, [R0, #0]
0x17C2	0x1841    ADDS	R1, R0, R1
0x17C4	0x480A    LDR	R0, [PC, #40]
0x17C6	0x6001    STR	R1, [R0, #0]
;I2C_testing_1.c, 173 :: 		Temp = (B_5 + 8)/16;
0x17C8	0xF2010008  ADDW	R0, R1, #8
0x17CC	0x1101    ASRS	R1, R0, #4
0x17CE	0x4809    LDR	R0, [PC, #36]
0x17D0	0x6001    STR	R1, [R0, #0]
;I2C_testing_1.c, 175 :: 		}
L_end_calc_Temp:
0x17D2	0x4770    BX	LR
0x17D4	0x002A2000  	_AC6+0
0x17D8	0x00382000  	_UT+0
0x17DC	0x003C2000  	_AC5+0
0x17E0	0x00082000  	_X1+0
0x17E4	0x003E2000  	_MC+0
0x17E8	0x00402000  	_MD+0
0x17EC	0x00102000  	_X2+0
0x17F0	0x00042000  	_B_5+0
0x17F4	0x00442000  	_Temp+0
; end of _calc_Temp
_calc_Press:
;I2C_testing_1.c, 177 :: 		void calc_Press(){
;I2C_testing_1.c, 181 :: 		B_6 = B_5 - 4000;
0x1958	0x4848    LDR	R0, [PC, #288]
0x195A	0x6800    LDR	R0, [R0, #0]
0x195C	0xF5A0627A  SUB	R2, R0, #4000
0x1960	0xF8DF811C  LDR	R8, [PC, #284]
0x1964	0xF8C82000  STR	R2, [R8, #0]
;I2C_testing_1.c, 182 :: 		X1 = ((long)B_2 * (B_6 * B_6 / 4096))/2048;
0x1968	0x4846    LDR	R0, [PC, #280]
0x196A	0xF9B01000  LDRSH	R1, [R0, #0]
0x196E	0xFB02F002  MUL	R0, R2, R2
0x1972	0x1300    ASRS	R0, R0, #12
0x1974	0x4348    MULS	R0, R1, R0
0x1976	0x12C0    ASRS	R0, R0, #11
0x1978	0x4F43    LDR	R7, [PC, #268]
0x197A	0x6038    STR	R0, [R7, #0]
;I2C_testing_1.c, 183 :: 		X2 = (long)AC2 * B_6 / 2048;
0x197C	0x4843    LDR	R0, [PC, #268]
0x197E	0xF9B01000  LDRSH	R1, [R0, #0]
0x1982	0x4640    MOV	R0, R8
0x1984	0x6800    LDR	R0, [R0, #0]
0x1986	0x4348    MULS	R0, R1, R0
0x1988	0x12C1    ASRS	R1, R0, #11
0x198A	0x4E41    LDR	R6, [PC, #260]
0x198C	0x6031    STR	R1, [R6, #0]
;I2C_testing_1.c, 184 :: 		X3 = X1+X2;
0x198E	0x4638    MOV	R0, R7
0x1990	0x6800    LDR	R0, [R0, #0]
0x1992	0x1841    ADDS	R1, R0, R1
0x1994	0x4D3F    LDR	R5, [PC, #252]
0x1996	0x6029    STR	R1, [R5, #0]
;I2C_testing_1.c, 185 :: 		B_3 = ((((long)AC1 *4 + X3) << oss) + 2) / 4;
0x1998	0x483F    LDR	R0, [PC, #252]
0x199A	0xF9B00000  LDRSH	R0, [R0, #0]
0x199E	0x0080    LSLS	R0, R0, #2
0x19A0	0x1841    ADDS	R1, R0, R1
0x19A2	0x4C3E    LDR	R4, [PC, #248]
0x19A4	0x7820    LDRB	R0, [R4, #0]
0x19A6	0xFA01F000  LSL	R0, R1, R0
0x19AA	0x1C80    ADDS	R0, R0, #2
0x19AC	0x1080    ASRS	R0, R0, #2
0x19AE	0x4B3C    LDR	R3, [PC, #240]
0x19B0	0x6018    STR	R0, [R3, #0]
;I2C_testing_1.c, 186 :: 		X1 = AC3 * B_6 / 8192;
0x19B2	0x4640    MOV	R0, R8
0x19B4	0x6801    LDR	R1, [R0, #0]
0x19B6	0x483B    LDR	R0, [PC, #236]
0x19B8	0xF9B00000  LDRSH	R0, [R0, #0]
0x19BC	0x4348    MULS	R0, R1, R0
0x19BE	0x1340    ASRS	R0, R0, #13
0x19C0	0x6038    STR	R0, [R7, #0]
;I2C_testing_1.c, 187 :: 		X2 = ((long)B_1 * (B_6 * B_6 / 4096)) / 65536;
0x19C2	0x4839    LDR	R0, [PC, #228]
0x19C4	0xF9B02000  LDRSH	R2, [R0, #0]
0x19C8	0x4640    MOV	R0, R8
0x19CA	0x6801    LDR	R1, [R0, #0]
0x19CC	0x4640    MOV	R0, R8
0x19CE	0x6800    LDR	R0, [R0, #0]
0x19D0	0x4348    MULS	R0, R1, R0
0x19D2	0x1300    ASRS	R0, R0, #12
0x19D4	0x4350    MULS	R0, R2, R0
0x19D6	0x1401    ASRS	R1, R0, #16
0x19D8	0x6031    STR	R1, [R6, #0]
;I2C_testing_1.c, 188 :: 		X3 = (X1 + X2 + 2) / 4;
0x19DA	0x4638    MOV	R0, R7
0x19DC	0x6800    LDR	R0, [R0, #0]
0x19DE	0x1840    ADDS	R0, R0, R1
0x19E0	0x1C80    ADDS	R0, R0, #2
0x19E2	0x1082    ASRS	R2, R0, #2
0x19E4	0x602A    STR	R2, [R5, #0]
;I2C_testing_1.c, 189 :: 		B_4 = (long)AC4 * (X3 + 32768) / 32768;
0x19E6	0x4831    LDR	R0, [PC, #196]
0x19E8	0x8801    LDRH	R1, [R0, #0]
0x19EA	0xF5024000  ADD	R0, R2, #32768
0x19EE	0x4348    MULS	R0, R1, R0
0x19F0	0x13C1    ASRS	R1, R0, #15
0x19F2	0x482F    LDR	R0, [PC, #188]
0x19F4	0x6001    STR	R1, [R0, #0]
;I2C_testing_1.c, 190 :: 		B_7 = (UP - B_3) * (50000 >> oss);
0x19F6	0x4618    MOV	R0, R3
0x19F8	0x6801    LDR	R1, [R0, #0]
0x19FA	0x482E    LDR	R0, [PC, #184]
0x19FC	0x6800    LDR	R0, [R0, #0]
0x19FE	0x1A42    SUB	R2, R0, R1
0x1A00	0x4620    MOV	R0, R4
0x1A02	0x7801    LDRB	R1, [R0, #0]
0x1A04	0xF24C3050  MOVW	R0, #50000
0x1A08	0x40C8    LSRS	R0, R1
0x1A0A	0xB280    UXTH	R0, R0
0x1A0C	0xFB02F100  MUL	R1, R2, R0
0x1A10	0x4829    LDR	R0, [PC, #164]
0x1A12	0x6001    STR	R1, [R0, #0]
;I2C_testing_1.c, 191 :: 		if(B_7 < 0x80000000)
0x1A14	0xF1B14F00  CMP	R1, #-2147483648
0x1A18	0xD209    BCS	L_calc_Press19
;I2C_testing_1.c, 192 :: 		p = (B_7 * 2) / B_4;
0x1A1A	0x4827    LDR	R0, [PC, #156]
0x1A1C	0x6800    LDR	R0, [R0, #0]
0x1A1E	0x0041    LSLS	R1, R0, #1
0x1A20	0x4823    LDR	R0, [PC, #140]
0x1A22	0x6800    LDR	R0, [R0, #0]
0x1A24	0xFBB1F1F0  UDIV	R1, R1, R0
0x1A28	0x4824    LDR	R0, [PC, #144]
0x1A2A	0x6001    STR	R1, [R0, #0]
0x1A2C	0xE008    B	L_calc_Press20
L_calc_Press19:
;I2C_testing_1.c, 194 :: 		p = (B_7 / B_4) * 2;
0x1A2E	0x4820    LDR	R0, [PC, #128]
0x1A30	0x6801    LDR	R1, [R0, #0]
0x1A32	0x4821    LDR	R0, [PC, #132]
0x1A34	0x6800    LDR	R0, [R0, #0]
0x1A36	0xFBB0F0F1  UDIV	R0, R0, R1
0x1A3A	0x0041    LSLS	R1, R0, #1
0x1A3C	0x481F    LDR	R0, [PC, #124]
0x1A3E	0x6001    STR	R1, [R0, #0]
L_calc_Press20:
;I2C_testing_1.c, 195 :: 		X1 = (p / 256) * (p / 256);
0x1A40	0x4B1E    LDR	R3, [PC, #120]
0x1A42	0x6818    LDR	R0, [R3, #0]
0x1A44	0x1200    ASRS	R0, R0, #8
0x1A46	0xFB00F100  MUL	R1, R0, R0
0x1A4A	0x4A0F    LDR	R2, [PC, #60]
0x1A4C	0x6011    STR	R1, [R2, #0]
;I2C_testing_1.c, 196 :: 		X1 = (X1 * 3038) / 65536;
0x1A4E	0xF64030DE  MOVW	R0, #3038
0x1A52	0x4348    MULS	R0, R1, R0
0x1A54	0x1400    ASRS	R0, R0, #16
0x1A56	0x6010    STR	R0, [R2, #0]
;I2C_testing_1.c, 197 :: 		X2 = (-7357 * p) / 65536;
0x1A58	0x4618    MOV	R0, R3
0x1A5A	0x6801    LDR	R1, [R0, #0]
0x1A5C	0x4818    LDR	R0, [PC, #96]
0x1A5E	0x4348    MULS	R0, R1, R0
0x1A60	0x1401    ASRS	R1, R0, #16
0x1A62	0x480B    LDR	R0, [PC, #44]
0x1A64	0x6001    STR	R1, [R0, #0]
;I2C_testing_1.c, 198 :: 		p = p + (X1 + X2 +3791) / 16;
0x1A66	0x4610    MOV	R0, R2
0x1A68	0x6800    LDR	R0, [R0, #0]
0x1A6A	0x1840    ADDS	R0, R0, R1
0x1A6C	0xF60060CF  ADDW	R0, R0, #3791
0x1A70	0x1101    ASRS	R1, R0, #4
0x1A72	0x4618    MOV	R0, R3
0x1A74	0x6800    LDR	R0, [R0, #0]
0x1A76	0x1840    ADDS	R0, R0, R1
0x1A78	0x6018    STR	R0, [R3, #0]
;I2C_testing_1.c, 200 :: 		}
L_end_calc_Press:
0x1A7A	0x4770    BX	LR
0x1A7C	0x00042000  	_B_5+0
0x1A80	0x00002000  	_B_6+0
0x1A84	0x000C2000  	_B_2+0
0x1A88	0x00082000  	_X1+0
0x1A8C	0x000E2000  	_AC2+0
0x1A90	0x00102000  	_X2+0
0x1A94	0x00142000  	_X3+0
0x1A98	0x001C2000  	_AC1+0
0x1A9C	0x001E2000  	_oss+0
0x1AA0	0x00182000  	_B_3+0
0x1AA4	0x00202000  	_AC3+0
0x1AA8	0x00222000  	_B_1+0
0x1AAC	0x00282000  	_AC4+0
0x1AB0	0x00242000  	_B_4+0
0x1AB4	0x00302000  	_UP+0
0x1AB8	0x002C2000  	_B_7+0
0x1ABC	0x00342000  	_p+0
0x1AC0	0xE343FFFF  	#-7357
; end of _calc_Press
_kalman_init:
;I2C_testing_1.c, 32 :: 		kalman_state kalman_init(double q, double r, double e, double intial_value)
; intial_value start address is: 12 (R3)
; e start address is: 8 (R2)
; r start address is: 4 (R1)
; q start address is: 0 (R0)
0x1C18	0xB085    SUB	SP, SP, #20
0x1C1A	0x461C    MOV	R4, R3
0x1C1C	0x4613    MOV	R3, R2
0x1C1E	0x460A    MOV	R2, R1
0x1C20	0x4601    MOV	R1, R0
; intial_value end address is: 12 (R3)
; e end address is: 8 (R2)
; r end address is: 4 (R1)
; q end address is: 0 (R0)
; q start address is: 4 (R1)
; r start address is: 8 (R2)
; e start address is: 12 (R3)
; intial_value start address is: 16 (R4)
; su_addr start address is: 0 (R0)
0x1C22	0x4660    MOV	R0, R12
;I2C_testing_1.c, 35 :: 		result.q = q;
0x1C24	0x9100    STR	R1, [SP, #0]
; q end address is: 4 (R1)
;I2C_testing_1.c, 36 :: 		result.r = r;
0x1C26	0x9201    STR	R2, [SP, #4]
; r end address is: 8 (R2)
;I2C_testing_1.c, 37 :: 		result.e = e;
0x1C28	0x9303    STR	R3, [SP, #12]
; e end address is: 12 (R3)
;I2C_testing_1.c, 38 :: 		result.x = intial_value;
0x1C2A	0x9402    STR	R4, [SP, #8]
; intial_value end address is: 16 (R4)
;I2C_testing_1.c, 40 :: 		return result;
0x1C2C	0x2714    MOVS	R7, #20
0x1C2E	0x4606    MOV	R6, R0
; su_addr end address is: 0 (R0)
0x1C30	0xAD00    ADD	R5, SP, #0
L_kalman_init0:
0x1C32	0x782C    LDRB	R4, [R5, #0]
0x1C34	0x7034    STRB	R4, [R6, #0]
0x1C36	0x1E7F    SUBS	R7, R7, #1
0x1C38	0xB2FF    UXTB	R7, R7
0x1C3A	0x1C6D    ADDS	R5, R5, #1
0x1C3C	0x1C76    ADDS	R6, R6, #1
0x1C3E	0x2F00    CMP	R7, #0
0x1C40	0xD1F7    BNE	L_kalman_init0
;I2C_testing_1.c, 41 :: 		}
L_end_kalman_init:
0x1C42	0xB005    ADD	SP, SP, #20
0x1C44	0x4770    BX	LR
; end of _kalman_init
_kalman_update:
;I2C_testing_1.c, 45 :: 		void kalman_update(kalman_state* state, double measurement)
; measurement start address is: 4 (R1)
; state start address is: 0 (R0)
0x1E4C	0xB085    SUB	SP, SP, #20
0x1E4E	0xF8CDE000  STR	LR, [SP, #0]
0x1E52	0x4681    MOV	R9, R0
0x1E54	0x468A    MOV	R10, R1
; measurement end address is: 4 (R1)
; state end address is: 0 (R0)
; state start address is: 36 (R9)
; measurement start address is: 40 (R10)
;I2C_testing_1.c, 48 :: 		state->e = state->e + state->q;
0x1E56	0xF109020C  ADD	R2, R9, #12
0x1E5A	0x9202    STR	R2, [SP, #8]
0x1E5C	0x6812    LDR	R2, [R2, #0]
0x1E5E	0xF8D90000  LDR	R0, [R9, #0]
0x1E62	0xF7FFFCF9  BL	__Add_FP+0
0x1E66	0x9A02    LDR	R2, [SP, #8]
0x1E68	0x6010    STR	R0, [R2, #0]
;I2C_testing_1.c, 51 :: 		state->k = state->e / (state->e + state->r);
0x1E6A	0xF1090210  ADD	R2, R9, #16
0x1E6E	0x9204    STR	R2, [SP, #16]
0x1E70	0xF109020C  ADD	R2, R9, #12
0x1E74	0x6813    LDR	R3, [R2, #0]
0x1E76	0x9303    STR	R3, [SP, #12]
0x1E78	0xF1090204  ADD	R2, R9, #4
0x1E7C	0x6810    LDR	R0, [R2, #0]
0x1E7E	0x461A    MOV	R2, R3
0x1E80	0xF7FFFCEA  BL	__Add_FP+0
0x1E84	0x9002    STR	R0, [SP, #8]
0x1E86	0x9803    LDR	R0, [SP, #12]
0x1E88	0x9101    STR	R1, [SP, #4]
0x1E8A	0x9902    LDR	R1, [SP, #8]
0x1E8C	0x460A    MOV	R2, R1
0x1E8E	0xF7FFFB31  BL	__Div_FP+0
0x1E92	0x9901    LDR	R1, [SP, #4]
0x1E94	0x9A04    LDR	R2, [SP, #16]
0x1E96	0x6010    STR	R0, [R2, #0]
;I2C_testing_1.c, 52 :: 		state->x = state->x + state->k * (measurement - state->x);
0x1E98	0xF1090208  ADD	R2, R9, #8
0x1E9C	0x9204    STR	R2, [SP, #16]
0x1E9E	0x6813    LDR	R3, [R2, #0]
0x1EA0	0x9303    STR	R3, [SP, #12]
0x1EA2	0xF1090210  ADD	R2, R9, #16
0x1EA6	0x9202    STR	R2, [SP, #8]
0x1EA8	0x461A    MOV	R2, R3
0x1EAA	0x4650    MOV	R0, R10
0x1EAC	0xF7FFF934  BL	__Sub_FP+0
; measurement end address is: 40 (R10)
0x1EB0	0x9A02    LDR	R2, [SP, #8]
0x1EB2	0x6812    LDR	R2, [R2, #0]
0x1EB4	0xF7FFF9B2  BL	__Mul_FP+0
0x1EB8	0x9A03    LDR	R2, [SP, #12]
0x1EBA	0xF7FFFCCD  BL	__Add_FP+0
0x1EBE	0x9A04    LDR	R2, [SP, #16]
0x1EC0	0x6010    STR	R0, [R2, #0]
;I2C_testing_1.c, 53 :: 		state->e = (1 - state->k) * state->e;
0x1EC2	0xF109020C  ADD	R2, R9, #12
0x1EC6	0x9202    STR	R2, [SP, #8]
0x1EC8	0xF1090210  ADD	R2, R9, #16
; state end address is: 36 (R9)
0x1ECC	0x6812    LDR	R2, [R2, #0]
0x1ECE	0xF04F507E  MOV	R0, #1065353216
0x1ED2	0xF7FFF921  BL	__Sub_FP+0
0x1ED6	0x9A02    LDR	R2, [SP, #8]
0x1ED8	0x6812    LDR	R2, [R2, #0]
0x1EDA	0xF7FFF99F  BL	__Mul_FP+0
0x1EDE	0x9A02    LDR	R2, [SP, #8]
0x1EE0	0x6010    STR	R0, [R2, #0]
;I2C_testing_1.c, 54 :: 		}
L_end_kalman_update:
0x1EE2	0xF8DDE000  LDR	LR, [SP, #0]
0x1EE6	0xB005    ADD	SP, SP, #20
0x1EE8	0x4770    BX	LR
; end of _kalman_update
__Add_FP:
;__Lib_MathDouble.c, 413 :: 		
0x1858	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 415 :: 		
0x185A	0xE92D41FA  PUSH	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 417 :: 		
0x185E	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 418 :: 		
0x1862	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 419 :: 		
0x1866	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 420 :: 		
0x1868	0xD104    BNE	__me_lab1
;__Lib_MathDouble.c, 422 :: 		
0x186A	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 423 :: 		
0x186C	0xBF18    IT	NE
;__Lib_MathDouble.c, 424 :: 		
0x186E	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 426 :: 		
0x1872	0xE06C    B	__me_lab_end
;__Lib_MathDouble.c, 428 :: 		
__me_lab1:
0x1874	0xF0444400  ORR	R4, R4, #-2147483648
;__Lib_MathDouble.c, 430 :: 		
0x1878	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 432 :: 		
0x187A	0xD05F    BEQ	__me_ovfl1
;__Lib_MathDouble.c, 434 :: 		
0x187C	0xEA4F0494  LSR	R4, R4, #2
;__Lib_MathDouble.c, 435 :: 		
0x1880	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 436 :: 		
0x1882	0xBF48    IT	MI
;__Lib_MathDouble.c, 437 :: 		
0x1884	0x4264    RSBMI	R4, R4, #0
;__Lib_MathDouble.c, 439 :: 		
0x1886	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 440 :: 		
0x188A	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 441 :: 		
0x188E	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 442 :: 		
0x1890	0xD105    BNE	__me_lab2
;__Lib_MathDouble.c, 444 :: 		
0x1892	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 445 :: 		
0x1894	0xBF14    ITE	NE
;__Lib_MathDouble.c, 446 :: 		
0x1896	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 447 :: 		
0x189A	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 449 :: 		
0x189C	0xE057    B	__me_lab_end
;__Lib_MathDouble.c, 451 :: 		
__me_lab2:
0x189E	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 453 :: 		
0x18A2	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 454 :: 		
0x18A4	0xD04B    BEQ	__me_ovfl0
;__Lib_MathDouble.c, 456 :: 		
0x18A6	0xEA4F0191  LSR	R1, R1, #2
;__Lib_MathDouble.c, 457 :: 		
0x18AA	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 458 :: 		
0x18AC	0xBF48    IT	MI
;__Lib_MathDouble.c, 459 :: 		
0x18AE	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 461 :: 		
0x18B0	0x1B5E    SUBS	R6, R3, R5
;__Lib_MathDouble.c, 462 :: 		
0x18B2	0xBF41    ITTTT	MI
;__Lib_MathDouble.c, 463 :: 		
0x18B4	0x460F    MOVMI	R7, R1
;__Lib_MathDouble.c, 464 :: 		
0x18B6	0x4621    MOVMI	R1, R4
;__Lib_MathDouble.c, 465 :: 		
0x18B8	0x463C    MOVMI	R4, R7
;__Lib_MathDouble.c, 466 :: 		
0x18BA	0x4276    RSBMI	R6, R6, #0
;__Lib_MathDouble.c, 467 :: 		
0x18BC	0xBF48    IT	MI
;__Lib_MathDouble.c, 468 :: 		
0x18BE	0x462B    MOVMI	R3, R5
;__Lib_MathDouble.c, 470 :: 		
0x18C0	0x2E19    CMP	R6, #25
;__Lib_MathDouble.c, 471 :: 		
0x18C2	0xBF47    ITTEE	MI
;__Lib_MathDouble.c, 472 :: 		
0x18C4	0xFA44F706  ASRMI	R7, R4, R6
;__Lib_MathDouble.c, 473 :: 		
0x18C8	0x19C9    ADDMI	R1, R1, R7
;__Lib_MathDouble.c, 474 :: 		
0x18CA	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 475 :: 		
0x18CE	0xE003    BPL	__me_skip_sticky
;__Lib_MathDouble.c, 476 :: 		
0x18D0	0xF1C6071C  RSB	R7, R6, #28
;__Lib_MathDouble.c, 477 :: 		
0x18D4	0xFA04F807  LSL	R8, R4, R7
;__Lib_MathDouble.c, 479 :: 		
__me_skip_sticky:
;__Lib_MathDouble.c, 480 :: 		
0x18D8	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 481 :: 		
0x18DA	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 482 :: 		
0x18DC	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 484 :: 		
0x18E0	0xE035    BEQ	__me_lab_end
;__Lib_MathDouble.c, 485 :: 		
0x18E2	0xBF46    ITTE	MI
;__Lib_MathDouble.c, 486 :: 		
0x18E4	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 487 :: 		
0x18E6	0xF04F0701  MOVMI	R7, #1
;__Lib_MathDouble.c, 488 :: 		
0x18EA	0xF04F0700  MOVPL	R7, #0
;__Lib_MathDouble.c, 490 :: 		
__me_loop:
0x18EE	0xF1A30301  SUB	R3, R3, #1
;__Lib_MathDouble.c, 491 :: 		
0x18F2	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 492 :: 		
0x18F4	0xD5FB    BPL	__me_loop
;__Lib_MathDouble.c, 494 :: 		
0x18F6	0xF0110480  ANDS	R4, R1, #128
;__Lib_MathDouble.c, 495 :: 		
0x18FA	0xD00D    BEQ	__me_no_round
;__Lib_MathDouble.c, 496 :: 		
0x18FC	0xF0010520  AND	R5, R1, #32
;__Lib_MathDouble.c, 497 :: 		
0x1900	0xEA480805  ORR	R8, R8, R5, LSL #0
;__Lib_MathDouble.c, 498 :: 		
0x1904	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 499 :: 		
0x1906	0xBF28    IT	CS
;__Lib_MathDouble.c, 500 :: 		
0x1908	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 501 :: 		
0x190A	0xF0010440  AND	R4, R1, #64
;__Lib_MathDouble.c, 502 :: 		
0x190E	0xEA580804  ORRS	R8, R8, R4, LSL #0
;__Lib_MathDouble.c, 503 :: 		
0x1912	0xBF08    IT	EQ
;__Lib_MathDouble.c, 504 :: 		
0x1914	0xF4217180  BICEQ	R1, R1, #256
;__Lib_MathDouble.c, 506 :: 		
__me_no_round:
;__Lib_MathDouble.c, 507 :: 		
0x1918	0x1C9B    ADDS	R3, R3, #2
;__Lib_MathDouble.c, 508 :: 		
0x191A	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 509 :: 		
0x191C	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 511 :: 		
0x1920	0xE015    BLE	__me_lab_end
;__Lib_MathDouble.c, 512 :: 		
0x1922	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 513 :: 		
0x1924	0xD20D    BCS	__me_ovfl
;__Lib_MathDouble.c, 515 :: 		
0x1926	0xF02101FF  BIC	R1, R1, #255
;__Lib_MathDouble.c, 516 :: 		
0x192A	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 518 :: 		
0x192E	0xEA4F2051  LSR	R0, R1, #9
;__Lib_MathDouble.c, 519 :: 		
0x1932	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 520 :: 		
0x1936	0xEA4070C7  ORR	R0, R0, R7, LSL #31
;__Lib_MathDouble.c, 523 :: 		
0x193A	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 525 :: 		
__me_ovfl1:
0x193C	0x4610    MOV	R0, R2
;__Lib_MathDouble.c, 526 :: 		
__me_ovfl0:
0x193E	0xEA4F77D0  LSR	R7, R0, #31
;__Lib_MathDouble.c, 527 :: 		
__me_ovfl:
0x1942	0xEA4F77C7  LSL	R7, R7, #31
;__Lib_MathDouble.c, 528 :: 		
0x1946	0x20FF    MOVS	R0, #255
;__Lib_MathDouble.c, 529 :: 		
0x1948	0xEA4F50C0  LSL	R0, R0, #23
;__Lib_MathDouble.c, 530 :: 		
0x194C	0x4338    ORRS	R0, R7
;__Lib_MathDouble.c, 531 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 532 :: 		
0x194E	0xE8BD41FA  POP	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 534 :: 		
L_end__Add_FP:
0x1952	0xB001    ADD	SP, SP, #4
0x1954	0x4770    BX	LR
; end of __Add_FP
__Div_FP:
;__Lib_MathDouble.c, 743 :: 		
0x14F4	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 745 :: 		
0x14F6	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 746 :: 		
0x14F8	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 747 :: 		
0x14FC	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 748 :: 		
0x14FE	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 749 :: 		
0x1502	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 751 :: 		
0x1506	0x0201    LSLS	R1, R0, #8
;__Lib_MathDouble.c, 752 :: 		
0x1508	0x0043    LSLS	R3, R0, #1
;__Lib_MathDouble.c, 753 :: 		
0x150A	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 754 :: 		
0x150C	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 755 :: 		
0x150E	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 757 :: 		
0x1512	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 759 :: 		
0x1516	0xE03B    BEQ	__me_lab_end
;__Lib_MathDouble.c, 761 :: 		
0x1518	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 762 :: 		
0x151A	0xD035    BEQ	__me_ovfl
;__Lib_MathDouble.c, 764 :: 		
0x151C	0xEA5F2402  LSLS	R4, R2, #8
;__Lib_MathDouble.c, 765 :: 		
0x1520	0xEA5F0542  LSLS	R5, R2, #1
;__Lib_MathDouble.c, 766 :: 		
0x1524	0xEA5F6515  LSRS	R5, R5, #24
;__Lib_MathDouble.c, 767 :: 		
0x1528	0xBF11    ITEEE	NE
;__Lib_MathDouble.c, 769 :: 		
0x152A	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 770 :: 		
0x152E	0xF04F40FF  MOVEQ	R0, #2139095040
;__Lib_MathDouble.c, 771 :: 		
0x1532	0x4330    ORREQ	R0, R6
;__Lib_MathDouble.c, 773 :: 		
0x1534	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 775 :: 		
0x1536	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 776 :: 		
0x1538	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 778 :: 		
0x153A	0x1B5B    SUBS	R3, R3, R5
;__Lib_MathDouble.c, 781 :: 		
0x153C	0x2000    MOVS	R0, #0
;__Lib_MathDouble.c, 782 :: 		
0x153E	0x2720    MOVS	R7, #32
;__Lib_MathDouble.c, 783 :: 		
0x1540	0x0864    LSRS	R4, R4, #1
;__Lib_MathDouble.c, 784 :: 		
0x1542	0x0849    LSRS	R1, R1, #1
;__Lib_MathDouble.c, 786 :: 		
__me_fdiv_:
;__Lib_MathDouble.c, 788 :: 		
0x1544	0x42A1    CMP	R1, R4
;__Lib_MathDouble.c, 790 :: 		
0x1546	0xEB400000  ADC	R0, R0, R0, LSL #0
;__Lib_MathDouble.c, 791 :: 		
0x154A	0xBF28    IT	CS
;__Lib_MathDouble.c, 792 :: 		
0x154C	0x1B09    SUBCS	R1, R1, R4
;__Lib_MathDouble.c, 793 :: 		
0x154E	0x1E7F    SUBS	R7, R7, #1
;__Lib_MathDouble.c, 794 :: 		
0x1550	0xD004    BEQ	__me_flb1_
;__Lib_MathDouble.c, 795 :: 		
0x1552	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 796 :: 		
0x1554	0xBF18    IT	NE
;__Lib_MathDouble.c, 797 :: 		
0x1556	0x0049    LSLNE	R1, R1, #1
;__Lib_MathDouble.c, 798 :: 		
0x1558	0xD1F4    BNE	__me_fdiv_
;__Lib_MathDouble.c, 800 :: 		
0x155A	0x40B8    LSLS	R0, R7
;__Lib_MathDouble.c, 802 :: 		
__me_flb1_:
0x155C	0xF0104F00  TST	R0, #-2147483648
;__Lib_MathDouble.c, 803 :: 		
0x1560	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 804 :: 		
0x1562	0x0040    LSLEQ	R0, R0, #1
;__Lib_MathDouble.c, 805 :: 		
0x1564	0xF1B30301  SUBSEQ	R3, R3, #1
;__Lib_MathDouble.c, 807 :: 		
0x1568	0x3080    ADDS	R0, #128
;__Lib_MathDouble.c, 808 :: 		
0x156A	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 809 :: 		
0x156C	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 810 :: 		
0x156E	0x0040    LSLCC	R0, R0, #1
;__Lib_MathDouble.c, 812 :: 		
__me_flb2_:
0x1570	0x337F    ADDS	R3, #127
;__Lib_MathDouble.c, 813 :: 		
0x1572	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 814 :: 		
0x1574	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 816 :: 		
0x1578	0xE00A    BLE	__me_lab_end
;__Lib_MathDouble.c, 818 :: 		
0x157A	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 819 :: 		
0x157C	0xD204    BCS	__me_ovfl
;__Lib_MathDouble.c, 821 :: 		
0x157E	0x0A40    LSRS	R0, R0, #9
;__Lib_MathDouble.c, 822 :: 		
0x1580	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 823 :: 		
0x1584	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 826 :: 		
0x1586	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 828 :: 		
__me_ovfl:
0x1588	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 829 :: 		
0x158A	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 830 :: 		
0x158C	0xEA560007  ORRS	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 831 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 832 :: 		
0x1590	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 834 :: 		
L_end__Div_FP:
0x1594	0xB001    ADD	SP, SP, #4
0x1596	0x4770    BX	LR
; end of __Div_FP
__Sub_FP:
;__Lib_MathDouble.c, 539 :: 		
0x1118	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 541 :: 		
0x111A	0xF0824200  EOR	R2, R2, #-2147483648
;__Lib_MathDouble.c, 542 :: 		
0x111E	0xE92D41FA  PUSH	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 544 :: 		
0x1122	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 545 :: 		
0x1126	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 546 :: 		
0x112A	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 547 :: 		
0x112C	0xD104    BNE	__me_lab1
;__Lib_MathDouble.c, 549 :: 		
0x112E	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 550 :: 		
0x1130	0xBF18    IT	NE
;__Lib_MathDouble.c, 551 :: 		
0x1132	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 553 :: 		
0x1136	0xE06C    B	__me_lab_end
;__Lib_MathDouble.c, 555 :: 		
__me_lab1:
0x1138	0xF0444400  ORR	R4, R4, #-2147483648
;__Lib_MathDouble.c, 557 :: 		
0x113C	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 559 :: 		
0x113E	0xD05F    BEQ	__me_ovfl1
;__Lib_MathDouble.c, 561 :: 		
0x1140	0xEA4F0494  LSR	R4, R4, #2
;__Lib_MathDouble.c, 562 :: 		
0x1144	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 563 :: 		
0x1146	0xBF48    IT	MI
;__Lib_MathDouble.c, 564 :: 		
0x1148	0x4264    RSBMI	R4, R4, #0
;__Lib_MathDouble.c, 566 :: 		
0x114A	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 567 :: 		
0x114E	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 568 :: 		
0x1152	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 569 :: 		
0x1154	0xD105    BNE	__me_lab2
;__Lib_MathDouble.c, 571 :: 		
0x1156	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 572 :: 		
0x1158	0xBF14    ITE	NE
;__Lib_MathDouble.c, 573 :: 		
0x115A	0xF04F0000  MOVNE	R0, #0
;__Lib_MathDouble.c, 574 :: 		
0x115E	0x4610    MOVEQ	R0, R2
;__Lib_MathDouble.c, 576 :: 		
0x1160	0xE057    B	__me_lab_end
;__Lib_MathDouble.c, 578 :: 		
__me_lab2:
0x1162	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 580 :: 		
0x1166	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 581 :: 		
0x1168	0xD04B    BEQ	__me_ovfl0
;__Lib_MathDouble.c, 583 :: 		
0x116A	0xEA4F0191  LSR	R1, R1, #2
;__Lib_MathDouble.c, 584 :: 		
0x116E	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 585 :: 		
0x1170	0xBF48    IT	MI
;__Lib_MathDouble.c, 586 :: 		
0x1172	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 588 :: 		
0x1174	0x1B5E    SUBS	R6, R3, R5
;__Lib_MathDouble.c, 589 :: 		
0x1176	0xBF41    ITTTT	MI
;__Lib_MathDouble.c, 590 :: 		
0x1178	0x460F    MOVMI	R7, R1
;__Lib_MathDouble.c, 591 :: 		
0x117A	0x4621    MOVMI	R1, R4
;__Lib_MathDouble.c, 592 :: 		
0x117C	0x463C    MOVMI	R4, R7
;__Lib_MathDouble.c, 593 :: 		
0x117E	0x4276    RSBMI	R6, R6, #0
;__Lib_MathDouble.c, 594 :: 		
0x1180	0xBF48    IT	MI
;__Lib_MathDouble.c, 595 :: 		
0x1182	0x462B    MOVMI	R3, R5
;__Lib_MathDouble.c, 597 :: 		
0x1184	0x2E19    CMP	R6, #25
;__Lib_MathDouble.c, 598 :: 		
0x1186	0xBF47    ITTEE	MI
;__Lib_MathDouble.c, 599 :: 		
0x1188	0xFA44F706  ASRMI	R7, R4, R6
;__Lib_MathDouble.c, 600 :: 		
0x118C	0x19C9    ADDMI	R1, R1, R7
;__Lib_MathDouble.c, 601 :: 		
0x118E	0xF04F0800  MOVPL	R8, #0
;__Lib_MathDouble.c, 602 :: 		
0x1192	0xE003    BPL	__me_skip_sticky
;__Lib_MathDouble.c, 603 :: 		
0x1194	0xF1C6071C  RSB	R7, R6, #28
;__Lib_MathDouble.c, 604 :: 		
0x1198	0xFA04F807  LSL	R8, R4, R7
;__Lib_MathDouble.c, 606 :: 		
__me_skip_sticky:
;__Lib_MathDouble.c, 607 :: 		
0x119C	0x2900    CMP	R1, #0
;__Lib_MathDouble.c, 608 :: 		
0x119E	0xBF04    ITT	EQ
;__Lib_MathDouble.c, 609 :: 		
0x11A0	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 611 :: 		
0x11A4	0xE035    BEQ	__me_lab_end
;__Lib_MathDouble.c, 612 :: 		
0x11A6	0xBF46    ITTE	MI
;__Lib_MathDouble.c, 613 :: 		
0x11A8	0x4249    RSBMI	R1, R1, #0
;__Lib_MathDouble.c, 614 :: 		
0x11AA	0xF04F0701  MOVMI	R7, #1
;__Lib_MathDouble.c, 615 :: 		
0x11AE	0xF04F0700  MOVPL	R7, #0
;__Lib_MathDouble.c, 617 :: 		
__me_loop:
0x11B2	0xF1A30301  SUB	R3, R3, #1
;__Lib_MathDouble.c, 618 :: 		
0x11B6	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 619 :: 		
0x11B8	0xD5FB    BPL	__me_loop
;__Lib_MathDouble.c, 621 :: 		
0x11BA	0xF0110480  ANDS	R4, R1, #128
;__Lib_MathDouble.c, 622 :: 		
0x11BE	0xD00D    BEQ	__me_no_round
;__Lib_MathDouble.c, 623 :: 		
0x11C0	0xF0010520  AND	R5, R1, #32
;__Lib_MathDouble.c, 624 :: 		
0x11C4	0xEA480805  ORR	R8, R8, R5, LSL #0
;__Lib_MathDouble.c, 625 :: 		
0x11C8	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 626 :: 		
0x11CA	0xBF28    IT	CS
;__Lib_MathDouble.c, 627 :: 		
0x11CC	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 628 :: 		
0x11CE	0xF0010440  AND	R4, R1, #64
;__Lib_MathDouble.c, 629 :: 		
0x11D2	0xEA580804  ORRS	R8, R8, R4, LSL #0
;__Lib_MathDouble.c, 630 :: 		
0x11D6	0xBF08    IT	EQ
;__Lib_MathDouble.c, 631 :: 		
0x11D8	0xF4217180  BICEQ	R1, R1, #256
;__Lib_MathDouble.c, 633 :: 		
__me_no_round:
;__Lib_MathDouble.c, 634 :: 		
0x11DC	0x1C9B    ADDS	R3, R3, #2
;__Lib_MathDouble.c, 635 :: 		
0x11DE	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 636 :: 		
0x11E0	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 638 :: 		
0x11E4	0xE015    BLE	__me_lab_end
;__Lib_MathDouble.c, 639 :: 		
0x11E6	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 640 :: 		
0x11E8	0xD20D    BCS	__me_ovfl
;__Lib_MathDouble.c, 642 :: 		
0x11EA	0xF02101FF  BIC	R1, R1, #255
;__Lib_MathDouble.c, 643 :: 		
0x11EE	0xEA4F0141  LSL	R1, R1, #1
;__Lib_MathDouble.c, 645 :: 		
0x11F2	0xEA4F2051  LSR	R0, R1, #9
;__Lib_MathDouble.c, 646 :: 		
0x11F6	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 647 :: 		
0x11FA	0xEA4070C7  ORR	R0, R0, R7, LSL #31
;__Lib_MathDouble.c, 650 :: 		
0x11FE	0xE008    B	__me_lab_end
;__Lib_MathDouble.c, 652 :: 		
__me_ovfl1:
0x1200	0x4610    MOV	R0, R2
;__Lib_MathDouble.c, 653 :: 		
__me_ovfl0:
0x1202	0xEA4F77D0  LSR	R7, R0, #31
;__Lib_MathDouble.c, 654 :: 		
__me_ovfl:
0x1206	0xEA4F77C7  LSL	R7, R7, #31
;__Lib_MathDouble.c, 655 :: 		
0x120A	0x20FF    MOVS	R0, #255
;__Lib_MathDouble.c, 656 :: 		
0x120C	0xEA4F50C0  LSL	R0, R0, #23
;__Lib_MathDouble.c, 657 :: 		
0x1210	0x4338    ORRS	R0, R7
;__Lib_MathDouble.c, 658 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 659 :: 		
0x1212	0xE8BD41FA  POP	(R1, R3, R4, R5, R6, R7, R8, R14)
;__Lib_MathDouble.c, 661 :: 		
L_end__Sub_FP:
0x1216	0xB001    ADD	SP, SP, #4
0x1218	0x4770    BX	LR
; end of __Sub_FP
__Mul_FP:
;__Lib_MathDouble.c, 666 :: 		
0x121C	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 668 :: 		
0x121E	0xB5FA    PUSH	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 670 :: 		
0x1220	0xEA900602  EORS	R6, R0, R2, LSL #0
;__Lib_MathDouble.c, 671 :: 		
0x1224	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 672 :: 		
0x1226	0xF04F4600  MOVMI	R6, #-2147483648
;__Lib_MathDouble.c, 673 :: 		
0x122A	0xF04F0600  MOVPL	R6, #0
;__Lib_MathDouble.c, 675 :: 		
0x122E	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 676 :: 		
0x1232	0xEA4F0340  LSL	R3, R0, #1
;__Lib_MathDouble.c, 677 :: 		
0x1236	0x0E1B    LSRS	R3, R3, #24
;__Lib_MathDouble.c, 678 :: 		
0x1238	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 679 :: 		
0x123A	0xF0414100  ORRNE	R1, R1, #-2147483648
;__Lib_MathDouble.c, 681 :: 		
0x123E	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 683 :: 		
0x1242	0xE02C    BEQ	__me_lab_end
;__Lib_MathDouble.c, 685 :: 		
0x1244	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 686 :: 		
0x1246	0xD026    BEQ	__me_ovfl
;__Lib_MathDouble.c, 688 :: 		
0x1248	0xEA4F2402  LSL	R4, R2, #8
;__Lib_MathDouble.c, 689 :: 		
0x124C	0xEA4F0542  LSL	R5, R2, #1
;__Lib_MathDouble.c, 690 :: 		
0x1250	0x0E2D    LSRS	R5, R5, #24
;__Lib_MathDouble.c, 691 :: 		
0x1252	0xBF12    ITEE	NE
;__Lib_MathDouble.c, 692 :: 		
0x1254	0xF0444400  ORRNE	R4, R4, #-2147483648
;__Lib_MathDouble.c, 694 :: 		
0x1258	0xF04F0000  MOVEQ	R0, #0
;__Lib_MathDouble.c, 696 :: 		
0x125C	0xE01F    BEQ	__me_lab_end
;__Lib_MathDouble.c, 698 :: 		
0x125E	0x2DFF    CMP	R5, #255
;__Lib_MathDouble.c, 699 :: 		
0x1260	0xD019    BEQ	__me_ovfl
;__Lib_MathDouble.c, 701 :: 		
0x1262	0x195B    ADDS	R3, R3, R5
;__Lib_MathDouble.c, 703 :: 		
0x1264	0xFBA15404  UMULL	R5, R4, R1, R4
;__Lib_MathDouble.c, 705 :: 		
0x1268	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 706 :: 		
0x126A	0xBF5C    ITT	PL
;__Lib_MathDouble.c, 707 :: 		
0x126C	0x0064    LSLPL	R4, R4, #1
;__Lib_MathDouble.c, 708 :: 		
0x126E	0x1E5B    SUBPL	R3, R3, #1
;__Lib_MathDouble.c, 710 :: 		
0x1270	0x3480    ADDS	R4, #128
;__Lib_MathDouble.c, 711 :: 		
0x1272	0xBF24    ITT	CS
;__Lib_MathDouble.c, 712 :: 		
0x1274	0x1C5B    ADDCS	R3, R3, #1
;__Lib_MathDouble.c, 713 :: 		
0x1276	0x0864    LSRCS	R4, R4, #1
;__Lib_MathDouble.c, 715 :: 		
0x1278	0x3B7E    SUBS	R3, #126
;__Lib_MathDouble.c, 716 :: 		
0x127A	0xBFDC    ITT	LE
;__Lib_MathDouble.c, 717 :: 		
0x127C	0xF04F0000  MOVLE	R0, #0
;__Lib_MathDouble.c, 719 :: 		
0x1280	0xE00D    BLE	__me_lab_end
;__Lib_MathDouble.c, 721 :: 		
0x1282	0x2BFF    CMP	R3, #255
;__Lib_MathDouble.c, 722 :: 		
0x1284	0xD207    BCS	__me_ovfl
;__Lib_MathDouble.c, 724 :: 		
0x1286	0xEA4F2014  LSR	R0, R4, #8
;__Lib_MathDouble.c, 725 :: 		
0x128A	0xF4300000  BICS	R0, R0, #8388608
;__Lib_MathDouble.c, 726 :: 		
0x128E	0xEA4050C3  ORR	R0, R0, R3, LSL #23
;__Lib_MathDouble.c, 727 :: 		
0x1292	0x4330    ORRS	R0, R6
;__Lib_MathDouble.c, 730 :: 		
0x1294	0xE003    B	__me_lab_end
;__Lib_MathDouble.c, 732 :: 		
__me_ovfl:
0x1296	0x27FF    MOVS	R7, #255
;__Lib_MathDouble.c, 733 :: 		
0x1298	0x05FF    LSLS	R7, R7, #23
;__Lib_MathDouble.c, 734 :: 		
0x129A	0xEA460007  ORR	R0, R6, R7, LSL #0
;__Lib_MathDouble.c, 735 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 736 :: 		
0x129E	0xE8BD40FA  POP	(R1, R3, R4, R5, R6, R7, R14)
;__Lib_MathDouble.c, 738 :: 		
L_end__Mul_FP:
0x12A2	0xB001    ADD	SP, SP, #4
0x12A4	0x4770    BX	LR
; end of __Mul_FP
_pow:
;__Lib_CMath.c, 397 :: 		
; x start address is: 0 (R0)
0x1EEC	0xB084    SUB	SP, SP, #16
0x1EEE	0xF8CDE000  STR	LR, [SP, #0]
0x1EF2	0x9103    STR	R1, [SP, #12]
0x1EF4	0x4601    MOV	R1, R0
; x end address is: 0 (R0)
; x start address is: 4 (R1)
;__Lib_CMath.c, 398 :: 		
0x1EF6	0x2200    MOVS	R2, #0
0x1EF8	0xF88D2008  STRB	R2, [SP, #8]
;__Lib_CMath.c, 402 :: 		
0x1EFC	0x9A03    LDR	R2, [SP, #12]
0x1EFE	0xF04F0000  MOV	R0, #0
0x1F02	0xF7FEFCFD  BL	__Compare_FP+0
0x1F06	0xF2400000  MOVW	R0, #0
0x1F0A	0xD100    BNE	L__pow135
0x1F0C	0x2001    MOVS	R0, #1
L__pow135:
0x1F0E	0xB2C0    UXTB	R0, R0
0x1F10	0xB110    CBZ	R0, L_pow60
; x end address is: 4 (R1)
;__Lib_CMath.c, 403 :: 		
0x1F12	0xF04F507E  MOV	R0, #1065353216
0x1F16	0xE042    B	L_end_pow
L_pow60:
;__Lib_CMath.c, 404 :: 		
; x start address is: 4 (R1)
0x1F18	0xF04F0000  MOV	R0, #0
0x1F1C	0x460A    MOV	R2, R1
0x1F1E	0xF7FEFCEF  BL	__Compare_FP+0
0x1F22	0xF2400000  MOVW	R0, #0
0x1F26	0xD100    BNE	L__pow136
0x1F28	0x2001    MOVS	R0, #1
L__pow136:
0x1F2A	0xB2C0    UXTB	R0, R0
0x1F2C	0xB110    CBZ	R0, L_pow61
; x end address is: 4 (R1)
;__Lib_CMath.c, 405 :: 		
0x1F2E	0xF04F0000  MOV	R0, #0
0x1F32	0xE034    B	L_end_pow
L_pow61:
;__Lib_CMath.c, 406 :: 		
; x start address is: 4 (R1)
0x1F34	0xF04F0000  MOV	R0, #0
0x1F38	0x460A    MOV	R2, R1
0x1F3A	0xF7FEFCE1  BL	__Compare_FP+0
0x1F3E	0xF2400000  MOVW	R0, #0
0x1F42	0xDD00    BLE	L__pow137
0x1F44	0x2001    MOVS	R0, #1
L__pow137:
0x1F46	0xB2C0    UXTB	R0, R0
0x1F48	0xB1D0    CBZ	R0, L__pow80
;__Lib_CMath.c, 407 :: 		
0x1F4A	0x9101    STR	R1, [SP, #4]
0x1F4C	0x9803    LDR	R0, [SP, #12]
0x1F4E	0xF7FEFBD3  BL	__FloatToSignedIntegral+0
; yi start address is: 12 (R3)
0x1F52	0x4603    MOV	R3, R0
;__Lib_CMath.c, 408 :: 		
0x1F54	0xF7FEFC6E  BL	__SignedIntegralToFloat+0
0x1F58	0x9901    LDR	R1, [SP, #4]
0x1F5A	0x9A03    LDR	R2, [SP, #12]
0x1F5C	0xF7FEFCD0  BL	__Compare_FP+0
0x1F60	0xF2400000  MOVW	R0, #0
0x1F64	0xD000    BEQ	L__pow138
0x1F66	0x2001    MOVS	R0, #1
L__pow138:
0x1F68	0xB2C0    UXTB	R0, R0
0x1F6A	0xB110    CBZ	R0, L_pow63
; x end address is: 4 (R1)
; yi end address is: 12 (R3)
;__Lib_CMath.c, 409 :: 		
0x1F6C	0xF04F0000  MOV	R0, #0
0x1F70	0xE015    B	L_end_pow
L_pow63:
;__Lib_CMath.c, 410 :: 		
; yi start address is: 12 (R3)
; x start address is: 4 (R1)
0x1F72	0xF0030201  AND	R2, R3, #1
; yi end address is: 12 (R3)
0x1F76	0xF88D2008  STRB	R2, [SP, #8]
;__Lib_CMath.c, 411 :: 		
0x1F7A	0xF0814000  EOR	R0, R1, #-2147483648
; x end address is: 4 (R1)
; x start address is: 0 (R0)
; x end address is: 0 (R0)
;__Lib_CMath.c, 412 :: 		
0x1F7E	0xE000    B	L_pow62
L__pow80:
;__Lib_CMath.c, 406 :: 		
0x1F80	0x4608    MOV	R0, R1
;__Lib_CMath.c, 412 :: 		
L_pow62:
;__Lib_CMath.c, 413 :: 		
; x start address is: 0 (R0)
; x end address is: 0 (R0)
0x1F82	0xF7FFF991  BL	_log+0
;__Lib_CMath.c, 414 :: 		
0x1F86	0x9A03    LDR	R2, [SP, #12]
0x1F88	0xF7FFF948  BL	__Mul_FP+0
;__Lib_CMath.c, 415 :: 		
0x1F8C	0xF7FFFA2C  BL	_exp+0
; x start address is: 0 (R0)
;__Lib_CMath.c, 417 :: 		
0x1F90	0xF89D2008  LDRB	R2, [SP, #8]
0x1F94	0xB11A    CBZ	R2, L_pow64
;__Lib_CMath.c, 418 :: 		
0x1F96	0xF0804200  EOR	R2, R0, #-2147483648
; x end address is: 0 (R0)
0x1F9A	0x4610    MOV	R0, R2
0x1F9C	0xE7FF    B	L_end_pow
L_pow64:
;__Lib_CMath.c, 419 :: 		
; x start address is: 0 (R0)
; x end address is: 0 (R0)
;__Lib_CMath.c, 420 :: 		
L_end_pow:
0x1F9E	0xF8DDE000  LDR	LR, [SP, #0]
0x1FA2	0xB004    ADD	SP, SP, #16
0x1FA4	0x4770    BX	LR
; end of _pow
_log:
;__Lib_CMath.c, 365 :: 		
; x start address is: 0 (R0)
0x12A8	0xB082    SUB	SP, SP, #8
0x12AA	0xF8CDE000  STR	LR, [SP, #0]
0x12AE	0x4603    MOV	R3, R0
; x end address is: 0 (R0)
; x start address is: 12 (R3)
;__Lib_CMath.c, 381 :: 		
0x12B0	0xF04F0000  MOV	R0, #0
0x12B4	0x461A    MOV	R2, R3
0x12B6	0xF7FFFB23  BL	__Compare_FP+0
0x12BA	0xF2400000  MOVW	R0, #0
0x12BE	0xDB00    BLT	L__log132
0x12C0	0x2001    MOVS	R0, #1
L__log132:
0x12C2	0xB2C0    UXTB	R0, R0
0x12C4	0xB110    CBZ	R0, L_log59
; x end address is: 12 (R3)
;__Lib_CMath.c, 382 :: 		
0x12C6	0xF04F0000  MOV	R0, #0
0x12CA	0xE020    B	L_end_log
L_log59:
;__Lib_CMath.c, 383 :: 		
; x start address is: 12 (R3)
0x12CC	0xA901    ADD	R1, SP, #4
0x12CE	0x4618    MOV	R0, R3
; x end address is: 12 (R3)
0x12D0	0xF7FFFD08  BL	_frexp+0
0x12D4	0xF04F4280  MOV	R2, #1073741824
0x12D8	0xF7FFFFA0  BL	__Mul_FP+0
0x12DC	0xF04F527E  MOV	R2, #1065353216
0x12E0	0xF7FFFF1A  BL	__Sub_FP+0
;__Lib_CMath.c, 384 :: 		
0x12E4	0xF9BD1004  LDRSH	R1, [SP, #4]
0x12E8	0x1E49    SUBS	R1, R1, #1
0x12EA	0xF8AD1004  STRH	R1, [SP, #4]
;__Lib_CMath.c, 385 :: 		
0x12EE	0x2208    MOVS	R2, #8
0x12F0	0xB212    SXTH	R2, R2
0x12F2	0x4909    LDR	R1, [PC, #36]
0x12F4	0xF7FFFCD2  BL	__Lib_CMath_eval_poly+0
; x start address is: 32 (R8)
0x12F8	0x4680    MOV	R8, R0
;__Lib_CMath.c, 386 :: 		
0x12FA	0xF9BD0004  LDRSH	R0, [SP, #4]
0x12FE	0xF7FFFA99  BL	__SignedIntegralToFloat+0
0x1302	0x4A06    LDR	R2, [PC, #24]
0x1304	0xF7FFFF8A  BL	__Mul_FP+0
0x1308	0x4642    MOV	R2, R8
0x130A	0xF000FAA5  BL	__Add_FP+0
; x end address is: 32 (R8)
;__Lib_CMath.c, 388 :: 		
L_end_log:
0x130E	0xF8DDE000  LDR	LR, [SP, #0]
0x1312	0xB002    ADD	SP, SP, #8
0x1314	0x4770    BX	LR
0x1316	0xBF00    NOP
0x1318	0x23E80000  	log_coeff_L0+0
0x131C	0x72183F31  	#1060205080
; end of _log
_frexp:
;__Lib_CMath.c, 79 :: 		
; eptr start address is: 4 (R1)
; value start address is: 0 (R0)
0x0CE4	0xB082    SUB	SP, SP, #8
; eptr end address is: 4 (R1)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
; eptr start address is: 4 (R1)
;__Lib_CMath.c, 83 :: 		
0x0CE6	0x9001    STR	R0, [SP, #4]
; value end address is: 0 (R0)
;__Lib_CMath.c, 84 :: 		
0x0CE8	0xF8BD2006  LDRH	R2, [SP, #6]
0x0CEC	0xF3C212C7  UBFX	R2, R2, #7, #8
0x0CF0	0x3A7E    SUBS	R2, #126
; bb start address is: 0 (R0)
0x0CF2	0xB210    SXTH	R0, R2
;__Lib_CMath.c, 85 :: 		
0x0CF4	0x8008    STRH	R0, [R1, #0]
; eptr end address is: 4 (R1)
; bb end address is: 0 (R0)
;__Lib_CMath.c, 86 :: 		
0x0CF6	0x237E    MOVS	R3, #126
0x0CF8	0xF8BD2006  LDRH	R2, [SP, #6]
0x0CFC	0xF36312CE  BFI	R2, R3, #7, #8
0x0D00	0xF8AD2006  STRH	R2, [SP, #6]
;__Lib_CMath.c, 87 :: 		
0x0D04	0x9801    LDR	R0, [SP, #4]
;__Lib_CMath.c, 94 :: 		
L_end_frexp:
0x0D06	0xB002    ADD	SP, SP, #8
0x0D08	0x4770    BX	LR
; end of _frexp
__Lib_CMath_eval_poly:
;__Lib_CMath.c, 117 :: 		
; n start address is: 8 (R2)
; d start address is: 4 (R1)
; x start address is: 0 (R0)
0x0C9C	0xB081    SUB	SP, SP, #4
0x0C9E	0xF8CDE000  STR	LR, [SP, #0]
; n end address is: 8 (R2)
; d end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 0 (R0)
; d start address is: 4 (R1)
; n start address is: 8 (R2)
;__Lib_CMath.c, 120 :: 		
0x0CA2	0x0093    LSLS	R3, R2, #2
0x0CA4	0x18CB    ADDS	R3, R1, R3
0x0CA6	0x681B    LDR	R3, [R3, #0]
; res start address is: 16 (R4)
0x0CA8	0x461C    MOV	R4, R3
; x end address is: 0 (R0)
; d end address is: 4 (R1)
; n end address is: 8 (R2)
; res end address is: 16 (R4)
0x0CAA	0x4682    MOV	R10, R0
0x0CAC	0x4620    MOV	R0, R4
0x0CAE	0x4689    MOV	R9, R1
0x0CB0	0xFA0FF882  SXTH	R8, R2
;__Lib_CMath.c, 121 :: 		
L___Lib_CMath_eval_poly17:
; res start address is: 0 (R0)
; x start address is: 40 (R10)
; d start address is: 36 (R9)
; n start address is: 32 (R8)
; d start address is: 36 (R9)
; d end address is: 36 (R9)
; x start address is: 40 (R10)
; x end address is: 40 (R10)
0x0CB4	0xF1B80F00  CMP	R8, #0
0x0CB8	0xD010    BEQ	L___Lib_CMath_eval_poly18
; d end address is: 36 (R9)
; x end address is: 40 (R10)
;__Lib_CMath.c, 122 :: 		
; x start address is: 40 (R10)
; d start address is: 36 (R9)
0x0CBA	0x4652    MOV	R2, R10
0x0CBC	0xF000FAAE  BL	__Mul_FP+0
; res end address is: 0 (R0)
0x0CC0	0xF1A80301  SUB	R3, R8, #1
0x0CC4	0xB21B    SXTH	R3, R3
; n end address is: 32 (R8)
; n start address is: 44 (R11)
0x0CC6	0xFA0FFB83  SXTH	R11, R3
0x0CCA	0x009B    LSLS	R3, R3, #2
0x0CCC	0xEB090303  ADD	R3, R9, R3, LSL #0
0x0CD0	0x681A    LDR	R2, [R3, #0]
0x0CD2	0xF000FDC1  BL	__Add_FP+0
; res start address is: 0 (R0)
; d end address is: 36 (R9)
; x end address is: 40 (R10)
; n end address is: 44 (R11)
0x0CD6	0xFA0FF88B  SXTH	R8, R11
0x0CDA	0xE7EB    B	L___Lib_CMath_eval_poly17
L___Lib_CMath_eval_poly18:
;__Lib_CMath.c, 124 :: 		
; res end address is: 0 (R0)
;__Lib_CMath.c, 125 :: 		
L_end_eval_poly:
0x0CDC	0xF8DDE000  LDR	LR, [SP, #0]
0x0CE0	0xB001    ADD	SP, SP, #4
0x0CE2	0x4770    BX	LR
; end of __Lib_CMath_eval_poly
__Compare_FP:
;__Lib_MathDouble.c, 839 :: 		
0x0900	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 841 :: 		
0x0902	0xB510    PUSH	(R4, R14)
;__Lib_MathDouble.c, 843 :: 		
0x0904	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 844 :: 		
0x0906	0xBF08    IT	EQ
;__Lib_MathDouble.c, 846 :: 		
0x0908	0xE02A    BEQ	__me_lab_end
;__Lib_MathDouble.c, 848 :: 		
0x090A	0xEA400402  ORR	R4, R0, R2, LSL #0
;__Lib_MathDouble.c, 849 :: 		
0x090E	0xEA4F0444  LSL	R4, R4, #1
;__Lib_MathDouble.c, 850 :: 		
0x0912	0x2C00    CMP	R4, #0
;__Lib_MathDouble.c, 851 :: 		
0x0914	0xBF08    IT	EQ
;__Lib_MathDouble.c, 853 :: 		
0x0916	0xE023    BEQ	__me_lab_end
;__Lib_MathDouble.c, 855 :: 		
0x0918	0x0044    LSLS	R4, R0, #1
;__Lib_MathDouble.c, 856 :: 		
0x091A	0xD104    BNE	__me_ct2_
;__Lib_MathDouble.c, 858 :: 		
0x091C	0x4294    CMP	R4, R2
;__Lib_MathDouble.c, 859 :: 		
0x091E	0xD401    BMI	__me_labop2_pos
;__Lib_MathDouble.c, 860 :: 		
0x0920	0x1CA4    ADDS	R4, R4, #2
;__Lib_MathDouble.c, 861 :: 		
0x0922	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 862 :: 		
__me_labop2_pos:
;__Lib_MathDouble.c, 864 :: 		
0x0924	0xE01C    B	__me_lab_end
;__Lib_MathDouble.c, 866 :: 		
__me_ct2_:
0x0926	0xEA4F0440  LSL	R4, R0, #1
;__Lib_MathDouble.c, 867 :: 		
0x092A	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 868 :: 		
0x092E	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 869 :: 		
0x0930	0xD10A    BNE	__me_ct1_
;__Lib_MathDouble.c, 870 :: 		
0x0932	0xEA4F0442  LSL	R4, R2, #1
;__Lib_MathDouble.c, 871 :: 		
0x0936	0xEA4F6414  LSR	R4, R4, #24
;__Lib_MathDouble.c, 872 :: 		
0x093A	0x2CFF    CMP	R4, #255
;__Lib_MathDouble.c, 873 :: 		
0x093C	0xD104    BNE	__me_ct1_
;__Lib_MathDouble.c, 875 :: 		
0x093E	0xEA4F74D2  LSR	R4, R2, #31
;__Lib_MathDouble.c, 876 :: 		
0x0942	0xEBB434D0  SUBS	R4, R4, R0, LSR #31
;__Lib_MathDouble.c, 878 :: 		
0x0946	0xE00B    B	__me_lab_end
;__Lib_MathDouble.c, 880 :: 		
__me_ct1_:
0x0948	0x2A00    CMP	R2, #0
;__Lib_MathDouble.c, 881 :: 		
0x094A	0xD406    BMI	__me_op2_m
;__Lib_MathDouble.c, 883 :: 		
0x094C	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 884 :: 		
0x094E	0xDC02    BGT	__me_labop1_pos
;__Lib_MathDouble.c, 885 :: 		
0x0950	0x2400    MOVS	R4, #0
;__Lib_MathDouble.c, 886 :: 		
0x0952	0x2C01    CMP	R4, #1
;__Lib_MathDouble.c, 888 :: 		
0x0954	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 889 :: 		
__me_labop1_pos:
;__Lib_MathDouble.c, 890 :: 		
0x0956	0x4290    CMP	R0, R2
;__Lib_MathDouble.c, 892 :: 		
0x0958	0xE002    B	__me_lab_end
;__Lib_MathDouble.c, 893 :: 		
__me_op2_m:
0x095A	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 894 :: 		
0x095C	0xBF48    IT	MI
;__Lib_MathDouble.c, 895 :: 		
0x095E	0x4282    CMPMI	R2, R0
;__Lib_MathDouble.c, 896 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 897 :: 		
0x0960	0xE8BD4010  POP	(R4, R14)
;__Lib_MathDouble.c, 899 :: 		
L_end__Compare_FP:
0x0964	0xB001    ADD	SP, SP, #4
0x0966	0x4770    BX	LR
; end of __Compare_FP
__SignedIntegralToFloat:
;__Lib_MathDouble.c, 186 :: 		
0x0834	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 188 :: 		
0x0836	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 189 :: 		
0x0838	0xBF08    IT	EQ
;__Lib_MathDouble.c, 191 :: 		
0x083A	0xE019    BEQ	__me_lab_end
;__Lib_MathDouble.c, 193 :: 		
0x083C	0xB506    PUSH	(R1, R2, R14)
;__Lib_MathDouble.c, 195 :: 		
0x083E	0xBF54    ITE	PL
;__Lib_MathDouble.c, 196 :: 		
0x0840	0x4601    MOVPL	R1, R0
;__Lib_MathDouble.c, 197 :: 		
0x0842	0xF1D00100  RSBSMI	R1, R0, #0
;__Lib_MathDouble.c, 199 :: 		
0x0846	0xF04F029E  MOV	R2, #158
;__Lib_MathDouble.c, 201 :: 		
0x084A	0xD402    BMI	__me_lab1
;__Lib_MathDouble.c, 202 :: 		
__me_loop:
0x084C	0x1E52    SUBS	R2, R2, #1
;__Lib_MathDouble.c, 203 :: 		
0x084E	0x0049    LSLS	R1, R1, #1
;__Lib_MathDouble.c, 204 :: 		
0x0850	0xD5FC    BPL	__me_loop
;__Lib_MathDouble.c, 206 :: 		
__me_lab1:
0x0852	0x3180    ADDS	R1, #128
;__Lib_MathDouble.c, 207 :: 		
0x0854	0xBF2C    ITE	CS
;__Lib_MathDouble.c, 208 :: 		
0x0856	0x1C52    ADDCS	R2, R2, #1
;__Lib_MathDouble.c, 209 :: 		
0x0858	0x0049    LSLCC	R1, R1, #1
;__Lib_MathDouble.c, 211 :: 		
0x085A	0xEA4F2151  LSR	R1, R1, #9
;__Lib_MathDouble.c, 212 :: 		
0x085E	0xEA4151C2  ORR	R1, R1, R2, LSL #23
;__Lib_MathDouble.c, 213 :: 		
0x0862	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 214 :: 		
0x0864	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 215 :: 		
0x0866	0xF0414000  ORRMI	R0, R1, #-2147483648
;__Lib_MathDouble.c, 216 :: 		
0x086A	0x4608    MOVPL	R0, R1
;__Lib_MathDouble.c, 218 :: 		
0x086C	0xE8BD4006  POP	(R1, R2, R14)
;__Lib_MathDouble.c, 219 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 221 :: 		
L_end__SignedIntegralToFloat:
0x0870	0xB001    ADD	SP, SP, #4
0x0872	0x4770    BX	LR
; end of __SignedIntegralToFloat
_exp:
;__Lib_CMath.c, 324 :: 		
; x start address is: 0 (R0)
0x13E8	0xB084    SUB	SP, SP, #16
0x13EA	0xF8CDE000  STR	LR, [SP, #0]
0x13EE	0x4602    MOV	R2, R0
; x end address is: 0 (R0)
; x start address is: 8 (R2)
;__Lib_CMath.c, 342 :: 		
0x13F0	0xF04F0000  MOV	R0, #0
0x13F4	0x9201    STR	R2, [SP, #4]
0x13F6	0xF7FFFA83  BL	__Compare_FP+0
0x13FA	0xF2400000  MOVW	R0, #0
0x13FE	0xD100    BNE	L__exp126
0x1400	0x2001    MOVS	R0, #1
L__exp126:
0x1402	0xB2C0    UXTB	R0, R0
0x1404	0x9A01    LDR	R2, [SP, #4]
0x1406	0xB110    CBZ	R0, L_exp53
; x end address is: 8 (R2)
;__Lib_CMath.c, 343 :: 		
0x1408	0xF04F507E  MOV	R0, #1065353216
0x140C	0xE063    B	L_end_exp
L_exp53:
;__Lib_CMath.c, 344 :: 		
; x start address is: 8 (R2)
0x140E	0x4834    LDR	R0, [PC, #208]
0x1410	0x9201    STR	R2, [SP, #4]
0x1412	0xF7FFFA75  BL	__Compare_FP+0
0x1416	0xF2400000  MOVW	R0, #0
0x141A	0xDA00    BGE	L__exp127
0x141C	0x2001    MOVS	R0, #1
L__exp127:
0x141E	0xB2C0    UXTB	R0, R0
0x1420	0x9A01    LDR	R2, [SP, #4]
0x1422	0xB108    CBZ	R0, L_exp54
; x end address is: 8 (R2)
;__Lib_CMath.c, 345 :: 		
0x1424	0x482F    LDR	R0, [PC, #188]
0x1426	0xE056    B	L_end_exp
L_exp54:
;__Lib_CMath.c, 346 :: 		
; x start address is: 8 (R2)
0x1428	0x482F    LDR	R0, [PC, #188]
0x142A	0x9201    STR	R2, [SP, #4]
0x142C	0xF7FFFA68  BL	__Compare_FP+0
0x1430	0xF2400000  MOVW	R0, #0
0x1434	0xDD00    BLE	L__exp128
0x1436	0x2001    MOVS	R0, #1
L__exp128:
0x1438	0xB2C0    UXTB	R0, R0
0x143A	0x9A01    LDR	R2, [SP, #4]
0x143C	0xB110    CBZ	R0, L_exp55
; x end address is: 8 (R2)
;__Lib_CMath.c, 347 :: 		
0x143E	0xF04F0000  MOV	R0, #0
0x1442	0xE048    B	L_end_exp
L_exp55:
;__Lib_CMath.c, 348 :: 		
; x start address is: 8 (R2)
0x1444	0xF04F0000  MOV	R0, #0
0x1448	0x9201    STR	R2, [SP, #4]
0x144A	0xF7FFFA59  BL	__Compare_FP+0
0x144E	0xF2400000  MOVW	R0, #0
0x1452	0xDD00    BLE	L__exp129
0x1454	0x2001    MOVS	R0, #1
L__exp129:
0x1456	0xB2C0    UXTB	R0, R0
0x1458	0x9A01    LDR	R2, [SP, #4]
; sign start address is: 48 (R12)
0x145A	0xFA5FFC80  UXTB	R12, R0
;__Lib_CMath.c, 349 :: 		
0x145E	0xB120    CBZ	R0, L__exp79
;__Lib_CMath.c, 350 :: 		
0x1460	0xF0824100  EOR	R1, R2, #-2147483648
; x end address is: 8 (R2)
; x start address is: 0 (R0)
0x1464	0x4608    MOV	R0, R1
; x end address is: 0 (R0)
0x1466	0x4601    MOV	R1, R0
0x1468	0xE000    B	L_exp56
L__exp79:
;__Lib_CMath.c, 349 :: 		
0x146A	0x4611    MOV	R1, R2
;__Lib_CMath.c, 350 :: 		
L_exp56:
;__Lib_CMath.c, 351 :: 		
; x start address is: 4 (R1)
0x146C	0x481F    LDR	R0, [PC, #124]
0x146E	0x460A    MOV	R2, R1
0x1470	0xF7FFFED4  BL	__Mul_FP+0
; x end address is: 4 (R1)
; x start address is: 36 (R9)
0x1474	0x4681    MOV	R9, R0
;__Lib_CMath.c, 352 :: 		
0x1476	0xF7FFF99D  BL	_floor+0
0x147A	0xF7FFF93D  BL	__FloatToSignedIntegral+0
0x147E	0xB200    SXTH	R0, R0
0x1480	0xF8AD0008  STRH	R0, [SP, #8]
;__Lib_CMath.c, 353 :: 		
0x1484	0xF7FFF9D6  BL	__SignedIntegralToFloat+0
0x1488	0x9003    STR	R0, [SP, #12]
0x148A	0x9003    STR	R0, [SP, #12]
0x148C	0x9A03    LDR	R2, [SP, #12]
0x148E	0x4648    MOV	R0, R9
0x1490	0xF7FFFE42  BL	__Sub_FP+0
; x end address is: 36 (R9)
;__Lib_CMath.c, 354 :: 		
0x1494	0x2209    MOVS	R2, #9
0x1496	0xB212    SXTH	R2, R2
0x1498	0x4915    LDR	R1, [PC, #84]
0x149A	0xF7FFFBFF  BL	__Lib_CMath_eval_poly+0
0x149E	0xF9BD1008  LDRSH	R1, [SP, #8]
0x14A2	0xF7FFF9F7  BL	_ldexp+0
; x start address is: 4 (R1)
0x14A6	0x4601    MOV	R1, R0
;__Lib_CMath.c, 355 :: 		
0x14A8	0xF1BC0F00  CMP	R12, #0
0x14AC	0xD012    BEQ	L_exp57
; sign end address is: 48 (R12)
;__Lib_CMath.c, 356 :: 		
0x14AE	0x480D    LDR	R0, [PC, #52]
0x14B0	0x460A    MOV	R2, R1
0x14B2	0xF7FFFA25  BL	__Compare_FP+0
0x14B6	0xF2400000  MOVW	R0, #0
0x14BA	0xD100    BNE	L__exp130
0x14BC	0x2001    MOVS	R0, #1
L__exp130:
0x14BE	0xB2C0    UXTB	R0, R0
0x14C0	0xB110    CBZ	R0, L_exp58
; x end address is: 4 (R1)
;__Lib_CMath.c, 357 :: 		
0x14C2	0xF04F0000  MOV	R0, #0
0x14C6	0xE006    B	L_end_exp
L_exp58:
;__Lib_CMath.c, 358 :: 		
; x start address is: 4 (R1)
0x14C8	0xF04F507E  MOV	R0, #1065353216
0x14CC	0x460A    MOV	R2, R1
0x14CE	0xF000F811  BL	__Div_FP+0
; x end address is: 4 (R1)
0x14D2	0xE000    B	L_end_exp
;__Lib_CMath.c, 359 :: 		
L_exp57:
;__Lib_CMath.c, 360 :: 		
; x start address is: 4 (R1)
0x14D4	0x4608    MOV	R0, R1
; x end address is: 4 (R1)
;__Lib_CMath.c, 361 :: 		
L_end_exp:
0x14D6	0xF8DDE000  LDR	LR, [SP, #0]
0x14DA	0xB004    ADD	SP, SP, #16
0x14DC	0x4770    BX	LR
0x14DE	0xBF00    NOP
0x14E0	0xD4FE42B2  	#1119016190
0x14E4	0xFFFF7F7F  	#2139095039
0x14E8	0xAC50C2AE  	#-1028740016
0x14EC	0xAA3B3FB8  	#1069066811
0x14F0	0x23C00000  	exp_coeff_L0+0
; end of _exp
_floor:
;__Lib_CMath.c, 38 :: 		
0x07B4	0xB082    SUB	SP, SP, #8
0x07B6	0xF8CDE000  STR	LR, [SP, #0]
0x07BA	0x9001    STR	R0, [SP, #4]
;__Lib_CMath.c, 42 :: 		
0x07BC	0xA901    ADD	R1, SP, #4
0x07BE	0x6809    LDR	R1, [R1, #0]
0x07C0	0x0DC9    LSRS	R1, R1, #23
0x07C2	0xF00101FF  AND	R1, R1, #255
;__Lib_CMath.c, 43 :: 		
0x07C6	0xB209    SXTH	R1, R1
0x07C8	0x397F    SUBS	R1, #127
0x07CA	0xB209    SXTH	R1, R1
; expon start address is: 0 (R0)
0x07CC	0xB208    SXTH	R0, R1
;__Lib_CMath.c, 44 :: 		
0x07CE	0x2900    CMP	R1, #0
0x07D0	0xDA0F    BGE	L_floor1
; expon end address is: 0 (R0)
;__Lib_CMath.c, 45 :: 		
0x07D2	0x9A01    LDR	R2, [SP, #4]
0x07D4	0xF04F0000  MOV	R0, #0
0x07D8	0xF000F892  BL	__Compare_FP+0
0x07DC	0xF2400000  MOVW	R0, #0
0x07E0	0xDD00    BLE	L__floor84
0x07E2	0x2001    MOVS	R0, #1
L__floor84:
0x07E4	0xB2C0    UXTB	R0, R0
0x07E6	0xB108    CBZ	R0, L_floor2
;__Lib_CMath.c, 46 :: 		
0x07E8	0x4811    LDR	R0, [PC, #68]
0x07EA	0xE01D    B	L_end_floor
L_floor2:
;__Lib_CMath.c, 48 :: 		
0x07EC	0xF04F0000  MOV	R0, #0
0x07F0	0xE01A    B	L_end_floor
L_floor1:
;__Lib_CMath.c, 49 :: 		
; expon start address is: 0 (R0)
0x07F2	0xB281    UXTH	R1, R0
; expon end address is: 0 (R0)
0x07F4	0x2918    CMP	R1, #24
0x07F6	0xD901    BLS	L_floor4
;__Lib_CMath.c, 50 :: 		
0x07F8	0x9801    LDR	R0, [SP, #4]
0x07FA	0xE015    B	L_end_floor
L_floor4:
;__Lib_CMath.c, 51 :: 		
0x07FC	0x9801    LDR	R0, [SP, #4]
0x07FE	0xF7FFFF7B  BL	__FloatToSignedIntegral+0
0x0802	0xF000F817  BL	__SignedIntegralToFloat+0
; i start address is: 4 (R1)
0x0806	0x4601    MOV	R1, R0
;__Lib_CMath.c, 53 :: 		
0x0808	0x9A01    LDR	R2, [SP, #4]
0x080A	0xF000F879  BL	__Compare_FP+0
0x080E	0xF2400000  MOVW	R0, #0
0x0812	0xDD00    BLE	L__floor85
0x0814	0x2001    MOVS	R0, #1
L__floor85:
0x0816	0xB2C0    UXTB	R0, R0
0x0818	0xB128    CBZ	R0, L_floor5
;__Lib_CMath.c, 54 :: 		
0x081A	0x4608    MOV	R0, R1
0x081C	0xF04F527E  MOV	R2, #1065353216
0x0820	0xF000FC7A  BL	__Sub_FP+0
; i end address is: 4 (R1)
0x0824	0xE000    B	L_end_floor
L_floor5:
;__Lib_CMath.c, 55 :: 		
; i start address is: 4 (R1)
0x0826	0x4608    MOV	R0, R1
; i end address is: 4 (R1)
;__Lib_CMath.c, 56 :: 		
L_end_floor:
0x0828	0xF8DDE000  LDR	LR, [SP, #0]
0x082C	0xB002    ADD	SP, SP, #8
0x082E	0x4770    BX	LR
0x0830	0x0000BF80  	#-1082130432
; end of _floor
__FloatToSignedIntegral:
;__Lib_MathDouble.c, 4 :: 		
0x06F8	0xB081    SUB	SP, SP, #4
;__Lib_MathDouble.c, 6 :: 		
0x06FA	0xB506    PUSH	(R1, R2, R14)
;__Lib_MathDouble.c, 8 :: 		
0x06FC	0xEA4F0240  LSL	R2, R0, #1
;__Lib_MathDouble.c, 9 :: 		
0x0700	0xEA4F6212  LSR	R2, R2, #24
;__Lib_MathDouble.c, 11 :: 		
0x0704	0x3A7F    SUBS	R2, #127
;__Lib_MathDouble.c, 12 :: 		
0x0706	0xBF44    ITT	MI
;__Lib_MathDouble.c, 13 :: 		
0x0708	0xF04F0000  MOVMI	R0, #0
;__Lib_MathDouble.c, 15 :: 		
0x070C	0xE011    BMI	__me_lab_end
;__Lib_MathDouble.c, 17 :: 		
0x070E	0xF1D2021F  RSBS	R2, R2, #31
;__Lib_MathDouble.c, 18 :: 		
0x0712	0xD909    BLS	__me_ovfl
;__Lib_MathDouble.c, 20 :: 		
0x0714	0xEA4F2100  LSL	R1, R0, #8
;__Lib_MathDouble.c, 21 :: 		
0x0718	0xF0414100  ORR	R1, R1, #-2147483648
;__Lib_MathDouble.c, 23 :: 		
0x071C	0x40D1    LSRS	R1, R2
;__Lib_MathDouble.c, 25 :: 		
0x071E	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 26 :: 		
0x0720	0xBF4C    ITE	MI
;__Lib_MathDouble.c, 27 :: 		
0x0722	0x4248    RSBMI	R0, R1, #0
;__Lib_MathDouble.c, 28 :: 		
0x0724	0x4608    MOVPL	R0, R1
;__Lib_MathDouble.c, 31 :: 		
0x0726	0xE004    B	__me_lab_end
;__Lib_MathDouble.c, 33 :: 		
__me_ovfl:
0x0728	0x2800    CMP	R0, #0
;__Lib_MathDouble.c, 34 :: 		
0x072A	0xF04F4000  MOV	R0, #-2147483648
;__Lib_MathDouble.c, 35 :: 		
0x072E	0xBF58    IT	PL
;__Lib_MathDouble.c, 36 :: 		
0x0730	0x1E40    SUBPL	R0, R0, #1
;__Lib_MathDouble.c, 37 :: 		
__me_lab_end:
;__Lib_MathDouble.c, 38 :: 		
0x0732	0xE8BD4006  POP	(R1, R2, R14)
;__Lib_MathDouble.c, 40 :: 		
L_end__FloatToSignedIntegral:
0x0736	0xB001    ADD	SP, SP, #4
0x0738	0x4770    BX	LR
; end of __FloatToSignedIntegral
_ldexp:
;__Lib_CMath.c, 97 :: 		
; newexp start address is: 4 (R1)
; value start address is: 0 (R0)
0x0894	0xB083    SUB	SP, SP, #12
0x0896	0xF8CDE000  STR	LR, [SP, #0]
0x089A	0xF8AD1004  STRH	R1, [SP, #4]
0x089E	0x4601    MOV	R1, R0
0x08A0	0xF9BD0004  LDRSH	R0, [SP, #4]
; newexp end address is: 4 (R1)
; value end address is: 0 (R0)
; value start address is: 4 (R1)
; newexp start address is: 0 (R0)
;__Lib_CMath.c, 100 :: 		
0x08A4	0x9102    STR	R1, [SP, #8]
;__Lib_CMath.c, 101 :: 		
0x08A6	0xF8BD200A  LDRH	R2, [SP, #10]
0x08AA	0xF3C212C7  UBFX	R2, R2, #7, #8
0x08AE	0x1882    ADDS	R2, R0, R2
0x08B0	0xB210    SXTH	R0, R2
;__Lib_CMath.c, 102 :: 		
0x08B2	0xB212    SXTH	R2, R2
0x08B4	0x2A00    CMP	R2, #0
0x08B6	0xDA02    BGE	L_ldexp11
; value end address is: 4 (R1)
; newexp end address is: 0 (R0)
;__Lib_CMath.c, 103 :: 		
0x08B8	0xF04F0000  MOV	R0, #0
0x08BC	0xE01A    B	L_end_ldexp
L_ldexp11:
;__Lib_CMath.c, 105 :: 		
; newexp start address is: 0 (R0)
; value start address is: 4 (R1)
0x08BE	0xF1B00FFF  CMP	R0, #255
0x08C2	0xDD0F    BLE	L_ldexp13
; newexp end address is: 0 (R0)
;__Lib_CMath.c, 106 :: 		
0x08C4	0xF04F0000  MOV	R0, #0
0x08C8	0x460A    MOV	R2, R1
0x08CA	0xF000F819  BL	__Compare_FP+0
0x08CE	0xF2400000  MOVW	R0, #0
0x08D2	0xDD00    BLE	L__ldexp91
0x08D4	0x2001    MOVS	R0, #1
L__ldexp91:
0x08D6	0xB2C0    UXTB	R0, R0
; value end address is: 4 (R1)
0x08D8	0xB110    CBZ	R0, L_ldexp14
;__Lib_CMath.c, 107 :: 		
0x08DA	0xF46F0000  MVN	R0, #8388608
0x08DE	0xE009    B	L_end_ldexp
L_ldexp14:
;__Lib_CMath.c, 109 :: 		
0x08E0	0x4806    LDR	R0, [PC, #24]
0x08E2	0xE007    B	L_end_ldexp
L_ldexp13:
;__Lib_CMath.c, 111 :: 		
; newexp start address is: 0 (R0)
0x08E4	0xB283    UXTH	R3, R0
; newexp end address is: 0 (R0)
0x08E6	0xF8BD200A  LDRH	R2, [SP, #10]
0x08EA	0xF36312CE  BFI	R2, R3, #7, #8
0x08EE	0xF8AD200A  STRH	R2, [SP, #10]
;__Lib_CMath.c, 112 :: 		
0x08F2	0x9802    LDR	R0, [SP, #8]
;__Lib_CMath.c, 114 :: 		
L_end_ldexp:
0x08F4	0xF8DDE000  LDR	LR, [SP, #0]
0x08F8	0xB003    ADD	SP, SP, #12
0x08FA	0x4770    BX	LR
0x08FC	0xFFFF7F7F  	#2139095039
; end of _ldexp
_ceil:
;__Lib_CMath.c, 59 :: 		
0x2038	0xB082    SUB	SP, SP, #8
0x203A	0xF8CDE000  STR	LR, [SP, #0]
0x203E	0x9001    STR	R0, [SP, #4]
;__Lib_CMath.c, 63 :: 		
0x2040	0xA901    ADD	R1, SP, #4
0x2042	0x6809    LDR	R1, [R1, #0]
0x2044	0x0DC9    LSRS	R1, R1, #23
0x2046	0xF00101FF  AND	R1, R1, #255
0x204A	0x397F    SUBS	R1, #127
; expon start address is: 0 (R0)
0x204C	0xB208    SXTH	R0, R1
;__Lib_CMath.c, 64 :: 		
0x204E	0xB209    SXTH	R1, R1
0x2050	0x2900    CMP	R1, #0
0x2052	0xDA10    BGE	L_ceil6
; expon end address is: 0 (R0)
;__Lib_CMath.c, 65 :: 		
0x2054	0x9A01    LDR	R2, [SP, #4]
0x2056	0xF04F0000  MOV	R0, #0
0x205A	0xF7FEFC51  BL	__Compare_FP+0
0x205E	0xF2400000  MOVW	R0, #0
0x2062	0xDB00    BLT	L__ceil87
0x2064	0x2001    MOVS	R0, #1
L__ceil87:
0x2066	0xB2C0    UXTB	R0, R0
0x2068	0xB110    CBZ	R0, L_ceil7
;__Lib_CMath.c, 66 :: 		
0x206A	0xF04F0000  MOV	R0, #0
0x206E	0xE01D    B	L_end_ceil
L_ceil7:
;__Lib_CMath.c, 68 :: 		
0x2070	0xF04F507E  MOV	R0, #1065353216
0x2074	0xE01A    B	L_end_ceil
L_ceil6:
;__Lib_CMath.c, 69 :: 		
; expon start address is: 0 (R0)
0x2076	0xB281    UXTH	R1, R0
; expon end address is: 0 (R0)
0x2078	0x2918    CMP	R1, #24
0x207A	0xD901    BLS	L_ceil9
;__Lib_CMath.c, 70 :: 		
0x207C	0x9801    LDR	R0, [SP, #4]
0x207E	0xE015    B	L_end_ceil
L_ceil9:
;__Lib_CMath.c, 71 :: 		
0x2080	0x9801    LDR	R0, [SP, #4]
0x2082	0xF7FEFB39  BL	__FloatToSignedIntegral+0
0x2086	0xF7FEFBD5  BL	__SignedIntegralToFloat+0
; i start address is: 4 (R1)
0x208A	0x4601    MOV	R1, R0
;__Lib_CMath.c, 72 :: 		
0x208C	0x9A01    LDR	R2, [SP, #4]
0x208E	0xF7FEFC37  BL	__Compare_FP+0
0x2092	0xF2400000  MOVW	R0, #0
0x2096	0xDA00    BGE	L__ceil88
0x2098	0x2001    MOVS	R0, #1
L__ceil88:
0x209A	0xB2C0    UXTB	R0, R0
0x209C	0xB128    CBZ	R0, L_ceil10
;__Lib_CMath.c, 73 :: 		
0x209E	0x4608    MOV	R0, R1
0x20A0	0xF04F527E  MOV	R2, #1065353216
0x20A4	0xF7FFFBD8  BL	__Add_FP+0
; i end address is: 4 (R1)
0x20A8	0xE000    B	L_end_ceil
L_ceil10:
;__Lib_CMath.c, 75 :: 		
; i start address is: 4 (R1)
0x20AA	0x4608    MOV	R0, R1
; i end address is: 4 (R1)
;__Lib_CMath.c, 76 :: 		
L_end_ceil:
0x20AC	0xF8DDE000  LDR	LR, [SP, #0]
0x20B0	0xB002    ADD	SP, SP, #8
0x20B2	0x4770    BX	LR
; end of _ceil
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x1BA8	0xB081    SUB	SP, SP, #4
0x1BAA	0xF8CDE000  STR	LR, [SP, #0]
0x1BAE	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x1BB0	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x1BB2	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x1BB4	0x2800    CMP	R0, #0
0x1BB6	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x1BB8	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x1BBA	0x4240    RSBS	R0, R0, #0
0x1BBC	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x1BBE	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x1BC0	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x1BC2	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0x1BC4	0xB298    UXTH	R0, R3
0x1BC6	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x1BC8	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x1BCA	0xF7FFFBA9  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x1BCE	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x1BD0	0x4634    MOV	R4, R6
0x1BD2	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x1BD4	0x2900    CMP	R1, #0
0x1BD6	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x1BD8	0x1863    ADDS	R3, R4, R1
0x1BDA	0x1E4A    SUBS	R2, R1, #1
0x1BDC	0xB292    UXTH	R2, R2
0x1BDE	0x18A2    ADDS	R2, R4, R2
0x1BE0	0x7812    LDRB	R2, [R2, #0]
0x1BE2	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x1BE4	0x1E49    SUBS	R1, R1, #1
0x1BE6	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x1BE8	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x1BEA	0x2220    MOVS	R2, #32
0x1BEC	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x1BEE	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x1BF0	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x1BF2	0xB281    UXTH	R1, R0
0x1BF4	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x1BF6	0x1842    ADDS	R2, R0, R1
0x1BF8	0x7812    LDRB	R2, [R2, #0]
0x1BFA	0x2A20    CMP	R2, #32
0x1BFC	0xD102    BNE	L_IntToStr42
0x1BFE	0x1C49    ADDS	R1, R1, #1
0x1C00	0xB289    UXTH	R1, R1
0x1C02	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x1C04	0x1E4A    SUBS	R2, R1, #1
0x1C06	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x1C08	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x1C0A	0x222D    MOVS	R2, #45
0x1C0C	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x1C0E	0xF8DDE000  LDR	LR, [SP, #0]
0x1C12	0xB001    ADD	SP, SP, #4
0x1C14	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x1320	0xB081    SUB	SP, SP, #4
0x1322	0x460A    MOV	R2, R1
0x1324	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x1326	0x2000    MOVS	R0, #0
; output end address is: 8 (R2)
; input end address is: 4 (R1)
; len end address is: 0 (R0)
0x1328	0x4615    MOV	R5, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 20 (R5)
; input start address is: 4 (R1)
0x132A	0x2805    CMP	R0, #5
0x132C	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x132E	0x182B    ADDS	R3, R5, R0
0x1330	0x2220    MOVS	R2, #32
0x1332	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x1334	0x1C40    ADDS	R0, R0, #1
0x1336	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x1338	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x133A	0x182B    ADDS	R3, R5, R0
0x133C	0x2200    MOVS	R2, #0
0x133E	0x701A    STRB	R2, [R3, #0]
0x1340	0x1E40    SUBS	R0, R0, #1
0x1342	0xB2C0    UXTB	R0, R0
; output end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 20 (R5)
0x1344	0x182C    ADDS	R4, R5, R0
0x1346	0x230A    MOVS	R3, #10
0x1348	0xFBB1F2F3  UDIV	R2, R1, R3
0x134C	0xFB031212  MLS	R2, R3, R2, R1
0x1350	0xB292    UXTH	R2, R2
0x1352	0x3230    ADDS	R2, #48
0x1354	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x1356	0x220A    MOVS	R2, #10
0x1358	0xFBB1F2F2  UDIV	R2, R1, R2
0x135C	0xB292    UXTH	R2, R2
0x135E	0xB291    UXTH	R1, R2
; input end address is: 4 (R1)
;__Lib_Conversions.c, 126 :: 		
0x1360	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 20 (R5)
; input end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x1362	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 20 (R5)
0x1364	0x1E40    SUBS	R0, R0, #1
0x1366	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 20 (R5)
; input end address is: 4 (R1)
; len end address is: 0 (R0)
0x1368	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x136A	0xB001    ADD	SP, SP, #4
0x136C	0x4770    BX	LR
; end of _WordToStr
_UART1_Write_Text:
;__Lib_UART_123.c, 67 :: 		
; uart_text start address is: 0 (R0)
0x1B20	0xB081    SUB	SP, SP, #4
0x1B22	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123.c, 68 :: 		
0x1B26	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x1B28	0x4803    LDR	R0, [PC, #12]
0x1B2A	0xF7FFFC21  BL	__Lib_UART_123_UARTx_Write_Text+0
;__Lib_UART_123.c, 69 :: 		
L_end_UART1_Write_Text:
0x1B2E	0xF8DDE000  LDR	LR, [SP, #0]
0x1B32	0xB001    ADD	SP, SP, #4
0x1B34	0x4770    BX	LR
0x1B36	0xBF00    NOP
0x1B38	0x38004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_UARTx_Write_Text:
;__Lib_UART_123.c, 56 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x1370	0xB081    SUB	SP, SP, #4
0x1372	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123.c, 57 :: 		
; counter start address is: 24 (R6)
0x1376	0x2600    MOVS	R6, #0
;__Lib_UART_123.c, 59 :: 		
0x1378	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x137A	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x137C	0x4605    MOV	R5, R0
0x137E	0xB2D8    UXTB	R0, R3
0x1380	0x460C    MOV	R4, R1
;__Lib_UART_123.c, 60 :: 		
L___Lib_UART_123_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x1382	0xB150    CBZ	R0, L___Lib_UART_123_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123.c, 61 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x1384	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x1386	0x4628    MOV	R0, R5
0x1388	0xF7FFFA74  BL	__Lib_UART_123_UARTx_Write+0
;__Lib_UART_123.c, 62 :: 		
0x138C	0x1C72    ADDS	R2, R6, #1
0x138E	0xB2D2    UXTB	R2, R2
0x1390	0xB2D6    UXTB	R6, R2
;__Lib_UART_123.c, 63 :: 		
0x1392	0x18A2    ADDS	R2, R4, R2
0x1394	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x1396	0xB2D0    UXTB	R0, R2
;__Lib_UART_123.c, 64 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x1398	0xE7F3    B	L___Lib_UART_123_UARTx_Write_Text2
L___Lib_UART_123_UARTx_Write_Text3:
;__Lib_UART_123.c, 65 :: 		
L_end_UARTx_Write_Text:
0x139A	0xF8DDE000  LDR	LR, [SP, #0]
0x139E	0xB001    ADD	SP, SP, #4
0x13A0	0x4770    BX	LR
; end of __Lib_UART_123_UARTx_Write_Text
__Lib_UART_123_UARTx_Write:
;__Lib_UART_123.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0874	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0876	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x087A	0x4601    MOV	R1, R0
0x087C	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123.c, 36 :: 		
L___Lib_UART_123_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0880	0x680B    LDR	R3, [R1, #0]
0x0882	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0886	0xB902    CBNZ	R2, L___Lib_UART_123_UARTx_Write1
;__Lib_UART_123.c, 37 :: 		
0x0888	0xE7FA    B	L___Lib_UART_123_UARTx_Write0
L___Lib_UART_123_UARTx_Write1:
;__Lib_UART_123.c, 38 :: 		
0x088A	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x088C	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123.c, 39 :: 		
L_end_UARTx_Write:
0x088E	0xB001    ADD	SP, SP, #4
0x0890	0x4770    BX	LR
; end of __Lib_UART_123_UARTx_Write
_UART1_Write:
;__Lib_UART_123.c, 41 :: 		
; _data start address is: 0 (R0)
0x1B3C	0xB081    SUB	SP, SP, #4
0x1B3E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123.c, 42 :: 		
0x1B42	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1B44	0x4803    LDR	R0, [PC, #12]
0x1B46	0xF7FEFE95  BL	__Lib_UART_123_UARTx_Write+0
;__Lib_UART_123.c, 43 :: 		
L_end_UART1_Write:
0x1B4A	0xF8DDE000  LDR	LR, [SP, #0]
0x1B4E	0xB001    ADD	SP, SP, #4
0x1B50	0x4770    BX	LR
0x1B52	0xBF00    NOP
0x1B54	0x38004001  	USART1_SR+0
; end of _UART1_Write
___FillZeros:
;__Lib_System_100.c, 63 :: 		
0x1B58	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 65 :: 		
0x1B5A	0xF04F0900  MOV	R9, #0
;__Lib_System_100.c, 66 :: 		
0x1B5E	0xF04F0C00  MOV	R12, #0
;__Lib_System_100.c, 67 :: 		
0x1B62	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_100.c, 68 :: 		
0x1B66	0xDC04    BGT	L_loopFZs
;__Lib_System_100.c, 69 :: 		
0x1B68	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_100.c, 70 :: 		
0x1B6C	0xDB01    BLT	L_loopFZs
;__Lib_System_100.c, 71 :: 		
0x1B6E	0x46D4    MOV	R12, R10
;__Lib_System_100.c, 72 :: 		
0x1B70	0x46EA    MOV	R10, SP
;__Lib_System_100.c, 73 :: 		
L_loopFZs:
;__Lib_System_100.c, 74 :: 		
0x1B72	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_100.c, 75 :: 		
0x1B76	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_100.c, 76 :: 		
0x1B7A	0xD1FA    BNE	L_loopFZs
;__Lib_System_100.c, 77 :: 		
0x1B7C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_100.c, 78 :: 		
0x1B80	0xDD05    BLE	L_norep
;__Lib_System_100.c, 79 :: 		
0x1B82	0x46E2    MOV	R10, R12
;__Lib_System_100.c, 80 :: 		
0x1B84	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_100.c, 81 :: 		
0x1B88	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_100.c, 82 :: 		
0x1B8C	0xE7F1    B	L_loopFZs
;__Lib_System_100.c, 83 :: 		
L_norep:
;__Lib_System_100.c, 85 :: 		
L_end___FillZeros:
0x1B8E	0xB001    ADD	SP, SP, #4
0x1B90	0x4770    BX	LR
; end of ___FillZeros
___CC2DW:
;__Lib_System_100.c, 21 :: 		
0x1B94	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 23 :: 		
L_loopDW:
;__Lib_System_100.c, 24 :: 		
0x1B96	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_100.c, 25 :: 		
0x1B9A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_100.c, 26 :: 		
0x1B9E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_100.c, 27 :: 		
0x1BA2	0xD1F8    BNE	L_loopDW
;__Lib_System_100.c, 29 :: 		
L_end___CC2DW:
0x1BA4	0xB001    ADD	SP, SP, #4
0x1BA6	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_100_InitialSetUpRCCRCC2:
;__Lib_System_100.c, 336 :: 		
0x2238	0xB082    SUB	SP, SP, #8
0x223A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_100.c, 338 :: 		
; ulRCC_CR start address is: 8 (R2)
0x223E	0x4A23    LDR	R2, [PC, #140]
;__Lib_System_100.c, 339 :: 		
0x2240	0x4823    LDR	R0, [PC, #140]
0x2242	0x9001    STR	R0, [SP, #4]
;__Lib_System_100.c, 340 :: 		
; ulRCC_CFGR2 start address is: 12 (R3)
0x2244	0x4B23    LDR	R3, [PC, #140]
;__Lib_System_100.c, 342 :: 		
0x2246	0xF7FFFC3D  BL	__Lib_System_100_SystemClockSetDefault+0
;__Lib_System_100.c, 344 :: 		
0x224A	0x9901    LDR	R1, [SP, #4]
0x224C	0x4822    LDR	R0, [PC, #136]
0x224E	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 345 :: 		
0x2250	0x4822    LDR	R0, [PC, #136]
0x2252	0x6003    STR	R3, [R0, #0]
; ulRCC_CFGR2 end address is: 12 (R3)
;__Lib_System_100.c, 346 :: 		
0x2254	0x4822    LDR	R0, [PC, #136]
0x2256	0xEA020100  AND	R1, R2, R0, LSL #0
0x225A	0x4822    LDR	R0, [PC, #136]
0x225C	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 348 :: 		
0x225E	0xF0020001  AND	R0, R2, #1
0x2262	0xB140    CBZ	R0, L___Lib_System_100_InitialSetUpRCCRCC239
; ulRCC_CR end address is: 8 (R2)
0x2264	0x4611    MOV	R1, R2
;__Lib_System_100.c, 349 :: 		
L___Lib_System_100_InitialSetUpRCCRCC229:
; ulRCC_CR start address is: 4 (R1)
0x2266	0x481F    LDR	R0, [PC, #124]
0x2268	0x6800    LDR	R0, [R0, #0]
0x226A	0xF0000002  AND	R0, R0, #2
0x226E	0xB900    CBNZ	R0, L___Lib_System_100_InitialSetUpRCCRCC230
;__Lib_System_100.c, 350 :: 		
0x2270	0xE7F9    B	L___Lib_System_100_InitialSetUpRCCRCC229
L___Lib_System_100_InitialSetUpRCCRCC230:
;__Lib_System_100.c, 351 :: 		
0x2272	0x460A    MOV	R2, R1
0x2274	0xE7FF    B	L___Lib_System_100_InitialSetUpRCCRCC228
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_100_InitialSetUpRCCRCC239:
;__Lib_System_100.c, 348 :: 		
;__Lib_System_100.c, 351 :: 		
L___Lib_System_100_InitialSetUpRCCRCC228:
;__Lib_System_100.c, 353 :: 		
; ulRCC_CR start address is: 8 (R2)
0x2276	0xF4023080  AND	R0, R2, #65536
0x227A	0xB140    CBZ	R0, L___Lib_System_100_InitialSetUpRCCRCC240
; ulRCC_CR end address is: 8 (R2)
0x227C	0x4611    MOV	R1, R2
;__Lib_System_100.c, 354 :: 		
L___Lib_System_100_InitialSetUpRCCRCC232:
; ulRCC_CR start address is: 4 (R1)
0x227E	0x4819    LDR	R0, [PC, #100]
0x2280	0x6800    LDR	R0, [R0, #0]
0x2282	0xF4003000  AND	R0, R0, #131072
0x2286	0x2800    CMP	R0, #0
0x2288	0xD100    BNE	L___Lib_System_100_InitialSetUpRCCRCC233
;__Lib_System_100.c, 355 :: 		
0x228A	0xE7F8    B	L___Lib_System_100_InitialSetUpRCCRCC232
L___Lib_System_100_InitialSetUpRCCRCC233:
;__Lib_System_100.c, 356 :: 		
0x228C	0xE000    B	L___Lib_System_100_InitialSetUpRCCRCC231
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_100_InitialSetUpRCCRCC240:
;__Lib_System_100.c, 353 :: 		
0x228E	0x4611    MOV	R1, R2
;__Lib_System_100.c, 356 :: 		
L___Lib_System_100_InitialSetUpRCCRCC231:
;__Lib_System_100.c, 358 :: 		
; ulRCC_CR start address is: 4 (R1)
0x2290	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x2294	0xB158    CBZ	R0, L___Lib_System_100_InitialSetUpRCCRCC234
;__Lib_System_100.c, 359 :: 		
0x2296	0x4813    LDR	R0, [PC, #76]
0x2298	0x6800    LDR	R0, [R0, #0]
0x229A	0xF0407180  ORR	R1, R0, #16777216
0x229E	0x4811    LDR	R0, [PC, #68]
0x22A0	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 360 :: 		
L___Lib_System_100_InitialSetUpRCCRCC235:
0x22A2	0x4810    LDR	R0, [PC, #64]
0x22A4	0x6800    LDR	R0, [R0, #0]
0x22A6	0xF0007000  AND	R0, R0, #33554432
0x22AA	0xB900    CBNZ	R0, L___Lib_System_100_InitialSetUpRCCRCC236
;__Lib_System_100.c, 361 :: 		
0x22AC	0xE7F9    B	L___Lib_System_100_InitialSetUpRCCRCC235
L___Lib_System_100_InitialSetUpRCCRCC236:
;__Lib_System_100.c, 362 :: 		
L___Lib_System_100_InitialSetUpRCCRCC234:
;__Lib_System_100.c, 365 :: 		
L___Lib_System_100_InitialSetUpRCCRCC237:
0x22AE	0x480A    LDR	R0, [PC, #40]
0x22B0	0x6800    LDR	R0, [R0, #0]
0x22B2	0xF000010C  AND	R1, R0, #12
0x22B6	0x9801    LDR	R0, [SP, #4]
0x22B8	0x0080    LSLS	R0, R0, #2
0x22BA	0xF000000C  AND	R0, R0, #12
0x22BE	0x4281    CMP	R1, R0
0x22C0	0xD000    BEQ	L___Lib_System_100_InitialSetUpRCCRCC238
;__Lib_System_100.c, 366 :: 		
0x22C2	0xE7F4    B	L___Lib_System_100_InitialSetUpRCCRCC237
L___Lib_System_100_InitialSetUpRCCRCC238:
;__Lib_System_100.c, 368 :: 		
L_end_InitialSetUpRCCRCC2:
0x22C4	0xF8DDE000  LDR	LR, [SP, #0]
0x22C8	0xB002    ADD	SP, SP, #8
0x22CA	0x4770    BX	LR
0x22CC	0x00810000  	#129
0x22D0	0x00000000  	#0
0x22D4	0x00000000  	#0
0x22D8	0x10044002  	RCC_CFGR+0
0x22DC	0x102C4002  	RCC_CFGR2+0
0x22E0	0xFFFF000F  	#1048575
0x22E4	0x10004002  	RCC_CR+0
; end of __Lib_System_100_InitialSetUpRCCRCC2
__Lib_System_100_SystemClockSetDefault:
;__Lib_System_100.c, 311 :: 		
0x1AC4	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 314 :: 		
0x1AC6	0x4811    LDR	R0, [PC, #68]
0x1AC8	0x6800    LDR	R0, [R0, #0]
0x1ACA	0xF0400101  ORR	R1, R0, #1
0x1ACE	0x480F    LDR	R0, [PC, #60]
0x1AD0	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 317 :: 		
0x1AD2	0x490F    LDR	R1, [PC, #60]
0x1AD4	0x480F    LDR	R0, [PC, #60]
0x1AD6	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 320 :: 		
0x1AD8	0x480C    LDR	R0, [PC, #48]
0x1ADA	0x6801    LDR	R1, [R0, #0]
0x1ADC	0x480E    LDR	R0, [PC, #56]
0x1ADE	0x4001    ANDS	R1, R0
0x1AE0	0x480A    LDR	R0, [PC, #40]
0x1AE2	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 323 :: 		
0x1AE4	0x4809    LDR	R0, [PC, #36]
0x1AE6	0x6801    LDR	R1, [R0, #0]
0x1AE8	0xF46F2080  MVN	R0, #262144
0x1AEC	0x4001    ANDS	R1, R0
0x1AEE	0x4807    LDR	R0, [PC, #28]
0x1AF0	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 326 :: 		
0x1AF2	0x4808    LDR	R0, [PC, #32]
0x1AF4	0x6801    LDR	R1, [R0, #0]
0x1AF6	0xF46F00FE  MVN	R0, #8323072
0x1AFA	0x4001    ANDS	R1, R0
0x1AFC	0x4805    LDR	R0, [PC, #20]
0x1AFE	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 329 :: 		
0x1B00	0x2100    MOVS	R1, #0
0x1B02	0x4806    LDR	R0, [PC, #24]
0x1B04	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 333 :: 		
L_end_SystemClockSetDefault:
0x1B06	0xB001    ADD	SP, SP, #4
0x1B08	0x4770    BX	LR
0x1B0A	0xBF00    NOP
0x1B0C	0x10004002  	RCC_CR+0
0x1B10	0x0000F8FF  	#-117506048
0x1B14	0x10044002  	RCC_CFGR+0
0x1B18	0xFFFFFEF6  	#-17367041
0x1B1C	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_100_SystemClockSetDefault
__Lib_System_100_InitialSetUpFosc:
;__Lib_System_100.c, 370 :: 		
0x2110	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 371 :: 		
0x2112	0x4902    LDR	R1, [PC, #8]
0x2114	0x4802    LDR	R0, [PC, #8]
0x2116	0x6001    STR	R1, [R0, #0]
;__Lib_System_100.c, 372 :: 		
L_end_InitialSetUpFosc:
0x2118	0xB001    ADD	SP, SP, #4
0x211A	0x4770    BX	LR
0x211C	0x1F400000  	#8000
0x2120	0x00842000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_100_InitialSetUpFosc
___GenExcept:
;__Lib_System_100.c, 262 :: 		
0x2108	0xB081    SUB	SP, SP, #4
;__Lib_System_100.c, 263 :: 		
L___GenExcept24:
0x210A	0xE7FE    B	L___GenExcept24
;__Lib_System_100.c, 264 :: 		
L_end___GenExcept:
0x210C	0xB001    ADD	SP, SP, #4
0x210E	0x4770    BX	LR
; end of ___GenExcept
0x2420	0xB500    PUSH	(R14)
0x2422	0xF8DFB010  LDR	R11, [PC, #16]
0x2426	0xF8DFA010  LDR	R10, [PC, #16]
0x242A	0xF7FFFB95  BL	7000
0x242E	0xBD00    POP	(R15)
0x2430	0x4770    BX	LR
0x2432	0xBF00    NOP
0x2434	0x00002000  	#536870912
0x2438	0x00A42000  	#536871076
;__Lib_GPIO_32F10x_Defs.c,686 :: __GPIO_MODULE_I2C1_PB89 [108]
0x22E8	0x00000018 ;__GPIO_MODULE_I2C1_PB89+0
0x22EC	0x00000019 ;__GPIO_MODULE_I2C1_PB89+4
0x22F0	0xFFFFFFFF ;__GPIO_MODULE_I2C1_PB89+8
0x22F4	0x00000000 ;__GPIO_MODULE_I2C1_PB89+12
0x22F8	0x00000000 ;__GPIO_MODULE_I2C1_PB89+16
0x22FC	0x00000000 ;__GPIO_MODULE_I2C1_PB89+20
0x2300	0x00000000 ;__GPIO_MODULE_I2C1_PB89+24
0x2304	0x00000000 ;__GPIO_MODULE_I2C1_PB89+28
0x2308	0x00000000 ;__GPIO_MODULE_I2C1_PB89+32
0x230C	0x00000000 ;__GPIO_MODULE_I2C1_PB89+36
0x2310	0x00000000 ;__GPIO_MODULE_I2C1_PB89+40
0x2314	0x00000000 ;__GPIO_MODULE_I2C1_PB89+44
0x2318	0x00000000 ;__GPIO_MODULE_I2C1_PB89+48
0x231C	0x00000828 ;__GPIO_MODULE_I2C1_PB89+52
0x2320	0x00000828 ;__GPIO_MODULE_I2C1_PB89+56
0x2324	0x00000000 ;__GPIO_MODULE_I2C1_PB89+60
0x2328	0x00000000 ;__GPIO_MODULE_I2C1_PB89+64
0x232C	0x00000000 ;__GPIO_MODULE_I2C1_PB89+68
0x2330	0x00000000 ;__GPIO_MODULE_I2C1_PB89+72
0x2334	0x00000000 ;__GPIO_MODULE_I2C1_PB89+76
0x2338	0x00000000 ;__GPIO_MODULE_I2C1_PB89+80
0x233C	0x00000000 ;__GPIO_MODULE_I2C1_PB89+84
0x2340	0x00000000 ;__GPIO_MODULE_I2C1_PB89+88
0x2344	0x00000000 ;__GPIO_MODULE_I2C1_PB89+92
0x2348	0x00000000 ;__GPIO_MODULE_I2C1_PB89+96
0x234C	0x00000000 ;__GPIO_MODULE_I2C1_PB89+100
0x2350	0x08000002 ;__GPIO_MODULE_I2C1_PB89+104
; end of __GPIO_MODULE_I2C1_PB89
;__Lib_GPIO_32F10x_Defs.c,697 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x2354	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x2358	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x235C	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x2360	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x2364	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x2368	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x236C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x2370	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x2374	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x2378	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x237C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x2380	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x2384	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x2388	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x238C	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x2390	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x2394	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x2398	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x239C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x23A0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x23A4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x23A8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x23AC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x23B0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x23B4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x23B8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x23BC	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_CMath.c,329 :: exp_coeff_L0 [40]
0x23C0	0x3F800000 ;exp_coeff_L0+0
0x23C4	0x3F317218 ;exp_coeff_L0+4
0x23C8	0x3E75FDF0 ;exp_coeff_L0+8
0x23CC	0x3D635847 ;exp_coeff_L0+12
0x23D0	0x3C1D9558 ;exp_coeff_L0+16
0x23D4	0x3AAEC482 ;exp_coeff_L0+20
0x23D8	0x392178A8 ;exp_coeff_L0+24
0x23DC	0x378093EF ;exp_coeff_L0+28
0x23E0	0x35A792A0 ;exp_coeff_L0+32
0x23E4	0x34155646 ;exp_coeff_L0+36
; end of exp_coeff_L0
;__Lib_CMath.c,367 :: log_coeff_L0 [36]
0x23E8	0x2EDBE6FF ;log_coeff_L0+0
0x23EC	0x3F7FFFC4 ;log_coeff_L0+4
0x23F0	0xBEFFEF80 ;log_coeff_L0+8
0x23F4	0x3EA9E190 ;log_coeff_L0+12
0x23F8	0xBE7682EC ;log_coeff_L0+16
0x23FC	0x3E2BAD82 ;log_coeff_L0+20
0x2400	0xBDC33C0E ;log_coeff_L0+24
0x2404	0x3D13D187 ;log_coeff_L0+28
0x2408	0xBBD37841 ;log_coeff_L0+32
; end of log_coeff_L0
;__Lib_System_100.c,374 :: __Lib_System_100_APBAHBPrescTable [16]
0x240C	0x00000000 ;__Lib_System_100_APBAHBPrescTable+0
0x2410	0x04030201 ;__Lib_System_100_APBAHBPrescTable+4
0x2414	0x04030201 ;__Lib_System_100_APBAHBPrescTable+8
0x2418	0x09080706 ;__Lib_System_100_APBAHBPrescTable+12
; end of __Lib_System_100_APBAHBPrescTable
;__Lib_System_100.c,375 :: __Lib_System_100_ADCPrescTable [4]
0x241C	0x08060402 ;__Lib_System_100_ADCPrescTable+0
; end of __Lib_System_100_ADCPrescTable
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0134     [140]    _GPIO_Clk_Enable
0x01C0      [26]    _I2Cx_Get_Status
0x01DC      [24]    _I2Cx_Is_Idle
0x01F4     [500]    _GPIO_Config
0x03E8     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x0480      [12]    _Get_Fosc_kHz
0x048C      [36]    _ChekXForEvent
0x04B0      [26]    __Lib_I2C_12_I2Cx_Wait_For_Idle
0x04CC      [22]    __Lib_UART_123_UARTx_Read
0x04E4      [68]    _I2Cx_Start
0x0528      [12]    __Lib_UART_123_UARTx_Data_Ready
0x0534     [168]    _RCC_GetClocksFrequency
0x05DC     [272]    _GPIO_Alternate_Function_Enable
0x06EC      [12]    __Lib_UART_123_UARTx_Tx_Idle
0x06F8      [66]    __FloatToSignedIntegral
0x073C      [24]    _UART2_Data_Ready
0x0754      [24]    _UART3_Read
0x076C      [24]    _UART2_Tx_Idle
0x0784      [24]    _UART3_Tx_Idle
0x079C      [24]    _UART3_Data_Ready
0x07B4     [128]    _floor
0x0834      [64]    __SignedIntegralToFloat
0x0874      [30]    __Lib_UART_123_UARTx_Write
0x0894     [108]    _ldexp
0x0900     [104]    __Compare_FP
0x0968     [640]    _I2Cx_Read
0x0BE8     [180]    _I2Cx_Write
0x0C9C      [72]    __Lib_CMath_eval_poly
0x0CE4      [38]    _frexp
0x0D0C      [24]    _I2C1_Start
0x0D24      [24]    _I2C2_Start
0x0D3C     [448]    __Lib_UART_123_UARTx_Init_Advanced
0x0EFC     [416]    _I2Cx_Init_Advanced
0x109C      [24]    _UART1_Tx_Idle
0x10B4      [24]    _UART2_Read
0x10CC      [24]    _UART1_Data_Ready
0x10E4      [24]    _UART1_Read
0x10FC      [28]    _I2C1_Init_Advanced
0x1118     [258]    __Sub_FP
0x121C     [138]    __Mul_FP
0x12A8     [120]    _log
0x1320      [78]    _WordToStr
0x1370      [50]    __Lib_UART_123_UARTx_Write_Text
0x13A4      [40]    _UART1_Init_Advanced
0x13CC      [28]    _GPIO_Digital_Output
0x13E8     [268]    _exp
0x14F4     [164]    __Div_FP
0x1598     [200]    _read_Temp
0x1660     [304]    _read_Press
0x1790     [104]    _calc_Temp
0x17F8      [36]    _I2C1_Read
0x181C      [24]    _I2C_Start
0x1834      [36]    _I2C1_Write
0x1858     [254]    __Add_FP
0x1958     [364]    _calc_Press
0x1AC4      [92]    __Lib_System_100_SystemClockSetDefault
0x1B20      [28]    _UART1_Write_Text
0x1B3C      [28]    _UART1_Write
0x1B58      [58]    ___FillZeros
0x1B94      [20]    ___CC2DW
0x1BA8     [110]    _IntToStr
0x1C18      [46]    _kalman_init
0x1C48     [516]    _calibrate_BMP085
0x1E4C     [158]    _kalman_update
0x1EEC     [186]    _pow
0x1FA8     [144]    _init_AltAdj
0x2038     [124]    _ceil
0x20B4      [84]    _stabilize_BMP085
0x2108       [8]    ___GenExcept
0x2110      [20]    __Lib_System_100_InitialSetUpFosc
0x2124     [276]    _main
0x2238     [176]    __Lib_System_100_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [4]    _B_6
0x20000004       [4]    _B_5
0x20000008       [4]    _X1
0x2000000C       [2]    _B_2
0x2000000E       [2]    _AC2
0x20000010       [4]    _X2
0x20000014       [4]    _X3
0x20000018       [4]    _B_3
0x2000001C       [2]    _AC1
0x2000001E       [1]    _oss
0x2000001F       [1]    _msb_
0x20000020       [2]    _AC3
0x20000022       [2]    _B_1
0x20000024       [4]    _B_4
0x20000028       [2]    _AC4
0x2000002A       [2]    _AC6
0x2000002C       [4]    _B_7
0x20000030       [4]    _UP
0x20000034       [4]    _p
0x20000038       [4]    _UT
0x2000003C       [2]    _AC5
0x2000003E       [2]    _MC
0x20000040       [2]    _MD
0x20000042       [2]    _data_
0x20000044       [4]    _Temp
0x20000048      [22]    _holder_
0x2000005E       [2]    _MBx
0x20000060       [4]    _new_Barometer
0x20000064       [4]    _millibar
0x20000068       [4]    _feet
0x2000006C       [2]    _i
0x2000006E      [12]    _NewB_
0x2000007A       [1]    _lsb_
0x2000007B       [1]    _xlsb_
0x2000007C       [4]    _MSB
0x20000080       [4]    _LSB
0x20000084       [4]    ___System_CLOCK_IN_KHZ
0x20000088       [4]    _I2C_Start_Ptr
0x2000008C       [4]    _I2C_Read_Ptr
0x20000090       [4]    _I2C_Write_Ptr
0x20000094       [4]    _UART_Wr_Ptr
0x20000098       [4]    _UART_Rd_Ptr
0x2000009C       [4]    _UART_Rdy_Ptr
0x200000A0       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x22E8     [108]    __GPIO_MODULE_I2C1_PB89
0x2354     [108]    __GPIO_MODULE_USART1_PA9_10
0x23C0      [40]    exp_coeff_L0
0x23E8      [36]    log_coeff_L0
0x240C      [16]    __Lib_System_100_APBAHBPrescTable
0x241C       [4]    __Lib_System_100_ADCPrescTable
