Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 33608245ef9048c9ac13f4c834f9c186 --debug typical --relax -L xil_defaultlib -L secureip --snapshot spi_master_slave_behav xil_defaultlib.spi_master_slave -log elaborate.log 
Multi-threading is on. Using 14 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.spi_master_slave
Built simulation snapshot spi_master_slave_behav
