

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Wed Apr 28 10:11:51 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      125|      125|  1.250 us|  1.250 us|  126|  126|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    329|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   19|    1320|   2438|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    805|    -|
|Register         |        -|    -|     830|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   19|    2150|   3572|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    8|       2|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |dadddsub_64ns_64ns_64_7_full_dsp_1_U7  |dadddsub_64ns_64ns_64_7_full_dsp_1  |        0|   3|  630|  1141|    0|
    |ddiv_64ns_64ns_64_59_no_dsp_1_U9       |ddiv_64ns_64ns_64_59_no_dsp_1       |        0|   0|    0|     0|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U8       |dmul_64ns_64ns_64_7_max_dsp_1       |        0|  11|  342|   586|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U1  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|   390|    0|
    |fdiv_32ns_32ns_32_16_no_dsp_1_U3       |fdiv_32ns_32ns_32_16_no_dsp_1       |        0|   0|    0|     0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|   321|    0|
    |fpext_32ns_64_2_no_dsp_1_U5            |fpext_32ns_64_2_no_dsp_1            |        0|   0|    0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U6            |fpext_32ns_64_2_no_dsp_1            |        0|   0|    0|     0|    0|
    |uitodp_64ns_64_6_no_dsp_1_U10          |uitodp_64ns_64_6_no_dsp_1           |        0|   0|    0|     0|    0|
    |uitofp_32ns_32_6_no_dsp_1_U4           |uitofp_32ns_32_6_no_dsp_1           |        0|   0|    0|     0|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+
    |Total                                  |                                    |        0|  19| 1320|  2438|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln22_fu_168_p2    |         +|   0|  0|  71|          64|          17|
    |and_ln22_fu_174_p2    |       and|   0|  0|  64|          64|          64|
    |xor_ln19_fu_153_p2    |       xor|   0|  0|  65|          64|          65|
    |xor_ln22_1_fu_189_p2  |       xor|   0|  0|  65|          64|          65|
    |xor_ln22_fu_180_p2    |       xor|   0|  0|  64|           2|          64|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 329|         258|         275|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  665|        127|    1|        127|
    |grp_fu_109_p0      |   14|          3|   32|         96|
    |grp_fu_115_opcode  |   14|          3|    2|          6|
    |grp_fu_115_p0      |   14|          3|   64|        192|
    |grp_fu_115_p1      |   14|          3|   64|        192|
    |grp_fu_120_p0      |   14|          3|   64|        192|
    |grp_fu_120_p1      |   14|          3|   64|        192|
    |grp_fu_89_opcode   |   14|          3|    2|          6|
    |grp_fu_89_p0       |   14|          3|   32|         96|
    |grp_fu_89_p1       |   14|          3|   32|         96|
    |p_4_address0       |   14|          3|    3|          9|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  805|        157|  360|       1204|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+-----+----+-----+-----------+
    |        Name        |  FF | LUT| Bits| Const Bits|
    +--------------------+-----+----+-----+-----------+
    |ap_CS_fsm           |  126|   0|  126|          0|
    |conv1_reg_274       |   64|   0|   64|          0|
    |conv2_reg_259       |   64|   0|   64|          0|
    |conv9_reg_204       |   32|   0|   32|          0|
    |conv_reg_234        |   64|   0|   64|          0|
    |div_reg_214         |   32|   0|   32|          0|
    |mul1_reg_269        |   64|   0|   64|          0|
    |mul_reg_209         |   32|   0|   32|          0|
    |reg_132             |   32|   0|   32|          0|
    |reg_138             |   64|   0|   64|          0|
    |result_1_reg_244    |   64|   0|   64|          0|
    |xor_ln19_reg_229    |   64|   0|   64|          0|
    |xor_ln22_1_reg_279  |   64|   0|   64|          0|
    |xor_ln22_reg_264    |   64|   0|   64|          0|
    +--------------------+-----+----+-----+-----------+
    |Total               |  830|   0|  830|          0|
    +--------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_return     |  out|   64|  ap_ctrl_hs|           fn1|  return value|
|p             |   in|   64|     ap_none|             p|        scalar|
|p_4_address0  |  out|    3|   ap_memory|           p_4|         array|
|p_4_ce0       |  out|    1|   ap_memory|           p_4|         array|
|p_4_q0        |   in|   32|   ap_memory|           p_4|         array|
|p_9           |   in|   32|     ap_none|           p_9|        scalar|
|p_15          |   in|    8|     ap_none|          p_15|        scalar|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 126
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.41>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%p_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_9" [dfg_199.c:17]   --->   Operation 127 'read' 'p_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [6/6] (6.41ns)   --->   "%conv9 = uitofp i32 %p_9_read" [dfg_199.c:20]   --->   Operation 128 'uitofp' 'conv9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.41>
ST_2 : Operation 129 [5/6] (6.41ns)   --->   "%conv9 = uitofp i32 %p_9_read" [dfg_199.c:20]   --->   Operation 129 'uitofp' 'conv9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.41>
ST_3 : Operation 130 [4/6] (6.41ns)   --->   "%conv9 = uitofp i32 %p_9_read" [dfg_199.c:20]   --->   Operation 130 'uitofp' 'conv9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 131 [3/6] (6.41ns)   --->   "%conv9 = uitofp i32 %p_9_read" [dfg_199.c:20]   --->   Operation 131 'uitofp' 'conv9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 132 [2/6] (6.41ns)   --->   "%conv9 = uitofp i32 %p_9_read" [dfg_199.c:20]   --->   Operation 132 'uitofp' 'conv9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 133 [1/6] (6.41ns)   --->   "%conv9 = uitofp i32 %p_9_read" [dfg_199.c:20]   --->   Operation 133 'uitofp' 'conv9' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 134 [4/4] (5.70ns)   --->   "%mul = fmul i32 %conv9, i32 0" [dfg_199.c:20]   --->   Operation 134 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 135 [3/4] (5.70ns)   --->   "%mul = fmul i32 %conv9, i32 0" [dfg_199.c:20]   --->   Operation 135 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 136 [2/4] (5.70ns)   --->   "%mul = fmul i32 %conv9, i32 0" [dfg_199.c:20]   --->   Operation 136 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 137 [1/4] (5.70ns)   --->   "%mul = fmul i32 %conv9, i32 0" [dfg_199.c:20]   --->   Operation 137 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 138 [5/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 2" [dfg_199.c:20]   --->   Operation 138 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 139 [4/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 2" [dfg_199.c:20]   --->   Operation 139 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 140 [3/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 2" [dfg_199.c:20]   --->   Operation 140 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 141 [2/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 2" [dfg_199.c:20]   --->   Operation 141 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 142 [1/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 2" [dfg_199.c:20]   --->   Operation 142 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 143 [16/16] (6.07ns)   --->   "%div = fdiv i32 18, i32 %add" [dfg_199.c:19]   --->   Operation 143 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 144 [15/16] (6.07ns)   --->   "%div = fdiv i32 18, i32 %add" [dfg_199.c:19]   --->   Operation 144 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 145 [14/16] (6.07ns)   --->   "%div = fdiv i32 18, i32 %add" [dfg_199.c:19]   --->   Operation 145 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 146 [13/16] (6.07ns)   --->   "%div = fdiv i32 18, i32 %add" [dfg_199.c:19]   --->   Operation 146 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 147 [12/16] (6.07ns)   --->   "%div = fdiv i32 18, i32 %add" [dfg_199.c:19]   --->   Operation 147 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.07>
ST_21 : Operation 148 [11/16] (6.07ns)   --->   "%div = fdiv i32 18, i32 %add" [dfg_199.c:19]   --->   Operation 148 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.07>
ST_22 : Operation 149 [10/16] (6.07ns)   --->   "%div = fdiv i32 18, i32 %add" [dfg_199.c:19]   --->   Operation 149 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.07>
ST_23 : Operation 150 [9/16] (6.07ns)   --->   "%div = fdiv i32 18, i32 %add" [dfg_199.c:19]   --->   Operation 150 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.07>
ST_24 : Operation 151 [8/16] (6.07ns)   --->   "%div = fdiv i32 18, i32 %add" [dfg_199.c:19]   --->   Operation 151 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 152 [7/16] (6.07ns)   --->   "%div = fdiv i32 18, i32 %add" [dfg_199.c:19]   --->   Operation 152 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 153 [6/16] (6.07ns)   --->   "%div = fdiv i32 18, i32 %add" [dfg_199.c:19]   --->   Operation 153 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.07>
ST_27 : Operation 154 [5/16] (6.07ns)   --->   "%div = fdiv i32 18, i32 %add" [dfg_199.c:19]   --->   Operation 154 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.07>
ST_28 : Operation 155 [4/16] (6.07ns)   --->   "%div = fdiv i32 18, i32 %add" [dfg_199.c:19]   --->   Operation 155 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.07>
ST_29 : Operation 156 [3/16] (6.07ns)   --->   "%div = fdiv i32 18, i32 %add" [dfg_199.c:19]   --->   Operation 156 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.07>
ST_30 : Operation 157 [2/16] (6.07ns)   --->   "%div = fdiv i32 18, i32 %add" [dfg_199.c:19]   --->   Operation 157 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.07>
ST_31 : Operation 158 [1/16] (6.07ns)   --->   "%div = fdiv i32 18, i32 %add" [dfg_199.c:19]   --->   Operation 158 'fdiv' 'div' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 159 [5/5] (7.25ns)   --->   "%add1 = fsub i32 295, i32 %div" [dfg_199.c:20]   --->   Operation 159 'fsub' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 160 [4/5] (7.25ns)   --->   "%add1 = fsub i32 295, i32 %div" [dfg_199.c:20]   --->   Operation 160 'fsub' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 161 [3/5] (7.25ns)   --->   "%add1 = fsub i32 295, i32 %div" [dfg_199.c:20]   --->   Operation 161 'fsub' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 162 [2/5] (7.25ns)   --->   "%add1 = fsub i32 295, i32 %div" [dfg_199.c:20]   --->   Operation 162 'fsub' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 163 [1/1] (0.00ns)   --->   "%p_4_addr = getelementptr i32 %p_4, i64 0, i64 7" [dfg_199.c:17]   --->   Operation 163 'getelementptr' 'p_4_addr' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 164 [2/2] (2.32ns)   --->   "%p_4_load = load i3 %p_4_addr" [dfg_199.c:17]   --->   Operation 164 'load' 'p_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_36 : Operation 165 [1/5] (7.25ns)   --->   "%add1 = fsub i32 295, i32 %div" [dfg_199.c:20]   --->   Operation 165 'fsub' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.75>
ST_37 : Operation 166 [1/2] (2.32ns)   --->   "%p_4_load = load i3 %p_4_addr" [dfg_199.c:17]   --->   Operation 166 'load' 'p_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_37 : Operation 167 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %p_4_load" [dfg_199.c:17]   --->   Operation 167 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 168 [2/2] (4.43ns)   --->   "%result = fpext i32 %bitcast_ln17" [dfg_199.c:17]   --->   Operation 168 'fpext' 'result' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 169 [2/2] (4.43ns)   --->   "%conv = fpext i32 %add1" [dfg_199.c:19]   --->   Operation 169 'fpext' 'conv' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.42>
ST_38 : Operation 170 [1/2] (4.43ns)   --->   "%result = fpext i32 %bitcast_ln17" [dfg_199.c:17]   --->   Operation 170 'fpext' 'result' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i64 %result" [dfg_199.c:19]   --->   Operation 171 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 172 [1/1] (0.99ns)   --->   "%xor_ln19 = xor i64 %bitcast_ln19, i64 9223372036854775808" [dfg_199.c:19]   --->   Operation 172 'xor' 'xor_ln19' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 173 [1/2] (4.43ns)   --->   "%conv = fpext i32 %add1" [dfg_199.c:19]   --->   Operation 173 'fpext' 'conv' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.55>
ST_39 : Operation 174 [1/1] (0.00ns)   --->   "%bitcast_ln19_1 = bitcast i64 %xor_ln19" [dfg_199.c:19]   --->   Operation 174 'bitcast' 'bitcast_ln19_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 175 [59/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 175 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.55>
ST_40 : Operation 176 [58/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 176 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.55>
ST_41 : Operation 177 [57/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 177 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.55>
ST_42 : Operation 178 [56/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 178 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.55>
ST_43 : Operation 179 [55/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 179 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.55>
ST_44 : Operation 180 [54/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 180 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.55>
ST_45 : Operation 181 [53/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 181 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.55>
ST_46 : Operation 182 [52/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 182 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.55>
ST_47 : Operation 183 [51/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 183 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.55>
ST_48 : Operation 184 [50/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 184 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.55>
ST_49 : Operation 185 [49/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 185 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.55>
ST_50 : Operation 186 [48/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 186 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.55>
ST_51 : Operation 187 [47/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 187 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 4.55>
ST_52 : Operation 188 [46/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 188 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 4.55>
ST_53 : Operation 189 [45/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 189 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 4.55>
ST_54 : Operation 190 [44/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 190 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 4.55>
ST_55 : Operation 191 [43/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 191 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 4.55>
ST_56 : Operation 192 [42/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 192 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.55>
ST_57 : Operation 193 [41/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 193 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 4.55>
ST_58 : Operation 194 [40/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 194 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.55>
ST_59 : Operation 195 [39/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 195 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 4.55>
ST_60 : Operation 196 [38/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 196 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 4.55>
ST_61 : Operation 197 [37/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 197 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 4.55>
ST_62 : Operation 198 [36/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 198 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 4.55>
ST_63 : Operation 199 [35/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 199 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 4.55>
ST_64 : Operation 200 [34/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 200 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 4.55>
ST_65 : Operation 201 [33/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 201 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 4.55>
ST_66 : Operation 202 [32/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 202 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 4.55>
ST_67 : Operation 203 [31/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 203 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 4.55>
ST_68 : Operation 204 [30/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 204 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 4.55>
ST_69 : Operation 205 [29/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 205 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 4.55>
ST_70 : Operation 206 [28/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 206 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 4.55>
ST_71 : Operation 207 [27/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 207 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 4.55>
ST_72 : Operation 208 [26/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 208 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 4.55>
ST_73 : Operation 209 [25/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 209 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 4.55>
ST_74 : Operation 210 [24/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 210 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 4.55>
ST_75 : Operation 211 [23/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 211 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 4.55>
ST_76 : Operation 212 [22/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 212 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 4.55>
ST_77 : Operation 213 [21/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 213 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 4.55>
ST_78 : Operation 214 [20/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 214 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 4.55>
ST_79 : Operation 215 [19/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 215 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 4.55>
ST_80 : Operation 216 [18/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 216 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 4.55>
ST_81 : Operation 217 [17/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 217 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 4.55>
ST_82 : Operation 218 [16/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 218 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 4.55>
ST_83 : Operation 219 [15/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 219 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 4.55>
ST_84 : Operation 220 [14/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 220 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 4.55>
ST_85 : Operation 221 [13/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 221 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 4.55>
ST_86 : Operation 222 [12/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 222 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 4.55>
ST_87 : Operation 223 [11/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 223 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 4.55>
ST_88 : Operation 224 [10/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 224 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 4.55>
ST_89 : Operation 225 [9/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 225 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 4.55>
ST_90 : Operation 226 [8/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 226 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 4.55>
ST_91 : Operation 227 [7/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 227 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 4.55>
ST_92 : Operation 228 [6/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 228 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 4.55>
ST_93 : Operation 229 [5/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 229 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 4.55>
ST_94 : Operation 230 [4/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 230 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 4.55>
ST_95 : Operation 231 [3/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 231 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 4.55>
ST_96 : Operation 232 [2/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 232 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 4.55>
ST_97 : Operation 233 [1/59] (4.55ns)   --->   "%result_1 = ddiv i64 %bitcast_ln19_1, i64 %conv" [dfg_199.c:19]   --->   Operation 233 'ddiv' 'result_1' <Predicate = true> <Delay = 4.55> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 58> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.29>
ST_98 : Operation 234 [7/7] (7.29ns)   --->   "%sub = dadd i64 %result_1, i64 -61182" [dfg_199.c:21]   --->   Operation 234 'dadd' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.29>
ST_99 : Operation 235 [6/7] (7.29ns)   --->   "%sub = dadd i64 %result_1, i64 -61182" [dfg_199.c:21]   --->   Operation 235 'dadd' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.29>
ST_100 : Operation 236 [5/7] (7.29ns)   --->   "%sub = dadd i64 %result_1, i64 -61182" [dfg_199.c:21]   --->   Operation 236 'dadd' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.29>
ST_101 : Operation 237 [4/7] (7.29ns)   --->   "%sub = dadd i64 %result_1, i64 -61182" [dfg_199.c:21]   --->   Operation 237 'dadd' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.29>
ST_102 : Operation 238 [1/1] (0.00ns)   --->   "%p_4_addr_1 = getelementptr i32 %p_4, i64 0, i64 6" [dfg_199.c:23]   --->   Operation 238 'getelementptr' 'p_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 239 [3/7] (7.29ns)   --->   "%sub = dadd i64 %result_1, i64 -61182" [dfg_199.c:21]   --->   Operation 239 'dadd' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 240 [2/2] (2.32ns)   --->   "%p_4_load_1 = load i3 %p_4_addr_1" [dfg_199.c:23]   --->   Operation 240 'load' 'p_4_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 103 <SV = 102> <Delay = 7.29>
ST_103 : Operation 241 [2/7] (7.29ns)   --->   "%sub = dadd i64 %result_1, i64 -61182" [dfg_199.c:21]   --->   Operation 241 'dadd' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 242 [1/2] (2.32ns)   --->   "%p_4_load_1 = load i3 %p_4_addr_1" [dfg_199.c:23]   --->   Operation 242 'load' 'p_4_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_103 : Operation 243 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i32 %p_4_load_1" [dfg_199.c:23]   --->   Operation 243 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 244 [2/2] (4.43ns)   --->   "%conv2 = fpext i32 %bitcast_ln23" [dfg_199.c:23]   --->   Operation 244 'fpext' 'conv2' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.29>
ST_104 : Operation 245 [1/7] (7.29ns)   --->   "%sub = dadd i64 %result_1, i64 -61182" [dfg_199.c:21]   --->   Operation 245 'dadd' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 246 [1/2] (4.43ns)   --->   "%conv2 = fpext i32 %bitcast_ln23" [dfg_199.c:23]   --->   Operation 246 'fpext' 'conv2' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.29>
ST_105 : Operation 247 [7/7] (7.29ns)   --->   "%add2 = dsub i64 %conv2, i64 %sub" [dfg_199.c:23]   --->   Operation 247 'dsub' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.29>
ST_106 : Operation 248 [6/7] (7.29ns)   --->   "%add2 = dsub i64 %conv2, i64 %sub" [dfg_199.c:23]   --->   Operation 248 'dsub' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.29>
ST_107 : Operation 249 [5/7] (7.29ns)   --->   "%add2 = dsub i64 %conv2, i64 %sub" [dfg_199.c:23]   --->   Operation 249 'dsub' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.29>
ST_108 : Operation 250 [4/7] (7.29ns)   --->   "%add2 = dsub i64 %conv2, i64 %sub" [dfg_199.c:23]   --->   Operation 250 'dsub' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.29>
ST_109 : Operation 251 [3/7] (7.29ns)   --->   "%add2 = dsub i64 %conv2, i64 %sub" [dfg_199.c:23]   --->   Operation 251 'dsub' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.29>
ST_110 : Operation 252 [2/7] (7.29ns)   --->   "%add2 = dsub i64 %conv2, i64 %sub" [dfg_199.c:23]   --->   Operation 252 'dsub' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.29>
ST_111 : Operation 253 [1/7] (7.29ns)   --->   "%add2 = dsub i64 %conv2, i64 %sub" [dfg_199.c:23]   --->   Operation 253 'dsub' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 6.71>
ST_112 : Operation 254 [7/7] (6.71ns)   --->   "%mul1 = dmul i64 %add2, i64 0" [dfg_199.c:23]   --->   Operation 254 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 6.71>
ST_113 : Operation 255 [1/1] (0.00ns)   --->   "%p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p" [dfg_199.c:17]   --->   Operation 255 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 256 [1/1] (3.52ns)   --->   "%add_ln22 = add i64 %p_read, i64 18446744073709494775" [dfg_199.c:22]   --->   Operation 256 'add' 'add_ln22' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln22)   --->   "%and_ln22 = and i64 %add_ln22, i64 %p_read" [dfg_199.c:22]   --->   Operation 257 'and' 'and_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 258 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln22 = xor i64 %and_ln22, i64 18446744073709551615" [dfg_199.c:22]   --->   Operation 258 'xor' 'xor_ln22' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 259 [6/7] (6.71ns)   --->   "%mul1 = dmul i64 %add2, i64 0" [dfg_199.c:23]   --->   Operation 259 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 6.71>
ST_114 : Operation 260 [6/6] (6.28ns)   --->   "%conv1 = uitodp i64 %xor_ln22" [dfg_199.c:22]   --->   Operation 260 'uitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_114 : Operation 261 [5/7] (6.71ns)   --->   "%mul1 = dmul i64 %add2, i64 0" [dfg_199.c:23]   --->   Operation 261 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 6.71>
ST_115 : Operation 262 [5/6] (6.28ns)   --->   "%conv1 = uitodp i64 %xor_ln22" [dfg_199.c:22]   --->   Operation 262 'uitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_115 : Operation 263 [4/7] (6.71ns)   --->   "%mul1 = dmul i64 %add2, i64 0" [dfg_199.c:23]   --->   Operation 263 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 6.71>
ST_116 : Operation 264 [4/6] (6.28ns)   --->   "%conv1 = uitodp i64 %xor_ln22" [dfg_199.c:22]   --->   Operation 264 'uitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_116 : Operation 265 [3/7] (6.71ns)   --->   "%mul1 = dmul i64 %add2, i64 0" [dfg_199.c:23]   --->   Operation 265 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 6.71>
ST_117 : Operation 266 [3/6] (6.28ns)   --->   "%conv1 = uitodp i64 %xor_ln22" [dfg_199.c:22]   --->   Operation 266 'uitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_117 : Operation 267 [2/7] (6.71ns)   --->   "%mul1 = dmul i64 %add2, i64 0" [dfg_199.c:23]   --->   Operation 267 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 6.71>
ST_118 : Operation 268 [2/6] (6.28ns)   --->   "%conv1 = uitodp i64 %xor_ln22" [dfg_199.c:22]   --->   Operation 268 'uitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_118 : Operation 269 [1/7] (6.71ns)   --->   "%mul1 = dmul i64 %add2, i64 0" [dfg_199.c:23]   --->   Operation 269 'dmul' 'mul1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 6.28>
ST_119 : Operation 270 [1/6] (6.28ns)   --->   "%conv1 = uitodp i64 %xor_ln22" [dfg_199.c:22]   --->   Operation 270 'uitodp' 'conv1' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_119 : Operation 271 [1/1] (0.00ns)   --->   "%bitcast_ln22 = bitcast i64 %mul1" [dfg_199.c:22]   --->   Operation 271 'bitcast' 'bitcast_ln22' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 272 [1/1] (0.99ns)   --->   "%xor_ln22_1 = xor i64 %bitcast_ln22, i64 9223372036854775808" [dfg_199.c:22]   --->   Operation 272 'xor' 'xor_ln22_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 6.71>
ST_120 : Operation 273 [1/1] (0.00ns)   --->   "%bitcast_ln22_1 = bitcast i64 %xor_ln22_1" [dfg_199.c:22]   --->   Operation 273 'bitcast' 'bitcast_ln22_1' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 274 [7/7] (6.71ns)   --->   "%result_2 = dmul i64 %conv1, i64 %bitcast_ln22_1" [dfg_199.c:22]   --->   Operation 274 'dmul' 'result_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 6.71>
ST_121 : Operation 275 [6/7] (6.71ns)   --->   "%result_2 = dmul i64 %conv1, i64 %bitcast_ln22_1" [dfg_199.c:22]   --->   Operation 275 'dmul' 'result_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 6.71>
ST_122 : Operation 276 [5/7] (6.71ns)   --->   "%result_2 = dmul i64 %conv1, i64 %bitcast_ln22_1" [dfg_199.c:22]   --->   Operation 276 'dmul' 'result_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 6.71>
ST_123 : Operation 277 [4/7] (6.71ns)   --->   "%result_2 = dmul i64 %conv1, i64 %bitcast_ln22_1" [dfg_199.c:22]   --->   Operation 277 'dmul' 'result_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 6.71>
ST_124 : Operation 278 [3/7] (6.71ns)   --->   "%result_2 = dmul i64 %conv1, i64 %bitcast_ln22_1" [dfg_199.c:22]   --->   Operation 278 'dmul' 'result_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 6.71>
ST_125 : Operation 279 [2/7] (6.71ns)   --->   "%result_2 = dmul i64 %conv1, i64 %bitcast_ln22_1" [dfg_199.c:22]   --->   Operation 279 'dmul' 'result_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 6.71>
ST_126 : Operation 280 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 280 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 281 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 281 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 282 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p"   --->   Operation 282 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 283 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 283 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 284 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_4, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 284 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 285 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_4"   --->   Operation 285 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 286 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_9"   --->   Operation 286 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 287 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 287 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 288 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p_15"   --->   Operation 288 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 289 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_15, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 289 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 290 [1/7] (6.71ns)   --->   "%result_2 = dmul i64 %conv1, i64 %bitcast_ln22_1" [dfg_199.c:22]   --->   Operation 290 'dmul' 'result_2' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 291 [1/1] (0.00ns)   --->   "%ret_ln24 = ret i64 %result_2" [dfg_199.c:24]   --->   Operation 291 'ret' 'ret_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_15]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_9_read          (read         ) [ 0011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv9             (uitofp       ) [ 0000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul               (fmul         ) [ 0000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add               (fadd         ) [ 0000000000000000111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
div               (fdiv         ) [ 0000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_4_addr          (getelementptr) [ 0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add1              (fsub         ) [ 0000000000000000000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_4_load          (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln17      (bitcast      ) [ 0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result            (fpext        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln19      (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln19          (xor          ) [ 0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv              (fpext        ) [ 0000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111100000000000000000000000000000]
bitcast_ln19_1    (bitcast      ) [ 0000000000000000000000000000000000000000111111111111111111111111111111111111111111111111111111111100000000000000000000000000000]
result_1          (ddiv         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111110000000000000000000000]
p_4_addr_1        (getelementptr) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000]
p_4_load_1        (load         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln23      (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000]
sub               (dadd         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000]
conv2             (fpext        ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000]
add2              (dsub         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111100000000]
p_read            (read         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln22          (add          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln22          (and          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln22          (xor          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000]
mul1              (dmul         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000]
conv1             (uitodp       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111]
bitcast_ln22      (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln22_1        (xor          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
bitcast_ln22_1    (bitcast      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln0 (spectopmodule) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
result_2          (dmul         ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln24          (ret          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_15">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_15"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="p_9_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_9_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/113 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_4_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="4" slack="0"/>
<pin id="70" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_4_addr/36 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="3" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_4_load/36 p_4_load_1/102 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_4_addr_1_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="4" slack="0"/>
<pin id="84" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_4_addr_1/102 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="add/11 add1/32 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="1"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/7 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="1"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div/16 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv9/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="result/37 conv2/103 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv/37 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="1"/>
<pin id="117" dir="0" index="1" bw="64" slack="0"/>
<pin id="118" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sub/98 add2/105 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="1"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul1/112 result_2/120 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="1"/>
<pin id="128" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="result_1/39 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="1"/>
<pin id="131" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="uitodp(516) " fcode="uitodp"/>
<opset="conv1/114 "/>
</bind>
</comp>

<comp id="132" class="1005" name="reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add add1 "/>
</bind>
</comp>

<comp id="138" class="1005" name="reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="1"/>
<pin id="140" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub add2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="bitcast_ln17_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17/37 "/>
</bind>
</comp>

<comp id="149" class="1004" name="bitcast_ln19_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19/38 "/>
</bind>
</comp>

<comp id="153" class="1004" name="xor_ln19_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="64" slack="0"/>
<pin id="156" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln19/38 "/>
</bind>
</comp>

<comp id="159" class="1004" name="bitcast_ln19_1_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="1"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln19_1/39 "/>
</bind>
</comp>

<comp id="163" class="1004" name="bitcast_ln23_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23/103 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln22_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="17" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/113 "/>
</bind>
</comp>

<comp id="174" class="1004" name="and_ln22_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln22/113 "/>
</bind>
</comp>

<comp id="180" class="1004" name="xor_ln22_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln22/113 "/>
</bind>
</comp>

<comp id="186" class="1004" name="bitcast_ln22_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="1"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22/119 "/>
</bind>
</comp>

<comp id="189" class="1004" name="xor_ln22_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="0" index="1" bw="64" slack="0"/>
<pin id="192" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln22_1/119 "/>
</bind>
</comp>

<comp id="195" class="1004" name="bitcast_ln22_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="1"/>
<pin id="197" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln22_1/120 "/>
</bind>
</comp>

<comp id="199" class="1005" name="p_9_read_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_9_read "/>
</bind>
</comp>

<comp id="204" class="1005" name="conv9_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv9 "/>
</bind>
</comp>

<comp id="209" class="1005" name="mul_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="214" class="1005" name="div_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="219" class="1005" name="p_4_addr_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="1"/>
<pin id="221" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_4_addr "/>
</bind>
</comp>

<comp id="224" class="1005" name="bitcast_ln17_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="1"/>
<pin id="226" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln17 "/>
</bind>
</comp>

<comp id="229" class="1005" name="xor_ln19_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="1"/>
<pin id="231" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln19 "/>
</bind>
</comp>

<comp id="234" class="1005" name="conv_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="1"/>
<pin id="236" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="239" class="1005" name="bitcast_ln19_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="1"/>
<pin id="241" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln19_1 "/>
</bind>
</comp>

<comp id="244" class="1005" name="result_1_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="1"/>
<pin id="246" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="result_1 "/>
</bind>
</comp>

<comp id="249" class="1005" name="p_4_addr_1_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="1"/>
<pin id="251" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_4_addr_1 "/>
</bind>
</comp>

<comp id="254" class="1005" name="bitcast_ln23_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln23 "/>
</bind>
</comp>

<comp id="259" class="1005" name="conv2_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="64" slack="1"/>
<pin id="261" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv2 "/>
</bind>
</comp>

<comp id="264" class="1005" name="xor_ln22_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="1"/>
<pin id="266" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln22 "/>
</bind>
</comp>

<comp id="269" class="1005" name="mul1_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="1"/>
<pin id="271" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="274" class="1005" name="conv1_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="1"/>
<pin id="276" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv1 "/>
</bind>
</comp>

<comp id="279" class="1005" name="xor_ln22_1_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="64" slack="1"/>
<pin id="281" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln22_1 "/>
</bind>
</comp>

<comp id="284" class="1005" name="bitcast_ln22_1_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="1"/>
<pin id="286" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln22_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="18" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="66" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="88"><net_src comp="80" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="94"><net_src comp="16" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="54" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="135"><net_src comp="89" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="141"><net_src comp="115" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="147"><net_src comp="74" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="152"><net_src comp="109" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="159" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="166"><net_src comp="74" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="172"><net_src comp="60" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="32" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="60" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="193"><net_src comp="186" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="22" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="202"><net_src comp="54" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="207"><net_src comp="105" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="212"><net_src comp="95" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="217"><net_src comp="100" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="222"><net_src comp="66" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="227"><net_src comp="144" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="232"><net_src comp="153" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="237"><net_src comp="112" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="242"><net_src comp="159" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="247"><net_src comp="125" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="252"><net_src comp="80" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="257"><net_src comp="163" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="262"><net_src comp="109" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="267"><net_src comp="180" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="272"><net_src comp="120" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="277"><net_src comp="129" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="282"><net_src comp="189" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="287"><net_src comp="195" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="120" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: fn1 : p | {113 }
	Port: fn1 : p_4 | {36 37 102 103 }
	Port: fn1 : p_9 | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		p_4_load : 1
	State 37
		bitcast_ln17 : 1
		result : 2
	State 38
		bitcast_ln19 : 1
		xor_ln19 : 2
	State 39
		result_1 : 1
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
		p_4_load_1 : 1
	State 103
		bitcast_ln23 : 1
		conv2 : 2
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
		and_ln22 : 1
		xor_ln22 : 1
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
		xor_ln22_1 : 1
	State 120
		result_2 : 1
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
		ret_ln24 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   dadd   |      grp_fu_115     |    3    |   630   |   1141  |
|----------|---------------------|---------|---------|---------|
|   dmul   |      grp_fu_120     |    11   |   342   |   586   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_89      |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_95      |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|          |   xor_ln19_fu_153   |    0    |    0    |    64   |
|    xor   |   xor_ln22_fu_180   |    0    |    0    |    64   |
|          |  xor_ln22_1_fu_189  |    0    |    0    |    64   |
|----------|---------------------|---------|---------|---------|
|    add   |   add_ln22_fu_168   |    0    |    0    |    71   |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln22_fu_174   |    0    |    0    |    64   |
|----------|---------------------|---------|---------|---------|
|   read   | p_9_read_read_fu_54 |    0    |    0    |    0    |
|          |  p_read_read_fu_60  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   fdiv   |      grp_fu_100     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|  uitofp  |      grp_fu_105     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   fpext  |      grp_fu_109     |    0    |    0    |    0    |
|          |      grp_fu_112     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   ddiv   |      grp_fu_125     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|  uitodp  |      grp_fu_129     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    19   |   1320  |   2765  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| bitcast_ln17_reg_224 |   32   |
|bitcast_ln19_1_reg_239|   64   |
|bitcast_ln22_1_reg_284|   64   |
| bitcast_ln23_reg_254 |   32   |
|     conv1_reg_274    |   64   |
|     conv2_reg_259    |   64   |
|     conv9_reg_204    |   32   |
|     conv_reg_234     |   64   |
|      div_reg_214     |   32   |
|     mul1_reg_269     |   64   |
|      mul_reg_209     |   32   |
|  p_4_addr_1_reg_249  |    3   |
|   p_4_addr_reg_219   |    3   |
|   p_9_read_reg_199   |   32   |
|        reg_132       |   32   |
|        reg_138       |   64   |
|   result_1_reg_244   |   64   |
|   xor_ln19_reg_229   |   64   |
|  xor_ln22_1_reg_279  |   64   |
|   xor_ln22_reg_264   |   64   |
+----------------------+--------+
|         Total        |   934  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_74 |  p0  |   4  |   3  |   12   ||    20   |
|     grp_fu_89    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_89    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_105    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_109    |  p0  |   4  |  32  |   128  ||    20   |
|    grp_fu_115    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_115    |  p1  |   2  |  64  |   128  ||    9    |
|    grp_fu_120    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_120    |  p1  |   3  |  64  |   192  ||    14   |
|    grp_fu_125    |  p0  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1036  || 16.4765 ||   117   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   19   |    -   |  1320  |  2765  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   117  |
|  Register |    -   |    -   |   934  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   19   |   16   |  2254  |  2882  |
+-----------+--------+--------+--------+--------+
