#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Mar  1 19:01:03 2018
# Process ID: 16924
# Current directory: C:/Users/jfa49/vdma_test/vdma_test.runs/dma_design_1_xlconstant_0_0_synth_1
# Command line: vivado.exe -log dma_design_1_xlconstant_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_design_1_xlconstant_0_0.tcl
# Log file: C:/Users/jfa49/vdma_test/vdma_test.runs/dma_design_1_xlconstant_0_0_synth_1/dma_design_1_xlconstant_0_0.vds
# Journal file: C:/Users/jfa49/vdma_test/vdma_test.runs/dma_design_1_xlconstant_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source dma_design_1_xlconstant_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 402.715 ; gain = 95.375
INFO: [Synth 8-638] synthesizing module 'dma_design_1_xlconstant_0_0' [c:/Users/jfa49/vdma_test/vdma_test.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_xlconstant_0_0/synth/dma_design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [c:/Users/jfa49/vdma_test/vdma_test.srcs/sources_1/bd/dma_design_1/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [c:/Users/jfa49/vdma_test/vdma_test.srcs/sources_1/bd/dma_design_1/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'dma_design_1_xlconstant_0_0' (2#1) [c:/Users/jfa49/vdma_test/vdma_test.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_xlconstant_0_0/synth/dma_design_1_xlconstant_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 444.797 ; gain = 137.457
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 444.797 ; gain = 137.457
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 670.875 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 670.875 ; gain = 363.535
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 670.875 ; gain = 363.535
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 670.875 ; gain = 363.535
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 670.875 ; gain = 363.535
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 670.875 ; gain = 363.535
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 715.914 ; gain = 408.574
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 715.914 ; gain = 408.574
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 726.059 ; gain = 418.719
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 726.059 ; gain = 418.719
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 726.059 ; gain = 418.719
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 726.059 ; gain = 418.719
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 726.059 ; gain = 418.719
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 726.059 ; gain = 418.719
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 726.059 ; gain = 418.719

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 726.059 ; gain = 418.719
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 744.648 ; gain = 444.324
