
SGD-1_v3.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007994  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006f4  08007a54  08007a54  00017a54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008148  08008148  00018148  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800814c  0800814c  0001814c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000148  20000000  08008150  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000480  20000148  08008298  00020148  2**3
                  ALLOC
  7 ._user_heap_stack 00000600  200005c8  08008298  000205c8  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020148  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001f7a9  00000000  00000000  00020170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000044e3  00000000  00000000  0003f919  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_loc    00011f0f  00000000  00000000  00043dfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000011a0  00000000  00000000  00055d10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000010d0  00000000  00000000  00056eb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00013bc8  00000000  00000000  00057f80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001e684  00000000  00000000  0006bb48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0006a451  00000000  00000000  0008a1cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000f461d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003c0c  00000000  00000000  000f4670  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .stab         000000cc  00000000  00000000  000f827c  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      000001b9  00000000  00000000  000f8348  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000148 	.word	0x20000148
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08007a3c 	.word	0x08007a3c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000014c 	.word	0x2000014c
 8000104:	08007a3c 	.word	0x08007a3c

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <__aeabi_cfrcmple>:
 8000234:	4684      	mov	ip, r0
 8000236:	1c08      	adds	r0, r1, #0
 8000238:	4661      	mov	r1, ip
 800023a:	e7ff      	b.n	800023c <__aeabi_cfcmpeq>

0800023c <__aeabi_cfcmpeq>:
 800023c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800023e:	f000 fb67 	bl	8000910 <__lesf2>
 8000242:	2800      	cmp	r0, #0
 8000244:	d401      	bmi.n	800024a <__aeabi_cfcmpeq+0xe>
 8000246:	2100      	movs	r1, #0
 8000248:	42c8      	cmn	r0, r1
 800024a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800024c <__aeabi_fcmpeq>:
 800024c:	b510      	push	{r4, lr}
 800024e:	f000 faeb 	bl	8000828 <__eqsf2>
 8000252:	4240      	negs	r0, r0
 8000254:	3001      	adds	r0, #1
 8000256:	bd10      	pop	{r4, pc}

08000258 <__aeabi_fcmplt>:
 8000258:	b510      	push	{r4, lr}
 800025a:	f000 fb59 	bl	8000910 <__lesf2>
 800025e:	2800      	cmp	r0, #0
 8000260:	db01      	blt.n	8000266 <__aeabi_fcmplt+0xe>
 8000262:	2000      	movs	r0, #0
 8000264:	bd10      	pop	{r4, pc}
 8000266:	2001      	movs	r0, #1
 8000268:	bd10      	pop	{r4, pc}
 800026a:	46c0      	nop			; (mov r8, r8)

0800026c <__aeabi_fcmple>:
 800026c:	b510      	push	{r4, lr}
 800026e:	f000 fb4f 	bl	8000910 <__lesf2>
 8000272:	2800      	cmp	r0, #0
 8000274:	dd01      	ble.n	800027a <__aeabi_fcmple+0xe>
 8000276:	2000      	movs	r0, #0
 8000278:	bd10      	pop	{r4, pc}
 800027a:	2001      	movs	r0, #1
 800027c:	bd10      	pop	{r4, pc}
 800027e:	46c0      	nop			; (mov r8, r8)

08000280 <__aeabi_fcmpgt>:
 8000280:	b510      	push	{r4, lr}
 8000282:	f000 faf9 	bl	8000878 <__gesf2>
 8000286:	2800      	cmp	r0, #0
 8000288:	dc01      	bgt.n	800028e <__aeabi_fcmpgt+0xe>
 800028a:	2000      	movs	r0, #0
 800028c:	bd10      	pop	{r4, pc}
 800028e:	2001      	movs	r0, #1
 8000290:	bd10      	pop	{r4, pc}
 8000292:	46c0      	nop			; (mov r8, r8)

08000294 <__aeabi_fcmpge>:
 8000294:	b510      	push	{r4, lr}
 8000296:	f000 faef 	bl	8000878 <__gesf2>
 800029a:	2800      	cmp	r0, #0
 800029c:	da01      	bge.n	80002a2 <__aeabi_fcmpge+0xe>
 800029e:	2000      	movs	r0, #0
 80002a0:	bd10      	pop	{r4, pc}
 80002a2:	2001      	movs	r0, #1
 80002a4:	bd10      	pop	{r4, pc}
 80002a6:	46c0      	nop			; (mov r8, r8)

080002a8 <__aeabi_f2uiz>:
 80002a8:	219e      	movs	r1, #158	; 0x9e
 80002aa:	b510      	push	{r4, lr}
 80002ac:	05c9      	lsls	r1, r1, #23
 80002ae:	1c04      	adds	r4, r0, #0
 80002b0:	f7ff fff0 	bl	8000294 <__aeabi_fcmpge>
 80002b4:	2800      	cmp	r0, #0
 80002b6:	d103      	bne.n	80002c0 <__aeabi_f2uiz+0x18>
 80002b8:	1c20      	adds	r0, r4, #0
 80002ba:	f000 fe6b 	bl	8000f94 <__aeabi_f2iz>
 80002be:	bd10      	pop	{r4, pc}
 80002c0:	219e      	movs	r1, #158	; 0x9e
 80002c2:	1c20      	adds	r0, r4, #0
 80002c4:	05c9      	lsls	r1, r1, #23
 80002c6:	f000 fc87 	bl	8000bd8 <__aeabi_fsub>
 80002ca:	f000 fe63 	bl	8000f94 <__aeabi_f2iz>
 80002ce:	2380      	movs	r3, #128	; 0x80
 80002d0:	061b      	lsls	r3, r3, #24
 80002d2:	469c      	mov	ip, r3
 80002d4:	4460      	add	r0, ip
 80002d6:	e7f2      	b.n	80002be <__aeabi_f2uiz+0x16>

080002d8 <__aeabi_fadd>:
 80002d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002da:	4646      	mov	r6, r8
 80002dc:	46d6      	mov	lr, sl
 80002de:	464f      	mov	r7, r9
 80002e0:	024d      	lsls	r5, r1, #9
 80002e2:	0242      	lsls	r2, r0, #9
 80002e4:	b5c0      	push	{r6, r7, lr}
 80002e6:	0a52      	lsrs	r2, r2, #9
 80002e8:	0a6e      	lsrs	r6, r5, #9
 80002ea:	0047      	lsls	r7, r0, #1
 80002ec:	46b0      	mov	r8, r6
 80002ee:	0e3f      	lsrs	r7, r7, #24
 80002f0:	004e      	lsls	r6, r1, #1
 80002f2:	0fc4      	lsrs	r4, r0, #31
 80002f4:	00d0      	lsls	r0, r2, #3
 80002f6:	4694      	mov	ip, r2
 80002f8:	003b      	movs	r3, r7
 80002fa:	4682      	mov	sl, r0
 80002fc:	0e36      	lsrs	r6, r6, #24
 80002fe:	0fc9      	lsrs	r1, r1, #31
 8000300:	09ad      	lsrs	r5, r5, #6
 8000302:	428c      	cmp	r4, r1
 8000304:	d06d      	beq.n	80003e2 <__aeabi_fadd+0x10a>
 8000306:	1bb8      	subs	r0, r7, r6
 8000308:	4681      	mov	r9, r0
 800030a:	2800      	cmp	r0, #0
 800030c:	dd4d      	ble.n	80003aa <__aeabi_fadd+0xd2>
 800030e:	2e00      	cmp	r6, #0
 8000310:	d100      	bne.n	8000314 <__aeabi_fadd+0x3c>
 8000312:	e088      	b.n	8000426 <__aeabi_fadd+0x14e>
 8000314:	2fff      	cmp	r7, #255	; 0xff
 8000316:	d05a      	beq.n	80003ce <__aeabi_fadd+0xf6>
 8000318:	2380      	movs	r3, #128	; 0x80
 800031a:	04db      	lsls	r3, r3, #19
 800031c:	431d      	orrs	r5, r3
 800031e:	464b      	mov	r3, r9
 8000320:	2201      	movs	r2, #1
 8000322:	2b1b      	cmp	r3, #27
 8000324:	dc0a      	bgt.n	800033c <__aeabi_fadd+0x64>
 8000326:	002b      	movs	r3, r5
 8000328:	464a      	mov	r2, r9
 800032a:	4649      	mov	r1, r9
 800032c:	40d3      	lsrs	r3, r2
 800032e:	2220      	movs	r2, #32
 8000330:	1a52      	subs	r2, r2, r1
 8000332:	4095      	lsls	r5, r2
 8000334:	002a      	movs	r2, r5
 8000336:	1e55      	subs	r5, r2, #1
 8000338:	41aa      	sbcs	r2, r5
 800033a:	431a      	orrs	r2, r3
 800033c:	4653      	mov	r3, sl
 800033e:	1a9a      	subs	r2, r3, r2
 8000340:	0153      	lsls	r3, r2, #5
 8000342:	d400      	bmi.n	8000346 <__aeabi_fadd+0x6e>
 8000344:	e0b9      	b.n	80004ba <__aeabi_fadd+0x1e2>
 8000346:	0192      	lsls	r2, r2, #6
 8000348:	0996      	lsrs	r6, r2, #6
 800034a:	0030      	movs	r0, r6
 800034c:	f002 f87a 	bl	8002444 <__clzsi2>
 8000350:	3805      	subs	r0, #5
 8000352:	4086      	lsls	r6, r0
 8000354:	4287      	cmp	r7, r0
 8000356:	dd00      	ble.n	800035a <__aeabi_fadd+0x82>
 8000358:	e0d4      	b.n	8000504 <__aeabi_fadd+0x22c>
 800035a:	0033      	movs	r3, r6
 800035c:	1bc7      	subs	r7, r0, r7
 800035e:	2020      	movs	r0, #32
 8000360:	3701      	adds	r7, #1
 8000362:	40fb      	lsrs	r3, r7
 8000364:	1bc7      	subs	r7, r0, r7
 8000366:	40be      	lsls	r6, r7
 8000368:	0032      	movs	r2, r6
 800036a:	1e56      	subs	r6, r2, #1
 800036c:	41b2      	sbcs	r2, r6
 800036e:	2700      	movs	r7, #0
 8000370:	431a      	orrs	r2, r3
 8000372:	0753      	lsls	r3, r2, #29
 8000374:	d004      	beq.n	8000380 <__aeabi_fadd+0xa8>
 8000376:	230f      	movs	r3, #15
 8000378:	4013      	ands	r3, r2
 800037a:	2b04      	cmp	r3, #4
 800037c:	d000      	beq.n	8000380 <__aeabi_fadd+0xa8>
 800037e:	3204      	adds	r2, #4
 8000380:	0153      	lsls	r3, r2, #5
 8000382:	d400      	bmi.n	8000386 <__aeabi_fadd+0xae>
 8000384:	e09c      	b.n	80004c0 <__aeabi_fadd+0x1e8>
 8000386:	1c7b      	adds	r3, r7, #1
 8000388:	2ffe      	cmp	r7, #254	; 0xfe
 800038a:	d100      	bne.n	800038e <__aeabi_fadd+0xb6>
 800038c:	e09a      	b.n	80004c4 <__aeabi_fadd+0x1ec>
 800038e:	0192      	lsls	r2, r2, #6
 8000390:	0a52      	lsrs	r2, r2, #9
 8000392:	4694      	mov	ip, r2
 8000394:	b2db      	uxtb	r3, r3
 8000396:	05d8      	lsls	r0, r3, #23
 8000398:	4663      	mov	r3, ip
 800039a:	07e4      	lsls	r4, r4, #31
 800039c:	4318      	orrs	r0, r3
 800039e:	4320      	orrs	r0, r4
 80003a0:	bce0      	pop	{r5, r6, r7}
 80003a2:	46ba      	mov	sl, r7
 80003a4:	46b1      	mov	r9, r6
 80003a6:	46a8      	mov	r8, r5
 80003a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80003aa:	2800      	cmp	r0, #0
 80003ac:	d049      	beq.n	8000442 <__aeabi_fadd+0x16a>
 80003ae:	1bf3      	subs	r3, r6, r7
 80003b0:	2f00      	cmp	r7, #0
 80003b2:	d000      	beq.n	80003b6 <__aeabi_fadd+0xde>
 80003b4:	e0b6      	b.n	8000524 <__aeabi_fadd+0x24c>
 80003b6:	4652      	mov	r2, sl
 80003b8:	2a00      	cmp	r2, #0
 80003ba:	d060      	beq.n	800047e <__aeabi_fadd+0x1a6>
 80003bc:	3b01      	subs	r3, #1
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d100      	bne.n	80003c4 <__aeabi_fadd+0xec>
 80003c2:	e0fc      	b.n	80005be <__aeabi_fadd+0x2e6>
 80003c4:	2eff      	cmp	r6, #255	; 0xff
 80003c6:	d000      	beq.n	80003ca <__aeabi_fadd+0xf2>
 80003c8:	e0b4      	b.n	8000534 <__aeabi_fadd+0x25c>
 80003ca:	000c      	movs	r4, r1
 80003cc:	4642      	mov	r2, r8
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	d078      	beq.n	80004c4 <__aeabi_fadd+0x1ec>
 80003d2:	2080      	movs	r0, #128	; 0x80
 80003d4:	03c0      	lsls	r0, r0, #15
 80003d6:	4310      	orrs	r0, r2
 80003d8:	0242      	lsls	r2, r0, #9
 80003da:	0a53      	lsrs	r3, r2, #9
 80003dc:	469c      	mov	ip, r3
 80003de:	23ff      	movs	r3, #255	; 0xff
 80003e0:	e7d9      	b.n	8000396 <__aeabi_fadd+0xbe>
 80003e2:	1bb9      	subs	r1, r7, r6
 80003e4:	2900      	cmp	r1, #0
 80003e6:	dd71      	ble.n	80004cc <__aeabi_fadd+0x1f4>
 80003e8:	2e00      	cmp	r6, #0
 80003ea:	d03f      	beq.n	800046c <__aeabi_fadd+0x194>
 80003ec:	2fff      	cmp	r7, #255	; 0xff
 80003ee:	d0ee      	beq.n	80003ce <__aeabi_fadd+0xf6>
 80003f0:	2380      	movs	r3, #128	; 0x80
 80003f2:	04db      	lsls	r3, r3, #19
 80003f4:	431d      	orrs	r5, r3
 80003f6:	2201      	movs	r2, #1
 80003f8:	291b      	cmp	r1, #27
 80003fa:	dc07      	bgt.n	800040c <__aeabi_fadd+0x134>
 80003fc:	002a      	movs	r2, r5
 80003fe:	2320      	movs	r3, #32
 8000400:	40ca      	lsrs	r2, r1
 8000402:	1a59      	subs	r1, r3, r1
 8000404:	408d      	lsls	r5, r1
 8000406:	1e6b      	subs	r3, r5, #1
 8000408:	419d      	sbcs	r5, r3
 800040a:	432a      	orrs	r2, r5
 800040c:	4452      	add	r2, sl
 800040e:	0153      	lsls	r3, r2, #5
 8000410:	d553      	bpl.n	80004ba <__aeabi_fadd+0x1e2>
 8000412:	3701      	adds	r7, #1
 8000414:	2fff      	cmp	r7, #255	; 0xff
 8000416:	d055      	beq.n	80004c4 <__aeabi_fadd+0x1ec>
 8000418:	2301      	movs	r3, #1
 800041a:	497b      	ldr	r1, [pc, #492]	; (8000608 <__aeabi_fadd+0x330>)
 800041c:	4013      	ands	r3, r2
 800041e:	0852      	lsrs	r2, r2, #1
 8000420:	400a      	ands	r2, r1
 8000422:	431a      	orrs	r2, r3
 8000424:	e7a5      	b.n	8000372 <__aeabi_fadd+0x9a>
 8000426:	2d00      	cmp	r5, #0
 8000428:	d02c      	beq.n	8000484 <__aeabi_fadd+0x1ac>
 800042a:	2301      	movs	r3, #1
 800042c:	425b      	negs	r3, r3
 800042e:	469c      	mov	ip, r3
 8000430:	44e1      	add	r9, ip
 8000432:	464b      	mov	r3, r9
 8000434:	2b00      	cmp	r3, #0
 8000436:	d100      	bne.n	800043a <__aeabi_fadd+0x162>
 8000438:	e0ad      	b.n	8000596 <__aeabi_fadd+0x2be>
 800043a:	2fff      	cmp	r7, #255	; 0xff
 800043c:	d000      	beq.n	8000440 <__aeabi_fadd+0x168>
 800043e:	e76e      	b.n	800031e <__aeabi_fadd+0x46>
 8000440:	e7c5      	b.n	80003ce <__aeabi_fadd+0xf6>
 8000442:	20fe      	movs	r0, #254	; 0xfe
 8000444:	1c7e      	adds	r6, r7, #1
 8000446:	4230      	tst	r0, r6
 8000448:	d160      	bne.n	800050c <__aeabi_fadd+0x234>
 800044a:	2f00      	cmp	r7, #0
 800044c:	d000      	beq.n	8000450 <__aeabi_fadd+0x178>
 800044e:	e093      	b.n	8000578 <__aeabi_fadd+0x2a0>
 8000450:	4652      	mov	r2, sl
 8000452:	2a00      	cmp	r2, #0
 8000454:	d100      	bne.n	8000458 <__aeabi_fadd+0x180>
 8000456:	e0b6      	b.n	80005c6 <__aeabi_fadd+0x2ee>
 8000458:	2d00      	cmp	r5, #0
 800045a:	d09c      	beq.n	8000396 <__aeabi_fadd+0xbe>
 800045c:	1b52      	subs	r2, r2, r5
 800045e:	0150      	lsls	r0, r2, #5
 8000460:	d400      	bmi.n	8000464 <__aeabi_fadd+0x18c>
 8000462:	e0c3      	b.n	80005ec <__aeabi_fadd+0x314>
 8000464:	4653      	mov	r3, sl
 8000466:	000c      	movs	r4, r1
 8000468:	1aea      	subs	r2, r5, r3
 800046a:	e782      	b.n	8000372 <__aeabi_fadd+0x9a>
 800046c:	2d00      	cmp	r5, #0
 800046e:	d009      	beq.n	8000484 <__aeabi_fadd+0x1ac>
 8000470:	3901      	subs	r1, #1
 8000472:	2900      	cmp	r1, #0
 8000474:	d100      	bne.n	8000478 <__aeabi_fadd+0x1a0>
 8000476:	e08b      	b.n	8000590 <__aeabi_fadd+0x2b8>
 8000478:	2fff      	cmp	r7, #255	; 0xff
 800047a:	d1bc      	bne.n	80003f6 <__aeabi_fadd+0x11e>
 800047c:	e7a7      	b.n	80003ce <__aeabi_fadd+0xf6>
 800047e:	000c      	movs	r4, r1
 8000480:	4642      	mov	r2, r8
 8000482:	0037      	movs	r7, r6
 8000484:	2fff      	cmp	r7, #255	; 0xff
 8000486:	d0a2      	beq.n	80003ce <__aeabi_fadd+0xf6>
 8000488:	0252      	lsls	r2, r2, #9
 800048a:	0a53      	lsrs	r3, r2, #9
 800048c:	469c      	mov	ip, r3
 800048e:	b2fb      	uxtb	r3, r7
 8000490:	e781      	b.n	8000396 <__aeabi_fadd+0xbe>
 8000492:	21fe      	movs	r1, #254	; 0xfe
 8000494:	3701      	adds	r7, #1
 8000496:	4239      	tst	r1, r7
 8000498:	d165      	bne.n	8000566 <__aeabi_fadd+0x28e>
 800049a:	2b00      	cmp	r3, #0
 800049c:	d17e      	bne.n	800059c <__aeabi_fadd+0x2c4>
 800049e:	2800      	cmp	r0, #0
 80004a0:	d100      	bne.n	80004a4 <__aeabi_fadd+0x1cc>
 80004a2:	e0aa      	b.n	80005fa <__aeabi_fadd+0x322>
 80004a4:	2d00      	cmp	r5, #0
 80004a6:	d100      	bne.n	80004aa <__aeabi_fadd+0x1d2>
 80004a8:	e775      	b.n	8000396 <__aeabi_fadd+0xbe>
 80004aa:	002a      	movs	r2, r5
 80004ac:	4452      	add	r2, sl
 80004ae:	2700      	movs	r7, #0
 80004b0:	0153      	lsls	r3, r2, #5
 80004b2:	d502      	bpl.n	80004ba <__aeabi_fadd+0x1e2>
 80004b4:	4b55      	ldr	r3, [pc, #340]	; (800060c <__aeabi_fadd+0x334>)
 80004b6:	3701      	adds	r7, #1
 80004b8:	401a      	ands	r2, r3
 80004ba:	0753      	lsls	r3, r2, #29
 80004bc:	d000      	beq.n	80004c0 <__aeabi_fadd+0x1e8>
 80004be:	e75a      	b.n	8000376 <__aeabi_fadd+0x9e>
 80004c0:	08d2      	lsrs	r2, r2, #3
 80004c2:	e7df      	b.n	8000484 <__aeabi_fadd+0x1ac>
 80004c4:	2200      	movs	r2, #0
 80004c6:	23ff      	movs	r3, #255	; 0xff
 80004c8:	4694      	mov	ip, r2
 80004ca:	e764      	b.n	8000396 <__aeabi_fadd+0xbe>
 80004cc:	2900      	cmp	r1, #0
 80004ce:	d0e0      	beq.n	8000492 <__aeabi_fadd+0x1ba>
 80004d0:	1bf3      	subs	r3, r6, r7
 80004d2:	2f00      	cmp	r7, #0
 80004d4:	d03e      	beq.n	8000554 <__aeabi_fadd+0x27c>
 80004d6:	2eff      	cmp	r6, #255	; 0xff
 80004d8:	d100      	bne.n	80004dc <__aeabi_fadd+0x204>
 80004da:	e777      	b.n	80003cc <__aeabi_fadd+0xf4>
 80004dc:	2280      	movs	r2, #128	; 0x80
 80004de:	0001      	movs	r1, r0
 80004e0:	04d2      	lsls	r2, r2, #19
 80004e2:	4311      	orrs	r1, r2
 80004e4:	468a      	mov	sl, r1
 80004e6:	2201      	movs	r2, #1
 80004e8:	2b1b      	cmp	r3, #27
 80004ea:	dc08      	bgt.n	80004fe <__aeabi_fadd+0x226>
 80004ec:	4652      	mov	r2, sl
 80004ee:	2120      	movs	r1, #32
 80004f0:	4650      	mov	r0, sl
 80004f2:	40da      	lsrs	r2, r3
 80004f4:	1acb      	subs	r3, r1, r3
 80004f6:	4098      	lsls	r0, r3
 80004f8:	1e43      	subs	r3, r0, #1
 80004fa:	4198      	sbcs	r0, r3
 80004fc:	4302      	orrs	r2, r0
 80004fe:	0037      	movs	r7, r6
 8000500:	1952      	adds	r2, r2, r5
 8000502:	e784      	b.n	800040e <__aeabi_fadd+0x136>
 8000504:	4a41      	ldr	r2, [pc, #260]	; (800060c <__aeabi_fadd+0x334>)
 8000506:	1a3f      	subs	r7, r7, r0
 8000508:	4032      	ands	r2, r6
 800050a:	e732      	b.n	8000372 <__aeabi_fadd+0x9a>
 800050c:	4653      	mov	r3, sl
 800050e:	1b5e      	subs	r6, r3, r5
 8000510:	0173      	lsls	r3, r6, #5
 8000512:	d42d      	bmi.n	8000570 <__aeabi_fadd+0x298>
 8000514:	2e00      	cmp	r6, #0
 8000516:	d000      	beq.n	800051a <__aeabi_fadd+0x242>
 8000518:	e717      	b.n	800034a <__aeabi_fadd+0x72>
 800051a:	2200      	movs	r2, #0
 800051c:	2400      	movs	r4, #0
 800051e:	2300      	movs	r3, #0
 8000520:	4694      	mov	ip, r2
 8000522:	e738      	b.n	8000396 <__aeabi_fadd+0xbe>
 8000524:	2eff      	cmp	r6, #255	; 0xff
 8000526:	d100      	bne.n	800052a <__aeabi_fadd+0x252>
 8000528:	e74f      	b.n	80003ca <__aeabi_fadd+0xf2>
 800052a:	2280      	movs	r2, #128	; 0x80
 800052c:	4650      	mov	r0, sl
 800052e:	04d2      	lsls	r2, r2, #19
 8000530:	4310      	orrs	r0, r2
 8000532:	4682      	mov	sl, r0
 8000534:	2201      	movs	r2, #1
 8000536:	2b1b      	cmp	r3, #27
 8000538:	dc08      	bgt.n	800054c <__aeabi_fadd+0x274>
 800053a:	4652      	mov	r2, sl
 800053c:	2420      	movs	r4, #32
 800053e:	4650      	mov	r0, sl
 8000540:	40da      	lsrs	r2, r3
 8000542:	1ae3      	subs	r3, r4, r3
 8000544:	4098      	lsls	r0, r3
 8000546:	1e43      	subs	r3, r0, #1
 8000548:	4198      	sbcs	r0, r3
 800054a:	4302      	orrs	r2, r0
 800054c:	000c      	movs	r4, r1
 800054e:	0037      	movs	r7, r6
 8000550:	1aaa      	subs	r2, r5, r2
 8000552:	e6f5      	b.n	8000340 <__aeabi_fadd+0x68>
 8000554:	2800      	cmp	r0, #0
 8000556:	d093      	beq.n	8000480 <__aeabi_fadd+0x1a8>
 8000558:	3b01      	subs	r3, #1
 800055a:	2b00      	cmp	r3, #0
 800055c:	d04f      	beq.n	80005fe <__aeabi_fadd+0x326>
 800055e:	2eff      	cmp	r6, #255	; 0xff
 8000560:	d1c1      	bne.n	80004e6 <__aeabi_fadd+0x20e>
 8000562:	4642      	mov	r2, r8
 8000564:	e733      	b.n	80003ce <__aeabi_fadd+0xf6>
 8000566:	2fff      	cmp	r7, #255	; 0xff
 8000568:	d0ac      	beq.n	80004c4 <__aeabi_fadd+0x1ec>
 800056a:	4455      	add	r5, sl
 800056c:	086a      	lsrs	r2, r5, #1
 800056e:	e7a4      	b.n	80004ba <__aeabi_fadd+0x1e2>
 8000570:	4653      	mov	r3, sl
 8000572:	000c      	movs	r4, r1
 8000574:	1aee      	subs	r6, r5, r3
 8000576:	e6e8      	b.n	800034a <__aeabi_fadd+0x72>
 8000578:	4653      	mov	r3, sl
 800057a:	2b00      	cmp	r3, #0
 800057c:	d128      	bne.n	80005d0 <__aeabi_fadd+0x2f8>
 800057e:	2d00      	cmp	r5, #0
 8000580:	d000      	beq.n	8000584 <__aeabi_fadd+0x2ac>
 8000582:	e722      	b.n	80003ca <__aeabi_fadd+0xf2>
 8000584:	2380      	movs	r3, #128	; 0x80
 8000586:	03db      	lsls	r3, r3, #15
 8000588:	469c      	mov	ip, r3
 800058a:	2400      	movs	r4, #0
 800058c:	23ff      	movs	r3, #255	; 0xff
 800058e:	e702      	b.n	8000396 <__aeabi_fadd+0xbe>
 8000590:	002a      	movs	r2, r5
 8000592:	4452      	add	r2, sl
 8000594:	e73b      	b.n	800040e <__aeabi_fadd+0x136>
 8000596:	4653      	mov	r3, sl
 8000598:	1b5a      	subs	r2, r3, r5
 800059a:	e6d1      	b.n	8000340 <__aeabi_fadd+0x68>
 800059c:	2800      	cmp	r0, #0
 800059e:	d100      	bne.n	80005a2 <__aeabi_fadd+0x2ca>
 80005a0:	e714      	b.n	80003cc <__aeabi_fadd+0xf4>
 80005a2:	2d00      	cmp	r5, #0
 80005a4:	d100      	bne.n	80005a8 <__aeabi_fadd+0x2d0>
 80005a6:	e712      	b.n	80003ce <__aeabi_fadd+0xf6>
 80005a8:	2380      	movs	r3, #128	; 0x80
 80005aa:	03db      	lsls	r3, r3, #15
 80005ac:	421a      	tst	r2, r3
 80005ae:	d100      	bne.n	80005b2 <__aeabi_fadd+0x2da>
 80005b0:	e70d      	b.n	80003ce <__aeabi_fadd+0xf6>
 80005b2:	4641      	mov	r1, r8
 80005b4:	4219      	tst	r1, r3
 80005b6:	d000      	beq.n	80005ba <__aeabi_fadd+0x2e2>
 80005b8:	e709      	b.n	80003ce <__aeabi_fadd+0xf6>
 80005ba:	4642      	mov	r2, r8
 80005bc:	e707      	b.n	80003ce <__aeabi_fadd+0xf6>
 80005be:	000c      	movs	r4, r1
 80005c0:	0037      	movs	r7, r6
 80005c2:	1aaa      	subs	r2, r5, r2
 80005c4:	e6bc      	b.n	8000340 <__aeabi_fadd+0x68>
 80005c6:	2d00      	cmp	r5, #0
 80005c8:	d013      	beq.n	80005f2 <__aeabi_fadd+0x31a>
 80005ca:	000c      	movs	r4, r1
 80005cc:	46c4      	mov	ip, r8
 80005ce:	e6e2      	b.n	8000396 <__aeabi_fadd+0xbe>
 80005d0:	2d00      	cmp	r5, #0
 80005d2:	d100      	bne.n	80005d6 <__aeabi_fadd+0x2fe>
 80005d4:	e6fb      	b.n	80003ce <__aeabi_fadd+0xf6>
 80005d6:	2380      	movs	r3, #128	; 0x80
 80005d8:	03db      	lsls	r3, r3, #15
 80005da:	421a      	tst	r2, r3
 80005dc:	d100      	bne.n	80005e0 <__aeabi_fadd+0x308>
 80005de:	e6f6      	b.n	80003ce <__aeabi_fadd+0xf6>
 80005e0:	4640      	mov	r0, r8
 80005e2:	4218      	tst	r0, r3
 80005e4:	d000      	beq.n	80005e8 <__aeabi_fadd+0x310>
 80005e6:	e6f2      	b.n	80003ce <__aeabi_fadd+0xf6>
 80005e8:	000c      	movs	r4, r1
 80005ea:	e6ef      	b.n	80003cc <__aeabi_fadd+0xf4>
 80005ec:	2a00      	cmp	r2, #0
 80005ee:	d000      	beq.n	80005f2 <__aeabi_fadd+0x31a>
 80005f0:	e763      	b.n	80004ba <__aeabi_fadd+0x1e2>
 80005f2:	2200      	movs	r2, #0
 80005f4:	2400      	movs	r4, #0
 80005f6:	4694      	mov	ip, r2
 80005f8:	e6cd      	b.n	8000396 <__aeabi_fadd+0xbe>
 80005fa:	46c4      	mov	ip, r8
 80005fc:	e6cb      	b.n	8000396 <__aeabi_fadd+0xbe>
 80005fe:	002a      	movs	r2, r5
 8000600:	0037      	movs	r7, r6
 8000602:	4452      	add	r2, sl
 8000604:	e703      	b.n	800040e <__aeabi_fadd+0x136>
 8000606:	46c0      	nop			; (mov r8, r8)
 8000608:	7dffffff 	.word	0x7dffffff
 800060c:	fbffffff 	.word	0xfbffffff

08000610 <__aeabi_fdiv>:
 8000610:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000612:	464f      	mov	r7, r9
 8000614:	4646      	mov	r6, r8
 8000616:	46d6      	mov	lr, sl
 8000618:	0245      	lsls	r5, r0, #9
 800061a:	b5c0      	push	{r6, r7, lr}
 800061c:	0047      	lsls	r7, r0, #1
 800061e:	1c0c      	adds	r4, r1, #0
 8000620:	0a6d      	lsrs	r5, r5, #9
 8000622:	0e3f      	lsrs	r7, r7, #24
 8000624:	0fc6      	lsrs	r6, r0, #31
 8000626:	2f00      	cmp	r7, #0
 8000628:	d066      	beq.n	80006f8 <__aeabi_fdiv+0xe8>
 800062a:	2fff      	cmp	r7, #255	; 0xff
 800062c:	d06c      	beq.n	8000708 <__aeabi_fdiv+0xf8>
 800062e:	2300      	movs	r3, #0
 8000630:	00ea      	lsls	r2, r5, #3
 8000632:	2580      	movs	r5, #128	; 0x80
 8000634:	4699      	mov	r9, r3
 8000636:	469a      	mov	sl, r3
 8000638:	04ed      	lsls	r5, r5, #19
 800063a:	4315      	orrs	r5, r2
 800063c:	3f7f      	subs	r7, #127	; 0x7f
 800063e:	0260      	lsls	r0, r4, #9
 8000640:	0061      	lsls	r1, r4, #1
 8000642:	0a43      	lsrs	r3, r0, #9
 8000644:	4698      	mov	r8, r3
 8000646:	0e09      	lsrs	r1, r1, #24
 8000648:	0fe4      	lsrs	r4, r4, #31
 800064a:	2900      	cmp	r1, #0
 800064c:	d048      	beq.n	80006e0 <__aeabi_fdiv+0xd0>
 800064e:	29ff      	cmp	r1, #255	; 0xff
 8000650:	d010      	beq.n	8000674 <__aeabi_fdiv+0x64>
 8000652:	2280      	movs	r2, #128	; 0x80
 8000654:	00d8      	lsls	r0, r3, #3
 8000656:	04d2      	lsls	r2, r2, #19
 8000658:	4302      	orrs	r2, r0
 800065a:	4690      	mov	r8, r2
 800065c:	2000      	movs	r0, #0
 800065e:	397f      	subs	r1, #127	; 0x7f
 8000660:	464a      	mov	r2, r9
 8000662:	0033      	movs	r3, r6
 8000664:	1a7f      	subs	r7, r7, r1
 8000666:	4302      	orrs	r2, r0
 8000668:	496c      	ldr	r1, [pc, #432]	; (800081c <__aeabi_fdiv+0x20c>)
 800066a:	0092      	lsls	r2, r2, #2
 800066c:	588a      	ldr	r2, [r1, r2]
 800066e:	4063      	eors	r3, r4
 8000670:	b2db      	uxtb	r3, r3
 8000672:	4697      	mov	pc, r2
 8000674:	2b00      	cmp	r3, #0
 8000676:	d16d      	bne.n	8000754 <__aeabi_fdiv+0x144>
 8000678:	2002      	movs	r0, #2
 800067a:	3fff      	subs	r7, #255	; 0xff
 800067c:	e033      	b.n	80006e6 <__aeabi_fdiv+0xd6>
 800067e:	2300      	movs	r3, #0
 8000680:	4698      	mov	r8, r3
 8000682:	0026      	movs	r6, r4
 8000684:	4645      	mov	r5, r8
 8000686:	4682      	mov	sl, r0
 8000688:	4653      	mov	r3, sl
 800068a:	2b02      	cmp	r3, #2
 800068c:	d100      	bne.n	8000690 <__aeabi_fdiv+0x80>
 800068e:	e07f      	b.n	8000790 <__aeabi_fdiv+0x180>
 8000690:	2b03      	cmp	r3, #3
 8000692:	d100      	bne.n	8000696 <__aeabi_fdiv+0x86>
 8000694:	e094      	b.n	80007c0 <__aeabi_fdiv+0x1b0>
 8000696:	2b01      	cmp	r3, #1
 8000698:	d017      	beq.n	80006ca <__aeabi_fdiv+0xba>
 800069a:	0038      	movs	r0, r7
 800069c:	307f      	adds	r0, #127	; 0x7f
 800069e:	2800      	cmp	r0, #0
 80006a0:	dd5f      	ble.n	8000762 <__aeabi_fdiv+0x152>
 80006a2:	076b      	lsls	r3, r5, #29
 80006a4:	d004      	beq.n	80006b0 <__aeabi_fdiv+0xa0>
 80006a6:	230f      	movs	r3, #15
 80006a8:	402b      	ands	r3, r5
 80006aa:	2b04      	cmp	r3, #4
 80006ac:	d000      	beq.n	80006b0 <__aeabi_fdiv+0xa0>
 80006ae:	3504      	adds	r5, #4
 80006b0:	012b      	lsls	r3, r5, #4
 80006b2:	d503      	bpl.n	80006bc <__aeabi_fdiv+0xac>
 80006b4:	0038      	movs	r0, r7
 80006b6:	4b5a      	ldr	r3, [pc, #360]	; (8000820 <__aeabi_fdiv+0x210>)
 80006b8:	3080      	adds	r0, #128	; 0x80
 80006ba:	401d      	ands	r5, r3
 80006bc:	28fe      	cmp	r0, #254	; 0xfe
 80006be:	dc67      	bgt.n	8000790 <__aeabi_fdiv+0x180>
 80006c0:	01ad      	lsls	r5, r5, #6
 80006c2:	0a6d      	lsrs	r5, r5, #9
 80006c4:	b2c0      	uxtb	r0, r0
 80006c6:	e002      	b.n	80006ce <__aeabi_fdiv+0xbe>
 80006c8:	001e      	movs	r6, r3
 80006ca:	2000      	movs	r0, #0
 80006cc:	2500      	movs	r5, #0
 80006ce:	05c0      	lsls	r0, r0, #23
 80006d0:	4328      	orrs	r0, r5
 80006d2:	07f6      	lsls	r6, r6, #31
 80006d4:	4330      	orrs	r0, r6
 80006d6:	bce0      	pop	{r5, r6, r7}
 80006d8:	46ba      	mov	sl, r7
 80006da:	46b1      	mov	r9, r6
 80006dc:	46a8      	mov	r8, r5
 80006de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d12b      	bne.n	800073c <__aeabi_fdiv+0x12c>
 80006e4:	2001      	movs	r0, #1
 80006e6:	464a      	mov	r2, r9
 80006e8:	0033      	movs	r3, r6
 80006ea:	494e      	ldr	r1, [pc, #312]	; (8000824 <__aeabi_fdiv+0x214>)
 80006ec:	4302      	orrs	r2, r0
 80006ee:	0092      	lsls	r2, r2, #2
 80006f0:	588a      	ldr	r2, [r1, r2]
 80006f2:	4063      	eors	r3, r4
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	4697      	mov	pc, r2
 80006f8:	2d00      	cmp	r5, #0
 80006fa:	d113      	bne.n	8000724 <__aeabi_fdiv+0x114>
 80006fc:	2304      	movs	r3, #4
 80006fe:	4699      	mov	r9, r3
 8000700:	3b03      	subs	r3, #3
 8000702:	2700      	movs	r7, #0
 8000704:	469a      	mov	sl, r3
 8000706:	e79a      	b.n	800063e <__aeabi_fdiv+0x2e>
 8000708:	2d00      	cmp	r5, #0
 800070a:	d105      	bne.n	8000718 <__aeabi_fdiv+0x108>
 800070c:	2308      	movs	r3, #8
 800070e:	4699      	mov	r9, r3
 8000710:	3b06      	subs	r3, #6
 8000712:	27ff      	movs	r7, #255	; 0xff
 8000714:	469a      	mov	sl, r3
 8000716:	e792      	b.n	800063e <__aeabi_fdiv+0x2e>
 8000718:	230c      	movs	r3, #12
 800071a:	4699      	mov	r9, r3
 800071c:	3b09      	subs	r3, #9
 800071e:	27ff      	movs	r7, #255	; 0xff
 8000720:	469a      	mov	sl, r3
 8000722:	e78c      	b.n	800063e <__aeabi_fdiv+0x2e>
 8000724:	0028      	movs	r0, r5
 8000726:	f001 fe8d 	bl	8002444 <__clzsi2>
 800072a:	2776      	movs	r7, #118	; 0x76
 800072c:	1f43      	subs	r3, r0, #5
 800072e:	409d      	lsls	r5, r3
 8000730:	2300      	movs	r3, #0
 8000732:	427f      	negs	r7, r7
 8000734:	4699      	mov	r9, r3
 8000736:	469a      	mov	sl, r3
 8000738:	1a3f      	subs	r7, r7, r0
 800073a:	e780      	b.n	800063e <__aeabi_fdiv+0x2e>
 800073c:	0018      	movs	r0, r3
 800073e:	f001 fe81 	bl	8002444 <__clzsi2>
 8000742:	4642      	mov	r2, r8
 8000744:	1f43      	subs	r3, r0, #5
 8000746:	2176      	movs	r1, #118	; 0x76
 8000748:	409a      	lsls	r2, r3
 800074a:	4249      	negs	r1, r1
 800074c:	1a09      	subs	r1, r1, r0
 800074e:	4690      	mov	r8, r2
 8000750:	2000      	movs	r0, #0
 8000752:	e785      	b.n	8000660 <__aeabi_fdiv+0x50>
 8000754:	21ff      	movs	r1, #255	; 0xff
 8000756:	2003      	movs	r0, #3
 8000758:	e782      	b.n	8000660 <__aeabi_fdiv+0x50>
 800075a:	001e      	movs	r6, r3
 800075c:	20ff      	movs	r0, #255	; 0xff
 800075e:	2500      	movs	r5, #0
 8000760:	e7b5      	b.n	80006ce <__aeabi_fdiv+0xbe>
 8000762:	2301      	movs	r3, #1
 8000764:	1a1b      	subs	r3, r3, r0
 8000766:	2b1b      	cmp	r3, #27
 8000768:	dcaf      	bgt.n	80006ca <__aeabi_fdiv+0xba>
 800076a:	379e      	adds	r7, #158	; 0x9e
 800076c:	0029      	movs	r1, r5
 800076e:	40bd      	lsls	r5, r7
 8000770:	40d9      	lsrs	r1, r3
 8000772:	1e6a      	subs	r2, r5, #1
 8000774:	4195      	sbcs	r5, r2
 8000776:	430d      	orrs	r5, r1
 8000778:	076b      	lsls	r3, r5, #29
 800077a:	d004      	beq.n	8000786 <__aeabi_fdiv+0x176>
 800077c:	230f      	movs	r3, #15
 800077e:	402b      	ands	r3, r5
 8000780:	2b04      	cmp	r3, #4
 8000782:	d000      	beq.n	8000786 <__aeabi_fdiv+0x176>
 8000784:	3504      	adds	r5, #4
 8000786:	016b      	lsls	r3, r5, #5
 8000788:	d544      	bpl.n	8000814 <__aeabi_fdiv+0x204>
 800078a:	2001      	movs	r0, #1
 800078c:	2500      	movs	r5, #0
 800078e:	e79e      	b.n	80006ce <__aeabi_fdiv+0xbe>
 8000790:	20ff      	movs	r0, #255	; 0xff
 8000792:	2500      	movs	r5, #0
 8000794:	e79b      	b.n	80006ce <__aeabi_fdiv+0xbe>
 8000796:	2580      	movs	r5, #128	; 0x80
 8000798:	2600      	movs	r6, #0
 800079a:	20ff      	movs	r0, #255	; 0xff
 800079c:	03ed      	lsls	r5, r5, #15
 800079e:	e796      	b.n	80006ce <__aeabi_fdiv+0xbe>
 80007a0:	2300      	movs	r3, #0
 80007a2:	4698      	mov	r8, r3
 80007a4:	2080      	movs	r0, #128	; 0x80
 80007a6:	03c0      	lsls	r0, r0, #15
 80007a8:	4205      	tst	r5, r0
 80007aa:	d009      	beq.n	80007c0 <__aeabi_fdiv+0x1b0>
 80007ac:	4643      	mov	r3, r8
 80007ae:	4203      	tst	r3, r0
 80007b0:	d106      	bne.n	80007c0 <__aeabi_fdiv+0x1b0>
 80007b2:	4645      	mov	r5, r8
 80007b4:	4305      	orrs	r5, r0
 80007b6:	026d      	lsls	r5, r5, #9
 80007b8:	0026      	movs	r6, r4
 80007ba:	20ff      	movs	r0, #255	; 0xff
 80007bc:	0a6d      	lsrs	r5, r5, #9
 80007be:	e786      	b.n	80006ce <__aeabi_fdiv+0xbe>
 80007c0:	2080      	movs	r0, #128	; 0x80
 80007c2:	03c0      	lsls	r0, r0, #15
 80007c4:	4305      	orrs	r5, r0
 80007c6:	026d      	lsls	r5, r5, #9
 80007c8:	20ff      	movs	r0, #255	; 0xff
 80007ca:	0a6d      	lsrs	r5, r5, #9
 80007cc:	e77f      	b.n	80006ce <__aeabi_fdiv+0xbe>
 80007ce:	4641      	mov	r1, r8
 80007d0:	016a      	lsls	r2, r5, #5
 80007d2:	0148      	lsls	r0, r1, #5
 80007d4:	4282      	cmp	r2, r0
 80007d6:	d219      	bcs.n	800080c <__aeabi_fdiv+0x1fc>
 80007d8:	211b      	movs	r1, #27
 80007da:	2500      	movs	r5, #0
 80007dc:	3f01      	subs	r7, #1
 80007de:	2601      	movs	r6, #1
 80007e0:	0014      	movs	r4, r2
 80007e2:	006d      	lsls	r5, r5, #1
 80007e4:	0052      	lsls	r2, r2, #1
 80007e6:	2c00      	cmp	r4, #0
 80007e8:	db01      	blt.n	80007ee <__aeabi_fdiv+0x1de>
 80007ea:	4290      	cmp	r0, r2
 80007ec:	d801      	bhi.n	80007f2 <__aeabi_fdiv+0x1e2>
 80007ee:	1a12      	subs	r2, r2, r0
 80007f0:	4335      	orrs	r5, r6
 80007f2:	3901      	subs	r1, #1
 80007f4:	2900      	cmp	r1, #0
 80007f6:	d1f3      	bne.n	80007e0 <__aeabi_fdiv+0x1d0>
 80007f8:	1e50      	subs	r0, r2, #1
 80007fa:	4182      	sbcs	r2, r0
 80007fc:	0038      	movs	r0, r7
 80007fe:	307f      	adds	r0, #127	; 0x7f
 8000800:	001e      	movs	r6, r3
 8000802:	4315      	orrs	r5, r2
 8000804:	2800      	cmp	r0, #0
 8000806:	dd00      	ble.n	800080a <__aeabi_fdiv+0x1fa>
 8000808:	e74b      	b.n	80006a2 <__aeabi_fdiv+0x92>
 800080a:	e7aa      	b.n	8000762 <__aeabi_fdiv+0x152>
 800080c:	211a      	movs	r1, #26
 800080e:	2501      	movs	r5, #1
 8000810:	1a12      	subs	r2, r2, r0
 8000812:	e7e4      	b.n	80007de <__aeabi_fdiv+0x1ce>
 8000814:	01ad      	lsls	r5, r5, #6
 8000816:	2000      	movs	r0, #0
 8000818:	0a6d      	lsrs	r5, r5, #9
 800081a:	e758      	b.n	80006ce <__aeabi_fdiv+0xbe>
 800081c:	08007e30 	.word	0x08007e30
 8000820:	f7ffffff 	.word	0xf7ffffff
 8000824:	08007e70 	.word	0x08007e70

08000828 <__eqsf2>:
 8000828:	b570      	push	{r4, r5, r6, lr}
 800082a:	0042      	lsls	r2, r0, #1
 800082c:	024e      	lsls	r6, r1, #9
 800082e:	004c      	lsls	r4, r1, #1
 8000830:	0245      	lsls	r5, r0, #9
 8000832:	0a6d      	lsrs	r5, r5, #9
 8000834:	0e12      	lsrs	r2, r2, #24
 8000836:	0fc3      	lsrs	r3, r0, #31
 8000838:	0a76      	lsrs	r6, r6, #9
 800083a:	0e24      	lsrs	r4, r4, #24
 800083c:	0fc9      	lsrs	r1, r1, #31
 800083e:	2aff      	cmp	r2, #255	; 0xff
 8000840:	d00f      	beq.n	8000862 <__eqsf2+0x3a>
 8000842:	2cff      	cmp	r4, #255	; 0xff
 8000844:	d011      	beq.n	800086a <__eqsf2+0x42>
 8000846:	2001      	movs	r0, #1
 8000848:	42a2      	cmp	r2, r4
 800084a:	d000      	beq.n	800084e <__eqsf2+0x26>
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	42b5      	cmp	r5, r6
 8000850:	d1fc      	bne.n	800084c <__eqsf2+0x24>
 8000852:	428b      	cmp	r3, r1
 8000854:	d00d      	beq.n	8000872 <__eqsf2+0x4a>
 8000856:	2a00      	cmp	r2, #0
 8000858:	d1f8      	bne.n	800084c <__eqsf2+0x24>
 800085a:	0028      	movs	r0, r5
 800085c:	1e45      	subs	r5, r0, #1
 800085e:	41a8      	sbcs	r0, r5
 8000860:	e7f4      	b.n	800084c <__eqsf2+0x24>
 8000862:	2001      	movs	r0, #1
 8000864:	2d00      	cmp	r5, #0
 8000866:	d1f1      	bne.n	800084c <__eqsf2+0x24>
 8000868:	e7eb      	b.n	8000842 <__eqsf2+0x1a>
 800086a:	2001      	movs	r0, #1
 800086c:	2e00      	cmp	r6, #0
 800086e:	d1ed      	bne.n	800084c <__eqsf2+0x24>
 8000870:	e7e9      	b.n	8000846 <__eqsf2+0x1e>
 8000872:	2000      	movs	r0, #0
 8000874:	e7ea      	b.n	800084c <__eqsf2+0x24>
 8000876:	46c0      	nop			; (mov r8, r8)

08000878 <__gesf2>:
 8000878:	b5f0      	push	{r4, r5, r6, r7, lr}
 800087a:	0042      	lsls	r2, r0, #1
 800087c:	0246      	lsls	r6, r0, #9
 800087e:	024d      	lsls	r5, r1, #9
 8000880:	004c      	lsls	r4, r1, #1
 8000882:	0fc3      	lsrs	r3, r0, #31
 8000884:	0a76      	lsrs	r6, r6, #9
 8000886:	0e12      	lsrs	r2, r2, #24
 8000888:	0a6d      	lsrs	r5, r5, #9
 800088a:	0e24      	lsrs	r4, r4, #24
 800088c:	0fc8      	lsrs	r0, r1, #31
 800088e:	2aff      	cmp	r2, #255	; 0xff
 8000890:	d01f      	beq.n	80008d2 <__gesf2+0x5a>
 8000892:	2cff      	cmp	r4, #255	; 0xff
 8000894:	d010      	beq.n	80008b8 <__gesf2+0x40>
 8000896:	2a00      	cmp	r2, #0
 8000898:	d11f      	bne.n	80008da <__gesf2+0x62>
 800089a:	4271      	negs	r1, r6
 800089c:	4171      	adcs	r1, r6
 800089e:	2c00      	cmp	r4, #0
 80008a0:	d101      	bne.n	80008a6 <__gesf2+0x2e>
 80008a2:	2d00      	cmp	r5, #0
 80008a4:	d01e      	beq.n	80008e4 <__gesf2+0x6c>
 80008a6:	2900      	cmp	r1, #0
 80008a8:	d10e      	bne.n	80008c8 <__gesf2+0x50>
 80008aa:	4283      	cmp	r3, r0
 80008ac:	d01e      	beq.n	80008ec <__gesf2+0x74>
 80008ae:	2102      	movs	r1, #2
 80008b0:	1e58      	subs	r0, r3, #1
 80008b2:	4008      	ands	r0, r1
 80008b4:	3801      	subs	r0, #1
 80008b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008b8:	2d00      	cmp	r5, #0
 80008ba:	d126      	bne.n	800090a <__gesf2+0x92>
 80008bc:	2a00      	cmp	r2, #0
 80008be:	d1f4      	bne.n	80008aa <__gesf2+0x32>
 80008c0:	4271      	negs	r1, r6
 80008c2:	4171      	adcs	r1, r6
 80008c4:	2900      	cmp	r1, #0
 80008c6:	d0f0      	beq.n	80008aa <__gesf2+0x32>
 80008c8:	2800      	cmp	r0, #0
 80008ca:	d1f4      	bne.n	80008b6 <__gesf2+0x3e>
 80008cc:	2001      	movs	r0, #1
 80008ce:	4240      	negs	r0, r0
 80008d0:	e7f1      	b.n	80008b6 <__gesf2+0x3e>
 80008d2:	2e00      	cmp	r6, #0
 80008d4:	d119      	bne.n	800090a <__gesf2+0x92>
 80008d6:	2cff      	cmp	r4, #255	; 0xff
 80008d8:	d0ee      	beq.n	80008b8 <__gesf2+0x40>
 80008da:	2c00      	cmp	r4, #0
 80008dc:	d1e5      	bne.n	80008aa <__gesf2+0x32>
 80008de:	2d00      	cmp	r5, #0
 80008e0:	d1e3      	bne.n	80008aa <__gesf2+0x32>
 80008e2:	e7e4      	b.n	80008ae <__gesf2+0x36>
 80008e4:	2000      	movs	r0, #0
 80008e6:	2e00      	cmp	r6, #0
 80008e8:	d0e5      	beq.n	80008b6 <__gesf2+0x3e>
 80008ea:	e7e0      	b.n	80008ae <__gesf2+0x36>
 80008ec:	42a2      	cmp	r2, r4
 80008ee:	dc05      	bgt.n	80008fc <__gesf2+0x84>
 80008f0:	dbea      	blt.n	80008c8 <__gesf2+0x50>
 80008f2:	42ae      	cmp	r6, r5
 80008f4:	d802      	bhi.n	80008fc <__gesf2+0x84>
 80008f6:	d3e7      	bcc.n	80008c8 <__gesf2+0x50>
 80008f8:	2000      	movs	r0, #0
 80008fa:	e7dc      	b.n	80008b6 <__gesf2+0x3e>
 80008fc:	4241      	negs	r1, r0
 80008fe:	4141      	adcs	r1, r0
 8000900:	4248      	negs	r0, r1
 8000902:	2102      	movs	r1, #2
 8000904:	4008      	ands	r0, r1
 8000906:	3801      	subs	r0, #1
 8000908:	e7d5      	b.n	80008b6 <__gesf2+0x3e>
 800090a:	2002      	movs	r0, #2
 800090c:	4240      	negs	r0, r0
 800090e:	e7d2      	b.n	80008b6 <__gesf2+0x3e>

08000910 <__lesf2>:
 8000910:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000912:	0042      	lsls	r2, r0, #1
 8000914:	0246      	lsls	r6, r0, #9
 8000916:	024d      	lsls	r5, r1, #9
 8000918:	004c      	lsls	r4, r1, #1
 800091a:	0fc3      	lsrs	r3, r0, #31
 800091c:	0a76      	lsrs	r6, r6, #9
 800091e:	0e12      	lsrs	r2, r2, #24
 8000920:	0a6d      	lsrs	r5, r5, #9
 8000922:	0e24      	lsrs	r4, r4, #24
 8000924:	0fc8      	lsrs	r0, r1, #31
 8000926:	2aff      	cmp	r2, #255	; 0xff
 8000928:	d00d      	beq.n	8000946 <__lesf2+0x36>
 800092a:	2cff      	cmp	r4, #255	; 0xff
 800092c:	d00f      	beq.n	800094e <__lesf2+0x3e>
 800092e:	2a00      	cmp	r2, #0
 8000930:	d123      	bne.n	800097a <__lesf2+0x6a>
 8000932:	4271      	negs	r1, r6
 8000934:	4171      	adcs	r1, r6
 8000936:	2c00      	cmp	r4, #0
 8000938:	d10f      	bne.n	800095a <__lesf2+0x4a>
 800093a:	2d00      	cmp	r5, #0
 800093c:	d10d      	bne.n	800095a <__lesf2+0x4a>
 800093e:	2000      	movs	r0, #0
 8000940:	2e00      	cmp	r6, #0
 8000942:	d014      	beq.n	800096e <__lesf2+0x5e>
 8000944:	e00d      	b.n	8000962 <__lesf2+0x52>
 8000946:	2e00      	cmp	r6, #0
 8000948:	d110      	bne.n	800096c <__lesf2+0x5c>
 800094a:	2cff      	cmp	r4, #255	; 0xff
 800094c:	d115      	bne.n	800097a <__lesf2+0x6a>
 800094e:	2d00      	cmp	r5, #0
 8000950:	d10c      	bne.n	800096c <__lesf2+0x5c>
 8000952:	2a00      	cmp	r2, #0
 8000954:	d103      	bne.n	800095e <__lesf2+0x4e>
 8000956:	4271      	negs	r1, r6
 8000958:	4171      	adcs	r1, r6
 800095a:	2900      	cmp	r1, #0
 800095c:	d108      	bne.n	8000970 <__lesf2+0x60>
 800095e:	4283      	cmp	r3, r0
 8000960:	d010      	beq.n	8000984 <__lesf2+0x74>
 8000962:	2102      	movs	r1, #2
 8000964:	1e58      	subs	r0, r3, #1
 8000966:	4008      	ands	r0, r1
 8000968:	3801      	subs	r0, #1
 800096a:	e000      	b.n	800096e <__lesf2+0x5e>
 800096c:	2002      	movs	r0, #2
 800096e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000970:	2800      	cmp	r0, #0
 8000972:	d1fc      	bne.n	800096e <__lesf2+0x5e>
 8000974:	2001      	movs	r0, #1
 8000976:	4240      	negs	r0, r0
 8000978:	e7f9      	b.n	800096e <__lesf2+0x5e>
 800097a:	2c00      	cmp	r4, #0
 800097c:	d1ef      	bne.n	800095e <__lesf2+0x4e>
 800097e:	2d00      	cmp	r5, #0
 8000980:	d1ed      	bne.n	800095e <__lesf2+0x4e>
 8000982:	e7ee      	b.n	8000962 <__lesf2+0x52>
 8000984:	42a2      	cmp	r2, r4
 8000986:	dc05      	bgt.n	8000994 <__lesf2+0x84>
 8000988:	dbf2      	blt.n	8000970 <__lesf2+0x60>
 800098a:	42ae      	cmp	r6, r5
 800098c:	d802      	bhi.n	8000994 <__lesf2+0x84>
 800098e:	d3ef      	bcc.n	8000970 <__lesf2+0x60>
 8000990:	2000      	movs	r0, #0
 8000992:	e7ec      	b.n	800096e <__lesf2+0x5e>
 8000994:	4241      	negs	r1, r0
 8000996:	4141      	adcs	r1, r0
 8000998:	4248      	negs	r0, r1
 800099a:	2102      	movs	r1, #2
 800099c:	4008      	ands	r0, r1
 800099e:	3801      	subs	r0, #1
 80009a0:	e7e5      	b.n	800096e <__lesf2+0x5e>
 80009a2:	46c0      	nop			; (mov r8, r8)

080009a4 <__aeabi_fmul>:
 80009a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80009a6:	4657      	mov	r7, sl
 80009a8:	464e      	mov	r6, r9
 80009aa:	4645      	mov	r5, r8
 80009ac:	46de      	mov	lr, fp
 80009ae:	0244      	lsls	r4, r0, #9
 80009b0:	b5e0      	push	{r5, r6, r7, lr}
 80009b2:	0045      	lsls	r5, r0, #1
 80009b4:	1c0f      	adds	r7, r1, #0
 80009b6:	0a64      	lsrs	r4, r4, #9
 80009b8:	0e2d      	lsrs	r5, r5, #24
 80009ba:	0fc6      	lsrs	r6, r0, #31
 80009bc:	2d00      	cmp	r5, #0
 80009be:	d047      	beq.n	8000a50 <__aeabi_fmul+0xac>
 80009c0:	2dff      	cmp	r5, #255	; 0xff
 80009c2:	d04d      	beq.n	8000a60 <__aeabi_fmul+0xbc>
 80009c4:	2300      	movs	r3, #0
 80009c6:	2080      	movs	r0, #128	; 0x80
 80009c8:	469a      	mov	sl, r3
 80009ca:	469b      	mov	fp, r3
 80009cc:	00e4      	lsls	r4, r4, #3
 80009ce:	04c0      	lsls	r0, r0, #19
 80009d0:	4304      	orrs	r4, r0
 80009d2:	3d7f      	subs	r5, #127	; 0x7f
 80009d4:	0278      	lsls	r0, r7, #9
 80009d6:	0a43      	lsrs	r3, r0, #9
 80009d8:	4699      	mov	r9, r3
 80009da:	007a      	lsls	r2, r7, #1
 80009dc:	0ffb      	lsrs	r3, r7, #31
 80009de:	4698      	mov	r8, r3
 80009e0:	0e12      	lsrs	r2, r2, #24
 80009e2:	464b      	mov	r3, r9
 80009e4:	d044      	beq.n	8000a70 <__aeabi_fmul+0xcc>
 80009e6:	2aff      	cmp	r2, #255	; 0xff
 80009e8:	d011      	beq.n	8000a0e <__aeabi_fmul+0x6a>
 80009ea:	00d8      	lsls	r0, r3, #3
 80009ec:	2380      	movs	r3, #128	; 0x80
 80009ee:	04db      	lsls	r3, r3, #19
 80009f0:	4303      	orrs	r3, r0
 80009f2:	4699      	mov	r9, r3
 80009f4:	2000      	movs	r0, #0
 80009f6:	3a7f      	subs	r2, #127	; 0x7f
 80009f8:	18ad      	adds	r5, r5, r2
 80009fa:	4647      	mov	r7, r8
 80009fc:	4653      	mov	r3, sl
 80009fe:	4077      	eors	r7, r6
 8000a00:	1c69      	adds	r1, r5, #1
 8000a02:	2b0f      	cmp	r3, #15
 8000a04:	d83f      	bhi.n	8000a86 <__aeabi_fmul+0xe2>
 8000a06:	4a72      	ldr	r2, [pc, #456]	; (8000bd0 <__aeabi_fmul+0x22c>)
 8000a08:	009b      	lsls	r3, r3, #2
 8000a0a:	58d3      	ldr	r3, [r2, r3]
 8000a0c:	469f      	mov	pc, r3
 8000a0e:	35ff      	adds	r5, #255	; 0xff
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d000      	beq.n	8000a16 <__aeabi_fmul+0x72>
 8000a14:	e079      	b.n	8000b0a <__aeabi_fmul+0x166>
 8000a16:	4652      	mov	r2, sl
 8000a18:	2302      	movs	r3, #2
 8000a1a:	431a      	orrs	r2, r3
 8000a1c:	4692      	mov	sl, r2
 8000a1e:	2002      	movs	r0, #2
 8000a20:	e7eb      	b.n	80009fa <__aeabi_fmul+0x56>
 8000a22:	4647      	mov	r7, r8
 8000a24:	464c      	mov	r4, r9
 8000a26:	4683      	mov	fp, r0
 8000a28:	465b      	mov	r3, fp
 8000a2a:	2b02      	cmp	r3, #2
 8000a2c:	d028      	beq.n	8000a80 <__aeabi_fmul+0xdc>
 8000a2e:	2b03      	cmp	r3, #3
 8000a30:	d100      	bne.n	8000a34 <__aeabi_fmul+0x90>
 8000a32:	e0c6      	b.n	8000bc2 <__aeabi_fmul+0x21e>
 8000a34:	2b01      	cmp	r3, #1
 8000a36:	d14f      	bne.n	8000ad8 <__aeabi_fmul+0x134>
 8000a38:	2000      	movs	r0, #0
 8000a3a:	2400      	movs	r4, #0
 8000a3c:	05c0      	lsls	r0, r0, #23
 8000a3e:	07ff      	lsls	r7, r7, #31
 8000a40:	4320      	orrs	r0, r4
 8000a42:	4338      	orrs	r0, r7
 8000a44:	bcf0      	pop	{r4, r5, r6, r7}
 8000a46:	46bb      	mov	fp, r7
 8000a48:	46b2      	mov	sl, r6
 8000a4a:	46a9      	mov	r9, r5
 8000a4c:	46a0      	mov	r8, r4
 8000a4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000a50:	2c00      	cmp	r4, #0
 8000a52:	d171      	bne.n	8000b38 <__aeabi_fmul+0x194>
 8000a54:	2304      	movs	r3, #4
 8000a56:	469a      	mov	sl, r3
 8000a58:	3b03      	subs	r3, #3
 8000a5a:	2500      	movs	r5, #0
 8000a5c:	469b      	mov	fp, r3
 8000a5e:	e7b9      	b.n	80009d4 <__aeabi_fmul+0x30>
 8000a60:	2c00      	cmp	r4, #0
 8000a62:	d163      	bne.n	8000b2c <__aeabi_fmul+0x188>
 8000a64:	2308      	movs	r3, #8
 8000a66:	469a      	mov	sl, r3
 8000a68:	3b06      	subs	r3, #6
 8000a6a:	25ff      	movs	r5, #255	; 0xff
 8000a6c:	469b      	mov	fp, r3
 8000a6e:	e7b1      	b.n	80009d4 <__aeabi_fmul+0x30>
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d150      	bne.n	8000b16 <__aeabi_fmul+0x172>
 8000a74:	4652      	mov	r2, sl
 8000a76:	3301      	adds	r3, #1
 8000a78:	431a      	orrs	r2, r3
 8000a7a:	4692      	mov	sl, r2
 8000a7c:	2001      	movs	r0, #1
 8000a7e:	e7bc      	b.n	80009fa <__aeabi_fmul+0x56>
 8000a80:	20ff      	movs	r0, #255	; 0xff
 8000a82:	2400      	movs	r4, #0
 8000a84:	e7da      	b.n	8000a3c <__aeabi_fmul+0x98>
 8000a86:	4648      	mov	r0, r9
 8000a88:	0c26      	lsrs	r6, r4, #16
 8000a8a:	0424      	lsls	r4, r4, #16
 8000a8c:	0c22      	lsrs	r2, r4, #16
 8000a8e:	0404      	lsls	r4, r0, #16
 8000a90:	0c24      	lsrs	r4, r4, #16
 8000a92:	464b      	mov	r3, r9
 8000a94:	0020      	movs	r0, r4
 8000a96:	0c1b      	lsrs	r3, r3, #16
 8000a98:	4350      	muls	r0, r2
 8000a9a:	4374      	muls	r4, r6
 8000a9c:	435a      	muls	r2, r3
 8000a9e:	435e      	muls	r6, r3
 8000aa0:	1912      	adds	r2, r2, r4
 8000aa2:	0c03      	lsrs	r3, r0, #16
 8000aa4:	189b      	adds	r3, r3, r2
 8000aa6:	429c      	cmp	r4, r3
 8000aa8:	d903      	bls.n	8000ab2 <__aeabi_fmul+0x10e>
 8000aaa:	2280      	movs	r2, #128	; 0x80
 8000aac:	0252      	lsls	r2, r2, #9
 8000aae:	4694      	mov	ip, r2
 8000ab0:	4466      	add	r6, ip
 8000ab2:	0400      	lsls	r0, r0, #16
 8000ab4:	041a      	lsls	r2, r3, #16
 8000ab6:	0c00      	lsrs	r0, r0, #16
 8000ab8:	1812      	adds	r2, r2, r0
 8000aba:	0194      	lsls	r4, r2, #6
 8000abc:	1e60      	subs	r0, r4, #1
 8000abe:	4184      	sbcs	r4, r0
 8000ac0:	0c1b      	lsrs	r3, r3, #16
 8000ac2:	0e92      	lsrs	r2, r2, #26
 8000ac4:	199b      	adds	r3, r3, r6
 8000ac6:	4314      	orrs	r4, r2
 8000ac8:	019b      	lsls	r3, r3, #6
 8000aca:	431c      	orrs	r4, r3
 8000acc:	011b      	lsls	r3, r3, #4
 8000ace:	d572      	bpl.n	8000bb6 <__aeabi_fmul+0x212>
 8000ad0:	2001      	movs	r0, #1
 8000ad2:	0863      	lsrs	r3, r4, #1
 8000ad4:	4004      	ands	r4, r0
 8000ad6:	431c      	orrs	r4, r3
 8000ad8:	0008      	movs	r0, r1
 8000ada:	307f      	adds	r0, #127	; 0x7f
 8000adc:	2800      	cmp	r0, #0
 8000ade:	dd3c      	ble.n	8000b5a <__aeabi_fmul+0x1b6>
 8000ae0:	0763      	lsls	r3, r4, #29
 8000ae2:	d004      	beq.n	8000aee <__aeabi_fmul+0x14a>
 8000ae4:	230f      	movs	r3, #15
 8000ae6:	4023      	ands	r3, r4
 8000ae8:	2b04      	cmp	r3, #4
 8000aea:	d000      	beq.n	8000aee <__aeabi_fmul+0x14a>
 8000aec:	3404      	adds	r4, #4
 8000aee:	0123      	lsls	r3, r4, #4
 8000af0:	d503      	bpl.n	8000afa <__aeabi_fmul+0x156>
 8000af2:	3180      	adds	r1, #128	; 0x80
 8000af4:	0008      	movs	r0, r1
 8000af6:	4b37      	ldr	r3, [pc, #220]	; (8000bd4 <__aeabi_fmul+0x230>)
 8000af8:	401c      	ands	r4, r3
 8000afa:	28fe      	cmp	r0, #254	; 0xfe
 8000afc:	dcc0      	bgt.n	8000a80 <__aeabi_fmul+0xdc>
 8000afe:	01a4      	lsls	r4, r4, #6
 8000b00:	0a64      	lsrs	r4, r4, #9
 8000b02:	b2c0      	uxtb	r0, r0
 8000b04:	e79a      	b.n	8000a3c <__aeabi_fmul+0x98>
 8000b06:	0037      	movs	r7, r6
 8000b08:	e78e      	b.n	8000a28 <__aeabi_fmul+0x84>
 8000b0a:	4652      	mov	r2, sl
 8000b0c:	2303      	movs	r3, #3
 8000b0e:	431a      	orrs	r2, r3
 8000b10:	4692      	mov	sl, r2
 8000b12:	2003      	movs	r0, #3
 8000b14:	e771      	b.n	80009fa <__aeabi_fmul+0x56>
 8000b16:	4648      	mov	r0, r9
 8000b18:	f001 fc94 	bl	8002444 <__clzsi2>
 8000b1c:	464a      	mov	r2, r9
 8000b1e:	1f43      	subs	r3, r0, #5
 8000b20:	409a      	lsls	r2, r3
 8000b22:	1a2d      	subs	r5, r5, r0
 8000b24:	4691      	mov	r9, r2
 8000b26:	2000      	movs	r0, #0
 8000b28:	3d76      	subs	r5, #118	; 0x76
 8000b2a:	e766      	b.n	80009fa <__aeabi_fmul+0x56>
 8000b2c:	230c      	movs	r3, #12
 8000b2e:	469a      	mov	sl, r3
 8000b30:	3b09      	subs	r3, #9
 8000b32:	25ff      	movs	r5, #255	; 0xff
 8000b34:	469b      	mov	fp, r3
 8000b36:	e74d      	b.n	80009d4 <__aeabi_fmul+0x30>
 8000b38:	0020      	movs	r0, r4
 8000b3a:	f001 fc83 	bl	8002444 <__clzsi2>
 8000b3e:	2576      	movs	r5, #118	; 0x76
 8000b40:	1f43      	subs	r3, r0, #5
 8000b42:	409c      	lsls	r4, r3
 8000b44:	2300      	movs	r3, #0
 8000b46:	426d      	negs	r5, r5
 8000b48:	469a      	mov	sl, r3
 8000b4a:	469b      	mov	fp, r3
 8000b4c:	1a2d      	subs	r5, r5, r0
 8000b4e:	e741      	b.n	80009d4 <__aeabi_fmul+0x30>
 8000b50:	2480      	movs	r4, #128	; 0x80
 8000b52:	2700      	movs	r7, #0
 8000b54:	20ff      	movs	r0, #255	; 0xff
 8000b56:	03e4      	lsls	r4, r4, #15
 8000b58:	e770      	b.n	8000a3c <__aeabi_fmul+0x98>
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	1a1b      	subs	r3, r3, r0
 8000b5e:	2b1b      	cmp	r3, #27
 8000b60:	dd00      	ble.n	8000b64 <__aeabi_fmul+0x1c0>
 8000b62:	e769      	b.n	8000a38 <__aeabi_fmul+0x94>
 8000b64:	319e      	adds	r1, #158	; 0x9e
 8000b66:	0020      	movs	r0, r4
 8000b68:	408c      	lsls	r4, r1
 8000b6a:	40d8      	lsrs	r0, r3
 8000b6c:	1e63      	subs	r3, r4, #1
 8000b6e:	419c      	sbcs	r4, r3
 8000b70:	4304      	orrs	r4, r0
 8000b72:	0763      	lsls	r3, r4, #29
 8000b74:	d004      	beq.n	8000b80 <__aeabi_fmul+0x1dc>
 8000b76:	230f      	movs	r3, #15
 8000b78:	4023      	ands	r3, r4
 8000b7a:	2b04      	cmp	r3, #4
 8000b7c:	d000      	beq.n	8000b80 <__aeabi_fmul+0x1dc>
 8000b7e:	3404      	adds	r4, #4
 8000b80:	0163      	lsls	r3, r4, #5
 8000b82:	d51a      	bpl.n	8000bba <__aeabi_fmul+0x216>
 8000b84:	2001      	movs	r0, #1
 8000b86:	2400      	movs	r4, #0
 8000b88:	e758      	b.n	8000a3c <__aeabi_fmul+0x98>
 8000b8a:	2080      	movs	r0, #128	; 0x80
 8000b8c:	03c0      	lsls	r0, r0, #15
 8000b8e:	4204      	tst	r4, r0
 8000b90:	d009      	beq.n	8000ba6 <__aeabi_fmul+0x202>
 8000b92:	464b      	mov	r3, r9
 8000b94:	4203      	tst	r3, r0
 8000b96:	d106      	bne.n	8000ba6 <__aeabi_fmul+0x202>
 8000b98:	464c      	mov	r4, r9
 8000b9a:	4304      	orrs	r4, r0
 8000b9c:	0264      	lsls	r4, r4, #9
 8000b9e:	4647      	mov	r7, r8
 8000ba0:	20ff      	movs	r0, #255	; 0xff
 8000ba2:	0a64      	lsrs	r4, r4, #9
 8000ba4:	e74a      	b.n	8000a3c <__aeabi_fmul+0x98>
 8000ba6:	2080      	movs	r0, #128	; 0x80
 8000ba8:	03c0      	lsls	r0, r0, #15
 8000baa:	4304      	orrs	r4, r0
 8000bac:	0264      	lsls	r4, r4, #9
 8000bae:	0037      	movs	r7, r6
 8000bb0:	20ff      	movs	r0, #255	; 0xff
 8000bb2:	0a64      	lsrs	r4, r4, #9
 8000bb4:	e742      	b.n	8000a3c <__aeabi_fmul+0x98>
 8000bb6:	0029      	movs	r1, r5
 8000bb8:	e78e      	b.n	8000ad8 <__aeabi_fmul+0x134>
 8000bba:	01a4      	lsls	r4, r4, #6
 8000bbc:	2000      	movs	r0, #0
 8000bbe:	0a64      	lsrs	r4, r4, #9
 8000bc0:	e73c      	b.n	8000a3c <__aeabi_fmul+0x98>
 8000bc2:	2080      	movs	r0, #128	; 0x80
 8000bc4:	03c0      	lsls	r0, r0, #15
 8000bc6:	4304      	orrs	r4, r0
 8000bc8:	0264      	lsls	r4, r4, #9
 8000bca:	20ff      	movs	r0, #255	; 0xff
 8000bcc:	0a64      	lsrs	r4, r4, #9
 8000bce:	e735      	b.n	8000a3c <__aeabi_fmul+0x98>
 8000bd0:	08007eb0 	.word	0x08007eb0
 8000bd4:	f7ffffff 	.word	0xf7ffffff

08000bd8 <__aeabi_fsub>:
 8000bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bda:	4646      	mov	r6, r8
 8000bdc:	46d6      	mov	lr, sl
 8000bde:	464f      	mov	r7, r9
 8000be0:	0243      	lsls	r3, r0, #9
 8000be2:	0a5b      	lsrs	r3, r3, #9
 8000be4:	00da      	lsls	r2, r3, #3
 8000be6:	4694      	mov	ip, r2
 8000be8:	024a      	lsls	r2, r1, #9
 8000bea:	b5c0      	push	{r6, r7, lr}
 8000bec:	0044      	lsls	r4, r0, #1
 8000bee:	0a56      	lsrs	r6, r2, #9
 8000bf0:	1c05      	adds	r5, r0, #0
 8000bf2:	46b0      	mov	r8, r6
 8000bf4:	0e24      	lsrs	r4, r4, #24
 8000bf6:	004e      	lsls	r6, r1, #1
 8000bf8:	0992      	lsrs	r2, r2, #6
 8000bfa:	001f      	movs	r7, r3
 8000bfc:	0020      	movs	r0, r4
 8000bfe:	4692      	mov	sl, r2
 8000c00:	0fed      	lsrs	r5, r5, #31
 8000c02:	0e36      	lsrs	r6, r6, #24
 8000c04:	0fc9      	lsrs	r1, r1, #31
 8000c06:	2eff      	cmp	r6, #255	; 0xff
 8000c08:	d100      	bne.n	8000c0c <__aeabi_fsub+0x34>
 8000c0a:	e07f      	b.n	8000d0c <__aeabi_fsub+0x134>
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	4051      	eors	r1, r2
 8000c10:	428d      	cmp	r5, r1
 8000c12:	d051      	beq.n	8000cb8 <__aeabi_fsub+0xe0>
 8000c14:	1ba2      	subs	r2, r4, r6
 8000c16:	4691      	mov	r9, r2
 8000c18:	2a00      	cmp	r2, #0
 8000c1a:	dc00      	bgt.n	8000c1e <__aeabi_fsub+0x46>
 8000c1c:	e07e      	b.n	8000d1c <__aeabi_fsub+0x144>
 8000c1e:	2e00      	cmp	r6, #0
 8000c20:	d100      	bne.n	8000c24 <__aeabi_fsub+0x4c>
 8000c22:	e099      	b.n	8000d58 <__aeabi_fsub+0x180>
 8000c24:	2cff      	cmp	r4, #255	; 0xff
 8000c26:	d100      	bne.n	8000c2a <__aeabi_fsub+0x52>
 8000c28:	e08c      	b.n	8000d44 <__aeabi_fsub+0x16c>
 8000c2a:	2380      	movs	r3, #128	; 0x80
 8000c2c:	4652      	mov	r2, sl
 8000c2e:	04db      	lsls	r3, r3, #19
 8000c30:	431a      	orrs	r2, r3
 8000c32:	4692      	mov	sl, r2
 8000c34:	464a      	mov	r2, r9
 8000c36:	2301      	movs	r3, #1
 8000c38:	2a1b      	cmp	r2, #27
 8000c3a:	dc08      	bgt.n	8000c4e <__aeabi_fsub+0x76>
 8000c3c:	4653      	mov	r3, sl
 8000c3e:	2120      	movs	r1, #32
 8000c40:	40d3      	lsrs	r3, r2
 8000c42:	1a89      	subs	r1, r1, r2
 8000c44:	4652      	mov	r2, sl
 8000c46:	408a      	lsls	r2, r1
 8000c48:	1e51      	subs	r1, r2, #1
 8000c4a:	418a      	sbcs	r2, r1
 8000c4c:	4313      	orrs	r3, r2
 8000c4e:	4662      	mov	r2, ip
 8000c50:	1ad3      	subs	r3, r2, r3
 8000c52:	015a      	lsls	r2, r3, #5
 8000c54:	d400      	bmi.n	8000c58 <__aeabi_fsub+0x80>
 8000c56:	e0f3      	b.n	8000e40 <__aeabi_fsub+0x268>
 8000c58:	019b      	lsls	r3, r3, #6
 8000c5a:	099e      	lsrs	r6, r3, #6
 8000c5c:	0030      	movs	r0, r6
 8000c5e:	f001 fbf1 	bl	8002444 <__clzsi2>
 8000c62:	3805      	subs	r0, #5
 8000c64:	4086      	lsls	r6, r0
 8000c66:	4284      	cmp	r4, r0
 8000c68:	dd00      	ble.n	8000c6c <__aeabi_fsub+0x94>
 8000c6a:	e0f7      	b.n	8000e5c <__aeabi_fsub+0x284>
 8000c6c:	0032      	movs	r2, r6
 8000c6e:	1b04      	subs	r4, r0, r4
 8000c70:	2020      	movs	r0, #32
 8000c72:	3401      	adds	r4, #1
 8000c74:	40e2      	lsrs	r2, r4
 8000c76:	1b04      	subs	r4, r0, r4
 8000c78:	40a6      	lsls	r6, r4
 8000c7a:	0033      	movs	r3, r6
 8000c7c:	1e5e      	subs	r6, r3, #1
 8000c7e:	41b3      	sbcs	r3, r6
 8000c80:	2400      	movs	r4, #0
 8000c82:	4313      	orrs	r3, r2
 8000c84:	075a      	lsls	r2, r3, #29
 8000c86:	d004      	beq.n	8000c92 <__aeabi_fsub+0xba>
 8000c88:	220f      	movs	r2, #15
 8000c8a:	401a      	ands	r2, r3
 8000c8c:	2a04      	cmp	r2, #4
 8000c8e:	d000      	beq.n	8000c92 <__aeabi_fsub+0xba>
 8000c90:	3304      	adds	r3, #4
 8000c92:	015a      	lsls	r2, r3, #5
 8000c94:	d400      	bmi.n	8000c98 <__aeabi_fsub+0xc0>
 8000c96:	e0d6      	b.n	8000e46 <__aeabi_fsub+0x26e>
 8000c98:	1c62      	adds	r2, r4, #1
 8000c9a:	2cfe      	cmp	r4, #254	; 0xfe
 8000c9c:	d100      	bne.n	8000ca0 <__aeabi_fsub+0xc8>
 8000c9e:	e0da      	b.n	8000e56 <__aeabi_fsub+0x27e>
 8000ca0:	019b      	lsls	r3, r3, #6
 8000ca2:	0a5f      	lsrs	r7, r3, #9
 8000ca4:	b2d0      	uxtb	r0, r2
 8000ca6:	05c0      	lsls	r0, r0, #23
 8000ca8:	4338      	orrs	r0, r7
 8000caa:	07ed      	lsls	r5, r5, #31
 8000cac:	4328      	orrs	r0, r5
 8000cae:	bce0      	pop	{r5, r6, r7}
 8000cb0:	46ba      	mov	sl, r7
 8000cb2:	46b1      	mov	r9, r6
 8000cb4:	46a8      	mov	r8, r5
 8000cb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cb8:	1ba2      	subs	r2, r4, r6
 8000cba:	4691      	mov	r9, r2
 8000cbc:	2a00      	cmp	r2, #0
 8000cbe:	dd63      	ble.n	8000d88 <__aeabi_fsub+0x1b0>
 8000cc0:	2e00      	cmp	r6, #0
 8000cc2:	d100      	bne.n	8000cc6 <__aeabi_fsub+0xee>
 8000cc4:	e099      	b.n	8000dfa <__aeabi_fsub+0x222>
 8000cc6:	2cff      	cmp	r4, #255	; 0xff
 8000cc8:	d03c      	beq.n	8000d44 <__aeabi_fsub+0x16c>
 8000cca:	2380      	movs	r3, #128	; 0x80
 8000ccc:	4652      	mov	r2, sl
 8000cce:	04db      	lsls	r3, r3, #19
 8000cd0:	431a      	orrs	r2, r3
 8000cd2:	4692      	mov	sl, r2
 8000cd4:	464a      	mov	r2, r9
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	2a1b      	cmp	r2, #27
 8000cda:	dc08      	bgt.n	8000cee <__aeabi_fsub+0x116>
 8000cdc:	4653      	mov	r3, sl
 8000cde:	2120      	movs	r1, #32
 8000ce0:	40d3      	lsrs	r3, r2
 8000ce2:	1a89      	subs	r1, r1, r2
 8000ce4:	4652      	mov	r2, sl
 8000ce6:	408a      	lsls	r2, r1
 8000ce8:	1e51      	subs	r1, r2, #1
 8000cea:	418a      	sbcs	r2, r1
 8000cec:	4313      	orrs	r3, r2
 8000cee:	4463      	add	r3, ip
 8000cf0:	015a      	lsls	r2, r3, #5
 8000cf2:	d400      	bmi.n	8000cf6 <__aeabi_fsub+0x11e>
 8000cf4:	e0a4      	b.n	8000e40 <__aeabi_fsub+0x268>
 8000cf6:	3401      	adds	r4, #1
 8000cf8:	2cff      	cmp	r4, #255	; 0xff
 8000cfa:	d100      	bne.n	8000cfe <__aeabi_fsub+0x126>
 8000cfc:	e0ab      	b.n	8000e56 <__aeabi_fsub+0x27e>
 8000cfe:	2201      	movs	r2, #1
 8000d00:	4997      	ldr	r1, [pc, #604]	; (8000f60 <__aeabi_fsub+0x388>)
 8000d02:	401a      	ands	r2, r3
 8000d04:	085b      	lsrs	r3, r3, #1
 8000d06:	400b      	ands	r3, r1
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	e7bb      	b.n	8000c84 <__aeabi_fsub+0xac>
 8000d0c:	2a00      	cmp	r2, #0
 8000d0e:	d032      	beq.n	8000d76 <__aeabi_fsub+0x19e>
 8000d10:	428d      	cmp	r5, r1
 8000d12:	d035      	beq.n	8000d80 <__aeabi_fsub+0x1a8>
 8000d14:	22ff      	movs	r2, #255	; 0xff
 8000d16:	4252      	negs	r2, r2
 8000d18:	4691      	mov	r9, r2
 8000d1a:	44a1      	add	r9, r4
 8000d1c:	464a      	mov	r2, r9
 8000d1e:	2a00      	cmp	r2, #0
 8000d20:	d051      	beq.n	8000dc6 <__aeabi_fsub+0x1ee>
 8000d22:	1b30      	subs	r0, r6, r4
 8000d24:	2c00      	cmp	r4, #0
 8000d26:	d000      	beq.n	8000d2a <__aeabi_fsub+0x152>
 8000d28:	e09c      	b.n	8000e64 <__aeabi_fsub+0x28c>
 8000d2a:	4663      	mov	r3, ip
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d100      	bne.n	8000d32 <__aeabi_fsub+0x15a>
 8000d30:	e0df      	b.n	8000ef2 <__aeabi_fsub+0x31a>
 8000d32:	3801      	subs	r0, #1
 8000d34:	2800      	cmp	r0, #0
 8000d36:	d100      	bne.n	8000d3a <__aeabi_fsub+0x162>
 8000d38:	e0f7      	b.n	8000f2a <__aeabi_fsub+0x352>
 8000d3a:	2eff      	cmp	r6, #255	; 0xff
 8000d3c:	d000      	beq.n	8000d40 <__aeabi_fsub+0x168>
 8000d3e:	e099      	b.n	8000e74 <__aeabi_fsub+0x29c>
 8000d40:	000d      	movs	r5, r1
 8000d42:	4643      	mov	r3, r8
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d100      	bne.n	8000d4a <__aeabi_fsub+0x172>
 8000d48:	e085      	b.n	8000e56 <__aeabi_fsub+0x27e>
 8000d4a:	2780      	movs	r7, #128	; 0x80
 8000d4c:	03ff      	lsls	r7, r7, #15
 8000d4e:	431f      	orrs	r7, r3
 8000d50:	027f      	lsls	r7, r7, #9
 8000d52:	20ff      	movs	r0, #255	; 0xff
 8000d54:	0a7f      	lsrs	r7, r7, #9
 8000d56:	e7a6      	b.n	8000ca6 <__aeabi_fsub+0xce>
 8000d58:	4652      	mov	r2, sl
 8000d5a:	2a00      	cmp	r2, #0
 8000d5c:	d074      	beq.n	8000e48 <__aeabi_fsub+0x270>
 8000d5e:	2201      	movs	r2, #1
 8000d60:	4252      	negs	r2, r2
 8000d62:	4690      	mov	r8, r2
 8000d64:	44c1      	add	r9, r8
 8000d66:	464a      	mov	r2, r9
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	d100      	bne.n	8000d6e <__aeabi_fsub+0x196>
 8000d6c:	e0c8      	b.n	8000f00 <__aeabi_fsub+0x328>
 8000d6e:	2cff      	cmp	r4, #255	; 0xff
 8000d70:	d000      	beq.n	8000d74 <__aeabi_fsub+0x19c>
 8000d72:	e75f      	b.n	8000c34 <__aeabi_fsub+0x5c>
 8000d74:	e7e6      	b.n	8000d44 <__aeabi_fsub+0x16c>
 8000d76:	2201      	movs	r2, #1
 8000d78:	4051      	eors	r1, r2
 8000d7a:	42a9      	cmp	r1, r5
 8000d7c:	d000      	beq.n	8000d80 <__aeabi_fsub+0x1a8>
 8000d7e:	e749      	b.n	8000c14 <__aeabi_fsub+0x3c>
 8000d80:	22ff      	movs	r2, #255	; 0xff
 8000d82:	4252      	negs	r2, r2
 8000d84:	4691      	mov	r9, r2
 8000d86:	44a1      	add	r9, r4
 8000d88:	464a      	mov	r2, r9
 8000d8a:	2a00      	cmp	r2, #0
 8000d8c:	d043      	beq.n	8000e16 <__aeabi_fsub+0x23e>
 8000d8e:	1b31      	subs	r1, r6, r4
 8000d90:	2c00      	cmp	r4, #0
 8000d92:	d100      	bne.n	8000d96 <__aeabi_fsub+0x1be>
 8000d94:	e08c      	b.n	8000eb0 <__aeabi_fsub+0x2d8>
 8000d96:	2eff      	cmp	r6, #255	; 0xff
 8000d98:	d100      	bne.n	8000d9c <__aeabi_fsub+0x1c4>
 8000d9a:	e092      	b.n	8000ec2 <__aeabi_fsub+0x2ea>
 8000d9c:	2380      	movs	r3, #128	; 0x80
 8000d9e:	4662      	mov	r2, ip
 8000da0:	04db      	lsls	r3, r3, #19
 8000da2:	431a      	orrs	r2, r3
 8000da4:	4694      	mov	ip, r2
 8000da6:	2301      	movs	r3, #1
 8000da8:	291b      	cmp	r1, #27
 8000daa:	dc09      	bgt.n	8000dc0 <__aeabi_fsub+0x1e8>
 8000dac:	2020      	movs	r0, #32
 8000dae:	4663      	mov	r3, ip
 8000db0:	4662      	mov	r2, ip
 8000db2:	40cb      	lsrs	r3, r1
 8000db4:	1a41      	subs	r1, r0, r1
 8000db6:	408a      	lsls	r2, r1
 8000db8:	0011      	movs	r1, r2
 8000dba:	1e48      	subs	r0, r1, #1
 8000dbc:	4181      	sbcs	r1, r0
 8000dbe:	430b      	orrs	r3, r1
 8000dc0:	0034      	movs	r4, r6
 8000dc2:	4453      	add	r3, sl
 8000dc4:	e794      	b.n	8000cf0 <__aeabi_fsub+0x118>
 8000dc6:	22fe      	movs	r2, #254	; 0xfe
 8000dc8:	1c66      	adds	r6, r4, #1
 8000dca:	4232      	tst	r2, r6
 8000dcc:	d164      	bne.n	8000e98 <__aeabi_fsub+0x2c0>
 8000dce:	2c00      	cmp	r4, #0
 8000dd0:	d000      	beq.n	8000dd4 <__aeabi_fsub+0x1fc>
 8000dd2:	e082      	b.n	8000eda <__aeabi_fsub+0x302>
 8000dd4:	4663      	mov	r3, ip
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d100      	bne.n	8000ddc <__aeabi_fsub+0x204>
 8000dda:	e0ab      	b.n	8000f34 <__aeabi_fsub+0x35c>
 8000ddc:	4653      	mov	r3, sl
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d100      	bne.n	8000de4 <__aeabi_fsub+0x20c>
 8000de2:	e760      	b.n	8000ca6 <__aeabi_fsub+0xce>
 8000de4:	4663      	mov	r3, ip
 8000de6:	4652      	mov	r2, sl
 8000de8:	1a9b      	subs	r3, r3, r2
 8000dea:	015a      	lsls	r2, r3, #5
 8000dec:	d400      	bmi.n	8000df0 <__aeabi_fsub+0x218>
 8000dee:	e0aa      	b.n	8000f46 <__aeabi_fsub+0x36e>
 8000df0:	4663      	mov	r3, ip
 8000df2:	4652      	mov	r2, sl
 8000df4:	000d      	movs	r5, r1
 8000df6:	1ad3      	subs	r3, r2, r3
 8000df8:	e744      	b.n	8000c84 <__aeabi_fsub+0xac>
 8000dfa:	4652      	mov	r2, sl
 8000dfc:	2a00      	cmp	r2, #0
 8000dfe:	d023      	beq.n	8000e48 <__aeabi_fsub+0x270>
 8000e00:	2201      	movs	r2, #1
 8000e02:	4252      	negs	r2, r2
 8000e04:	4690      	mov	r8, r2
 8000e06:	44c1      	add	r9, r8
 8000e08:	464a      	mov	r2, r9
 8000e0a:	2a00      	cmp	r2, #0
 8000e0c:	d075      	beq.n	8000efa <__aeabi_fsub+0x322>
 8000e0e:	2cff      	cmp	r4, #255	; 0xff
 8000e10:	d000      	beq.n	8000e14 <__aeabi_fsub+0x23c>
 8000e12:	e75f      	b.n	8000cd4 <__aeabi_fsub+0xfc>
 8000e14:	e796      	b.n	8000d44 <__aeabi_fsub+0x16c>
 8000e16:	26fe      	movs	r6, #254	; 0xfe
 8000e18:	3401      	adds	r4, #1
 8000e1a:	4226      	tst	r6, r4
 8000e1c:	d153      	bne.n	8000ec6 <__aeabi_fsub+0x2ee>
 8000e1e:	2800      	cmp	r0, #0
 8000e20:	d172      	bne.n	8000f08 <__aeabi_fsub+0x330>
 8000e22:	4663      	mov	r3, ip
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d100      	bne.n	8000e2a <__aeabi_fsub+0x252>
 8000e28:	e093      	b.n	8000f52 <__aeabi_fsub+0x37a>
 8000e2a:	4653      	mov	r3, sl
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d100      	bne.n	8000e32 <__aeabi_fsub+0x25a>
 8000e30:	e739      	b.n	8000ca6 <__aeabi_fsub+0xce>
 8000e32:	4463      	add	r3, ip
 8000e34:	2400      	movs	r4, #0
 8000e36:	015a      	lsls	r2, r3, #5
 8000e38:	d502      	bpl.n	8000e40 <__aeabi_fsub+0x268>
 8000e3a:	4a4a      	ldr	r2, [pc, #296]	; (8000f64 <__aeabi_fsub+0x38c>)
 8000e3c:	3401      	adds	r4, #1
 8000e3e:	4013      	ands	r3, r2
 8000e40:	075a      	lsls	r2, r3, #29
 8000e42:	d000      	beq.n	8000e46 <__aeabi_fsub+0x26e>
 8000e44:	e720      	b.n	8000c88 <__aeabi_fsub+0xb0>
 8000e46:	08db      	lsrs	r3, r3, #3
 8000e48:	2cff      	cmp	r4, #255	; 0xff
 8000e4a:	d100      	bne.n	8000e4e <__aeabi_fsub+0x276>
 8000e4c:	e77a      	b.n	8000d44 <__aeabi_fsub+0x16c>
 8000e4e:	025b      	lsls	r3, r3, #9
 8000e50:	0a5f      	lsrs	r7, r3, #9
 8000e52:	b2e0      	uxtb	r0, r4
 8000e54:	e727      	b.n	8000ca6 <__aeabi_fsub+0xce>
 8000e56:	20ff      	movs	r0, #255	; 0xff
 8000e58:	2700      	movs	r7, #0
 8000e5a:	e724      	b.n	8000ca6 <__aeabi_fsub+0xce>
 8000e5c:	4b41      	ldr	r3, [pc, #260]	; (8000f64 <__aeabi_fsub+0x38c>)
 8000e5e:	1a24      	subs	r4, r4, r0
 8000e60:	4033      	ands	r3, r6
 8000e62:	e70f      	b.n	8000c84 <__aeabi_fsub+0xac>
 8000e64:	2eff      	cmp	r6, #255	; 0xff
 8000e66:	d100      	bne.n	8000e6a <__aeabi_fsub+0x292>
 8000e68:	e76a      	b.n	8000d40 <__aeabi_fsub+0x168>
 8000e6a:	2380      	movs	r3, #128	; 0x80
 8000e6c:	4662      	mov	r2, ip
 8000e6e:	04db      	lsls	r3, r3, #19
 8000e70:	431a      	orrs	r2, r3
 8000e72:	4694      	mov	ip, r2
 8000e74:	2301      	movs	r3, #1
 8000e76:	281b      	cmp	r0, #27
 8000e78:	dc09      	bgt.n	8000e8e <__aeabi_fsub+0x2b6>
 8000e7a:	2420      	movs	r4, #32
 8000e7c:	4663      	mov	r3, ip
 8000e7e:	4662      	mov	r2, ip
 8000e80:	40c3      	lsrs	r3, r0
 8000e82:	1a20      	subs	r0, r4, r0
 8000e84:	4082      	lsls	r2, r0
 8000e86:	0010      	movs	r0, r2
 8000e88:	1e44      	subs	r4, r0, #1
 8000e8a:	41a0      	sbcs	r0, r4
 8000e8c:	4303      	orrs	r3, r0
 8000e8e:	4652      	mov	r2, sl
 8000e90:	000d      	movs	r5, r1
 8000e92:	0034      	movs	r4, r6
 8000e94:	1ad3      	subs	r3, r2, r3
 8000e96:	e6dc      	b.n	8000c52 <__aeabi_fsub+0x7a>
 8000e98:	4663      	mov	r3, ip
 8000e9a:	4652      	mov	r2, sl
 8000e9c:	1a9e      	subs	r6, r3, r2
 8000e9e:	0173      	lsls	r3, r6, #5
 8000ea0:	d417      	bmi.n	8000ed2 <__aeabi_fsub+0x2fa>
 8000ea2:	2e00      	cmp	r6, #0
 8000ea4:	d000      	beq.n	8000ea8 <__aeabi_fsub+0x2d0>
 8000ea6:	e6d9      	b.n	8000c5c <__aeabi_fsub+0x84>
 8000ea8:	2500      	movs	r5, #0
 8000eaa:	2000      	movs	r0, #0
 8000eac:	2700      	movs	r7, #0
 8000eae:	e6fa      	b.n	8000ca6 <__aeabi_fsub+0xce>
 8000eb0:	4663      	mov	r3, ip
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d044      	beq.n	8000f40 <__aeabi_fsub+0x368>
 8000eb6:	3901      	subs	r1, #1
 8000eb8:	2900      	cmp	r1, #0
 8000eba:	d04c      	beq.n	8000f56 <__aeabi_fsub+0x37e>
 8000ebc:	2eff      	cmp	r6, #255	; 0xff
 8000ebe:	d000      	beq.n	8000ec2 <__aeabi_fsub+0x2ea>
 8000ec0:	e771      	b.n	8000da6 <__aeabi_fsub+0x1ce>
 8000ec2:	4643      	mov	r3, r8
 8000ec4:	e73e      	b.n	8000d44 <__aeabi_fsub+0x16c>
 8000ec6:	2cff      	cmp	r4, #255	; 0xff
 8000ec8:	d0c5      	beq.n	8000e56 <__aeabi_fsub+0x27e>
 8000eca:	4652      	mov	r2, sl
 8000ecc:	4462      	add	r2, ip
 8000ece:	0853      	lsrs	r3, r2, #1
 8000ed0:	e7b6      	b.n	8000e40 <__aeabi_fsub+0x268>
 8000ed2:	4663      	mov	r3, ip
 8000ed4:	000d      	movs	r5, r1
 8000ed6:	1ad6      	subs	r6, r2, r3
 8000ed8:	e6c0      	b.n	8000c5c <__aeabi_fsub+0x84>
 8000eda:	4662      	mov	r2, ip
 8000edc:	2a00      	cmp	r2, #0
 8000ede:	d116      	bne.n	8000f0e <__aeabi_fsub+0x336>
 8000ee0:	4653      	mov	r3, sl
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d000      	beq.n	8000ee8 <__aeabi_fsub+0x310>
 8000ee6:	e72b      	b.n	8000d40 <__aeabi_fsub+0x168>
 8000ee8:	2780      	movs	r7, #128	; 0x80
 8000eea:	2500      	movs	r5, #0
 8000eec:	20ff      	movs	r0, #255	; 0xff
 8000eee:	03ff      	lsls	r7, r7, #15
 8000ef0:	e6d9      	b.n	8000ca6 <__aeabi_fsub+0xce>
 8000ef2:	000d      	movs	r5, r1
 8000ef4:	4643      	mov	r3, r8
 8000ef6:	0034      	movs	r4, r6
 8000ef8:	e7a6      	b.n	8000e48 <__aeabi_fsub+0x270>
 8000efa:	4653      	mov	r3, sl
 8000efc:	4463      	add	r3, ip
 8000efe:	e6f7      	b.n	8000cf0 <__aeabi_fsub+0x118>
 8000f00:	4663      	mov	r3, ip
 8000f02:	4652      	mov	r2, sl
 8000f04:	1a9b      	subs	r3, r3, r2
 8000f06:	e6a4      	b.n	8000c52 <__aeabi_fsub+0x7a>
 8000f08:	4662      	mov	r2, ip
 8000f0a:	2a00      	cmp	r2, #0
 8000f0c:	d0d9      	beq.n	8000ec2 <__aeabi_fsub+0x2ea>
 8000f0e:	4652      	mov	r2, sl
 8000f10:	2a00      	cmp	r2, #0
 8000f12:	d100      	bne.n	8000f16 <__aeabi_fsub+0x33e>
 8000f14:	e716      	b.n	8000d44 <__aeabi_fsub+0x16c>
 8000f16:	2280      	movs	r2, #128	; 0x80
 8000f18:	03d2      	lsls	r2, r2, #15
 8000f1a:	4213      	tst	r3, r2
 8000f1c:	d100      	bne.n	8000f20 <__aeabi_fsub+0x348>
 8000f1e:	e711      	b.n	8000d44 <__aeabi_fsub+0x16c>
 8000f20:	4640      	mov	r0, r8
 8000f22:	4210      	tst	r0, r2
 8000f24:	d000      	beq.n	8000f28 <__aeabi_fsub+0x350>
 8000f26:	e70d      	b.n	8000d44 <__aeabi_fsub+0x16c>
 8000f28:	e70a      	b.n	8000d40 <__aeabi_fsub+0x168>
 8000f2a:	4652      	mov	r2, sl
 8000f2c:	000d      	movs	r5, r1
 8000f2e:	0034      	movs	r4, r6
 8000f30:	1ad3      	subs	r3, r2, r3
 8000f32:	e68e      	b.n	8000c52 <__aeabi_fsub+0x7a>
 8000f34:	4653      	mov	r3, sl
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d008      	beq.n	8000f4c <__aeabi_fsub+0x374>
 8000f3a:	000d      	movs	r5, r1
 8000f3c:	4647      	mov	r7, r8
 8000f3e:	e6b2      	b.n	8000ca6 <__aeabi_fsub+0xce>
 8000f40:	4643      	mov	r3, r8
 8000f42:	0034      	movs	r4, r6
 8000f44:	e780      	b.n	8000e48 <__aeabi_fsub+0x270>
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d000      	beq.n	8000f4c <__aeabi_fsub+0x374>
 8000f4a:	e779      	b.n	8000e40 <__aeabi_fsub+0x268>
 8000f4c:	2500      	movs	r5, #0
 8000f4e:	2700      	movs	r7, #0
 8000f50:	e6a9      	b.n	8000ca6 <__aeabi_fsub+0xce>
 8000f52:	4647      	mov	r7, r8
 8000f54:	e6a7      	b.n	8000ca6 <__aeabi_fsub+0xce>
 8000f56:	4653      	mov	r3, sl
 8000f58:	0034      	movs	r4, r6
 8000f5a:	4463      	add	r3, ip
 8000f5c:	e6c8      	b.n	8000cf0 <__aeabi_fsub+0x118>
 8000f5e:	46c0      	nop			; (mov r8, r8)
 8000f60:	7dffffff 	.word	0x7dffffff
 8000f64:	fbffffff 	.word	0xfbffffff

08000f68 <__aeabi_fcmpun>:
 8000f68:	0242      	lsls	r2, r0, #9
 8000f6a:	024b      	lsls	r3, r1, #9
 8000f6c:	0040      	lsls	r0, r0, #1
 8000f6e:	0049      	lsls	r1, r1, #1
 8000f70:	0a52      	lsrs	r2, r2, #9
 8000f72:	0a5b      	lsrs	r3, r3, #9
 8000f74:	0e09      	lsrs	r1, r1, #24
 8000f76:	0e00      	lsrs	r0, r0, #24
 8000f78:	28ff      	cmp	r0, #255	; 0xff
 8000f7a:	d006      	beq.n	8000f8a <__aeabi_fcmpun+0x22>
 8000f7c:	2000      	movs	r0, #0
 8000f7e:	29ff      	cmp	r1, #255	; 0xff
 8000f80:	d102      	bne.n	8000f88 <__aeabi_fcmpun+0x20>
 8000f82:	0018      	movs	r0, r3
 8000f84:	1e43      	subs	r3, r0, #1
 8000f86:	4198      	sbcs	r0, r3
 8000f88:	4770      	bx	lr
 8000f8a:	38fe      	subs	r0, #254	; 0xfe
 8000f8c:	2a00      	cmp	r2, #0
 8000f8e:	d1fb      	bne.n	8000f88 <__aeabi_fcmpun+0x20>
 8000f90:	e7f4      	b.n	8000f7c <__aeabi_fcmpun+0x14>
 8000f92:	46c0      	nop			; (mov r8, r8)

08000f94 <__aeabi_f2iz>:
 8000f94:	0241      	lsls	r1, r0, #9
 8000f96:	0042      	lsls	r2, r0, #1
 8000f98:	0fc3      	lsrs	r3, r0, #31
 8000f9a:	0a49      	lsrs	r1, r1, #9
 8000f9c:	2000      	movs	r0, #0
 8000f9e:	0e12      	lsrs	r2, r2, #24
 8000fa0:	2a7e      	cmp	r2, #126	; 0x7e
 8000fa2:	d903      	bls.n	8000fac <__aeabi_f2iz+0x18>
 8000fa4:	2a9d      	cmp	r2, #157	; 0x9d
 8000fa6:	d902      	bls.n	8000fae <__aeabi_f2iz+0x1a>
 8000fa8:	4a09      	ldr	r2, [pc, #36]	; (8000fd0 <__aeabi_f2iz+0x3c>)
 8000faa:	1898      	adds	r0, r3, r2
 8000fac:	4770      	bx	lr
 8000fae:	2080      	movs	r0, #128	; 0x80
 8000fb0:	0400      	lsls	r0, r0, #16
 8000fb2:	4301      	orrs	r1, r0
 8000fb4:	2a95      	cmp	r2, #149	; 0x95
 8000fb6:	dc07      	bgt.n	8000fc8 <__aeabi_f2iz+0x34>
 8000fb8:	2096      	movs	r0, #150	; 0x96
 8000fba:	1a82      	subs	r2, r0, r2
 8000fbc:	40d1      	lsrs	r1, r2
 8000fbe:	4248      	negs	r0, r1
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d1f3      	bne.n	8000fac <__aeabi_f2iz+0x18>
 8000fc4:	0008      	movs	r0, r1
 8000fc6:	e7f1      	b.n	8000fac <__aeabi_f2iz+0x18>
 8000fc8:	3a96      	subs	r2, #150	; 0x96
 8000fca:	4091      	lsls	r1, r2
 8000fcc:	e7f7      	b.n	8000fbe <__aeabi_f2iz+0x2a>
 8000fce:	46c0      	nop			; (mov r8, r8)
 8000fd0:	7fffffff 	.word	0x7fffffff

08000fd4 <__aeabi_i2f>:
 8000fd4:	b570      	push	{r4, r5, r6, lr}
 8000fd6:	2800      	cmp	r0, #0
 8000fd8:	d013      	beq.n	8001002 <__aeabi_i2f+0x2e>
 8000fda:	17c3      	asrs	r3, r0, #31
 8000fdc:	18c5      	adds	r5, r0, r3
 8000fde:	405d      	eors	r5, r3
 8000fe0:	0fc4      	lsrs	r4, r0, #31
 8000fe2:	0028      	movs	r0, r5
 8000fe4:	f001 fa2e 	bl	8002444 <__clzsi2>
 8000fe8:	239e      	movs	r3, #158	; 0x9e
 8000fea:	0001      	movs	r1, r0
 8000fec:	1a1b      	subs	r3, r3, r0
 8000fee:	2b96      	cmp	r3, #150	; 0x96
 8000ff0:	dc0f      	bgt.n	8001012 <__aeabi_i2f+0x3e>
 8000ff2:	2808      	cmp	r0, #8
 8000ff4:	dd01      	ble.n	8000ffa <__aeabi_i2f+0x26>
 8000ff6:	3908      	subs	r1, #8
 8000ff8:	408d      	lsls	r5, r1
 8000ffa:	026d      	lsls	r5, r5, #9
 8000ffc:	0a6d      	lsrs	r5, r5, #9
 8000ffe:	b2d8      	uxtb	r0, r3
 8001000:	e002      	b.n	8001008 <__aeabi_i2f+0x34>
 8001002:	2400      	movs	r4, #0
 8001004:	2000      	movs	r0, #0
 8001006:	2500      	movs	r5, #0
 8001008:	05c0      	lsls	r0, r0, #23
 800100a:	4328      	orrs	r0, r5
 800100c:	07e4      	lsls	r4, r4, #31
 800100e:	4320      	orrs	r0, r4
 8001010:	bd70      	pop	{r4, r5, r6, pc}
 8001012:	2b99      	cmp	r3, #153	; 0x99
 8001014:	dd0b      	ble.n	800102e <__aeabi_i2f+0x5a>
 8001016:	2205      	movs	r2, #5
 8001018:	002e      	movs	r6, r5
 800101a:	1a12      	subs	r2, r2, r0
 800101c:	40d6      	lsrs	r6, r2
 800101e:	0002      	movs	r2, r0
 8001020:	321b      	adds	r2, #27
 8001022:	4095      	lsls	r5, r2
 8001024:	0028      	movs	r0, r5
 8001026:	1e45      	subs	r5, r0, #1
 8001028:	41a8      	sbcs	r0, r5
 800102a:	0035      	movs	r5, r6
 800102c:	4305      	orrs	r5, r0
 800102e:	2905      	cmp	r1, #5
 8001030:	dd01      	ble.n	8001036 <__aeabi_i2f+0x62>
 8001032:	1f4a      	subs	r2, r1, #5
 8001034:	4095      	lsls	r5, r2
 8001036:	002a      	movs	r2, r5
 8001038:	4e08      	ldr	r6, [pc, #32]	; (800105c <__aeabi_i2f+0x88>)
 800103a:	4032      	ands	r2, r6
 800103c:	0768      	lsls	r0, r5, #29
 800103e:	d009      	beq.n	8001054 <__aeabi_i2f+0x80>
 8001040:	200f      	movs	r0, #15
 8001042:	4028      	ands	r0, r5
 8001044:	2804      	cmp	r0, #4
 8001046:	d005      	beq.n	8001054 <__aeabi_i2f+0x80>
 8001048:	3204      	adds	r2, #4
 800104a:	0150      	lsls	r0, r2, #5
 800104c:	d502      	bpl.n	8001054 <__aeabi_i2f+0x80>
 800104e:	239f      	movs	r3, #159	; 0x9f
 8001050:	4032      	ands	r2, r6
 8001052:	1a5b      	subs	r3, r3, r1
 8001054:	0192      	lsls	r2, r2, #6
 8001056:	0a55      	lsrs	r5, r2, #9
 8001058:	b2d8      	uxtb	r0, r3
 800105a:	e7d5      	b.n	8001008 <__aeabi_i2f+0x34>
 800105c:	fbffffff 	.word	0xfbffffff

08001060 <__aeabi_ui2f>:
 8001060:	b570      	push	{r4, r5, r6, lr}
 8001062:	1e05      	subs	r5, r0, #0
 8001064:	d00e      	beq.n	8001084 <__aeabi_ui2f+0x24>
 8001066:	f001 f9ed 	bl	8002444 <__clzsi2>
 800106a:	239e      	movs	r3, #158	; 0x9e
 800106c:	0004      	movs	r4, r0
 800106e:	1a1b      	subs	r3, r3, r0
 8001070:	2b96      	cmp	r3, #150	; 0x96
 8001072:	dc0c      	bgt.n	800108e <__aeabi_ui2f+0x2e>
 8001074:	2808      	cmp	r0, #8
 8001076:	dd01      	ble.n	800107c <__aeabi_ui2f+0x1c>
 8001078:	3c08      	subs	r4, #8
 800107a:	40a5      	lsls	r5, r4
 800107c:	026d      	lsls	r5, r5, #9
 800107e:	0a6d      	lsrs	r5, r5, #9
 8001080:	b2d8      	uxtb	r0, r3
 8001082:	e001      	b.n	8001088 <__aeabi_ui2f+0x28>
 8001084:	2000      	movs	r0, #0
 8001086:	2500      	movs	r5, #0
 8001088:	05c0      	lsls	r0, r0, #23
 800108a:	4328      	orrs	r0, r5
 800108c:	bd70      	pop	{r4, r5, r6, pc}
 800108e:	2b99      	cmp	r3, #153	; 0x99
 8001090:	dd09      	ble.n	80010a6 <__aeabi_ui2f+0x46>
 8001092:	0002      	movs	r2, r0
 8001094:	0029      	movs	r1, r5
 8001096:	321b      	adds	r2, #27
 8001098:	4091      	lsls	r1, r2
 800109a:	1e4a      	subs	r2, r1, #1
 800109c:	4191      	sbcs	r1, r2
 800109e:	2205      	movs	r2, #5
 80010a0:	1a12      	subs	r2, r2, r0
 80010a2:	40d5      	lsrs	r5, r2
 80010a4:	430d      	orrs	r5, r1
 80010a6:	2c05      	cmp	r4, #5
 80010a8:	dd01      	ble.n	80010ae <__aeabi_ui2f+0x4e>
 80010aa:	1f62      	subs	r2, r4, #5
 80010ac:	4095      	lsls	r5, r2
 80010ae:	0029      	movs	r1, r5
 80010b0:	4e08      	ldr	r6, [pc, #32]	; (80010d4 <__aeabi_ui2f+0x74>)
 80010b2:	4031      	ands	r1, r6
 80010b4:	076a      	lsls	r2, r5, #29
 80010b6:	d009      	beq.n	80010cc <__aeabi_ui2f+0x6c>
 80010b8:	200f      	movs	r0, #15
 80010ba:	4028      	ands	r0, r5
 80010bc:	2804      	cmp	r0, #4
 80010be:	d005      	beq.n	80010cc <__aeabi_ui2f+0x6c>
 80010c0:	3104      	adds	r1, #4
 80010c2:	014a      	lsls	r2, r1, #5
 80010c4:	d502      	bpl.n	80010cc <__aeabi_ui2f+0x6c>
 80010c6:	239f      	movs	r3, #159	; 0x9f
 80010c8:	4031      	ands	r1, r6
 80010ca:	1b1b      	subs	r3, r3, r4
 80010cc:	0189      	lsls	r1, r1, #6
 80010ce:	0a4d      	lsrs	r5, r1, #9
 80010d0:	b2d8      	uxtb	r0, r3
 80010d2:	e7d9      	b.n	8001088 <__aeabi_ui2f+0x28>
 80010d4:	fbffffff 	.word	0xfbffffff

080010d8 <__aeabi_ddiv>:
 80010d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010da:	4657      	mov	r7, sl
 80010dc:	464e      	mov	r6, r9
 80010de:	4645      	mov	r5, r8
 80010e0:	46de      	mov	lr, fp
 80010e2:	b5e0      	push	{r5, r6, r7, lr}
 80010e4:	4681      	mov	r9, r0
 80010e6:	0005      	movs	r5, r0
 80010e8:	030c      	lsls	r4, r1, #12
 80010ea:	0048      	lsls	r0, r1, #1
 80010ec:	4692      	mov	sl, r2
 80010ee:	001f      	movs	r7, r3
 80010f0:	b085      	sub	sp, #20
 80010f2:	0b24      	lsrs	r4, r4, #12
 80010f4:	0d40      	lsrs	r0, r0, #21
 80010f6:	0fce      	lsrs	r6, r1, #31
 80010f8:	2800      	cmp	r0, #0
 80010fa:	d059      	beq.n	80011b0 <__aeabi_ddiv+0xd8>
 80010fc:	4b87      	ldr	r3, [pc, #540]	; (800131c <__aeabi_ddiv+0x244>)
 80010fe:	4298      	cmp	r0, r3
 8001100:	d100      	bne.n	8001104 <__aeabi_ddiv+0x2c>
 8001102:	e098      	b.n	8001236 <__aeabi_ddiv+0x15e>
 8001104:	0f6b      	lsrs	r3, r5, #29
 8001106:	00e4      	lsls	r4, r4, #3
 8001108:	431c      	orrs	r4, r3
 800110a:	2380      	movs	r3, #128	; 0x80
 800110c:	041b      	lsls	r3, r3, #16
 800110e:	4323      	orrs	r3, r4
 8001110:	4698      	mov	r8, r3
 8001112:	4b83      	ldr	r3, [pc, #524]	; (8001320 <__aeabi_ddiv+0x248>)
 8001114:	00ed      	lsls	r5, r5, #3
 8001116:	469b      	mov	fp, r3
 8001118:	2300      	movs	r3, #0
 800111a:	4699      	mov	r9, r3
 800111c:	4483      	add	fp, r0
 800111e:	9300      	str	r3, [sp, #0]
 8001120:	033c      	lsls	r4, r7, #12
 8001122:	007b      	lsls	r3, r7, #1
 8001124:	4650      	mov	r0, sl
 8001126:	0b24      	lsrs	r4, r4, #12
 8001128:	0d5b      	lsrs	r3, r3, #21
 800112a:	0fff      	lsrs	r7, r7, #31
 800112c:	2b00      	cmp	r3, #0
 800112e:	d067      	beq.n	8001200 <__aeabi_ddiv+0x128>
 8001130:	4a7a      	ldr	r2, [pc, #488]	; (800131c <__aeabi_ddiv+0x244>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d018      	beq.n	8001168 <__aeabi_ddiv+0x90>
 8001136:	497a      	ldr	r1, [pc, #488]	; (8001320 <__aeabi_ddiv+0x248>)
 8001138:	0f42      	lsrs	r2, r0, #29
 800113a:	468c      	mov	ip, r1
 800113c:	00e4      	lsls	r4, r4, #3
 800113e:	4659      	mov	r1, fp
 8001140:	4314      	orrs	r4, r2
 8001142:	2280      	movs	r2, #128	; 0x80
 8001144:	4463      	add	r3, ip
 8001146:	0412      	lsls	r2, r2, #16
 8001148:	1acb      	subs	r3, r1, r3
 800114a:	4314      	orrs	r4, r2
 800114c:	469b      	mov	fp, r3
 800114e:	00c2      	lsls	r2, r0, #3
 8001150:	2000      	movs	r0, #0
 8001152:	0033      	movs	r3, r6
 8001154:	407b      	eors	r3, r7
 8001156:	469a      	mov	sl, r3
 8001158:	464b      	mov	r3, r9
 800115a:	2b0f      	cmp	r3, #15
 800115c:	d900      	bls.n	8001160 <__aeabi_ddiv+0x88>
 800115e:	e0ef      	b.n	8001340 <__aeabi_ddiv+0x268>
 8001160:	4970      	ldr	r1, [pc, #448]	; (8001324 <__aeabi_ddiv+0x24c>)
 8001162:	009b      	lsls	r3, r3, #2
 8001164:	58cb      	ldr	r3, [r1, r3]
 8001166:	469f      	mov	pc, r3
 8001168:	4b6f      	ldr	r3, [pc, #444]	; (8001328 <__aeabi_ddiv+0x250>)
 800116a:	4652      	mov	r2, sl
 800116c:	469c      	mov	ip, r3
 800116e:	4322      	orrs	r2, r4
 8001170:	44e3      	add	fp, ip
 8001172:	2a00      	cmp	r2, #0
 8001174:	d000      	beq.n	8001178 <__aeabi_ddiv+0xa0>
 8001176:	e095      	b.n	80012a4 <__aeabi_ddiv+0x1cc>
 8001178:	4649      	mov	r1, r9
 800117a:	2302      	movs	r3, #2
 800117c:	4319      	orrs	r1, r3
 800117e:	4689      	mov	r9, r1
 8001180:	2400      	movs	r4, #0
 8001182:	2002      	movs	r0, #2
 8001184:	e7e5      	b.n	8001152 <__aeabi_ddiv+0x7a>
 8001186:	2300      	movs	r3, #0
 8001188:	2400      	movs	r4, #0
 800118a:	2500      	movs	r5, #0
 800118c:	4652      	mov	r2, sl
 800118e:	051b      	lsls	r3, r3, #20
 8001190:	4323      	orrs	r3, r4
 8001192:	07d2      	lsls	r2, r2, #31
 8001194:	4313      	orrs	r3, r2
 8001196:	0028      	movs	r0, r5
 8001198:	0019      	movs	r1, r3
 800119a:	b005      	add	sp, #20
 800119c:	bcf0      	pop	{r4, r5, r6, r7}
 800119e:	46bb      	mov	fp, r7
 80011a0:	46b2      	mov	sl, r6
 80011a2:	46a9      	mov	r9, r5
 80011a4:	46a0      	mov	r8, r4
 80011a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011a8:	2400      	movs	r4, #0
 80011aa:	2500      	movs	r5, #0
 80011ac:	4b5b      	ldr	r3, [pc, #364]	; (800131c <__aeabi_ddiv+0x244>)
 80011ae:	e7ed      	b.n	800118c <__aeabi_ddiv+0xb4>
 80011b0:	464b      	mov	r3, r9
 80011b2:	4323      	orrs	r3, r4
 80011b4:	4698      	mov	r8, r3
 80011b6:	d100      	bne.n	80011ba <__aeabi_ddiv+0xe2>
 80011b8:	e089      	b.n	80012ce <__aeabi_ddiv+0x1f6>
 80011ba:	2c00      	cmp	r4, #0
 80011bc:	d100      	bne.n	80011c0 <__aeabi_ddiv+0xe8>
 80011be:	e1e0      	b.n	8001582 <__aeabi_ddiv+0x4aa>
 80011c0:	0020      	movs	r0, r4
 80011c2:	f001 f93f 	bl	8002444 <__clzsi2>
 80011c6:	0001      	movs	r1, r0
 80011c8:	0002      	movs	r2, r0
 80011ca:	390b      	subs	r1, #11
 80011cc:	231d      	movs	r3, #29
 80011ce:	1a5b      	subs	r3, r3, r1
 80011d0:	4649      	mov	r1, r9
 80011d2:	0010      	movs	r0, r2
 80011d4:	40d9      	lsrs	r1, r3
 80011d6:	3808      	subs	r0, #8
 80011d8:	4084      	lsls	r4, r0
 80011da:	000b      	movs	r3, r1
 80011dc:	464d      	mov	r5, r9
 80011de:	4323      	orrs	r3, r4
 80011e0:	4698      	mov	r8, r3
 80011e2:	4085      	lsls	r5, r0
 80011e4:	4851      	ldr	r0, [pc, #324]	; (800132c <__aeabi_ddiv+0x254>)
 80011e6:	033c      	lsls	r4, r7, #12
 80011e8:	1a83      	subs	r3, r0, r2
 80011ea:	469b      	mov	fp, r3
 80011ec:	2300      	movs	r3, #0
 80011ee:	4699      	mov	r9, r3
 80011f0:	9300      	str	r3, [sp, #0]
 80011f2:	007b      	lsls	r3, r7, #1
 80011f4:	4650      	mov	r0, sl
 80011f6:	0b24      	lsrs	r4, r4, #12
 80011f8:	0d5b      	lsrs	r3, r3, #21
 80011fa:	0fff      	lsrs	r7, r7, #31
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d197      	bne.n	8001130 <__aeabi_ddiv+0x58>
 8001200:	4652      	mov	r2, sl
 8001202:	4322      	orrs	r2, r4
 8001204:	d055      	beq.n	80012b2 <__aeabi_ddiv+0x1da>
 8001206:	2c00      	cmp	r4, #0
 8001208:	d100      	bne.n	800120c <__aeabi_ddiv+0x134>
 800120a:	e1ca      	b.n	80015a2 <__aeabi_ddiv+0x4ca>
 800120c:	0020      	movs	r0, r4
 800120e:	f001 f919 	bl	8002444 <__clzsi2>
 8001212:	0002      	movs	r2, r0
 8001214:	3a0b      	subs	r2, #11
 8001216:	231d      	movs	r3, #29
 8001218:	0001      	movs	r1, r0
 800121a:	1a9b      	subs	r3, r3, r2
 800121c:	4652      	mov	r2, sl
 800121e:	3908      	subs	r1, #8
 8001220:	40da      	lsrs	r2, r3
 8001222:	408c      	lsls	r4, r1
 8001224:	4314      	orrs	r4, r2
 8001226:	4652      	mov	r2, sl
 8001228:	408a      	lsls	r2, r1
 800122a:	4b41      	ldr	r3, [pc, #260]	; (8001330 <__aeabi_ddiv+0x258>)
 800122c:	4458      	add	r0, fp
 800122e:	469b      	mov	fp, r3
 8001230:	4483      	add	fp, r0
 8001232:	2000      	movs	r0, #0
 8001234:	e78d      	b.n	8001152 <__aeabi_ddiv+0x7a>
 8001236:	464b      	mov	r3, r9
 8001238:	4323      	orrs	r3, r4
 800123a:	4698      	mov	r8, r3
 800123c:	d140      	bne.n	80012c0 <__aeabi_ddiv+0x1e8>
 800123e:	2308      	movs	r3, #8
 8001240:	4699      	mov	r9, r3
 8001242:	3b06      	subs	r3, #6
 8001244:	2500      	movs	r5, #0
 8001246:	4683      	mov	fp, r0
 8001248:	9300      	str	r3, [sp, #0]
 800124a:	e769      	b.n	8001120 <__aeabi_ddiv+0x48>
 800124c:	46b2      	mov	sl, r6
 800124e:	9b00      	ldr	r3, [sp, #0]
 8001250:	2b02      	cmp	r3, #2
 8001252:	d0a9      	beq.n	80011a8 <__aeabi_ddiv+0xd0>
 8001254:	2b03      	cmp	r3, #3
 8001256:	d100      	bne.n	800125a <__aeabi_ddiv+0x182>
 8001258:	e211      	b.n	800167e <__aeabi_ddiv+0x5a6>
 800125a:	2b01      	cmp	r3, #1
 800125c:	d093      	beq.n	8001186 <__aeabi_ddiv+0xae>
 800125e:	4a35      	ldr	r2, [pc, #212]	; (8001334 <__aeabi_ddiv+0x25c>)
 8001260:	445a      	add	r2, fp
 8001262:	2a00      	cmp	r2, #0
 8001264:	dc00      	bgt.n	8001268 <__aeabi_ddiv+0x190>
 8001266:	e13c      	b.n	80014e2 <__aeabi_ddiv+0x40a>
 8001268:	076b      	lsls	r3, r5, #29
 800126a:	d000      	beq.n	800126e <__aeabi_ddiv+0x196>
 800126c:	e1a7      	b.n	80015be <__aeabi_ddiv+0x4e6>
 800126e:	08ed      	lsrs	r5, r5, #3
 8001270:	4643      	mov	r3, r8
 8001272:	01db      	lsls	r3, r3, #7
 8001274:	d506      	bpl.n	8001284 <__aeabi_ddiv+0x1ac>
 8001276:	4642      	mov	r2, r8
 8001278:	4b2f      	ldr	r3, [pc, #188]	; (8001338 <__aeabi_ddiv+0x260>)
 800127a:	401a      	ands	r2, r3
 800127c:	4690      	mov	r8, r2
 800127e:	2280      	movs	r2, #128	; 0x80
 8001280:	00d2      	lsls	r2, r2, #3
 8001282:	445a      	add	r2, fp
 8001284:	4b2d      	ldr	r3, [pc, #180]	; (800133c <__aeabi_ddiv+0x264>)
 8001286:	429a      	cmp	r2, r3
 8001288:	dc8e      	bgt.n	80011a8 <__aeabi_ddiv+0xd0>
 800128a:	4643      	mov	r3, r8
 800128c:	0552      	lsls	r2, r2, #21
 800128e:	0758      	lsls	r0, r3, #29
 8001290:	025c      	lsls	r4, r3, #9
 8001292:	4305      	orrs	r5, r0
 8001294:	0b24      	lsrs	r4, r4, #12
 8001296:	0d53      	lsrs	r3, r2, #21
 8001298:	e778      	b.n	800118c <__aeabi_ddiv+0xb4>
 800129a:	46ba      	mov	sl, r7
 800129c:	46a0      	mov	r8, r4
 800129e:	0015      	movs	r5, r2
 80012a0:	9000      	str	r0, [sp, #0]
 80012a2:	e7d4      	b.n	800124e <__aeabi_ddiv+0x176>
 80012a4:	464a      	mov	r2, r9
 80012a6:	2303      	movs	r3, #3
 80012a8:	431a      	orrs	r2, r3
 80012aa:	4691      	mov	r9, r2
 80012ac:	2003      	movs	r0, #3
 80012ae:	4652      	mov	r2, sl
 80012b0:	e74f      	b.n	8001152 <__aeabi_ddiv+0x7a>
 80012b2:	4649      	mov	r1, r9
 80012b4:	2301      	movs	r3, #1
 80012b6:	4319      	orrs	r1, r3
 80012b8:	4689      	mov	r9, r1
 80012ba:	2400      	movs	r4, #0
 80012bc:	2001      	movs	r0, #1
 80012be:	e748      	b.n	8001152 <__aeabi_ddiv+0x7a>
 80012c0:	230c      	movs	r3, #12
 80012c2:	4699      	mov	r9, r3
 80012c4:	3b09      	subs	r3, #9
 80012c6:	46a0      	mov	r8, r4
 80012c8:	4683      	mov	fp, r0
 80012ca:	9300      	str	r3, [sp, #0]
 80012cc:	e728      	b.n	8001120 <__aeabi_ddiv+0x48>
 80012ce:	2304      	movs	r3, #4
 80012d0:	4699      	mov	r9, r3
 80012d2:	2300      	movs	r3, #0
 80012d4:	469b      	mov	fp, r3
 80012d6:	3301      	adds	r3, #1
 80012d8:	2500      	movs	r5, #0
 80012da:	9300      	str	r3, [sp, #0]
 80012dc:	e720      	b.n	8001120 <__aeabi_ddiv+0x48>
 80012de:	2300      	movs	r3, #0
 80012e0:	2480      	movs	r4, #128	; 0x80
 80012e2:	469a      	mov	sl, r3
 80012e4:	2500      	movs	r5, #0
 80012e6:	4b0d      	ldr	r3, [pc, #52]	; (800131c <__aeabi_ddiv+0x244>)
 80012e8:	0324      	lsls	r4, r4, #12
 80012ea:	e74f      	b.n	800118c <__aeabi_ddiv+0xb4>
 80012ec:	2380      	movs	r3, #128	; 0x80
 80012ee:	4641      	mov	r1, r8
 80012f0:	031b      	lsls	r3, r3, #12
 80012f2:	4219      	tst	r1, r3
 80012f4:	d008      	beq.n	8001308 <__aeabi_ddiv+0x230>
 80012f6:	421c      	tst	r4, r3
 80012f8:	d106      	bne.n	8001308 <__aeabi_ddiv+0x230>
 80012fa:	431c      	orrs	r4, r3
 80012fc:	0324      	lsls	r4, r4, #12
 80012fe:	46ba      	mov	sl, r7
 8001300:	0015      	movs	r5, r2
 8001302:	4b06      	ldr	r3, [pc, #24]	; (800131c <__aeabi_ddiv+0x244>)
 8001304:	0b24      	lsrs	r4, r4, #12
 8001306:	e741      	b.n	800118c <__aeabi_ddiv+0xb4>
 8001308:	2480      	movs	r4, #128	; 0x80
 800130a:	4643      	mov	r3, r8
 800130c:	0324      	lsls	r4, r4, #12
 800130e:	431c      	orrs	r4, r3
 8001310:	0324      	lsls	r4, r4, #12
 8001312:	46b2      	mov	sl, r6
 8001314:	4b01      	ldr	r3, [pc, #4]	; (800131c <__aeabi_ddiv+0x244>)
 8001316:	0b24      	lsrs	r4, r4, #12
 8001318:	e738      	b.n	800118c <__aeabi_ddiv+0xb4>
 800131a:	46c0      	nop			; (mov r8, r8)
 800131c:	000007ff 	.word	0x000007ff
 8001320:	fffffc01 	.word	0xfffffc01
 8001324:	08007ef0 	.word	0x08007ef0
 8001328:	fffff801 	.word	0xfffff801
 800132c:	fffffc0d 	.word	0xfffffc0d
 8001330:	000003f3 	.word	0x000003f3
 8001334:	000003ff 	.word	0x000003ff
 8001338:	feffffff 	.word	0xfeffffff
 800133c:	000007fe 	.word	0x000007fe
 8001340:	4544      	cmp	r4, r8
 8001342:	d200      	bcs.n	8001346 <__aeabi_ddiv+0x26e>
 8001344:	e116      	b.n	8001574 <__aeabi_ddiv+0x49c>
 8001346:	d100      	bne.n	800134a <__aeabi_ddiv+0x272>
 8001348:	e111      	b.n	800156e <__aeabi_ddiv+0x496>
 800134a:	2301      	movs	r3, #1
 800134c:	425b      	negs	r3, r3
 800134e:	469c      	mov	ip, r3
 8001350:	002e      	movs	r6, r5
 8001352:	4640      	mov	r0, r8
 8001354:	2500      	movs	r5, #0
 8001356:	44e3      	add	fp, ip
 8001358:	0223      	lsls	r3, r4, #8
 800135a:	0e14      	lsrs	r4, r2, #24
 800135c:	431c      	orrs	r4, r3
 800135e:	0c1b      	lsrs	r3, r3, #16
 8001360:	4699      	mov	r9, r3
 8001362:	0423      	lsls	r3, r4, #16
 8001364:	0c1f      	lsrs	r7, r3, #16
 8001366:	0212      	lsls	r2, r2, #8
 8001368:	4649      	mov	r1, r9
 800136a:	9200      	str	r2, [sp, #0]
 800136c:	9701      	str	r7, [sp, #4]
 800136e:	f7fe ff5b 	bl	8000228 <__aeabi_uidivmod>
 8001372:	0002      	movs	r2, r0
 8001374:	437a      	muls	r2, r7
 8001376:	040b      	lsls	r3, r1, #16
 8001378:	0c31      	lsrs	r1, r6, #16
 800137a:	4680      	mov	r8, r0
 800137c:	4319      	orrs	r1, r3
 800137e:	428a      	cmp	r2, r1
 8001380:	d90b      	bls.n	800139a <__aeabi_ddiv+0x2c2>
 8001382:	2301      	movs	r3, #1
 8001384:	425b      	negs	r3, r3
 8001386:	469c      	mov	ip, r3
 8001388:	1909      	adds	r1, r1, r4
 800138a:	44e0      	add	r8, ip
 800138c:	428c      	cmp	r4, r1
 800138e:	d804      	bhi.n	800139a <__aeabi_ddiv+0x2c2>
 8001390:	428a      	cmp	r2, r1
 8001392:	d902      	bls.n	800139a <__aeabi_ddiv+0x2c2>
 8001394:	1e83      	subs	r3, r0, #2
 8001396:	4698      	mov	r8, r3
 8001398:	1909      	adds	r1, r1, r4
 800139a:	1a88      	subs	r0, r1, r2
 800139c:	4649      	mov	r1, r9
 800139e:	f7fe ff43 	bl	8000228 <__aeabi_uidivmod>
 80013a2:	0409      	lsls	r1, r1, #16
 80013a4:	468c      	mov	ip, r1
 80013a6:	0431      	lsls	r1, r6, #16
 80013a8:	4666      	mov	r6, ip
 80013aa:	9a01      	ldr	r2, [sp, #4]
 80013ac:	0c09      	lsrs	r1, r1, #16
 80013ae:	4342      	muls	r2, r0
 80013b0:	0003      	movs	r3, r0
 80013b2:	4331      	orrs	r1, r6
 80013b4:	428a      	cmp	r2, r1
 80013b6:	d904      	bls.n	80013c2 <__aeabi_ddiv+0x2ea>
 80013b8:	1909      	adds	r1, r1, r4
 80013ba:	3b01      	subs	r3, #1
 80013bc:	428c      	cmp	r4, r1
 80013be:	d800      	bhi.n	80013c2 <__aeabi_ddiv+0x2ea>
 80013c0:	e111      	b.n	80015e6 <__aeabi_ddiv+0x50e>
 80013c2:	1a89      	subs	r1, r1, r2
 80013c4:	4642      	mov	r2, r8
 80013c6:	9e00      	ldr	r6, [sp, #0]
 80013c8:	0412      	lsls	r2, r2, #16
 80013ca:	431a      	orrs	r2, r3
 80013cc:	0c33      	lsrs	r3, r6, #16
 80013ce:	001f      	movs	r7, r3
 80013d0:	0c10      	lsrs	r0, r2, #16
 80013d2:	4690      	mov	r8, r2
 80013d4:	9302      	str	r3, [sp, #8]
 80013d6:	0413      	lsls	r3, r2, #16
 80013d8:	0432      	lsls	r2, r6, #16
 80013da:	0c16      	lsrs	r6, r2, #16
 80013dc:	0032      	movs	r2, r6
 80013de:	0c1b      	lsrs	r3, r3, #16
 80013e0:	435a      	muls	r2, r3
 80013e2:	9603      	str	r6, [sp, #12]
 80013e4:	437b      	muls	r3, r7
 80013e6:	4346      	muls	r6, r0
 80013e8:	4378      	muls	r0, r7
 80013ea:	0c17      	lsrs	r7, r2, #16
 80013ec:	46bc      	mov	ip, r7
 80013ee:	199b      	adds	r3, r3, r6
 80013f0:	4463      	add	r3, ip
 80013f2:	429e      	cmp	r6, r3
 80013f4:	d903      	bls.n	80013fe <__aeabi_ddiv+0x326>
 80013f6:	2680      	movs	r6, #128	; 0x80
 80013f8:	0276      	lsls	r6, r6, #9
 80013fa:	46b4      	mov	ip, r6
 80013fc:	4460      	add	r0, ip
 80013fe:	0c1e      	lsrs	r6, r3, #16
 8001400:	1830      	adds	r0, r6, r0
 8001402:	0416      	lsls	r6, r2, #16
 8001404:	041b      	lsls	r3, r3, #16
 8001406:	0c36      	lsrs	r6, r6, #16
 8001408:	199e      	adds	r6, r3, r6
 800140a:	4281      	cmp	r1, r0
 800140c:	d200      	bcs.n	8001410 <__aeabi_ddiv+0x338>
 800140e:	e09c      	b.n	800154a <__aeabi_ddiv+0x472>
 8001410:	d100      	bne.n	8001414 <__aeabi_ddiv+0x33c>
 8001412:	e097      	b.n	8001544 <__aeabi_ddiv+0x46c>
 8001414:	1bae      	subs	r6, r5, r6
 8001416:	1a09      	subs	r1, r1, r0
 8001418:	42b5      	cmp	r5, r6
 800141a:	4180      	sbcs	r0, r0
 800141c:	4240      	negs	r0, r0
 800141e:	1a08      	subs	r0, r1, r0
 8001420:	4284      	cmp	r4, r0
 8001422:	d100      	bne.n	8001426 <__aeabi_ddiv+0x34e>
 8001424:	e111      	b.n	800164a <__aeabi_ddiv+0x572>
 8001426:	4649      	mov	r1, r9
 8001428:	f7fe fefe 	bl	8000228 <__aeabi_uidivmod>
 800142c:	9a01      	ldr	r2, [sp, #4]
 800142e:	040b      	lsls	r3, r1, #16
 8001430:	4342      	muls	r2, r0
 8001432:	0c31      	lsrs	r1, r6, #16
 8001434:	0005      	movs	r5, r0
 8001436:	4319      	orrs	r1, r3
 8001438:	428a      	cmp	r2, r1
 800143a:	d907      	bls.n	800144c <__aeabi_ddiv+0x374>
 800143c:	1909      	adds	r1, r1, r4
 800143e:	3d01      	subs	r5, #1
 8001440:	428c      	cmp	r4, r1
 8001442:	d803      	bhi.n	800144c <__aeabi_ddiv+0x374>
 8001444:	428a      	cmp	r2, r1
 8001446:	d901      	bls.n	800144c <__aeabi_ddiv+0x374>
 8001448:	1e85      	subs	r5, r0, #2
 800144a:	1909      	adds	r1, r1, r4
 800144c:	1a88      	subs	r0, r1, r2
 800144e:	4649      	mov	r1, r9
 8001450:	f7fe feea 	bl	8000228 <__aeabi_uidivmod>
 8001454:	0409      	lsls	r1, r1, #16
 8001456:	468c      	mov	ip, r1
 8001458:	0431      	lsls	r1, r6, #16
 800145a:	4666      	mov	r6, ip
 800145c:	9a01      	ldr	r2, [sp, #4]
 800145e:	0c09      	lsrs	r1, r1, #16
 8001460:	4342      	muls	r2, r0
 8001462:	0003      	movs	r3, r0
 8001464:	4331      	orrs	r1, r6
 8001466:	428a      	cmp	r2, r1
 8001468:	d907      	bls.n	800147a <__aeabi_ddiv+0x3a2>
 800146a:	1909      	adds	r1, r1, r4
 800146c:	3b01      	subs	r3, #1
 800146e:	428c      	cmp	r4, r1
 8001470:	d803      	bhi.n	800147a <__aeabi_ddiv+0x3a2>
 8001472:	428a      	cmp	r2, r1
 8001474:	d901      	bls.n	800147a <__aeabi_ddiv+0x3a2>
 8001476:	1e83      	subs	r3, r0, #2
 8001478:	1909      	adds	r1, r1, r4
 800147a:	9e03      	ldr	r6, [sp, #12]
 800147c:	1a89      	subs	r1, r1, r2
 800147e:	0032      	movs	r2, r6
 8001480:	042d      	lsls	r5, r5, #16
 8001482:	431d      	orrs	r5, r3
 8001484:	9f02      	ldr	r7, [sp, #8]
 8001486:	042b      	lsls	r3, r5, #16
 8001488:	0c1b      	lsrs	r3, r3, #16
 800148a:	435a      	muls	r2, r3
 800148c:	437b      	muls	r3, r7
 800148e:	469c      	mov	ip, r3
 8001490:	0c28      	lsrs	r0, r5, #16
 8001492:	4346      	muls	r6, r0
 8001494:	0c13      	lsrs	r3, r2, #16
 8001496:	44b4      	add	ip, r6
 8001498:	4463      	add	r3, ip
 800149a:	4378      	muls	r0, r7
 800149c:	429e      	cmp	r6, r3
 800149e:	d903      	bls.n	80014a8 <__aeabi_ddiv+0x3d0>
 80014a0:	2680      	movs	r6, #128	; 0x80
 80014a2:	0276      	lsls	r6, r6, #9
 80014a4:	46b4      	mov	ip, r6
 80014a6:	4460      	add	r0, ip
 80014a8:	0c1e      	lsrs	r6, r3, #16
 80014aa:	0412      	lsls	r2, r2, #16
 80014ac:	041b      	lsls	r3, r3, #16
 80014ae:	0c12      	lsrs	r2, r2, #16
 80014b0:	1830      	adds	r0, r6, r0
 80014b2:	189b      	adds	r3, r3, r2
 80014b4:	4281      	cmp	r1, r0
 80014b6:	d306      	bcc.n	80014c6 <__aeabi_ddiv+0x3ee>
 80014b8:	d002      	beq.n	80014c0 <__aeabi_ddiv+0x3e8>
 80014ba:	2301      	movs	r3, #1
 80014bc:	431d      	orrs	r5, r3
 80014be:	e6ce      	b.n	800125e <__aeabi_ddiv+0x186>
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d100      	bne.n	80014c6 <__aeabi_ddiv+0x3ee>
 80014c4:	e6cb      	b.n	800125e <__aeabi_ddiv+0x186>
 80014c6:	1861      	adds	r1, r4, r1
 80014c8:	1e6e      	subs	r6, r5, #1
 80014ca:	42a1      	cmp	r1, r4
 80014cc:	d200      	bcs.n	80014d0 <__aeabi_ddiv+0x3f8>
 80014ce:	e0a4      	b.n	800161a <__aeabi_ddiv+0x542>
 80014d0:	4281      	cmp	r1, r0
 80014d2:	d200      	bcs.n	80014d6 <__aeabi_ddiv+0x3fe>
 80014d4:	e0c9      	b.n	800166a <__aeabi_ddiv+0x592>
 80014d6:	d100      	bne.n	80014da <__aeabi_ddiv+0x402>
 80014d8:	e0d9      	b.n	800168e <__aeabi_ddiv+0x5b6>
 80014da:	0035      	movs	r5, r6
 80014dc:	e7ed      	b.n	80014ba <__aeabi_ddiv+0x3e2>
 80014de:	2501      	movs	r5, #1
 80014e0:	426d      	negs	r5, r5
 80014e2:	2101      	movs	r1, #1
 80014e4:	1a89      	subs	r1, r1, r2
 80014e6:	2938      	cmp	r1, #56	; 0x38
 80014e8:	dd00      	ble.n	80014ec <__aeabi_ddiv+0x414>
 80014ea:	e64c      	b.n	8001186 <__aeabi_ddiv+0xae>
 80014ec:	291f      	cmp	r1, #31
 80014ee:	dc00      	bgt.n	80014f2 <__aeabi_ddiv+0x41a>
 80014f0:	e07f      	b.n	80015f2 <__aeabi_ddiv+0x51a>
 80014f2:	231f      	movs	r3, #31
 80014f4:	425b      	negs	r3, r3
 80014f6:	1a9a      	subs	r2, r3, r2
 80014f8:	4643      	mov	r3, r8
 80014fa:	40d3      	lsrs	r3, r2
 80014fc:	2920      	cmp	r1, #32
 80014fe:	d004      	beq.n	800150a <__aeabi_ddiv+0x432>
 8001500:	4644      	mov	r4, r8
 8001502:	4a65      	ldr	r2, [pc, #404]	; (8001698 <__aeabi_ddiv+0x5c0>)
 8001504:	445a      	add	r2, fp
 8001506:	4094      	lsls	r4, r2
 8001508:	4325      	orrs	r5, r4
 800150a:	1e6a      	subs	r2, r5, #1
 800150c:	4195      	sbcs	r5, r2
 800150e:	2207      	movs	r2, #7
 8001510:	432b      	orrs	r3, r5
 8001512:	0015      	movs	r5, r2
 8001514:	2400      	movs	r4, #0
 8001516:	401d      	ands	r5, r3
 8001518:	421a      	tst	r2, r3
 800151a:	d100      	bne.n	800151e <__aeabi_ddiv+0x446>
 800151c:	e0a1      	b.n	8001662 <__aeabi_ddiv+0x58a>
 800151e:	220f      	movs	r2, #15
 8001520:	2400      	movs	r4, #0
 8001522:	401a      	ands	r2, r3
 8001524:	2a04      	cmp	r2, #4
 8001526:	d100      	bne.n	800152a <__aeabi_ddiv+0x452>
 8001528:	e098      	b.n	800165c <__aeabi_ddiv+0x584>
 800152a:	1d1a      	adds	r2, r3, #4
 800152c:	429a      	cmp	r2, r3
 800152e:	419b      	sbcs	r3, r3
 8001530:	425b      	negs	r3, r3
 8001532:	18e4      	adds	r4, r4, r3
 8001534:	0013      	movs	r3, r2
 8001536:	0222      	lsls	r2, r4, #8
 8001538:	d400      	bmi.n	800153c <__aeabi_ddiv+0x464>
 800153a:	e08f      	b.n	800165c <__aeabi_ddiv+0x584>
 800153c:	2301      	movs	r3, #1
 800153e:	2400      	movs	r4, #0
 8001540:	2500      	movs	r5, #0
 8001542:	e623      	b.n	800118c <__aeabi_ddiv+0xb4>
 8001544:	42b5      	cmp	r5, r6
 8001546:	d300      	bcc.n	800154a <__aeabi_ddiv+0x472>
 8001548:	e764      	b.n	8001414 <__aeabi_ddiv+0x33c>
 800154a:	4643      	mov	r3, r8
 800154c:	1e5a      	subs	r2, r3, #1
 800154e:	9b00      	ldr	r3, [sp, #0]
 8001550:	469c      	mov	ip, r3
 8001552:	4465      	add	r5, ip
 8001554:	001f      	movs	r7, r3
 8001556:	429d      	cmp	r5, r3
 8001558:	419b      	sbcs	r3, r3
 800155a:	425b      	negs	r3, r3
 800155c:	191b      	adds	r3, r3, r4
 800155e:	18c9      	adds	r1, r1, r3
 8001560:	428c      	cmp	r4, r1
 8001562:	d23a      	bcs.n	80015da <__aeabi_ddiv+0x502>
 8001564:	4288      	cmp	r0, r1
 8001566:	d863      	bhi.n	8001630 <__aeabi_ddiv+0x558>
 8001568:	d060      	beq.n	800162c <__aeabi_ddiv+0x554>
 800156a:	4690      	mov	r8, r2
 800156c:	e752      	b.n	8001414 <__aeabi_ddiv+0x33c>
 800156e:	42aa      	cmp	r2, r5
 8001570:	d900      	bls.n	8001574 <__aeabi_ddiv+0x49c>
 8001572:	e6ea      	b.n	800134a <__aeabi_ddiv+0x272>
 8001574:	4643      	mov	r3, r8
 8001576:	07de      	lsls	r6, r3, #31
 8001578:	0858      	lsrs	r0, r3, #1
 800157a:	086b      	lsrs	r3, r5, #1
 800157c:	431e      	orrs	r6, r3
 800157e:	07ed      	lsls	r5, r5, #31
 8001580:	e6ea      	b.n	8001358 <__aeabi_ddiv+0x280>
 8001582:	4648      	mov	r0, r9
 8001584:	f000 ff5e 	bl	8002444 <__clzsi2>
 8001588:	0001      	movs	r1, r0
 800158a:	0002      	movs	r2, r0
 800158c:	3115      	adds	r1, #21
 800158e:	3220      	adds	r2, #32
 8001590:	291c      	cmp	r1, #28
 8001592:	dc00      	bgt.n	8001596 <__aeabi_ddiv+0x4be>
 8001594:	e61a      	b.n	80011cc <__aeabi_ddiv+0xf4>
 8001596:	464b      	mov	r3, r9
 8001598:	3808      	subs	r0, #8
 800159a:	4083      	lsls	r3, r0
 800159c:	2500      	movs	r5, #0
 800159e:	4698      	mov	r8, r3
 80015a0:	e620      	b.n	80011e4 <__aeabi_ddiv+0x10c>
 80015a2:	f000 ff4f 	bl	8002444 <__clzsi2>
 80015a6:	0003      	movs	r3, r0
 80015a8:	001a      	movs	r2, r3
 80015aa:	3215      	adds	r2, #21
 80015ac:	3020      	adds	r0, #32
 80015ae:	2a1c      	cmp	r2, #28
 80015b0:	dc00      	bgt.n	80015b4 <__aeabi_ddiv+0x4dc>
 80015b2:	e630      	b.n	8001216 <__aeabi_ddiv+0x13e>
 80015b4:	4654      	mov	r4, sl
 80015b6:	3b08      	subs	r3, #8
 80015b8:	2200      	movs	r2, #0
 80015ba:	409c      	lsls	r4, r3
 80015bc:	e635      	b.n	800122a <__aeabi_ddiv+0x152>
 80015be:	230f      	movs	r3, #15
 80015c0:	402b      	ands	r3, r5
 80015c2:	2b04      	cmp	r3, #4
 80015c4:	d100      	bne.n	80015c8 <__aeabi_ddiv+0x4f0>
 80015c6:	e652      	b.n	800126e <__aeabi_ddiv+0x196>
 80015c8:	2305      	movs	r3, #5
 80015ca:	425b      	negs	r3, r3
 80015cc:	42ab      	cmp	r3, r5
 80015ce:	419b      	sbcs	r3, r3
 80015d0:	3504      	adds	r5, #4
 80015d2:	425b      	negs	r3, r3
 80015d4:	08ed      	lsrs	r5, r5, #3
 80015d6:	4498      	add	r8, r3
 80015d8:	e64a      	b.n	8001270 <__aeabi_ddiv+0x198>
 80015da:	428c      	cmp	r4, r1
 80015dc:	d1c5      	bne.n	800156a <__aeabi_ddiv+0x492>
 80015de:	42af      	cmp	r7, r5
 80015e0:	d9c0      	bls.n	8001564 <__aeabi_ddiv+0x48c>
 80015e2:	4690      	mov	r8, r2
 80015e4:	e716      	b.n	8001414 <__aeabi_ddiv+0x33c>
 80015e6:	428a      	cmp	r2, r1
 80015e8:	d800      	bhi.n	80015ec <__aeabi_ddiv+0x514>
 80015ea:	e6ea      	b.n	80013c2 <__aeabi_ddiv+0x2ea>
 80015ec:	1e83      	subs	r3, r0, #2
 80015ee:	1909      	adds	r1, r1, r4
 80015f0:	e6e7      	b.n	80013c2 <__aeabi_ddiv+0x2ea>
 80015f2:	4a2a      	ldr	r2, [pc, #168]	; (800169c <__aeabi_ddiv+0x5c4>)
 80015f4:	0028      	movs	r0, r5
 80015f6:	445a      	add	r2, fp
 80015f8:	4643      	mov	r3, r8
 80015fa:	4095      	lsls	r5, r2
 80015fc:	4093      	lsls	r3, r2
 80015fe:	40c8      	lsrs	r0, r1
 8001600:	1e6a      	subs	r2, r5, #1
 8001602:	4195      	sbcs	r5, r2
 8001604:	4644      	mov	r4, r8
 8001606:	4303      	orrs	r3, r0
 8001608:	432b      	orrs	r3, r5
 800160a:	40cc      	lsrs	r4, r1
 800160c:	075a      	lsls	r2, r3, #29
 800160e:	d092      	beq.n	8001536 <__aeabi_ddiv+0x45e>
 8001610:	220f      	movs	r2, #15
 8001612:	401a      	ands	r2, r3
 8001614:	2a04      	cmp	r2, #4
 8001616:	d188      	bne.n	800152a <__aeabi_ddiv+0x452>
 8001618:	e78d      	b.n	8001536 <__aeabi_ddiv+0x45e>
 800161a:	0035      	movs	r5, r6
 800161c:	4281      	cmp	r1, r0
 800161e:	d000      	beq.n	8001622 <__aeabi_ddiv+0x54a>
 8001620:	e74b      	b.n	80014ba <__aeabi_ddiv+0x3e2>
 8001622:	9a00      	ldr	r2, [sp, #0]
 8001624:	4293      	cmp	r3, r2
 8001626:	d000      	beq.n	800162a <__aeabi_ddiv+0x552>
 8001628:	e747      	b.n	80014ba <__aeabi_ddiv+0x3e2>
 800162a:	e618      	b.n	800125e <__aeabi_ddiv+0x186>
 800162c:	42ae      	cmp	r6, r5
 800162e:	d99c      	bls.n	800156a <__aeabi_ddiv+0x492>
 8001630:	2302      	movs	r3, #2
 8001632:	425b      	negs	r3, r3
 8001634:	469c      	mov	ip, r3
 8001636:	9b00      	ldr	r3, [sp, #0]
 8001638:	44e0      	add	r8, ip
 800163a:	469c      	mov	ip, r3
 800163c:	4465      	add	r5, ip
 800163e:	429d      	cmp	r5, r3
 8001640:	419b      	sbcs	r3, r3
 8001642:	425b      	negs	r3, r3
 8001644:	191b      	adds	r3, r3, r4
 8001646:	18c9      	adds	r1, r1, r3
 8001648:	e6e4      	b.n	8001414 <__aeabi_ddiv+0x33c>
 800164a:	4a15      	ldr	r2, [pc, #84]	; (80016a0 <__aeabi_ddiv+0x5c8>)
 800164c:	445a      	add	r2, fp
 800164e:	2a00      	cmp	r2, #0
 8001650:	dc00      	bgt.n	8001654 <__aeabi_ddiv+0x57c>
 8001652:	e744      	b.n	80014de <__aeabi_ddiv+0x406>
 8001654:	2301      	movs	r3, #1
 8001656:	2500      	movs	r5, #0
 8001658:	4498      	add	r8, r3
 800165a:	e609      	b.n	8001270 <__aeabi_ddiv+0x198>
 800165c:	0765      	lsls	r5, r4, #29
 800165e:	0264      	lsls	r4, r4, #9
 8001660:	0b24      	lsrs	r4, r4, #12
 8001662:	08db      	lsrs	r3, r3, #3
 8001664:	431d      	orrs	r5, r3
 8001666:	2300      	movs	r3, #0
 8001668:	e590      	b.n	800118c <__aeabi_ddiv+0xb4>
 800166a:	9e00      	ldr	r6, [sp, #0]
 800166c:	3d02      	subs	r5, #2
 800166e:	0072      	lsls	r2, r6, #1
 8001670:	42b2      	cmp	r2, r6
 8001672:	41bf      	sbcs	r7, r7
 8001674:	427f      	negs	r7, r7
 8001676:	193c      	adds	r4, r7, r4
 8001678:	1909      	adds	r1, r1, r4
 800167a:	9200      	str	r2, [sp, #0]
 800167c:	e7ce      	b.n	800161c <__aeabi_ddiv+0x544>
 800167e:	2480      	movs	r4, #128	; 0x80
 8001680:	4643      	mov	r3, r8
 8001682:	0324      	lsls	r4, r4, #12
 8001684:	431c      	orrs	r4, r3
 8001686:	0324      	lsls	r4, r4, #12
 8001688:	4b06      	ldr	r3, [pc, #24]	; (80016a4 <__aeabi_ddiv+0x5cc>)
 800168a:	0b24      	lsrs	r4, r4, #12
 800168c:	e57e      	b.n	800118c <__aeabi_ddiv+0xb4>
 800168e:	9a00      	ldr	r2, [sp, #0]
 8001690:	429a      	cmp	r2, r3
 8001692:	d3ea      	bcc.n	800166a <__aeabi_ddiv+0x592>
 8001694:	0035      	movs	r5, r6
 8001696:	e7c4      	b.n	8001622 <__aeabi_ddiv+0x54a>
 8001698:	0000043e 	.word	0x0000043e
 800169c:	0000041e 	.word	0x0000041e
 80016a0:	000003ff 	.word	0x000003ff
 80016a4:	000007ff 	.word	0x000007ff

080016a8 <__aeabi_dmul>:
 80016a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016aa:	4657      	mov	r7, sl
 80016ac:	464e      	mov	r6, r9
 80016ae:	4645      	mov	r5, r8
 80016b0:	46de      	mov	lr, fp
 80016b2:	b5e0      	push	{r5, r6, r7, lr}
 80016b4:	4698      	mov	r8, r3
 80016b6:	030c      	lsls	r4, r1, #12
 80016b8:	004b      	lsls	r3, r1, #1
 80016ba:	0006      	movs	r6, r0
 80016bc:	4692      	mov	sl, r2
 80016be:	b087      	sub	sp, #28
 80016c0:	0b24      	lsrs	r4, r4, #12
 80016c2:	0d5b      	lsrs	r3, r3, #21
 80016c4:	0fcf      	lsrs	r7, r1, #31
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d06c      	beq.n	80017a4 <__aeabi_dmul+0xfc>
 80016ca:	4add      	ldr	r2, [pc, #884]	; (8001a40 <__aeabi_dmul+0x398>)
 80016cc:	4293      	cmp	r3, r2
 80016ce:	d100      	bne.n	80016d2 <__aeabi_dmul+0x2a>
 80016d0:	e086      	b.n	80017e0 <__aeabi_dmul+0x138>
 80016d2:	0f42      	lsrs	r2, r0, #29
 80016d4:	00e4      	lsls	r4, r4, #3
 80016d6:	4314      	orrs	r4, r2
 80016d8:	2280      	movs	r2, #128	; 0x80
 80016da:	0412      	lsls	r2, r2, #16
 80016dc:	4314      	orrs	r4, r2
 80016de:	4ad9      	ldr	r2, [pc, #868]	; (8001a44 <__aeabi_dmul+0x39c>)
 80016e0:	00c5      	lsls	r5, r0, #3
 80016e2:	4694      	mov	ip, r2
 80016e4:	4463      	add	r3, ip
 80016e6:	9300      	str	r3, [sp, #0]
 80016e8:	2300      	movs	r3, #0
 80016ea:	4699      	mov	r9, r3
 80016ec:	469b      	mov	fp, r3
 80016ee:	4643      	mov	r3, r8
 80016f0:	4642      	mov	r2, r8
 80016f2:	031e      	lsls	r6, r3, #12
 80016f4:	0fd2      	lsrs	r2, r2, #31
 80016f6:	005b      	lsls	r3, r3, #1
 80016f8:	4650      	mov	r0, sl
 80016fa:	4690      	mov	r8, r2
 80016fc:	0b36      	lsrs	r6, r6, #12
 80016fe:	0d5b      	lsrs	r3, r3, #21
 8001700:	d100      	bne.n	8001704 <__aeabi_dmul+0x5c>
 8001702:	e078      	b.n	80017f6 <__aeabi_dmul+0x14e>
 8001704:	4ace      	ldr	r2, [pc, #824]	; (8001a40 <__aeabi_dmul+0x398>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d01d      	beq.n	8001746 <__aeabi_dmul+0x9e>
 800170a:	49ce      	ldr	r1, [pc, #824]	; (8001a44 <__aeabi_dmul+0x39c>)
 800170c:	0f42      	lsrs	r2, r0, #29
 800170e:	468c      	mov	ip, r1
 8001710:	9900      	ldr	r1, [sp, #0]
 8001712:	4463      	add	r3, ip
 8001714:	00f6      	lsls	r6, r6, #3
 8001716:	468c      	mov	ip, r1
 8001718:	4316      	orrs	r6, r2
 800171a:	2280      	movs	r2, #128	; 0x80
 800171c:	449c      	add	ip, r3
 800171e:	0412      	lsls	r2, r2, #16
 8001720:	4663      	mov	r3, ip
 8001722:	4316      	orrs	r6, r2
 8001724:	00c2      	lsls	r2, r0, #3
 8001726:	2000      	movs	r0, #0
 8001728:	9300      	str	r3, [sp, #0]
 800172a:	9900      	ldr	r1, [sp, #0]
 800172c:	4643      	mov	r3, r8
 800172e:	3101      	adds	r1, #1
 8001730:	468c      	mov	ip, r1
 8001732:	4649      	mov	r1, r9
 8001734:	407b      	eors	r3, r7
 8001736:	9301      	str	r3, [sp, #4]
 8001738:	290f      	cmp	r1, #15
 800173a:	d900      	bls.n	800173e <__aeabi_dmul+0x96>
 800173c:	e07e      	b.n	800183c <__aeabi_dmul+0x194>
 800173e:	4bc2      	ldr	r3, [pc, #776]	; (8001a48 <__aeabi_dmul+0x3a0>)
 8001740:	0089      	lsls	r1, r1, #2
 8001742:	5859      	ldr	r1, [r3, r1]
 8001744:	468f      	mov	pc, r1
 8001746:	4652      	mov	r2, sl
 8001748:	9b00      	ldr	r3, [sp, #0]
 800174a:	4332      	orrs	r2, r6
 800174c:	d000      	beq.n	8001750 <__aeabi_dmul+0xa8>
 800174e:	e156      	b.n	80019fe <__aeabi_dmul+0x356>
 8001750:	49bb      	ldr	r1, [pc, #748]	; (8001a40 <__aeabi_dmul+0x398>)
 8001752:	2600      	movs	r6, #0
 8001754:	468c      	mov	ip, r1
 8001756:	4463      	add	r3, ip
 8001758:	4649      	mov	r1, r9
 800175a:	9300      	str	r3, [sp, #0]
 800175c:	2302      	movs	r3, #2
 800175e:	4319      	orrs	r1, r3
 8001760:	4689      	mov	r9, r1
 8001762:	2002      	movs	r0, #2
 8001764:	e7e1      	b.n	800172a <__aeabi_dmul+0x82>
 8001766:	4643      	mov	r3, r8
 8001768:	9301      	str	r3, [sp, #4]
 800176a:	0034      	movs	r4, r6
 800176c:	0015      	movs	r5, r2
 800176e:	4683      	mov	fp, r0
 8001770:	465b      	mov	r3, fp
 8001772:	2b02      	cmp	r3, #2
 8001774:	d05e      	beq.n	8001834 <__aeabi_dmul+0x18c>
 8001776:	2b03      	cmp	r3, #3
 8001778:	d100      	bne.n	800177c <__aeabi_dmul+0xd4>
 800177a:	e1f3      	b.n	8001b64 <__aeabi_dmul+0x4bc>
 800177c:	2b01      	cmp	r3, #1
 800177e:	d000      	beq.n	8001782 <__aeabi_dmul+0xda>
 8001780:	e118      	b.n	80019b4 <__aeabi_dmul+0x30c>
 8001782:	2200      	movs	r2, #0
 8001784:	2400      	movs	r4, #0
 8001786:	2500      	movs	r5, #0
 8001788:	9b01      	ldr	r3, [sp, #4]
 800178a:	0512      	lsls	r2, r2, #20
 800178c:	4322      	orrs	r2, r4
 800178e:	07db      	lsls	r3, r3, #31
 8001790:	431a      	orrs	r2, r3
 8001792:	0028      	movs	r0, r5
 8001794:	0011      	movs	r1, r2
 8001796:	b007      	add	sp, #28
 8001798:	bcf0      	pop	{r4, r5, r6, r7}
 800179a:	46bb      	mov	fp, r7
 800179c:	46b2      	mov	sl, r6
 800179e:	46a9      	mov	r9, r5
 80017a0:	46a0      	mov	r8, r4
 80017a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017a4:	0025      	movs	r5, r4
 80017a6:	4305      	orrs	r5, r0
 80017a8:	d100      	bne.n	80017ac <__aeabi_dmul+0x104>
 80017aa:	e141      	b.n	8001a30 <__aeabi_dmul+0x388>
 80017ac:	2c00      	cmp	r4, #0
 80017ae:	d100      	bne.n	80017b2 <__aeabi_dmul+0x10a>
 80017b0:	e1ad      	b.n	8001b0e <__aeabi_dmul+0x466>
 80017b2:	0020      	movs	r0, r4
 80017b4:	f000 fe46 	bl	8002444 <__clzsi2>
 80017b8:	0001      	movs	r1, r0
 80017ba:	0002      	movs	r2, r0
 80017bc:	390b      	subs	r1, #11
 80017be:	231d      	movs	r3, #29
 80017c0:	0010      	movs	r0, r2
 80017c2:	1a5b      	subs	r3, r3, r1
 80017c4:	0031      	movs	r1, r6
 80017c6:	0035      	movs	r5, r6
 80017c8:	3808      	subs	r0, #8
 80017ca:	4084      	lsls	r4, r0
 80017cc:	40d9      	lsrs	r1, r3
 80017ce:	4085      	lsls	r5, r0
 80017d0:	430c      	orrs	r4, r1
 80017d2:	489e      	ldr	r0, [pc, #632]	; (8001a4c <__aeabi_dmul+0x3a4>)
 80017d4:	1a83      	subs	r3, r0, r2
 80017d6:	9300      	str	r3, [sp, #0]
 80017d8:	2300      	movs	r3, #0
 80017da:	4699      	mov	r9, r3
 80017dc:	469b      	mov	fp, r3
 80017de:	e786      	b.n	80016ee <__aeabi_dmul+0x46>
 80017e0:	0005      	movs	r5, r0
 80017e2:	4325      	orrs	r5, r4
 80017e4:	d000      	beq.n	80017e8 <__aeabi_dmul+0x140>
 80017e6:	e11c      	b.n	8001a22 <__aeabi_dmul+0x37a>
 80017e8:	2208      	movs	r2, #8
 80017ea:	9300      	str	r3, [sp, #0]
 80017ec:	2302      	movs	r3, #2
 80017ee:	2400      	movs	r4, #0
 80017f0:	4691      	mov	r9, r2
 80017f2:	469b      	mov	fp, r3
 80017f4:	e77b      	b.n	80016ee <__aeabi_dmul+0x46>
 80017f6:	4652      	mov	r2, sl
 80017f8:	4332      	orrs	r2, r6
 80017fa:	d100      	bne.n	80017fe <__aeabi_dmul+0x156>
 80017fc:	e10a      	b.n	8001a14 <__aeabi_dmul+0x36c>
 80017fe:	2e00      	cmp	r6, #0
 8001800:	d100      	bne.n	8001804 <__aeabi_dmul+0x15c>
 8001802:	e176      	b.n	8001af2 <__aeabi_dmul+0x44a>
 8001804:	0030      	movs	r0, r6
 8001806:	f000 fe1d 	bl	8002444 <__clzsi2>
 800180a:	0002      	movs	r2, r0
 800180c:	3a0b      	subs	r2, #11
 800180e:	231d      	movs	r3, #29
 8001810:	0001      	movs	r1, r0
 8001812:	1a9b      	subs	r3, r3, r2
 8001814:	4652      	mov	r2, sl
 8001816:	3908      	subs	r1, #8
 8001818:	40da      	lsrs	r2, r3
 800181a:	408e      	lsls	r6, r1
 800181c:	4316      	orrs	r6, r2
 800181e:	4652      	mov	r2, sl
 8001820:	408a      	lsls	r2, r1
 8001822:	9b00      	ldr	r3, [sp, #0]
 8001824:	4989      	ldr	r1, [pc, #548]	; (8001a4c <__aeabi_dmul+0x3a4>)
 8001826:	1a18      	subs	r0, r3, r0
 8001828:	0003      	movs	r3, r0
 800182a:	468c      	mov	ip, r1
 800182c:	4463      	add	r3, ip
 800182e:	2000      	movs	r0, #0
 8001830:	9300      	str	r3, [sp, #0]
 8001832:	e77a      	b.n	800172a <__aeabi_dmul+0x82>
 8001834:	2400      	movs	r4, #0
 8001836:	2500      	movs	r5, #0
 8001838:	4a81      	ldr	r2, [pc, #516]	; (8001a40 <__aeabi_dmul+0x398>)
 800183a:	e7a5      	b.n	8001788 <__aeabi_dmul+0xe0>
 800183c:	0c2f      	lsrs	r7, r5, #16
 800183e:	042d      	lsls	r5, r5, #16
 8001840:	0c2d      	lsrs	r5, r5, #16
 8001842:	002b      	movs	r3, r5
 8001844:	0c11      	lsrs	r1, r2, #16
 8001846:	0412      	lsls	r2, r2, #16
 8001848:	0c12      	lsrs	r2, r2, #16
 800184a:	4353      	muls	r3, r2
 800184c:	4698      	mov	r8, r3
 800184e:	0013      	movs	r3, r2
 8001850:	0028      	movs	r0, r5
 8001852:	437b      	muls	r3, r7
 8001854:	4699      	mov	r9, r3
 8001856:	4348      	muls	r0, r1
 8001858:	4448      	add	r0, r9
 800185a:	4683      	mov	fp, r0
 800185c:	4640      	mov	r0, r8
 800185e:	000b      	movs	r3, r1
 8001860:	0c00      	lsrs	r0, r0, #16
 8001862:	4682      	mov	sl, r0
 8001864:	4658      	mov	r0, fp
 8001866:	437b      	muls	r3, r7
 8001868:	4450      	add	r0, sl
 800186a:	9302      	str	r3, [sp, #8]
 800186c:	4581      	cmp	r9, r0
 800186e:	d906      	bls.n	800187e <__aeabi_dmul+0x1d6>
 8001870:	469a      	mov	sl, r3
 8001872:	2380      	movs	r3, #128	; 0x80
 8001874:	025b      	lsls	r3, r3, #9
 8001876:	4699      	mov	r9, r3
 8001878:	44ca      	add	sl, r9
 800187a:	4653      	mov	r3, sl
 800187c:	9302      	str	r3, [sp, #8]
 800187e:	0c03      	lsrs	r3, r0, #16
 8001880:	469b      	mov	fp, r3
 8001882:	4643      	mov	r3, r8
 8001884:	041b      	lsls	r3, r3, #16
 8001886:	0400      	lsls	r0, r0, #16
 8001888:	0c1b      	lsrs	r3, r3, #16
 800188a:	4698      	mov	r8, r3
 800188c:	0003      	movs	r3, r0
 800188e:	4443      	add	r3, r8
 8001890:	9304      	str	r3, [sp, #16]
 8001892:	0c33      	lsrs	r3, r6, #16
 8001894:	4699      	mov	r9, r3
 8001896:	002b      	movs	r3, r5
 8001898:	0436      	lsls	r6, r6, #16
 800189a:	0c36      	lsrs	r6, r6, #16
 800189c:	4373      	muls	r3, r6
 800189e:	4698      	mov	r8, r3
 80018a0:	0033      	movs	r3, r6
 80018a2:	437b      	muls	r3, r7
 80018a4:	469a      	mov	sl, r3
 80018a6:	464b      	mov	r3, r9
 80018a8:	435d      	muls	r5, r3
 80018aa:	435f      	muls	r7, r3
 80018ac:	4643      	mov	r3, r8
 80018ae:	4455      	add	r5, sl
 80018b0:	0c18      	lsrs	r0, r3, #16
 80018b2:	1940      	adds	r0, r0, r5
 80018b4:	4582      	cmp	sl, r0
 80018b6:	d903      	bls.n	80018c0 <__aeabi_dmul+0x218>
 80018b8:	2380      	movs	r3, #128	; 0x80
 80018ba:	025b      	lsls	r3, r3, #9
 80018bc:	469a      	mov	sl, r3
 80018be:	4457      	add	r7, sl
 80018c0:	0c05      	lsrs	r5, r0, #16
 80018c2:	19eb      	adds	r3, r5, r7
 80018c4:	9305      	str	r3, [sp, #20]
 80018c6:	4643      	mov	r3, r8
 80018c8:	041d      	lsls	r5, r3, #16
 80018ca:	0c2d      	lsrs	r5, r5, #16
 80018cc:	0400      	lsls	r0, r0, #16
 80018ce:	1940      	adds	r0, r0, r5
 80018d0:	0c25      	lsrs	r5, r4, #16
 80018d2:	0424      	lsls	r4, r4, #16
 80018d4:	0c24      	lsrs	r4, r4, #16
 80018d6:	0027      	movs	r7, r4
 80018d8:	4357      	muls	r7, r2
 80018da:	436a      	muls	r2, r5
 80018dc:	4690      	mov	r8, r2
 80018de:	002a      	movs	r2, r5
 80018e0:	0c3b      	lsrs	r3, r7, #16
 80018e2:	469a      	mov	sl, r3
 80018e4:	434a      	muls	r2, r1
 80018e6:	4361      	muls	r1, r4
 80018e8:	4441      	add	r1, r8
 80018ea:	4451      	add	r1, sl
 80018ec:	4483      	add	fp, r0
 80018ee:	4588      	cmp	r8, r1
 80018f0:	d903      	bls.n	80018fa <__aeabi_dmul+0x252>
 80018f2:	2380      	movs	r3, #128	; 0x80
 80018f4:	025b      	lsls	r3, r3, #9
 80018f6:	4698      	mov	r8, r3
 80018f8:	4442      	add	r2, r8
 80018fa:	043f      	lsls	r7, r7, #16
 80018fc:	0c0b      	lsrs	r3, r1, #16
 80018fe:	0c3f      	lsrs	r7, r7, #16
 8001900:	0409      	lsls	r1, r1, #16
 8001902:	19c9      	adds	r1, r1, r7
 8001904:	0027      	movs	r7, r4
 8001906:	4698      	mov	r8, r3
 8001908:	464b      	mov	r3, r9
 800190a:	4377      	muls	r7, r6
 800190c:	435c      	muls	r4, r3
 800190e:	436e      	muls	r6, r5
 8001910:	435d      	muls	r5, r3
 8001912:	0c3b      	lsrs	r3, r7, #16
 8001914:	4699      	mov	r9, r3
 8001916:	19a4      	adds	r4, r4, r6
 8001918:	444c      	add	r4, r9
 800191a:	4442      	add	r2, r8
 800191c:	9503      	str	r5, [sp, #12]
 800191e:	42a6      	cmp	r6, r4
 8001920:	d904      	bls.n	800192c <__aeabi_dmul+0x284>
 8001922:	2380      	movs	r3, #128	; 0x80
 8001924:	025b      	lsls	r3, r3, #9
 8001926:	4698      	mov	r8, r3
 8001928:	4445      	add	r5, r8
 800192a:	9503      	str	r5, [sp, #12]
 800192c:	9b02      	ldr	r3, [sp, #8]
 800192e:	043f      	lsls	r7, r7, #16
 8001930:	445b      	add	r3, fp
 8001932:	001e      	movs	r6, r3
 8001934:	4283      	cmp	r3, r0
 8001936:	4180      	sbcs	r0, r0
 8001938:	0423      	lsls	r3, r4, #16
 800193a:	4698      	mov	r8, r3
 800193c:	9b05      	ldr	r3, [sp, #20]
 800193e:	0c3f      	lsrs	r7, r7, #16
 8001940:	4447      	add	r7, r8
 8001942:	4698      	mov	r8, r3
 8001944:	1876      	adds	r6, r6, r1
 8001946:	428e      	cmp	r6, r1
 8001948:	4189      	sbcs	r1, r1
 800194a:	4447      	add	r7, r8
 800194c:	4240      	negs	r0, r0
 800194e:	183d      	adds	r5, r7, r0
 8001950:	46a8      	mov	r8, r5
 8001952:	4693      	mov	fp, r2
 8001954:	4249      	negs	r1, r1
 8001956:	468a      	mov	sl, r1
 8001958:	44c3      	add	fp, r8
 800195a:	429f      	cmp	r7, r3
 800195c:	41bf      	sbcs	r7, r7
 800195e:	4580      	cmp	r8, r0
 8001960:	4180      	sbcs	r0, r0
 8001962:	9b03      	ldr	r3, [sp, #12]
 8001964:	44da      	add	sl, fp
 8001966:	4698      	mov	r8, r3
 8001968:	4653      	mov	r3, sl
 800196a:	4240      	negs	r0, r0
 800196c:	427f      	negs	r7, r7
 800196e:	4307      	orrs	r7, r0
 8001970:	0c24      	lsrs	r4, r4, #16
 8001972:	4593      	cmp	fp, r2
 8001974:	4192      	sbcs	r2, r2
 8001976:	458a      	cmp	sl, r1
 8001978:	4189      	sbcs	r1, r1
 800197a:	193f      	adds	r7, r7, r4
 800197c:	0ddc      	lsrs	r4, r3, #23
 800197e:	9b04      	ldr	r3, [sp, #16]
 8001980:	0275      	lsls	r5, r6, #9
 8001982:	431d      	orrs	r5, r3
 8001984:	1e68      	subs	r0, r5, #1
 8001986:	4185      	sbcs	r5, r0
 8001988:	4653      	mov	r3, sl
 800198a:	4252      	negs	r2, r2
 800198c:	4249      	negs	r1, r1
 800198e:	430a      	orrs	r2, r1
 8001990:	18bf      	adds	r7, r7, r2
 8001992:	4447      	add	r7, r8
 8001994:	0df6      	lsrs	r6, r6, #23
 8001996:	027f      	lsls	r7, r7, #9
 8001998:	4335      	orrs	r5, r6
 800199a:	025a      	lsls	r2, r3, #9
 800199c:	433c      	orrs	r4, r7
 800199e:	4315      	orrs	r5, r2
 80019a0:	01fb      	lsls	r3, r7, #7
 80019a2:	d400      	bmi.n	80019a6 <__aeabi_dmul+0x2fe>
 80019a4:	e0c1      	b.n	8001b2a <__aeabi_dmul+0x482>
 80019a6:	2101      	movs	r1, #1
 80019a8:	086a      	lsrs	r2, r5, #1
 80019aa:	400d      	ands	r5, r1
 80019ac:	4315      	orrs	r5, r2
 80019ae:	07e2      	lsls	r2, r4, #31
 80019b0:	4315      	orrs	r5, r2
 80019b2:	0864      	lsrs	r4, r4, #1
 80019b4:	4926      	ldr	r1, [pc, #152]	; (8001a50 <__aeabi_dmul+0x3a8>)
 80019b6:	4461      	add	r1, ip
 80019b8:	2900      	cmp	r1, #0
 80019ba:	dd56      	ble.n	8001a6a <__aeabi_dmul+0x3c2>
 80019bc:	076b      	lsls	r3, r5, #29
 80019be:	d009      	beq.n	80019d4 <__aeabi_dmul+0x32c>
 80019c0:	220f      	movs	r2, #15
 80019c2:	402a      	ands	r2, r5
 80019c4:	2a04      	cmp	r2, #4
 80019c6:	d005      	beq.n	80019d4 <__aeabi_dmul+0x32c>
 80019c8:	1d2a      	adds	r2, r5, #4
 80019ca:	42aa      	cmp	r2, r5
 80019cc:	41ad      	sbcs	r5, r5
 80019ce:	426d      	negs	r5, r5
 80019d0:	1964      	adds	r4, r4, r5
 80019d2:	0015      	movs	r5, r2
 80019d4:	01e3      	lsls	r3, r4, #7
 80019d6:	d504      	bpl.n	80019e2 <__aeabi_dmul+0x33a>
 80019d8:	2180      	movs	r1, #128	; 0x80
 80019da:	4a1e      	ldr	r2, [pc, #120]	; (8001a54 <__aeabi_dmul+0x3ac>)
 80019dc:	00c9      	lsls	r1, r1, #3
 80019de:	4014      	ands	r4, r2
 80019e0:	4461      	add	r1, ip
 80019e2:	4a1d      	ldr	r2, [pc, #116]	; (8001a58 <__aeabi_dmul+0x3b0>)
 80019e4:	4291      	cmp	r1, r2
 80019e6:	dd00      	ble.n	80019ea <__aeabi_dmul+0x342>
 80019e8:	e724      	b.n	8001834 <__aeabi_dmul+0x18c>
 80019ea:	0762      	lsls	r2, r4, #29
 80019ec:	08ed      	lsrs	r5, r5, #3
 80019ee:	0264      	lsls	r4, r4, #9
 80019f0:	0549      	lsls	r1, r1, #21
 80019f2:	4315      	orrs	r5, r2
 80019f4:	0b24      	lsrs	r4, r4, #12
 80019f6:	0d4a      	lsrs	r2, r1, #21
 80019f8:	e6c6      	b.n	8001788 <__aeabi_dmul+0xe0>
 80019fa:	9701      	str	r7, [sp, #4]
 80019fc:	e6b8      	b.n	8001770 <__aeabi_dmul+0xc8>
 80019fe:	4a10      	ldr	r2, [pc, #64]	; (8001a40 <__aeabi_dmul+0x398>)
 8001a00:	2003      	movs	r0, #3
 8001a02:	4694      	mov	ip, r2
 8001a04:	4463      	add	r3, ip
 8001a06:	464a      	mov	r2, r9
 8001a08:	9300      	str	r3, [sp, #0]
 8001a0a:	2303      	movs	r3, #3
 8001a0c:	431a      	orrs	r2, r3
 8001a0e:	4691      	mov	r9, r2
 8001a10:	4652      	mov	r2, sl
 8001a12:	e68a      	b.n	800172a <__aeabi_dmul+0x82>
 8001a14:	4649      	mov	r1, r9
 8001a16:	2301      	movs	r3, #1
 8001a18:	4319      	orrs	r1, r3
 8001a1a:	4689      	mov	r9, r1
 8001a1c:	2600      	movs	r6, #0
 8001a1e:	2001      	movs	r0, #1
 8001a20:	e683      	b.n	800172a <__aeabi_dmul+0x82>
 8001a22:	220c      	movs	r2, #12
 8001a24:	9300      	str	r3, [sp, #0]
 8001a26:	2303      	movs	r3, #3
 8001a28:	0005      	movs	r5, r0
 8001a2a:	4691      	mov	r9, r2
 8001a2c:	469b      	mov	fp, r3
 8001a2e:	e65e      	b.n	80016ee <__aeabi_dmul+0x46>
 8001a30:	2304      	movs	r3, #4
 8001a32:	4699      	mov	r9, r3
 8001a34:	2300      	movs	r3, #0
 8001a36:	9300      	str	r3, [sp, #0]
 8001a38:	3301      	adds	r3, #1
 8001a3a:	2400      	movs	r4, #0
 8001a3c:	469b      	mov	fp, r3
 8001a3e:	e656      	b.n	80016ee <__aeabi_dmul+0x46>
 8001a40:	000007ff 	.word	0x000007ff
 8001a44:	fffffc01 	.word	0xfffffc01
 8001a48:	08007f30 	.word	0x08007f30
 8001a4c:	fffffc0d 	.word	0xfffffc0d
 8001a50:	000003ff 	.word	0x000003ff
 8001a54:	feffffff 	.word	0xfeffffff
 8001a58:	000007fe 	.word	0x000007fe
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	2480      	movs	r4, #128	; 0x80
 8001a60:	2500      	movs	r5, #0
 8001a62:	4a44      	ldr	r2, [pc, #272]	; (8001b74 <__aeabi_dmul+0x4cc>)
 8001a64:	9301      	str	r3, [sp, #4]
 8001a66:	0324      	lsls	r4, r4, #12
 8001a68:	e68e      	b.n	8001788 <__aeabi_dmul+0xe0>
 8001a6a:	2001      	movs	r0, #1
 8001a6c:	1a40      	subs	r0, r0, r1
 8001a6e:	2838      	cmp	r0, #56	; 0x38
 8001a70:	dd00      	ble.n	8001a74 <__aeabi_dmul+0x3cc>
 8001a72:	e686      	b.n	8001782 <__aeabi_dmul+0xda>
 8001a74:	281f      	cmp	r0, #31
 8001a76:	dd5b      	ble.n	8001b30 <__aeabi_dmul+0x488>
 8001a78:	221f      	movs	r2, #31
 8001a7a:	0023      	movs	r3, r4
 8001a7c:	4252      	negs	r2, r2
 8001a7e:	1a51      	subs	r1, r2, r1
 8001a80:	40cb      	lsrs	r3, r1
 8001a82:	0019      	movs	r1, r3
 8001a84:	2820      	cmp	r0, #32
 8001a86:	d003      	beq.n	8001a90 <__aeabi_dmul+0x3e8>
 8001a88:	4a3b      	ldr	r2, [pc, #236]	; (8001b78 <__aeabi_dmul+0x4d0>)
 8001a8a:	4462      	add	r2, ip
 8001a8c:	4094      	lsls	r4, r2
 8001a8e:	4325      	orrs	r5, r4
 8001a90:	1e6a      	subs	r2, r5, #1
 8001a92:	4195      	sbcs	r5, r2
 8001a94:	002a      	movs	r2, r5
 8001a96:	430a      	orrs	r2, r1
 8001a98:	2107      	movs	r1, #7
 8001a9a:	000d      	movs	r5, r1
 8001a9c:	2400      	movs	r4, #0
 8001a9e:	4015      	ands	r5, r2
 8001aa0:	4211      	tst	r1, r2
 8001aa2:	d05b      	beq.n	8001b5c <__aeabi_dmul+0x4b4>
 8001aa4:	210f      	movs	r1, #15
 8001aa6:	2400      	movs	r4, #0
 8001aa8:	4011      	ands	r1, r2
 8001aaa:	2904      	cmp	r1, #4
 8001aac:	d053      	beq.n	8001b56 <__aeabi_dmul+0x4ae>
 8001aae:	1d11      	adds	r1, r2, #4
 8001ab0:	4291      	cmp	r1, r2
 8001ab2:	4192      	sbcs	r2, r2
 8001ab4:	4252      	negs	r2, r2
 8001ab6:	18a4      	adds	r4, r4, r2
 8001ab8:	000a      	movs	r2, r1
 8001aba:	0223      	lsls	r3, r4, #8
 8001abc:	d54b      	bpl.n	8001b56 <__aeabi_dmul+0x4ae>
 8001abe:	2201      	movs	r2, #1
 8001ac0:	2400      	movs	r4, #0
 8001ac2:	2500      	movs	r5, #0
 8001ac4:	e660      	b.n	8001788 <__aeabi_dmul+0xe0>
 8001ac6:	2380      	movs	r3, #128	; 0x80
 8001ac8:	031b      	lsls	r3, r3, #12
 8001aca:	421c      	tst	r4, r3
 8001acc:	d009      	beq.n	8001ae2 <__aeabi_dmul+0x43a>
 8001ace:	421e      	tst	r6, r3
 8001ad0:	d107      	bne.n	8001ae2 <__aeabi_dmul+0x43a>
 8001ad2:	4333      	orrs	r3, r6
 8001ad4:	031c      	lsls	r4, r3, #12
 8001ad6:	4643      	mov	r3, r8
 8001ad8:	0015      	movs	r5, r2
 8001ada:	0b24      	lsrs	r4, r4, #12
 8001adc:	4a25      	ldr	r2, [pc, #148]	; (8001b74 <__aeabi_dmul+0x4cc>)
 8001ade:	9301      	str	r3, [sp, #4]
 8001ae0:	e652      	b.n	8001788 <__aeabi_dmul+0xe0>
 8001ae2:	2280      	movs	r2, #128	; 0x80
 8001ae4:	0312      	lsls	r2, r2, #12
 8001ae6:	4314      	orrs	r4, r2
 8001ae8:	0324      	lsls	r4, r4, #12
 8001aea:	4a22      	ldr	r2, [pc, #136]	; (8001b74 <__aeabi_dmul+0x4cc>)
 8001aec:	0b24      	lsrs	r4, r4, #12
 8001aee:	9701      	str	r7, [sp, #4]
 8001af0:	e64a      	b.n	8001788 <__aeabi_dmul+0xe0>
 8001af2:	f000 fca7 	bl	8002444 <__clzsi2>
 8001af6:	0003      	movs	r3, r0
 8001af8:	001a      	movs	r2, r3
 8001afa:	3215      	adds	r2, #21
 8001afc:	3020      	adds	r0, #32
 8001afe:	2a1c      	cmp	r2, #28
 8001b00:	dc00      	bgt.n	8001b04 <__aeabi_dmul+0x45c>
 8001b02:	e684      	b.n	800180e <__aeabi_dmul+0x166>
 8001b04:	4656      	mov	r6, sl
 8001b06:	3b08      	subs	r3, #8
 8001b08:	2200      	movs	r2, #0
 8001b0a:	409e      	lsls	r6, r3
 8001b0c:	e689      	b.n	8001822 <__aeabi_dmul+0x17a>
 8001b0e:	f000 fc99 	bl	8002444 <__clzsi2>
 8001b12:	0001      	movs	r1, r0
 8001b14:	0002      	movs	r2, r0
 8001b16:	3115      	adds	r1, #21
 8001b18:	3220      	adds	r2, #32
 8001b1a:	291c      	cmp	r1, #28
 8001b1c:	dc00      	bgt.n	8001b20 <__aeabi_dmul+0x478>
 8001b1e:	e64e      	b.n	80017be <__aeabi_dmul+0x116>
 8001b20:	0034      	movs	r4, r6
 8001b22:	3808      	subs	r0, #8
 8001b24:	2500      	movs	r5, #0
 8001b26:	4084      	lsls	r4, r0
 8001b28:	e653      	b.n	80017d2 <__aeabi_dmul+0x12a>
 8001b2a:	9b00      	ldr	r3, [sp, #0]
 8001b2c:	469c      	mov	ip, r3
 8001b2e:	e741      	b.n	80019b4 <__aeabi_dmul+0x30c>
 8001b30:	4912      	ldr	r1, [pc, #72]	; (8001b7c <__aeabi_dmul+0x4d4>)
 8001b32:	0022      	movs	r2, r4
 8001b34:	4461      	add	r1, ip
 8001b36:	002e      	movs	r6, r5
 8001b38:	408d      	lsls	r5, r1
 8001b3a:	408a      	lsls	r2, r1
 8001b3c:	40c6      	lsrs	r6, r0
 8001b3e:	1e69      	subs	r1, r5, #1
 8001b40:	418d      	sbcs	r5, r1
 8001b42:	4332      	orrs	r2, r6
 8001b44:	432a      	orrs	r2, r5
 8001b46:	40c4      	lsrs	r4, r0
 8001b48:	0753      	lsls	r3, r2, #29
 8001b4a:	d0b6      	beq.n	8001aba <__aeabi_dmul+0x412>
 8001b4c:	210f      	movs	r1, #15
 8001b4e:	4011      	ands	r1, r2
 8001b50:	2904      	cmp	r1, #4
 8001b52:	d1ac      	bne.n	8001aae <__aeabi_dmul+0x406>
 8001b54:	e7b1      	b.n	8001aba <__aeabi_dmul+0x412>
 8001b56:	0765      	lsls	r5, r4, #29
 8001b58:	0264      	lsls	r4, r4, #9
 8001b5a:	0b24      	lsrs	r4, r4, #12
 8001b5c:	08d2      	lsrs	r2, r2, #3
 8001b5e:	4315      	orrs	r5, r2
 8001b60:	2200      	movs	r2, #0
 8001b62:	e611      	b.n	8001788 <__aeabi_dmul+0xe0>
 8001b64:	2280      	movs	r2, #128	; 0x80
 8001b66:	0312      	lsls	r2, r2, #12
 8001b68:	4314      	orrs	r4, r2
 8001b6a:	0324      	lsls	r4, r4, #12
 8001b6c:	4a01      	ldr	r2, [pc, #4]	; (8001b74 <__aeabi_dmul+0x4cc>)
 8001b6e:	0b24      	lsrs	r4, r4, #12
 8001b70:	e60a      	b.n	8001788 <__aeabi_dmul+0xe0>
 8001b72:	46c0      	nop			; (mov r8, r8)
 8001b74:	000007ff 	.word	0x000007ff
 8001b78:	0000043e 	.word	0x0000043e
 8001b7c:	0000041e 	.word	0x0000041e

08001b80 <__aeabi_dsub>:
 8001b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b82:	4657      	mov	r7, sl
 8001b84:	464e      	mov	r6, r9
 8001b86:	4645      	mov	r5, r8
 8001b88:	46de      	mov	lr, fp
 8001b8a:	0004      	movs	r4, r0
 8001b8c:	b5e0      	push	{r5, r6, r7, lr}
 8001b8e:	001f      	movs	r7, r3
 8001b90:	0010      	movs	r0, r2
 8001b92:	030b      	lsls	r3, r1, #12
 8001b94:	0f62      	lsrs	r2, r4, #29
 8001b96:	004e      	lsls	r6, r1, #1
 8001b98:	0fcd      	lsrs	r5, r1, #31
 8001b9a:	0a5b      	lsrs	r3, r3, #9
 8001b9c:	0339      	lsls	r1, r7, #12
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	0a49      	lsrs	r1, r1, #9
 8001ba2:	00e2      	lsls	r2, r4, #3
 8001ba4:	0f44      	lsrs	r4, r0, #29
 8001ba6:	4321      	orrs	r1, r4
 8001ba8:	4cc2      	ldr	r4, [pc, #776]	; (8001eb4 <__aeabi_dsub+0x334>)
 8001baa:	4691      	mov	r9, r2
 8001bac:	4692      	mov	sl, r2
 8001bae:	00c0      	lsls	r0, r0, #3
 8001bb0:	007a      	lsls	r2, r7, #1
 8001bb2:	4680      	mov	r8, r0
 8001bb4:	0d76      	lsrs	r6, r6, #21
 8001bb6:	0d52      	lsrs	r2, r2, #21
 8001bb8:	0fff      	lsrs	r7, r7, #31
 8001bba:	42a2      	cmp	r2, r4
 8001bbc:	d100      	bne.n	8001bc0 <__aeabi_dsub+0x40>
 8001bbe:	e0b4      	b.n	8001d2a <__aeabi_dsub+0x1aa>
 8001bc0:	2401      	movs	r4, #1
 8001bc2:	4067      	eors	r7, r4
 8001bc4:	46bb      	mov	fp, r7
 8001bc6:	42bd      	cmp	r5, r7
 8001bc8:	d100      	bne.n	8001bcc <__aeabi_dsub+0x4c>
 8001bca:	e088      	b.n	8001cde <__aeabi_dsub+0x15e>
 8001bcc:	1ab4      	subs	r4, r6, r2
 8001bce:	46a4      	mov	ip, r4
 8001bd0:	2c00      	cmp	r4, #0
 8001bd2:	dc00      	bgt.n	8001bd6 <__aeabi_dsub+0x56>
 8001bd4:	e0b2      	b.n	8001d3c <__aeabi_dsub+0x1bc>
 8001bd6:	2a00      	cmp	r2, #0
 8001bd8:	d100      	bne.n	8001bdc <__aeabi_dsub+0x5c>
 8001bda:	e0c5      	b.n	8001d68 <__aeabi_dsub+0x1e8>
 8001bdc:	4ab5      	ldr	r2, [pc, #724]	; (8001eb4 <__aeabi_dsub+0x334>)
 8001bde:	4296      	cmp	r6, r2
 8001be0:	d100      	bne.n	8001be4 <__aeabi_dsub+0x64>
 8001be2:	e28b      	b.n	80020fc <__aeabi_dsub+0x57c>
 8001be4:	2280      	movs	r2, #128	; 0x80
 8001be6:	0412      	lsls	r2, r2, #16
 8001be8:	4311      	orrs	r1, r2
 8001bea:	4662      	mov	r2, ip
 8001bec:	2a38      	cmp	r2, #56	; 0x38
 8001bee:	dd00      	ble.n	8001bf2 <__aeabi_dsub+0x72>
 8001bf0:	e1a1      	b.n	8001f36 <__aeabi_dsub+0x3b6>
 8001bf2:	2a1f      	cmp	r2, #31
 8001bf4:	dd00      	ble.n	8001bf8 <__aeabi_dsub+0x78>
 8001bf6:	e216      	b.n	8002026 <__aeabi_dsub+0x4a6>
 8001bf8:	2720      	movs	r7, #32
 8001bfa:	000c      	movs	r4, r1
 8001bfc:	1abf      	subs	r7, r7, r2
 8001bfe:	40bc      	lsls	r4, r7
 8001c00:	0002      	movs	r2, r0
 8001c02:	46a0      	mov	r8, r4
 8001c04:	4664      	mov	r4, ip
 8001c06:	40b8      	lsls	r0, r7
 8001c08:	40e2      	lsrs	r2, r4
 8001c0a:	4644      	mov	r4, r8
 8001c0c:	4314      	orrs	r4, r2
 8001c0e:	0002      	movs	r2, r0
 8001c10:	1e50      	subs	r0, r2, #1
 8001c12:	4182      	sbcs	r2, r0
 8001c14:	4660      	mov	r0, ip
 8001c16:	40c1      	lsrs	r1, r0
 8001c18:	4322      	orrs	r2, r4
 8001c1a:	1a5b      	subs	r3, r3, r1
 8001c1c:	4649      	mov	r1, r9
 8001c1e:	1a8c      	subs	r4, r1, r2
 8001c20:	45a1      	cmp	r9, r4
 8001c22:	4192      	sbcs	r2, r2
 8001c24:	4252      	negs	r2, r2
 8001c26:	1a9b      	subs	r3, r3, r2
 8001c28:	4698      	mov	r8, r3
 8001c2a:	4643      	mov	r3, r8
 8001c2c:	021b      	lsls	r3, r3, #8
 8001c2e:	d400      	bmi.n	8001c32 <__aeabi_dsub+0xb2>
 8001c30:	e117      	b.n	8001e62 <__aeabi_dsub+0x2e2>
 8001c32:	4643      	mov	r3, r8
 8001c34:	025b      	lsls	r3, r3, #9
 8001c36:	0a5b      	lsrs	r3, r3, #9
 8001c38:	4698      	mov	r8, r3
 8001c3a:	4643      	mov	r3, r8
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d100      	bne.n	8001c42 <__aeabi_dsub+0xc2>
 8001c40:	e16c      	b.n	8001f1c <__aeabi_dsub+0x39c>
 8001c42:	4640      	mov	r0, r8
 8001c44:	f000 fbfe 	bl	8002444 <__clzsi2>
 8001c48:	0002      	movs	r2, r0
 8001c4a:	3a08      	subs	r2, #8
 8001c4c:	2120      	movs	r1, #32
 8001c4e:	0020      	movs	r0, r4
 8001c50:	4643      	mov	r3, r8
 8001c52:	1a89      	subs	r1, r1, r2
 8001c54:	4093      	lsls	r3, r2
 8001c56:	40c8      	lsrs	r0, r1
 8001c58:	4094      	lsls	r4, r2
 8001c5a:	4303      	orrs	r3, r0
 8001c5c:	4296      	cmp	r6, r2
 8001c5e:	dd00      	ble.n	8001c62 <__aeabi_dsub+0xe2>
 8001c60:	e157      	b.n	8001f12 <__aeabi_dsub+0x392>
 8001c62:	1b96      	subs	r6, r2, r6
 8001c64:	1c71      	adds	r1, r6, #1
 8001c66:	291f      	cmp	r1, #31
 8001c68:	dd00      	ble.n	8001c6c <__aeabi_dsub+0xec>
 8001c6a:	e1cb      	b.n	8002004 <__aeabi_dsub+0x484>
 8001c6c:	2220      	movs	r2, #32
 8001c6e:	0018      	movs	r0, r3
 8001c70:	0026      	movs	r6, r4
 8001c72:	1a52      	subs	r2, r2, r1
 8001c74:	4094      	lsls	r4, r2
 8001c76:	4090      	lsls	r0, r2
 8001c78:	40ce      	lsrs	r6, r1
 8001c7a:	40cb      	lsrs	r3, r1
 8001c7c:	1e62      	subs	r2, r4, #1
 8001c7e:	4194      	sbcs	r4, r2
 8001c80:	4330      	orrs	r0, r6
 8001c82:	4698      	mov	r8, r3
 8001c84:	2600      	movs	r6, #0
 8001c86:	4304      	orrs	r4, r0
 8001c88:	0763      	lsls	r3, r4, #29
 8001c8a:	d009      	beq.n	8001ca0 <__aeabi_dsub+0x120>
 8001c8c:	230f      	movs	r3, #15
 8001c8e:	4023      	ands	r3, r4
 8001c90:	2b04      	cmp	r3, #4
 8001c92:	d005      	beq.n	8001ca0 <__aeabi_dsub+0x120>
 8001c94:	1d23      	adds	r3, r4, #4
 8001c96:	42a3      	cmp	r3, r4
 8001c98:	41a4      	sbcs	r4, r4
 8001c9a:	4264      	negs	r4, r4
 8001c9c:	44a0      	add	r8, r4
 8001c9e:	001c      	movs	r4, r3
 8001ca0:	4643      	mov	r3, r8
 8001ca2:	021b      	lsls	r3, r3, #8
 8001ca4:	d400      	bmi.n	8001ca8 <__aeabi_dsub+0x128>
 8001ca6:	e0df      	b.n	8001e68 <__aeabi_dsub+0x2e8>
 8001ca8:	4b82      	ldr	r3, [pc, #520]	; (8001eb4 <__aeabi_dsub+0x334>)
 8001caa:	3601      	adds	r6, #1
 8001cac:	429e      	cmp	r6, r3
 8001cae:	d100      	bne.n	8001cb2 <__aeabi_dsub+0x132>
 8001cb0:	e0fb      	b.n	8001eaa <__aeabi_dsub+0x32a>
 8001cb2:	4642      	mov	r2, r8
 8001cb4:	4b80      	ldr	r3, [pc, #512]	; (8001eb8 <__aeabi_dsub+0x338>)
 8001cb6:	08e4      	lsrs	r4, r4, #3
 8001cb8:	401a      	ands	r2, r3
 8001cba:	0013      	movs	r3, r2
 8001cbc:	0571      	lsls	r1, r6, #21
 8001cbe:	0752      	lsls	r2, r2, #29
 8001cc0:	025b      	lsls	r3, r3, #9
 8001cc2:	4322      	orrs	r2, r4
 8001cc4:	0b1b      	lsrs	r3, r3, #12
 8001cc6:	0d49      	lsrs	r1, r1, #21
 8001cc8:	0509      	lsls	r1, r1, #20
 8001cca:	07ed      	lsls	r5, r5, #31
 8001ccc:	4319      	orrs	r1, r3
 8001cce:	4329      	orrs	r1, r5
 8001cd0:	0010      	movs	r0, r2
 8001cd2:	bcf0      	pop	{r4, r5, r6, r7}
 8001cd4:	46bb      	mov	fp, r7
 8001cd6:	46b2      	mov	sl, r6
 8001cd8:	46a9      	mov	r9, r5
 8001cda:	46a0      	mov	r8, r4
 8001cdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001cde:	1ab4      	subs	r4, r6, r2
 8001ce0:	46a4      	mov	ip, r4
 8001ce2:	2c00      	cmp	r4, #0
 8001ce4:	dd58      	ble.n	8001d98 <__aeabi_dsub+0x218>
 8001ce6:	2a00      	cmp	r2, #0
 8001ce8:	d100      	bne.n	8001cec <__aeabi_dsub+0x16c>
 8001cea:	e09e      	b.n	8001e2a <__aeabi_dsub+0x2aa>
 8001cec:	4a71      	ldr	r2, [pc, #452]	; (8001eb4 <__aeabi_dsub+0x334>)
 8001cee:	4296      	cmp	r6, r2
 8001cf0:	d100      	bne.n	8001cf4 <__aeabi_dsub+0x174>
 8001cf2:	e13b      	b.n	8001f6c <__aeabi_dsub+0x3ec>
 8001cf4:	2280      	movs	r2, #128	; 0x80
 8001cf6:	0412      	lsls	r2, r2, #16
 8001cf8:	4311      	orrs	r1, r2
 8001cfa:	4662      	mov	r2, ip
 8001cfc:	2a38      	cmp	r2, #56	; 0x38
 8001cfe:	dd00      	ble.n	8001d02 <__aeabi_dsub+0x182>
 8001d00:	e0c1      	b.n	8001e86 <__aeabi_dsub+0x306>
 8001d02:	2a1f      	cmp	r2, #31
 8001d04:	dc00      	bgt.n	8001d08 <__aeabi_dsub+0x188>
 8001d06:	e1bb      	b.n	8002080 <__aeabi_dsub+0x500>
 8001d08:	000c      	movs	r4, r1
 8001d0a:	3a20      	subs	r2, #32
 8001d0c:	40d4      	lsrs	r4, r2
 8001d0e:	0022      	movs	r2, r4
 8001d10:	4664      	mov	r4, ip
 8001d12:	2c20      	cmp	r4, #32
 8001d14:	d004      	beq.n	8001d20 <__aeabi_dsub+0x1a0>
 8001d16:	2740      	movs	r7, #64	; 0x40
 8001d18:	1b3f      	subs	r7, r7, r4
 8001d1a:	40b9      	lsls	r1, r7
 8001d1c:	4308      	orrs	r0, r1
 8001d1e:	4680      	mov	r8, r0
 8001d20:	4644      	mov	r4, r8
 8001d22:	1e61      	subs	r1, r4, #1
 8001d24:	418c      	sbcs	r4, r1
 8001d26:	4314      	orrs	r4, r2
 8001d28:	e0b1      	b.n	8001e8e <__aeabi_dsub+0x30e>
 8001d2a:	000c      	movs	r4, r1
 8001d2c:	4304      	orrs	r4, r0
 8001d2e:	d02a      	beq.n	8001d86 <__aeabi_dsub+0x206>
 8001d30:	46bb      	mov	fp, r7
 8001d32:	42bd      	cmp	r5, r7
 8001d34:	d02d      	beq.n	8001d92 <__aeabi_dsub+0x212>
 8001d36:	4c61      	ldr	r4, [pc, #388]	; (8001ebc <__aeabi_dsub+0x33c>)
 8001d38:	46a4      	mov	ip, r4
 8001d3a:	44b4      	add	ip, r6
 8001d3c:	4664      	mov	r4, ip
 8001d3e:	2c00      	cmp	r4, #0
 8001d40:	d05c      	beq.n	8001dfc <__aeabi_dsub+0x27c>
 8001d42:	1b94      	subs	r4, r2, r6
 8001d44:	46a4      	mov	ip, r4
 8001d46:	2e00      	cmp	r6, #0
 8001d48:	d000      	beq.n	8001d4c <__aeabi_dsub+0x1cc>
 8001d4a:	e115      	b.n	8001f78 <__aeabi_dsub+0x3f8>
 8001d4c:	464d      	mov	r5, r9
 8001d4e:	431d      	orrs	r5, r3
 8001d50:	d100      	bne.n	8001d54 <__aeabi_dsub+0x1d4>
 8001d52:	e1c3      	b.n	80020dc <__aeabi_dsub+0x55c>
 8001d54:	1e65      	subs	r5, r4, #1
 8001d56:	2c01      	cmp	r4, #1
 8001d58:	d100      	bne.n	8001d5c <__aeabi_dsub+0x1dc>
 8001d5a:	e20c      	b.n	8002176 <__aeabi_dsub+0x5f6>
 8001d5c:	4e55      	ldr	r6, [pc, #340]	; (8001eb4 <__aeabi_dsub+0x334>)
 8001d5e:	42b4      	cmp	r4, r6
 8001d60:	d100      	bne.n	8001d64 <__aeabi_dsub+0x1e4>
 8001d62:	e1f8      	b.n	8002156 <__aeabi_dsub+0x5d6>
 8001d64:	46ac      	mov	ip, r5
 8001d66:	e10e      	b.n	8001f86 <__aeabi_dsub+0x406>
 8001d68:	000a      	movs	r2, r1
 8001d6a:	4302      	orrs	r2, r0
 8001d6c:	d100      	bne.n	8001d70 <__aeabi_dsub+0x1f0>
 8001d6e:	e136      	b.n	8001fde <__aeabi_dsub+0x45e>
 8001d70:	0022      	movs	r2, r4
 8001d72:	3a01      	subs	r2, #1
 8001d74:	2c01      	cmp	r4, #1
 8001d76:	d100      	bne.n	8001d7a <__aeabi_dsub+0x1fa>
 8001d78:	e1c6      	b.n	8002108 <__aeabi_dsub+0x588>
 8001d7a:	4c4e      	ldr	r4, [pc, #312]	; (8001eb4 <__aeabi_dsub+0x334>)
 8001d7c:	45a4      	cmp	ip, r4
 8001d7e:	d100      	bne.n	8001d82 <__aeabi_dsub+0x202>
 8001d80:	e0f4      	b.n	8001f6c <__aeabi_dsub+0x3ec>
 8001d82:	4694      	mov	ip, r2
 8001d84:	e731      	b.n	8001bea <__aeabi_dsub+0x6a>
 8001d86:	2401      	movs	r4, #1
 8001d88:	4067      	eors	r7, r4
 8001d8a:	46bb      	mov	fp, r7
 8001d8c:	42bd      	cmp	r5, r7
 8001d8e:	d000      	beq.n	8001d92 <__aeabi_dsub+0x212>
 8001d90:	e71c      	b.n	8001bcc <__aeabi_dsub+0x4c>
 8001d92:	4c4a      	ldr	r4, [pc, #296]	; (8001ebc <__aeabi_dsub+0x33c>)
 8001d94:	46a4      	mov	ip, r4
 8001d96:	44b4      	add	ip, r6
 8001d98:	4664      	mov	r4, ip
 8001d9a:	2c00      	cmp	r4, #0
 8001d9c:	d100      	bne.n	8001da0 <__aeabi_dsub+0x220>
 8001d9e:	e0cf      	b.n	8001f40 <__aeabi_dsub+0x3c0>
 8001da0:	1b94      	subs	r4, r2, r6
 8001da2:	46a4      	mov	ip, r4
 8001da4:	2e00      	cmp	r6, #0
 8001da6:	d100      	bne.n	8001daa <__aeabi_dsub+0x22a>
 8001da8:	e15c      	b.n	8002064 <__aeabi_dsub+0x4e4>
 8001daa:	4e42      	ldr	r6, [pc, #264]	; (8001eb4 <__aeabi_dsub+0x334>)
 8001dac:	42b2      	cmp	r2, r6
 8001dae:	d100      	bne.n	8001db2 <__aeabi_dsub+0x232>
 8001db0:	e1ec      	b.n	800218c <__aeabi_dsub+0x60c>
 8001db2:	2680      	movs	r6, #128	; 0x80
 8001db4:	0436      	lsls	r6, r6, #16
 8001db6:	4333      	orrs	r3, r6
 8001db8:	4664      	mov	r4, ip
 8001dba:	2c38      	cmp	r4, #56	; 0x38
 8001dbc:	dd00      	ble.n	8001dc0 <__aeabi_dsub+0x240>
 8001dbe:	e1b3      	b.n	8002128 <__aeabi_dsub+0x5a8>
 8001dc0:	2c1f      	cmp	r4, #31
 8001dc2:	dd00      	ble.n	8001dc6 <__aeabi_dsub+0x246>
 8001dc4:	e238      	b.n	8002238 <__aeabi_dsub+0x6b8>
 8001dc6:	2620      	movs	r6, #32
 8001dc8:	1b36      	subs	r6, r6, r4
 8001dca:	001c      	movs	r4, r3
 8001dcc:	40b4      	lsls	r4, r6
 8001dce:	464f      	mov	r7, r9
 8001dd0:	46a0      	mov	r8, r4
 8001dd2:	4664      	mov	r4, ip
 8001dd4:	40e7      	lsrs	r7, r4
 8001dd6:	4644      	mov	r4, r8
 8001dd8:	433c      	orrs	r4, r7
 8001dda:	464f      	mov	r7, r9
 8001ddc:	40b7      	lsls	r7, r6
 8001dde:	003e      	movs	r6, r7
 8001de0:	1e77      	subs	r7, r6, #1
 8001de2:	41be      	sbcs	r6, r7
 8001de4:	4334      	orrs	r4, r6
 8001de6:	4666      	mov	r6, ip
 8001de8:	40f3      	lsrs	r3, r6
 8001dea:	18c9      	adds	r1, r1, r3
 8001dec:	1824      	adds	r4, r4, r0
 8001dee:	4284      	cmp	r4, r0
 8001df0:	419b      	sbcs	r3, r3
 8001df2:	425b      	negs	r3, r3
 8001df4:	4698      	mov	r8, r3
 8001df6:	0016      	movs	r6, r2
 8001df8:	4488      	add	r8, r1
 8001dfa:	e04e      	b.n	8001e9a <__aeabi_dsub+0x31a>
 8001dfc:	4a30      	ldr	r2, [pc, #192]	; (8001ec0 <__aeabi_dsub+0x340>)
 8001dfe:	1c74      	adds	r4, r6, #1
 8001e00:	4214      	tst	r4, r2
 8001e02:	d000      	beq.n	8001e06 <__aeabi_dsub+0x286>
 8001e04:	e0d6      	b.n	8001fb4 <__aeabi_dsub+0x434>
 8001e06:	464a      	mov	r2, r9
 8001e08:	431a      	orrs	r2, r3
 8001e0a:	2e00      	cmp	r6, #0
 8001e0c:	d000      	beq.n	8001e10 <__aeabi_dsub+0x290>
 8001e0e:	e15b      	b.n	80020c8 <__aeabi_dsub+0x548>
 8001e10:	2a00      	cmp	r2, #0
 8001e12:	d100      	bne.n	8001e16 <__aeabi_dsub+0x296>
 8001e14:	e1a5      	b.n	8002162 <__aeabi_dsub+0x5e2>
 8001e16:	000a      	movs	r2, r1
 8001e18:	4302      	orrs	r2, r0
 8001e1a:	d000      	beq.n	8001e1e <__aeabi_dsub+0x29e>
 8001e1c:	e1bb      	b.n	8002196 <__aeabi_dsub+0x616>
 8001e1e:	464a      	mov	r2, r9
 8001e20:	0759      	lsls	r1, r3, #29
 8001e22:	08d2      	lsrs	r2, r2, #3
 8001e24:	430a      	orrs	r2, r1
 8001e26:	08db      	lsrs	r3, r3, #3
 8001e28:	e027      	b.n	8001e7a <__aeabi_dsub+0x2fa>
 8001e2a:	000a      	movs	r2, r1
 8001e2c:	4302      	orrs	r2, r0
 8001e2e:	d100      	bne.n	8001e32 <__aeabi_dsub+0x2b2>
 8001e30:	e174      	b.n	800211c <__aeabi_dsub+0x59c>
 8001e32:	0022      	movs	r2, r4
 8001e34:	3a01      	subs	r2, #1
 8001e36:	2c01      	cmp	r4, #1
 8001e38:	d005      	beq.n	8001e46 <__aeabi_dsub+0x2c6>
 8001e3a:	4c1e      	ldr	r4, [pc, #120]	; (8001eb4 <__aeabi_dsub+0x334>)
 8001e3c:	45a4      	cmp	ip, r4
 8001e3e:	d100      	bne.n	8001e42 <__aeabi_dsub+0x2c2>
 8001e40:	e094      	b.n	8001f6c <__aeabi_dsub+0x3ec>
 8001e42:	4694      	mov	ip, r2
 8001e44:	e759      	b.n	8001cfa <__aeabi_dsub+0x17a>
 8001e46:	4448      	add	r0, r9
 8001e48:	4548      	cmp	r0, r9
 8001e4a:	4192      	sbcs	r2, r2
 8001e4c:	185b      	adds	r3, r3, r1
 8001e4e:	4698      	mov	r8, r3
 8001e50:	0004      	movs	r4, r0
 8001e52:	4252      	negs	r2, r2
 8001e54:	4490      	add	r8, r2
 8001e56:	4643      	mov	r3, r8
 8001e58:	2602      	movs	r6, #2
 8001e5a:	021b      	lsls	r3, r3, #8
 8001e5c:	d500      	bpl.n	8001e60 <__aeabi_dsub+0x2e0>
 8001e5e:	e0c4      	b.n	8001fea <__aeabi_dsub+0x46a>
 8001e60:	3e01      	subs	r6, #1
 8001e62:	0763      	lsls	r3, r4, #29
 8001e64:	d000      	beq.n	8001e68 <__aeabi_dsub+0x2e8>
 8001e66:	e711      	b.n	8001c8c <__aeabi_dsub+0x10c>
 8001e68:	4643      	mov	r3, r8
 8001e6a:	46b4      	mov	ip, r6
 8001e6c:	0759      	lsls	r1, r3, #29
 8001e6e:	08e2      	lsrs	r2, r4, #3
 8001e70:	430a      	orrs	r2, r1
 8001e72:	08db      	lsrs	r3, r3, #3
 8001e74:	490f      	ldr	r1, [pc, #60]	; (8001eb4 <__aeabi_dsub+0x334>)
 8001e76:	458c      	cmp	ip, r1
 8001e78:	d040      	beq.n	8001efc <__aeabi_dsub+0x37c>
 8001e7a:	4661      	mov	r1, ip
 8001e7c:	031b      	lsls	r3, r3, #12
 8001e7e:	0549      	lsls	r1, r1, #21
 8001e80:	0b1b      	lsrs	r3, r3, #12
 8001e82:	0d49      	lsrs	r1, r1, #21
 8001e84:	e720      	b.n	8001cc8 <__aeabi_dsub+0x148>
 8001e86:	4301      	orrs	r1, r0
 8001e88:	000c      	movs	r4, r1
 8001e8a:	1e61      	subs	r1, r4, #1
 8001e8c:	418c      	sbcs	r4, r1
 8001e8e:	444c      	add	r4, r9
 8001e90:	454c      	cmp	r4, r9
 8001e92:	4192      	sbcs	r2, r2
 8001e94:	4252      	negs	r2, r2
 8001e96:	4690      	mov	r8, r2
 8001e98:	4498      	add	r8, r3
 8001e9a:	4643      	mov	r3, r8
 8001e9c:	021b      	lsls	r3, r3, #8
 8001e9e:	d5e0      	bpl.n	8001e62 <__aeabi_dsub+0x2e2>
 8001ea0:	4b04      	ldr	r3, [pc, #16]	; (8001eb4 <__aeabi_dsub+0x334>)
 8001ea2:	3601      	adds	r6, #1
 8001ea4:	429e      	cmp	r6, r3
 8001ea6:	d000      	beq.n	8001eaa <__aeabi_dsub+0x32a>
 8001ea8:	e09f      	b.n	8001fea <__aeabi_dsub+0x46a>
 8001eaa:	0031      	movs	r1, r6
 8001eac:	2300      	movs	r3, #0
 8001eae:	2200      	movs	r2, #0
 8001eb0:	e70a      	b.n	8001cc8 <__aeabi_dsub+0x148>
 8001eb2:	46c0      	nop			; (mov r8, r8)
 8001eb4:	000007ff 	.word	0x000007ff
 8001eb8:	ff7fffff 	.word	0xff7fffff
 8001ebc:	fffff801 	.word	0xfffff801
 8001ec0:	000007fe 	.word	0x000007fe
 8001ec4:	2a00      	cmp	r2, #0
 8001ec6:	d100      	bne.n	8001eca <__aeabi_dsub+0x34a>
 8001ec8:	e160      	b.n	800218c <__aeabi_dsub+0x60c>
 8001eca:	000a      	movs	r2, r1
 8001ecc:	4302      	orrs	r2, r0
 8001ece:	d04d      	beq.n	8001f6c <__aeabi_dsub+0x3ec>
 8001ed0:	464a      	mov	r2, r9
 8001ed2:	075c      	lsls	r4, r3, #29
 8001ed4:	08d2      	lsrs	r2, r2, #3
 8001ed6:	4322      	orrs	r2, r4
 8001ed8:	2480      	movs	r4, #128	; 0x80
 8001eda:	08db      	lsrs	r3, r3, #3
 8001edc:	0324      	lsls	r4, r4, #12
 8001ede:	4223      	tst	r3, r4
 8001ee0:	d007      	beq.n	8001ef2 <__aeabi_dsub+0x372>
 8001ee2:	08ce      	lsrs	r6, r1, #3
 8001ee4:	4226      	tst	r6, r4
 8001ee6:	d104      	bne.n	8001ef2 <__aeabi_dsub+0x372>
 8001ee8:	465d      	mov	r5, fp
 8001eea:	0033      	movs	r3, r6
 8001eec:	08c2      	lsrs	r2, r0, #3
 8001eee:	0749      	lsls	r1, r1, #29
 8001ef0:	430a      	orrs	r2, r1
 8001ef2:	0f51      	lsrs	r1, r2, #29
 8001ef4:	00d2      	lsls	r2, r2, #3
 8001ef6:	08d2      	lsrs	r2, r2, #3
 8001ef8:	0749      	lsls	r1, r1, #29
 8001efa:	430a      	orrs	r2, r1
 8001efc:	0011      	movs	r1, r2
 8001efe:	4319      	orrs	r1, r3
 8001f00:	d100      	bne.n	8001f04 <__aeabi_dsub+0x384>
 8001f02:	e1c8      	b.n	8002296 <__aeabi_dsub+0x716>
 8001f04:	2180      	movs	r1, #128	; 0x80
 8001f06:	0309      	lsls	r1, r1, #12
 8001f08:	430b      	orrs	r3, r1
 8001f0a:	031b      	lsls	r3, r3, #12
 8001f0c:	49d5      	ldr	r1, [pc, #852]	; (8002264 <__aeabi_dsub+0x6e4>)
 8001f0e:	0b1b      	lsrs	r3, r3, #12
 8001f10:	e6da      	b.n	8001cc8 <__aeabi_dsub+0x148>
 8001f12:	49d5      	ldr	r1, [pc, #852]	; (8002268 <__aeabi_dsub+0x6e8>)
 8001f14:	1ab6      	subs	r6, r6, r2
 8001f16:	400b      	ands	r3, r1
 8001f18:	4698      	mov	r8, r3
 8001f1a:	e6b5      	b.n	8001c88 <__aeabi_dsub+0x108>
 8001f1c:	0020      	movs	r0, r4
 8001f1e:	f000 fa91 	bl	8002444 <__clzsi2>
 8001f22:	0002      	movs	r2, r0
 8001f24:	3218      	adds	r2, #24
 8001f26:	2a1f      	cmp	r2, #31
 8001f28:	dc00      	bgt.n	8001f2c <__aeabi_dsub+0x3ac>
 8001f2a:	e68f      	b.n	8001c4c <__aeabi_dsub+0xcc>
 8001f2c:	0023      	movs	r3, r4
 8001f2e:	3808      	subs	r0, #8
 8001f30:	4083      	lsls	r3, r0
 8001f32:	2400      	movs	r4, #0
 8001f34:	e692      	b.n	8001c5c <__aeabi_dsub+0xdc>
 8001f36:	4308      	orrs	r0, r1
 8001f38:	0002      	movs	r2, r0
 8001f3a:	1e50      	subs	r0, r2, #1
 8001f3c:	4182      	sbcs	r2, r0
 8001f3e:	e66d      	b.n	8001c1c <__aeabi_dsub+0x9c>
 8001f40:	4cca      	ldr	r4, [pc, #808]	; (800226c <__aeabi_dsub+0x6ec>)
 8001f42:	1c72      	adds	r2, r6, #1
 8001f44:	4222      	tst	r2, r4
 8001f46:	d000      	beq.n	8001f4a <__aeabi_dsub+0x3ca>
 8001f48:	e0ad      	b.n	80020a6 <__aeabi_dsub+0x526>
 8001f4a:	464a      	mov	r2, r9
 8001f4c:	431a      	orrs	r2, r3
 8001f4e:	2e00      	cmp	r6, #0
 8001f50:	d1b8      	bne.n	8001ec4 <__aeabi_dsub+0x344>
 8001f52:	2a00      	cmp	r2, #0
 8001f54:	d100      	bne.n	8001f58 <__aeabi_dsub+0x3d8>
 8001f56:	e158      	b.n	800220a <__aeabi_dsub+0x68a>
 8001f58:	000a      	movs	r2, r1
 8001f5a:	4302      	orrs	r2, r0
 8001f5c:	d000      	beq.n	8001f60 <__aeabi_dsub+0x3e0>
 8001f5e:	e159      	b.n	8002214 <__aeabi_dsub+0x694>
 8001f60:	464a      	mov	r2, r9
 8001f62:	0759      	lsls	r1, r3, #29
 8001f64:	08d2      	lsrs	r2, r2, #3
 8001f66:	430a      	orrs	r2, r1
 8001f68:	08db      	lsrs	r3, r3, #3
 8001f6a:	e786      	b.n	8001e7a <__aeabi_dsub+0x2fa>
 8001f6c:	464a      	mov	r2, r9
 8001f6e:	0759      	lsls	r1, r3, #29
 8001f70:	08d2      	lsrs	r2, r2, #3
 8001f72:	430a      	orrs	r2, r1
 8001f74:	08db      	lsrs	r3, r3, #3
 8001f76:	e7c1      	b.n	8001efc <__aeabi_dsub+0x37c>
 8001f78:	4dba      	ldr	r5, [pc, #744]	; (8002264 <__aeabi_dsub+0x6e4>)
 8001f7a:	42aa      	cmp	r2, r5
 8001f7c:	d100      	bne.n	8001f80 <__aeabi_dsub+0x400>
 8001f7e:	e11e      	b.n	80021be <__aeabi_dsub+0x63e>
 8001f80:	2580      	movs	r5, #128	; 0x80
 8001f82:	042d      	lsls	r5, r5, #16
 8001f84:	432b      	orrs	r3, r5
 8001f86:	4664      	mov	r4, ip
 8001f88:	2c38      	cmp	r4, #56	; 0x38
 8001f8a:	dc5d      	bgt.n	8002048 <__aeabi_dsub+0x4c8>
 8001f8c:	2c1f      	cmp	r4, #31
 8001f8e:	dd00      	ble.n	8001f92 <__aeabi_dsub+0x412>
 8001f90:	e0d0      	b.n	8002134 <__aeabi_dsub+0x5b4>
 8001f92:	2520      	movs	r5, #32
 8001f94:	4667      	mov	r7, ip
 8001f96:	1b2d      	subs	r5, r5, r4
 8001f98:	464e      	mov	r6, r9
 8001f9a:	001c      	movs	r4, r3
 8001f9c:	40fe      	lsrs	r6, r7
 8001f9e:	40ac      	lsls	r4, r5
 8001fa0:	4334      	orrs	r4, r6
 8001fa2:	464e      	mov	r6, r9
 8001fa4:	40ae      	lsls	r6, r5
 8001fa6:	0035      	movs	r5, r6
 8001fa8:	40fb      	lsrs	r3, r7
 8001faa:	1e6e      	subs	r6, r5, #1
 8001fac:	41b5      	sbcs	r5, r6
 8001fae:	1ac9      	subs	r1, r1, r3
 8001fb0:	432c      	orrs	r4, r5
 8001fb2:	e04e      	b.n	8002052 <__aeabi_dsub+0x4d2>
 8001fb4:	464a      	mov	r2, r9
 8001fb6:	1a14      	subs	r4, r2, r0
 8001fb8:	45a1      	cmp	r9, r4
 8001fba:	4192      	sbcs	r2, r2
 8001fbc:	4252      	negs	r2, r2
 8001fbe:	4690      	mov	r8, r2
 8001fc0:	1a5f      	subs	r7, r3, r1
 8001fc2:	003a      	movs	r2, r7
 8001fc4:	4647      	mov	r7, r8
 8001fc6:	1bd2      	subs	r2, r2, r7
 8001fc8:	4690      	mov	r8, r2
 8001fca:	0212      	lsls	r2, r2, #8
 8001fcc:	d500      	bpl.n	8001fd0 <__aeabi_dsub+0x450>
 8001fce:	e08b      	b.n	80020e8 <__aeabi_dsub+0x568>
 8001fd0:	4642      	mov	r2, r8
 8001fd2:	4322      	orrs	r2, r4
 8001fd4:	d000      	beq.n	8001fd8 <__aeabi_dsub+0x458>
 8001fd6:	e630      	b.n	8001c3a <__aeabi_dsub+0xba>
 8001fd8:	2300      	movs	r3, #0
 8001fda:	2500      	movs	r5, #0
 8001fdc:	e74d      	b.n	8001e7a <__aeabi_dsub+0x2fa>
 8001fde:	464a      	mov	r2, r9
 8001fe0:	0759      	lsls	r1, r3, #29
 8001fe2:	08d2      	lsrs	r2, r2, #3
 8001fe4:	430a      	orrs	r2, r1
 8001fe6:	08db      	lsrs	r3, r3, #3
 8001fe8:	e744      	b.n	8001e74 <__aeabi_dsub+0x2f4>
 8001fea:	4642      	mov	r2, r8
 8001fec:	4b9e      	ldr	r3, [pc, #632]	; (8002268 <__aeabi_dsub+0x6e8>)
 8001fee:	0861      	lsrs	r1, r4, #1
 8001ff0:	401a      	ands	r2, r3
 8001ff2:	0013      	movs	r3, r2
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	4014      	ands	r4, r2
 8001ff8:	430c      	orrs	r4, r1
 8001ffa:	07da      	lsls	r2, r3, #31
 8001ffc:	085b      	lsrs	r3, r3, #1
 8001ffe:	4698      	mov	r8, r3
 8002000:	4314      	orrs	r4, r2
 8002002:	e641      	b.n	8001c88 <__aeabi_dsub+0x108>
 8002004:	001a      	movs	r2, r3
 8002006:	3e1f      	subs	r6, #31
 8002008:	40f2      	lsrs	r2, r6
 800200a:	0016      	movs	r6, r2
 800200c:	2920      	cmp	r1, #32
 800200e:	d003      	beq.n	8002018 <__aeabi_dsub+0x498>
 8002010:	2240      	movs	r2, #64	; 0x40
 8002012:	1a51      	subs	r1, r2, r1
 8002014:	408b      	lsls	r3, r1
 8002016:	431c      	orrs	r4, r3
 8002018:	1e62      	subs	r2, r4, #1
 800201a:	4194      	sbcs	r4, r2
 800201c:	2300      	movs	r3, #0
 800201e:	4334      	orrs	r4, r6
 8002020:	4698      	mov	r8, r3
 8002022:	2600      	movs	r6, #0
 8002024:	e71d      	b.n	8001e62 <__aeabi_dsub+0x2e2>
 8002026:	000c      	movs	r4, r1
 8002028:	3a20      	subs	r2, #32
 800202a:	40d4      	lsrs	r4, r2
 800202c:	0022      	movs	r2, r4
 800202e:	4664      	mov	r4, ip
 8002030:	2c20      	cmp	r4, #32
 8002032:	d004      	beq.n	800203e <__aeabi_dsub+0x4be>
 8002034:	2740      	movs	r7, #64	; 0x40
 8002036:	1b3f      	subs	r7, r7, r4
 8002038:	40b9      	lsls	r1, r7
 800203a:	4308      	orrs	r0, r1
 800203c:	4680      	mov	r8, r0
 800203e:	4644      	mov	r4, r8
 8002040:	1e61      	subs	r1, r4, #1
 8002042:	418c      	sbcs	r4, r1
 8002044:	4322      	orrs	r2, r4
 8002046:	e5e9      	b.n	8001c1c <__aeabi_dsub+0x9c>
 8002048:	464c      	mov	r4, r9
 800204a:	4323      	orrs	r3, r4
 800204c:	001c      	movs	r4, r3
 800204e:	1e63      	subs	r3, r4, #1
 8002050:	419c      	sbcs	r4, r3
 8002052:	1b04      	subs	r4, r0, r4
 8002054:	42a0      	cmp	r0, r4
 8002056:	419b      	sbcs	r3, r3
 8002058:	425b      	negs	r3, r3
 800205a:	1acb      	subs	r3, r1, r3
 800205c:	4698      	mov	r8, r3
 800205e:	465d      	mov	r5, fp
 8002060:	0016      	movs	r6, r2
 8002062:	e5e2      	b.n	8001c2a <__aeabi_dsub+0xaa>
 8002064:	464e      	mov	r6, r9
 8002066:	431e      	orrs	r6, r3
 8002068:	d100      	bne.n	800206c <__aeabi_dsub+0x4ec>
 800206a:	e0ae      	b.n	80021ca <__aeabi_dsub+0x64a>
 800206c:	1e66      	subs	r6, r4, #1
 800206e:	2c01      	cmp	r4, #1
 8002070:	d100      	bne.n	8002074 <__aeabi_dsub+0x4f4>
 8002072:	e0fd      	b.n	8002270 <__aeabi_dsub+0x6f0>
 8002074:	4f7b      	ldr	r7, [pc, #492]	; (8002264 <__aeabi_dsub+0x6e4>)
 8002076:	42bc      	cmp	r4, r7
 8002078:	d100      	bne.n	800207c <__aeabi_dsub+0x4fc>
 800207a:	e107      	b.n	800228c <__aeabi_dsub+0x70c>
 800207c:	46b4      	mov	ip, r6
 800207e:	e69b      	b.n	8001db8 <__aeabi_dsub+0x238>
 8002080:	4664      	mov	r4, ip
 8002082:	2220      	movs	r2, #32
 8002084:	1b12      	subs	r2, r2, r4
 8002086:	000c      	movs	r4, r1
 8002088:	4094      	lsls	r4, r2
 800208a:	0007      	movs	r7, r0
 800208c:	4090      	lsls	r0, r2
 800208e:	46a0      	mov	r8, r4
 8002090:	4664      	mov	r4, ip
 8002092:	1e42      	subs	r2, r0, #1
 8002094:	4190      	sbcs	r0, r2
 8002096:	4662      	mov	r2, ip
 8002098:	40e7      	lsrs	r7, r4
 800209a:	4644      	mov	r4, r8
 800209c:	40d1      	lsrs	r1, r2
 800209e:	433c      	orrs	r4, r7
 80020a0:	4304      	orrs	r4, r0
 80020a2:	185b      	adds	r3, r3, r1
 80020a4:	e6f3      	b.n	8001e8e <__aeabi_dsub+0x30e>
 80020a6:	4c6f      	ldr	r4, [pc, #444]	; (8002264 <__aeabi_dsub+0x6e4>)
 80020a8:	42a2      	cmp	r2, r4
 80020aa:	d100      	bne.n	80020ae <__aeabi_dsub+0x52e>
 80020ac:	e0d5      	b.n	800225a <__aeabi_dsub+0x6da>
 80020ae:	4448      	add	r0, r9
 80020b0:	185b      	adds	r3, r3, r1
 80020b2:	4548      	cmp	r0, r9
 80020b4:	4189      	sbcs	r1, r1
 80020b6:	4249      	negs	r1, r1
 80020b8:	185b      	adds	r3, r3, r1
 80020ba:	07dc      	lsls	r4, r3, #31
 80020bc:	0840      	lsrs	r0, r0, #1
 80020be:	085b      	lsrs	r3, r3, #1
 80020c0:	4698      	mov	r8, r3
 80020c2:	0016      	movs	r6, r2
 80020c4:	4304      	orrs	r4, r0
 80020c6:	e6cc      	b.n	8001e62 <__aeabi_dsub+0x2e2>
 80020c8:	2a00      	cmp	r2, #0
 80020ca:	d000      	beq.n	80020ce <__aeabi_dsub+0x54e>
 80020cc:	e082      	b.n	80021d4 <__aeabi_dsub+0x654>
 80020ce:	000a      	movs	r2, r1
 80020d0:	4302      	orrs	r2, r0
 80020d2:	d140      	bne.n	8002156 <__aeabi_dsub+0x5d6>
 80020d4:	2380      	movs	r3, #128	; 0x80
 80020d6:	2500      	movs	r5, #0
 80020d8:	031b      	lsls	r3, r3, #12
 80020da:	e713      	b.n	8001f04 <__aeabi_dsub+0x384>
 80020dc:	074b      	lsls	r3, r1, #29
 80020de:	08c2      	lsrs	r2, r0, #3
 80020e0:	431a      	orrs	r2, r3
 80020e2:	465d      	mov	r5, fp
 80020e4:	08cb      	lsrs	r3, r1, #3
 80020e6:	e6c5      	b.n	8001e74 <__aeabi_dsub+0x2f4>
 80020e8:	464a      	mov	r2, r9
 80020ea:	1a84      	subs	r4, r0, r2
 80020ec:	42a0      	cmp	r0, r4
 80020ee:	4192      	sbcs	r2, r2
 80020f0:	1acb      	subs	r3, r1, r3
 80020f2:	4252      	negs	r2, r2
 80020f4:	1a9b      	subs	r3, r3, r2
 80020f6:	4698      	mov	r8, r3
 80020f8:	465d      	mov	r5, fp
 80020fa:	e59e      	b.n	8001c3a <__aeabi_dsub+0xba>
 80020fc:	464a      	mov	r2, r9
 80020fe:	0759      	lsls	r1, r3, #29
 8002100:	08d2      	lsrs	r2, r2, #3
 8002102:	430a      	orrs	r2, r1
 8002104:	08db      	lsrs	r3, r3, #3
 8002106:	e6f9      	b.n	8001efc <__aeabi_dsub+0x37c>
 8002108:	464a      	mov	r2, r9
 800210a:	1a14      	subs	r4, r2, r0
 800210c:	45a1      	cmp	r9, r4
 800210e:	4192      	sbcs	r2, r2
 8002110:	1a5b      	subs	r3, r3, r1
 8002112:	4252      	negs	r2, r2
 8002114:	1a9b      	subs	r3, r3, r2
 8002116:	4698      	mov	r8, r3
 8002118:	2601      	movs	r6, #1
 800211a:	e586      	b.n	8001c2a <__aeabi_dsub+0xaa>
 800211c:	464a      	mov	r2, r9
 800211e:	0759      	lsls	r1, r3, #29
 8002120:	08d2      	lsrs	r2, r2, #3
 8002122:	430a      	orrs	r2, r1
 8002124:	08db      	lsrs	r3, r3, #3
 8002126:	e6a5      	b.n	8001e74 <__aeabi_dsub+0x2f4>
 8002128:	464c      	mov	r4, r9
 800212a:	4323      	orrs	r3, r4
 800212c:	001c      	movs	r4, r3
 800212e:	1e63      	subs	r3, r4, #1
 8002130:	419c      	sbcs	r4, r3
 8002132:	e65b      	b.n	8001dec <__aeabi_dsub+0x26c>
 8002134:	4665      	mov	r5, ip
 8002136:	001e      	movs	r6, r3
 8002138:	3d20      	subs	r5, #32
 800213a:	40ee      	lsrs	r6, r5
 800213c:	2c20      	cmp	r4, #32
 800213e:	d005      	beq.n	800214c <__aeabi_dsub+0x5cc>
 8002140:	2540      	movs	r5, #64	; 0x40
 8002142:	1b2d      	subs	r5, r5, r4
 8002144:	40ab      	lsls	r3, r5
 8002146:	464c      	mov	r4, r9
 8002148:	431c      	orrs	r4, r3
 800214a:	46a2      	mov	sl, r4
 800214c:	4654      	mov	r4, sl
 800214e:	1e63      	subs	r3, r4, #1
 8002150:	419c      	sbcs	r4, r3
 8002152:	4334      	orrs	r4, r6
 8002154:	e77d      	b.n	8002052 <__aeabi_dsub+0x4d2>
 8002156:	074b      	lsls	r3, r1, #29
 8002158:	08c2      	lsrs	r2, r0, #3
 800215a:	431a      	orrs	r2, r3
 800215c:	465d      	mov	r5, fp
 800215e:	08cb      	lsrs	r3, r1, #3
 8002160:	e6cc      	b.n	8001efc <__aeabi_dsub+0x37c>
 8002162:	000a      	movs	r2, r1
 8002164:	4302      	orrs	r2, r0
 8002166:	d100      	bne.n	800216a <__aeabi_dsub+0x5ea>
 8002168:	e736      	b.n	8001fd8 <__aeabi_dsub+0x458>
 800216a:	074b      	lsls	r3, r1, #29
 800216c:	08c2      	lsrs	r2, r0, #3
 800216e:	431a      	orrs	r2, r3
 8002170:	465d      	mov	r5, fp
 8002172:	08cb      	lsrs	r3, r1, #3
 8002174:	e681      	b.n	8001e7a <__aeabi_dsub+0x2fa>
 8002176:	464a      	mov	r2, r9
 8002178:	1a84      	subs	r4, r0, r2
 800217a:	42a0      	cmp	r0, r4
 800217c:	4192      	sbcs	r2, r2
 800217e:	1acb      	subs	r3, r1, r3
 8002180:	4252      	negs	r2, r2
 8002182:	1a9b      	subs	r3, r3, r2
 8002184:	4698      	mov	r8, r3
 8002186:	465d      	mov	r5, fp
 8002188:	2601      	movs	r6, #1
 800218a:	e54e      	b.n	8001c2a <__aeabi_dsub+0xaa>
 800218c:	074b      	lsls	r3, r1, #29
 800218e:	08c2      	lsrs	r2, r0, #3
 8002190:	431a      	orrs	r2, r3
 8002192:	08cb      	lsrs	r3, r1, #3
 8002194:	e6b2      	b.n	8001efc <__aeabi_dsub+0x37c>
 8002196:	464a      	mov	r2, r9
 8002198:	1a14      	subs	r4, r2, r0
 800219a:	45a1      	cmp	r9, r4
 800219c:	4192      	sbcs	r2, r2
 800219e:	1a5f      	subs	r7, r3, r1
 80021a0:	4252      	negs	r2, r2
 80021a2:	1aba      	subs	r2, r7, r2
 80021a4:	4690      	mov	r8, r2
 80021a6:	0212      	lsls	r2, r2, #8
 80021a8:	d56b      	bpl.n	8002282 <__aeabi_dsub+0x702>
 80021aa:	464a      	mov	r2, r9
 80021ac:	1a84      	subs	r4, r0, r2
 80021ae:	42a0      	cmp	r0, r4
 80021b0:	4192      	sbcs	r2, r2
 80021b2:	1acb      	subs	r3, r1, r3
 80021b4:	4252      	negs	r2, r2
 80021b6:	1a9b      	subs	r3, r3, r2
 80021b8:	4698      	mov	r8, r3
 80021ba:	465d      	mov	r5, fp
 80021bc:	e564      	b.n	8001c88 <__aeabi_dsub+0x108>
 80021be:	074b      	lsls	r3, r1, #29
 80021c0:	08c2      	lsrs	r2, r0, #3
 80021c2:	431a      	orrs	r2, r3
 80021c4:	465d      	mov	r5, fp
 80021c6:	08cb      	lsrs	r3, r1, #3
 80021c8:	e698      	b.n	8001efc <__aeabi_dsub+0x37c>
 80021ca:	074b      	lsls	r3, r1, #29
 80021cc:	08c2      	lsrs	r2, r0, #3
 80021ce:	431a      	orrs	r2, r3
 80021d0:	08cb      	lsrs	r3, r1, #3
 80021d2:	e64f      	b.n	8001e74 <__aeabi_dsub+0x2f4>
 80021d4:	000a      	movs	r2, r1
 80021d6:	4302      	orrs	r2, r0
 80021d8:	d090      	beq.n	80020fc <__aeabi_dsub+0x57c>
 80021da:	464a      	mov	r2, r9
 80021dc:	075c      	lsls	r4, r3, #29
 80021de:	08d2      	lsrs	r2, r2, #3
 80021e0:	4314      	orrs	r4, r2
 80021e2:	2280      	movs	r2, #128	; 0x80
 80021e4:	08db      	lsrs	r3, r3, #3
 80021e6:	0312      	lsls	r2, r2, #12
 80021e8:	4213      	tst	r3, r2
 80021ea:	d008      	beq.n	80021fe <__aeabi_dsub+0x67e>
 80021ec:	08ce      	lsrs	r6, r1, #3
 80021ee:	4216      	tst	r6, r2
 80021f0:	d105      	bne.n	80021fe <__aeabi_dsub+0x67e>
 80021f2:	08c0      	lsrs	r0, r0, #3
 80021f4:	0749      	lsls	r1, r1, #29
 80021f6:	4308      	orrs	r0, r1
 80021f8:	0004      	movs	r4, r0
 80021fa:	465d      	mov	r5, fp
 80021fc:	0033      	movs	r3, r6
 80021fe:	0f61      	lsrs	r1, r4, #29
 8002200:	00e2      	lsls	r2, r4, #3
 8002202:	0749      	lsls	r1, r1, #29
 8002204:	08d2      	lsrs	r2, r2, #3
 8002206:	430a      	orrs	r2, r1
 8002208:	e678      	b.n	8001efc <__aeabi_dsub+0x37c>
 800220a:	074b      	lsls	r3, r1, #29
 800220c:	08c2      	lsrs	r2, r0, #3
 800220e:	431a      	orrs	r2, r3
 8002210:	08cb      	lsrs	r3, r1, #3
 8002212:	e632      	b.n	8001e7a <__aeabi_dsub+0x2fa>
 8002214:	4448      	add	r0, r9
 8002216:	185b      	adds	r3, r3, r1
 8002218:	4548      	cmp	r0, r9
 800221a:	4192      	sbcs	r2, r2
 800221c:	4698      	mov	r8, r3
 800221e:	4252      	negs	r2, r2
 8002220:	4490      	add	r8, r2
 8002222:	4643      	mov	r3, r8
 8002224:	0004      	movs	r4, r0
 8002226:	021b      	lsls	r3, r3, #8
 8002228:	d400      	bmi.n	800222c <__aeabi_dsub+0x6ac>
 800222a:	e61a      	b.n	8001e62 <__aeabi_dsub+0x2e2>
 800222c:	4642      	mov	r2, r8
 800222e:	4b0e      	ldr	r3, [pc, #56]	; (8002268 <__aeabi_dsub+0x6e8>)
 8002230:	2601      	movs	r6, #1
 8002232:	401a      	ands	r2, r3
 8002234:	4690      	mov	r8, r2
 8002236:	e614      	b.n	8001e62 <__aeabi_dsub+0x2e2>
 8002238:	4666      	mov	r6, ip
 800223a:	001f      	movs	r7, r3
 800223c:	3e20      	subs	r6, #32
 800223e:	40f7      	lsrs	r7, r6
 8002240:	2c20      	cmp	r4, #32
 8002242:	d005      	beq.n	8002250 <__aeabi_dsub+0x6d0>
 8002244:	2640      	movs	r6, #64	; 0x40
 8002246:	1b36      	subs	r6, r6, r4
 8002248:	40b3      	lsls	r3, r6
 800224a:	464c      	mov	r4, r9
 800224c:	431c      	orrs	r4, r3
 800224e:	46a2      	mov	sl, r4
 8002250:	4654      	mov	r4, sl
 8002252:	1e63      	subs	r3, r4, #1
 8002254:	419c      	sbcs	r4, r3
 8002256:	433c      	orrs	r4, r7
 8002258:	e5c8      	b.n	8001dec <__aeabi_dsub+0x26c>
 800225a:	0011      	movs	r1, r2
 800225c:	2300      	movs	r3, #0
 800225e:	2200      	movs	r2, #0
 8002260:	e532      	b.n	8001cc8 <__aeabi_dsub+0x148>
 8002262:	46c0      	nop			; (mov r8, r8)
 8002264:	000007ff 	.word	0x000007ff
 8002268:	ff7fffff 	.word	0xff7fffff
 800226c:	000007fe 	.word	0x000007fe
 8002270:	464a      	mov	r2, r9
 8002272:	1814      	adds	r4, r2, r0
 8002274:	4284      	cmp	r4, r0
 8002276:	4192      	sbcs	r2, r2
 8002278:	185b      	adds	r3, r3, r1
 800227a:	4698      	mov	r8, r3
 800227c:	4252      	negs	r2, r2
 800227e:	4490      	add	r8, r2
 8002280:	e5e9      	b.n	8001e56 <__aeabi_dsub+0x2d6>
 8002282:	4642      	mov	r2, r8
 8002284:	4322      	orrs	r2, r4
 8002286:	d100      	bne.n	800228a <__aeabi_dsub+0x70a>
 8002288:	e6a6      	b.n	8001fd8 <__aeabi_dsub+0x458>
 800228a:	e5ea      	b.n	8001e62 <__aeabi_dsub+0x2e2>
 800228c:	074b      	lsls	r3, r1, #29
 800228e:	08c2      	lsrs	r2, r0, #3
 8002290:	431a      	orrs	r2, r3
 8002292:	08cb      	lsrs	r3, r1, #3
 8002294:	e632      	b.n	8001efc <__aeabi_dsub+0x37c>
 8002296:	2200      	movs	r2, #0
 8002298:	4901      	ldr	r1, [pc, #4]	; (80022a0 <__aeabi_dsub+0x720>)
 800229a:	0013      	movs	r3, r2
 800229c:	e514      	b.n	8001cc8 <__aeabi_dsub+0x148>
 800229e:	46c0      	nop			; (mov r8, r8)
 80022a0:	000007ff 	.word	0x000007ff

080022a4 <__aeabi_f2d>:
 80022a4:	b570      	push	{r4, r5, r6, lr}
 80022a6:	0043      	lsls	r3, r0, #1
 80022a8:	0246      	lsls	r6, r0, #9
 80022aa:	0fc4      	lsrs	r4, r0, #31
 80022ac:	20fe      	movs	r0, #254	; 0xfe
 80022ae:	0e1b      	lsrs	r3, r3, #24
 80022b0:	1c59      	adds	r1, r3, #1
 80022b2:	0a75      	lsrs	r5, r6, #9
 80022b4:	4208      	tst	r0, r1
 80022b6:	d00c      	beq.n	80022d2 <__aeabi_f2d+0x2e>
 80022b8:	22e0      	movs	r2, #224	; 0xe0
 80022ba:	0092      	lsls	r2, r2, #2
 80022bc:	4694      	mov	ip, r2
 80022be:	076d      	lsls	r5, r5, #29
 80022c0:	0b36      	lsrs	r6, r6, #12
 80022c2:	4463      	add	r3, ip
 80022c4:	051b      	lsls	r3, r3, #20
 80022c6:	4333      	orrs	r3, r6
 80022c8:	07e4      	lsls	r4, r4, #31
 80022ca:	4323      	orrs	r3, r4
 80022cc:	0028      	movs	r0, r5
 80022ce:	0019      	movs	r1, r3
 80022d0:	bd70      	pop	{r4, r5, r6, pc}
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d114      	bne.n	8002300 <__aeabi_f2d+0x5c>
 80022d6:	2d00      	cmp	r5, #0
 80022d8:	d01b      	beq.n	8002312 <__aeabi_f2d+0x6e>
 80022da:	0028      	movs	r0, r5
 80022dc:	f000 f8b2 	bl	8002444 <__clzsi2>
 80022e0:	280a      	cmp	r0, #10
 80022e2:	dc1c      	bgt.n	800231e <__aeabi_f2d+0x7a>
 80022e4:	230b      	movs	r3, #11
 80022e6:	002a      	movs	r2, r5
 80022e8:	1a1b      	subs	r3, r3, r0
 80022ea:	40da      	lsrs	r2, r3
 80022ec:	0003      	movs	r3, r0
 80022ee:	3315      	adds	r3, #21
 80022f0:	409d      	lsls	r5, r3
 80022f2:	4b0e      	ldr	r3, [pc, #56]	; (800232c <__aeabi_f2d+0x88>)
 80022f4:	0312      	lsls	r2, r2, #12
 80022f6:	1a1b      	subs	r3, r3, r0
 80022f8:	055b      	lsls	r3, r3, #21
 80022fa:	0b16      	lsrs	r6, r2, #12
 80022fc:	0d5b      	lsrs	r3, r3, #21
 80022fe:	e7e1      	b.n	80022c4 <__aeabi_f2d+0x20>
 8002300:	2d00      	cmp	r5, #0
 8002302:	d009      	beq.n	8002318 <__aeabi_f2d+0x74>
 8002304:	0b32      	lsrs	r2, r6, #12
 8002306:	2680      	movs	r6, #128	; 0x80
 8002308:	0336      	lsls	r6, r6, #12
 800230a:	4b09      	ldr	r3, [pc, #36]	; (8002330 <__aeabi_f2d+0x8c>)
 800230c:	076d      	lsls	r5, r5, #29
 800230e:	4316      	orrs	r6, r2
 8002310:	e7d8      	b.n	80022c4 <__aeabi_f2d+0x20>
 8002312:	2300      	movs	r3, #0
 8002314:	2600      	movs	r6, #0
 8002316:	e7d5      	b.n	80022c4 <__aeabi_f2d+0x20>
 8002318:	2600      	movs	r6, #0
 800231a:	4b05      	ldr	r3, [pc, #20]	; (8002330 <__aeabi_f2d+0x8c>)
 800231c:	e7d2      	b.n	80022c4 <__aeabi_f2d+0x20>
 800231e:	0003      	movs	r3, r0
 8002320:	002a      	movs	r2, r5
 8002322:	3b0b      	subs	r3, #11
 8002324:	409a      	lsls	r2, r3
 8002326:	2500      	movs	r5, #0
 8002328:	e7e3      	b.n	80022f2 <__aeabi_f2d+0x4e>
 800232a:	46c0      	nop			; (mov r8, r8)
 800232c:	00000389 	.word	0x00000389
 8002330:	000007ff 	.word	0x000007ff

08002334 <__aeabi_d2f>:
 8002334:	0002      	movs	r2, r0
 8002336:	004b      	lsls	r3, r1, #1
 8002338:	b5f0      	push	{r4, r5, r6, r7, lr}
 800233a:	0308      	lsls	r0, r1, #12
 800233c:	0d5b      	lsrs	r3, r3, #21
 800233e:	4e3d      	ldr	r6, [pc, #244]	; (8002434 <__aeabi_d2f+0x100>)
 8002340:	0fcc      	lsrs	r4, r1, #31
 8002342:	0a40      	lsrs	r0, r0, #9
 8002344:	0f51      	lsrs	r1, r2, #29
 8002346:	1c5f      	adds	r7, r3, #1
 8002348:	4308      	orrs	r0, r1
 800234a:	00d5      	lsls	r5, r2, #3
 800234c:	4237      	tst	r7, r6
 800234e:	d00a      	beq.n	8002366 <__aeabi_d2f+0x32>
 8002350:	4939      	ldr	r1, [pc, #228]	; (8002438 <__aeabi_d2f+0x104>)
 8002352:	185e      	adds	r6, r3, r1
 8002354:	2efe      	cmp	r6, #254	; 0xfe
 8002356:	dd16      	ble.n	8002386 <__aeabi_d2f+0x52>
 8002358:	23ff      	movs	r3, #255	; 0xff
 800235a:	2100      	movs	r1, #0
 800235c:	05db      	lsls	r3, r3, #23
 800235e:	430b      	orrs	r3, r1
 8002360:	07e0      	lsls	r0, r4, #31
 8002362:	4318      	orrs	r0, r3
 8002364:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002366:	2b00      	cmp	r3, #0
 8002368:	d106      	bne.n	8002378 <__aeabi_d2f+0x44>
 800236a:	4328      	orrs	r0, r5
 800236c:	d027      	beq.n	80023be <__aeabi_d2f+0x8a>
 800236e:	2105      	movs	r1, #5
 8002370:	0189      	lsls	r1, r1, #6
 8002372:	0a49      	lsrs	r1, r1, #9
 8002374:	b2db      	uxtb	r3, r3
 8002376:	e7f1      	b.n	800235c <__aeabi_d2f+0x28>
 8002378:	4305      	orrs	r5, r0
 800237a:	d0ed      	beq.n	8002358 <__aeabi_d2f+0x24>
 800237c:	2180      	movs	r1, #128	; 0x80
 800237e:	03c9      	lsls	r1, r1, #15
 8002380:	23ff      	movs	r3, #255	; 0xff
 8002382:	4301      	orrs	r1, r0
 8002384:	e7ea      	b.n	800235c <__aeabi_d2f+0x28>
 8002386:	2e00      	cmp	r6, #0
 8002388:	dd1c      	ble.n	80023c4 <__aeabi_d2f+0x90>
 800238a:	0192      	lsls	r2, r2, #6
 800238c:	0011      	movs	r1, r2
 800238e:	1e4a      	subs	r2, r1, #1
 8002390:	4191      	sbcs	r1, r2
 8002392:	00c0      	lsls	r0, r0, #3
 8002394:	0f6d      	lsrs	r5, r5, #29
 8002396:	4301      	orrs	r1, r0
 8002398:	4329      	orrs	r1, r5
 800239a:	074b      	lsls	r3, r1, #29
 800239c:	d048      	beq.n	8002430 <__aeabi_d2f+0xfc>
 800239e:	230f      	movs	r3, #15
 80023a0:	400b      	ands	r3, r1
 80023a2:	2b04      	cmp	r3, #4
 80023a4:	d000      	beq.n	80023a8 <__aeabi_d2f+0x74>
 80023a6:	3104      	adds	r1, #4
 80023a8:	2380      	movs	r3, #128	; 0x80
 80023aa:	04db      	lsls	r3, r3, #19
 80023ac:	400b      	ands	r3, r1
 80023ae:	d03f      	beq.n	8002430 <__aeabi_d2f+0xfc>
 80023b0:	1c72      	adds	r2, r6, #1
 80023b2:	2efe      	cmp	r6, #254	; 0xfe
 80023b4:	d0d0      	beq.n	8002358 <__aeabi_d2f+0x24>
 80023b6:	0189      	lsls	r1, r1, #6
 80023b8:	0a49      	lsrs	r1, r1, #9
 80023ba:	b2d3      	uxtb	r3, r2
 80023bc:	e7ce      	b.n	800235c <__aeabi_d2f+0x28>
 80023be:	2300      	movs	r3, #0
 80023c0:	2100      	movs	r1, #0
 80023c2:	e7cb      	b.n	800235c <__aeabi_d2f+0x28>
 80023c4:	0032      	movs	r2, r6
 80023c6:	3217      	adds	r2, #23
 80023c8:	db22      	blt.n	8002410 <__aeabi_d2f+0xdc>
 80023ca:	2180      	movs	r1, #128	; 0x80
 80023cc:	221e      	movs	r2, #30
 80023ce:	0409      	lsls	r1, r1, #16
 80023d0:	4308      	orrs	r0, r1
 80023d2:	1b92      	subs	r2, r2, r6
 80023d4:	2a1f      	cmp	r2, #31
 80023d6:	dd1d      	ble.n	8002414 <__aeabi_d2f+0xe0>
 80023d8:	2102      	movs	r1, #2
 80023da:	4249      	negs	r1, r1
 80023dc:	1b8e      	subs	r6, r1, r6
 80023de:	0001      	movs	r1, r0
 80023e0:	40f1      	lsrs	r1, r6
 80023e2:	000e      	movs	r6, r1
 80023e4:	2a20      	cmp	r2, #32
 80023e6:	d004      	beq.n	80023f2 <__aeabi_d2f+0xbe>
 80023e8:	4a14      	ldr	r2, [pc, #80]	; (800243c <__aeabi_d2f+0x108>)
 80023ea:	4694      	mov	ip, r2
 80023ec:	4463      	add	r3, ip
 80023ee:	4098      	lsls	r0, r3
 80023f0:	4305      	orrs	r5, r0
 80023f2:	0029      	movs	r1, r5
 80023f4:	1e4d      	subs	r5, r1, #1
 80023f6:	41a9      	sbcs	r1, r5
 80023f8:	4331      	orrs	r1, r6
 80023fa:	2600      	movs	r6, #0
 80023fc:	074b      	lsls	r3, r1, #29
 80023fe:	d1ce      	bne.n	800239e <__aeabi_d2f+0x6a>
 8002400:	2080      	movs	r0, #128	; 0x80
 8002402:	000b      	movs	r3, r1
 8002404:	04c0      	lsls	r0, r0, #19
 8002406:	2201      	movs	r2, #1
 8002408:	4003      	ands	r3, r0
 800240a:	4201      	tst	r1, r0
 800240c:	d1d3      	bne.n	80023b6 <__aeabi_d2f+0x82>
 800240e:	e7af      	b.n	8002370 <__aeabi_d2f+0x3c>
 8002410:	2300      	movs	r3, #0
 8002412:	e7ac      	b.n	800236e <__aeabi_d2f+0x3a>
 8002414:	490a      	ldr	r1, [pc, #40]	; (8002440 <__aeabi_d2f+0x10c>)
 8002416:	468c      	mov	ip, r1
 8002418:	0029      	movs	r1, r5
 800241a:	4463      	add	r3, ip
 800241c:	40d1      	lsrs	r1, r2
 800241e:	409d      	lsls	r5, r3
 8002420:	000a      	movs	r2, r1
 8002422:	0029      	movs	r1, r5
 8002424:	4098      	lsls	r0, r3
 8002426:	1e4d      	subs	r5, r1, #1
 8002428:	41a9      	sbcs	r1, r5
 800242a:	4301      	orrs	r1, r0
 800242c:	4311      	orrs	r1, r2
 800242e:	e7e4      	b.n	80023fa <__aeabi_d2f+0xc6>
 8002430:	0033      	movs	r3, r6
 8002432:	e79d      	b.n	8002370 <__aeabi_d2f+0x3c>
 8002434:	000007fe 	.word	0x000007fe
 8002438:	fffffc80 	.word	0xfffffc80
 800243c:	fffffca2 	.word	0xfffffca2
 8002440:	fffffc82 	.word	0xfffffc82

08002444 <__clzsi2>:
 8002444:	211c      	movs	r1, #28
 8002446:	2301      	movs	r3, #1
 8002448:	041b      	lsls	r3, r3, #16
 800244a:	4298      	cmp	r0, r3
 800244c:	d301      	bcc.n	8002452 <__clzsi2+0xe>
 800244e:	0c00      	lsrs	r0, r0, #16
 8002450:	3910      	subs	r1, #16
 8002452:	0a1b      	lsrs	r3, r3, #8
 8002454:	4298      	cmp	r0, r3
 8002456:	d301      	bcc.n	800245c <__clzsi2+0x18>
 8002458:	0a00      	lsrs	r0, r0, #8
 800245a:	3908      	subs	r1, #8
 800245c:	091b      	lsrs	r3, r3, #4
 800245e:	4298      	cmp	r0, r3
 8002460:	d301      	bcc.n	8002466 <__clzsi2+0x22>
 8002462:	0900      	lsrs	r0, r0, #4
 8002464:	3904      	subs	r1, #4
 8002466:	a202      	add	r2, pc, #8	; (adr r2, 8002470 <__clzsi2+0x2c>)
 8002468:	5c10      	ldrb	r0, [r2, r0]
 800246a:	1840      	adds	r0, r0, r1
 800246c:	4770      	bx	lr
 800246e:	46c0      	nop			; (mov r8, r8)
 8002470:	02020304 	.word	0x02020304
 8002474:	01010101 	.word	0x01010101
	...

08002480 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002480:	4770      	bx	lr
	...

08002484 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002484:	b510      	push	{r4, lr}
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002486:	4a06      	ldr	r2, [pc, #24]	; (80024a0 <HAL_Init+0x1c>)
 8002488:	6813      	ldr	r3, [r2, #0]
 800248a:	2110      	movs	r1, #16
 800248c:	430b      	orrs	r3, r1
 800248e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002490:	2000      	movs	r0, #0
 8002492:	f003 f885 	bl	80055a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002496:	f002 ffe3 	bl	8005460 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 800249a:	2000      	movs	r0, #0
 800249c:	bd10      	pop	{r4, pc}
 800249e:	46c0      	nop			; (mov r8, r8)
 80024a0:	40022000 	.word	0x40022000

080024a4 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80024a4:	4a03      	ldr	r2, [pc, #12]	; (80024b4 <HAL_IncTick+0x10>)
 80024a6:	6811      	ldr	r1, [r2, #0]
 80024a8:	4b03      	ldr	r3, [pc, #12]	; (80024b8 <HAL_IncTick+0x14>)
 80024aa:	781b      	ldrb	r3, [r3, #0]
 80024ac:	185b      	adds	r3, r3, r1
 80024ae:	6013      	str	r3, [r2, #0]
}
 80024b0:	4770      	bx	lr
 80024b2:	46c0      	nop			; (mov r8, r8)
 80024b4:	20000210 	.word	0x20000210
 80024b8:	20000004 	.word	0x20000004

080024bc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80024bc:	4b01      	ldr	r3, [pc, #4]	; (80024c4 <HAL_GetTick+0x8>)
 80024be:	6818      	ldr	r0, [r3, #0]
}
 80024c0:	4770      	bx	lr
 80024c2:	46c0      	nop			; (mov r8, r8)
 80024c4:	20000210 	.word	0x20000210

080024c8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024c8:	b570      	push	{r4, r5, r6, lr}
 80024ca:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80024cc:	f7ff fff6 	bl	80024bc <HAL_GetTick>
 80024d0:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024d2:	1c63      	adds	r3, r4, #1
 80024d4:	d002      	beq.n	80024dc <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80024d6:	4b04      	ldr	r3, [pc, #16]	; (80024e8 <HAL_Delay+0x20>)
 80024d8:	781b      	ldrb	r3, [r3, #0]
 80024da:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80024dc:	f7ff ffee 	bl	80024bc <HAL_GetTick>
 80024e0:	1b40      	subs	r0, r0, r5
 80024e2:	42a0      	cmp	r0, r4
 80024e4:	d3fa      	bcc.n	80024dc <HAL_Delay+0x14>
  {
  }
}
 80024e6:	bd70      	pop	{r4, r5, r6, pc}
 80024e8:	20000004 	.word	0x20000004

080024ec <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024ec:	b570      	push	{r4, r5, r6, lr}
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80024ee:	2800      	cmp	r0, #0
 80024f0:	db11      	blt.n	8002516 <HAL_NVIC_SetPriority+0x2a>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80024f2:	0883      	lsrs	r3, r0, #2
 80024f4:	4e13      	ldr	r6, [pc, #76]	; (8002544 <HAL_NVIC_SetPriority+0x58>)
 80024f6:	33c0      	adds	r3, #192	; 0xc0
 80024f8:	009b      	lsls	r3, r3, #2
 80024fa:	599d      	ldr	r5, [r3, r6]
 80024fc:	2403      	movs	r4, #3
 80024fe:	4020      	ands	r0, r4
 8002500:	00c0      	lsls	r0, r0, #3
 8002502:	22ff      	movs	r2, #255	; 0xff
 8002504:	0014      	movs	r4, r2
 8002506:	4084      	lsls	r4, r0
 8002508:	43a5      	bics	r5, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800250a:	0189      	lsls	r1, r1, #6
 800250c:	400a      	ands	r2, r1
 800250e:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002510:	432a      	orrs	r2, r5
 8002512:	519a      	str	r2, [r3, r6]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8002514:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002516:	230f      	movs	r3, #15
 8002518:	4003      	ands	r3, r0
 800251a:	3b08      	subs	r3, #8
 800251c:	089b      	lsrs	r3, r3, #2
 800251e:	3306      	adds	r3, #6
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	4a09      	ldr	r2, [pc, #36]	; (8002548 <HAL_NVIC_SetPriority+0x5c>)
 8002524:	4694      	mov	ip, r2
 8002526:	4463      	add	r3, ip
 8002528:	685c      	ldr	r4, [r3, #4]
 800252a:	2203      	movs	r2, #3
 800252c:	4010      	ands	r0, r2
 800252e:	00c0      	lsls	r0, r0, #3
 8002530:	32fc      	adds	r2, #252	; 0xfc
 8002532:	0015      	movs	r5, r2
 8002534:	4085      	lsls	r5, r0
 8002536:	43ac      	bics	r4, r5
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002538:	0189      	lsls	r1, r1, #6
 800253a:	400a      	ands	r2, r1
 800253c:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800253e:	4322      	orrs	r2, r4
 8002540:	605a      	str	r2, [r3, #4]
 8002542:	e7e7      	b.n	8002514 <HAL_NVIC_SetPriority+0x28>
 8002544:	e000e100 	.word	0xe000e100
 8002548:	e000ed00 	.word	0xe000ed00

0800254c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800254c:	2800      	cmp	r0, #0
 800254e:	db05      	blt.n	800255c <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002550:	231f      	movs	r3, #31
 8002552:	4018      	ands	r0, r3
 8002554:	3b1e      	subs	r3, #30
 8002556:	4083      	lsls	r3, r0
 8002558:	4a01      	ldr	r2, [pc, #4]	; (8002560 <HAL_NVIC_EnableIRQ+0x14>)
 800255a:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800255c:	4770      	bx	lr
 800255e:	46c0      	nop			; (mov r8, r8)
 8002560:	e000e100 	.word	0xe000e100

08002564 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002564:	3801      	subs	r0, #1
 8002566:	2380      	movs	r3, #128	; 0x80
 8002568:	045b      	lsls	r3, r3, #17
 800256a:	4298      	cmp	r0, r3
 800256c:	d20f      	bcs.n	800258e <HAL_SYSTICK_Config+0x2a>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800256e:	4a09      	ldr	r2, [pc, #36]	; (8002594 <HAL_SYSTICK_Config+0x30>)
 8002570:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002572:	4809      	ldr	r0, [pc, #36]	; (8002598 <HAL_SYSTICK_Config+0x34>)
 8002574:	6a03      	ldr	r3, [r0, #32]
 8002576:	021b      	lsls	r3, r3, #8
 8002578:	0a1b      	lsrs	r3, r3, #8
 800257a:	21c0      	movs	r1, #192	; 0xc0
 800257c:	0609      	lsls	r1, r1, #24
 800257e:	430b      	orrs	r3, r1
 8002580:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002582:	2300      	movs	r3, #0
 8002584:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002586:	3307      	adds	r3, #7
 8002588:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800258a:	2000      	movs	r0, #0
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800258c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800258e:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 8002590:	e7fc      	b.n	800258c <HAL_SYSTICK_Config+0x28>
 8002592:	46c0      	nop			; (mov r8, r8)
 8002594:	e000e010 	.word	0xe000e010
 8002598:	e000ed00 	.word	0xe000ed00

0800259c <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800259c:	2804      	cmp	r0, #4
 800259e:	d005      	beq.n	80025ac <HAL_SYSTICK_CLKSourceConfig+0x10>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80025a0:	4a05      	ldr	r2, [pc, #20]	; (80025b8 <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 80025a2:	6813      	ldr	r3, [r2, #0]
 80025a4:	2104      	movs	r1, #4
 80025a6:	438b      	bics	r3, r1
 80025a8:	6013      	str	r3, [r2, #0]
  }
}
 80025aa:	4770      	bx	lr
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80025ac:	4a02      	ldr	r2, [pc, #8]	; (80025b8 <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 80025ae:	6813      	ldr	r3, [r2, #0]
 80025b0:	2104      	movs	r1, #4
 80025b2:	430b      	orrs	r3, r1
 80025b4:	6013      	str	r3, [r2, #0]
 80025b6:	e7f8      	b.n	80025aa <HAL_SYSTICK_CLKSourceConfig+0xe>
 80025b8:	e000e010 	.word	0xe000e010

080025bc <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80025bc:	4770      	bx	lr

080025be <HAL_SYSTICK_IRQHandler>:
{
 80025be:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 80025c0:	f7ff fffc 	bl	80025bc <HAL_SYSTICK_Callback>
}
 80025c4:	bd10      	pop	{r4, pc}

080025c6 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80025c6:	b510      	push	{r4, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80025c8:	2321      	movs	r3, #33	; 0x21
 80025ca:	5cc3      	ldrb	r3, [r0, r3]
 80025cc:	2b02      	cmp	r3, #2
 80025ce:	d006      	beq.n	80025de <HAL_DMA_Abort+0x18>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025d0:	2304      	movs	r3, #4
 80025d2:	6383      	str	r3, [r0, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025d4:	331c      	adds	r3, #28
 80025d6:	2200      	movs	r2, #0
 80025d8:	54c2      	strb	r2, [r0, r3]

    return HAL_ERROR;
 80025da:	2001      	movs	r0, #1

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);

  return HAL_OK;
}
 80025dc:	bd10      	pop	{r4, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80025de:	6802      	ldr	r2, [r0, #0]
 80025e0:	6813      	ldr	r3, [r2, #0]
 80025e2:	210e      	movs	r1, #14
 80025e4:	438b      	bics	r3, r1
 80025e6:	6013      	str	r3, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80025e8:	6801      	ldr	r1, [r0, #0]
 80025ea:	680a      	ldr	r2, [r1, #0]
 80025ec:	2301      	movs	r3, #1
 80025ee:	439a      	bics	r2, r3
 80025f0:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80025f2:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80025f4:	0019      	movs	r1, r3
 80025f6:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80025f8:	40a1      	lsls	r1, r4
 80025fa:	6051      	str	r1, [r2, #4]
  hdma->State = HAL_DMA_STATE_READY;
 80025fc:	2221      	movs	r2, #33	; 0x21
 80025fe:	5483      	strb	r3, [r0, r2]
  __HAL_UNLOCK(hdma);
 8002600:	331f      	adds	r3, #31
 8002602:	2200      	movs	r2, #0
 8002604:	54c2      	strb	r2, [r0, r3]
  return HAL_OK;
 8002606:	2000      	movs	r0, #0
 8002608:	e7e8      	b.n	80025dc <HAL_DMA_Abort+0x16>

0800260a <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800260a:	b510      	push	{r4, lr}
  HAL_StatusTypeDef status = HAL_OK;

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800260c:	2321      	movs	r3, #33	; 0x21
 800260e:	5cc3      	ldrb	r3, [r0, r3]
 8002610:	2b02      	cmp	r3, #2
 8002612:	d003      	beq.n	800261c <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002614:	2304      	movs	r3, #4
 8002616:	6383      	str	r3, [r0, #56]	; 0x38

    status = HAL_ERROR;
 8002618:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 800261a:	bd10      	pop	{r4, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800261c:	6802      	ldr	r2, [r0, #0]
 800261e:	6813      	ldr	r3, [r2, #0]
 8002620:	210e      	movs	r1, #14
 8002622:	438b      	bics	r3, r1
 8002624:	6013      	str	r3, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002626:	6801      	ldr	r1, [r0, #0]
 8002628:	680a      	ldr	r2, [r1, #0]
 800262a:	2301      	movs	r3, #1
 800262c:	439a      	bics	r2, r3
 800262e:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002630:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8002632:	0019      	movs	r1, r3
 8002634:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002636:	40a1      	lsls	r1, r4
 8002638:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800263a:	2221      	movs	r2, #33	; 0x21
 800263c:	5483      	strb	r3, [r0, r2]
    __HAL_UNLOCK(hdma);
 800263e:	331f      	adds	r3, #31
 8002640:	2200      	movs	r2, #0
 8002642:	54c2      	strb	r2, [r0, r3]
    if (hdma->XferAbortCallback != NULL)
 8002644:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002646:	2b00      	cmp	r3, #0
 8002648:	d002      	beq.n	8002650 <HAL_DMA_Abort_IT+0x46>
      hdma->XferAbortCallback(hdma);
 800264a:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800264c:	2000      	movs	r0, #0
 800264e:	e7e4      	b.n	800261a <HAL_DMA_Abort_IT+0x10>
 8002650:	2000      	movs	r0, #0
 8002652:	e7e2      	b.n	800261a <HAL_DMA_Abort_IT+0x10>

08002654 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002654:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002656:	b083      	sub	sp, #12
  uint32_t position = 0x00u;
 8002658:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800265a:	e057      	b.n	800270c <HAL_GPIO_Init+0xb8>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800265c:	6884      	ldr	r4, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800265e:	005f      	lsls	r7, r3, #1
 8002660:	2603      	movs	r6, #3
 8002662:	40be      	lsls	r6, r7
 8002664:	43b4      	bics	r4, r6
 8002666:	0026      	movs	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002668:	68cc      	ldr	r4, [r1, #12]
 800266a:	40bc      	lsls	r4, r7
 800266c:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 800266e:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002670:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002672:	4394      	bics	r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002674:	684a      	ldr	r2, [r1, #4]
 8002676:	0916      	lsrs	r6, r2, #4
 8002678:	2201      	movs	r2, #1
 800267a:	4032      	ands	r2, r6
 800267c:	409a      	lsls	r2, r3
 800267e:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8002680:	6042      	str	r2, [r0, #4]
 8002682:	e053      	b.n	800272c <HAL_GPIO_Init+0xd8>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002684:	08dc      	lsrs	r4, r3, #3
 8002686:	3408      	adds	r4, #8
 8002688:	00a4      	lsls	r4, r4, #2
 800268a:	5826      	ldr	r6, [r4, r0]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800268c:	3205      	adds	r2, #5
 800268e:	401a      	ands	r2, r3
 8002690:	0092      	lsls	r2, r2, #2
 8002692:	270f      	movs	r7, #15
 8002694:	4097      	lsls	r7, r2
 8002696:	43be      	bics	r6, r7
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002698:	690f      	ldr	r7, [r1, #16]
 800269a:	4097      	lsls	r7, r2
 800269c:	003a      	movs	r2, r7
 800269e:	4332      	orrs	r2, r6
        GPIOx->AFR[position >> 3u] = temp;
 80026a0:	5022      	str	r2, [r4, r0]
 80026a2:	e057      	b.n	8002754 <HAL_GPIO_Init+0x100>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80026a4:	2603      	movs	r6, #3
 80026a6:	e000      	b.n	80026aa <HAL_GPIO_Init+0x56>
 80026a8:	2600      	movs	r6, #0
 80026aa:	40a6      	lsls	r6, r4
 80026ac:	0034      	movs	r4, r6
 80026ae:	433c      	orrs	r4, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 80026b0:	3202      	adds	r2, #2
 80026b2:	0092      	lsls	r2, r2, #2
 80026b4:	4e44      	ldr	r6, [pc, #272]	; (80027c8 <HAL_GPIO_Init+0x174>)
 80026b6:	5194      	str	r4, [r2, r6]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80026b8:	4a44      	ldr	r2, [pc, #272]	; (80027cc <HAL_GPIO_Init+0x178>)
 80026ba:	6894      	ldr	r4, [r2, #8]
        temp &= ~(iocurrent);
 80026bc:	43ea      	mvns	r2, r5
 80026be:	0026      	movs	r6, r4
 80026c0:	43ae      	bics	r6, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80026c2:	684f      	ldr	r7, [r1, #4]
 80026c4:	02ff      	lsls	r7, r7, #11
 80026c6:	d501      	bpl.n	80026cc <HAL_GPIO_Init+0x78>
        {
          temp |= iocurrent;
 80026c8:	432c      	orrs	r4, r5
 80026ca:	0026      	movs	r6, r4
        }
        EXTI->RTSR = temp;
 80026cc:	4c3f      	ldr	r4, [pc, #252]	; (80027cc <HAL_GPIO_Init+0x178>)
 80026ce:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 80026d0:	68e4      	ldr	r4, [r4, #12]
        temp &= ~(iocurrent);
 80026d2:	0026      	movs	r6, r4
 80026d4:	4016      	ands	r6, r2
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80026d6:	684f      	ldr	r7, [r1, #4]
 80026d8:	02bf      	lsls	r7, r7, #10
 80026da:	d501      	bpl.n	80026e0 <HAL_GPIO_Init+0x8c>
        {
          temp |= iocurrent;
 80026dc:	432c      	orrs	r4, r5
 80026de:	0026      	movs	r6, r4
        }
        EXTI->FTSR = temp;
 80026e0:	4c3a      	ldr	r4, [pc, #232]	; (80027cc <HAL_GPIO_Init+0x178>)
 80026e2:	60e6      	str	r6, [r4, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80026e4:	6864      	ldr	r4, [r4, #4]
        temp &= ~(iocurrent);
 80026e6:	0026      	movs	r6, r4
 80026e8:	4016      	ands	r6, r2
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80026ea:	684f      	ldr	r7, [r1, #4]
 80026ec:	03bf      	lsls	r7, r7, #14
 80026ee:	d501      	bpl.n	80026f4 <HAL_GPIO_Init+0xa0>
        {
          temp |= iocurrent;
 80026f0:	432c      	orrs	r4, r5
 80026f2:	0026      	movs	r6, r4
        }
        EXTI->EMR = temp;
 80026f4:	4c35      	ldr	r4, [pc, #212]	; (80027cc <HAL_GPIO_Init+0x178>)
 80026f6:	6066      	str	r6, [r4, #4]

        temp = EXTI->IMR;
 80026f8:	6824      	ldr	r4, [r4, #0]
        temp &= ~(iocurrent);
 80026fa:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80026fc:	684e      	ldr	r6, [r1, #4]
 80026fe:	03f6      	lsls	r6, r6, #15
 8002700:	d501      	bpl.n	8002706 <HAL_GPIO_Init+0xb2>
        {
          temp |= iocurrent;
 8002702:	002a      	movs	r2, r5
 8002704:	4322      	orrs	r2, r4
        }
        EXTI->IMR = temp;
 8002706:	4c31      	ldr	r4, [pc, #196]	; (80027cc <HAL_GPIO_Init+0x178>)
 8002708:	6022      	str	r2, [r4, #0]
      }
    }

    position++;
 800270a:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800270c:	680c      	ldr	r4, [r1, #0]
 800270e:	0022      	movs	r2, r4
 8002710:	40da      	lsrs	r2, r3
 8002712:	d057      	beq.n	80027c4 <HAL_GPIO_Init+0x170>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002714:	2201      	movs	r2, #1
 8002716:	409a      	lsls	r2, r3
 8002718:	0025      	movs	r5, r4
 800271a:	4015      	ands	r5, r2
    if (iocurrent != 0x00u)
 800271c:	4214      	tst	r4, r2
 800271e:	d0f4      	beq.n	800270a <HAL_GPIO_Init+0xb6>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002720:	2403      	movs	r4, #3
 8002722:	684e      	ldr	r6, [r1, #4]
 8002724:	4034      	ands	r4, r6
 8002726:	3c01      	subs	r4, #1
 8002728:	2c01      	cmp	r4, #1
 800272a:	d997      	bls.n	800265c <HAL_GPIO_Init+0x8>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800272c:	2203      	movs	r2, #3
 800272e:	684c      	ldr	r4, [r1, #4]
 8002730:	4022      	ands	r2, r4
 8002732:	2a03      	cmp	r2, #3
 8002734:	d009      	beq.n	800274a <HAL_GPIO_Init+0xf6>
        temp = GPIOx->PUPDR;
 8002736:	68c2      	ldr	r2, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002738:	005e      	lsls	r6, r3, #1
 800273a:	2403      	movs	r4, #3
 800273c:	40b4      	lsls	r4, r6
 800273e:	43a2      	bics	r2, r4
 8002740:	0014      	movs	r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002742:	688a      	ldr	r2, [r1, #8]
 8002744:	40b2      	lsls	r2, r6
 8002746:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8002748:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800274a:	2203      	movs	r2, #3
 800274c:	684c      	ldr	r4, [r1, #4]
 800274e:	4022      	ands	r2, r4
 8002750:	2a02      	cmp	r2, #2
 8002752:	d097      	beq.n	8002684 <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 8002754:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002756:	005e      	lsls	r6, r3, #1
 8002758:	2203      	movs	r2, #3
 800275a:	0017      	movs	r7, r2
 800275c:	40b7      	lsls	r7, r6
 800275e:	43bc      	bics	r4, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002760:	684f      	ldr	r7, [r1, #4]
 8002762:	403a      	ands	r2, r7
 8002764:	40b2      	lsls	r2, r6
 8002766:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8002768:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800276a:	22c0      	movs	r2, #192	; 0xc0
 800276c:	0292      	lsls	r2, r2, #10
 800276e:	684c      	ldr	r4, [r1, #4]
 8002770:	4214      	tst	r4, r2
 8002772:	d0ca      	beq.n	800270a <HAL_GPIO_Init+0xb6>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002774:	4c16      	ldr	r4, [pc, #88]	; (80027d0 <HAL_GPIO_Init+0x17c>)
 8002776:	69a6      	ldr	r6, [r4, #24]
 8002778:	2201      	movs	r2, #1
 800277a:	4316      	orrs	r6, r2
 800277c:	61a6      	str	r6, [r4, #24]
 800277e:	69a4      	ldr	r4, [r4, #24]
 8002780:	4022      	ands	r2, r4
 8002782:	9201      	str	r2, [sp, #4]
 8002784:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8002786:	089a      	lsrs	r2, r3, #2
 8002788:	1c94      	adds	r4, r2, #2
 800278a:	00a4      	lsls	r4, r4, #2
 800278c:	4e0e      	ldr	r6, [pc, #56]	; (80027c8 <HAL_GPIO_Init+0x174>)
 800278e:	59a7      	ldr	r7, [r4, r6]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002790:	2403      	movs	r4, #3
 8002792:	401c      	ands	r4, r3
 8002794:	00a4      	lsls	r4, r4, #2
 8002796:	260f      	movs	r6, #15
 8002798:	40a6      	lsls	r6, r4
 800279a:	43b7      	bics	r7, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800279c:	2690      	movs	r6, #144	; 0x90
 800279e:	05f6      	lsls	r6, r6, #23
 80027a0:	42b0      	cmp	r0, r6
 80027a2:	d081      	beq.n	80026a8 <HAL_GPIO_Init+0x54>
 80027a4:	4e0b      	ldr	r6, [pc, #44]	; (80027d4 <HAL_GPIO_Init+0x180>)
 80027a6:	42b0      	cmp	r0, r6
 80027a8:	d008      	beq.n	80027bc <HAL_GPIO_Init+0x168>
 80027aa:	4e0b      	ldr	r6, [pc, #44]	; (80027d8 <HAL_GPIO_Init+0x184>)
 80027ac:	42b0      	cmp	r0, r6
 80027ae:	d007      	beq.n	80027c0 <HAL_GPIO_Init+0x16c>
 80027b0:	4e0a      	ldr	r6, [pc, #40]	; (80027dc <HAL_GPIO_Init+0x188>)
 80027b2:	42b0      	cmp	r0, r6
 80027b4:	d100      	bne.n	80027b8 <HAL_GPIO_Init+0x164>
 80027b6:	e775      	b.n	80026a4 <HAL_GPIO_Init+0x50>
 80027b8:	2605      	movs	r6, #5
 80027ba:	e776      	b.n	80026aa <HAL_GPIO_Init+0x56>
 80027bc:	2601      	movs	r6, #1
 80027be:	e774      	b.n	80026aa <HAL_GPIO_Init+0x56>
 80027c0:	2602      	movs	r6, #2
 80027c2:	e772      	b.n	80026aa <HAL_GPIO_Init+0x56>
  } 
}
 80027c4:	b003      	add	sp, #12
 80027c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027c8:	40010000 	.word	0x40010000
 80027cc:	40010400 	.word	0x40010400
 80027d0:	40021000 	.word	0x40021000
 80027d4:	48000400 	.word	0x48000400
 80027d8:	48000800 	.word	0x48000800
 80027dc:	48000c00 	.word	0x48000c00

080027e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027e0:	b570      	push	{r4, r5, r6, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	1e04      	subs	r4, r0, #0
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80027e6:	d100      	bne.n	80027ea <HAL_RCC_OscConfig+0xa>
 80027e8:	e22e      	b.n	8002c48 <HAL_RCC_OscConfig+0x468>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027ea:	6803      	ldr	r3, [r0, #0]
 80027ec:	07db      	lsls	r3, r3, #31
 80027ee:	d526      	bpl.n	800283e <HAL_RCC_OscConfig+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80027f0:	4bae      	ldr	r3, [pc, #696]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 80027f2:	685a      	ldr	r2, [r3, #4]
 80027f4:	230c      	movs	r3, #12
 80027f6:	4013      	ands	r3, r2
 80027f8:	2b04      	cmp	r3, #4
 80027fa:	d018      	beq.n	800282e <HAL_RCC_OscConfig+0x4e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027fc:	4bab      	ldr	r3, [pc, #684]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 80027fe:	685a      	ldr	r2, [r3, #4]
 8002800:	230c      	movs	r3, #12
 8002802:	4013      	ands	r3, r2
 8002804:	2b08      	cmp	r3, #8
 8002806:	d00e      	beq.n	8002826 <HAL_RCC_OscConfig+0x46>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002808:	6863      	ldr	r3, [r4, #4]
 800280a:	2b01      	cmp	r3, #1
 800280c:	d03c      	beq.n	8002888 <HAL_RCC_OscConfig+0xa8>
 800280e:	2b00      	cmp	r3, #0
 8002810:	d151      	bne.n	80028b6 <HAL_RCC_OscConfig+0xd6>
 8002812:	4ba6      	ldr	r3, [pc, #664]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 8002814:	681a      	ldr	r2, [r3, #0]
 8002816:	49a6      	ldr	r1, [pc, #664]	; (8002ab0 <HAL_RCC_OscConfig+0x2d0>)
 8002818:	400a      	ands	r2, r1
 800281a:	601a      	str	r2, [r3, #0]
 800281c:	681a      	ldr	r2, [r3, #0]
 800281e:	49a5      	ldr	r1, [pc, #660]	; (8002ab4 <HAL_RCC_OscConfig+0x2d4>)
 8002820:	400a      	ands	r2, r1
 8002822:	601a      	str	r2, [r3, #0]
 8002824:	e036      	b.n	8002894 <HAL_RCC_OscConfig+0xb4>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002826:	4ba1      	ldr	r3, [pc, #644]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	03db      	lsls	r3, r3, #15
 800282c:	d5ec      	bpl.n	8002808 <HAL_RCC_OscConfig+0x28>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800282e:	4b9f      	ldr	r3, [pc, #636]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	039b      	lsls	r3, r3, #14
 8002834:	d503      	bpl.n	800283e <HAL_RCC_OscConfig+0x5e>
 8002836:	6863      	ldr	r3, [r4, #4]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d100      	bne.n	800283e <HAL_RCC_OscConfig+0x5e>
 800283c:	e207      	b.n	8002c4e <HAL_RCC_OscConfig+0x46e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800283e:	6823      	ldr	r3, [r4, #0]
 8002840:	079b      	lsls	r3, r3, #30
 8002842:	d572      	bpl.n	800292a <HAL_RCC_OscConfig+0x14a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002844:	4b99      	ldr	r3, [pc, #612]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	220c      	movs	r2, #12
 800284a:	421a      	tst	r2, r3
 800284c:	d05d      	beq.n	800290a <HAL_RCC_OscConfig+0x12a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800284e:	4b97      	ldr	r3, [pc, #604]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 8002850:	685a      	ldr	r2, [r3, #4]
 8002852:	230c      	movs	r3, #12
 8002854:	4013      	ands	r3, r2
 8002856:	2b08      	cmp	r3, #8
 8002858:	d053      	beq.n	8002902 <HAL_RCC_OscConfig+0x122>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800285a:	68e3      	ldr	r3, [r4, #12]
 800285c:	2b00      	cmp	r3, #0
 800285e:	d100      	bne.n	8002862 <HAL_RCC_OscConfig+0x82>
 8002860:	e085      	b.n	800296e <HAL_RCC_OscConfig+0x18e>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002862:	4a92      	ldr	r2, [pc, #584]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 8002864:	6813      	ldr	r3, [r2, #0]
 8002866:	2101      	movs	r1, #1
 8002868:	430b      	orrs	r3, r1
 800286a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800286c:	f7ff fe26 	bl	80024bc <HAL_GetTick>
 8002870:	0005      	movs	r5, r0
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002872:	4b8e      	ldr	r3, [pc, #568]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	079b      	lsls	r3, r3, #30
 8002878:	d470      	bmi.n	800295c <HAL_RCC_OscConfig+0x17c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800287a:	f7ff fe1f 	bl	80024bc <HAL_GetTick>
 800287e:	1b40      	subs	r0, r0, r5
 8002880:	2802      	cmp	r0, #2
 8002882:	d9f6      	bls.n	8002872 <HAL_RCC_OscConfig+0x92>
          {
            return HAL_TIMEOUT;
 8002884:	2003      	movs	r0, #3
 8002886:	e1e0      	b.n	8002c4a <HAL_RCC_OscConfig+0x46a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002888:	4a88      	ldr	r2, [pc, #544]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 800288a:	6811      	ldr	r1, [r2, #0]
 800288c:	2380      	movs	r3, #128	; 0x80
 800288e:	025b      	lsls	r3, r3, #9
 8002890:	430b      	orrs	r3, r1
 8002892:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002894:	6863      	ldr	r3, [r4, #4]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d025      	beq.n	80028e6 <HAL_RCC_OscConfig+0x106>
        tickstart = HAL_GetTick();
 800289a:	f7ff fe0f 	bl	80024bc <HAL_GetTick>
 800289e:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028a0:	4b82      	ldr	r3, [pc, #520]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	039b      	lsls	r3, r3, #14
 80028a6:	d4ca      	bmi.n	800283e <HAL_RCC_OscConfig+0x5e>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028a8:	f7ff fe08 	bl	80024bc <HAL_GetTick>
 80028ac:	1b40      	subs	r0, r0, r5
 80028ae:	2864      	cmp	r0, #100	; 0x64
 80028b0:	d9f6      	bls.n	80028a0 <HAL_RCC_OscConfig+0xc0>
            return HAL_TIMEOUT;
 80028b2:	2003      	movs	r0, #3
 80028b4:	e1c9      	b.n	8002c4a <HAL_RCC_OscConfig+0x46a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028b6:	2b05      	cmp	r3, #5
 80028b8:	d009      	beq.n	80028ce <HAL_RCC_OscConfig+0xee>
 80028ba:	4b7c      	ldr	r3, [pc, #496]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	497c      	ldr	r1, [pc, #496]	; (8002ab0 <HAL_RCC_OscConfig+0x2d0>)
 80028c0:	400a      	ands	r2, r1
 80028c2:	601a      	str	r2, [r3, #0]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	497b      	ldr	r1, [pc, #492]	; (8002ab4 <HAL_RCC_OscConfig+0x2d4>)
 80028c8:	400a      	ands	r2, r1
 80028ca:	601a      	str	r2, [r3, #0]
 80028cc:	e7e2      	b.n	8002894 <HAL_RCC_OscConfig+0xb4>
 80028ce:	4b77      	ldr	r3, [pc, #476]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 80028d0:	6819      	ldr	r1, [r3, #0]
 80028d2:	2280      	movs	r2, #128	; 0x80
 80028d4:	02d2      	lsls	r2, r2, #11
 80028d6:	430a      	orrs	r2, r1
 80028d8:	601a      	str	r2, [r3, #0]
 80028da:	6819      	ldr	r1, [r3, #0]
 80028dc:	2280      	movs	r2, #128	; 0x80
 80028de:	0252      	lsls	r2, r2, #9
 80028e0:	430a      	orrs	r2, r1
 80028e2:	601a      	str	r2, [r3, #0]
 80028e4:	e7d6      	b.n	8002894 <HAL_RCC_OscConfig+0xb4>
        tickstart = HAL_GetTick();
 80028e6:	f7ff fde9 	bl	80024bc <HAL_GetTick>
 80028ea:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ec:	4b6f      	ldr	r3, [pc, #444]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	039b      	lsls	r3, r3, #14
 80028f2:	d5a4      	bpl.n	800283e <HAL_RCC_OscConfig+0x5e>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028f4:	f7ff fde2 	bl	80024bc <HAL_GetTick>
 80028f8:	1b40      	subs	r0, r0, r5
 80028fa:	2864      	cmp	r0, #100	; 0x64
 80028fc:	d9f6      	bls.n	80028ec <HAL_RCC_OscConfig+0x10c>
            return HAL_TIMEOUT;
 80028fe:	2003      	movs	r0, #3
 8002900:	e1a3      	b.n	8002c4a <HAL_RCC_OscConfig+0x46a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002902:	4b6a      	ldr	r3, [pc, #424]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	03db      	lsls	r3, r3, #15
 8002908:	d4a7      	bmi.n	800285a <HAL_RCC_OscConfig+0x7a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800290a:	4b68      	ldr	r3, [pc, #416]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	079b      	lsls	r3, r3, #30
 8002910:	d503      	bpl.n	800291a <HAL_RCC_OscConfig+0x13a>
 8002912:	68e3      	ldr	r3, [r4, #12]
 8002914:	2b01      	cmp	r3, #1
 8002916:	d000      	beq.n	800291a <HAL_RCC_OscConfig+0x13a>
 8002918:	e19b      	b.n	8002c52 <HAL_RCC_OscConfig+0x472>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800291a:	4964      	ldr	r1, [pc, #400]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 800291c:	680b      	ldr	r3, [r1, #0]
 800291e:	22f8      	movs	r2, #248	; 0xf8
 8002920:	4393      	bics	r3, r2
 8002922:	6922      	ldr	r2, [r4, #16]
 8002924:	00d2      	lsls	r2, r2, #3
 8002926:	4313      	orrs	r3, r2
 8002928:	600b      	str	r3, [r1, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800292a:	6823      	ldr	r3, [r4, #0]
 800292c:	071b      	lsls	r3, r3, #28
 800292e:	d544      	bpl.n	80029ba <HAL_RCC_OscConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002930:	69e3      	ldr	r3, [r4, #28]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d02e      	beq.n	8002994 <HAL_RCC_OscConfig+0x1b4>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002936:	4a5d      	ldr	r2, [pc, #372]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 8002938:	6a53      	ldr	r3, [r2, #36]	; 0x24
 800293a:	2101      	movs	r1, #1
 800293c:	430b      	orrs	r3, r1
 800293e:	6253      	str	r3, [r2, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002940:	f7ff fdbc 	bl	80024bc <HAL_GetTick>
 8002944:	0005      	movs	r5, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002946:	4b59      	ldr	r3, [pc, #356]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 8002948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800294a:	079b      	lsls	r3, r3, #30
 800294c:	d435      	bmi.n	80029ba <HAL_RCC_OscConfig+0x1da>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800294e:	f7ff fdb5 	bl	80024bc <HAL_GetTick>
 8002952:	1b40      	subs	r0, r0, r5
 8002954:	2802      	cmp	r0, #2
 8002956:	d9f6      	bls.n	8002946 <HAL_RCC_OscConfig+0x166>
        {
          return HAL_TIMEOUT;
 8002958:	2003      	movs	r0, #3
 800295a:	e176      	b.n	8002c4a <HAL_RCC_OscConfig+0x46a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800295c:	4953      	ldr	r1, [pc, #332]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 800295e:	680b      	ldr	r3, [r1, #0]
 8002960:	22f8      	movs	r2, #248	; 0xf8
 8002962:	4393      	bics	r3, r2
 8002964:	6922      	ldr	r2, [r4, #16]
 8002966:	00d2      	lsls	r2, r2, #3
 8002968:	4313      	orrs	r3, r2
 800296a:	600b      	str	r3, [r1, #0]
 800296c:	e7dd      	b.n	800292a <HAL_RCC_OscConfig+0x14a>
        __HAL_RCC_HSI_DISABLE();
 800296e:	4a4f      	ldr	r2, [pc, #316]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 8002970:	6813      	ldr	r3, [r2, #0]
 8002972:	2101      	movs	r1, #1
 8002974:	438b      	bics	r3, r1
 8002976:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002978:	f7ff fda0 	bl	80024bc <HAL_GetTick>
 800297c:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800297e:	4b4b      	ldr	r3, [pc, #300]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	079b      	lsls	r3, r3, #30
 8002984:	d5d1      	bpl.n	800292a <HAL_RCC_OscConfig+0x14a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002986:	f7ff fd99 	bl	80024bc <HAL_GetTick>
 800298a:	1b40      	subs	r0, r0, r5
 800298c:	2802      	cmp	r0, #2
 800298e:	d9f6      	bls.n	800297e <HAL_RCC_OscConfig+0x19e>
            return HAL_TIMEOUT;
 8002990:	2003      	movs	r0, #3
 8002992:	e15a      	b.n	8002c4a <HAL_RCC_OscConfig+0x46a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002994:	4a45      	ldr	r2, [pc, #276]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 8002996:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8002998:	2101      	movs	r1, #1
 800299a:	438b      	bics	r3, r1
 800299c:	6253      	str	r3, [r2, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800299e:	f7ff fd8d 	bl	80024bc <HAL_GetTick>
 80029a2:	0005      	movs	r5, r0
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029a4:	4b41      	ldr	r3, [pc, #260]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 80029a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029a8:	079b      	lsls	r3, r3, #30
 80029aa:	d506      	bpl.n	80029ba <HAL_RCC_OscConfig+0x1da>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029ac:	f7ff fd86 	bl	80024bc <HAL_GetTick>
 80029b0:	1b40      	subs	r0, r0, r5
 80029b2:	2802      	cmp	r0, #2
 80029b4:	d9f6      	bls.n	80029a4 <HAL_RCC_OscConfig+0x1c4>
        {
          return HAL_TIMEOUT;
 80029b6:	2003      	movs	r0, #3
 80029b8:	e147      	b.n	8002c4a <HAL_RCC_OscConfig+0x46a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029ba:	6823      	ldr	r3, [r4, #0]
 80029bc:	075b      	lsls	r3, r3, #29
 80029be:	d400      	bmi.n	80029c2 <HAL_RCC_OscConfig+0x1e2>
 80029c0:	e080      	b.n	8002ac4 <HAL_RCC_OscConfig+0x2e4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029c2:	4b3a      	ldr	r3, [pc, #232]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 80029c4:	69db      	ldr	r3, [r3, #28]
 80029c6:	00db      	lsls	r3, r3, #3
 80029c8:	d40b      	bmi.n	80029e2 <HAL_RCC_OscConfig+0x202>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029ca:	4a38      	ldr	r2, [pc, #224]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 80029cc:	69d1      	ldr	r1, [r2, #28]
 80029ce:	2080      	movs	r0, #128	; 0x80
 80029d0:	0540      	lsls	r0, r0, #21
 80029d2:	4301      	orrs	r1, r0
 80029d4:	61d1      	str	r1, [r2, #28]
 80029d6:	69d3      	ldr	r3, [r2, #28]
 80029d8:	4003      	ands	r3, r0
 80029da:	9301      	str	r3, [sp, #4]
 80029dc:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80029de:	2501      	movs	r5, #1
 80029e0:	e000      	b.n	80029e4 <HAL_RCC_OscConfig+0x204>
    FlagStatus       pwrclkchanged = RESET;
 80029e2:	2500      	movs	r5, #0
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029e4:	4b34      	ldr	r3, [pc, #208]	; (8002ab8 <HAL_RCC_OscConfig+0x2d8>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	05db      	lsls	r3, r3, #23
 80029ea:	d50e      	bpl.n	8002a0a <HAL_RCC_OscConfig+0x22a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029ec:	68a3      	ldr	r3, [r4, #8]
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d01f      	beq.n	8002a32 <HAL_RCC_OscConfig+0x252>
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d134      	bne.n	8002a60 <HAL_RCC_OscConfig+0x280>
 80029f6:	4b2d      	ldr	r3, [pc, #180]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 80029f8:	6a1a      	ldr	r2, [r3, #32]
 80029fa:	2101      	movs	r1, #1
 80029fc:	438a      	bics	r2, r1
 80029fe:	621a      	str	r2, [r3, #32]
 8002a00:	6a1a      	ldr	r2, [r3, #32]
 8002a02:	3103      	adds	r1, #3
 8002a04:	438a      	bics	r2, r1
 8002a06:	621a      	str	r2, [r3, #32]
 8002a08:	e018      	b.n	8002a3c <HAL_RCC_OscConfig+0x25c>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a0a:	4a2b      	ldr	r2, [pc, #172]	; (8002ab8 <HAL_RCC_OscConfig+0x2d8>)
 8002a0c:	6811      	ldr	r1, [r2, #0]
 8002a0e:	2380      	movs	r3, #128	; 0x80
 8002a10:	005b      	lsls	r3, r3, #1
 8002a12:	430b      	orrs	r3, r1
 8002a14:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002a16:	f7ff fd51 	bl	80024bc <HAL_GetTick>
 8002a1a:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a1c:	4b26      	ldr	r3, [pc, #152]	; (8002ab8 <HAL_RCC_OscConfig+0x2d8>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	05db      	lsls	r3, r3, #23
 8002a22:	d4e3      	bmi.n	80029ec <HAL_RCC_OscConfig+0x20c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a24:	f7ff fd4a 	bl	80024bc <HAL_GetTick>
 8002a28:	1b80      	subs	r0, r0, r6
 8002a2a:	2864      	cmp	r0, #100	; 0x64
 8002a2c:	d9f6      	bls.n	8002a1c <HAL_RCC_OscConfig+0x23c>
          return HAL_TIMEOUT;
 8002a2e:	2003      	movs	r0, #3
 8002a30:	e10b      	b.n	8002c4a <HAL_RCC_OscConfig+0x46a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a32:	4a1e      	ldr	r2, [pc, #120]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 8002a34:	6a13      	ldr	r3, [r2, #32]
 8002a36:	2101      	movs	r1, #1
 8002a38:	430b      	orrs	r3, r1
 8002a3a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a3c:	68a3      	ldr	r3, [r4, #8]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d024      	beq.n	8002a8c <HAL_RCC_OscConfig+0x2ac>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a42:	f7ff fd3b 	bl	80024bc <HAL_GetTick>
 8002a46:	0006      	movs	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a48:	4b18      	ldr	r3, [pc, #96]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 8002a4a:	6a1b      	ldr	r3, [r3, #32]
 8002a4c:	079b      	lsls	r3, r3, #30
 8002a4e:	d437      	bmi.n	8002ac0 <HAL_RCC_OscConfig+0x2e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a50:	f7ff fd34 	bl	80024bc <HAL_GetTick>
 8002a54:	1b80      	subs	r0, r0, r6
 8002a56:	4b19      	ldr	r3, [pc, #100]	; (8002abc <HAL_RCC_OscConfig+0x2dc>)
 8002a58:	4298      	cmp	r0, r3
 8002a5a:	d9f5      	bls.n	8002a48 <HAL_RCC_OscConfig+0x268>
        {
          return HAL_TIMEOUT;
 8002a5c:	2003      	movs	r0, #3
 8002a5e:	e0f4      	b.n	8002c4a <HAL_RCC_OscConfig+0x46a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a60:	2b05      	cmp	r3, #5
 8002a62:	d009      	beq.n	8002a78 <HAL_RCC_OscConfig+0x298>
 8002a64:	4b11      	ldr	r3, [pc, #68]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 8002a66:	6a1a      	ldr	r2, [r3, #32]
 8002a68:	2101      	movs	r1, #1
 8002a6a:	438a      	bics	r2, r1
 8002a6c:	621a      	str	r2, [r3, #32]
 8002a6e:	6a1a      	ldr	r2, [r3, #32]
 8002a70:	3103      	adds	r1, #3
 8002a72:	438a      	bics	r2, r1
 8002a74:	621a      	str	r2, [r3, #32]
 8002a76:	e7e1      	b.n	8002a3c <HAL_RCC_OscConfig+0x25c>
 8002a78:	4b0c      	ldr	r3, [pc, #48]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 8002a7a:	6a1a      	ldr	r2, [r3, #32]
 8002a7c:	2104      	movs	r1, #4
 8002a7e:	430a      	orrs	r2, r1
 8002a80:	621a      	str	r2, [r3, #32]
 8002a82:	6a1a      	ldr	r2, [r3, #32]
 8002a84:	3903      	subs	r1, #3
 8002a86:	430a      	orrs	r2, r1
 8002a88:	621a      	str	r2, [r3, #32]
 8002a8a:	e7d7      	b.n	8002a3c <HAL_RCC_OscConfig+0x25c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a8c:	f7ff fd16 	bl	80024bc <HAL_GetTick>
 8002a90:	0006      	movs	r6, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a92:	4b06      	ldr	r3, [pc, #24]	; (8002aac <HAL_RCC_OscConfig+0x2cc>)
 8002a94:	6a1b      	ldr	r3, [r3, #32]
 8002a96:	079b      	lsls	r3, r3, #30
 8002a98:	d512      	bpl.n	8002ac0 <HAL_RCC_OscConfig+0x2e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a9a:	f7ff fd0f 	bl	80024bc <HAL_GetTick>
 8002a9e:	1b80      	subs	r0, r0, r6
 8002aa0:	4b06      	ldr	r3, [pc, #24]	; (8002abc <HAL_RCC_OscConfig+0x2dc>)
 8002aa2:	4298      	cmp	r0, r3
 8002aa4:	d9f5      	bls.n	8002a92 <HAL_RCC_OscConfig+0x2b2>
        {
          return HAL_TIMEOUT;
 8002aa6:	2003      	movs	r0, #3
 8002aa8:	e0cf      	b.n	8002c4a <HAL_RCC_OscConfig+0x46a>
 8002aaa:	46c0      	nop			; (mov r8, r8)
 8002aac:	40021000 	.word	0x40021000
 8002ab0:	fffeffff 	.word	0xfffeffff
 8002ab4:	fffbffff 	.word	0xfffbffff
 8002ab8:	40007000 	.word	0x40007000
 8002abc:	00001388 	.word	0x00001388
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002ac0:	2d01      	cmp	r5, #1
 8002ac2:	d033      	beq.n	8002b2c <HAL_RCC_OscConfig+0x34c>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8002ac4:	6823      	ldr	r3, [r4, #0]
 8002ac6:	06db      	lsls	r3, r3, #27
 8002ac8:	d510      	bpl.n	8002aec <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002aca:	6963      	ldr	r3, [r4, #20]
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d033      	beq.n	8002b38 <HAL_RCC_OscConfig+0x358>
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002ad0:	3305      	adds	r3, #5
 8002ad2:	d151      	bne.n	8002b78 <HAL_RCC_OscConfig+0x398>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002ad4:	4a65      	ldr	r2, [pc, #404]	; (8002c6c <HAL_RCC_OscConfig+0x48c>)
 8002ad6:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002ad8:	2104      	movs	r1, #4
 8002ada:	438b      	bics	r3, r1
 8002adc:	6353      	str	r3, [r2, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002ade:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002ae0:	31f4      	adds	r1, #244	; 0xf4
 8002ae2:	438b      	bics	r3, r1
 8002ae4:	69a1      	ldr	r1, [r4, #24]
 8002ae6:	00c9      	lsls	r1, r1, #3
 8002ae8:	430b      	orrs	r3, r1
 8002aea:	6353      	str	r3, [r2, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002aec:	6a23      	ldr	r3, [r4, #32]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d100      	bne.n	8002af4 <HAL_RCC_OscConfig+0x314>
 8002af2:	e0b0      	b.n	8002c56 <HAL_RCC_OscConfig+0x476>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002af4:	4a5d      	ldr	r2, [pc, #372]	; (8002c6c <HAL_RCC_OscConfig+0x48c>)
 8002af6:	6851      	ldr	r1, [r2, #4]
 8002af8:	220c      	movs	r2, #12
 8002afa:	400a      	ands	r2, r1
 8002afc:	2a08      	cmp	r2, #8
 8002afe:	d100      	bne.n	8002b02 <HAL_RCC_OscConfig+0x322>
 8002b00:	e08a      	b.n	8002c18 <HAL_RCC_OscConfig+0x438>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	d04f      	beq.n	8002ba6 <HAL_RCC_OscConfig+0x3c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b06:	4a59      	ldr	r2, [pc, #356]	; (8002c6c <HAL_RCC_OscConfig+0x48c>)
 8002b08:	6813      	ldr	r3, [r2, #0]
 8002b0a:	4959      	ldr	r1, [pc, #356]	; (8002c70 <HAL_RCC_OscConfig+0x490>)
 8002b0c:	400b      	ands	r3, r1
 8002b0e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b10:	f7ff fcd4 	bl	80024bc <HAL_GetTick>
 8002b14:	0004      	movs	r4, r0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b16:	4b55      	ldr	r3, [pc, #340]	; (8002c6c <HAL_RCC_OscConfig+0x48c>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	019b      	lsls	r3, r3, #6
 8002b1c:	d57a      	bpl.n	8002c14 <HAL_RCC_OscConfig+0x434>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b1e:	f7ff fccd 	bl	80024bc <HAL_GetTick>
 8002b22:	1b00      	subs	r0, r0, r4
 8002b24:	2802      	cmp	r0, #2
 8002b26:	d9f6      	bls.n	8002b16 <HAL_RCC_OscConfig+0x336>
          {
            return HAL_TIMEOUT;
 8002b28:	2003      	movs	r0, #3
 8002b2a:	e08e      	b.n	8002c4a <HAL_RCC_OscConfig+0x46a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b2c:	4a4f      	ldr	r2, [pc, #316]	; (8002c6c <HAL_RCC_OscConfig+0x48c>)
 8002b2e:	69d3      	ldr	r3, [r2, #28]
 8002b30:	4950      	ldr	r1, [pc, #320]	; (8002c74 <HAL_RCC_OscConfig+0x494>)
 8002b32:	400b      	ands	r3, r1
 8002b34:	61d3      	str	r3, [r2, #28]
 8002b36:	e7c5      	b.n	8002ac4 <HAL_RCC_OscConfig+0x2e4>
      __HAL_RCC_HSI14ADC_DISABLE();
 8002b38:	4b4c      	ldr	r3, [pc, #304]	; (8002c6c <HAL_RCC_OscConfig+0x48c>)
 8002b3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b3c:	2104      	movs	r1, #4
 8002b3e:	430a      	orrs	r2, r1
 8002b40:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8002b42:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b44:	3903      	subs	r1, #3
 8002b46:	430a      	orrs	r2, r1
 8002b48:	635a      	str	r2, [r3, #52]	; 0x34
      tickstart = HAL_GetTick();
 8002b4a:	f7ff fcb7 	bl	80024bc <HAL_GetTick>
 8002b4e:	0005      	movs	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8002b50:	4b46      	ldr	r3, [pc, #280]	; (8002c6c <HAL_RCC_OscConfig+0x48c>)
 8002b52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b54:	079b      	lsls	r3, r3, #30
 8002b56:	d406      	bmi.n	8002b66 <HAL_RCC_OscConfig+0x386>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002b58:	f7ff fcb0 	bl	80024bc <HAL_GetTick>
 8002b5c:	1b40      	subs	r0, r0, r5
 8002b5e:	2802      	cmp	r0, #2
 8002b60:	d9f6      	bls.n	8002b50 <HAL_RCC_OscConfig+0x370>
          return HAL_TIMEOUT;
 8002b62:	2003      	movs	r0, #3
 8002b64:	e071      	b.n	8002c4a <HAL_RCC_OscConfig+0x46a>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002b66:	4941      	ldr	r1, [pc, #260]	; (8002c6c <HAL_RCC_OscConfig+0x48c>)
 8002b68:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8002b6a:	22f8      	movs	r2, #248	; 0xf8
 8002b6c:	4393      	bics	r3, r2
 8002b6e:	69a2      	ldr	r2, [r4, #24]
 8002b70:	00d2      	lsls	r2, r2, #3
 8002b72:	4313      	orrs	r3, r2
 8002b74:	634b      	str	r3, [r1, #52]	; 0x34
 8002b76:	e7b9      	b.n	8002aec <HAL_RCC_OscConfig+0x30c>
      __HAL_RCC_HSI14ADC_DISABLE();
 8002b78:	4b3c      	ldr	r3, [pc, #240]	; (8002c6c <HAL_RCC_OscConfig+0x48c>)
 8002b7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b7c:	2104      	movs	r1, #4
 8002b7e:	430a      	orrs	r2, r1
 8002b80:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8002b82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b84:	3903      	subs	r1, #3
 8002b86:	438a      	bics	r2, r1
 8002b88:	635a      	str	r2, [r3, #52]	; 0x34
      tickstart = HAL_GetTick();
 8002b8a:	f7ff fc97 	bl	80024bc <HAL_GetTick>
 8002b8e:	0005      	movs	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002b90:	4b36      	ldr	r3, [pc, #216]	; (8002c6c <HAL_RCC_OscConfig+0x48c>)
 8002b92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b94:	079b      	lsls	r3, r3, #30
 8002b96:	d5a9      	bpl.n	8002aec <HAL_RCC_OscConfig+0x30c>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002b98:	f7ff fc90 	bl	80024bc <HAL_GetTick>
 8002b9c:	1b40      	subs	r0, r0, r5
 8002b9e:	2802      	cmp	r0, #2
 8002ba0:	d9f6      	bls.n	8002b90 <HAL_RCC_OscConfig+0x3b0>
          return HAL_TIMEOUT;
 8002ba2:	2003      	movs	r0, #3
 8002ba4:	e051      	b.n	8002c4a <HAL_RCC_OscConfig+0x46a>
        __HAL_RCC_PLL_DISABLE();
 8002ba6:	4a31      	ldr	r2, [pc, #196]	; (8002c6c <HAL_RCC_OscConfig+0x48c>)
 8002ba8:	6813      	ldr	r3, [r2, #0]
 8002baa:	4931      	ldr	r1, [pc, #196]	; (8002c70 <HAL_RCC_OscConfig+0x490>)
 8002bac:	400b      	ands	r3, r1
 8002bae:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002bb0:	f7ff fc84 	bl	80024bc <HAL_GetTick>
 8002bb4:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bb6:	4b2d      	ldr	r3, [pc, #180]	; (8002c6c <HAL_RCC_OscConfig+0x48c>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	019b      	lsls	r3, r3, #6
 8002bbc:	d506      	bpl.n	8002bcc <HAL_RCC_OscConfig+0x3ec>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002bbe:	f7ff fc7d 	bl	80024bc <HAL_GetTick>
 8002bc2:	1b40      	subs	r0, r0, r5
 8002bc4:	2802      	cmp	r0, #2
 8002bc6:	d9f6      	bls.n	8002bb6 <HAL_RCC_OscConfig+0x3d6>
            return HAL_TIMEOUT;
 8002bc8:	2003      	movs	r0, #3
 8002bca:	e03e      	b.n	8002c4a <HAL_RCC_OscConfig+0x46a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bcc:	4b27      	ldr	r3, [pc, #156]	; (8002c6c <HAL_RCC_OscConfig+0x48c>)
 8002bce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bd0:	210f      	movs	r1, #15
 8002bd2:	438a      	bics	r2, r1
 8002bd4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002bd6:	430a      	orrs	r2, r1
 8002bd8:	62da      	str	r2, [r3, #44]	; 0x2c
 8002bda:	685a      	ldr	r2, [r3, #4]
 8002bdc:	4926      	ldr	r1, [pc, #152]	; (8002c78 <HAL_RCC_OscConfig+0x498>)
 8002bde:	400a      	ands	r2, r1
 8002be0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002be2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002be4:	4301      	orrs	r1, r0
 8002be6:	430a      	orrs	r2, r1
 8002be8:	605a      	str	r2, [r3, #4]
        __HAL_RCC_PLL_ENABLE();
 8002bea:	6819      	ldr	r1, [r3, #0]
 8002bec:	2280      	movs	r2, #128	; 0x80
 8002bee:	0452      	lsls	r2, r2, #17
 8002bf0:	430a      	orrs	r2, r1
 8002bf2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002bf4:	f7ff fc62 	bl	80024bc <HAL_GetTick>
 8002bf8:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002bfa:	4b1c      	ldr	r3, [pc, #112]	; (8002c6c <HAL_RCC_OscConfig+0x48c>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	019b      	lsls	r3, r3, #6
 8002c00:	d406      	bmi.n	8002c10 <HAL_RCC_OscConfig+0x430>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c02:	f7ff fc5b 	bl	80024bc <HAL_GetTick>
 8002c06:	1b00      	subs	r0, r0, r4
 8002c08:	2802      	cmp	r0, #2
 8002c0a:	d9f6      	bls.n	8002bfa <HAL_RCC_OscConfig+0x41a>
            return HAL_TIMEOUT;
 8002c0c:	2003      	movs	r0, #3
 8002c0e:	e01c      	b.n	8002c4a <HAL_RCC_OscConfig+0x46a>
        }
      }
    }
  }

  return HAL_OK;
 8002c10:	2000      	movs	r0, #0
 8002c12:	e01a      	b.n	8002c4a <HAL_RCC_OscConfig+0x46a>
 8002c14:	2000      	movs	r0, #0
 8002c16:	e018      	b.n	8002c4a <HAL_RCC_OscConfig+0x46a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d01e      	beq.n	8002c5a <HAL_RCC_OscConfig+0x47a>
        pll_config  = RCC->CFGR;
 8002c1c:	4b13      	ldr	r3, [pc, #76]	; (8002c6c <HAL_RCC_OscConfig+0x48c>)
 8002c1e:	685a      	ldr	r2, [r3, #4]
        pll_config2 = RCC->CFGR2;
 8002c20:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c22:	2380      	movs	r3, #128	; 0x80
 8002c24:	025b      	lsls	r3, r3, #9
 8002c26:	4013      	ands	r3, r2
 8002c28:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002c2a:	4283      	cmp	r3, r0
 8002c2c:	d117      	bne.n	8002c5e <HAL_RCC_OscConfig+0x47e>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002c2e:	230f      	movs	r3, #15
 8002c30:	400b      	ands	r3, r1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c32:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002c34:	428b      	cmp	r3, r1
 8002c36:	d114      	bne.n	8002c62 <HAL_RCC_OscConfig+0x482>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002c38:	23f0      	movs	r3, #240	; 0xf0
 8002c3a:	039b      	lsls	r3, r3, #14
 8002c3c:	401a      	ands	r2, r3
 8002c3e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d110      	bne.n	8002c66 <HAL_RCC_OscConfig+0x486>
  return HAL_OK;
 8002c44:	2000      	movs	r0, #0
 8002c46:	e000      	b.n	8002c4a <HAL_RCC_OscConfig+0x46a>
    return HAL_ERROR;
 8002c48:	2001      	movs	r0, #1
}
 8002c4a:	b002      	add	sp, #8
 8002c4c:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8002c4e:	2001      	movs	r0, #1
 8002c50:	e7fb      	b.n	8002c4a <HAL_RCC_OscConfig+0x46a>
        return HAL_ERROR;
 8002c52:	2001      	movs	r0, #1
 8002c54:	e7f9      	b.n	8002c4a <HAL_RCC_OscConfig+0x46a>
  return HAL_OK;
 8002c56:	2000      	movs	r0, #0
 8002c58:	e7f7      	b.n	8002c4a <HAL_RCC_OscConfig+0x46a>
        return HAL_ERROR;
 8002c5a:	2001      	movs	r0, #1
 8002c5c:	e7f5      	b.n	8002c4a <HAL_RCC_OscConfig+0x46a>
          return HAL_ERROR;
 8002c5e:	2001      	movs	r0, #1
 8002c60:	e7f3      	b.n	8002c4a <HAL_RCC_OscConfig+0x46a>
 8002c62:	2001      	movs	r0, #1
 8002c64:	e7f1      	b.n	8002c4a <HAL_RCC_OscConfig+0x46a>
 8002c66:	2001      	movs	r0, #1
 8002c68:	e7ef      	b.n	8002c4a <HAL_RCC_OscConfig+0x46a>
 8002c6a:	46c0      	nop			; (mov r8, r8)
 8002c6c:	40021000 	.word	0x40021000
 8002c70:	feffffff 	.word	0xfeffffff
 8002c74:	efffffff 	.word	0xefffffff
 8002c78:	ffc2ffff 	.word	0xffc2ffff

08002c7c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c7c:	b510      	push	{r4, lr}
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8002c7e:	4b10      	ldr	r3, [pc, #64]	; (8002cc0 <HAL_RCC_GetSysClockFreq+0x44>)
 8002c80:	685a      	ldr	r2, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c82:	230c      	movs	r3, #12
 8002c84:	4013      	ands	r3, r2
 8002c86:	2b08      	cmp	r3, #8
 8002c88:	d001      	beq.n	8002c8e <HAL_RCC_GetSysClockFreq+0x12>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c8a:	480e      	ldr	r0, [pc, #56]	; (8002cc4 <HAL_RCC_GetSysClockFreq+0x48>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002c8c:	bd10      	pop	{r4, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002c8e:	0c90      	lsrs	r0, r2, #18
 8002c90:	210f      	movs	r1, #15
 8002c92:	4008      	ands	r0, r1
 8002c94:	4b0c      	ldr	r3, [pc, #48]	; (8002cc8 <HAL_RCC_GetSysClockFreq+0x4c>)
 8002c96:	5c1c      	ldrb	r4, [r3, r0]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002c98:	4809      	ldr	r0, [pc, #36]	; (8002cc0 <HAL_RCC_GetSysClockFreq+0x44>)
 8002c9a:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8002c9c:	4001      	ands	r1, r0
 8002c9e:	185b      	adds	r3, r3, r1
 8002ca0:	7c19      	ldrb	r1, [r3, #16]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002ca2:	03d3      	lsls	r3, r2, #15
 8002ca4:	d504      	bpl.n	8002cb0 <HAL_RCC_GetSysClockFreq+0x34>
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002ca6:	4807      	ldr	r0, [pc, #28]	; (8002cc4 <HAL_RCC_GetSysClockFreq+0x48>)
 8002ca8:	f7fd fa38 	bl	800011c <__udivsi3>
 8002cac:	4360      	muls	r0, r4
 8002cae:	e7ed      	b.n	8002c8c <HAL_RCC_GetSysClockFreq+0x10>
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002cb0:	0163      	lsls	r3, r4, #5
 8002cb2:	1b1b      	subs	r3, r3, r4
 8002cb4:	0198      	lsls	r0, r3, #6
 8002cb6:	1ac0      	subs	r0, r0, r3
 8002cb8:	00c0      	lsls	r0, r0, #3
 8002cba:	1900      	adds	r0, r0, r4
 8002cbc:	0200      	lsls	r0, r0, #8
 8002cbe:	e7e5      	b.n	8002c8c <HAL_RCC_GetSysClockFreq+0x10>
 8002cc0:	40021000 	.word	0x40021000
 8002cc4:	007a1200 	.word	0x007a1200
 8002cc8:	08007a6c 	.word	0x08007a6c

08002ccc <HAL_RCC_ClockConfig>:
{
 8002ccc:	b570      	push	{r4, r5, r6, lr}
 8002cce:	0004      	movs	r4, r0
 8002cd0:	000d      	movs	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8002cd2:	2800      	cmp	r0, #0
 8002cd4:	d100      	bne.n	8002cd8 <HAL_RCC_ClockConfig+0xc>
 8002cd6:	e07e      	b.n	8002dd6 <HAL_RCC_ClockConfig+0x10a>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002cd8:	4b43      	ldr	r3, [pc, #268]	; (8002de8 <HAL_RCC_ClockConfig+0x11c>)
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	2301      	movs	r3, #1
 8002cde:	4013      	ands	r3, r2
 8002ce0:	428b      	cmp	r3, r1
 8002ce2:	d20a      	bcs.n	8002cfa <HAL_RCC_ClockConfig+0x2e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ce4:	4940      	ldr	r1, [pc, #256]	; (8002de8 <HAL_RCC_ClockConfig+0x11c>)
 8002ce6:	680b      	ldr	r3, [r1, #0]
 8002ce8:	2201      	movs	r2, #1
 8002cea:	4393      	bics	r3, r2
 8002cec:	432b      	orrs	r3, r5
 8002cee:	600b      	str	r3, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cf0:	680b      	ldr	r3, [r1, #0]
 8002cf2:	401a      	ands	r2, r3
 8002cf4:	42aa      	cmp	r2, r5
 8002cf6:	d000      	beq.n	8002cfa <HAL_RCC_ClockConfig+0x2e>
 8002cf8:	e06f      	b.n	8002dda <HAL_RCC_ClockConfig+0x10e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cfa:	6823      	ldr	r3, [r4, #0]
 8002cfc:	079a      	lsls	r2, r3, #30
 8002cfe:	d50e      	bpl.n	8002d1e <HAL_RCC_ClockConfig+0x52>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d00:	075b      	lsls	r3, r3, #29
 8002d02:	d505      	bpl.n	8002d10 <HAL_RCC_ClockConfig+0x44>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002d04:	4a39      	ldr	r2, [pc, #228]	; (8002dec <HAL_RCC_ClockConfig+0x120>)
 8002d06:	6851      	ldr	r1, [r2, #4]
 8002d08:	23e0      	movs	r3, #224	; 0xe0
 8002d0a:	00db      	lsls	r3, r3, #3
 8002d0c:	430b      	orrs	r3, r1
 8002d0e:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d10:	4a36      	ldr	r2, [pc, #216]	; (8002dec <HAL_RCC_ClockConfig+0x120>)
 8002d12:	6853      	ldr	r3, [r2, #4]
 8002d14:	21f0      	movs	r1, #240	; 0xf0
 8002d16:	438b      	bics	r3, r1
 8002d18:	68a1      	ldr	r1, [r4, #8]
 8002d1a:	430b      	orrs	r3, r1
 8002d1c:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d1e:	6823      	ldr	r3, [r4, #0]
 8002d20:	07db      	lsls	r3, r3, #31
 8002d22:	d52d      	bpl.n	8002d80 <HAL_RCC_ClockConfig+0xb4>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d24:	6863      	ldr	r3, [r4, #4]
 8002d26:	2b01      	cmp	r3, #1
 8002d28:	d01e      	beq.n	8002d68 <HAL_RCC_ClockConfig+0x9c>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d2a:	2b02      	cmp	r3, #2
 8002d2c:	d022      	beq.n	8002d74 <HAL_RCC_ClockConfig+0xa8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d2e:	4a2f      	ldr	r2, [pc, #188]	; (8002dec <HAL_RCC_ClockConfig+0x120>)
 8002d30:	6812      	ldr	r2, [r2, #0]
 8002d32:	0792      	lsls	r2, r2, #30
 8002d34:	d553      	bpl.n	8002dde <HAL_RCC_ClockConfig+0x112>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d36:	492d      	ldr	r1, [pc, #180]	; (8002dec <HAL_RCC_ClockConfig+0x120>)
 8002d38:	684a      	ldr	r2, [r1, #4]
 8002d3a:	2003      	movs	r0, #3
 8002d3c:	4382      	bics	r2, r0
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8002d42:	f7ff fbbb 	bl	80024bc <HAL_GetTick>
 8002d46:	0006      	movs	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d48:	4b28      	ldr	r3, [pc, #160]	; (8002dec <HAL_RCC_ClockConfig+0x120>)
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	220c      	movs	r2, #12
 8002d4e:	401a      	ands	r2, r3
 8002d50:	6863      	ldr	r3, [r4, #4]
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d013      	beq.n	8002d80 <HAL_RCC_ClockConfig+0xb4>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d58:	f7ff fbb0 	bl	80024bc <HAL_GetTick>
 8002d5c:	1b80      	subs	r0, r0, r6
 8002d5e:	4b24      	ldr	r3, [pc, #144]	; (8002df0 <HAL_RCC_ClockConfig+0x124>)
 8002d60:	4298      	cmp	r0, r3
 8002d62:	d9f1      	bls.n	8002d48 <HAL_RCC_ClockConfig+0x7c>
        return HAL_TIMEOUT;
 8002d64:	2003      	movs	r0, #3
 8002d66:	e035      	b.n	8002dd4 <HAL_RCC_ClockConfig+0x108>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d68:	4a20      	ldr	r2, [pc, #128]	; (8002dec <HAL_RCC_ClockConfig+0x120>)
 8002d6a:	6812      	ldr	r2, [r2, #0]
 8002d6c:	0392      	lsls	r2, r2, #14
 8002d6e:	d4e2      	bmi.n	8002d36 <HAL_RCC_ClockConfig+0x6a>
        return HAL_ERROR;
 8002d70:	2001      	movs	r0, #1
 8002d72:	e02f      	b.n	8002dd4 <HAL_RCC_ClockConfig+0x108>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d74:	4a1d      	ldr	r2, [pc, #116]	; (8002dec <HAL_RCC_ClockConfig+0x120>)
 8002d76:	6812      	ldr	r2, [r2, #0]
 8002d78:	0192      	lsls	r2, r2, #6
 8002d7a:	d4dc      	bmi.n	8002d36 <HAL_RCC_ClockConfig+0x6a>
        return HAL_ERROR;
 8002d7c:	2001      	movs	r0, #1
 8002d7e:	e029      	b.n	8002dd4 <HAL_RCC_ClockConfig+0x108>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d80:	4b19      	ldr	r3, [pc, #100]	; (8002de8 <HAL_RCC_ClockConfig+0x11c>)
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	2301      	movs	r3, #1
 8002d86:	4013      	ands	r3, r2
 8002d88:	42ab      	cmp	r3, r5
 8002d8a:	d909      	bls.n	8002da0 <HAL_RCC_ClockConfig+0xd4>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d8c:	4916      	ldr	r1, [pc, #88]	; (8002de8 <HAL_RCC_ClockConfig+0x11c>)
 8002d8e:	680b      	ldr	r3, [r1, #0]
 8002d90:	2201      	movs	r2, #1
 8002d92:	4393      	bics	r3, r2
 8002d94:	432b      	orrs	r3, r5
 8002d96:	600b      	str	r3, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d98:	680b      	ldr	r3, [r1, #0]
 8002d9a:	401a      	ands	r2, r3
 8002d9c:	42aa      	cmp	r2, r5
 8002d9e:	d120      	bne.n	8002de2 <HAL_RCC_ClockConfig+0x116>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002da0:	6823      	ldr	r3, [r4, #0]
 8002da2:	075b      	lsls	r3, r3, #29
 8002da4:	d506      	bpl.n	8002db4 <HAL_RCC_ClockConfig+0xe8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002da6:	4a11      	ldr	r2, [pc, #68]	; (8002dec <HAL_RCC_ClockConfig+0x120>)
 8002da8:	6853      	ldr	r3, [r2, #4]
 8002daa:	4912      	ldr	r1, [pc, #72]	; (8002df4 <HAL_RCC_ClockConfig+0x128>)
 8002dac:	400b      	ands	r3, r1
 8002dae:	68e1      	ldr	r1, [r4, #12]
 8002db0:	430b      	orrs	r3, r1
 8002db2:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002db4:	f7ff ff62 	bl	8002c7c <HAL_RCC_GetSysClockFreq>
 8002db8:	4b0c      	ldr	r3, [pc, #48]	; (8002dec <HAL_RCC_ClockConfig+0x120>)
 8002dba:	685a      	ldr	r2, [r3, #4]
 8002dbc:	0912      	lsrs	r2, r2, #4
 8002dbe:	230f      	movs	r3, #15
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	4a0d      	ldr	r2, [pc, #52]	; (8002df8 <HAL_RCC_ClockConfig+0x12c>)
 8002dc4:	5cd3      	ldrb	r3, [r2, r3]
 8002dc6:	40d8      	lsrs	r0, r3
 8002dc8:	4b0c      	ldr	r3, [pc, #48]	; (8002dfc <HAL_RCC_ClockConfig+0x130>)
 8002dca:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002dcc:	2000      	movs	r0, #0
 8002dce:	f002 fbe7 	bl	80055a0 <HAL_InitTick>
  return HAL_OK;
 8002dd2:	2000      	movs	r0, #0
}
 8002dd4:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8002dd6:	2001      	movs	r0, #1
 8002dd8:	e7fc      	b.n	8002dd4 <HAL_RCC_ClockConfig+0x108>
      return HAL_ERROR;
 8002dda:	2001      	movs	r0, #1
 8002ddc:	e7fa      	b.n	8002dd4 <HAL_RCC_ClockConfig+0x108>
        return HAL_ERROR;
 8002dde:	2001      	movs	r0, #1
 8002de0:	e7f8      	b.n	8002dd4 <HAL_RCC_ClockConfig+0x108>
      return HAL_ERROR;
 8002de2:	2001      	movs	r0, #1
 8002de4:	e7f6      	b.n	8002dd4 <HAL_RCC_ClockConfig+0x108>
 8002de6:	46c0      	nop			; (mov r8, r8)
 8002de8:	40022000 	.word	0x40022000
 8002dec:	40021000 	.word	0x40021000
 8002df0:	00001388 	.word	0x00001388
 8002df4:	fffff8ff 	.word	0xfffff8ff
 8002df8:	08007a54 	.word	0x08007a54
 8002dfc:	20000000 	.word	0x20000000

08002e00 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8002e00:	4b01      	ldr	r3, [pc, #4]	; (8002e08 <HAL_RCC_GetHCLKFreq+0x8>)
 8002e02:	6818      	ldr	r0, [r3, #0]
}
 8002e04:	4770      	bx	lr
 8002e06:	46c0      	nop			; (mov r8, r8)
 8002e08:	20000000 	.word	0x20000000

08002e0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e0c:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002e0e:	f7ff fff7 	bl	8002e00 <HAL_RCC_GetHCLKFreq>
 8002e12:	4b04      	ldr	r3, [pc, #16]	; (8002e24 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002e14:	685a      	ldr	r2, [r3, #4]
 8002e16:	0a12      	lsrs	r2, r2, #8
 8002e18:	2307      	movs	r3, #7
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	4a02      	ldr	r2, [pc, #8]	; (8002e28 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002e1e:	5cd3      	ldrb	r3, [r2, r3]
 8002e20:	40d8      	lsrs	r0, r3
}    
 8002e22:	bd10      	pop	{r4, pc}
 8002e24:	40021000 	.word	0x40021000
 8002e28:	08007a64 	.word	0x08007a64

08002e2c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002e2c:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8002e2e:	2307      	movs	r3, #7
 8002e30:	6003      	str	r3, [r0, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002e32:	4b0a      	ldr	r3, [pc, #40]	; (8002e5c <HAL_RCC_GetClockConfig+0x30>)
 8002e34:	685c      	ldr	r4, [r3, #4]
 8002e36:	2203      	movs	r2, #3
 8002e38:	4022      	ands	r2, r4
 8002e3a:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8002e3c:	685c      	ldr	r4, [r3, #4]
 8002e3e:	22f0      	movs	r2, #240	; 0xf0
 8002e40:	4022      	ands	r2, r4
 8002e42:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	22e0      	movs	r2, #224	; 0xe0
 8002e48:	00d2      	lsls	r2, r2, #3
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	60c3      	str	r3, [r0, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 8002e4e:	4b04      	ldr	r3, [pc, #16]	; (8002e60 <HAL_RCC_GetClockConfig+0x34>)
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	2301      	movs	r3, #1
 8002e54:	4013      	ands	r3, r2
 8002e56:	600b      	str	r3, [r1, #0]
}
 8002e58:	bd10      	pop	{r4, pc}
 8002e5a:	46c0      	nop			; (mov r8, r8)
 8002e5c:	40021000 	.word	0x40021000
 8002e60:	40022000 	.word	0x40022000

08002e64 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e64:	b570      	push	{r4, r5, r6, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	0004      	movs	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002e6a:	6803      	ldr	r3, [r0, #0]
 8002e6c:	03db      	lsls	r3, r3, #15
 8002e6e:	d537      	bpl.n	8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e70:	4b3d      	ldr	r3, [pc, #244]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8002e72:	69db      	ldr	r3, [r3, #28]
 8002e74:	00db      	lsls	r3, r3, #3
 8002e76:	d449      	bmi.n	8002f0c <HAL_RCCEx_PeriphCLKConfig+0xa8>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002e78:	4a3b      	ldr	r2, [pc, #236]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8002e7a:	69d1      	ldr	r1, [r2, #28]
 8002e7c:	2080      	movs	r0, #128	; 0x80
 8002e7e:	0540      	lsls	r0, r0, #21
 8002e80:	4301      	orrs	r1, r0
 8002e82:	61d1      	str	r1, [r2, #28]
 8002e84:	69d3      	ldr	r3, [r2, #28]
 8002e86:	4003      	ands	r3, r0
 8002e88:	9301      	str	r3, [sp, #4]
 8002e8a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002e8c:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e8e:	4b37      	ldr	r3, [pc, #220]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	05db      	lsls	r3, r3, #23
 8002e94:	d53c      	bpl.n	8002f10 <HAL_RCCEx_PeriphCLKConfig+0xac>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002e96:	4b34      	ldr	r3, [pc, #208]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8002e98:	6a1a      	ldr	r2, [r3, #32]
 8002e9a:	23c0      	movs	r3, #192	; 0xc0
 8002e9c:	009b      	lsls	r3, r3, #2
 8002e9e:	0011      	movs	r1, r2
 8002ea0:	4019      	ands	r1, r3
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002ea2:	421a      	tst	r2, r3
 8002ea4:	d013      	beq.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8002ea6:	6862      	ldr	r2, [r4, #4]
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	428b      	cmp	r3, r1
 8002eac:	d00f      	beq.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x6a>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002eae:	4b2e      	ldr	r3, [pc, #184]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8002eb0:	6a18      	ldr	r0, [r3, #32]
 8002eb2:	4a2f      	ldr	r2, [pc, #188]	; (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8002eb4:	4002      	ands	r2, r0
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002eb6:	6a1e      	ldr	r6, [r3, #32]
 8002eb8:	2180      	movs	r1, #128	; 0x80
 8002eba:	0249      	lsls	r1, r1, #9
 8002ebc:	4331      	orrs	r1, r6
 8002ebe:	6219      	str	r1, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002ec0:	6a19      	ldr	r1, [r3, #32]
 8002ec2:	4e2c      	ldr	r6, [pc, #176]	; (8002f74 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8002ec4:	4031      	ands	r1, r6
 8002ec6:	6219      	str	r1, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002ec8:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002eca:	07c3      	lsls	r3, r0, #31
 8002ecc:	d434      	bmi.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0xd4>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ece:	4a26      	ldr	r2, [pc, #152]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8002ed0:	6a13      	ldr	r3, [r2, #32]
 8002ed2:	4927      	ldr	r1, [pc, #156]	; (8002f70 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8002ed4:	400b      	ands	r3, r1
 8002ed6:	6861      	ldr	r1, [r4, #4]
 8002ed8:	430b      	orrs	r3, r1
 8002eda:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002edc:	2d01      	cmp	r5, #1
 8002ede:	d03a      	beq.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0xf2>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002ee0:	6823      	ldr	r3, [r4, #0]
 8002ee2:	07db      	lsls	r3, r3, #31
 8002ee4:	d506      	bpl.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002ee6:	4a20      	ldr	r2, [pc, #128]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8002ee8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002eea:	2103      	movs	r1, #3
 8002eec:	438b      	bics	r3, r1
 8002eee:	68a1      	ldr	r1, [r4, #8]
 8002ef0:	430b      	orrs	r3, r1
 8002ef2:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ef4:	6823      	ldr	r3, [r4, #0]
 8002ef6:	069b      	lsls	r3, r3, #26
 8002ef8:	d532      	bpl.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0xfc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002efa:	4a1b      	ldr	r2, [pc, #108]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8002efc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002efe:	2110      	movs	r1, #16
 8002f00:	438b      	bics	r3, r1
 8002f02:	68e1      	ldr	r1, [r4, #12]
 8002f04:	430b      	orrs	r3, r1
 8002f06:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002f08:	2000      	movs	r0, #0
 8002f0a:	e02a      	b.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    FlagStatus       pwrclkchanged = RESET;
 8002f0c:	2500      	movs	r5, #0
 8002f0e:	e7be      	b.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0x2a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f10:	4a16      	ldr	r2, [pc, #88]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8002f12:	6811      	ldr	r1, [r2, #0]
 8002f14:	2380      	movs	r3, #128	; 0x80
 8002f16:	005b      	lsls	r3, r3, #1
 8002f18:	430b      	orrs	r3, r1
 8002f1a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002f1c:	f7ff face 	bl	80024bc <HAL_GetTick>
 8002f20:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f22:	4b12      	ldr	r3, [pc, #72]	; (8002f6c <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	05db      	lsls	r3, r3, #23
 8002f28:	d4b5      	bmi.n	8002e96 <HAL_RCCEx_PeriphCLKConfig+0x32>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f2a:	f7ff fac7 	bl	80024bc <HAL_GetTick>
 8002f2e:	1b80      	subs	r0, r0, r6
 8002f30:	2864      	cmp	r0, #100	; 0x64
 8002f32:	d9f6      	bls.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0xbe>
          return HAL_TIMEOUT;
 8002f34:	2003      	movs	r0, #3
 8002f36:	e014      	b.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        tickstart = HAL_GetTick();
 8002f38:	f7ff fac0 	bl	80024bc <HAL_GetTick>
 8002f3c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f3e:	4b0a      	ldr	r3, [pc, #40]	; (8002f68 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8002f40:	6a1b      	ldr	r3, [r3, #32]
 8002f42:	079b      	lsls	r3, r3, #30
 8002f44:	d4c3      	bmi.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x6a>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f46:	f7ff fab9 	bl	80024bc <HAL_GetTick>
 8002f4a:	1b80      	subs	r0, r0, r6
 8002f4c:	4b0a      	ldr	r3, [pc, #40]	; (8002f78 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8002f4e:	4298      	cmp	r0, r3
 8002f50:	d9f5      	bls.n	8002f3e <HAL_RCCEx_PeriphCLKConfig+0xda>
            return HAL_TIMEOUT;
 8002f52:	2003      	movs	r0, #3
 8002f54:	e005      	b.n	8002f62 <HAL_RCCEx_PeriphCLKConfig+0xfe>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f56:	69d3      	ldr	r3, [r2, #28]
 8002f58:	4908      	ldr	r1, [pc, #32]	; (8002f7c <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8002f5a:	400b      	ands	r3, r1
 8002f5c:	61d3      	str	r3, [r2, #28]
 8002f5e:	e7bf      	b.n	8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  return HAL_OK;
 8002f60:	2000      	movs	r0, #0
}
 8002f62:	b002      	add	sp, #8
 8002f64:	bd70      	pop	{r4, r5, r6, pc}
 8002f66:	46c0      	nop			; (mov r8, r8)
 8002f68:	40021000 	.word	0x40021000
 8002f6c:	40007000 	.word	0x40007000
 8002f70:	fffffcff 	.word	0xfffffcff
 8002f74:	fffeffff 	.word	0xfffeffff
 8002f78:	00001388 	.word	0x00001388
 8002f7c:	efffffff 	.word	0xefffffff

08002f80 <HAL_SPI_ErrorCallback>:
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8002f80:	4770      	bx	lr
	...

08002f84 <HAL_SPI_IRQHandler>:
{
 8002f84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f86:	b085      	sub	sp, #20
 8002f88:	0004      	movs	r4, r0
  uint32_t itsource = hspi->Instance->CR2;
 8002f8a:	6802      	ldr	r2, [r0, #0]
 8002f8c:	6855      	ldr	r5, [r2, #4]
  uint32_t itflag   = hspi->Instance->SR;
 8002f8e:	6893      	ldr	r3, [r2, #8]
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002f90:	0999      	lsrs	r1, r3, #6
 8002f92:	2001      	movs	r0, #1
 8002f94:	0006      	movs	r6, r0
 8002f96:	400e      	ands	r6, r1
 8002f98:	4208      	tst	r0, r1
 8002f9a:	d103      	bne.n	8002fa4 <HAL_SPI_IRQHandler+0x20>
 8002f9c:	07d9      	lsls	r1, r3, #31
 8002f9e:	d501      	bpl.n	8002fa4 <HAL_SPI_IRQHandler+0x20>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002fa0:	0669      	lsls	r1, r5, #25
 8002fa2:	d46a      	bmi.n	800307a <HAL_SPI_IRQHandler+0xf6>
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002fa4:	0799      	lsls	r1, r3, #30
 8002fa6:	d501      	bpl.n	8002fac <HAL_SPI_IRQHandler+0x28>
 8002fa8:	0629      	lsls	r1, r5, #24
 8002faa:	d46a      	bmi.n	8003082 <HAL_SPI_IRQHandler+0xfe>
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002fac:	0959      	lsrs	r1, r3, #5
 8002fae:	2001      	movs	r0, #1
 8002fb0:	0007      	movs	r7, r0
 8002fb2:	400f      	ands	r7, r1
 8002fb4:	4208      	tst	r0, r1
 8002fb6:	d103      	bne.n	8002fc0 <HAL_SPI_IRQHandler+0x3c>
 8002fb8:	2e00      	cmp	r6, #0
 8002fba:	d101      	bne.n	8002fc0 <HAL_SPI_IRQHandler+0x3c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002fbc:	05d9      	lsls	r1, r3, #23
 8002fbe:	d563      	bpl.n	8003088 <HAL_SPI_IRQHandler+0x104>
 8002fc0:	06a9      	lsls	r1, r5, #26
 8002fc2:	d561      	bpl.n	8003088 <HAL_SPI_IRQHandler+0x104>
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002fc4:	2e00      	cmp	r6, #0
 8002fc6:	d00e      	beq.n	8002fe6 <HAL_SPI_IRQHandler+0x62>
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002fc8:	215d      	movs	r1, #93	; 0x5d
 8002fca:	5c61      	ldrb	r1, [r4, r1]
 8002fcc:	2903      	cmp	r1, #3
 8002fce:	d05d      	beq.n	800308c <HAL_SPI_IRQHandler+0x108>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002fd0:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8002fd2:	2004      	movs	r0, #4
 8002fd4:	4301      	orrs	r1, r0
 8002fd6:	6621      	str	r1, [r4, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002fd8:	2100      	movs	r1, #0
 8002fda:	9100      	str	r1, [sp, #0]
 8002fdc:	68d1      	ldr	r1, [r2, #12]
 8002fde:	9100      	str	r1, [sp, #0]
 8002fe0:	6891      	ldr	r1, [r2, #8]
 8002fe2:	9100      	str	r1, [sp, #0]
 8002fe4:	9900      	ldr	r1, [sp, #0]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002fe6:	2f00      	cmp	r7, #0
 8002fe8:	d00c      	beq.n	8003004 <HAL_SPI_IRQHandler+0x80>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002fea:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8002fec:	2001      	movs	r0, #1
 8002fee:	4301      	orrs	r1, r0
 8002ff0:	6621      	str	r1, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002ff2:	2100      	movs	r1, #0
 8002ff4:	9102      	str	r1, [sp, #8]
 8002ff6:	6891      	ldr	r1, [r2, #8]
 8002ff8:	9102      	str	r1, [sp, #8]
 8002ffa:	6811      	ldr	r1, [r2, #0]
 8002ffc:	303f      	adds	r0, #63	; 0x3f
 8002ffe:	4381      	bics	r1, r0
 8003000:	6011      	str	r1, [r2, #0]
 8003002:	9a02      	ldr	r2, [sp, #8]
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003004:	05db      	lsls	r3, r3, #23
 8003006:	d509      	bpl.n	800301c <HAL_SPI_IRQHandler+0x98>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003008:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800300a:	2208      	movs	r2, #8
 800300c:	4313      	orrs	r3, r2
 800300e:	6623      	str	r3, [r4, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003010:	2300      	movs	r3, #0
 8003012:	9303      	str	r3, [sp, #12]
 8003014:	6823      	ldr	r3, [r4, #0]
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	9303      	str	r3, [sp, #12]
 800301a:	9b03      	ldr	r3, [sp, #12]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800301c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800301e:	2b00      	cmp	r3, #0
 8003020:	d032      	beq.n	8003088 <HAL_SPI_IRQHandler+0x104>
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003022:	6822      	ldr	r2, [r4, #0]
 8003024:	6853      	ldr	r3, [r2, #4]
 8003026:	21e0      	movs	r1, #224	; 0xe0
 8003028:	438b      	bics	r3, r1
 800302a:	6053      	str	r3, [r2, #4]
      hspi->State = HAL_SPI_STATE_READY;
 800302c:	235d      	movs	r3, #93	; 0x5d
 800302e:	2201      	movs	r2, #1
 8003030:	54e2      	strb	r2, [r4, r3]
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003032:	07ab      	lsls	r3, r5, #30
 8003034:	d032      	beq.n	800309c <HAL_SPI_IRQHandler+0x118>
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003036:	6822      	ldr	r2, [r4, #0]
 8003038:	6853      	ldr	r3, [r2, #4]
 800303a:	39dd      	subs	r1, #221	; 0xdd
 800303c:	438b      	bics	r3, r1
 800303e:	6053      	str	r3, [r2, #4]
        if (hspi->hdmarx != NULL)
 8003040:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003042:	2b00      	cmp	r3, #0
 8003044:	d00a      	beq.n	800305c <HAL_SPI_IRQHandler+0xd8>
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003046:	4a17      	ldr	r2, [pc, #92]	; (80030a4 <HAL_SPI_IRQHandler+0x120>)
 8003048:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800304a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800304c:	f7ff fadd 	bl	800260a <HAL_DMA_Abort_IT>
 8003050:	2800      	cmp	r0, #0
 8003052:	d003      	beq.n	800305c <HAL_SPI_IRQHandler+0xd8>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003054:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003056:	2240      	movs	r2, #64	; 0x40
 8003058:	4313      	orrs	r3, r2
 800305a:	6623      	str	r3, [r4, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800305c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800305e:	2b00      	cmp	r3, #0
 8003060:	d012      	beq.n	8003088 <HAL_SPI_IRQHandler+0x104>
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003062:	4a10      	ldr	r2, [pc, #64]	; (80030a4 <HAL_SPI_IRQHandler+0x120>)
 8003064:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003066:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003068:	f7ff facf 	bl	800260a <HAL_DMA_Abort_IT>
 800306c:	2800      	cmp	r0, #0
 800306e:	d00b      	beq.n	8003088 <HAL_SPI_IRQHandler+0x104>
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003070:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003072:	2240      	movs	r2, #64	; 0x40
 8003074:	4313      	orrs	r3, r2
 8003076:	6623      	str	r3, [r4, #96]	; 0x60
 8003078:	e006      	b.n	8003088 <HAL_SPI_IRQHandler+0x104>
    hspi->RxISR(hspi);
 800307a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800307c:	0020      	movs	r0, r4
 800307e:	4798      	blx	r3
    return;
 8003080:	e002      	b.n	8003088 <HAL_SPI_IRQHandler+0x104>
    hspi->TxISR(hspi);
 8003082:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8003084:	0020      	movs	r0, r4
 8003086:	4798      	blx	r3
}
 8003088:	b005      	add	sp, #20
 800308a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800308c:	2300      	movs	r3, #0
 800308e:	9301      	str	r3, [sp, #4]
 8003090:	68d3      	ldr	r3, [r2, #12]
 8003092:	9301      	str	r3, [sp, #4]
 8003094:	6893      	ldr	r3, [r2, #8]
 8003096:	9301      	str	r3, [sp, #4]
 8003098:	9b01      	ldr	r3, [sp, #4]
        return;
 800309a:	e7f5      	b.n	8003088 <HAL_SPI_IRQHandler+0x104>
        HAL_SPI_ErrorCallback(hspi);
 800309c:	0020      	movs	r0, r4
 800309e:	f7ff ff6f 	bl	8002f80 <HAL_SPI_ErrorCallback>
    return;
 80030a2:	e7f1      	b.n	8003088 <HAL_SPI_IRQHandler+0x104>
 80030a4:	080030a9 	.word	0x080030a9

080030a8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80030a8:	b510      	push	{r4, lr}
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80030aa:	6a40      	ldr	r0, [r0, #36]	; 0x24
  hspi->RxXferCount = 0U;
 80030ac:	2300      	movs	r3, #0
 80030ae:	2246      	movs	r2, #70	; 0x46
 80030b0:	5283      	strh	r3, [r0, r2]
  hspi->TxXferCount = 0U;
 80030b2:	87c3      	strh	r3, [r0, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80030b4:	f7ff ff64 	bl	8002f80 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80030b8:	bd10      	pop	{r4, pc}
	...

080030bc <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030bc:	233d      	movs	r3, #61	; 0x3d
 80030be:	5cc3      	ldrb	r3, [r0, r3]
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d122      	bne.n	800310a <HAL_TIM_Base_Start_IT+0x4e>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030c4:	333c      	adds	r3, #60	; 0x3c
 80030c6:	2202      	movs	r2, #2
 80030c8:	54c2      	strb	r2, [r0, r3]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80030ca:	6802      	ldr	r2, [r0, #0]
 80030cc:	68d3      	ldr	r3, [r2, #12]
 80030ce:	2101      	movs	r1, #1
 80030d0:	430b      	orrs	r3, r1
 80030d2:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030d4:	6803      	ldr	r3, [r0, #0]
 80030d6:	4a0f      	ldr	r2, [pc, #60]	; (8003114 <HAL_TIM_Base_Start_IT+0x58>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d00b      	beq.n	80030f4 <HAL_TIM_Base_Start_IT+0x38>
 80030dc:	4a0e      	ldr	r2, [pc, #56]	; (8003118 <HAL_TIM_Base_Start_IT+0x5c>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d008      	beq.n	80030f4 <HAL_TIM_Base_Start_IT+0x38>
 80030e2:	4a0e      	ldr	r2, [pc, #56]	; (800311c <HAL_TIM_Base_Start_IT+0x60>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d005      	beq.n	80030f4 <HAL_TIM_Base_Start_IT+0x38>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	2101      	movs	r1, #1
 80030ec:	430a      	orrs	r2, r1
 80030ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80030f0:	2000      	movs	r0, #0
 80030f2:	e00b      	b.n	800310c <HAL_TIM_Base_Start_IT+0x50>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030f4:	6899      	ldr	r1, [r3, #8]
 80030f6:	2207      	movs	r2, #7
 80030f8:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030fa:	2a06      	cmp	r2, #6
 80030fc:	d007      	beq.n	800310e <HAL_TIM_Base_Start_IT+0x52>
      __HAL_TIM_ENABLE(htim);
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	2101      	movs	r1, #1
 8003102:	430a      	orrs	r2, r1
 8003104:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003106:	2000      	movs	r0, #0
 8003108:	e000      	b.n	800310c <HAL_TIM_Base_Start_IT+0x50>
    return HAL_ERROR;
 800310a:	2001      	movs	r0, #1
}
 800310c:	4770      	bx	lr
  return HAL_OK;
 800310e:	2000      	movs	r0, #0
 8003110:	e7fc      	b.n	800310c <HAL_TIM_Base_Start_IT+0x50>
 8003112:	46c0      	nop			; (mov r8, r8)
 8003114:	40012c00 	.word	0x40012c00
 8003118:	40000400 	.word	0x40000400
 800311c:	40014000 	.word	0x40014000

08003120 <HAL_TIM_Base_Stop_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003120:	6802      	ldr	r2, [r0, #0]
 8003122:	68d3      	ldr	r3, [r2, #12]
 8003124:	2101      	movs	r1, #1
 8003126:	438b      	bics	r3, r1
 8003128:	60d3      	str	r3, [r2, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800312a:	6803      	ldr	r3, [r0, #0]
 800312c:	6a19      	ldr	r1, [r3, #32]
 800312e:	4a08      	ldr	r2, [pc, #32]	; (8003150 <HAL_TIM_Base_Stop_IT+0x30>)
 8003130:	4211      	tst	r1, r2
 8003132:	d107      	bne.n	8003144 <HAL_TIM_Base_Stop_IT+0x24>
 8003134:	6a19      	ldr	r1, [r3, #32]
 8003136:	4a07      	ldr	r2, [pc, #28]	; (8003154 <HAL_TIM_Base_Stop_IT+0x34>)
 8003138:	4211      	tst	r1, r2
 800313a:	d103      	bne.n	8003144 <HAL_TIM_Base_Stop_IT+0x24>
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	2101      	movs	r1, #1
 8003140:	438a      	bics	r2, r1
 8003142:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003144:	233d      	movs	r3, #61	; 0x3d
 8003146:	2201      	movs	r2, #1
 8003148:	54c2      	strb	r2, [r0, r3]

  /* Return function status */
  return HAL_OK;
}
 800314a:	2000      	movs	r0, #0
 800314c:	4770      	bx	lr
 800314e:	46c0      	nop			; (mov r8, r8)
 8003150:	00001111 	.word	0x00001111
 8003154:	00000444 	.word	0x00000444

08003158 <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003158:	4770      	bx	lr

0800315a <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800315a:	4770      	bx	lr

0800315c <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800315c:	4770      	bx	lr

0800315e <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800315e:	4770      	bx	lr

08003160 <HAL_TIM_IRQHandler>:
{
 8003160:	b570      	push	{r4, r5, r6, lr}
 8003162:	0004      	movs	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 8003164:	6803      	ldr	r3, [r0, #0]
 8003166:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003168:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800316a:	07aa      	lsls	r2, r5, #30
 800316c:	d50e      	bpl.n	800318c <HAL_TIM_IRQHandler+0x2c>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800316e:	07b2      	lsls	r2, r6, #30
 8003170:	d50c      	bpl.n	800318c <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003172:	2203      	movs	r2, #3
 8003174:	4252      	negs	r2, r2
 8003176:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003178:	2301      	movs	r3, #1
 800317a:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800317c:	6803      	ldr	r3, [r0, #0]
 800317e:	699b      	ldr	r3, [r3, #24]
 8003180:	079b      	lsls	r3, r3, #30
 8003182:	d051      	beq.n	8003228 <HAL_TIM_IRQHandler+0xc8>
          HAL_TIM_IC_CaptureCallback(htim);
 8003184:	f7ff ffe9 	bl	800315a <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003188:	2300      	movs	r3, #0
 800318a:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800318c:	076b      	lsls	r3, r5, #29
 800318e:	d512      	bpl.n	80031b6 <HAL_TIM_IRQHandler+0x56>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003190:	0773      	lsls	r3, r6, #29
 8003192:	d510      	bpl.n	80031b6 <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003194:	6823      	ldr	r3, [r4, #0]
 8003196:	2205      	movs	r2, #5
 8003198:	4252      	negs	r2, r2
 800319a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800319c:	2302      	movs	r3, #2
 800319e:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031a0:	6823      	ldr	r3, [r4, #0]
 80031a2:	699a      	ldr	r2, [r3, #24]
 80031a4:	23c0      	movs	r3, #192	; 0xc0
 80031a6:	009b      	lsls	r3, r3, #2
 80031a8:	421a      	tst	r2, r3
 80031aa:	d043      	beq.n	8003234 <HAL_TIM_IRQHandler+0xd4>
        HAL_TIM_IC_CaptureCallback(htim);
 80031ac:	0020      	movs	r0, r4
 80031ae:	f7ff ffd4 	bl	800315a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031b2:	2300      	movs	r3, #0
 80031b4:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80031b6:	072b      	lsls	r3, r5, #28
 80031b8:	d510      	bpl.n	80031dc <HAL_TIM_IRQHandler+0x7c>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80031ba:	0733      	lsls	r3, r6, #28
 80031bc:	d50e      	bpl.n	80031dc <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80031be:	6823      	ldr	r3, [r4, #0]
 80031c0:	2209      	movs	r2, #9
 80031c2:	4252      	negs	r2, r2
 80031c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80031c6:	2304      	movs	r3, #4
 80031c8:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80031ca:	6823      	ldr	r3, [r4, #0]
 80031cc:	69db      	ldr	r3, [r3, #28]
 80031ce:	079b      	lsls	r3, r3, #30
 80031d0:	d037      	beq.n	8003242 <HAL_TIM_IRQHandler+0xe2>
        HAL_TIM_IC_CaptureCallback(htim);
 80031d2:	0020      	movs	r0, r4
 80031d4:	f7ff ffc1 	bl	800315a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031d8:	2300      	movs	r3, #0
 80031da:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80031dc:	06eb      	lsls	r3, r5, #27
 80031de:	d512      	bpl.n	8003206 <HAL_TIM_IRQHandler+0xa6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80031e0:	06f3      	lsls	r3, r6, #27
 80031e2:	d510      	bpl.n	8003206 <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80031e4:	6823      	ldr	r3, [r4, #0]
 80031e6:	2211      	movs	r2, #17
 80031e8:	4252      	negs	r2, r2
 80031ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80031ec:	2308      	movs	r3, #8
 80031ee:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80031f0:	6823      	ldr	r3, [r4, #0]
 80031f2:	69da      	ldr	r2, [r3, #28]
 80031f4:	23c0      	movs	r3, #192	; 0xc0
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	421a      	tst	r2, r3
 80031fa:	d029      	beq.n	8003250 <HAL_TIM_IRQHandler+0xf0>
        HAL_TIM_IC_CaptureCallback(htim);
 80031fc:	0020      	movs	r0, r4
 80031fe:	f7ff ffac 	bl	800315a <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003202:	2300      	movs	r3, #0
 8003204:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003206:	07eb      	lsls	r3, r5, #31
 8003208:	d501      	bpl.n	800320e <HAL_TIM_IRQHandler+0xae>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800320a:	07f3      	lsls	r3, r6, #31
 800320c:	d427      	bmi.n	800325e <HAL_TIM_IRQHandler+0xfe>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800320e:	062b      	lsls	r3, r5, #24
 8003210:	d501      	bpl.n	8003216 <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003212:	0633      	lsls	r3, r6, #24
 8003214:	d42b      	bmi.n	800326e <HAL_TIM_IRQHandler+0x10e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003216:	066b      	lsls	r3, r5, #25
 8003218:	d501      	bpl.n	800321e <HAL_TIM_IRQHandler+0xbe>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800321a:	0673      	lsls	r3, r6, #25
 800321c:	d42f      	bmi.n	800327e <HAL_TIM_IRQHandler+0x11e>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800321e:	06ab      	lsls	r3, r5, #26
 8003220:	d501      	bpl.n	8003226 <HAL_TIM_IRQHandler+0xc6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003222:	06b3      	lsls	r3, r6, #26
 8003224:	d433      	bmi.n	800328e <HAL_TIM_IRQHandler+0x12e>
}
 8003226:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003228:	f7ff ff96 	bl	8003158 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800322c:	0020      	movs	r0, r4
 800322e:	f7ff ff95 	bl	800315c <HAL_TIM_PWM_PulseFinishedCallback>
 8003232:	e7a9      	b.n	8003188 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003234:	0020      	movs	r0, r4
 8003236:	f7ff ff8f 	bl	8003158 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800323a:	0020      	movs	r0, r4
 800323c:	f7ff ff8e 	bl	800315c <HAL_TIM_PWM_PulseFinishedCallback>
 8003240:	e7b7      	b.n	80031b2 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003242:	0020      	movs	r0, r4
 8003244:	f7ff ff88 	bl	8003158 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003248:	0020      	movs	r0, r4
 800324a:	f7ff ff87 	bl	800315c <HAL_TIM_PWM_PulseFinishedCallback>
 800324e:	e7c3      	b.n	80031d8 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003250:	0020      	movs	r0, r4
 8003252:	f7ff ff81 	bl	8003158 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003256:	0020      	movs	r0, r4
 8003258:	f7ff ff80 	bl	800315c <HAL_TIM_PWM_PulseFinishedCallback>
 800325c:	e7d1      	b.n	8003202 <HAL_TIM_IRQHandler+0xa2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800325e:	6823      	ldr	r3, [r4, #0]
 8003260:	2202      	movs	r2, #2
 8003262:	4252      	negs	r2, r2
 8003264:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003266:	0020      	movs	r0, r4
 8003268:	f002 fe32 	bl	8005ed0 <HAL_TIM_PeriodElapsedCallback>
 800326c:	e7cf      	b.n	800320e <HAL_TIM_IRQHandler+0xae>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800326e:	6823      	ldr	r3, [r4, #0]
 8003270:	2281      	movs	r2, #129	; 0x81
 8003272:	4252      	negs	r2, r2
 8003274:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003276:	0020      	movs	r0, r4
 8003278:	f000 f88d 	bl	8003396 <HAL_TIMEx_BreakCallback>
 800327c:	e7cb      	b.n	8003216 <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800327e:	6823      	ldr	r3, [r4, #0]
 8003280:	2241      	movs	r2, #65	; 0x41
 8003282:	4252      	negs	r2, r2
 8003284:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003286:	0020      	movs	r0, r4
 8003288:	f7ff ff69 	bl	800315e <HAL_TIM_TriggerCallback>
 800328c:	e7c7      	b.n	800321e <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800328e:	6823      	ldr	r3, [r4, #0]
 8003290:	2221      	movs	r2, #33	; 0x21
 8003292:	4252      	negs	r2, r2
 8003294:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8003296:	0020      	movs	r0, r4
 8003298:	f000 f87c 	bl	8003394 <HAL_TIMEx_CommutCallback>
}
 800329c:	e7c3      	b.n	8003226 <HAL_TIM_IRQHandler+0xc6>
	...

080032a0 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80032a0:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80032a2:	4a1f      	ldr	r2, [pc, #124]	; (8003320 <TIM_Base_SetConfig+0x80>)
 80032a4:	4290      	cmp	r0, r2
 80032a6:	d002      	beq.n	80032ae <TIM_Base_SetConfig+0xe>
 80032a8:	4a1e      	ldr	r2, [pc, #120]	; (8003324 <TIM_Base_SetConfig+0x84>)
 80032aa:	4290      	cmp	r0, r2
 80032ac:	d103      	bne.n	80032b6 <TIM_Base_SetConfig+0x16>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032ae:	2270      	movs	r2, #112	; 0x70
 80032b0:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 80032b2:	684a      	ldr	r2, [r1, #4]
 80032b4:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032b6:	4a1a      	ldr	r2, [pc, #104]	; (8003320 <TIM_Base_SetConfig+0x80>)
 80032b8:	4290      	cmp	r0, r2
 80032ba:	d00e      	beq.n	80032da <TIM_Base_SetConfig+0x3a>
 80032bc:	4a19      	ldr	r2, [pc, #100]	; (8003324 <TIM_Base_SetConfig+0x84>)
 80032be:	4290      	cmp	r0, r2
 80032c0:	d00b      	beq.n	80032da <TIM_Base_SetConfig+0x3a>
 80032c2:	4a19      	ldr	r2, [pc, #100]	; (8003328 <TIM_Base_SetConfig+0x88>)
 80032c4:	4290      	cmp	r0, r2
 80032c6:	d008      	beq.n	80032da <TIM_Base_SetConfig+0x3a>
 80032c8:	4a18      	ldr	r2, [pc, #96]	; (800332c <TIM_Base_SetConfig+0x8c>)
 80032ca:	4290      	cmp	r0, r2
 80032cc:	d005      	beq.n	80032da <TIM_Base_SetConfig+0x3a>
 80032ce:	4a18      	ldr	r2, [pc, #96]	; (8003330 <TIM_Base_SetConfig+0x90>)
 80032d0:	4290      	cmp	r0, r2
 80032d2:	d002      	beq.n	80032da <TIM_Base_SetConfig+0x3a>
 80032d4:	4a17      	ldr	r2, [pc, #92]	; (8003334 <TIM_Base_SetConfig+0x94>)
 80032d6:	4290      	cmp	r0, r2
 80032d8:	d103      	bne.n	80032e2 <TIM_Base_SetConfig+0x42>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032da:	4a17      	ldr	r2, [pc, #92]	; (8003338 <TIM_Base_SetConfig+0x98>)
 80032dc:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032de:	68ca      	ldr	r2, [r1, #12]
 80032e0:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032e2:	2280      	movs	r2, #128	; 0x80
 80032e4:	4393      	bics	r3, r2
 80032e6:	694a      	ldr	r2, [r1, #20]
 80032e8:	4313      	orrs	r3, r2

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032ea:	688a      	ldr	r2, [r1, #8]
 80032ec:	62c2      	str	r2, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032ee:	680a      	ldr	r2, [r1, #0]
 80032f0:	6282      	str	r2, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032f2:	4a0b      	ldr	r2, [pc, #44]	; (8003320 <TIM_Base_SetConfig+0x80>)
 80032f4:	4290      	cmp	r0, r2
 80032f6:	d008      	beq.n	800330a <TIM_Base_SetConfig+0x6a>
 80032f8:	4a0c      	ldr	r2, [pc, #48]	; (800332c <TIM_Base_SetConfig+0x8c>)
 80032fa:	4290      	cmp	r0, r2
 80032fc:	d005      	beq.n	800330a <TIM_Base_SetConfig+0x6a>
 80032fe:	4a0c      	ldr	r2, [pc, #48]	; (8003330 <TIM_Base_SetConfig+0x90>)
 8003300:	4290      	cmp	r0, r2
 8003302:	d002      	beq.n	800330a <TIM_Base_SetConfig+0x6a>
 8003304:	4a0b      	ldr	r2, [pc, #44]	; (8003334 <TIM_Base_SetConfig+0x94>)
 8003306:	4290      	cmp	r0, r2
 8003308:	d101      	bne.n	800330e <TIM_Base_SetConfig+0x6e>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800330a:	690a      	ldr	r2, [r1, #16]
 800330c:	6302      	str	r2, [r0, #48]	; 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800330e:	6802      	ldr	r2, [r0, #0]
 8003310:	2104      	movs	r1, #4
 8003312:	430a      	orrs	r2, r1
 8003314:	6002      	str	r2, [r0, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003316:	2201      	movs	r2, #1
 8003318:	6142      	str	r2, [r0, #20]

  TIMx->CR1 = tmpcr1;
 800331a:	6003      	str	r3, [r0, #0]
}
 800331c:	4770      	bx	lr
 800331e:	46c0      	nop			; (mov r8, r8)
 8003320:	40012c00 	.word	0x40012c00
 8003324:	40000400 	.word	0x40000400
 8003328:	40002000 	.word	0x40002000
 800332c:	40014000 	.word	0x40014000
 8003330:	40014400 	.word	0x40014400
 8003334:	40014800 	.word	0x40014800
 8003338:	fffffcff 	.word	0xfffffcff

0800333c <HAL_TIM_Base_Init>:
{
 800333c:	b570      	push	{r4, r5, r6, lr}
 800333e:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8003340:	d026      	beq.n	8003390 <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003342:	233d      	movs	r3, #61	; 0x3d
 8003344:	5cc3      	ldrb	r3, [r0, r3]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d01c      	beq.n	8003384 <HAL_TIM_Base_Init+0x48>
  htim->State = HAL_TIM_STATE_BUSY;
 800334a:	253d      	movs	r5, #61	; 0x3d
 800334c:	2302      	movs	r3, #2
 800334e:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003350:	0021      	movs	r1, r4
 8003352:	c901      	ldmia	r1!, {r0}
 8003354:	f7ff ffa4 	bl	80032a0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003358:	2301      	movs	r3, #1
 800335a:	2246      	movs	r2, #70	; 0x46
 800335c:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800335e:	3a08      	subs	r2, #8
 8003360:	54a3      	strb	r3, [r4, r2]
 8003362:	3201      	adds	r2, #1
 8003364:	54a3      	strb	r3, [r4, r2]
 8003366:	3201      	adds	r2, #1
 8003368:	54a3      	strb	r3, [r4, r2]
 800336a:	3201      	adds	r2, #1
 800336c:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800336e:	3201      	adds	r2, #1
 8003370:	54a3      	strb	r3, [r4, r2]
 8003372:	3201      	adds	r2, #1
 8003374:	54a3      	strb	r3, [r4, r2]
 8003376:	3201      	adds	r2, #1
 8003378:	54a3      	strb	r3, [r4, r2]
 800337a:	3201      	adds	r2, #1
 800337c:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 800337e:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8003380:	2000      	movs	r0, #0
}
 8003382:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8003384:	333c      	adds	r3, #60	; 0x3c
 8003386:	2200      	movs	r2, #0
 8003388:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 800338a:	f002 f893 	bl	80054b4 <HAL_TIM_Base_MspInit>
 800338e:	e7dc      	b.n	800334a <HAL_TIM_Base_Init+0xe>
    return HAL_ERROR;
 8003390:	2001      	movs	r0, #1
 8003392:	e7f6      	b.n	8003382 <HAL_TIM_Base_Init+0x46>

08003394 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003394:	4770      	bx	lr

08003396 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003396:	4770      	bx	lr

08003398 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003398:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800339a:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800339e:	2201      	movs	r2, #1
 80033a0:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033a4:	6801      	ldr	r1, [r0, #0]
 80033a6:	680b      	ldr	r3, [r1, #0]
 80033a8:	4d12      	ldr	r5, [pc, #72]	; (80033f4 <UART_EndRxTransfer+0x5c>)
 80033aa:	402b      	ands	r3, r5
 80033ac:	600b      	str	r3, [r1, #0]
 80033ae:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033b2:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033b6:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033ba:	6801      	ldr	r1, [r0, #0]
 80033bc:	688b      	ldr	r3, [r1, #8]
 80033be:	4393      	bics	r3, r2
 80033c0:	608b      	str	r3, [r1, #8]
 80033c2:	f384 8810 	msr	PRIMASK, r4

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033c6:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d006      	beq.n	80033da <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80033cc:	2380      	movs	r3, #128	; 0x80
 80033ce:	2220      	movs	r2, #32
 80033d0:	50c2      	str	r2, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033d2:	2300      	movs	r3, #0
 80033d4:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80033d6:	6683      	str	r3, [r0, #104]	; 0x68
}
 80033d8:	bd30      	pop	{r4, r5, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033da:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033de:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033e2:	6802      	ldr	r2, [r0, #0]
 80033e4:	6813      	ldr	r3, [r2, #0]
 80033e6:	2410      	movs	r4, #16
 80033e8:	43a3      	bics	r3, r4
 80033ea:	6013      	str	r3, [r2, #0]
 80033ec:	f381 8810 	msr	PRIMASK, r1
}
 80033f0:	e7ec      	b.n	80033cc <UART_EndRxTransfer+0x34>
 80033f2:	46c0      	nop			; (mov r8, r8)
 80033f4:	fffffedf 	.word	0xfffffedf

080033f8 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80033f8:	b530      	push	{r4, r5, lr}
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80033fa:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80033fc:	2b21      	cmp	r3, #33	; 0x21
 80033fe:	d000      	beq.n	8003402 <UART_TxISR_8BIT+0xa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8003400:	bd30      	pop	{r4, r5, pc}
    if (huart->TxXferCount == 0U)
 8003402:	3331      	adds	r3, #49	; 0x31
 8003404:	5ac3      	ldrh	r3, [r0, r3]
 8003406:	b29b      	uxth	r3, r3
 8003408:	2b00      	cmp	r3, #0
 800340a:	d117      	bne.n	800343c <UART_TxISR_8BIT+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800340c:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003410:	2201      	movs	r2, #1
 8003412:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003416:	6801      	ldr	r1, [r0, #0]
 8003418:	680b      	ldr	r3, [r1, #0]
 800341a:	2580      	movs	r5, #128	; 0x80
 800341c:	43ab      	bics	r3, r5
 800341e:	600b      	str	r3, [r1, #0]
 8003420:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003424:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003428:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800342c:	6802      	ldr	r2, [r0, #0]
 800342e:	6813      	ldr	r3, [r2, #0]
 8003430:	2040      	movs	r0, #64	; 0x40
 8003432:	4303      	orrs	r3, r0
 8003434:	6013      	str	r3, [r2, #0]
 8003436:	f381 8810 	msr	PRIMASK, r1
}
 800343a:	e7e1      	b.n	8003400 <UART_TxISR_8BIT+0x8>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800343c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800343e:	781b      	ldrb	r3, [r3, #0]
 8003440:	6802      	ldr	r2, [r0, #0]
 8003442:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->pTxBuffPtr++;
 8003444:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003446:	3301      	adds	r3, #1
 8003448:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 800344a:	2252      	movs	r2, #82	; 0x52
 800344c:	5a83      	ldrh	r3, [r0, r2]
 800344e:	3b01      	subs	r3, #1
 8003450:	b29b      	uxth	r3, r3
 8003452:	5283      	strh	r3, [r0, r2]
}
 8003454:	e7d4      	b.n	8003400 <UART_TxISR_8BIT+0x8>

08003456 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003456:	b530      	push	{r4, r5, lr}
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003458:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 800345a:	2b21      	cmp	r3, #33	; 0x21
 800345c:	d000      	beq.n	8003460 <UART_TxISR_16BIT+0xa>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 800345e:	bd30      	pop	{r4, r5, pc}
    if (huart->TxXferCount == 0U)
 8003460:	3331      	adds	r3, #49	; 0x31
 8003462:	5ac3      	ldrh	r3, [r0, r3]
 8003464:	b29b      	uxth	r3, r3
 8003466:	2b00      	cmp	r3, #0
 8003468:	d117      	bne.n	800349a <UART_TxISR_16BIT+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800346a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800346e:	2201      	movs	r2, #1
 8003470:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003474:	6801      	ldr	r1, [r0, #0]
 8003476:	680b      	ldr	r3, [r1, #0]
 8003478:	2580      	movs	r5, #128	; 0x80
 800347a:	43ab      	bics	r3, r5
 800347c:	600b      	str	r3, [r1, #0]
 800347e:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003482:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003486:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800348a:	6802      	ldr	r2, [r0, #0]
 800348c:	6813      	ldr	r3, [r2, #0]
 800348e:	2040      	movs	r0, #64	; 0x40
 8003490:	4303      	orrs	r3, r0
 8003492:	6013      	str	r3, [r2, #0]
 8003494:	f381 8810 	msr	PRIMASK, r1
}
 8003498:	e7e1      	b.n	800345e <UART_TxISR_16BIT+0x8>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800349a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800349c:	881b      	ldrh	r3, [r3, #0]
 800349e:	05db      	lsls	r3, r3, #23
 80034a0:	0ddb      	lsrs	r3, r3, #23
 80034a2:	6802      	ldr	r2, [r0, #0]
 80034a4:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80034a6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80034a8:	3302      	adds	r3, #2
 80034aa:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 80034ac:	2252      	movs	r2, #82	; 0x52
 80034ae:	5a83      	ldrh	r3, [r0, r2]
 80034b0:	3b01      	subs	r3, #1
 80034b2:	b29b      	uxth	r3, r3
 80034b4:	5283      	strh	r3, [r0, r2]
}
 80034b6:	e7d2      	b.n	800345e <UART_TxISR_16BIT+0x8>

080034b8 <HAL_UART_Transmit_IT>:
{
 80034b8:	b510      	push	{r4, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 80034ba:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80034bc:	2b20      	cmp	r3, #32
 80034be:	d131      	bne.n	8003524 <HAL_UART_Transmit_IT+0x6c>
    if ((pData == NULL) || (Size == 0U))
 80034c0:	2900      	cmp	r1, #0
 80034c2:	d031      	beq.n	8003528 <HAL_UART_Transmit_IT+0x70>
 80034c4:	2a00      	cmp	r2, #0
 80034c6:	d031      	beq.n	800352c <HAL_UART_Transmit_IT+0x74>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034c8:	6883      	ldr	r3, [r0, #8]
 80034ca:	2480      	movs	r4, #128	; 0x80
 80034cc:	0164      	lsls	r4, r4, #5
 80034ce:	42a3      	cmp	r3, r4
 80034d0:	d104      	bne.n	80034dc <HAL_UART_Transmit_IT+0x24>
 80034d2:	6904      	ldr	r4, [r0, #16]
 80034d4:	2c00      	cmp	r4, #0
 80034d6:	d101      	bne.n	80034dc <HAL_UART_Transmit_IT+0x24>
      if ((((uint32_t)pData) & 1U) != 0U)
 80034d8:	07cc      	lsls	r4, r1, #31
 80034da:	d429      	bmi.n	8003530 <HAL_UART_Transmit_IT+0x78>
    huart->pTxBuffPtr  = pData;
 80034dc:	64c1      	str	r1, [r0, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80034de:	2150      	movs	r1, #80	; 0x50
 80034e0:	5242      	strh	r2, [r0, r1]
    huart->TxXferCount = Size;
 80034e2:	3102      	adds	r1, #2
 80034e4:	5242      	strh	r2, [r0, r1]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034e6:	2284      	movs	r2, #132	; 0x84
 80034e8:	2100      	movs	r1, #0
 80034ea:	5081      	str	r1, [r0, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80034ec:	3a63      	subs	r2, #99	; 0x63
 80034ee:	67c2      	str	r2, [r0, #124]	; 0x7c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80034f0:	2280      	movs	r2, #128	; 0x80
 80034f2:	0152      	lsls	r2, r2, #5
 80034f4:	4293      	cmp	r3, r2
 80034f6:	d00f      	beq.n	8003518 <HAL_UART_Transmit_IT+0x60>
      huart->TxISR = UART_TxISR_8BIT;
 80034f8:	4b0e      	ldr	r3, [pc, #56]	; (8003534 <HAL_UART_Transmit_IT+0x7c>)
 80034fa:	66c3      	str	r3, [r0, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034fc:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003500:	2301      	movs	r3, #1
 8003502:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003506:	6802      	ldr	r2, [r0, #0]
 8003508:	6813      	ldr	r3, [r2, #0]
 800350a:	2080      	movs	r0, #128	; 0x80
 800350c:	4303      	orrs	r3, r0
 800350e:	6013      	str	r3, [r2, #0]
 8003510:	f381 8810 	msr	PRIMASK, r1
    return HAL_OK;
 8003514:	2000      	movs	r0, #0
 8003516:	e006      	b.n	8003526 <HAL_UART_Transmit_IT+0x6e>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003518:	6903      	ldr	r3, [r0, #16]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d1ec      	bne.n	80034f8 <HAL_UART_Transmit_IT+0x40>
      huart->TxISR = UART_TxISR_16BIT;
 800351e:	4b06      	ldr	r3, [pc, #24]	; (8003538 <HAL_UART_Transmit_IT+0x80>)
 8003520:	66c3      	str	r3, [r0, #108]	; 0x6c
 8003522:	e7eb      	b.n	80034fc <HAL_UART_Transmit_IT+0x44>
    return HAL_BUSY;
 8003524:	2002      	movs	r0, #2
}
 8003526:	bd10      	pop	{r4, pc}
      return HAL_ERROR;
 8003528:	2001      	movs	r0, #1
 800352a:	e7fc      	b.n	8003526 <HAL_UART_Transmit_IT+0x6e>
 800352c:	2001      	movs	r0, #1
 800352e:	e7fa      	b.n	8003526 <HAL_UART_Transmit_IT+0x6e>
        return  HAL_ERROR;
 8003530:	2001      	movs	r0, #1
 8003532:	e7f8      	b.n	8003526 <HAL_UART_Transmit_IT+0x6e>
 8003534:	080033f9 	.word	0x080033f9
 8003538:	08003457 	.word	0x08003457

0800353c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800353c:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800353e:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003542:	2301      	movs	r3, #1
 8003544:	f383 8810 	msr	PRIMASK, r3
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003548:	6802      	ldr	r2, [r0, #0]
 800354a:	6813      	ldr	r3, [r2, #0]
 800354c:	2440      	movs	r4, #64	; 0x40
 800354e:	43a3      	bics	r3, r4
 8003550:	6013      	str	r3, [r2, #0]
 8003552:	f381 8810 	msr	PRIMASK, r1

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003556:	2320      	movs	r3, #32
 8003558:	67c3      	str	r3, [r0, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800355a:	2300      	movs	r3, #0
 800355c:	66c3      	str	r3, [r0, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800355e:	f002 fc71 	bl	8005e44 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003562:	bd10      	pop	{r4, pc}

08003564 <HAL_UART_ErrorCallback>:
}
 8003564:	4770      	bx	lr

08003566 <UART_DMAAbortOnError>:
{
 8003566:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003568:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 800356a:	235a      	movs	r3, #90	; 0x5a
 800356c:	2200      	movs	r2, #0
 800356e:	52c2      	strh	r2, [r0, r3]
  HAL_UART_ErrorCallback(huart);
 8003570:	f7ff fff8 	bl	8003564 <HAL_UART_ErrorCallback>
}
 8003574:	bd10      	pop	{r4, pc}

08003576 <HAL_UART_AbortTransmitCpltCallback>:
}
 8003576:	4770      	bx	lr

08003578 <HAL_UART_AbortTransmit_IT>:
{
 8003578:	b510      	push	{r4, lr}
 800357a:	0004      	movs	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800357c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003580:	2301      	movs	r3, #1
 8003582:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003586:	6802      	ldr	r2, [r0, #0]
 8003588:	6813      	ldr	r3, [r2, #0]
 800358a:	20c0      	movs	r0, #192	; 0xc0
 800358c:	4383      	bics	r3, r0
 800358e:	6013      	str	r3, [r2, #0]
 8003590:	f381 8810 	msr	PRIMASK, r1
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8003594:	6823      	ldr	r3, [r4, #0]
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	061b      	lsls	r3, r3, #24
 800359a:	d523      	bpl.n	80035e4 <HAL_UART_AbortTransmit_IT+0x6c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800359c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035a0:	2301      	movs	r3, #1
 80035a2:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80035a6:	6822      	ldr	r2, [r4, #0]
 80035a8:	6893      	ldr	r3, [r2, #8]
 80035aa:	3840      	subs	r0, #64	; 0x40
 80035ac:	4383      	bics	r3, r0
 80035ae:	6093      	str	r3, [r2, #8]
 80035b0:	f381 8810 	msr	PRIMASK, r1
    if (huart->hdmatx != NULL)
 80035b4:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d00a      	beq.n	80035d0 <HAL_UART_AbortTransmit_IT+0x58>
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 80035ba:	4a10      	ldr	r2, [pc, #64]	; (80035fc <HAL_UART_AbortTransmit_IT+0x84>)
 80035bc:	635a      	str	r2, [r3, #52]	; 0x34
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 80035be:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80035c0:	f7ff f823 	bl	800260a <HAL_DMA_Abort_IT>
 80035c4:	2800      	cmp	r0, #0
 80035c6:	d016      	beq.n	80035f6 <HAL_UART_AbortTransmit_IT+0x7e>
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 80035c8:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80035ca:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80035cc:	4798      	blx	r3
 80035ce:	e012      	b.n	80035f6 <HAL_UART_AbortTransmit_IT+0x7e>
      huart->TxXferCount = 0U;
 80035d0:	2300      	movs	r3, #0
 80035d2:	2252      	movs	r2, #82	; 0x52
 80035d4:	52a3      	strh	r3, [r4, r2]
      huart->TxISR = NULL;
 80035d6:	66e3      	str	r3, [r4, #108]	; 0x6c
      huart->gState = HAL_UART_STATE_READY;
 80035d8:	3320      	adds	r3, #32
 80035da:	67e3      	str	r3, [r4, #124]	; 0x7c
      HAL_UART_AbortTransmitCpltCallback(huart);
 80035dc:	0020      	movs	r0, r4
 80035de:	f7ff ffca 	bl	8003576 <HAL_UART_AbortTransmitCpltCallback>
 80035e2:	e008      	b.n	80035f6 <HAL_UART_AbortTransmit_IT+0x7e>
    huart->TxXferCount = 0U;
 80035e4:	2300      	movs	r3, #0
 80035e6:	2252      	movs	r2, #82	; 0x52
 80035e8:	52a3      	strh	r3, [r4, r2]
    huart->TxISR = NULL;
 80035ea:	66e3      	str	r3, [r4, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_READY;
 80035ec:	3320      	adds	r3, #32
 80035ee:	67e3      	str	r3, [r4, #124]	; 0x7c
    HAL_UART_AbortTransmitCpltCallback(huart);
 80035f0:	0020      	movs	r0, r4
 80035f2:	f7ff ffc0 	bl	8003576 <HAL_UART_AbortTransmitCpltCallback>
}
 80035f6:	2000      	movs	r0, #0
 80035f8:	bd10      	pop	{r4, pc}
 80035fa:	46c0      	nop			; (mov r8, r8)
 80035fc:	08003601 	.word	0x08003601

08003600 <UART_DMATxOnlyAbortCallback>:
{
 8003600:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003602:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->TxXferCount = 0U;
 8003604:	2352      	movs	r3, #82	; 0x52
 8003606:	2200      	movs	r2, #0
 8003608:	52c2      	strh	r2, [r0, r3]
  huart->gState = HAL_UART_STATE_READY;
 800360a:	3b32      	subs	r3, #50	; 0x32
 800360c:	67c3      	str	r3, [r0, #124]	; 0x7c
  HAL_UART_AbortTransmitCpltCallback(huart);
 800360e:	f7ff ffb2 	bl	8003576 <HAL_UART_AbortTransmitCpltCallback>
}
 8003612:	bd10      	pop	{r4, pc}

08003614 <HAL_UART_AbortReceiveCpltCallback>:
}
 8003614:	4770      	bx	lr
	...

08003618 <HAL_UART_AbortReceive_IT>:
{
 8003618:	b570      	push	{r4, r5, r6, lr}
 800361a:	0004      	movs	r4, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800361c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003620:	2201      	movs	r2, #1
 8003622:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003626:	6821      	ldr	r1, [r4, #0]
 8003628:	680b      	ldr	r3, [r1, #0]
 800362a:	4d2f      	ldr	r5, [pc, #188]	; (80036e8 <HAL_UART_AbortReceive_IT+0xd0>)
 800362c:	402b      	ands	r3, r5
 800362e:	600b      	str	r3, [r1, #0]
 8003630:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003634:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003638:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800363c:	6821      	ldr	r1, [r4, #0]
 800363e:	688b      	ldr	r3, [r1, #8]
 8003640:	4393      	bics	r3, r2
 8003642:	608b      	str	r3, [r1, #8]
 8003644:	f380 8810 	msr	PRIMASK, r0
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003648:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800364a:	2b01      	cmp	r3, #1
 800364c:	d01d      	beq.n	800368a <HAL_UART_AbortReceive_IT+0x72>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800364e:	6823      	ldr	r3, [r4, #0]
 8003650:	689a      	ldr	r2, [r3, #8]
 8003652:	0652      	lsls	r2, r2, #25
 8003654:	d539      	bpl.n	80036ca <HAL_UART_AbortReceive_IT+0xb2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003656:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800365a:	2301      	movs	r3, #1
 800365c:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003660:	6822      	ldr	r2, [r4, #0]
 8003662:	6893      	ldr	r3, [r2, #8]
 8003664:	2040      	movs	r0, #64	; 0x40
 8003666:	4383      	bics	r3, r0
 8003668:	6093      	str	r3, [r2, #8]
 800366a:	f381 8810 	msr	PRIMASK, r1
    if (huart->hdmarx != NULL)
 800366e:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8003670:	2b00      	cmp	r3, #0
 8003672:	d016      	beq.n	80036a2 <HAL_UART_AbortReceive_IT+0x8a>
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8003674:	4a1d      	ldr	r2, [pc, #116]	; (80036ec <HAL_UART_AbortReceive_IT+0xd4>)
 8003676:	635a      	str	r2, [r3, #52]	; 0x34
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003678:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800367a:	f7fe ffc6 	bl	800260a <HAL_DMA_Abort_IT>
 800367e:	2800      	cmp	r0, #0
 8003680:	d030      	beq.n	80036e4 <HAL_UART_AbortReceive_IT+0xcc>
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003682:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8003684:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003686:	4798      	blx	r3
 8003688:	e02c      	b.n	80036e4 <HAL_UART_AbortReceive_IT+0xcc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800368a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800368e:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8003692:	6822      	ldr	r2, [r4, #0]
 8003694:	6813      	ldr	r3, [r2, #0]
 8003696:	2010      	movs	r0, #16
 8003698:	4383      	bics	r3, r0
 800369a:	6013      	str	r3, [r2, #0]
 800369c:	f381 8810 	msr	PRIMASK, r1
}
 80036a0:	e7d5      	b.n	800364e <HAL_UART_AbortReceive_IT+0x36>
      huart->RxXferCount = 0U;
 80036a2:	2300      	movs	r3, #0
 80036a4:	225a      	movs	r2, #90	; 0x5a
 80036a6:	52a3      	strh	r3, [r4, r2]
      huart->pRxBuffPtr = NULL;
 80036a8:	6563      	str	r3, [r4, #84]	; 0x54
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80036aa:	6822      	ldr	r2, [r4, #0]
 80036ac:	210f      	movs	r1, #15
 80036ae:	6211      	str	r1, [r2, #32]
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80036b0:	6821      	ldr	r1, [r4, #0]
 80036b2:	698a      	ldr	r2, [r1, #24]
 80036b4:	2008      	movs	r0, #8
 80036b6:	4302      	orrs	r2, r0
 80036b8:	618a      	str	r2, [r1, #24]
      huart->RxState = HAL_UART_STATE_READY;
 80036ba:	2280      	movs	r2, #128	; 0x80
 80036bc:	2120      	movs	r1, #32
 80036be:	50a1      	str	r1, [r4, r2]
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036c0:	6623      	str	r3, [r4, #96]	; 0x60
      HAL_UART_AbortReceiveCpltCallback(huart);
 80036c2:	0020      	movs	r0, r4
 80036c4:	f7ff ffa6 	bl	8003614 <HAL_UART_AbortReceiveCpltCallback>
 80036c8:	e00c      	b.n	80036e4 <HAL_UART_AbortReceive_IT+0xcc>
    huart->RxXferCount = 0U;
 80036ca:	2200      	movs	r2, #0
 80036cc:	215a      	movs	r1, #90	; 0x5a
 80036ce:	5262      	strh	r2, [r4, r1]
    huart->pRxBuffPtr = NULL;
 80036d0:	6562      	str	r2, [r4, #84]	; 0x54
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80036d2:	394b      	subs	r1, #75	; 0x4b
 80036d4:	6219      	str	r1, [r3, #32]
    huart->RxState = HAL_UART_STATE_READY;
 80036d6:	2380      	movs	r3, #128	; 0x80
 80036d8:	3111      	adds	r1, #17
 80036da:	50e1      	str	r1, [r4, r3]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036dc:	6622      	str	r2, [r4, #96]	; 0x60
    HAL_UART_AbortReceiveCpltCallback(huart);
 80036de:	0020      	movs	r0, r4
 80036e0:	f7ff ff98 	bl	8003614 <HAL_UART_AbortReceiveCpltCallback>
}
 80036e4:	2000      	movs	r0, #0
 80036e6:	bd70      	pop	{r4, r5, r6, pc}
 80036e8:	fffffedf 	.word	0xfffffedf
 80036ec:	080036f1 	.word	0x080036f1

080036f0 <UART_DMARxOnlyAbortCallback>:
{
 80036f0:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80036f2:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 80036f4:	2200      	movs	r2, #0
 80036f6:	235a      	movs	r3, #90	; 0x5a
 80036f8:	52c2      	strh	r2, [r0, r3]
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80036fa:	6803      	ldr	r3, [r0, #0]
 80036fc:	210f      	movs	r1, #15
 80036fe:	6219      	str	r1, [r3, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003700:	6801      	ldr	r1, [r0, #0]
 8003702:	698b      	ldr	r3, [r1, #24]
 8003704:	2408      	movs	r4, #8
 8003706:	4323      	orrs	r3, r4
 8003708:	618b      	str	r3, [r1, #24]
  huart->RxState = HAL_UART_STATE_READY;
 800370a:	2380      	movs	r3, #128	; 0x80
 800370c:	2120      	movs	r1, #32
 800370e:	50c1      	str	r1, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003710:	6602      	str	r2, [r0, #96]	; 0x60
  HAL_UART_AbortReceiveCpltCallback(huart);
 8003712:	f7ff ff7f 	bl	8003614 <HAL_UART_AbortReceiveCpltCallback>
}
 8003716:	bd10      	pop	{r4, pc}

08003718 <HAL_UARTEx_RxEventCallback>:
}
 8003718:	4770      	bx	lr
	...

0800371c <HAL_UART_IRQHandler>:
{
 800371c:	b570      	push	{r4, r5, r6, lr}
 800371e:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003720:	6802      	ldr	r2, [r0, #0]
 8003722:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003724:	6810      	ldr	r0, [r2, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003726:	6896      	ldr	r6, [r2, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003728:	49ae      	ldr	r1, [pc, #696]	; (80039e4 <HAL_UART_IRQHandler+0x2c8>)
 800372a:	001d      	movs	r5, r3
 800372c:	400d      	ands	r5, r1
  if (errorflags == 0U)
 800372e:	420b      	tst	r3, r1
 8003730:	d103      	bne.n	800373a <HAL_UART_IRQHandler+0x1e>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003732:	0699      	lsls	r1, r3, #26
 8003734:	d501      	bpl.n	800373a <HAL_UART_IRQHandler+0x1e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003736:	0681      	lsls	r1, r0, #26
 8003738:	d418      	bmi.n	800376c <HAL_UART_IRQHandler+0x50>
  if ((errorflags != 0U)
 800373a:	2d00      	cmp	r5, #0
 800373c:	d007      	beq.n	800374e <HAL_UART_IRQHandler+0x32>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800373e:	2101      	movs	r1, #1
 8003740:	000d      	movs	r5, r1
 8003742:	4035      	ands	r5, r6
 8003744:	4231      	tst	r1, r6
 8003746:	d117      	bne.n	8003778 <HAL_UART_IRQHandler+0x5c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003748:	49a7      	ldr	r1, [pc, #668]	; (80039e8 <HAL_UART_IRQHandler+0x2cc>)
 800374a:	4208      	tst	r0, r1
 800374c:	d114      	bne.n	8003778 <HAL_UART_IRQHandler+0x5c>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800374e:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8003750:	2901      	cmp	r1, #1
 8003752:	d100      	bne.n	8003756 <HAL_UART_IRQHandler+0x3a>
 8003754:	e093      	b.n	800387e <HAL_UART_IRQHandler+0x162>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003756:	061a      	lsls	r2, r3, #24
 8003758:	d502      	bpl.n	8003760 <HAL_UART_IRQHandler+0x44>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800375a:	0602      	lsls	r2, r0, #24
 800375c:	d500      	bpl.n	8003760 <HAL_UART_IRQHandler+0x44>
 800375e:	e135      	b.n	80039cc <HAL_UART_IRQHandler+0x2b0>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003760:	065b      	lsls	r3, r3, #25
 8003762:	d502      	bpl.n	800376a <HAL_UART_IRQHandler+0x4e>
 8003764:	0643      	lsls	r3, r0, #25
 8003766:	d500      	bpl.n	800376a <HAL_UART_IRQHandler+0x4e>
 8003768:	e137      	b.n	80039da <HAL_UART_IRQHandler+0x2be>
}
 800376a:	bd70      	pop	{r4, r5, r6, pc}
      if (huart->RxISR != NULL)
 800376c:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 800376e:	2b00      	cmp	r3, #0
 8003770:	d0fb      	beq.n	800376a <HAL_UART_IRQHandler+0x4e>
        huart->RxISR(huart);
 8003772:	0020      	movs	r0, r4
 8003774:	4798      	blx	r3
      return;
 8003776:	e7f8      	b.n	800376a <HAL_UART_IRQHandler+0x4e>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003778:	07d9      	lsls	r1, r3, #31
 800377a:	d507      	bpl.n	800378c <HAL_UART_IRQHandler+0x70>
 800377c:	05c1      	lsls	r1, r0, #23
 800377e:	d505      	bpl.n	800378c <HAL_UART_IRQHandler+0x70>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003780:	2601      	movs	r6, #1
 8003782:	6216      	str	r6, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003784:	2184      	movs	r1, #132	; 0x84
 8003786:	5862      	ldr	r2, [r4, r1]
 8003788:	4332      	orrs	r2, r6
 800378a:	5062      	str	r2, [r4, r1]
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800378c:	079a      	lsls	r2, r3, #30
 800378e:	d509      	bpl.n	80037a4 <HAL_UART_IRQHandler+0x88>
 8003790:	2d00      	cmp	r5, #0
 8003792:	d007      	beq.n	80037a4 <HAL_UART_IRQHandler+0x88>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003794:	6822      	ldr	r2, [r4, #0]
 8003796:	2102      	movs	r1, #2
 8003798:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800379a:	3182      	adds	r1, #130	; 0x82
 800379c:	5862      	ldr	r2, [r4, r1]
 800379e:	2604      	movs	r6, #4
 80037a0:	4332      	orrs	r2, r6
 80037a2:	5062      	str	r2, [r4, r1]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80037a4:	075a      	lsls	r2, r3, #29
 80037a6:	d509      	bpl.n	80037bc <HAL_UART_IRQHandler+0xa0>
 80037a8:	2d00      	cmp	r5, #0
 80037aa:	d007      	beq.n	80037bc <HAL_UART_IRQHandler+0xa0>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80037ac:	6822      	ldr	r2, [r4, #0]
 80037ae:	2104      	movs	r1, #4
 80037b0:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80037b2:	3180      	adds	r1, #128	; 0x80
 80037b4:	5862      	ldr	r2, [r4, r1]
 80037b6:	2602      	movs	r6, #2
 80037b8:	4332      	orrs	r2, r6
 80037ba:	5062      	str	r2, [r4, r1]
    if (((isrflags & USART_ISR_ORE) != 0U)
 80037bc:	071a      	lsls	r2, r3, #28
 80037be:	d50a      	bpl.n	80037d6 <HAL_UART_IRQHandler+0xba>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80037c0:	0682      	lsls	r2, r0, #26
 80037c2:	d401      	bmi.n	80037c8 <HAL_UART_IRQHandler+0xac>
 80037c4:	2d00      	cmp	r5, #0
 80037c6:	d006      	beq.n	80037d6 <HAL_UART_IRQHandler+0xba>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80037c8:	6822      	ldr	r2, [r4, #0]
 80037ca:	2508      	movs	r5, #8
 80037cc:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80037ce:	2184      	movs	r1, #132	; 0x84
 80037d0:	5862      	ldr	r2, [r4, r1]
 80037d2:	432a      	orrs	r2, r5
 80037d4:	5062      	str	r2, [r4, r1]
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80037d6:	051a      	lsls	r2, r3, #20
 80037d8:	d50a      	bpl.n	80037f0 <HAL_UART_IRQHandler+0xd4>
 80037da:	0142      	lsls	r2, r0, #5
 80037dc:	d508      	bpl.n	80037f0 <HAL_UART_IRQHandler+0xd4>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80037de:	6822      	ldr	r2, [r4, #0]
 80037e0:	2180      	movs	r1, #128	; 0x80
 80037e2:	0109      	lsls	r1, r1, #4
 80037e4:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80037e6:	2184      	movs	r1, #132	; 0x84
 80037e8:	5862      	ldr	r2, [r4, r1]
 80037ea:	2520      	movs	r5, #32
 80037ec:	432a      	orrs	r2, r5
 80037ee:	5062      	str	r2, [r4, r1]
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80037f0:	2284      	movs	r2, #132	; 0x84
 80037f2:	58a2      	ldr	r2, [r4, r2]
 80037f4:	2a00      	cmp	r2, #0
 80037f6:	d0b8      	beq.n	800376a <HAL_UART_IRQHandler+0x4e>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80037f8:	069b      	lsls	r3, r3, #26
 80037fa:	d506      	bpl.n	800380a <HAL_UART_IRQHandler+0xee>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80037fc:	0683      	lsls	r3, r0, #26
 80037fe:	d504      	bpl.n	800380a <HAL_UART_IRQHandler+0xee>
        if (huart->RxISR != NULL)
 8003800:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8003802:	2b00      	cmp	r3, #0
 8003804:	d001      	beq.n	800380a <HAL_UART_IRQHandler+0xee>
          huart->RxISR(huart);
 8003806:	0020      	movs	r0, r4
 8003808:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 800380a:	2384      	movs	r3, #132	; 0x84
 800380c:	58e2      	ldr	r2, [r4, r3]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800380e:	6823      	ldr	r3, [r4, #0]
 8003810:	689b      	ldr	r3, [r3, #8]
 8003812:	065b      	lsls	r3, r3, #25
 8003814:	d402      	bmi.n	800381c <HAL_UART_IRQHandler+0x100>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003816:	2328      	movs	r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003818:	4213      	tst	r3, r2
 800381a:	d029      	beq.n	8003870 <HAL_UART_IRQHandler+0x154>
        UART_EndRxTransfer(huart);
 800381c:	0020      	movs	r0, r4
 800381e:	f7ff fdbb 	bl	8003398 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003822:	6823      	ldr	r3, [r4, #0]
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	065b      	lsls	r3, r3, #25
 8003828:	d51e      	bpl.n	8003868 <HAL_UART_IRQHandler+0x14c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800382a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800382e:	2301      	movs	r3, #1
 8003830:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003834:	6822      	ldr	r2, [r4, #0]
 8003836:	6893      	ldr	r3, [r2, #8]
 8003838:	2040      	movs	r0, #64	; 0x40
 800383a:	4383      	bics	r3, r0
 800383c:	6093      	str	r3, [r2, #8]
 800383e:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 8003842:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8003844:	2b00      	cmp	r3, #0
 8003846:	d00b      	beq.n	8003860 <HAL_UART_IRQHandler+0x144>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003848:	4a68      	ldr	r2, [pc, #416]	; (80039ec <HAL_UART_IRQHandler+0x2d0>)
 800384a:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800384c:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800384e:	f7fe fedc 	bl	800260a <HAL_DMA_Abort_IT>
 8003852:	2800      	cmp	r0, #0
 8003854:	d100      	bne.n	8003858 <HAL_UART_IRQHandler+0x13c>
 8003856:	e788      	b.n	800376a <HAL_UART_IRQHandler+0x4e>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003858:	6f60      	ldr	r0, [r4, #116]	; 0x74
 800385a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800385c:	4798      	blx	r3
 800385e:	e784      	b.n	800376a <HAL_UART_IRQHandler+0x4e>
            HAL_UART_ErrorCallback(huart);
 8003860:	0020      	movs	r0, r4
 8003862:	f7ff fe7f 	bl	8003564 <HAL_UART_ErrorCallback>
 8003866:	e780      	b.n	800376a <HAL_UART_IRQHandler+0x4e>
          HAL_UART_ErrorCallback(huart);
 8003868:	0020      	movs	r0, r4
 800386a:	f7ff fe7b 	bl	8003564 <HAL_UART_ErrorCallback>
 800386e:	e77c      	b.n	800376a <HAL_UART_IRQHandler+0x4e>
        HAL_UART_ErrorCallback(huart);
 8003870:	0020      	movs	r0, r4
 8003872:	f7ff fe77 	bl	8003564 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003876:	2384      	movs	r3, #132	; 0x84
 8003878:	2200      	movs	r2, #0
 800387a:	50e2      	str	r2, [r4, r3]
    return;
 800387c:	e775      	b.n	800376a <HAL_UART_IRQHandler+0x4e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800387e:	06d9      	lsls	r1, r3, #27
 8003880:	d400      	bmi.n	8003884 <HAL_UART_IRQHandler+0x168>
 8003882:	e768      	b.n	8003756 <HAL_UART_IRQHandler+0x3a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003884:	06c1      	lsls	r1, r0, #27
 8003886:	d400      	bmi.n	800388a <HAL_UART_IRQHandler+0x16e>
 8003888:	e765      	b.n	8003756 <HAL_UART_IRQHandler+0x3a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800388a:	2310      	movs	r3, #16
 800388c:	6213      	str	r3, [r2, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800388e:	6823      	ldr	r3, [r4, #0]
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	065b      	lsls	r3, r3, #25
 8003894:	d55f      	bpl.n	8003956 <HAL_UART_IRQHandler+0x23a>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003896:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8003898:	6813      	ldr	r3, [r2, #0]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d04a      	beq.n	8003938 <HAL_UART_IRQHandler+0x21c>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80038a2:	2158      	movs	r1, #88	; 0x58
 80038a4:	5a61      	ldrh	r1, [r4, r1]
 80038a6:	4299      	cmp	r1, r3
 80038a8:	d946      	bls.n	8003938 <HAL_UART_IRQHandler+0x21c>
        huart->RxXferCount = nb_remaining_rx_data;
 80038aa:	215a      	movs	r1, #90	; 0x5a
 80038ac:	5263      	strh	r3, [r4, r1]
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80038ae:	6993      	ldr	r3, [r2, #24]
 80038b0:	2b20      	cmp	r3, #32
 80038b2:	d10b      	bne.n	80038cc <HAL_UART_IRQHandler+0x1b0>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80038b4:	2302      	movs	r3, #2
 80038b6:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80038b8:	3356      	adds	r3, #86	; 0x56
 80038ba:	5ae1      	ldrh	r1, [r4, r3]
 80038bc:	3302      	adds	r3, #2
 80038be:	5ae3      	ldrh	r3, [r4, r3]
 80038c0:	1ac9      	subs	r1, r1, r3
 80038c2:	b289      	uxth	r1, r1
 80038c4:	0020      	movs	r0, r4
 80038c6:	f7ff ff27 	bl	8003718 <HAL_UARTEx_RxEventCallback>
 80038ca:	e74e      	b.n	800376a <HAL_UART_IRQHandler+0x4e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038cc:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038d0:	2301      	movs	r3, #1
 80038d2:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80038d6:	6821      	ldr	r1, [r4, #0]
 80038d8:	680a      	ldr	r2, [r1, #0]
 80038da:	4d45      	ldr	r5, [pc, #276]	; (80039f0 <HAL_UART_IRQHandler+0x2d4>)
 80038dc:	402a      	ands	r2, r5
 80038de:	600a      	str	r2, [r1, #0]
 80038e0:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038e4:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038e8:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80038ec:	6821      	ldr	r1, [r4, #0]
 80038ee:	688a      	ldr	r2, [r1, #8]
 80038f0:	439a      	bics	r2, r3
 80038f2:	608a      	str	r2, [r1, #8]
 80038f4:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038f8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038fc:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003900:	6821      	ldr	r1, [r4, #0]
 8003902:	688a      	ldr	r2, [r1, #8]
 8003904:	3542      	adds	r5, #66	; 0x42
 8003906:	35ff      	adds	r5, #255	; 0xff
 8003908:	43aa      	bics	r2, r5
 800390a:	608a      	str	r2, [r1, #8]
 800390c:	f380 8810 	msr	PRIMASK, r0
          huart->RxState = HAL_UART_STATE_READY;
 8003910:	2280      	movs	r2, #128	; 0x80
 8003912:	2120      	movs	r1, #32
 8003914:	50a1      	str	r1, [r4, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003916:	2200      	movs	r2, #0
 8003918:	6622      	str	r2, [r4, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800391a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800391e:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003922:	6822      	ldr	r2, [r4, #0]
 8003924:	6813      	ldr	r3, [r2, #0]
 8003926:	2010      	movs	r0, #16
 8003928:	4383      	bics	r3, r0
 800392a:	6013      	str	r3, [r2, #0]
 800392c:	f381 8810 	msr	PRIMASK, r1
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003930:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8003932:	f7fe fe48 	bl	80025c6 <HAL_DMA_Abort>
 8003936:	e7bd      	b.n	80038b4 <HAL_UART_IRQHandler+0x198>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003938:	2158      	movs	r1, #88	; 0x58
 800393a:	5a61      	ldrh	r1, [r4, r1]
 800393c:	4299      	cmp	r1, r3
 800393e:	d000      	beq.n	8003942 <HAL_UART_IRQHandler+0x226>
 8003940:	e713      	b.n	800376a <HAL_UART_IRQHandler+0x4e>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003942:	6993      	ldr	r3, [r2, #24]
 8003944:	2b20      	cmp	r3, #32
 8003946:	d000      	beq.n	800394a <HAL_UART_IRQHandler+0x22e>
 8003948:	e70f      	b.n	800376a <HAL_UART_IRQHandler+0x4e>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800394a:	3b1e      	subs	r3, #30
 800394c:	6663      	str	r3, [r4, #100]	; 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800394e:	0020      	movs	r0, r4
 8003950:	f7ff fee2 	bl	8003718 <HAL_UARTEx_RxEventCallback>
      return;
 8003954:	e709      	b.n	800376a <HAL_UART_IRQHandler+0x4e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003956:	2358      	movs	r3, #88	; 0x58
 8003958:	5ae1      	ldrh	r1, [r4, r3]
 800395a:	3302      	adds	r3, #2
 800395c:	5ae2      	ldrh	r2, [r4, r3]
 800395e:	1a89      	subs	r1, r1, r2
 8003960:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 8003962:	5ae3      	ldrh	r3, [r4, r3]
 8003964:	b29b      	uxth	r3, r3
 8003966:	2b00      	cmp	r3, #0
 8003968:	d100      	bne.n	800396c <HAL_UART_IRQHandler+0x250>
 800396a:	e6fe      	b.n	800376a <HAL_UART_IRQHandler+0x4e>
          && (nb_rx_data > 0U))
 800396c:	2900      	cmp	r1, #0
 800396e:	d100      	bne.n	8003972 <HAL_UART_IRQHandler+0x256>
 8003970:	e6fb      	b.n	800376a <HAL_UART_IRQHandler+0x4e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003972:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003976:	2301      	movs	r3, #1
 8003978:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800397c:	6820      	ldr	r0, [r4, #0]
 800397e:	6802      	ldr	r2, [r0, #0]
 8003980:	4e1c      	ldr	r6, [pc, #112]	; (80039f4 <HAL_UART_IRQHandler+0x2d8>)
 8003982:	4032      	ands	r2, r6
 8003984:	6002      	str	r2, [r0, #0]
 8003986:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800398a:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800398e:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003992:	6820      	ldr	r0, [r4, #0]
 8003994:	6882      	ldr	r2, [r0, #8]
 8003996:	439a      	bics	r2, r3
 8003998:	6082      	str	r2, [r0, #8]
 800399a:	f385 8810 	msr	PRIMASK, r5
        huart->RxState = HAL_UART_STATE_READY;
 800399e:	2280      	movs	r2, #128	; 0x80
 80039a0:	2020      	movs	r0, #32
 80039a2:	50a0      	str	r0, [r4, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039a4:	2200      	movs	r2, #0
 80039a6:	6622      	str	r2, [r4, #96]	; 0x60
        huart->RxISR = NULL;
 80039a8:	66a2      	str	r2, [r4, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80039aa:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039ae:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039b2:	6822      	ldr	r2, [r4, #0]
 80039b4:	6813      	ldr	r3, [r2, #0]
 80039b6:	2510      	movs	r5, #16
 80039b8:	43ab      	bics	r3, r5
 80039ba:	6013      	str	r3, [r2, #0]
 80039bc:	f380 8810 	msr	PRIMASK, r0
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80039c0:	2302      	movs	r3, #2
 80039c2:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80039c4:	0020      	movs	r0, r4
 80039c6:	f7ff fea7 	bl	8003718 <HAL_UARTEx_RxEventCallback>
      return;
 80039ca:	e6ce      	b.n	800376a <HAL_UART_IRQHandler+0x4e>
    if (huart->TxISR != NULL)
 80039cc:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d100      	bne.n	80039d4 <HAL_UART_IRQHandler+0x2b8>
 80039d2:	e6ca      	b.n	800376a <HAL_UART_IRQHandler+0x4e>
      huart->TxISR(huart);
 80039d4:	0020      	movs	r0, r4
 80039d6:	4798      	blx	r3
    return;
 80039d8:	e6c7      	b.n	800376a <HAL_UART_IRQHandler+0x4e>
    UART_EndTransmit_IT(huart);
 80039da:	0020      	movs	r0, r4
 80039dc:	f7ff fdae 	bl	800353c <UART_EndTransmit_IT>
    return;
 80039e0:	e6c3      	b.n	800376a <HAL_UART_IRQHandler+0x4e>
 80039e2:	46c0      	nop			; (mov r8, r8)
 80039e4:	0000080f 	.word	0x0000080f
 80039e8:	04000120 	.word	0x04000120
 80039ec:	08003567 	.word	0x08003567
 80039f0:	fffffeff 	.word	0xfffffeff
 80039f4:	fffffedf 	.word	0xfffffedf

080039f8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80039f8:	b570      	push	{r4, r5, r6, lr}
  uint16_t uhMask = huart->Mask;
 80039fa:	235c      	movs	r3, #92	; 0x5c
 80039fc:	5ac3      	ldrh	r3, [r0, r3]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80039fe:	2280      	movs	r2, #128	; 0x80
 8003a00:	5882      	ldr	r2, [r0, r2]
 8003a02:	2a22      	cmp	r2, #34	; 0x22
 8003a04:	d005      	beq.n	8003a12 <UART_RxISR_8BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003a06:	6802      	ldr	r2, [r0, #0]
 8003a08:	6993      	ldr	r3, [r2, #24]
 8003a0a:	2108      	movs	r1, #8
 8003a0c:	430b      	orrs	r3, r1
 8003a0e:	6193      	str	r3, [r2, #24]
  }
}
 8003a10:	bd70      	pop	{r4, r5, r6, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003a12:	6802      	ldr	r2, [r0, #0]
 8003a14:	8c92      	ldrh	r2, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003a16:	b2db      	uxtb	r3, r3
 8003a18:	4013      	ands	r3, r2
 8003a1a:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8003a1c:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 8003a1e:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8003a20:	3301      	adds	r3, #1
 8003a22:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8003a24:	225a      	movs	r2, #90	; 0x5a
 8003a26:	5a83      	ldrh	r3, [r0, r2]
 8003a28:	3b01      	subs	r3, #1
 8003a2a:	b29b      	uxth	r3, r3
 8003a2c:	5283      	strh	r3, [r0, r2]
    if (huart->RxXferCount == 0U)
 8003a2e:	5a83      	ldrh	r3, [r0, r2]
 8003a30:	b29b      	uxth	r3, r3
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d1ec      	bne.n	8003a10 <UART_RxISR_8BIT+0x18>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a36:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a3a:	3a59      	subs	r2, #89	; 0x59
 8003a3c:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a40:	6801      	ldr	r1, [r0, #0]
 8003a42:	680b      	ldr	r3, [r1, #0]
 8003a44:	4d21      	ldr	r5, [pc, #132]	; (8003acc <UART_RxISR_8BIT+0xd4>)
 8003a46:	402b      	ands	r3, r5
 8003a48:	600b      	str	r3, [r1, #0]
 8003a4a:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a4e:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a52:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a56:	6801      	ldr	r1, [r0, #0]
 8003a58:	688b      	ldr	r3, [r1, #8]
 8003a5a:	4393      	bics	r3, r2
 8003a5c:	608b      	str	r3, [r1, #8]
 8003a5e:	f384 8810 	msr	PRIMASK, r4
      huart->RxState = HAL_UART_STATE_READY;
 8003a62:	2380      	movs	r3, #128	; 0x80
 8003a64:	321f      	adds	r2, #31
 8003a66:	50c2      	str	r2, [r0, r3]
      huart->RxISR = NULL;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	6683      	str	r3, [r0, #104]	; 0x68
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003a6c:	6643      	str	r3, [r0, #100]	; 0x64
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003a6e:	6803      	ldr	r3, [r0, #0]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	021b      	lsls	r3, r3, #8
 8003a74:	d50b      	bpl.n	8003a8e <UART_RxISR_8BIT+0x96>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a76:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003a80:	6802      	ldr	r2, [r0, #0]
 8003a82:	6813      	ldr	r3, [r2, #0]
 8003a84:	4c12      	ldr	r4, [pc, #72]	; (8003ad0 <UART_RxISR_8BIT+0xd8>)
 8003a86:	4023      	ands	r3, r4
 8003a88:	6013      	str	r3, [r2, #0]
 8003a8a:	f381 8810 	msr	PRIMASK, r1
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003a8e:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d117      	bne.n	8003ac4 <UART_RxISR_8BIT+0xcc>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a94:	2300      	movs	r3, #0
 8003a96:	6603      	str	r3, [r0, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a98:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a9c:	3301      	adds	r3, #1
 8003a9e:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003aa2:	6801      	ldr	r1, [r0, #0]
 8003aa4:	680b      	ldr	r3, [r1, #0]
 8003aa6:	2210      	movs	r2, #16
 8003aa8:	4393      	bics	r3, r2
 8003aaa:	600b      	str	r3, [r1, #0]
 8003aac:	f384 8810 	msr	PRIMASK, r4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003ab0:	6803      	ldr	r3, [r0, #0]
 8003ab2:	69d9      	ldr	r1, [r3, #28]
 8003ab4:	420a      	tst	r2, r1
 8003ab6:	d000      	beq.n	8003aba <UART_RxISR_8BIT+0xc2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003ab8:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003aba:	2358      	movs	r3, #88	; 0x58
 8003abc:	5ac1      	ldrh	r1, [r0, r3]
 8003abe:	f7ff fe2b 	bl	8003718 <HAL_UARTEx_RxEventCallback>
 8003ac2:	e7a5      	b.n	8003a10 <UART_RxISR_8BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8003ac4:	f002 f9d2 	bl	8005e6c <HAL_UART_RxCpltCallback>
 8003ac8:	e7a2      	b.n	8003a10 <UART_RxISR_8BIT+0x18>
 8003aca:	46c0      	nop			; (mov r8, r8)
 8003acc:	fffffedf 	.word	0xfffffedf
 8003ad0:	fbffffff 	.word	0xfbffffff

08003ad4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003ad4:	b570      	push	{r4, r5, r6, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003ad6:	235c      	movs	r3, #92	; 0x5c
 8003ad8:	5ac2      	ldrh	r2, [r0, r3]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003ada:	3324      	adds	r3, #36	; 0x24
 8003adc:	58c3      	ldr	r3, [r0, r3]
 8003ade:	2b22      	cmp	r3, #34	; 0x22
 8003ae0:	d005      	beq.n	8003aee <UART_RxISR_16BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003ae2:	6802      	ldr	r2, [r0, #0]
 8003ae4:	6993      	ldr	r3, [r2, #24]
 8003ae6:	2108      	movs	r1, #8
 8003ae8:	430b      	orrs	r3, r1
 8003aea:	6193      	str	r3, [r2, #24]
  }
}
 8003aec:	bd70      	pop	{r4, r5, r6, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003aee:	6803      	ldr	r3, [r0, #0]
 8003af0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 8003af2:	4013      	ands	r3, r2
 8003af4:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8003af6:	8013      	strh	r3, [r2, #0]
    huart->pRxBuffPtr += 2U;
 8003af8:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8003afa:	3302      	adds	r3, #2
 8003afc:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8003afe:	225a      	movs	r2, #90	; 0x5a
 8003b00:	5a83      	ldrh	r3, [r0, r2]
 8003b02:	3b01      	subs	r3, #1
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	5283      	strh	r3, [r0, r2]
    if (huart->RxXferCount == 0U)
 8003b08:	5a83      	ldrh	r3, [r0, r2]
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d1ed      	bne.n	8003aec <UART_RxISR_16BIT+0x18>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b10:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b14:	3a59      	subs	r2, #89	; 0x59
 8003b16:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b1a:	6801      	ldr	r1, [r0, #0]
 8003b1c:	680b      	ldr	r3, [r1, #0]
 8003b1e:	4d21      	ldr	r5, [pc, #132]	; (8003ba4 <UART_RxISR_16BIT+0xd0>)
 8003b20:	402b      	ands	r3, r5
 8003b22:	600b      	str	r3, [r1, #0]
 8003b24:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b28:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b2c:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b30:	6801      	ldr	r1, [r0, #0]
 8003b32:	688b      	ldr	r3, [r1, #8]
 8003b34:	4393      	bics	r3, r2
 8003b36:	608b      	str	r3, [r1, #8]
 8003b38:	f384 8810 	msr	PRIMASK, r4
      huart->RxState = HAL_UART_STATE_READY;
 8003b3c:	2380      	movs	r3, #128	; 0x80
 8003b3e:	321f      	adds	r2, #31
 8003b40:	50c2      	str	r2, [r0, r3]
      huart->RxISR = NULL;
 8003b42:	2300      	movs	r3, #0
 8003b44:	6683      	str	r3, [r0, #104]	; 0x68
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b46:	6643      	str	r3, [r0, #100]	; 0x64
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003b48:	6803      	ldr	r3, [r0, #0]
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	021b      	lsls	r3, r3, #8
 8003b4e:	d50b      	bpl.n	8003b68 <UART_RxISR_16BIT+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b50:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b54:	2301      	movs	r3, #1
 8003b56:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003b5a:	6802      	ldr	r2, [r0, #0]
 8003b5c:	6813      	ldr	r3, [r2, #0]
 8003b5e:	4c12      	ldr	r4, [pc, #72]	; (8003ba8 <UART_RxISR_16BIT+0xd4>)
 8003b60:	4023      	ands	r3, r4
 8003b62:	6013      	str	r3, [r2, #0]
 8003b64:	f381 8810 	msr	PRIMASK, r1
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b68:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d117      	bne.n	8003b9e <UART_RxISR_16BIT+0xca>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b6e:	2300      	movs	r3, #0
 8003b70:	6603      	str	r3, [r0, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b72:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b76:	3301      	adds	r3, #1
 8003b78:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b7c:	6801      	ldr	r1, [r0, #0]
 8003b7e:	680b      	ldr	r3, [r1, #0]
 8003b80:	2210      	movs	r2, #16
 8003b82:	4393      	bics	r3, r2
 8003b84:	600b      	str	r3, [r1, #0]
 8003b86:	f384 8810 	msr	PRIMASK, r4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003b8a:	6803      	ldr	r3, [r0, #0]
 8003b8c:	69d9      	ldr	r1, [r3, #28]
 8003b8e:	420a      	tst	r2, r1
 8003b90:	d000      	beq.n	8003b94 <UART_RxISR_16BIT+0xc0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003b92:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003b94:	2358      	movs	r3, #88	; 0x58
 8003b96:	5ac1      	ldrh	r1, [r0, r3]
 8003b98:	f7ff fdbe 	bl	8003718 <HAL_UARTEx_RxEventCallback>
 8003b9c:	e7a6      	b.n	8003aec <UART_RxISR_16BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8003b9e:	f002 f965 	bl	8005e6c <HAL_UART_RxCpltCallback>
 8003ba2:	e7a3      	b.n	8003aec <UART_RxISR_16BIT+0x18>
 8003ba4:	fffffedf 	.word	0xfffffedf
 8003ba8:	fbffffff 	.word	0xfbffffff

08003bac <UART_SetConfig>:
{
 8003bac:	b510      	push	{r4, lr}
 8003bae:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003bb0:	6883      	ldr	r3, [r0, #8]
 8003bb2:	6902      	ldr	r2, [r0, #16]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	6942      	ldr	r2, [r0, #20]
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	69c2      	ldr	r2, [r0, #28]
 8003bbc:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003bbe:	6801      	ldr	r1, [r0, #0]
 8003bc0:	680a      	ldr	r2, [r1, #0]
 8003bc2:	484f      	ldr	r0, [pc, #316]	; (8003d00 <UART_SetConfig+0x154>)
 8003bc4:	4002      	ands	r2, r0
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003bca:	6822      	ldr	r2, [r4, #0]
 8003bcc:	6853      	ldr	r3, [r2, #4]
 8003bce:	494d      	ldr	r1, [pc, #308]	; (8003d04 <UART_SetConfig+0x158>)
 8003bd0:	400b      	ands	r3, r1
 8003bd2:	68e1      	ldr	r1, [r4, #12]
 8003bd4:	430b      	orrs	r3, r1
 8003bd6:	6053      	str	r3, [r2, #4]
  tmpreg |= huart->Init.OneBitSampling;
 8003bd8:	6a22      	ldr	r2, [r4, #32]
 8003bda:	69a3      	ldr	r3, [r4, #24]
 8003bdc:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003bde:	6821      	ldr	r1, [r4, #0]
 8003be0:	688b      	ldr	r3, [r1, #8]
 8003be2:	4849      	ldr	r0, [pc, #292]	; (8003d08 <UART_SetConfig+0x15c>)
 8003be4:	4003      	ands	r3, r0
 8003be6:	4313      	orrs	r3, r2
 8003be8:	608b      	str	r3, [r1, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003bea:	6823      	ldr	r3, [r4, #0]
 8003bec:	4a47      	ldr	r2, [pc, #284]	; (8003d0c <UART_SetConfig+0x160>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d022      	beq.n	8003c38 <UART_SetConfig+0x8c>
 8003bf2:	4a47      	ldr	r2, [pc, #284]	; (8003d10 <UART_SetConfig+0x164>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d030      	beq.n	8003c5a <UART_SetConfig+0xae>
 8003bf8:	2310      	movs	r3, #16
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003bfa:	69e0      	ldr	r0, [r4, #28]
 8003bfc:	2280      	movs	r2, #128	; 0x80
 8003bfe:	0212      	lsls	r2, r2, #8
 8003c00:	4290      	cmp	r0, r2
 8003c02:	d034      	beq.n	8003c6e <UART_SetConfig+0xc2>
    switch (clocksource)
 8003c04:	2b04      	cmp	r3, #4
 8003c06:	d100      	bne.n	8003c0a <UART_SetConfig+0x5e>
 8003c08:	e072      	b.n	8003cf0 <UART_SetConfig+0x144>
 8003c0a:	d860      	bhi.n	8003cce <UART_SetConfig+0x122>
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d068      	beq.n	8003ce2 <UART_SetConfig+0x136>
 8003c10:	2b02      	cmp	r3, #2
 8003c12:	d15a      	bne.n	8003cca <UART_SetConfig+0x11e>
 8003c14:	483f      	ldr	r0, [pc, #252]	; (8003d14 <UART_SetConfig+0x168>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003c16:	6863      	ldr	r3, [r4, #4]
 8003c18:	085b      	lsrs	r3, r3, #1
 8003c1a:	1818      	adds	r0, r3, r0
 8003c1c:	6861      	ldr	r1, [r4, #4]
 8003c1e:	f7fc fa7d 	bl	800011c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c22:	0002      	movs	r2, r0
 8003c24:	3a10      	subs	r2, #16
 8003c26:	4b3c      	ldr	r3, [pc, #240]	; (8003d18 <UART_SetConfig+0x16c>)
 8003c28:	429a      	cmp	r2, r3
 8003c2a:	d866      	bhi.n	8003cfa <UART_SetConfig+0x14e>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003c2c:	6823      	ldr	r3, [r4, #0]
 8003c2e:	0400      	lsls	r0, r0, #16
 8003c30:	0c00      	lsrs	r0, r0, #16
 8003c32:	60d8      	str	r0, [r3, #12]
 8003c34:	2000      	movs	r0, #0
 8003c36:	e050      	b.n	8003cda <UART_SetConfig+0x12e>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003c38:	4b38      	ldr	r3, [pc, #224]	; (8003d1c <UART_SetConfig+0x170>)
 8003c3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003c3c:	2303      	movs	r3, #3
 8003c3e:	4013      	ands	r3, r2
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d00c      	beq.n	8003c5e <UART_SetConfig+0xb2>
 8003c44:	d805      	bhi.n	8003c52 <UART_SetConfig+0xa6>
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d00b      	beq.n	8003c62 <UART_SetConfig+0xb6>
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d10b      	bne.n	8003c66 <UART_SetConfig+0xba>
 8003c4e:	3303      	adds	r3, #3
 8003c50:	e7d3      	b.n	8003bfa <UART_SetConfig+0x4e>
 8003c52:	2b03      	cmp	r3, #3
 8003c54:	d109      	bne.n	8003c6a <UART_SetConfig+0xbe>
 8003c56:	3b01      	subs	r3, #1
 8003c58:	e7cf      	b.n	8003bfa <UART_SetConfig+0x4e>
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	e7cd      	b.n	8003bfa <UART_SetConfig+0x4e>
 8003c5e:	2308      	movs	r3, #8
 8003c60:	e7cb      	b.n	8003bfa <UART_SetConfig+0x4e>
 8003c62:	2300      	movs	r3, #0
 8003c64:	e7c9      	b.n	8003bfa <UART_SetConfig+0x4e>
 8003c66:	2310      	movs	r3, #16
 8003c68:	e7c7      	b.n	8003bfa <UART_SetConfig+0x4e>
 8003c6a:	2310      	movs	r3, #16
 8003c6c:	e7c5      	b.n	8003bfa <UART_SetConfig+0x4e>
    switch (clocksource)
 8003c6e:	2b04      	cmp	r3, #4
 8003c70:	d028      	beq.n	8003cc4 <UART_SetConfig+0x118>
 8003c72:	d81d      	bhi.n	8003cb0 <UART_SetConfig+0x104>
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d01f      	beq.n	8003cb8 <UART_SetConfig+0x10c>
 8003c78:	2b02      	cmp	r3, #2
 8003c7a:	d117      	bne.n	8003cac <UART_SetConfig+0x100>
        pclk = (uint32_t) HSI_VALUE;
 8003c7c:	4825      	ldr	r0, [pc, #148]	; (8003d14 <UART_SetConfig+0x168>)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003c7e:	0040      	lsls	r0, r0, #1
 8003c80:	6863      	ldr	r3, [r4, #4]
 8003c82:	085b      	lsrs	r3, r3, #1
 8003c84:	18c0      	adds	r0, r0, r3
 8003c86:	6861      	ldr	r1, [r4, #4]
 8003c88:	f7fc fa48 	bl	800011c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003c8c:	0002      	movs	r2, r0
 8003c8e:	3a10      	subs	r2, #16
 8003c90:	4b21      	ldr	r3, [pc, #132]	; (8003d18 <UART_SetConfig+0x16c>)
 8003c92:	429a      	cmp	r2, r3
 8003c94:	d82f      	bhi.n	8003cf6 <UART_SetConfig+0x14a>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003c96:	b282      	uxth	r2, r0
 8003c98:	230f      	movs	r3, #15
 8003c9a:	439a      	bics	r2, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003c9c:	0840      	lsrs	r0, r0, #1
 8003c9e:	3b08      	subs	r3, #8
 8003ca0:	4018      	ands	r0, r3
 8003ca2:	4310      	orrs	r0, r2
        huart->Instance->BRR = brrtemp;
 8003ca4:	6823      	ldr	r3, [r4, #0]
 8003ca6:	60d8      	str	r0, [r3, #12]
 8003ca8:	2000      	movs	r0, #0
 8003caa:	e016      	b.n	8003cda <UART_SetConfig+0x12e>
    switch (clocksource)
 8003cac:	2001      	movs	r0, #1
 8003cae:	e014      	b.n	8003cda <UART_SetConfig+0x12e>
 8003cb0:	2b08      	cmp	r3, #8
 8003cb2:	d0e4      	beq.n	8003c7e <UART_SetConfig+0xd2>
 8003cb4:	2001      	movs	r0, #1
 8003cb6:	e010      	b.n	8003cda <UART_SetConfig+0x12e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003cb8:	f7ff f8a8 	bl	8002e0c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003cbc:	2800      	cmp	r0, #0
 8003cbe:	d1de      	bne.n	8003c7e <UART_SetConfig+0xd2>
 8003cc0:	2000      	movs	r0, #0
 8003cc2:	e00a      	b.n	8003cda <UART_SetConfig+0x12e>
        pclk = HAL_RCC_GetSysClockFreq();
 8003cc4:	f7fe ffda 	bl	8002c7c <HAL_RCC_GetSysClockFreq>
        break;
 8003cc8:	e7f8      	b.n	8003cbc <UART_SetConfig+0x110>
    switch (clocksource)
 8003cca:	2001      	movs	r0, #1
 8003ccc:	e005      	b.n	8003cda <UART_SetConfig+0x12e>
 8003cce:	2b08      	cmp	r3, #8
 8003cd0:	d102      	bne.n	8003cd8 <UART_SetConfig+0x12c>
        pclk = (uint32_t) LSE_VALUE;
 8003cd2:	2080      	movs	r0, #128	; 0x80
 8003cd4:	0200      	lsls	r0, r0, #8
 8003cd6:	e79e      	b.n	8003c16 <UART_SetConfig+0x6a>
    switch (clocksource)
 8003cd8:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 8003cda:	2300      	movs	r3, #0
 8003cdc:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 8003cde:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 8003ce0:	bd10      	pop	{r4, pc}
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ce2:	f7ff f893 	bl	8002e0c <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003ce6:	2800      	cmp	r0, #0
 8003ce8:	d000      	beq.n	8003cec <UART_SetConfig+0x140>
 8003cea:	e794      	b.n	8003c16 <UART_SetConfig+0x6a>
 8003cec:	2000      	movs	r0, #0
 8003cee:	e7f4      	b.n	8003cda <UART_SetConfig+0x12e>
        pclk = HAL_RCC_GetSysClockFreq();
 8003cf0:	f7fe ffc4 	bl	8002c7c <HAL_RCC_GetSysClockFreq>
        break;
 8003cf4:	e7f7      	b.n	8003ce6 <UART_SetConfig+0x13a>
        ret = HAL_ERROR;
 8003cf6:	2001      	movs	r0, #1
 8003cf8:	e7ef      	b.n	8003cda <UART_SetConfig+0x12e>
        ret = HAL_ERROR;
 8003cfa:	2001      	movs	r0, #1
 8003cfc:	e7ed      	b.n	8003cda <UART_SetConfig+0x12e>
 8003cfe:	46c0      	nop			; (mov r8, r8)
 8003d00:	ffff69f3 	.word	0xffff69f3
 8003d04:	ffffcfff 	.word	0xffffcfff
 8003d08:	fffff4ff 	.word	0xfffff4ff
 8003d0c:	40013800 	.word	0x40013800
 8003d10:	40004400 	.word	0x40004400
 8003d14:	007a1200 	.word	0x007a1200
 8003d18:	0000ffef 	.word	0x0000ffef
 8003d1c:	40021000 	.word	0x40021000

08003d20 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003d20:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003d22:	071b      	lsls	r3, r3, #28
 8003d24:	d506      	bpl.n	8003d34 <UART_AdvFeatureConfig+0x14>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d26:	6802      	ldr	r2, [r0, #0]
 8003d28:	6853      	ldr	r3, [r2, #4]
 8003d2a:	492c      	ldr	r1, [pc, #176]	; (8003ddc <UART_AdvFeatureConfig+0xbc>)
 8003d2c:	400b      	ands	r3, r1
 8003d2e:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8003d30:	430b      	orrs	r3, r1
 8003d32:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003d34:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003d36:	07db      	lsls	r3, r3, #31
 8003d38:	d506      	bpl.n	8003d48 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003d3a:	6802      	ldr	r2, [r0, #0]
 8003d3c:	6853      	ldr	r3, [r2, #4]
 8003d3e:	4928      	ldr	r1, [pc, #160]	; (8003de0 <UART_AdvFeatureConfig+0xc0>)
 8003d40:	400b      	ands	r3, r1
 8003d42:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8003d44:	430b      	orrs	r3, r1
 8003d46:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003d48:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003d4a:	079b      	lsls	r3, r3, #30
 8003d4c:	d506      	bpl.n	8003d5c <UART_AdvFeatureConfig+0x3c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003d4e:	6802      	ldr	r2, [r0, #0]
 8003d50:	6853      	ldr	r3, [r2, #4]
 8003d52:	4924      	ldr	r1, [pc, #144]	; (8003de4 <UART_AdvFeatureConfig+0xc4>)
 8003d54:	400b      	ands	r3, r1
 8003d56:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8003d58:	430b      	orrs	r3, r1
 8003d5a:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003d5c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003d5e:	075b      	lsls	r3, r3, #29
 8003d60:	d506      	bpl.n	8003d70 <UART_AdvFeatureConfig+0x50>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003d62:	6802      	ldr	r2, [r0, #0]
 8003d64:	6853      	ldr	r3, [r2, #4]
 8003d66:	4920      	ldr	r1, [pc, #128]	; (8003de8 <UART_AdvFeatureConfig+0xc8>)
 8003d68:	400b      	ands	r3, r1
 8003d6a:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8003d6c:	430b      	orrs	r3, r1
 8003d6e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003d70:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003d72:	06db      	lsls	r3, r3, #27
 8003d74:	d506      	bpl.n	8003d84 <UART_AdvFeatureConfig+0x64>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003d76:	6802      	ldr	r2, [r0, #0]
 8003d78:	6893      	ldr	r3, [r2, #8]
 8003d7a:	491c      	ldr	r1, [pc, #112]	; (8003dec <UART_AdvFeatureConfig+0xcc>)
 8003d7c:	400b      	ands	r3, r1
 8003d7e:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8003d80:	430b      	orrs	r3, r1
 8003d82:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003d84:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003d86:	069b      	lsls	r3, r3, #26
 8003d88:	d506      	bpl.n	8003d98 <UART_AdvFeatureConfig+0x78>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003d8a:	6802      	ldr	r2, [r0, #0]
 8003d8c:	6893      	ldr	r3, [r2, #8]
 8003d8e:	4918      	ldr	r1, [pc, #96]	; (8003df0 <UART_AdvFeatureConfig+0xd0>)
 8003d90:	400b      	ands	r3, r1
 8003d92:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8003d94:	430b      	orrs	r3, r1
 8003d96:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003d98:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003d9a:	065b      	lsls	r3, r3, #25
 8003d9c:	d50b      	bpl.n	8003db6 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003d9e:	6802      	ldr	r2, [r0, #0]
 8003da0:	6853      	ldr	r3, [r2, #4]
 8003da2:	4914      	ldr	r1, [pc, #80]	; (8003df4 <UART_AdvFeatureConfig+0xd4>)
 8003da4:	400b      	ands	r3, r1
 8003da6:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8003da8:	430b      	orrs	r3, r1
 8003daa:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003dac:	2380      	movs	r3, #128	; 0x80
 8003dae:	035b      	lsls	r3, r3, #13
 8003db0:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d00a      	beq.n	8003dcc <UART_AdvFeatureConfig+0xac>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003db6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003db8:	061b      	lsls	r3, r3, #24
 8003dba:	d506      	bpl.n	8003dca <UART_AdvFeatureConfig+0xaa>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003dbc:	6802      	ldr	r2, [r0, #0]
 8003dbe:	6853      	ldr	r3, [r2, #4]
 8003dc0:	490d      	ldr	r1, [pc, #52]	; (8003df8 <UART_AdvFeatureConfig+0xd8>)
 8003dc2:	400b      	ands	r3, r1
 8003dc4:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003dc6:	430b      	orrs	r3, r1
 8003dc8:	6053      	str	r3, [r2, #4]
}
 8003dca:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003dcc:	6802      	ldr	r2, [r0, #0]
 8003dce:	6853      	ldr	r3, [r2, #4]
 8003dd0:	490a      	ldr	r1, [pc, #40]	; (8003dfc <UART_AdvFeatureConfig+0xdc>)
 8003dd2:	400b      	ands	r3, r1
 8003dd4:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8003dd6:	430b      	orrs	r3, r1
 8003dd8:	6053      	str	r3, [r2, #4]
 8003dda:	e7ec      	b.n	8003db6 <UART_AdvFeatureConfig+0x96>
 8003ddc:	ffff7fff 	.word	0xffff7fff
 8003de0:	fffdffff 	.word	0xfffdffff
 8003de4:	fffeffff 	.word	0xfffeffff
 8003de8:	fffbffff 	.word	0xfffbffff
 8003dec:	ffffefff 	.word	0xffffefff
 8003df0:	ffffdfff 	.word	0xffffdfff
 8003df4:	ffefffff 	.word	0xffefffff
 8003df8:	fff7ffff 	.word	0xfff7ffff
 8003dfc:	ff9fffff 	.word	0xff9fffff

08003e00 <UART_WaitOnFlagUntilTimeout>:
{
 8003e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e02:	46ce      	mov	lr, r9
 8003e04:	4647      	mov	r7, r8
 8003e06:	b580      	push	{r7, lr}
 8003e08:	0006      	movs	r6, r0
 8003e0a:	000d      	movs	r5, r1
 8003e0c:	0017      	movs	r7, r2
 8003e0e:	4699      	mov	r9, r3
 8003e10:	9b08      	ldr	r3, [sp, #32]
 8003e12:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e14:	6833      	ldr	r3, [r6, #0]
 8003e16:	69dc      	ldr	r4, [r3, #28]
 8003e18:	402c      	ands	r4, r5
 8003e1a:	1b64      	subs	r4, r4, r5
 8003e1c:	4263      	negs	r3, r4
 8003e1e:	415c      	adcs	r4, r3
 8003e20:	42bc      	cmp	r4, r7
 8003e22:	d133      	bne.n	8003e8c <UART_WaitOnFlagUntilTimeout+0x8c>
    if (Timeout != HAL_MAX_DELAY)
 8003e24:	4643      	mov	r3, r8
 8003e26:	3301      	adds	r3, #1
 8003e28:	d0f4      	beq.n	8003e14 <UART_WaitOnFlagUntilTimeout+0x14>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e2a:	f7fe fb47 	bl	80024bc <HAL_GetTick>
 8003e2e:	464b      	mov	r3, r9
 8003e30:	1ac0      	subs	r0, r0, r3
 8003e32:	4540      	cmp	r0, r8
 8003e34:	d82f      	bhi.n	8003e96 <UART_WaitOnFlagUntilTimeout+0x96>
 8003e36:	4643      	mov	r3, r8
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d02e      	beq.n	8003e9a <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003e3c:	6833      	ldr	r3, [r6, #0]
 8003e3e:	681a      	ldr	r2, [r3, #0]
 8003e40:	0752      	lsls	r2, r2, #29
 8003e42:	d5e7      	bpl.n	8003e14 <UART_WaitOnFlagUntilTimeout+0x14>
 8003e44:	2d80      	cmp	r5, #128	; 0x80
 8003e46:	d0e5      	beq.n	8003e14 <UART_WaitOnFlagUntilTimeout+0x14>
 8003e48:	2d40      	cmp	r5, #64	; 0x40
 8003e4a:	d0e3      	beq.n	8003e14 <UART_WaitOnFlagUntilTimeout+0x14>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003e4c:	69da      	ldr	r2, [r3, #28]
 8003e4e:	0712      	lsls	r2, r2, #28
 8003e50:	d410      	bmi.n	8003e74 <UART_WaitOnFlagUntilTimeout+0x74>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003e52:	69da      	ldr	r2, [r3, #28]
 8003e54:	0512      	lsls	r2, r2, #20
 8003e56:	d5dd      	bpl.n	8003e14 <UART_WaitOnFlagUntilTimeout+0x14>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003e58:	2280      	movs	r2, #128	; 0x80
 8003e5a:	0112      	lsls	r2, r2, #4
 8003e5c:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8003e5e:	0030      	movs	r0, r6
 8003e60:	f7ff fa9a 	bl	8003398 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003e64:	2384      	movs	r3, #132	; 0x84
 8003e66:	2220      	movs	r2, #32
 8003e68:	50f2      	str	r2, [r6, r3]
          __HAL_UNLOCK(huart);
 8003e6a:	3b0c      	subs	r3, #12
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	54f2      	strb	r2, [r6, r3]
          return HAL_TIMEOUT;
 8003e70:	2003      	movs	r0, #3
 8003e72:	e00c      	b.n	8003e8e <UART_WaitOnFlagUntilTimeout+0x8e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003e74:	2408      	movs	r4, #8
 8003e76:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 8003e78:	0030      	movs	r0, r6
 8003e7a:	f7ff fa8d 	bl	8003398 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003e7e:	2384      	movs	r3, #132	; 0x84
 8003e80:	50f4      	str	r4, [r6, r3]
          __HAL_UNLOCK(huart);
 8003e82:	3b0c      	subs	r3, #12
 8003e84:	2200      	movs	r2, #0
 8003e86:	54f2      	strb	r2, [r6, r3]
          return HAL_ERROR;
 8003e88:	2001      	movs	r0, #1
 8003e8a:	e000      	b.n	8003e8e <UART_WaitOnFlagUntilTimeout+0x8e>
  return HAL_OK;
 8003e8c:	2000      	movs	r0, #0
}
 8003e8e:	bcc0      	pop	{r6, r7}
 8003e90:	46b9      	mov	r9, r7
 8003e92:	46b0      	mov	r8, r6
 8003e94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8003e96:	2003      	movs	r0, #3
 8003e98:	e7f9      	b.n	8003e8e <UART_WaitOnFlagUntilTimeout+0x8e>
 8003e9a:	2003      	movs	r0, #3
 8003e9c:	e7f7      	b.n	8003e8e <UART_WaitOnFlagUntilTimeout+0x8e>
	...

08003ea0 <UART_CheckIdleState>:
{
 8003ea0:	b530      	push	{r4, r5, lr}
 8003ea2:	b083      	sub	sp, #12
 8003ea4:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ea6:	2384      	movs	r3, #132	; 0x84
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	50c2      	str	r2, [r0, r3]
  tickstart = HAL_GetTick();
 8003eac:	f7fe fb06 	bl	80024bc <HAL_GetTick>
 8003eb0:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003eb2:	6823      	ldr	r3, [r4, #0]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	071b      	lsls	r3, r3, #28
 8003eb8:	d40f      	bmi.n	8003eda <UART_CheckIdleState+0x3a>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003eba:	6823      	ldr	r3, [r4, #0]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	075b      	lsls	r3, r3, #29
 8003ec0:	d429      	bmi.n	8003f16 <UART_CheckIdleState+0x76>
  huart->gState = HAL_UART_STATE_READY;
 8003ec2:	2320      	movs	r3, #32
 8003ec4:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003ec6:	2280      	movs	r2, #128	; 0x80
 8003ec8:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	6623      	str	r3, [r4, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ece:	6663      	str	r3, [r4, #100]	; 0x64
  __HAL_UNLOCK(huart);
 8003ed0:	3a08      	subs	r2, #8
 8003ed2:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8003ed4:	2000      	movs	r0, #0
}
 8003ed6:	b003      	add	sp, #12
 8003ed8:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003eda:	2180      	movs	r1, #128	; 0x80
 8003edc:	4b22      	ldr	r3, [pc, #136]	; (8003f68 <UART_CheckIdleState+0xc8>)
 8003ede:	9300      	str	r3, [sp, #0]
 8003ee0:	0003      	movs	r3, r0
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	0389      	lsls	r1, r1, #14
 8003ee6:	0020      	movs	r0, r4
 8003ee8:	f7ff ff8a 	bl	8003e00 <UART_WaitOnFlagUntilTimeout>
 8003eec:	2800      	cmp	r0, #0
 8003eee:	d0e4      	beq.n	8003eba <UART_CheckIdleState+0x1a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ef0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003efa:	6822      	ldr	r2, [r4, #0]
 8003efc:	6813      	ldr	r3, [r2, #0]
 8003efe:	2080      	movs	r0, #128	; 0x80
 8003f00:	4383      	bics	r3, r0
 8003f02:	6013      	str	r3, [r2, #0]
 8003f04:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8003f08:	2320      	movs	r3, #32
 8003f0a:	67e3      	str	r3, [r4, #124]	; 0x7c
      __HAL_UNLOCK(huart);
 8003f0c:	3358      	adds	r3, #88	; 0x58
 8003f0e:	2200      	movs	r2, #0
 8003f10:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 8003f12:	387d      	subs	r0, #125	; 0x7d
 8003f14:	e7df      	b.n	8003ed6 <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003f16:	2180      	movs	r1, #128	; 0x80
 8003f18:	4b13      	ldr	r3, [pc, #76]	; (8003f68 <UART_CheckIdleState+0xc8>)
 8003f1a:	9300      	str	r3, [sp, #0]
 8003f1c:	002b      	movs	r3, r5
 8003f1e:	2200      	movs	r2, #0
 8003f20:	03c9      	lsls	r1, r1, #15
 8003f22:	0020      	movs	r0, r4
 8003f24:	f7ff ff6c 	bl	8003e00 <UART_WaitOnFlagUntilTimeout>
 8003f28:	2800      	cmp	r0, #0
 8003f2a:	d0ca      	beq.n	8003ec2 <UART_CheckIdleState+0x22>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f2c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f30:	2201      	movs	r2, #1
 8003f32:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f36:	6821      	ldr	r1, [r4, #0]
 8003f38:	680b      	ldr	r3, [r1, #0]
 8003f3a:	4d0c      	ldr	r5, [pc, #48]	; (8003f6c <UART_CheckIdleState+0xcc>)
 8003f3c:	402b      	ands	r3, r5
 8003f3e:	600b      	str	r3, [r1, #0]
 8003f40:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f44:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f48:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f4c:	6821      	ldr	r1, [r4, #0]
 8003f4e:	688b      	ldr	r3, [r1, #8]
 8003f50:	4393      	bics	r3, r2
 8003f52:	608b      	str	r3, [r1, #8]
 8003f54:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8003f58:	2380      	movs	r3, #128	; 0x80
 8003f5a:	321f      	adds	r2, #31
 8003f5c:	50e2      	str	r2, [r4, r3]
      __HAL_UNLOCK(huart);
 8003f5e:	3b08      	subs	r3, #8
 8003f60:	2200      	movs	r2, #0
 8003f62:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 8003f64:	2003      	movs	r0, #3
 8003f66:	e7b6      	b.n	8003ed6 <UART_CheckIdleState+0x36>
 8003f68:	01ffffff 	.word	0x01ffffff
 8003f6c:	fffffedf 	.word	0xfffffedf

08003f70 <HAL_UART_Init>:
{
 8003f70:	b510      	push	{r4, lr}
 8003f72:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8003f74:	d02e      	beq.n	8003fd4 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003f76:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d021      	beq.n	8003fc0 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8003f7c:	2324      	movs	r3, #36	; 0x24
 8003f7e:	67e3      	str	r3, [r4, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 8003f80:	6822      	ldr	r2, [r4, #0]
 8003f82:	6813      	ldr	r3, [r2, #0]
 8003f84:	2101      	movs	r1, #1
 8003f86:	438b      	bics	r3, r1
 8003f88:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003f8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d11d      	bne.n	8003fcc <HAL_UART_Init+0x5c>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003f90:	0020      	movs	r0, r4
 8003f92:	f7ff fe0b 	bl	8003bac <UART_SetConfig>
 8003f96:	2801      	cmp	r0, #1
 8003f98:	d011      	beq.n	8003fbe <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8003f9a:	6822      	ldr	r2, [r4, #0]
 8003f9c:	6853      	ldr	r3, [r2, #4]
 8003f9e:	490e      	ldr	r1, [pc, #56]	; (8003fd8 <HAL_UART_Init+0x68>)
 8003fa0:	400b      	ands	r3, r1
 8003fa2:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8003fa4:	6822      	ldr	r2, [r4, #0]
 8003fa6:	6893      	ldr	r3, [r2, #8]
 8003fa8:	2108      	movs	r1, #8
 8003faa:	438b      	bics	r3, r1
 8003fac:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8003fae:	6822      	ldr	r2, [r4, #0]
 8003fb0:	6813      	ldr	r3, [r2, #0]
 8003fb2:	3907      	subs	r1, #7
 8003fb4:	430b      	orrs	r3, r1
 8003fb6:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8003fb8:	0020      	movs	r0, r4
 8003fba:	f7ff ff71 	bl	8003ea0 <UART_CheckIdleState>
}
 8003fbe:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8003fc0:	3378      	adds	r3, #120	; 0x78
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	54c2      	strb	r2, [r0, r3]
    HAL_UART_MspInit(huart);
 8003fc6:	f001 fa95 	bl	80054f4 <HAL_UART_MspInit>
 8003fca:	e7d7      	b.n	8003f7c <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8003fcc:	0020      	movs	r0, r4
 8003fce:	f7ff fea7 	bl	8003d20 <UART_AdvFeatureConfig>
 8003fd2:	e7dd      	b.n	8003f90 <HAL_UART_Init+0x20>
    return HAL_ERROR;
 8003fd4:	2001      	movs	r0, #1
 8003fd6:	e7f2      	b.n	8003fbe <HAL_UART_Init+0x4e>
 8003fd8:	fffff7ff 	.word	0xfffff7ff

08003fdc <UART_Start_Receive_IT>:
{
 8003fdc:	b510      	push	{r4, lr}
  huart->pRxBuffPtr  = pData;
 8003fde:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxXferSize  = Size;
 8003fe0:	2358      	movs	r3, #88	; 0x58
 8003fe2:	52c2      	strh	r2, [r0, r3]
  huart->RxXferCount = Size;
 8003fe4:	3302      	adds	r3, #2
 8003fe6:	52c2      	strh	r2, [r0, r3]
  huart->RxISR       = NULL;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	6683      	str	r3, [r0, #104]	; 0x68
  UART_MASK_COMPUTATION(huart);
 8003fec:	6883      	ldr	r3, [r0, #8]
 8003fee:	2280      	movs	r2, #128	; 0x80
 8003ff0:	0152      	lsls	r2, r2, #5
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d008      	beq.n	8004008 <UART_Start_Receive_IT+0x2c>
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d115      	bne.n	8004026 <UART_Start_Receive_IT+0x4a>
 8003ffa:	6903      	ldr	r3, [r0, #16]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d10e      	bne.n	800401e <UART_Start_Receive_IT+0x42>
 8004000:	335c      	adds	r3, #92	; 0x5c
 8004002:	22ff      	movs	r2, #255	; 0xff
 8004004:	52c2      	strh	r2, [r0, r3]
 8004006:	e011      	b.n	800402c <UART_Start_Receive_IT+0x50>
 8004008:	6903      	ldr	r3, [r0, #16]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d103      	bne.n	8004016 <UART_Start_Receive_IT+0x3a>
 800400e:	335c      	adds	r3, #92	; 0x5c
 8004010:	4a25      	ldr	r2, [pc, #148]	; (80040a8 <UART_Start_Receive_IT+0xcc>)
 8004012:	52c2      	strh	r2, [r0, r3]
 8004014:	e00a      	b.n	800402c <UART_Start_Receive_IT+0x50>
 8004016:	235c      	movs	r3, #92	; 0x5c
 8004018:	22ff      	movs	r2, #255	; 0xff
 800401a:	52c2      	strh	r2, [r0, r3]
 800401c:	e006      	b.n	800402c <UART_Start_Receive_IT+0x50>
 800401e:	235c      	movs	r3, #92	; 0x5c
 8004020:	227f      	movs	r2, #127	; 0x7f
 8004022:	52c2      	strh	r2, [r0, r3]
 8004024:	e002      	b.n	800402c <UART_Start_Receive_IT+0x50>
 8004026:	235c      	movs	r3, #92	; 0x5c
 8004028:	2200      	movs	r2, #0
 800402a:	52c2      	strh	r2, [r0, r3]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800402c:	2384      	movs	r3, #132	; 0x84
 800402e:	2200      	movs	r2, #0
 8004030:	50c2      	str	r2, [r0, r3]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004032:	3b04      	subs	r3, #4
 8004034:	3222      	adds	r2, #34	; 0x22
 8004036:	50c2      	str	r2, [r0, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004038:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800403c:	2101      	movs	r1, #1
 800403e:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004042:	6802      	ldr	r2, [r0, #0]
 8004044:	6893      	ldr	r3, [r2, #8]
 8004046:	430b      	orrs	r3, r1
 8004048:	6093      	str	r3, [r2, #8]
 800404a:	f384 8810 	msr	PRIMASK, r4
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800404e:	2380      	movs	r3, #128	; 0x80
 8004050:	015b      	lsls	r3, r3, #5
 8004052:	6882      	ldr	r2, [r0, #8]
 8004054:	429a      	cmp	r2, r3
 8004056:	d013      	beq.n	8004080 <UART_Start_Receive_IT+0xa4>
    huart->RxISR = UART_RxISR_8BIT;
 8004058:	4b14      	ldr	r3, [pc, #80]	; (80040ac <UART_Start_Receive_IT+0xd0>)
 800405a:	6683      	str	r3, [r0, #104]	; 0x68
  if (huart->Init.Parity != UART_PARITY_NONE)
 800405c:	6903      	ldr	r3, [r0, #16]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d014      	beq.n	800408c <UART_Start_Receive_IT+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004062:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004066:	2301      	movs	r3, #1
 8004068:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800406c:	6802      	ldr	r2, [r0, #0]
 800406e:	6810      	ldr	r0, [r2, #0]
 8004070:	3320      	adds	r3, #32
 8004072:	33ff      	adds	r3, #255	; 0xff
 8004074:	4303      	orrs	r3, r0
 8004076:	6013      	str	r3, [r2, #0]
 8004078:	f381 8810 	msr	PRIMASK, r1
}
 800407c:	2000      	movs	r0, #0
 800407e:	bd10      	pop	{r4, pc}
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004080:	6903      	ldr	r3, [r0, #16]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d1e8      	bne.n	8004058 <UART_Start_Receive_IT+0x7c>
    huart->RxISR = UART_RxISR_16BIT;
 8004086:	4b0a      	ldr	r3, [pc, #40]	; (80040b0 <UART_Start_Receive_IT+0xd4>)
 8004088:	6683      	str	r3, [r0, #104]	; 0x68
 800408a:	e7e7      	b.n	800405c <UART_Start_Receive_IT+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800408c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004090:	2301      	movs	r3, #1
 8004092:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8004096:	6802      	ldr	r2, [r0, #0]
 8004098:	6813      	ldr	r3, [r2, #0]
 800409a:	2020      	movs	r0, #32
 800409c:	4303      	orrs	r3, r0
 800409e:	6013      	str	r3, [r2, #0]
 80040a0:	f381 8810 	msr	PRIMASK, r1
}
 80040a4:	e7ea      	b.n	800407c <UART_Start_Receive_IT+0xa0>
 80040a6:	46c0      	nop			; (mov r8, r8)
 80040a8:	000001ff 	.word	0x000001ff
 80040ac:	080039f9 	.word	0x080039f9
 80040b0:	08003ad5 	.word	0x08003ad5

080040b4 <HAL_UART_Receive_IT>:
{
 80040b4:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 80040b6:	2380      	movs	r3, #128	; 0x80
 80040b8:	58c3      	ldr	r3, [r0, r3]
 80040ba:	2b20      	cmp	r3, #32
 80040bc:	d123      	bne.n	8004106 <HAL_UART_Receive_IT+0x52>
    if ((pData == NULL) || (Size == 0U))
 80040be:	2900      	cmp	r1, #0
 80040c0:	d023      	beq.n	800410a <HAL_UART_Receive_IT+0x56>
 80040c2:	2a00      	cmp	r2, #0
 80040c4:	d023      	beq.n	800410e <HAL_UART_Receive_IT+0x5a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040c6:	2380      	movs	r3, #128	; 0x80
 80040c8:	015b      	lsls	r3, r3, #5
 80040ca:	6884      	ldr	r4, [r0, #8]
 80040cc:	429c      	cmp	r4, r3
 80040ce:	d104      	bne.n	80040da <HAL_UART_Receive_IT+0x26>
 80040d0:	6903      	ldr	r3, [r0, #16]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d101      	bne.n	80040da <HAL_UART_Receive_IT+0x26>
      if ((((uint32_t)pData) & 1U) != 0U)
 80040d6:	07cb      	lsls	r3, r1, #31
 80040d8:	d41b      	bmi.n	8004112 <HAL_UART_Receive_IT+0x5e>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040da:	2300      	movs	r3, #0
 80040dc:	6603      	str	r3, [r0, #96]	; 0x60
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80040de:	6803      	ldr	r3, [r0, #0]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	021b      	lsls	r3, r3, #8
 80040e4:	d50c      	bpl.n	8004100 <HAL_UART_Receive_IT+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040e6:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040ea:	2301      	movs	r3, #1
 80040ec:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80040f0:	6804      	ldr	r4, [r0, #0]
 80040f2:	6826      	ldr	r6, [r4, #0]
 80040f4:	2380      	movs	r3, #128	; 0x80
 80040f6:	04db      	lsls	r3, r3, #19
 80040f8:	4333      	orrs	r3, r6
 80040fa:	6023      	str	r3, [r4, #0]
 80040fc:	f385 8810 	msr	PRIMASK, r5
    return (UART_Start_Receive_IT(huart, pData, Size));
 8004100:	f7ff ff6c 	bl	8003fdc <UART_Start_Receive_IT>
 8004104:	e000      	b.n	8004108 <HAL_UART_Receive_IT+0x54>
    return HAL_BUSY;
 8004106:	2002      	movs	r0, #2
}
 8004108:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800410a:	2001      	movs	r0, #1
 800410c:	e7fc      	b.n	8004108 <HAL_UART_Receive_IT+0x54>
 800410e:	2001      	movs	r0, #1
 8004110:	e7fa      	b.n	8004108 <HAL_UART_Receive_IT+0x54>
        return  HAL_ERROR;
 8004112:	2001      	movs	r0, #1
 8004114:	e7f8      	b.n	8004108 <HAL_UART_Receive_IT+0x54>
	...

08004118 <ADC_Init>:
#include <ADC.h>
void ADC_Init()
{
	RCC->APB2ENR |= RCC_APB2ENR_ADCEN;// 
 8004118:	4a15      	ldr	r2, [pc, #84]	; (8004170 <ADC_Init+0x58>)
 800411a:	6991      	ldr	r1, [r2, #24]
 800411c:	2380      	movs	r3, #128	; 0x80
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	430b      	orrs	r3, r1
 8004122:	6193      	str	r3, [r2, #24]

	GPIOA->MODER |= GPIO_MODER_MODER4;// PA4  
 8004124:	2290      	movs	r2, #144	; 0x90
 8004126:	05d2      	lsls	r2, r2, #23
 8004128:	6811      	ldr	r1, [r2, #0]
 800412a:	23c0      	movs	r3, #192	; 0xc0
 800412c:	009b      	lsls	r3, r3, #2
 800412e:	430b      	orrs	r3, r1
 8004130:	6013      	str	r3, [r2, #0]

	ADC->CCR |= ADC_CCR_VREFEN;
 8004132:	4a10      	ldr	r2, [pc, #64]	; (8004174 <ADC_Init+0x5c>)
 8004134:	6811      	ldr	r1, [r2, #0]
 8004136:	2380      	movs	r3, #128	; 0x80
 8004138:	03db      	lsls	r3, r3, #15
 800413a:	430b      	orrs	r3, r1
 800413c:	6013      	str	r3, [r2, #0]
    ADC1->CR |= ADC_CR_ADCAL; 				//  
 800413e:	4a0e      	ldr	r2, [pc, #56]	; (8004178 <ADC_Init+0x60>)
 8004140:	6891      	ldr	r1, [r2, #8]
 8004142:	2380      	movs	r3, #128	; 0x80
 8004144:	061b      	lsls	r3, r3, #24
 8004146:	430b      	orrs	r3, r1
 8004148:	6093      	str	r3, [r2, #8]
    while ((ADC1->CR & ADC_CR_ADCAL)); 		//  
 800414a:	4b0b      	ldr	r3, [pc, #44]	; (8004178 <ADC_Init+0x60>)
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	2b00      	cmp	r3, #0
 8004150:	dbfb      	blt.n	800414a <ADC_Init+0x32>
    ADC1->SMPR |= 0b000<<ADC_SMPR_SMP_Pos; //  
 8004152:	4b09      	ldr	r3, [pc, #36]	; (8004178 <ADC_Init+0x60>)
 8004154:	695a      	ldr	r2, [r3, #20]
 8004156:	615a      	str	r2, [r3, #20]
    ADC1->CR |= ADC_CR_ADEN;				// 
 8004158:	689a      	ldr	r2, [r3, #8]
 800415a:	2101      	movs	r1, #1
 800415c:	430a      	orrs	r2, r1
 800415e:	609a      	str	r2, [r3, #8]
//    while (!(ADC1->ISR & ADC_ISR_ADRDY)); 	//   
    ADC1->CHSELR = ADC_CHSELR_CHSEL4; 		//   ( ADC4)
 8004160:	2210      	movs	r2, #16
 8004162:	629a      	str	r2, [r3, #40]	; 0x28
    ADC1->CFGR1 &= ~ADC_CFGR1_RES; 			//  12 
 8004164:	68da      	ldr	r2, [r3, #12]
 8004166:	3117      	adds	r1, #23
 8004168:	438a      	bics	r2, r1
 800416a:	60da      	str	r2, [r3, #12]
}
 800416c:	4770      	bx	lr
 800416e:	46c0      	nop			; (mov r8, r8)
 8004170:	40021000 	.word	0x40021000
 8004174:	40012708 	.word	0x40012708
 8004178:	40012400 	.word	0x40012400

0800417c <ADC_Read>:
	}*/

}
uint16_t ADC_Read()
{
	if(ADC1->CR & ADC_CR_ADEN)
 800417c:	4b08      	ldr	r3, [pc, #32]	; (80041a0 <ADC_Read+0x24>)
 800417e:	689b      	ldr	r3, [r3, #8]
 8004180:	07db      	lsls	r3, r3, #31
 8004182:	d504      	bpl.n	800418e <ADC_Read+0x12>
	{
		ADC1->CR |= ADC_CR_ADSTART; // 
 8004184:	4a06      	ldr	r2, [pc, #24]	; (80041a0 <ADC_Read+0x24>)
 8004186:	6893      	ldr	r3, [r2, #8]
 8004188:	2104      	movs	r1, #4
 800418a:	430b      	orrs	r3, r1
 800418c:	6093      	str	r3, [r2, #8]
	}
    while ((ADC1->ISR & ADC_ISR_EOC)==0)
 800418e:	4b04      	ldr	r3, [pc, #16]	; (80041a0 <ADC_Read+0x24>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	075b      	lsls	r3, r3, #29
 8004194:	d5fb      	bpl.n	800418e <ADC_Read+0x12>
    {

    }
    return ADC1->DR;              //   ;
 8004196:	4b02      	ldr	r3, [pc, #8]	; (80041a0 <ADC_Read+0x24>)
 8004198:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800419a:	b280      	uxth	r0, r0
}
 800419c:	4770      	bx	lr
 800419e:	46c0      	nop			; (mov r8, r8)
 80041a0:	40012400 	.word	0x40012400

080041a4 <FlashUnlock>:
#include <FlashMemory.h>


void FlashUnlock()// 
{
    FLASH->KEYR = FkashKey1;
 80041a4:	4b02      	ldr	r3, [pc, #8]	; (80041b0 <FlashUnlock+0xc>)
 80041a6:	4a03      	ldr	r2, [pc, #12]	; (80041b4 <FlashUnlock+0x10>)
 80041a8:	605a      	str	r2, [r3, #4]
    FLASH->KEYR = FkashKey2;
 80041aa:	4a03      	ldr	r2, [pc, #12]	; (80041b8 <FlashUnlock+0x14>)
 80041ac:	605a      	str	r2, [r3, #4]
}
 80041ae:	4770      	bx	lr
 80041b0:	40022000 	.word	0x40022000
 80041b4:	45670123 	.word	0x45670123
 80041b8:	cdef89ab 	.word	0xcdef89ab

080041bc <FlashLock>:

void FlashLock()// 
{
    FLASH->CR |= FLASH_CR_LOCK;
 80041bc:	4a02      	ldr	r2, [pc, #8]	; (80041c8 <FlashLock+0xc>)
 80041be:	6913      	ldr	r3, [r2, #16]
 80041c0:	2180      	movs	r1, #128	; 0x80
 80041c2:	430b      	orrs	r3, r1
 80041c4:	6113      	str	r3, [r2, #16]
}
 80041c6:	4770      	bx	lr
 80041c8:	40022000 	.word	0x40022000

080041cc <WriteToFleshMemory>:

void WriteToFleshMemory(uint32_t Adress, uint8_t *Data, uint32_t LengthData)
{
 80041cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041ce:	46ce      	mov	lr, r9
 80041d0:	4647      	mov	r7, r8
 80041d2:	b580      	push	{r7, lr}
 80041d4:	4680      	mov	r8, r0
 80041d6:	000f      	movs	r7, r1
 80041d8:	4691      	mov	r9, r2
	FlashUnlock();//
 80041da:	f7ff ffe3 	bl	80041a4 <FlashUnlock>
	FLASH->CR |= FLASH_CR_PER;//  
 80041de:	4b1c      	ldr	r3, [pc, #112]	; (8004250 <WriteToFleshMemory+0x84>)
 80041e0:	691a      	ldr	r2, [r3, #16]
 80041e2:	2102      	movs	r1, #2
 80041e4:	430a      	orrs	r2, r1
 80041e6:	611a      	str	r2, [r3, #16]
	FLASH->AR = Adress;
 80041e8:	4642      	mov	r2, r8
 80041ea:	615a      	str	r2, [r3, #20]
	FLASH->CR|= FLASH_CR_STRT;// 
 80041ec:	691a      	ldr	r2, [r3, #16]
 80041ee:	313e      	adds	r1, #62	; 0x3e
 80041f0:	430a      	orrs	r2, r1
 80041f2:	611a      	str	r2, [r3, #16]
	while ((FLASH->SR & FLASH_SR_BSY));// 
 80041f4:	4b16      	ldr	r3, [pc, #88]	; (8004250 <WriteToFleshMemory+0x84>)
 80041f6:	68db      	ldr	r3, [r3, #12]
 80041f8:	07db      	lsls	r3, r3, #31
 80041fa:	d4fb      	bmi.n	80041f4 <WriteToFleshMemory+0x28>
    FLASH->CR &= ~FLASH_CR_PER;//  
 80041fc:	4b14      	ldr	r3, [pc, #80]	; (8004250 <WriteToFleshMemory+0x84>)
 80041fe:	691a      	ldr	r2, [r3, #16]
 8004200:	2102      	movs	r1, #2
 8004202:	438a      	bics	r2, r1
 8004204:	611a      	str	r2, [r3, #16]

    FLASH->CR |= FLASH_CR_PG; //   
 8004206:	691a      	ldr	r2, [r3, #16]
 8004208:	3901      	subs	r1, #1
 800420a:	430a      	orrs	r2, r1
 800420c:	611a      	str	r2, [r3, #16]
    while ((FLASH->SR & FLASH_SR_BSY));//
 800420e:	4b10      	ldr	r3, [pc, #64]	; (8004250 <WriteToFleshMemory+0x84>)
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	07db      	lsls	r3, r3, #31
 8004214:	d4fb      	bmi.n	800420e <WriteToFleshMemory+0x42>
    int j=0;
    for(int i=0; i<LengthData*2; i+=2)
 8004216:	2300      	movs	r3, #0
    int j=0;
 8004218:	2400      	movs	r4, #0
 800421a:	e009      	b.n	8004230 <WriteToFleshMemory+0x64>
    {
    	*(__IO uint16_t*)(Adress+i) = (uint16_t)(Data[j]<<8 | Data[j+1]);
 800421c:	5d3e      	ldrb	r6, [r7, r4]
 800421e:	0236      	lsls	r6, r6, #8
 8004220:	193a      	adds	r2, r7, r4
 8004222:	7855      	ldrb	r5, [r2, #1]
 8004224:	4642      	mov	r2, r8
 8004226:	189a      	adds	r2, r3, r2
 8004228:	4335      	orrs	r5, r6
 800422a:	8015      	strh	r5, [r2, #0]
    	j++;
 800422c:	3401      	adds	r4, #1
    for(int i=0; i<LengthData*2; i+=2)
 800422e:	3302      	adds	r3, #2
 8004230:	464a      	mov	r2, r9
 8004232:	0052      	lsls	r2, r2, #1
 8004234:	429a      	cmp	r2, r3
 8004236:	d8f1      	bhi.n	800421c <WriteToFleshMemory+0x50>
    }
    FLASH->SR |= FLASH_SR_EOP;// 
 8004238:	4a05      	ldr	r2, [pc, #20]	; (8004250 <WriteToFleshMemory+0x84>)
 800423a:	68d3      	ldr	r3, [r2, #12]
 800423c:	2120      	movs	r1, #32
 800423e:	430b      	orrs	r3, r1
 8004240:	60d3      	str	r3, [r2, #12]
    FlashLock();//
 8004242:	f7ff ffbb 	bl	80041bc <FlashLock>
}
 8004246:	bcc0      	pop	{r6, r7}
 8004248:	46b9      	mov	r9, r7
 800424a:	46b0      	mov	r8, r6
 800424c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800424e:	46c0      	nop			; (mov r8, r8)
 8004250:	40022000 	.word	0x40022000

08004254 <ReadToFleshMemory>:

void ReadToFleshMemory(uint32_t Adress, uint8_t *Data, uint32_t LengthData)
{
 8004254:	b570      	push	{r4, r5, r6, lr}
	int j=0;
    for(int i=0; i<LengthData*2; i+=2)
 8004256:	2400      	movs	r4, #0
	int j=0;
 8004258:	2300      	movs	r3, #0
    for(int i=0; i<LengthData*2; i+=2)
 800425a:	0055      	lsls	r5, r2, #1
 800425c:	42a5      	cmp	r5, r4
 800425e:	d908      	bls.n	8004272 <ReadToFleshMemory+0x1e>
    {
    	Data[j] = *(__IO uint16_t*)(Adress+i)>>8;
 8004260:	1826      	adds	r6, r4, r0
 8004262:	8835      	ldrh	r5, [r6, #0]
 8004264:	0a2d      	lsrs	r5, r5, #8
 8004266:	54cd      	strb	r5, [r1, r3]
    	Data[j+1] = *(__IO uint16_t*)(Adress+i);
 8004268:	8835      	ldrh	r5, [r6, #0]
 800426a:	3301      	adds	r3, #1
 800426c:	54cd      	strb	r5, [r1, r3]
    for(int i=0; i<LengthData*2; i+=2)
 800426e:	3402      	adds	r4, #2
 8004270:	e7f3      	b.n	800425a <ReadToFleshMemory+0x6>
    	j++;
    }
}
 8004272:	bd70      	pop	{r4, r5, r6, pc}

08004274 <InitTIM3>:


void InitTIM3() //    
{
	 //   TIM3
	    RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8004274:	4a0a      	ldr	r2, [pc, #40]	; (80042a0 <InitTIM3+0x2c>)
 8004276:	69d3      	ldr	r3, [r2, #28]
 8004278:	2102      	movs	r1, #2
 800427a:	430b      	orrs	r3, r1
 800427c:	61d3      	str	r3, [r2, #28]
	    //    - 48 (  - 10 )
	    TIM3->PSC = 4800 - 1;
 800427e:	4b09      	ldr	r3, [pc, #36]	; (80042a4 <InitTIM3+0x30>)
 8004280:	4a09      	ldr	r2, [pc, #36]	; (80042a8 <InitTIM3+0x34>)
 8004282:	629a      	str	r2, [r3, #40]	; 0x28
	    //     (  - 1)
	    TIM3->ARR = 10000-1;
 8004284:	4a09      	ldr	r2, [pc, #36]	; (80042ac <InitTIM3+0x38>)
 8004286:	62da      	str	r2, [r3, #44]	; 0x2c
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004288:	4a09      	ldr	r2, [pc, #36]	; (80042b0 <InitTIM3+0x3c>)
 800428a:	2180      	movs	r1, #128	; 0x80
 800428c:	0249      	lsls	r1, r1, #9
 800428e:	6011      	str	r1, [r2, #0]
	    //    TIM3
	    NVIC_EnableIRQ(TIM3_IRQn);
	    //    TIM3
	    TIM3->DIER |= TIM_DIER_UIE;
 8004290:	68d9      	ldr	r1, [r3, #12]
 8004292:	2001      	movs	r0, #1
 8004294:	4301      	orrs	r1, r0
 8004296:	60d9      	str	r1, [r3, #12]
	    //  TIM3
	    TIM3->CR1 |= TIM_CR1_CEN;
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	4302      	orrs	r2, r0
 800429c:	601a      	str	r2, [r3, #0]
}
 800429e:	4770      	bx	lr
 80042a0:	40021000 	.word	0x40021000
 80042a4:	40000400 	.word	0x40000400
 80042a8:	000012bf 	.word	0x000012bf
 80042ac:	0000270f 	.word	0x0000270f
 80042b0:	e000e100 	.word	0xe000e100

080042b4 <InitTIM14>:
}

void InitTIM14()
{
	//   TIM14
	RCC->APB1ENR |= RCC_APB1ENR_TIM14EN;
 80042b4:	4a0b      	ldr	r2, [pc, #44]	; (80042e4 <InitTIM14+0x30>)
 80042b6:	69d1      	ldr	r1, [r2, #28]
 80042b8:	2380      	movs	r3, #128	; 0x80
 80042ba:	005b      	lsls	r3, r3, #1
 80042bc:	430b      	orrs	r3, r1
 80042be:	61d3      	str	r3, [r2, #28]
	TIM14->CR1 = 0; //    and   
 80042c0:	4b09      	ldr	r3, [pc, #36]	; (80042e8 <InitTIM14+0x34>)
 80042c2:	2200      	movs	r2, #0
 80042c4:	601a      	str	r2, [r3, #0]

	//    - 48 (  - 1 M)
	TIM14->PSC = 48 - 1;
 80042c6:	322f      	adds	r2, #47	; 0x2f
 80042c8:	629a      	str	r2, [r3, #40]	; 0x28
	//     (  - 1 )
	TIM14->ARR = 1000;
 80042ca:	22fa      	movs	r2, #250	; 0xfa
 80042cc:	0092      	lsls	r2, r2, #2
 80042ce:	62da      	str	r2, [r3, #44]	; 0x2c
 80042d0:	4a06      	ldr	r2, [pc, #24]	; (80042ec <InitTIM14+0x38>)
 80042d2:	2180      	movs	r1, #128	; 0x80
 80042d4:	0309      	lsls	r1, r1, #12
 80042d6:	6011      	str	r1, [r2, #0]
	//    TIM14
	NVIC_EnableIRQ(TIM14_IRQn);
	//    1
//	NVIC_SetPriority(TIM17_IRQn, 14);
	//    TIM17
	TIM14->DIER |= TIM_DIER_UIE;
 80042d8:	68da      	ldr	r2, [r3, #12]
 80042da:	2101      	movs	r1, #1
 80042dc:	430a      	orrs	r2, r1
 80042de:	60da      	str	r2, [r3, #12]


}
 80042e0:	4770      	bx	lr
 80042e2:	46c0      	nop			; (mov r8, r8)
 80042e4:	40021000 	.word	0x40021000
 80042e8:	40002000 	.word	0x40002000
 80042ec:	e000e100 	.word	0xe000e100

080042f0 <InitTIM15>:

void InitTIM15()
{
	//   TIM14
	RCC->APB2ENR |= RCC_APB2ENR_TIM15EN;
 80042f0:	4a0b      	ldr	r2, [pc, #44]	; (8004320 <InitTIM15+0x30>)
 80042f2:	6991      	ldr	r1, [r2, #24]
 80042f4:	2380      	movs	r3, #128	; 0x80
 80042f6:	025b      	lsls	r3, r3, #9
 80042f8:	430b      	orrs	r3, r1
 80042fa:	6193      	str	r3, [r2, #24]
	TIM15->CR1 = 0; //    and   
 80042fc:	4b09      	ldr	r3, [pc, #36]	; (8004324 <InitTIM15+0x34>)
 80042fe:	2200      	movs	r2, #0
 8004300:	601a      	str	r2, [r3, #0]

	//    - 48 (  - 1 k)
	TIM15->PSC = 480 - 1;
 8004302:	22e0      	movs	r2, #224	; 0xe0
 8004304:	32ff      	adds	r2, #255	; 0xff
 8004306:	629a      	str	r2, [r3, #40]	; 0x28
	//     (  - 500 )
	TIM15->ARR = 50000;
 8004308:	4a07      	ldr	r2, [pc, #28]	; (8004328 <InitTIM15+0x38>)
 800430a:	62da      	str	r2, [r3, #44]	; 0x2c
 800430c:	4a07      	ldr	r2, [pc, #28]	; (800432c <InitTIM15+0x3c>)
 800430e:	2180      	movs	r1, #128	; 0x80
 8004310:	0349      	lsls	r1, r1, #13
 8004312:	6011      	str	r1, [r2, #0]
	//    TIM15
	NVIC_EnableIRQ(TIM15_IRQn);

	//    TIM15
	TIM15->DIER |= TIM_DIER_UIE;
 8004314:	68da      	ldr	r2, [r3, #12]
 8004316:	2101      	movs	r1, #1
 8004318:	430a      	orrs	r2, r1
 800431a:	60da      	str	r2, [r3, #12]
}
 800431c:	4770      	bx	lr
 800431e:	46c0      	nop			; (mov r8, r8)
 8004320:	40021000 	.word	0x40021000
 8004324:	40014000 	.word	0x40014000
 8004328:	0000c350 	.word	0x0000c350
 800432c:	e000e100 	.word	0xe000e100

08004330 <indicator_sgd4>:
//		*strn -   ,   3  ,    .
//		points -       .
//	 : .
//-------------------------------------------------------------------------------------------------
void indicator_sgd4(SPI_TypeDef* spi_x, uint8_t leds, char *strn, uint8_t points)
{
 8004330:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004332:	b085      	sub	sp, #20
 8004334:	468c      	mov	ip, r1
	//  TIM17
	TIM17->CR1 &= ~TIM_CR1_CEN;
 8004336:	4d6a      	ldr	r5, [pc, #424]	; (80044e0 <indicator_sgd4+0x1b0>)
 8004338:	682c      	ldr	r4, [r5, #0]
 800433a:	2601      	movs	r6, #1
 800433c:	43b4      	bics	r4, r6
 800433e:	602c      	str	r4, [r5, #0]
    // PB9 = 1
    GPIOB->ODR &= ~GPIO_ODR_9;
 8004340:	4d68      	ldr	r5, [pc, #416]	; (80044e4 <indicator_sgd4+0x1b4>)
 8004342:	696c      	ldr	r4, [r5, #20]
 8004344:	4e68      	ldr	r6, [pc, #416]	; (80044e8 <indicator_sgd4+0x1b8>)
 8004346:	4034      	ands	r4, r6
 8004348:	616c      	str	r4, [r5, #20]
	//   
	uint8_t digit[5];

	//   
	uint8_t sym[] = {0, 0, 0, 0, 0};
 800434a:	4c68      	ldr	r4, [pc, #416]	; (80044ec <indicator_sgd4+0x1bc>)
 800434c:	6821      	ldr	r1, [r4, #0]
 800434e:	9100      	str	r1, [sp, #0]
 8004350:	7924      	ldrb	r4, [r4, #4]
 8004352:	4669      	mov	r1, sp
 8004354:	710c      	strb	r4, [r1, #4]

	//   
	uint8_t ns = 0;

	//   
	uint8_t nd = 0;
 8004356:	2100      	movs	r1, #0
	uint8_t ns = 0;
 8004358:	2400      	movs	r4, #0

	//  
	while(ns < 4)
 800435a:	e006      	b.n	800436a <indicator_sgd4+0x3a>
	{
		switch(*(strn + ns))
		{
			case'0': sym[ns] = 0b00111111; break;
 800435c:	253f      	movs	r5, #63	; 0x3f
 800435e:	466f      	mov	r7, sp
 8004360:	553d      	strb	r5, [r7, r4]

		}//end switch

		//         -
		//    
		if(*(strn + ns) != '\0') ns++;
 8004362:	2e00      	cmp	r6, #0
 8004364:	d05c      	beq.n	8004420 <indicator_sgd4+0xf0>
 8004366:	3401      	adds	r4, #1
 8004368:	b2e4      	uxtb	r4, r4
	while(ns < 4)
 800436a:	2c03      	cmp	r4, #3
 800436c:	d858      	bhi.n	8004420 <indicator_sgd4+0xf0>
		switch(*(strn + ns))
 800436e:	5d16      	ldrb	r6, [r2, r4]
 8004370:	2e52      	cmp	r6, #82	; 0x52
 8004372:	d84f      	bhi.n	8004414 <indicator_sgd4+0xe4>
 8004374:	00b5      	lsls	r5, r6, #2
 8004376:	4f5e      	ldr	r7, [pc, #376]	; (80044f0 <indicator_sgd4+0x1c0>)
 8004378:	597d      	ldr	r5, [r7, r5]
 800437a:	46af      	mov	pc, r5
			case'1': sym[ns] = 0b00000110; break;
 800437c:	2506      	movs	r5, #6
 800437e:	466f      	mov	r7, sp
 8004380:	553d      	strb	r5, [r7, r4]
 8004382:	e7ee      	b.n	8004362 <indicator_sgd4+0x32>
			case'2': sym[ns] = 0b01011011; break;
 8004384:	255b      	movs	r5, #91	; 0x5b
 8004386:	466f      	mov	r7, sp
 8004388:	553d      	strb	r5, [r7, r4]
 800438a:	e7ea      	b.n	8004362 <indicator_sgd4+0x32>
			case'3': sym[ns] = 0b01001111; break;
 800438c:	254f      	movs	r5, #79	; 0x4f
 800438e:	466f      	mov	r7, sp
 8004390:	553d      	strb	r5, [r7, r4]
 8004392:	e7e6      	b.n	8004362 <indicator_sgd4+0x32>
			case'4': sym[ns] = 0b01100110; break;
 8004394:	2566      	movs	r5, #102	; 0x66
 8004396:	466f      	mov	r7, sp
 8004398:	553d      	strb	r5, [r7, r4]
 800439a:	e7e2      	b.n	8004362 <indicator_sgd4+0x32>
			case'5': sym[ns] = 0b01101101; break;
 800439c:	256d      	movs	r5, #109	; 0x6d
 800439e:	466f      	mov	r7, sp
 80043a0:	553d      	strb	r5, [r7, r4]
 80043a2:	e7de      	b.n	8004362 <indicator_sgd4+0x32>
			case'6': sym[ns] = 0b01111101; break;
 80043a4:	257d      	movs	r5, #125	; 0x7d
 80043a6:	466f      	mov	r7, sp
 80043a8:	553d      	strb	r5, [r7, r4]
 80043aa:	e7da      	b.n	8004362 <indicator_sgd4+0x32>
			case'7': sym[ns] = 0b00000111; break;
 80043ac:	2507      	movs	r5, #7
 80043ae:	466f      	mov	r7, sp
 80043b0:	553d      	strb	r5, [r7, r4]
 80043b2:	e7d6      	b.n	8004362 <indicator_sgd4+0x32>
			case'8': sym[ns] = 0b01111111; break;
 80043b4:	257f      	movs	r5, #127	; 0x7f
 80043b6:	466f      	mov	r7, sp
 80043b8:	553d      	strb	r5, [r7, r4]
 80043ba:	e7d2      	b.n	8004362 <indicator_sgd4+0x32>
			case'9': sym[ns] = 0b01101111; break;
 80043bc:	256f      	movs	r5, #111	; 0x6f
 80043be:	466f      	mov	r7, sp
 80043c0:	553d      	strb	r5, [r7, r4]
 80043c2:	e7ce      	b.n	8004362 <indicator_sgd4+0x32>
			case' ': sym[ns] = 0b00000000; break;  // .
 80043c4:	2500      	movs	r5, #0
 80043c6:	466f      	mov	r7, sp
 80043c8:	553d      	strb	r5, [r7, r4]
 80043ca:	e7ca      	b.n	8004362 <indicator_sgd4+0x32>
			case'E': sym[ns] = 0b01111001; break;
 80043cc:	2579      	movs	r5, #121	; 0x79
 80043ce:	466f      	mov	r7, sp
 80043d0:	553d      	strb	r5, [r7, r4]
 80043d2:	e7c6      	b.n	8004362 <indicator_sgd4+0x32>
			case'-': sym[ns] = 0b01000000; break;
 80043d4:	2540      	movs	r5, #64	; 0x40
 80043d6:	466f      	mov	r7, sp
 80043d8:	553d      	strb	r5, [r7, r4]
 80043da:	e7c2      	b.n	8004362 <indicator_sgd4+0x32>
			case'P': sym[ns] = 0b00110111; break;
 80043dc:	2537      	movs	r5, #55	; 0x37
 80043de:	466f      	mov	r7, sp
 80043e0:	553d      	strb	r5, [r7, r4]
 80043e2:	e7be      	b.n	8004362 <indicator_sgd4+0x32>
			case'R': sym[ns] = 0b01110011; break;
 80043e4:	2573      	movs	r5, #115	; 0x73
 80043e6:	466f      	mov	r7, sp
 80043e8:	553d      	strb	r5, [r7, r4]
 80043ea:	e7ba      	b.n	8004362 <indicator_sgd4+0x32>
			case'G': sym[ns] = 0b00110001; break;
 80043ec:	2531      	movs	r5, #49	; 0x31
 80043ee:	466f      	mov	r7, sp
 80043f0:	553d      	strb	r5, [r7, r4]
 80043f2:	e7b6      	b.n	8004362 <indicator_sgd4+0x32>
			case'N': sym[ns] = 0b01110110; break;
 80043f4:	2576      	movs	r5, #118	; 0x76
 80043f6:	466f      	mov	r7, sp
 80043f8:	553d      	strb	r5, [r7, r4]
 80043fa:	e7b2      	b.n	8004362 <indicator_sgd4+0x32>
			case'B': sym[ns] = 0b01111111; break;
 80043fc:	257f      	movs	r5, #127	; 0x7f
 80043fe:	466f      	mov	r7, sp
 8004400:	553d      	strb	r5, [r7, r4]
 8004402:	e7ae      	b.n	8004362 <indicator_sgd4+0x32>
			case'C': sym[ns] = 0b00111001; break;
 8004404:	2539      	movs	r5, #57	; 0x39
 8004406:	466f      	mov	r7, sp
 8004408:	553d      	strb	r5, [r7, r4]
 800440a:	e7aa      	b.n	8004362 <indicator_sgd4+0x32>
			case'H': sym[ns] = 0b01100110; break;
 800440c:	2566      	movs	r5, #102	; 0x66
 800440e:	466f      	mov	r7, sp
 8004410:	553d      	strb	r5, [r7, r4]
 8004412:	e7a6      	b.n	8004362 <indicator_sgd4+0x32>
			default: sym[ns] = 0b01000011;
 8004414:	2543      	movs	r5, #67	; 0x43
 8004416:	466f      	mov	r7, sp
 8004418:	553d      	strb	r5, [r7, r4]
 800441a:	e7a2      	b.n	8004362 <indicator_sgd4+0x32>
		switch(*(strn + ns))
 800441c:	0021      	movs	r1, r4
 800441e:	e7a0      	b.n	8004362 <indicator_sgd4+0x32>
		//  -   
		else break;

	}//end while

	switch(nd)
 8004420:	2901      	cmp	r1, #1
 8004422:	d02d      	beq.n	8004480 <indicator_sgd4+0x150>
 8004424:	2902      	cmp	r1, #2
 8004426:	d022      	beq.n	800446e <indicator_sgd4+0x13e>
 8004428:	2900      	cmp	r1, #0
 800442a:	d031      	beq.n	8004490 <indicator_sgd4+0x160>
	}//end switch


	//    
	//       
	digit[1] = leds;
 800442c:	aa02      	add	r2, sp, #8
 800442e:	4661      	mov	r1, ip
 8004430:	7051      	strb	r1, [r2, #1]
	digit[4] = sym[0];
 8004432:	4669      	mov	r1, sp
 8004434:	780d      	ldrb	r5, [r1, #0]
 8004436:	7115      	strb	r5, [r2, #4]
	digit[3] = sym[1];
 8004438:	784c      	ldrb	r4, [r1, #1]
 800443a:	70d4      	strb	r4, [r2, #3]
	digit[2] = sym[2];
 800443c:	7889      	ldrb	r1, [r1, #2]
 800443e:	7091      	strb	r1, [r2, #2]

	//       
	if(points & 0b100) digit[4] |= 0b10000000;
 8004440:	075a      	lsls	r2, r3, #29
 8004442:	d504      	bpl.n	800444e <indicator_sgd4+0x11e>
 8004444:	2280      	movs	r2, #128	; 0x80
 8004446:	4252      	negs	r2, r2
 8004448:	4315      	orrs	r5, r2
 800444a:	aa02      	add	r2, sp, #8
 800444c:	7115      	strb	r5, [r2, #4]
	if(points & 0b010) digit[3] |= 0b10000000;
 800444e:	079a      	lsls	r2, r3, #30
 8004450:	d504      	bpl.n	800445c <indicator_sgd4+0x12c>
 8004452:	2280      	movs	r2, #128	; 0x80
 8004454:	4252      	negs	r2, r2
 8004456:	4314      	orrs	r4, r2
 8004458:	aa02      	add	r2, sp, #8
 800445a:	70d4      	strb	r4, [r2, #3]
	if(points & 0b001) digit[2] |= 0b10000000;
 800445c:	07db      	lsls	r3, r3, #31
 800445e:	d504      	bpl.n	800446a <indicator_sgd4+0x13a>
 8004460:	2380      	movs	r3, #128	; 0x80
 8004462:	425b      	negs	r3, r3
 8004464:	4319      	orrs	r1, r3
 8004466:	ab02      	add	r3, sp, #8
 8004468:	7099      	strb	r1, [r3, #2]
	uint8_t ns = 0;
 800446a:	2201      	movs	r2, #1
 800446c:	e01e      	b.n	80044ac <indicator_sgd4+0x17c>
			sym[2] = sym[1];
 800446e:	466a      	mov	r2, sp
 8004470:	7852      	ldrb	r2, [r2, #1]
 8004472:	4669      	mov	r1, sp
 8004474:	708a      	strb	r2, [r1, #2]
			sym[1] = sym[0];
 8004476:	780a      	ldrb	r2, [r1, #0]
 8004478:	704a      	strb	r2, [r1, #1]
			sym[0] = 0;
 800447a:	2200      	movs	r2, #0
 800447c:	700a      	strb	r2, [r1, #0]
		} break; //end case 2
 800447e:	e7d5      	b.n	800442c <indicator_sgd4+0xfc>
			sym[2] = sym[0];
 8004480:	466a      	mov	r2, sp
 8004482:	7812      	ldrb	r2, [r2, #0]
 8004484:	4669      	mov	r1, sp
 8004486:	708a      	strb	r2, [r1, #2]
			sym[1] = 0;
 8004488:	2200      	movs	r2, #0
 800448a:	704a      	strb	r2, [r1, #1]
			sym[0] = 0;
 800448c:	700a      	strb	r2, [r1, #0]
		} break; //end case 1
 800448e:	e7cd      	b.n	800442c <indicator_sgd4+0xfc>
			sym[2] = 0;
 8004490:	2200      	movs	r2, #0
 8004492:	4669      	mov	r1, sp
 8004494:	708a      	strb	r2, [r1, #2]
			sym[1] = 0;
 8004496:	704a      	strb	r2, [r1, #1]
			sym[0] = 0;
 8004498:	700a      	strb	r2, [r1, #0]
		} break; //end case 1
 800449a:	e7c7      	b.n	800442c <indicator_sgd4+0xfc>

	//    
	for(uint8_t nn = 1; nn < 5; nn++)
	{
		//      
		*(uint8_t *)&spi_x->DR = digit[nn];
 800449c:	ab02      	add	r3, sp, #8
 800449e:	5c9b      	ldrb	r3, [r3, r2]
 80044a0:	7303      	strb	r3, [r0, #12]

		//   
		while((spi_x->SR & SPI_SR_TXE) == 0);
 80044a2:	6883      	ldr	r3, [r0, #8]
 80044a4:	079b      	lsls	r3, r3, #30
 80044a6:	d5fc      	bpl.n	80044a2 <indicator_sgd4+0x172>
	for(uint8_t nn = 1; nn < 5; nn++)
 80044a8:	3201      	adds	r2, #1
 80044aa:	b2d2      	uxtb	r2, r2
 80044ac:	2a04      	cmp	r2, #4
 80044ae:	d9f5      	bls.n	800449c <indicator_sgd4+0x16c>
	}//end for

	//   
	while((spi_x->SR & SPI_SR_BSY) > 0);
 80044b0:	6883      	ldr	r3, [r0, #8]
 80044b2:	061b      	lsls	r3, r3, #24
 80044b4:	d4fc      	bmi.n	80044b0 <indicator_sgd4+0x180>
   	//////////////////
	//  TIM17
	//TIM17->CR1 &= ~TIM_CR1_CEN;

	//    
	TIM17->ARR = 10; // 10
 80044b6:	4b0a      	ldr	r3, [pc, #40]	; (80044e0 <indicator_sgd4+0x1b0>)
 80044b8:	220a      	movs	r2, #10
 80044ba:	62da      	str	r2, [r3, #44]	; 0x2c

	//  
	TIM17->CNT = 0;
 80044bc:	2200      	movs	r2, #0
 80044be:	625a      	str	r2, [r3, #36]	; 0x24

	//  TIM17
	TIM17->CR1 |= TIM_CR1_CEN;
 80044c0:	6819      	ldr	r1, [r3, #0]
 80044c2:	2001      	movs	r0, #1
 80044c4:	4301      	orrs	r1, r0
 80044c6:	6019      	str	r1, [r3, #0]

	//    TIM17
    TIM17->DIER |= TIM_DIER_UIE;
 80044c8:	68da      	ldr	r2, [r3, #12]
 80044ca:	4302      	orrs	r2, r0
 80044cc:	60da      	str	r2, [r3, #12]
   	//////////////////

    // PB9 = 1
    GPIOB->ODR |= GPIO_ODR_9;
 80044ce:	4a05      	ldr	r2, [pc, #20]	; (80044e4 <indicator_sgd4+0x1b4>)
 80044d0:	6951      	ldr	r1, [r2, #20]
 80044d2:	2380      	movs	r3, #128	; 0x80
 80044d4:	009b      	lsls	r3, r3, #2
 80044d6:	430b      	orrs	r3, r1
 80044d8:	6153      	str	r3, [r2, #20]

}//end indicator_sgd4()
 80044da:	b005      	add	sp, #20
 80044dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80044de:	46c0      	nop			; (mov r8, r8)
 80044e0:	40014800 	.word	0x40014800
 80044e4:	48000400 	.word	0x48000400
 80044e8:	fffffdff 	.word	0xfffffdff
 80044ec:	08007bd8 	.word	0x08007bd8
 80044f0:	08007a8c 	.word	0x08007a8c

080044f4 <MX_SPI1_Init>:
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
}

/* SPI1 init function */
static void MX_SPI1_Init(void)
{
 80044f4:	b510      	push	{r4, lr}
	 //   PORTA
	    RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 80044f6:	4a2e      	ldr	r2, [pc, #184]	; (80045b0 <MX_SPI1_Init+0xbc>)
 80044f8:	6951      	ldr	r1, [r2, #20]
 80044fa:	2380      	movs	r3, #128	; 0x80
 80044fc:	029b      	lsls	r3, r3, #10
 80044fe:	430b      	orrs	r3, r1
 8004500:	6153      	str	r3, [r2, #20]
	    //   PORTB
	    RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 8004502:	6953      	ldr	r3, [r2, #20]
 8004504:	2080      	movs	r0, #128	; 0x80
 8004506:	02c0      	lsls	r0, r0, #11
 8004508:	4303      	orrs	r3, r0
 800450a:	6153      	str	r3, [r2, #20]
	    // PA5 (SCK), PA7 (MOSI) -  
	    GPIOA->MODER |= GPIO_MODER_MODER5_1 | GPIO_MODER_MODER7_1;
 800450c:	2390      	movs	r3, #144	; 0x90
 800450e:	05db      	lsls	r3, r3, #23
 8004510:	681c      	ldr	r4, [r3, #0]
 8004512:	2188      	movs	r1, #136	; 0x88
 8004514:	0209      	lsls	r1, r1, #8
 8004516:	4321      	orrs	r1, r4
 8004518:	6019      	str	r1, [r3, #0]
	    GPIOB->MODER |= GPIO_MODER_MODER9_0;
 800451a:	4926      	ldr	r1, [pc, #152]	; (80045b4 <MX_SPI1_Init+0xc0>)
 800451c:	680c      	ldr	r4, [r1, #0]
 800451e:	4320      	orrs	r0, r4
 8004520:	6008      	str	r0, [r1, #0]

	    // PA5, PA7 -  
	    GPIOA->OTYPER &= ~(GPIO_OTYPER_OT_5 | GPIO_OTYPER_OT_7);
 8004522:	6858      	ldr	r0, [r3, #4]
 8004524:	24a0      	movs	r4, #160	; 0xa0
 8004526:	43a0      	bics	r0, r4
 8004528:	6058      	str	r0, [r3, #4]
	    // PB9 -  
	    GPIOB->OTYPER &= ~GPIO_OTYPER_OT_9;
 800452a:	6848      	ldr	r0, [r1, #4]
 800452c:	4c22      	ldr	r4, [pc, #136]	; (80045b8 <MX_SPI1_Init+0xc4>)
 800452e:	4020      	ands	r0, r4
 8004530:	6048      	str	r0, [r1, #4]
	    // PA5, PA7 -  
	    GPIOA->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR5 | GPIO_OSPEEDER_OSPEEDR7;
 8004532:	689c      	ldr	r4, [r3, #8]
 8004534:	20cc      	movs	r0, #204	; 0xcc
 8004536:	0200      	lsls	r0, r0, #8
 8004538:	4320      	orrs	r0, r4
 800453a:	6098      	str	r0, [r3, #8]
	    // PB9 -  
	    GPIOB->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR9;
 800453c:	688c      	ldr	r4, [r1, #8]
 800453e:	20c0      	movs	r0, #192	; 0xc0
 8004540:	0300      	lsls	r0, r0, #12
 8004542:	4320      	orrs	r0, r4
 8004544:	6088      	str	r0, [r1, #8]
	    // PA5, PA7 -   AF0
	    GPIOA->AFR[0] &= ~(0xF0000 | 0xF0000000);
 8004546:	6a19      	ldr	r1, [r3, #32]
 8004548:	481c      	ldr	r0, [pc, #112]	; (80045bc <MX_SPI1_Init+0xc8>)
 800454a:	4001      	ands	r1, r0
 800454c:	6219      	str	r1, [r3, #32]
	    //   SPI1
	    RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 800454e:	6991      	ldr	r1, [r2, #24]
 8004550:	2380      	movs	r3, #128	; 0x80
 8004552:	015b      	lsls	r3, r3, #5
 8004554:	430b      	orrs	r3, r1
 8004556:	6193      	str	r3, [r2, #24]
	    //  : fPCLK/64  f
	    SPI1->CR1 |= SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0;
 8004558:	4b19      	ldr	r3, [pc, #100]	; (80045c0 <MX_SPI1_Init+0xcc>)
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	2138      	movs	r1, #56	; 0x38
 800455e:	430a      	orrs	r2, r1
 8004560:	601a      	str	r2, [r3, #0]
	    //  ,     MOSI
	    SPI1->CR1 |= SPI_CR1_BIDIMODE;
 8004562:	6819      	ldr	r1, [r3, #0]
 8004564:	2280      	movs	r2, #128	; 0x80
 8004566:	0212      	lsls	r2, r2, #8
 8004568:	430a      	orrs	r2, r1
 800456a:	601a      	str	r2, [r3, #0]
	    //      
	    SPI1->CR1 |= SPI_CR1_BIDIOE;
 800456c:	6819      	ldr	r1, [r3, #0]
 800456e:	2280      	movs	r2, #128	; 0x80
 8004570:	01d2      	lsls	r2, r2, #7
 8004572:	430a      	orrs	r2, r1
 8004574:	601a      	str	r2, [r3, #0]
	    //    
	    SPI1->CR1 |= SPI_CR1_MSTR;
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	2104      	movs	r1, #4
 800457a:	430a      	orrs	r2, r1
 800457c:	601a      	str	r2, [r3, #0]
	    //
	    SPI1->CR1 |= SPI_CR1_SSM;
 800457e:	6819      	ldr	r1, [r3, #0]
 8004580:	2280      	movs	r2, #128	; 0x80
 8004582:	0092      	lsls	r2, r2, #2
 8004584:	430a      	orrs	r2, r1
 8004586:	601a      	str	r2, [r3, #0]
	    SPI1->CR1 |= SPI_CR1_SSI;
 8004588:	6819      	ldr	r1, [r3, #0]
 800458a:	2280      	movs	r2, #128	; 0x80
 800458c:	0052      	lsls	r2, r2, #1
 800458e:	430a      	orrs	r2, r1
 8004590:	601a      	str	r2, [r3, #0]
	    // 8- 
	    SPI1->CR2 &= ~SPI_CR2_DS;
 8004592:	685a      	ldr	r2, [r3, #4]
 8004594:	490b      	ldr	r1, [pc, #44]	; (80045c4 <MX_SPI1_Init+0xd0>)
 8004596:	400a      	ands	r2, r1
 8004598:	605a      	str	r2, [r3, #4]
	    SPI1->CR2 |= SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS_0;
 800459a:	6859      	ldr	r1, [r3, #4]
 800459c:	22e0      	movs	r2, #224	; 0xe0
 800459e:	00d2      	lsls	r2, r2, #3
 80045a0:	430a      	orrs	r2, r1
 80045a2:	605a      	str	r2, [r3, #4]
	    //  SPI2
	    SPI1->CR1 |= SPI_CR1_SPE;
 80045a4:	681a      	ldr	r2, [r3, #0]
 80045a6:	2140      	movs	r1, #64	; 0x40
 80045a8:	430a      	orrs	r2, r1
 80045aa:	601a      	str	r2, [r3, #0]
}
 80045ac:	bd10      	pop	{r4, pc}
 80045ae:	46c0      	nop			; (mov r8, r8)
 80045b0:	40021000 	.word	0x40021000
 80045b4:	48000400 	.word	0x48000400
 80045b8:	fffffdff 	.word	0xfffffdff
 80045bc:	0ff0ffff 	.word	0x0ff0ffff
 80045c0:	40013000 	.word	0x40013000
 80045c4:	fffff0ff 	.word	0xfffff0ff

080045c8 <MX_GPIO_Init>:
  }

}

static void MX_GPIO_Init(void)
{
 80045c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045ca:	b085      	sub	sp, #20

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80045cc:	4a44      	ldr	r2, [pc, #272]	; (80046e0 <MX_GPIO_Init+0x118>)
 80045ce:	6951      	ldr	r1, [r2, #20]
 80045d0:	2080      	movs	r0, #128	; 0x80
 80045d2:	03c0      	lsls	r0, r0, #15
 80045d4:	4301      	orrs	r1, r0
 80045d6:	6151      	str	r1, [r2, #20]
 80045d8:	6953      	ldr	r3, [r2, #20]
 80045da:	4003      	ands	r3, r0
 80045dc:	9300      	str	r3, [sp, #0]
 80045de:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80045e0:	6951      	ldr	r1, [r2, #20]
 80045e2:	2080      	movs	r0, #128	; 0x80
 80045e4:	0280      	lsls	r0, r0, #10
 80045e6:	4301      	orrs	r1, r0
 80045e8:	6151      	str	r1, [r2, #20]
 80045ea:	6953      	ldr	r3, [r2, #20]
 80045ec:	4003      	ands	r3, r0
 80045ee:	9301      	str	r3, [sp, #4]
 80045f0:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80045f2:	6953      	ldr	r3, [r2, #20]
 80045f4:	2080      	movs	r0, #128	; 0x80
 80045f6:	02c0      	lsls	r0, r0, #11
 80045f8:	4303      	orrs	r3, r0
 80045fa:	6153      	str	r3, [r2, #20]
 80045fc:	6953      	ldr	r3, [r2, #20]
 80045fe:	4003      	ands	r3, r0
 8004600:	9302      	str	r3, [sp, #8]
 8004602:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004604:	6951      	ldr	r1, [r2, #20]
 8004606:	2480      	movs	r4, #128	; 0x80
 8004608:	0324      	lsls	r4, r4, #12
 800460a:	4321      	orrs	r1, r4
 800460c:	6151      	str	r1, [r2, #20]
 800460e:	6953      	ldr	r3, [r2, #20]
 8004610:	4023      	ands	r3, r4
 8004612:	9303      	str	r3, [sp, #12]
 8004614:	9b03      	ldr	r3, [sp, #12]
  //DE-RE:
  /*GPIOA->MODER |= 0b01<<GPIO_MODER_MODER0;//OUTPUT MODE
  GPIOA->OTYPER |= 0b01<<GPIO_OTYPER_OT_0;//OPEN-DRAIN
  GPIOA->OSPEEDR |= 0b11<<GPIO_OSPEEDR_OSPEEDR0_Pos;//HIGH SPEED*/

  GPIOA->MODER |= GPIO_MODER_MODER0_0;
 8004616:	2190      	movs	r1, #144	; 0x90
 8004618:	05c9      	lsls	r1, r1, #23
 800461a:	680b      	ldr	r3, [r1, #0]
 800461c:	2401      	movs	r4, #1
 800461e:	4323      	orrs	r3, r4
 8004620:	600b      	str	r3, [r1, #0]
  GPIOA->OTYPER &= ~ GPIO_OTYPER_OT_0;
 8004622:	684b      	ldr	r3, [r1, #4]
 8004624:	43a3      	bics	r3, r4
 8004626:	604b      	str	r3, [r1, #4]
  GPIOA->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR0;
 8004628:	688b      	ldr	r3, [r1, #8]
 800462a:	2503      	movs	r5, #3
 800462c:	432b      	orrs	r3, r5
 800462e:	608b      	str	r3, [r1, #8]

  //LED G:
  GPIOB->MODER |= 0b01<<GPIO_MODER_MODER10_Pos; //OUTPUT MODE
 8004630:	4b2c      	ldr	r3, [pc, #176]	; (80046e4 <MX_GPIO_Init+0x11c>)
 8004632:	681e      	ldr	r6, [r3, #0]
 8004634:	2580      	movs	r5, #128	; 0x80
 8004636:	036d      	lsls	r5, r5, #13
 8004638:	4335      	orrs	r5, r6
 800463a:	601d      	str	r5, [r3, #0]
  GPIOB->OTYPER &= ~GPIO_OTYPER_OT_10;//PUSH-PULL
 800463c:	685d      	ldr	r5, [r3, #4]
 800463e:	4e2a      	ldr	r6, [pc, #168]	; (80046e8 <MX_GPIO_Init+0x120>)
 8004640:	4035      	ands	r5, r6
 8004642:	605d      	str	r5, [r3, #4]
  GPIOB->OSPEEDR |= 0b11<<GPIO_OSPEEDR_OSPEEDR10_Pos;//HIGH SPEED
 8004644:	689e      	ldr	r6, [r3, #8]
 8004646:	25c0      	movs	r5, #192	; 0xc0
 8004648:	03ad      	lsls	r5, r5, #14
 800464a:	4335      	orrs	r5, r6
 800464c:	609d      	str	r5, [r3, #8]
  GPIOB->PUPDR |= 0b10<<GPIO_PUPDR_PUPDR10_Pos; //PULL DOWN
 800464e:	68de      	ldr	r6, [r3, #12]
 8004650:	2580      	movs	r5, #128	; 0x80
 8004652:	03ad      	lsls	r5, r5, #14
 8004654:	4335      	orrs	r5, r6
 8004656:	60dd      	str	r5, [r3, #12]

  //TER:
  GPIOA->MODER |= 0b01<<GPIO_MODER_MODER12_Pos;//OUTPUT MODE
 8004658:	680d      	ldr	r5, [r1, #0]
 800465a:	2680      	movs	r6, #128	; 0x80
 800465c:	0476      	lsls	r6, r6, #17
 800465e:	4335      	orrs	r5, r6
 8004660:	600d      	str	r5, [r1, #0]
  GPIOA->OTYPER &= ~ GPIO_OTYPER_OT_12;//OPEN-DRAIN
 8004662:	684d      	ldr	r5, [r1, #4]
 8004664:	4f21      	ldr	r7, [pc, #132]	; (80046ec <MX_GPIO_Init+0x124>)
 8004666:	46bc      	mov	ip, r7
 8004668:	403d      	ands	r5, r7
 800466a:	604d      	str	r5, [r1, #4]
  GPIOA->OSPEEDR |= 0b11<<GPIO_OSPEEDR_OSPEEDR12_Pos;//HIGH SPEED
 800466c:	688f      	ldr	r7, [r1, #8]
 800466e:	25c0      	movs	r5, #192	; 0xc0
 8004670:	04ad      	lsls	r5, r5, #18
 8004672:	432f      	orrs	r7, r5
 8004674:	608f      	str	r7, [r1, #8]

  //REL:
  GPIOB->MODER |= 0b01<<GPIO_MODER_MODER12_Pos;//OUTPUT MODE
 8004676:	6819      	ldr	r1, [r3, #0]
 8004678:	430e      	orrs	r6, r1
 800467a:	601e      	str	r6, [r3, #0]
  GPIOB->OTYPER &= ~ GPIO_OTYPER_OT_12;//OPEN-DRAIN
 800467c:	6859      	ldr	r1, [r3, #4]
 800467e:	4666      	mov	r6, ip
 8004680:	4031      	ands	r1, r6
 8004682:	6059      	str	r1, [r3, #4]
  GPIOB->OSPEEDR |= 0b11<<GPIO_OSPEEDR_OSPEEDR12_Pos;//HIGH SPEED
 8004684:	6899      	ldr	r1, [r3, #8]
 8004686:	430d      	orrs	r5, r1
 8004688:	609d      	str	r5, [r3, #8]

  /*EXTI PB2  PB8*/
  GPIOB->MODER &= ~(GPIO_MODER_MODER2 | GPIO_MODER_MODER8);
 800468a:	6819      	ldr	r1, [r3, #0]
 800468c:	4d18      	ldr	r5, [pc, #96]	; (80046f0 <MX_GPIO_Init+0x128>)
 800468e:	4029      	ands	r1, r5
 8004690:	6019      	str	r1, [r3, #0]
  RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8004692:	6991      	ldr	r1, [r2, #24]
 8004694:	4321      	orrs	r1, r4
 8004696:	6191      	str	r1, [r2, #24]
  SYSCFG->EXTICR[0] |= SYSCFG_EXTICR1_EXTI2_PB;
 8004698:	4a16      	ldr	r2, [pc, #88]	; (80046f4 <MX_GPIO_Init+0x12c>)
 800469a:	6895      	ldr	r5, [r2, #8]
 800469c:	2180      	movs	r1, #128	; 0x80
 800469e:	0049      	lsls	r1, r1, #1
 80046a0:	4329      	orrs	r1, r5
 80046a2:	6091      	str	r1, [r2, #8]
  SYSCFG->EXTICR[2] |= SYSCFG_EXTICR3_EXTI8_PB;
 80046a4:	6911      	ldr	r1, [r2, #16]
 80046a6:	430c      	orrs	r4, r1
 80046a8:	6114      	str	r4, [r2, #16]
  EXTI->IMR = 0b100000100;//   
 80046aa:	4a13      	ldr	r2, [pc, #76]	; (80046f8 <MX_GPIO_Init+0x130>)
 80046ac:	2182      	movs	r1, #130	; 0x82
 80046ae:	0049      	lsls	r1, r1, #1
 80046b0:	6011      	str	r1, [r2, #0]
  EXTI->RTSR = 0b100000100;//    
 80046b2:	6091      	str	r1, [r2, #8]
  EXTI->FTSR = 0b100000100;//    
 80046b4:	60d1      	str	r1, [r2, #12]
 80046b6:	4a11      	ldr	r2, [pc, #68]	; (80046fc <MX_GPIO_Init+0x134>)
 80046b8:	39c4      	subs	r1, #196	; 0xc4
 80046ba:	6011      	str	r1, [r2, #0]
 80046bc:	3140      	adds	r1, #64	; 0x40
 80046be:	6011      	str	r1, [r2, #0]
  //  
  NVIC_EnableIRQ(EXTI2_3_IRQn);
  NVIC_EnableIRQ(EXTI4_15_IRQn);

  //RCLK
  GPIOB->MODER |= 0b01<<GPIO_MODER_MODER9_Pos;//OUTPUT MODE
 80046c0:	681a      	ldr	r2, [r3, #0]
 80046c2:	4310      	orrs	r0, r2
 80046c4:	6018      	str	r0, [r3, #0]
  GPIOB->OTYPER |= GPIO_OTYPER_OT_9;//OPEN-DRAIN
 80046c6:	6859      	ldr	r1, [r3, #4]
 80046c8:	2280      	movs	r2, #128	; 0x80
 80046ca:	0092      	lsls	r2, r2, #2
 80046cc:	430a      	orrs	r2, r1
 80046ce:	605a      	str	r2, [r3, #4]
  GPIOB->OSPEEDR |= 0b11<<GPIO_OSPEEDR_OSPEEDR9_Pos;//HIGH SPEED
 80046d0:	6899      	ldr	r1, [r3, #8]
 80046d2:	22c0      	movs	r2, #192	; 0xc0
 80046d4:	0312      	lsls	r2, r2, #12
 80046d6:	430a      	orrs	r2, r1
 80046d8:	609a      	str	r2, [r3, #8]
}
 80046da:	b005      	add	sp, #20
 80046dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046de:	46c0      	nop			; (mov r8, r8)
 80046e0:	40021000 	.word	0x40021000
 80046e4:	48000400 	.word	0x48000400
 80046e8:	fffffbff 	.word	0xfffffbff
 80046ec:	ffffefff 	.word	0xffffefff
 80046f0:	fffcffcf 	.word	0xfffcffcf
 80046f4:	40010000 	.word	0x40010000
 80046f8:	40010400 	.word	0x40010400
 80046fc:	e000e100 	.word	0xe000e100

08004700 <Setting_Init>:
{
 8004700:	b570      	push	{r4, r5, r6, lr}
	  ReadToFleshMemory(0xFC00, DataSettingMemory, 4);
 8004702:	4c25      	ldr	r4, [pc, #148]	; (8004798 <Setting_Init+0x98>)
 8004704:	20fc      	movs	r0, #252	; 0xfc
 8004706:	2204      	movs	r2, #4
 8004708:	0021      	movs	r1, r4
 800470a:	0200      	lsls	r0, r0, #8
 800470c:	f7ff fda2 	bl	8004254 <ReadToFleshMemory>
	  GlobalAdres = DataSettingMemory[0];
 8004710:	7823      	ldrb	r3, [r4, #0]
 8004712:	7123      	strb	r3, [r4, #4]
	  Sensitivity = DataSettingMemory[1];
 8004714:	7863      	ldrb	r3, [r4, #1]
 8004716:	7163      	strb	r3, [r4, #5]
	  ModeRele = DataSettingMemory[2];
 8004718:	78a2      	ldrb	r2, [r4, #2]
 800471a:	4b20      	ldr	r3, [pc, #128]	; (800479c <Setting_Init+0x9c>)
 800471c:	701a      	strb	r2, [r3, #0]
	  Resistor120 = DataSettingMemory[3];
 800471e:	78e2      	ldrb	r2, [r4, #3]
 8004720:	705a      	strb	r2, [r3, #1]
	  ReadToFleshMemory(0xF800, DataErrorMemory, 1);
 8004722:	4d1f      	ldr	r5, [pc, #124]	; (80047a0 <Setting_Init+0xa0>)
 8004724:	20f8      	movs	r0, #248	; 0xf8
 8004726:	2201      	movs	r2, #1
 8004728:	0029      	movs	r1, r5
 800472a:	0200      	lsls	r0, r0, #8
 800472c:	f7ff fd92 	bl	8004254 <ReadToFleshMemory>
	  ExceedanceCounter = DataErrorMemory[0]<<8 | DataErrorMemory[1];
 8004730:	782a      	ldrb	r2, [r5, #0]
 8004732:	0212      	lsls	r2, r2, #8
 8004734:	786b      	ldrb	r3, [r5, #1]
 8004736:	4313      	orrs	r3, r2
 8004738:	4a1a      	ldr	r2, [pc, #104]	; (80047a4 <Setting_Init+0xa4>)
 800473a:	8013      	strh	r3, [r2, #0]
	  usRegAnalog[6] = Sensitivity;
 800473c:	7963      	ldrb	r3, [r4, #5]
 800473e:	82a3      	strh	r3, [r4, #20]
	  switch (Sensitivity)// 
 8004740:	2b02      	cmp	r3, #2
 8004742:	d016      	beq.n	8004772 <Setting_Init+0x72>
 8004744:	2b03      	cmp	r3, #3
 8004746:	d019      	beq.n	800477c <Setting_Init+0x7c>
 8004748:	2b01      	cmp	r3, #1
 800474a:	d00d      	beq.n	8004768 <Setting_Init+0x68>
	  if(Resistor120==120)//  120 
 800474c:	4b13      	ldr	r3, [pc, #76]	; (800479c <Setting_Init+0x9c>)
 800474e:	785b      	ldrb	r3, [r3, #1]
 8004750:	2b78      	cmp	r3, #120	; 0x78
 8004752:	d018      	beq.n	8004786 <Setting_Init+0x86>
	  else if(Resistor120==0)
 8004754:	2b00      	cmp	r3, #0
 8004756:	d11d      	bne.n	8004794 <Setting_Init+0x94>
		  GPIOA->BSRR |= GPIO_BSRR_BR_12;
 8004758:	2290      	movs	r2, #144	; 0x90
 800475a:	05d2      	lsls	r2, r2, #23
 800475c:	6991      	ldr	r1, [r2, #24]
 800475e:	2380      	movs	r3, #128	; 0x80
 8004760:	055b      	lsls	r3, r3, #21
 8004762:	430b      	orrs	r3, r1
 8004764:	6193      	str	r3, [r2, #24]
}
 8004766:	e015      	b.n	8004794 <Setting_Init+0x94>
			TargetConcentration=NH;
 8004768:	4a0b      	ldr	r2, [pc, #44]	; (8004798 <Setting_Init+0x98>)
 800476a:	331f      	adds	r3, #31
 800476c:	21c8      	movs	r1, #200	; 0xc8
 800476e:	54d1      	strb	r1, [r2, r3]
		  }break;
 8004770:	e7ec      	b.n	800474c <Setting_Init+0x4c>
			TargetConcentration=CH;
 8004772:	4a09      	ldr	r2, [pc, #36]	; (8004798 <Setting_Init+0x98>)
 8004774:	2320      	movs	r3, #32
 8004776:	2196      	movs	r1, #150	; 0x96
 8004778:	54d1      	strb	r1, [r2, r3]
		  }break;
 800477a:	e7e7      	b.n	800474c <Setting_Init+0x4c>
			TargetConcentration=VH;
 800477c:	4a06      	ldr	r2, [pc, #24]	; (8004798 <Setting_Init+0x98>)
 800477e:	2320      	movs	r3, #32
 8004780:	2164      	movs	r1, #100	; 0x64
 8004782:	54d1      	strb	r1, [r2, r3]
		  }break;
 8004784:	e7e2      	b.n	800474c <Setting_Init+0x4c>
		  GPIOA->BSRR |= GPIO_BSRR_BS_12;
 8004786:	2290      	movs	r2, #144	; 0x90
 8004788:	05d2      	lsls	r2, r2, #23
 800478a:	6991      	ldr	r1, [r2, #24]
 800478c:	2380      	movs	r3, #128	; 0x80
 800478e:	015b      	lsls	r3, r3, #5
 8004790:	430b      	orrs	r3, r1
 8004792:	6193      	str	r3, [r2, #24]
}
 8004794:	bd70      	pop	{r4, r5, r6, pc}
 8004796:	46c0      	nop			; (mov r8, r8)
 8004798:	2000000c 	.word	0x2000000c
 800479c:	20000168 	.word	0x20000168
 80047a0:	20000254 	.word	0x20000254
 80047a4:	20000408 	.word	0x20000408

080047a8 <GasMeasurement>:
{
 80047a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047aa:	46ce      	mov	lr, r9
 80047ac:	4647      	mov	r7, r8
 80047ae:	b580      	push	{r7, lr}
	if(TimerFlagTIM3)//  
 80047b0:	4b89      	ldr	r3, [pc, #548]	; (80049d8 <GasMeasurement+0x230>)
 80047b2:	789b      	ldrb	r3, [r3, #2]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d103      	bne.n	80047c0 <GasMeasurement+0x18>
}
 80047b8:	bcc0      	pop	{r6, r7}
 80047ba:	46b9      	mov	r9, r7
 80047bc:	46b0      	mov	r8, r6
 80047be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		SecondsCounter++; //  
 80047c0:	4c85      	ldr	r4, [pc, #532]	; (80049d8 <GasMeasurement+0x230>)
 80047c2:	88a3      	ldrh	r3, [r4, #4]
 80047c4:	3301      	adds	r3, #1
 80047c6:	80a3      	strh	r3, [r4, #4]
		VoltageInR2 = 3.3f * ADC_Read() / 4096.0f;
 80047c8:	f7ff fcd8 	bl	800417c <ADC_Read>
 80047cc:	f7fc fc02 	bl	8000fd4 <__aeabi_i2f>
 80047d0:	4982      	ldr	r1, [pc, #520]	; (80049dc <GasMeasurement+0x234>)
 80047d2:	f7fc f8e7 	bl	80009a4 <__aeabi_fmul>
 80047d6:	21e6      	movs	r1, #230	; 0xe6
 80047d8:	0589      	lsls	r1, r1, #22
 80047da:	f7fc f8e3 	bl	80009a4 <__aeabi_fmul>
 80047de:	1c06      	adds	r6, r0, #0
 80047e0:	60a0      	str	r0, [r4, #8]
		if(VoltageInR2==0) //    
 80047e2:	2100      	movs	r1, #0
 80047e4:	f7fb fd32 	bl	800024c <__aeabi_fcmpeq>
 80047e8:	2800      	cmp	r0, #0
 80047ea:	d00f      	beq.n	800480c <GasMeasurement+0x64>
				usRegAnalog[1] = (uint16_t)23; //  
 80047ec:	4c7c      	ldr	r4, [pc, #496]	; (80049e0 <GasMeasurement+0x238>)
 80047ee:	2317      	movs	r3, #23
 80047f0:	8163      	strh	r3, [r4, #10]
				sprintf(StringIndication, "%d", GlobalAdres);
 80047f2:	7922      	ldrb	r2, [r4, #4]
 80047f4:	3424      	adds	r4, #36	; 0x24
 80047f6:	497b      	ldr	r1, [pc, #492]	; (80049e4 <GasMeasurement+0x23c>)
 80047f8:	0020      	movs	r0, r4
 80047fa:	f002 f8a7 	bl	800694c <siprintf>
				indicator_sgd4(SPI1, 0x00, StringIndication, 0b110);
 80047fe:	2306      	movs	r3, #6
 8004800:	0022      	movs	r2, r4
 8004802:	2100      	movs	r1, #0
 8004804:	4878      	ldr	r0, [pc, #480]	; (80049e8 <GasMeasurement+0x240>)
 8004806:	f7ff fd93 	bl	8004330 <indicator_sgd4>
			while(1)
 800480a:	e7ef      	b.n	80047ec <GasMeasurement+0x44>
		Ir2 = (double)VoltageInR2/(double)(R2*1000);
 800480c:	1c30      	adds	r0, r6, #0
 800480e:	f7fd fd49 	bl	80022a4 <__aeabi_f2d>
 8004812:	0004      	movs	r4, r0
 8004814:	000d      	movs	r5, r1
 8004816:	4b72      	ldr	r3, [pc, #456]	; (80049e0 <GasMeasurement+0x238>)
 8004818:	4698      	mov	r8, r3
 800481a:	4974      	ldr	r1, [pc, #464]	; (80049ec <GasMeasurement+0x244>)
 800481c:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800481e:	f7fc f8c1 	bl	80009a4 <__aeabi_fmul>
 8004822:	f7fd fd3f 	bl	80022a4 <__aeabi_f2d>
 8004826:	0002      	movs	r2, r0
 8004828:	000b      	movs	r3, r1
 800482a:	0020      	movs	r0, r4
 800482c:	0029      	movs	r1, r5
 800482e:	f7fc fc53 	bl	80010d8 <__aeabi_ddiv>
 8004832:	0004      	movs	r4, r0
 8004834:	000d      	movs	r5, r1
 8004836:	4b68      	ldr	r3, [pc, #416]	; (80049d8 <GasMeasurement+0x230>)
 8004838:	4699      	mov	r9, r3
 800483a:	611c      	str	r4, [r3, #16]
 800483c:	615d      	str	r5, [r3, #20]
		Use = 5.0f - VoltageInR2 - Ir2*(double)(R1*1000);
 800483e:	1c31      	adds	r1, r6, #0
 8004840:	486b      	ldr	r0, [pc, #428]	; (80049f0 <GasMeasurement+0x248>)
 8004842:	f7fc f9c9 	bl	8000bd8 <__aeabi_fsub>
 8004846:	f7fd fd2d 	bl	80022a4 <__aeabi_f2d>
 800484a:	0006      	movs	r6, r0
 800484c:	000f      	movs	r7, r1
 800484e:	4967      	ldr	r1, [pc, #412]	; (80049ec <GasMeasurement+0x244>)
 8004850:	4643      	mov	r3, r8
 8004852:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8004854:	f7fc f8a6 	bl	80009a4 <__aeabi_fmul>
 8004858:	f7fd fd24 	bl	80022a4 <__aeabi_f2d>
 800485c:	0002      	movs	r2, r0
 800485e:	000b      	movs	r3, r1
 8004860:	0020      	movs	r0, r4
 8004862:	0029      	movs	r1, r5
 8004864:	f7fc ff20 	bl	80016a8 <__aeabi_dmul>
 8004868:	0002      	movs	r2, r0
 800486a:	000b      	movs	r3, r1
 800486c:	0030      	movs	r0, r6
 800486e:	0039      	movs	r1, r7
 8004870:	f7fd f986 	bl	8001b80 <__aeabi_dsub>
 8004874:	0006      	movs	r6, r0
 8004876:	000f      	movs	r7, r1
 8004878:	464b      	mov	r3, r9
 800487a:	619e      	str	r6, [r3, #24]
 800487c:	61df      	str	r7, [r3, #28]
		Rse = Use/(double)(Ir2*1000.f);//   
 800487e:	2200      	movs	r2, #0
 8004880:	4b5c      	ldr	r3, [pc, #368]	; (80049f4 <GasMeasurement+0x24c>)
 8004882:	0020      	movs	r0, r4
 8004884:	0029      	movs	r1, r5
 8004886:	f7fc ff0f 	bl	80016a8 <__aeabi_dmul>
 800488a:	0002      	movs	r2, r0
 800488c:	000b      	movs	r3, r1
 800488e:	0030      	movs	r0, r6
 8004890:	0039      	movs	r1, r7
 8004892:	f7fc fc21 	bl	80010d8 <__aeabi_ddiv>
 8004896:	f7fd fd4d 	bl	8002334 <__aeabi_d2f>
 800489a:	1c05      	adds	r5, r0, #0
 800489c:	464b      	mov	r3, r9
 800489e:	6218      	str	r0, [r3, #32]
		if(R_average!=0)//,     (  )
 80048a0:	4643      	mov	r3, r8
 80048a2:	6b1e      	ldr	r6, [r3, #48]	; 0x30
 80048a4:	2100      	movs	r1, #0
 80048a6:	1c30      	adds	r0, r6, #0
 80048a8:	f7fb fcd0 	bl	800024c <__aeabi_fcmpeq>
 80048ac:	2800      	cmp	r0, #0
 80048ae:	d01d      	beq.n	80048ec <GasMeasurement+0x144>
			S=0;
 80048b0:	4b49      	ldr	r3, [pc, #292]	; (80049d8 <GasMeasurement+0x230>)
 80048b2:	2200      	movs	r2, #0
 80048b4:	625a      	str	r2, [r3, #36]	; 0x24
		usRegAnalog[2] = (uint16_t)(S);
 80048b6:	4c48      	ldr	r4, [pc, #288]	; (80049d8 <GasMeasurement+0x230>)
 80048b8:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80048ba:	f7fb fcf5 	bl	80002a8 <__aeabi_f2uiz>
 80048be:	4b48      	ldr	r3, [pc, #288]	; (80049e0 <GasMeasurement+0x238>)
 80048c0:	8198      	strh	r0, [r3, #12]
		ArrayOfResistanceMeasurementsPerSecond[SecondsCounter-1] = (uint8_t)Rse;//    ,   
 80048c2:	88a5      	ldrh	r5, [r4, #4]
 80048c4:	1e6e      	subs	r6, r5, #1
 80048c6:	6a20      	ldr	r0, [r4, #32]
 80048c8:	f7fb fcee 	bl	80002a8 <__aeabi_f2uiz>
 80048cc:	4b4a      	ldr	r3, [pc, #296]	; (80049f8 <GasMeasurement+0x250>)
 80048ce:	5598      	strb	r0, [r3, r6]
		if(SecondsCounter==60)//  
 80048d0:	2d3c      	cmp	r5, #60	; 0x3c
 80048d2:	d04b      	beq.n	800496c <GasMeasurement+0x1c4>
		if(MinuteCounter==60 || FlagHourExpired==1)//   
 80048d4:	4b40      	ldr	r3, [pc, #256]	; (80049d8 <GasMeasurement+0x230>)
 80048d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048d8:	2b3c      	cmp	r3, #60	; 0x3c
 80048da:	d079      	beq.n	80049d0 <GasMeasurement+0x228>
 80048dc:	4a3e      	ldr	r2, [pc, #248]	; (80049d8 <GasMeasurement+0x230>)
 80048de:	232a      	movs	r3, #42	; 0x2a
 80048e0:	5cd3      	ldrb	r3, [r2, r3]
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d170      	bne.n	80049c8 <GasMeasurement+0x220>
 80048e6:	2300      	movs	r3, #0
 80048e8:	2000      	movs	r0, #0
 80048ea:	e05d      	b.n	80049a8 <GasMeasurement+0x200>
			S=(-A*(B+C/(Rse))*logf(-(-D-F/R_average + (R_average - Rse)/(R_average * G))));
 80048ec:	4644      	mov	r4, r8
 80048ee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80048f0:	2280      	movs	r2, #128	; 0x80
 80048f2:	0612      	lsls	r2, r2, #24
 80048f4:	4694      	mov	ip, r2
 80048f6:	4463      	add	r3, ip
 80048f8:	001f      	movs	r7, r3
 80048fa:	1c29      	adds	r1, r5, #0
 80048fc:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80048fe:	f7fb fe87 	bl	8000610 <__aeabi_fdiv>
 8004902:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8004904:	f7fb fce8 	bl	80002d8 <__aeabi_fadd>
 8004908:	1c01      	adds	r1, r0, #0
 800490a:	1c38      	adds	r0, r7, #0
 800490c:	f7fc f84a 	bl	80009a4 <__aeabi_fmul>
 8004910:	1c07      	adds	r7, r0, #0
 8004912:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004914:	2280      	movs	r2, #128	; 0x80
 8004916:	0612      	lsls	r2, r2, #24
 8004918:	4694      	mov	ip, r2
 800491a:	4463      	add	r3, ip
 800491c:	4698      	mov	r8, r3
 800491e:	1c31      	adds	r1, r6, #0
 8004920:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8004922:	f7fb fe75 	bl	8000610 <__aeabi_fdiv>
 8004926:	1c01      	adds	r1, r0, #0
 8004928:	4640      	mov	r0, r8
 800492a:	f7fc f955 	bl	8000bd8 <__aeabi_fsub>
 800492e:	4680      	mov	r8, r0
 8004930:	1c29      	adds	r1, r5, #0
 8004932:	1c30      	adds	r0, r6, #0
 8004934:	f7fc f950 	bl	8000bd8 <__aeabi_fsub>
 8004938:	1c05      	adds	r5, r0, #0
 800493a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800493c:	1c30      	adds	r0, r6, #0
 800493e:	f7fc f831 	bl	80009a4 <__aeabi_fmul>
 8004942:	1c01      	adds	r1, r0, #0
 8004944:	1c28      	adds	r0, r5, #0
 8004946:	f7fb fe63 	bl	8000610 <__aeabi_fdiv>
 800494a:	1c01      	adds	r1, r0, #0
 800494c:	4640      	mov	r0, r8
 800494e:	f7fb fcc3 	bl	80002d8 <__aeabi_fadd>
 8004952:	2380      	movs	r3, #128	; 0x80
 8004954:	061b      	lsls	r3, r3, #24
 8004956:	469c      	mov	ip, r3
 8004958:	4460      	add	r0, ip
 800495a:	f002 feab 	bl	80076b4 <logf>
 800495e:	1c01      	adds	r1, r0, #0
 8004960:	1c38      	adds	r0, r7, #0
 8004962:	f7fc f81f 	bl	80009a4 <__aeabi_fmul>
 8004966:	4b1c      	ldr	r3, [pc, #112]	; (80049d8 <GasMeasurement+0x230>)
 8004968:	6258      	str	r0, [r3, #36]	; 0x24
 800496a:	e7a4      	b.n	80048b6 <GasMeasurement+0x10e>
			MinuteCounter++;
 800496c:	0023      	movs	r3, r4
 800496e:	8d24      	ldrh	r4, [r4, #40]	; 0x28
 8004970:	3401      	adds	r4, #1
 8004972:	b2a4      	uxth	r4, r4
 8004974:	851c      	strh	r4, [r3, #40]	; 0x28
			for(int i=0; i<60; i++)
 8004976:	2300      	movs	r3, #0
			uint16_t Sum=0;
 8004978:	2000      	movs	r0, #0
			for(int i=0; i<60; i++)
 800497a:	e004      	b.n	8004986 <GasMeasurement+0x1de>
				Sum+=ArrayOfResistanceMeasurementsPerSecond[i];
 800497c:	4a1e      	ldr	r2, [pc, #120]	; (80049f8 <GasMeasurement+0x250>)
 800497e:	5cd2      	ldrb	r2, [r2, r3]
 8004980:	1810      	adds	r0, r2, r0
 8004982:	b280      	uxth	r0, r0
			for(int i=0; i<60; i++)
 8004984:	3301      	adds	r3, #1
 8004986:	2b3b      	cmp	r3, #59	; 0x3b
 8004988:	ddf8      	ble.n	800497c <GasMeasurement+0x1d4>
			Srednee = Sum/60;
 800498a:	213c      	movs	r1, #60	; 0x3c
 800498c:	f7fb fbc6 	bl	800011c <__udivsi3>
			ArrayOfResistanceMeasurementsPerMinute[MinuteCounter-1] = (uint8_t)Srednee;//       
 8004990:	3c01      	subs	r4, #1
 8004992:	4b1a      	ldr	r3, [pc, #104]	; (80049fc <GasMeasurement+0x254>)
 8004994:	5518      	strb	r0, [r3, r4]
			SecondsCounter=0;
 8004996:	4b10      	ldr	r3, [pc, #64]	; (80049d8 <GasMeasurement+0x230>)
 8004998:	2200      	movs	r2, #0
 800499a:	809a      	strh	r2, [r3, #4]
 800499c:	e79a      	b.n	80048d4 <GasMeasurement+0x12c>
				Sum+=ArrayOfResistanceMeasurementsPerMinute[i];
 800499e:	4a17      	ldr	r2, [pc, #92]	; (80049fc <GasMeasurement+0x254>)
 80049a0:	5cd2      	ldrb	r2, [r2, r3]
 80049a2:	1810      	adds	r0, r2, r0
 80049a4:	b280      	uxth	r0, r0
			for(int i=0; i<60; i++)
 80049a6:	3301      	adds	r3, #1
 80049a8:	2b3b      	cmp	r3, #59	; 0x3b
 80049aa:	ddf8      	ble.n	800499e <GasMeasurement+0x1f6>
			Srednee = Sum/60;
 80049ac:	213c      	movs	r1, #60	; 0x3c
 80049ae:	f7fb fbb5 	bl	800011c <__udivsi3>
 80049b2:	b2c0      	uxtb	r0, r0
			R_average = (uint16_t)Srednee;//    ,       
 80049b4:	f7fc fb54 	bl	8001060 <__aeabi_ui2f>
 80049b8:	4b09      	ldr	r3, [pc, #36]	; (80049e0 <GasMeasurement+0x238>)
 80049ba:	6318      	str	r0, [r3, #48]	; 0x30
			FlagHourExpired=1;//        
 80049bc:	4b06      	ldr	r3, [pc, #24]	; (80049d8 <GasMeasurement+0x230>)
 80049be:	222a      	movs	r2, #42	; 0x2a
 80049c0:	2101      	movs	r1, #1
 80049c2:	5499      	strb	r1, [r3, r2]
			MinuteCounter=0;
 80049c4:	2200      	movs	r2, #0
 80049c6:	851a      	strh	r2, [r3, #40]	; 0x28
		TimerFlagTIM3=0;
 80049c8:	4b03      	ldr	r3, [pc, #12]	; (80049d8 <GasMeasurement+0x230>)
 80049ca:	2200      	movs	r2, #0
 80049cc:	709a      	strb	r2, [r3, #2]
}
 80049ce:	e6f3      	b.n	80047b8 <GasMeasurement+0x10>
 80049d0:	2300      	movs	r3, #0
 80049d2:	2000      	movs	r0, #0
 80049d4:	e7e8      	b.n	80049a8 <GasMeasurement+0x200>
 80049d6:	46c0      	nop			; (mov r8, r8)
 80049d8:	20000168 	.word	0x20000168
 80049dc:	40533333 	.word	0x40533333
 80049e0:	2000000c 	.word	0x2000000c
 80049e4:	08007f70 	.word	0x08007f70
 80049e8:	40013000 	.word	0x40013000
 80049ec:	447a0000 	.word	0x447a0000
 80049f0:	40a00000 	.word	0x40a00000
 80049f4:	408f4000 	.word	0x408f4000
 80049f8:	200003cc 	.word	0x200003cc
 80049fc:	20000214 	.word	0x20000214

08004a00 <ModeAlarm>:
{
 8004a00:	b510      	push	{r4, lr}
	usRegAnalog[1] = (uint16_t)18; //  
 8004a02:	4a2a      	ldr	r2, [pc, #168]	; (8004aac <ModeAlarm+0xac>)
 8004a04:	2312      	movs	r3, #18
 8004a06:	8153      	strh	r3, [r2, #10]
	ExceedanceCounter++;
 8004a08:	4929      	ldr	r1, [pc, #164]	; (8004ab0 <ModeAlarm+0xb0>)
 8004a0a:	880b      	ldrh	r3, [r1, #0]
 8004a0c:	3301      	adds	r3, #1
 8004a0e:	b29b      	uxth	r3, r3
 8004a10:	800b      	strh	r3, [r1, #0]
	DataErrorMemory[0] = ExceedanceCounter>>8;
 8004a12:	4928      	ldr	r1, [pc, #160]	; (8004ab4 <ModeAlarm+0xb4>)
 8004a14:	0a18      	lsrs	r0, r3, #8
 8004a16:	7008      	strb	r0, [r1, #0]
	DataErrorMemory[1] = ExceedanceCounter;
 8004a18:	704b      	strb	r3, [r1, #1]
	usRegAnalog[11] = ExceedanceCounter;
 8004a1a:	83d3      	strh	r3, [r2, #30]
	WriteToFleshMemory(0xF800, DataErrorMemory, 1);//    
 8004a1c:	20f8      	movs	r0, #248	; 0xf8
 8004a1e:	2201      	movs	r2, #1
 8004a20:	0200      	lsls	r0, r0, #8
 8004a22:	f7ff fbd3 	bl	80041cc <WriteToFleshMemory>
	if(ModeRele==1)
 8004a26:	4b24      	ldr	r3, [pc, #144]	; (8004ab8 <ModeAlarm+0xb8>)
 8004a28:	781b      	ldrb	r3, [r3, #0]
 8004a2a:	2b01      	cmp	r3, #1
 8004a2c:	d01e      	beq.n	8004a6c <ModeAlarm+0x6c>
	else if(ModeRele==0)
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d137      	bne.n	8004aa2 <ModeAlarm+0xa2>
		while(S>TargetConcentration)
 8004a32:	4a1e      	ldr	r2, [pc, #120]	; (8004aac <ModeAlarm+0xac>)
 8004a34:	2320      	movs	r3, #32
 8004a36:	5cd0      	ldrb	r0, [r2, r3]
 8004a38:	f7fc facc 	bl	8000fd4 <__aeabi_i2f>
 8004a3c:	4b1e      	ldr	r3, [pc, #120]	; (8004ab8 <ModeAlarm+0xb8>)
 8004a3e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004a40:	f7fb fc0a 	bl	8000258 <__aeabi_fcmplt>
 8004a44:	2800      	cmp	r0, #0
 8004a46:	d02d      	beq.n	8004aa4 <ModeAlarm+0xa4>
			eMBPoll(); //   modBus
 8004a48:	f001 f8f2 	bl	8005c30 <eMBPoll>
			GPIOB->BSRR |= GPIO_BSRR_BR_12;
 8004a4c:	4a1b      	ldr	r2, [pc, #108]	; (8004abc <ModeAlarm+0xbc>)
 8004a4e:	6991      	ldr	r1, [r2, #24]
 8004a50:	2380      	movs	r3, #128	; 0x80
 8004a52:	055b      	lsls	r3, r3, #21
 8004a54:	430b      	orrs	r3, r1
 8004a56:	6193      	str	r3, [r2, #24]
			GasMeasurement();// 
 8004a58:	f7ff fea6 	bl	80047a8 <GasMeasurement>
			indicator_sgd4(SPI1, 0x00, StringIndication, 0b100);
 8004a5c:	4a13      	ldr	r2, [pc, #76]	; (8004aac <ModeAlarm+0xac>)
 8004a5e:	2304      	movs	r3, #4
 8004a60:	3224      	adds	r2, #36	; 0x24
 8004a62:	2100      	movs	r1, #0
 8004a64:	4816      	ldr	r0, [pc, #88]	; (8004ac0 <ModeAlarm+0xc0>)
 8004a66:	f7ff fc63 	bl	8004330 <indicator_sgd4>
 8004a6a:	e7e2      	b.n	8004a32 <ModeAlarm+0x32>
			GPIOB->BSRR |= GPIO_BSRR_BS_12;
 8004a6c:	4a13      	ldr	r2, [pc, #76]	; (8004abc <ModeAlarm+0xbc>)
 8004a6e:	6991      	ldr	r1, [r2, #24]
 8004a70:	2380      	movs	r3, #128	; 0x80
 8004a72:	015b      	lsls	r3, r3, #5
 8004a74:	430b      	orrs	r3, r1
 8004a76:	6193      	str	r3, [r2, #24]
			eMBPoll(); //   modBus
 8004a78:	f001 f8da 	bl	8005c30 <eMBPoll>
			GasMeasurement();// 
 8004a7c:	f7ff fe94 	bl	80047a8 <GasMeasurement>
			indicator_sgd4(SPI1, 0x00, StringIndication, 0b100);
 8004a80:	4a0a      	ldr	r2, [pc, #40]	; (8004aac <ModeAlarm+0xac>)
 8004a82:	2304      	movs	r3, #4
 8004a84:	3224      	adds	r2, #36	; 0x24
 8004a86:	2100      	movs	r1, #0
 8004a88:	480d      	ldr	r0, [pc, #52]	; (8004ac0 <ModeAlarm+0xc0>)
 8004a8a:	f7ff fc51 	bl	8004330 <indicator_sgd4>
			if(ModeRele==0)
 8004a8e:	4b0a      	ldr	r3, [pc, #40]	; (8004ab8 <ModeAlarm+0xb8>)
 8004a90:	781b      	ldrb	r3, [r3, #0]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d1ea      	bne.n	8004a6c <ModeAlarm+0x6c>
				GPIOB->BSRR |= GPIO_BSRR_BR_12;// 
 8004a96:	4a09      	ldr	r2, [pc, #36]	; (8004abc <ModeAlarm+0xbc>)
 8004a98:	6991      	ldr	r1, [r2, #24]
 8004a9a:	2380      	movs	r3, #128	; 0x80
 8004a9c:	055b      	lsls	r3, r3, #21
 8004a9e:	430b      	orrs	r3, r1
 8004aa0:	6193      	str	r3, [r2, #24]
}
 8004aa2:	bd10      	pop	{r4, pc}
		usRegAnalog[1] = (uint16_t)13;//   
 8004aa4:	4b01      	ldr	r3, [pc, #4]	; (8004aac <ModeAlarm+0xac>)
 8004aa6:	220d      	movs	r2, #13
 8004aa8:	815a      	strh	r2, [r3, #10]
}
 8004aaa:	e7fa      	b.n	8004aa2 <ModeAlarm+0xa2>
 8004aac:	2000000c 	.word	0x2000000c
 8004ab0:	20000408 	.word	0x20000408
 8004ab4:	20000254 	.word	0x20000254
 8004ab8:	20000168 	.word	0x20000168
 8004abc:	48000400 	.word	0x48000400
 8004ac0:	40013000 	.word	0x40013000

08004ac4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) //  EXTI
{
	EXTI_PRreg = EXTI->PR;
 8004ac4:	4a2e      	ldr	r2, [pc, #184]	; (8004b80 <HAL_GPIO_EXTI_Callback+0xbc>)
 8004ac6:	6953      	ldr	r3, [r2, #20]
 8004ac8:	b29b      	uxth	r3, r3
 8004aca:	492e      	ldr	r1, [pc, #184]	; (8004b84 <HAL_GPIO_EXTI_Callback+0xc0>)
 8004acc:	800b      	strh	r3, [r1, #0]
	EXTI->PR |= 1;
 8004ace:	6951      	ldr	r1, [r2, #20]
 8004ad0:	2001      	movs	r0, #1
 8004ad2:	4301      	orrs	r1, r0
 8004ad4:	6151      	str	r1, [r2, #20]
	if((EXTI_PRreg & EXTI_PR_PR2)>0)
 8004ad6:	075a      	lsls	r2, r3, #29
 8004ad8:	d50e      	bpl.n	8004af8 <HAL_GPIO_EXTI_Callback+0x34>
	{
		EXTI_PRreg &= ~EXTI_PR_PR2;
 8004ada:	2204      	movs	r2, #4
 8004adc:	4393      	bics	r3, r2
 8004ade:	4a29      	ldr	r2, [pc, #164]	; (8004b84 <HAL_GPIO_EXTI_Callback+0xc0>)
 8004ae0:	8013      	strh	r3, [r2, #0]
		if(!ClickFlag_PB2)
 8004ae2:	4a29      	ldr	r2, [pc, #164]	; (8004b88 <HAL_GPIO_EXTI_Callback+0xc4>)
 8004ae4:	232b      	movs	r3, #43	; 0x2b
 8004ae6:	5cd3      	ldrb	r3, [r2, r3]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d127      	bne.n	8004b3c <HAL_GPIO_EXTI_Callback+0x78>
		{
			TimerCounterTIM14=0;
 8004aec:	0013      	movs	r3, r2
 8004aee:	2200      	movs	r2, #0
 8004af0:	859a      	strh	r2, [r3, #44]	; 0x2c
			ClickFlag_PB2=1;
 8004af2:	322b      	adds	r2, #43	; 0x2b
 8004af4:	2101      	movs	r1, #1
 8004af6:	5499      	strb	r1, [r3, r2]
			}
			ClickFlag_PB2=0;
		}
	}

	if((EXTI_PRreg & EXTI_PR_PR8)>0)
 8004af8:	4b22      	ldr	r3, [pc, #136]	; (8004b84 <HAL_GPIO_EXTI_Callback+0xc0>)
 8004afa:	881b      	ldrh	r3, [r3, #0]
 8004afc:	05da      	lsls	r2, r3, #23
 8004afe:	d50e      	bpl.n	8004b1e <HAL_GPIO_EXTI_Callback+0x5a>
	{
		EXTI_PRreg &= ~EXTI_PR_PR8;
 8004b00:	4a22      	ldr	r2, [pc, #136]	; (8004b8c <HAL_GPIO_EXTI_Callback+0xc8>)
 8004b02:	4013      	ands	r3, r2
 8004b04:	4a1f      	ldr	r2, [pc, #124]	; (8004b84 <HAL_GPIO_EXTI_Callback+0xc0>)
 8004b06:	8013      	strh	r3, [r2, #0]
		if(!ClickFlag_PB8)
 8004b08:	4a1f      	ldr	r2, [pc, #124]	; (8004b88 <HAL_GPIO_EXTI_Callback+0xc4>)
 8004b0a:	232f      	movs	r3, #47	; 0x2f
 8004b0c:	5cd3      	ldrb	r3, [r2, r3]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d122      	bne.n	8004b58 <HAL_GPIO_EXTI_Callback+0x94>
		{
			TimerCounterTIM14=0;
 8004b12:	0013      	movs	r3, r2
 8004b14:	2200      	movs	r2, #0
 8004b16:	859a      	strh	r2, [r3, #44]	; 0x2c
			ClickFlag_PB8=1;
 8004b18:	322f      	adds	r2, #47	; 0x2f
 8004b1a:	2101      	movs	r1, #1
 8004b1c:	5499      	strb	r1, [r3, r2]
			}
			ClickFlag_PB8=0;
		}
	}

	if(ClickFlag_PB2 || ClickFlag_PB8)
 8004b1e:	4a1a      	ldr	r2, [pc, #104]	; (8004b88 <HAL_GPIO_EXTI_Callback+0xc4>)
 8004b20:	232b      	movs	r3, #43	; 0x2b
 8004b22:	5cd3      	ldrb	r3, [r2, r3]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d103      	bne.n	8004b30 <HAL_GPIO_EXTI_Callback+0x6c>
 8004b28:	332f      	adds	r3, #47	; 0x2f
 8004b2a:	5cd3      	ldrb	r3, [r2, r3]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d021      	beq.n	8004b74 <HAL_GPIO_EXTI_Callback+0xb0>
	{
		TIM14->CR1 |= TIM_CR1_CEN;// 
 8004b30:	4a17      	ldr	r2, [pc, #92]	; (8004b90 <HAL_GPIO_EXTI_Callback+0xcc>)
 8004b32:	6813      	ldr	r3, [r2, #0]
 8004b34:	2101      	movs	r1, #1
 8004b36:	430b      	orrs	r3, r1
 8004b38:	6013      	str	r3, [r2, #0]
	}
	else
	{
		TIM14->CR1 &= ~TIM_CR1_CEN;// 
	}
}
 8004b3a:	4770      	bx	lr
			if(TimerCounterTIM14<3000)
 8004b3c:	4b12      	ldr	r3, [pc, #72]	; (8004b88 <HAL_GPIO_EXTI_Callback+0xc4>)
 8004b3e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004b40:	4b14      	ldr	r3, [pc, #80]	; (8004b94 <HAL_GPIO_EXTI_Callback+0xd0>)
 8004b42:	429a      	cmp	r2, r3
 8004b44:	d803      	bhi.n	8004b4e <HAL_GPIO_EXTI_Callback+0x8a>
				ShortPressKey_PB2=1;
 8004b46:	4a10      	ldr	r2, [pc, #64]	; (8004b88 <HAL_GPIO_EXTI_Callback+0xc4>)
 8004b48:	232e      	movs	r3, #46	; 0x2e
 8004b4a:	2101      	movs	r1, #1
 8004b4c:	54d1      	strb	r1, [r2, r3]
			ClickFlag_PB2=0;
 8004b4e:	4a0e      	ldr	r2, [pc, #56]	; (8004b88 <HAL_GPIO_EXTI_Callback+0xc4>)
 8004b50:	232b      	movs	r3, #43	; 0x2b
 8004b52:	2100      	movs	r1, #0
 8004b54:	54d1      	strb	r1, [r2, r3]
 8004b56:	e7cf      	b.n	8004af8 <HAL_GPIO_EXTI_Callback+0x34>
			if(TimerCounterTIM14<3000)
 8004b58:	4b0b      	ldr	r3, [pc, #44]	; (8004b88 <HAL_GPIO_EXTI_Callback+0xc4>)
 8004b5a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004b5c:	4b0d      	ldr	r3, [pc, #52]	; (8004b94 <HAL_GPIO_EXTI_Callback+0xd0>)
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	d803      	bhi.n	8004b6a <HAL_GPIO_EXTI_Callback+0xa6>
				ShortPressKey_PB8=1;
 8004b62:	4a09      	ldr	r2, [pc, #36]	; (8004b88 <HAL_GPIO_EXTI_Callback+0xc4>)
 8004b64:	2330      	movs	r3, #48	; 0x30
 8004b66:	2101      	movs	r1, #1
 8004b68:	54d1      	strb	r1, [r2, r3]
			ClickFlag_PB8=0;
 8004b6a:	4a07      	ldr	r2, [pc, #28]	; (8004b88 <HAL_GPIO_EXTI_Callback+0xc4>)
 8004b6c:	232f      	movs	r3, #47	; 0x2f
 8004b6e:	2100      	movs	r1, #0
 8004b70:	54d1      	strb	r1, [r2, r3]
 8004b72:	e7d4      	b.n	8004b1e <HAL_GPIO_EXTI_Callback+0x5a>
		TIM14->CR1 &= ~TIM_CR1_CEN;// 
 8004b74:	4a06      	ldr	r2, [pc, #24]	; (8004b90 <HAL_GPIO_EXTI_Callback+0xcc>)
 8004b76:	6813      	ldr	r3, [r2, #0]
 8004b78:	2101      	movs	r1, #1
 8004b7a:	438b      	bics	r3, r1
 8004b7c:	6013      	str	r3, [r2, #0]
}
 8004b7e:	e7dc      	b.n	8004b3a <HAL_GPIO_EXTI_Callback+0x76>
 8004b80:	40010400 	.word	0x40010400
 8004b84:	20000250 	.word	0x20000250
 8004b88:	20000168 	.word	0x20000168
 8004b8c:	fffffeff 	.word	0xfffffeff
 8004b90:	40002000 	.word	0x40002000
 8004b94:	00000bb7 	.word	0x00000bb7

08004b98 <CheckingKeyTimings>:
void CheckingKeyTimings()
{
	if(TimerCounterTIM14==3000 && ClickFlag_PB8==1 && ClickFlag_PB2==0)
 8004b98:	4b28      	ldr	r3, [pc, #160]	; (8004c3c <CheckingKeyTimings+0xa4>)
 8004b9a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004b9c:	4a28      	ldr	r2, [pc, #160]	; (8004c40 <CheckingKeyTimings+0xa8>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d018      	beq.n	8004bd4 <CheckingKeyTimings+0x3c>
	{
		// 
		LongPressKey_PB8=1;
		TimerCounterTIM14=0;
	}
	else if(TimerCounterTIM14==3000 && ClickFlag_PB2==1 && ClickFlag_PB8==0)
 8004ba2:	4a27      	ldr	r2, [pc, #156]	; (8004c40 <CheckingKeyTimings+0xa8>)
 8004ba4:	4293      	cmp	r3, r2
 8004ba6:	d025      	beq.n	8004bf4 <CheckingKeyTimings+0x5c>
	{
		// 
		LongPressKey_PB2=1;
		TimerCounterTIM14=0;
	}
	else if(TimerCounterTIM14>=3000 && TimerCounterTIM14<=9000 && ClickFlag_PB8==0 && ClickFlag_PB2==0)
 8004ba8:	4a26      	ldr	r2, [pc, #152]	; (8004c44 <CheckingKeyTimings+0xac>)
 8004baa:	189a      	adds	r2, r3, r2
 8004bac:	b292      	uxth	r2, r2
 8004bae:	4926      	ldr	r1, [pc, #152]	; (8004c48 <CheckingKeyTimings+0xb0>)
 8004bb0:	428a      	cmp	r2, r1
 8004bb2:	d82f      	bhi.n	8004c14 <CheckingKeyTimings+0x7c>
 8004bb4:	4921      	ldr	r1, [pc, #132]	; (8004c3c <CheckingKeyTimings+0xa4>)
 8004bb6:	222f      	movs	r2, #47	; 0x2f
 8004bb8:	5c8a      	ldrb	r2, [r1, r2]
 8004bba:	2a00      	cmp	r2, #0
 8004bbc:	d12a      	bne.n	8004c14 <CheckingKeyTimings+0x7c>
 8004bbe:	322b      	adds	r2, #43	; 0x2b
 8004bc0:	5c8a      	ldrb	r2, [r1, r2]
 8004bc2:	2a00      	cmp	r2, #0
 8004bc4:	d126      	bne.n	8004c14 <CheckingKeyTimings+0x7c>
	{
		LongDoublePressKey_PB2_PB8=1;
 8004bc6:	000b      	movs	r3, r1
 8004bc8:	3233      	adds	r2, #51	; 0x33
 8004bca:	2101      	movs	r1, #1
 8004bcc:	5499      	strb	r1, [r3, r2]
		TimerCounterTIM14=0;
 8004bce:	2200      	movs	r2, #0
 8004bd0:	859a      	strh	r2, [r3, #44]	; 0x2c
	else if(TimerCounterTIM14>=9000 && ClickFlag_PB8==0 && ClickFlag_PB2==0)
	{
		LongLongDoublePressKey_PB2_PB8=1;
		TimerCounterTIM14=0;
	}
}
 8004bd2:	4770      	bx	lr
	if(TimerCounterTIM14==3000 && ClickFlag_PB8==1 && ClickFlag_PB2==0)
 8004bd4:	4919      	ldr	r1, [pc, #100]	; (8004c3c <CheckingKeyTimings+0xa4>)
 8004bd6:	222f      	movs	r2, #47	; 0x2f
 8004bd8:	5c8a      	ldrb	r2, [r1, r2]
 8004bda:	2a01      	cmp	r2, #1
 8004bdc:	d1e1      	bne.n	8004ba2 <CheckingKeyTimings+0xa>
 8004bde:	322a      	adds	r2, #42	; 0x2a
 8004be0:	5c8a      	ldrb	r2, [r1, r2]
 8004be2:	2a00      	cmp	r2, #0
 8004be4:	d1dd      	bne.n	8004ba2 <CheckingKeyTimings+0xa>
		LongPressKey_PB8=1;
 8004be6:	000b      	movs	r3, r1
 8004be8:	3231      	adds	r2, #49	; 0x31
 8004bea:	2101      	movs	r1, #1
 8004bec:	5499      	strb	r1, [r3, r2]
		TimerCounterTIM14=0;
 8004bee:	2200      	movs	r2, #0
 8004bf0:	859a      	strh	r2, [r3, #44]	; 0x2c
 8004bf2:	e7ee      	b.n	8004bd2 <CheckingKeyTimings+0x3a>
	else if(TimerCounterTIM14==3000 && ClickFlag_PB2==1 && ClickFlag_PB8==0)
 8004bf4:	4911      	ldr	r1, [pc, #68]	; (8004c3c <CheckingKeyTimings+0xa4>)
 8004bf6:	222b      	movs	r2, #43	; 0x2b
 8004bf8:	5c8a      	ldrb	r2, [r1, r2]
 8004bfa:	2a01      	cmp	r2, #1
 8004bfc:	d1d4      	bne.n	8004ba8 <CheckingKeyTimings+0x10>
 8004bfe:	322e      	adds	r2, #46	; 0x2e
 8004c00:	5c8a      	ldrb	r2, [r1, r2]
 8004c02:	2a00      	cmp	r2, #0
 8004c04:	d1d0      	bne.n	8004ba8 <CheckingKeyTimings+0x10>
		LongPressKey_PB2=1;
 8004c06:	000b      	movs	r3, r1
 8004c08:	3232      	adds	r2, #50	; 0x32
 8004c0a:	2101      	movs	r1, #1
 8004c0c:	5499      	strb	r1, [r3, r2]
		TimerCounterTIM14=0;
 8004c0e:	2200      	movs	r2, #0
 8004c10:	859a      	strh	r2, [r3, #44]	; 0x2c
 8004c12:	e7de      	b.n	8004bd2 <CheckingKeyTimings+0x3a>
	else if(TimerCounterTIM14>=9000 && ClickFlag_PB8==0 && ClickFlag_PB2==0)
 8004c14:	4a0d      	ldr	r2, [pc, #52]	; (8004c4c <CheckingKeyTimings+0xb4>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d9db      	bls.n	8004bd2 <CheckingKeyTimings+0x3a>
 8004c1a:	4a08      	ldr	r2, [pc, #32]	; (8004c3c <CheckingKeyTimings+0xa4>)
 8004c1c:	232f      	movs	r3, #47	; 0x2f
 8004c1e:	5cd3      	ldrb	r3, [r2, r3]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d1d6      	bne.n	8004bd2 <CheckingKeyTimings+0x3a>
 8004c24:	332b      	adds	r3, #43	; 0x2b
 8004c26:	5cd3      	ldrb	r3, [r2, r3]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d1d2      	bne.n	8004bd2 <CheckingKeyTimings+0x3a>
		LongLongDoublePressKey_PB2_PB8=1;
 8004c2c:	0013      	movs	r3, r2
 8004c2e:	2234      	movs	r2, #52	; 0x34
 8004c30:	2101      	movs	r1, #1
 8004c32:	5499      	strb	r1, [r3, r2]
		TimerCounterTIM14=0;
 8004c34:	2200      	movs	r2, #0
 8004c36:	859a      	strh	r2, [r3, #44]	; 0x2c
}
 8004c38:	e7cb      	b.n	8004bd2 <CheckingKeyTimings+0x3a>
 8004c3a:	46c0      	nop			; (mov r8, r8)
 8004c3c:	20000168 	.word	0x20000168
 8004c40:	00000bb8 	.word	0x00000bb8
 8004c44:	fffff448 	.word	0xfffff448
 8004c48:	00001770 	.word	0x00001770
 8004c4c:	00002327 	.word	0x00002327

08004c50 <eMBRegInputCB>:

eMBErrorCode eMBRegInputCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs)
{
 8004c50:	b510      	push	{r4, lr}
  eMBErrorCode eStatus = MB_ENOERR;
  int iRegIndex;

  if ((usAddress >= REG_ADRESS_INPUT_START) &&
 8004c52:	2962      	cmp	r1, #98	; 0x62
 8004c54:	d913      	bls.n	8004c7e <eMBRegInputCB+0x2e>
      (usAddress + usNRegs <= REG_ADRESS_INPUT_START + REG_INPUT_NUMBER_REGS))
 8004c56:	1853      	adds	r3, r2, r1
  if ((usAddress >= REG_ADRESS_INPUT_START) &&
 8004c58:	2b6f      	cmp	r3, #111	; 0x6f
 8004c5a:	dc10      	bgt.n	8004c7e <eMBRegInputCB+0x2e>
  {
    iRegIndex = (int)(usAddress - usRegAdressInputStart);
 8004c5c:	3963      	subs	r1, #99	; 0x63

    while(usNRegs > 0)
 8004c5e:	2a00      	cmp	r2, #0
 8004c60:	d00b      	beq.n	8004c7a <eMBRegInputCB+0x2a>
    {
        *pucRegBuffer++ = (unsigned char)(usRegAnalog[iRegIndex] >> 8);
 8004c62:	004c      	lsls	r4, r1, #1
 8004c64:	4b11      	ldr	r3, [pc, #68]	; (8004cac <eMBRegInputCB+0x5c>)
 8004c66:	191b      	adds	r3, r3, r4
 8004c68:	891b      	ldrh	r3, [r3, #8]
 8004c6a:	0a1c      	lsrs	r4, r3, #8
 8004c6c:	7004      	strb	r4, [r0, #0]
        *pucRegBuffer++ = (unsigned char)(usRegAnalog[iRegIndex] & 0xFF);
 8004c6e:	7043      	strb	r3, [r0, #1]

        iRegIndex++;
 8004c70:	3101      	adds	r1, #1
        usNRegs--;
 8004c72:	3a01      	subs	r2, #1
 8004c74:	b292      	uxth	r2, r2
        *pucRegBuffer++ = (unsigned char)(usRegAnalog[iRegIndex] & 0xFF);
 8004c76:	3002      	adds	r0, #2
 8004c78:	e7f1      	b.n	8004c5e <eMBRegInputCB+0xe>
  eMBErrorCode eStatus = MB_ENOERR;
 8004c7a:	2000      	movs	r0, #0
 8004c7c:	e006      	b.n	8004c8c <eMBRegInputCB+0x3c>
    }
  }
	else if(usAddress==3334)
 8004c7e:	4b0c      	ldr	r3, [pc, #48]	; (8004cb0 <eMBRegInputCB+0x60>)
 8004c80:	4299      	cmp	r1, r3
 8004c82:	d004      	beq.n	8004c8e <eMBRegInputCB+0x3e>
	{
		*pucRegBuffer++ = (unsigned char)(ModeRele >> 8);
		*pucRegBuffer++ = (unsigned char)(ModeRele & 0xFF);
	}
	else if(usAddress==7778)
 8004c84:	4b0b      	ldr	r3, [pc, #44]	; (8004cb4 <eMBRegInputCB+0x64>)
 8004c86:	4299      	cmp	r1, r3
 8004c88:	d008      	beq.n	8004c9c <eMBRegInputCB+0x4c>
		*pucRegBuffer++ = (unsigned char)(GlobalAdres >> 8);
		*pucRegBuffer++ = (unsigned char)(GlobalAdres & 0xFF);
	}
  else
  {
    eStatus = MB_ENOREG;
 8004c8a:	2001      	movs	r0, #1
  }

  return eStatus;
}
 8004c8c:	bd10      	pop	{r4, pc}
		*pucRegBuffer++ = (unsigned char)(ModeRele >> 8);
 8004c8e:	2300      	movs	r3, #0
 8004c90:	7003      	strb	r3, [r0, #0]
		*pucRegBuffer++ = (unsigned char)(ModeRele & 0xFF);
 8004c92:	4b09      	ldr	r3, [pc, #36]	; (8004cb8 <eMBRegInputCB+0x68>)
 8004c94:	781b      	ldrb	r3, [r3, #0]
 8004c96:	7043      	strb	r3, [r0, #1]
  eMBErrorCode eStatus = MB_ENOERR;
 8004c98:	2000      	movs	r0, #0
 8004c9a:	e7f7      	b.n	8004c8c <eMBRegInputCB+0x3c>
		*pucRegBuffer++ = (unsigned char)(GlobalAdres >> 8);
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	7003      	strb	r3, [r0, #0]
		*pucRegBuffer++ = (unsigned char)(GlobalAdres & 0xFF);
 8004ca0:	4b02      	ldr	r3, [pc, #8]	; (8004cac <eMBRegInputCB+0x5c>)
 8004ca2:	791b      	ldrb	r3, [r3, #4]
 8004ca4:	7043      	strb	r3, [r0, #1]
  eMBErrorCode eStatus = MB_ENOERR;
 8004ca6:	2000      	movs	r0, #0
 8004ca8:	e7f0      	b.n	8004c8c <eMBRegInputCB+0x3c>
 8004caa:	46c0      	nop			; (mov r8, r8)
 8004cac:	2000000c 	.word	0x2000000c
 8004cb0:	00000d06 	.word	0x00000d06
 8004cb4:	00001e62 	.word	0x00001e62
 8004cb8:	20000168 	.word	0x20000168

08004cbc <eMBRegHoldingCB>:


/*----------------------------------------------------------------------------*/
eMBErrorCode eMBRegHoldingCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs,
                             eMBRegisterMode eMode)
{
 8004cbc:	b530      	push	{r4, r5, lr}
	eMBErrorCode eStatus = MB_ENOERR;
	int iRegIndex=0;
	if ((usAddress >= REG_ADRESS_INPUT_START) &&
 8004cbe:	2962      	cmp	r1, #98	; 0x62
 8004cc0:	d930      	bls.n	8004d24 <eMBRegHoldingCB+0x68>
	      (usAddress + usNRegs <= REG_ADRESS_INPUT_START + REG_INPUT_NUMBER_REGS))
 8004cc2:	188c      	adds	r4, r1, r2
	if ((usAddress >= REG_ADRESS_INPUT_START) &&
 8004cc4:	2c6f      	cmp	r4, #111	; 0x6f
 8004cc6:	dc2d      	bgt.n	8004d24 <eMBRegHoldingCB+0x68>
	  {
		if(eMode==MB_REG_READ)
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d003      	beq.n	8004cd4 <eMBRegHoldingCB+0x18>

				iRegIndex++;
				usNRegs--;
			}
		}
		else if(eMode==MB_REG_WRITE)
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d012      	beq.n	8004cf6 <eMBRegHoldingCB+0x3a>
	eMBErrorCode eStatus = MB_ENOERR;
 8004cd0:	2000      	movs	r0, #0
 8004cd2:	e02e      	b.n	8004d32 <eMBRegHoldingCB+0x76>
	int iRegIndex=0;
 8004cd4:	2400      	movs	r4, #0
			while(usNRegs > 0)
 8004cd6:	2a00      	cmp	r2, #0
 8004cd8:	d00b      	beq.n	8004cf2 <eMBRegHoldingCB+0x36>
				*pucRegBuffer++ = (unsigned char)(usRegAnalog[iRegIndex] >> 8);
 8004cda:	0065      	lsls	r5, r4, #1
 8004cdc:	4934      	ldr	r1, [pc, #208]	; (8004db0 <eMBRegHoldingCB+0xf4>)
 8004cde:	1949      	adds	r1, r1, r5
 8004ce0:	8909      	ldrh	r1, [r1, #8]
 8004ce2:	0a0d      	lsrs	r5, r1, #8
 8004ce4:	7005      	strb	r5, [r0, #0]
				*pucRegBuffer++ = (unsigned char)(usRegAnalog[iRegIndex] & 0xFF);
 8004ce6:	7041      	strb	r1, [r0, #1]
				iRegIndex++;
 8004ce8:	3401      	adds	r4, #1
				usNRegs--;
 8004cea:	3a01      	subs	r2, #1
 8004cec:	b292      	uxth	r2, r2
				*pucRegBuffer++ = (unsigned char)(usRegAnalog[iRegIndex] & 0xFF);
 8004cee:	3002      	adds	r0, #2
 8004cf0:	e7f1      	b.n	8004cd6 <eMBRegHoldingCB+0x1a>
	eMBErrorCode eStatus = MB_ENOERR;
 8004cf2:	0018      	movs	r0, r3
 8004cf4:	e01d      	b.n	8004d32 <eMBRegHoldingCB+0x76>
		{
			if(usAddress==105)
 8004cf6:	2969      	cmp	r1, #105	; 0x69
 8004cf8:	d001      	beq.n	8004cfe <eMBRegHoldingCB+0x42>
					eStatus = MB_EIO;
				}
			}
			else
			{
				eStatus = MB_EIO;
 8004cfa:	2005      	movs	r0, #5
 8004cfc:	e019      	b.n	8004d32 <eMBRegHoldingCB+0x76>
				uint16_t buf = pucRegBuffer[1] + 256*pucRegBuffer[0];
 8004cfe:	7843      	ldrb	r3, [r0, #1]
 8004d00:	7802      	ldrb	r2, [r0, #0]
 8004d02:	0212      	lsls	r2, r2, #8
 8004d04:	189b      	adds	r3, r3, r2
 8004d06:	b29b      	uxth	r3, r3
				if(buf>0 && buf<4)
 8004d08:	1e5a      	subs	r2, r3, #1
 8004d0a:	b292      	uxth	r2, r2
 8004d0c:	2a02      	cmp	r2, #2
 8004d0e:	d849      	bhi.n	8004da4 <eMBRegHoldingCB+0xe8>
					Sensitivity = buf;
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	4a27      	ldr	r2, [pc, #156]	; (8004db0 <eMBRegHoldingCB+0xf4>)
 8004d14:	7153      	strb	r3, [r2, #5]
					usRegAnalog[6] = Sensitivity;
 8004d16:	8293      	strh	r3, [r2, #20]
					FlagChangeSetting=1;
 8004d18:	4a26      	ldr	r2, [pc, #152]	; (8004db4 <eMBRegHoldingCB+0xf8>)
 8004d1a:	2335      	movs	r3, #53	; 0x35
 8004d1c:	3968      	subs	r1, #104	; 0x68
 8004d1e:	54d1      	strb	r1, [r2, r3]
	eMBErrorCode eStatus = MB_ENOERR;
 8004d20:	2000      	movs	r0, #0
 8004d22:	e006      	b.n	8004d32 <eMBRegHoldingCB+0x76>
			}

		}

	  }
	else if(usAddress==3334)
 8004d24:	4a24      	ldr	r2, [pc, #144]	; (8004db8 <eMBRegHoldingCB+0xfc>)
 8004d26:	4291      	cmp	r1, r2
 8004d28:	d004      	beq.n	8004d34 <eMBRegHoldingCB+0x78>
			{
				eStatus = MB_EIO;
			}
		}
	}
	else if(usAddress==7778)
 8004d2a:	4a24      	ldr	r2, [pc, #144]	; (8004dbc <eMBRegHoldingCB+0x100>)
 8004d2c:	4291      	cmp	r1, r2
 8004d2e:	d01b      	beq.n	8004d68 <eMBRegHoldingCB+0xac>

		}
	}
	else
	{
		eStatus = MB_ENOREG;
 8004d30:	2001      	movs	r0, #1
	}

  return eStatus;
}
 8004d32:	bd30      	pop	{r4, r5, pc}
		if(eMode==MB_REG_READ)
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d105      	bne.n	8004d44 <eMBRegHoldingCB+0x88>
			*pucRegBuffer++ = (unsigned char)(ModeRele >> 8);
 8004d38:	2200      	movs	r2, #0
 8004d3a:	7002      	strb	r2, [r0, #0]
			*pucRegBuffer++ = (unsigned char)(ModeRele & 0xFF);
 8004d3c:	4a1d      	ldr	r2, [pc, #116]	; (8004db4 <eMBRegHoldingCB+0xf8>)
 8004d3e:	7812      	ldrb	r2, [r2, #0]
 8004d40:	7042      	strb	r2, [r0, #1]
 8004d42:	3002      	adds	r0, #2
		if(eMode==MB_REG_WRITE)
 8004d44:	2b01      	cmp	r3, #1
 8004d46:	d001      	beq.n	8004d4c <eMBRegHoldingCB+0x90>
	eMBErrorCode eStatus = MB_ENOERR;
 8004d48:	2000      	movs	r0, #0
 8004d4a:	e7f2      	b.n	8004d32 <eMBRegHoldingCB+0x76>
			uint16_t buf=pucRegBuffer[1] + 256*pucRegBuffer[0];
 8004d4c:	7843      	ldrb	r3, [r0, #1]
 8004d4e:	7802      	ldrb	r2, [r0, #0]
 8004d50:	0212      	lsls	r2, r2, #8
 8004d52:	189b      	adds	r3, r3, r2
 8004d54:	b29b      	uxth	r3, r3
			if(buf==0 || buf==1)
 8004d56:	2b01      	cmp	r3, #1
 8004d58:	d826      	bhi.n	8004da8 <eMBRegHoldingCB+0xec>
				ModeRele = (uint8_t) buf;
 8004d5a:	4a16      	ldr	r2, [pc, #88]	; (8004db4 <eMBRegHoldingCB+0xf8>)
 8004d5c:	7013      	strb	r3, [r2, #0]
				FlagChangeSetting=1;
 8004d5e:	2335      	movs	r3, #53	; 0x35
 8004d60:	2101      	movs	r1, #1
 8004d62:	54d1      	strb	r1, [r2, r3]
	eMBErrorCode eStatus = MB_ENOERR;
 8004d64:	2000      	movs	r0, #0
 8004d66:	e7e4      	b.n	8004d32 <eMBRegHoldingCB+0x76>
		if(eMode==MB_REG_READ)
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d106      	bne.n	8004d7a <eMBRegHoldingCB+0xbe>
			*pucRegBuffer++ = (unsigned char)(GlobalAdres >> 8);
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	7002      	strb	r2, [r0, #0]
			*pucRegBuffer++ = (unsigned char)(GlobalAdres & 0xFF);
 8004d70:	4a0f      	ldr	r2, [pc, #60]	; (8004db0 <eMBRegHoldingCB+0xf4>)
 8004d72:	7912      	ldrb	r2, [r2, #4]
 8004d74:	7042      	strb	r2, [r0, #1]
	eMBErrorCode eStatus = MB_ENOERR;
 8004d76:	0018      	movs	r0, r3
 8004d78:	e7db      	b.n	8004d32 <eMBRegHoldingCB+0x76>
		else if(eMode==MB_REG_WRITE)
 8004d7a:	2b01      	cmp	r3, #1
 8004d7c:	d001      	beq.n	8004d82 <eMBRegHoldingCB+0xc6>
	eMBErrorCode eStatus = MB_ENOERR;
 8004d7e:	2000      	movs	r0, #0
 8004d80:	e7d7      	b.n	8004d32 <eMBRegHoldingCB+0x76>
			uint16_t buf = pucRegBuffer[1] + 256*pucRegBuffer[0];
 8004d82:	7843      	ldrb	r3, [r0, #1]
 8004d84:	7802      	ldrb	r2, [r0, #0]
 8004d86:	0212      	lsls	r2, r2, #8
 8004d88:	189b      	adds	r3, r3, r2
 8004d8a:	b29b      	uxth	r3, r3
			if(buf>0 && buf<100)
 8004d8c:	1e5a      	subs	r2, r3, #1
 8004d8e:	b292      	uxth	r2, r2
 8004d90:	2a62      	cmp	r2, #98	; 0x62
 8004d92:	d80b      	bhi.n	8004dac <eMBRegHoldingCB+0xf0>
				GlobalAdres = (uint8_t)buf;
 8004d94:	4a06      	ldr	r2, [pc, #24]	; (8004db0 <eMBRegHoldingCB+0xf4>)
 8004d96:	7113      	strb	r3, [r2, #4]
				FlagChangeSetting=1;
 8004d98:	4a06      	ldr	r2, [pc, #24]	; (8004db4 <eMBRegHoldingCB+0xf8>)
 8004d9a:	2335      	movs	r3, #53	; 0x35
 8004d9c:	2101      	movs	r1, #1
 8004d9e:	54d1      	strb	r1, [r2, r3]
	eMBErrorCode eStatus = MB_ENOERR;
 8004da0:	2000      	movs	r0, #0
 8004da2:	e7c6      	b.n	8004d32 <eMBRegHoldingCB+0x76>
					eStatus = MB_EIO;
 8004da4:	2005      	movs	r0, #5
 8004da6:	e7c4      	b.n	8004d32 <eMBRegHoldingCB+0x76>
				eStatus = MB_EIO;
 8004da8:	2005      	movs	r0, #5
 8004daa:	e7c2      	b.n	8004d32 <eMBRegHoldingCB+0x76>
				eStatus = MB_EIO;
 8004dac:	2005      	movs	r0, #5
 8004dae:	e7c0      	b.n	8004d32 <eMBRegHoldingCB+0x76>
 8004db0:	2000000c 	.word	0x2000000c
 8004db4:	20000168 	.word	0x20000168
 8004db8:	00000d06 	.word	0x00000d06
 8004dbc:	00001e62 	.word	0x00001e62

08004dc0 <eMBRegCoilsCB>:
		eStatus = MB_ENOREG;
	}*/
	eStatus = MB_ENOREG;

  return eStatus;
}
 8004dc0:	2001      	movs	r0, #1
 8004dc2:	4770      	bx	lr

08004dc4 <eMBRegDiscreteCB>:
	{
		eStatus = MB_ENOREG;
	}*/
	eStatus = MB_ENOREG;
  return eStatus;
}
 8004dc4:	2001      	movs	r0, #1
 8004dc6:	4770      	bx	lr

08004dc8 <IndicationSensitivity>:


void IndicationSensitivity(uint8_t Sensitivity, uint8_t led)
{
 8004dc8:	b510      	push	{r4, lr}
 8004dca:	000b      	movs	r3, r1
	switch (Sensitivity)
 8004dcc:	2802      	cmp	r0, #2
 8004dce:	d00a      	beq.n	8004de6 <IndicationSensitivity+0x1e>
 8004dd0:	2803      	cmp	r0, #3
 8004dd2:	d00e      	beq.n	8004df2 <IndicationSensitivity+0x2a>
 8004dd4:	2801      	cmp	r0, #1
 8004dd6:	d000      	beq.n	8004dda <IndicationSensitivity+0x12>
	case	3:
	{
		indicator_sgd4(SPI1, 0x00, " BH", led);
	}break;
	}
}
 8004dd8:	bd10      	pop	{r4, pc}
		indicator_sgd4(SPI1, 0x00, " NH", led);
 8004dda:	4a09      	ldr	r2, [pc, #36]	; (8004e00 <IndicationSensitivity+0x38>)
 8004ddc:	2100      	movs	r1, #0
 8004dde:	4809      	ldr	r0, [pc, #36]	; (8004e04 <IndicationSensitivity+0x3c>)
 8004de0:	f7ff faa6 	bl	8004330 <indicator_sgd4>
	}break;
 8004de4:	e7f8      	b.n	8004dd8 <IndicationSensitivity+0x10>
		indicator_sgd4(SPI1, 0x00, " CH", led);
 8004de6:	4a08      	ldr	r2, [pc, #32]	; (8004e08 <IndicationSensitivity+0x40>)
 8004de8:	2100      	movs	r1, #0
 8004dea:	4806      	ldr	r0, [pc, #24]	; (8004e04 <IndicationSensitivity+0x3c>)
 8004dec:	f7ff faa0 	bl	8004330 <indicator_sgd4>
	}break;
 8004df0:	e7f2      	b.n	8004dd8 <IndicationSensitivity+0x10>
		indicator_sgd4(SPI1, 0x00, " BH", led);
 8004df2:	4a06      	ldr	r2, [pc, #24]	; (8004e0c <IndicationSensitivity+0x44>)
 8004df4:	2100      	movs	r1, #0
 8004df6:	4803      	ldr	r0, [pc, #12]	; (8004e04 <IndicationSensitivity+0x3c>)
 8004df8:	f7ff fa9a 	bl	8004330 <indicator_sgd4>
}
 8004dfc:	e7ec      	b.n	8004dd8 <IndicationSensitivity+0x10>
 8004dfe:	46c0      	nop			; (mov r8, r8)
 8004e00:	08007f74 	.word	0x08007f74
 8004e04:	40013000 	.word	0x40013000
 8004e08:	08007f78 	.word	0x08007f78
 8004e0c:	08007f7c 	.word	0x08007f7c

08004e10 <KeyPress>:
{
 8004e10:	b530      	push	{r4, r5, lr}
 8004e12:	b083      	sub	sp, #12
	if(TimerCounterTIM14>0)
 8004e14:	4bca      	ldr	r3, [pc, #808]	; (8005140 <KeyPress+0x330>)
 8004e16:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d12e      	bne.n	8004e7a <KeyPress+0x6a>
		if(GlobalAdres != GlobalAdresFlesh)//   while     ,   
 8004e1c:	4bc9      	ldr	r3, [pc, #804]	; (8005144 <KeyPress+0x334>)
 8004e1e:	791a      	ldrb	r2, [r3, #4]
 8004e20:	214c      	movs	r1, #76	; 0x4c
 8004e22:	5c5b      	ldrb	r3, [r3, r1]
 8004e24:	429a      	cmp	r2, r3
 8004e26:	d12b      	bne.n	8004e80 <KeyPress+0x70>
		sprintf(StringIndication, "%d", GlobalAdres);
 8004e28:	4cc6      	ldr	r4, [pc, #792]	; (8005144 <KeyPress+0x334>)
 8004e2a:	7922      	ldrb	r2, [r4, #4]
 8004e2c:	0025      	movs	r5, r4
 8004e2e:	3524      	adds	r5, #36	; 0x24
 8004e30:	49c5      	ldr	r1, [pc, #788]	; (8005148 <KeyPress+0x338>)
 8004e32:	0028      	movs	r0, r5
 8004e34:	f001 fd8a 	bl	800694c <siprintf>
		indicator_sgd4(SPI1, 0x00, StringIndication, 0b010);
 8004e38:	2302      	movs	r3, #2
 8004e3a:	002a      	movs	r2, r5
 8004e3c:	2100      	movs	r1, #0
 8004e3e:	48c3      	ldr	r0, [pc, #780]	; (800514c <KeyPress+0x33c>)
 8004e40:	f7ff fa76 	bl	8004330 <indicator_sgd4>
		usRegAnalog[1] = (uint16_t)13; // 
 8004e44:	230d      	movs	r3, #13
 8004e46:	8163      	strh	r3, [r4, #10]
	if((LongPressKey_PB8))//      
 8004e48:	4abd      	ldr	r2, [pc, #756]	; (8005140 <KeyPress+0x330>)
 8004e4a:	2331      	movs	r3, #49	; 0x31
 8004e4c:	5cd3      	ldrb	r3, [r2, r3]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d127      	bne.n	8004ea2 <KeyPress+0x92>
	if((LongPressKey_PB2))//      
 8004e52:	4abb      	ldr	r2, [pc, #748]	; (8005140 <KeyPress+0x330>)
 8004e54:	2332      	movs	r3, #50	; 0x32
 8004e56:	5cd3      	ldrb	r3, [r2, r3]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d000      	beq.n	8004e5e <KeyPress+0x4e>
 8004e5c:	e08c      	b.n	8004f78 <KeyPress+0x168>
	if(LongDoublePressKey_PB2_PB8) //        
 8004e5e:	4ab8      	ldr	r2, [pc, #736]	; (8005140 <KeyPress+0x330>)
 8004e60:	2333      	movs	r3, #51	; 0x33
 8004e62:	5cd3      	ldrb	r3, [r2, r3]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d000      	beq.n	8004e6a <KeyPress+0x5a>
 8004e68:	e0e9      	b.n	800503e <KeyPress+0x22e>
	if(LongLongDoublePressKey_PB2_PB8)
 8004e6a:	4ab5      	ldr	r2, [pc, #724]	; (8005140 <KeyPress+0x330>)
 8004e6c:	2334      	movs	r3, #52	; 0x34
 8004e6e:	5cd3      	ldrb	r3, [r2, r3]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d000      	beq.n	8004e76 <KeyPress+0x66>
 8004e74:	e149      	b.n	800510a <KeyPress+0x2fa>
}
 8004e76:	b003      	add	sp, #12
 8004e78:	bd30      	pop	{r4, r5, pc}
		CheckingKeyTimings();
 8004e7a:	f7ff fe8d 	bl	8004b98 <CheckingKeyTimings>
 8004e7e:	e7e3      	b.n	8004e48 <KeyPress+0x38>
			eMBDisable();
 8004e80:	f000 febe 	bl	8005c00 <eMBDisable>
			eMBInit(MB_RTU, (UCHAR)GlobalAdres, 0, BaudRateModBusRTU, MB_PAR_NONE); //  modBus
 8004e84:	2396      	movs	r3, #150	; 0x96
 8004e86:	4caf      	ldr	r4, [pc, #700]	; (8005144 <KeyPress+0x334>)
 8004e88:	7921      	ldrb	r1, [r4, #4]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	9200      	str	r2, [sp, #0]
 8004e8e:	019b      	lsls	r3, r3, #6
 8004e90:	2000      	movs	r0, #0
 8004e92:	f000 fe53 	bl	8005b3c <eMBInit>
			eMBEnable();
 8004e96:	f000 fe9f 	bl	8005bd8 <eMBEnable>
			GlobalAdresFlesh = GlobalAdres;
 8004e9a:	7922      	ldrb	r2, [r4, #4]
 8004e9c:	234c      	movs	r3, #76	; 0x4c
 8004e9e:	54e2      	strb	r2, [r4, r3]
 8004ea0:	e7c2      	b.n	8004e28 <KeyPress+0x18>
	  TimerCounterTIM15=0;
 8004ea2:	2336      	movs	r3, #54	; 0x36
 8004ea4:	2100      	movs	r1, #0
 8004ea6:	54d1      	strb	r1, [r2, r3]
	  indicator_sgd4(SPI1, 0x00, "PRG", 0b010);//   
 8004ea8:	3b34      	subs	r3, #52	; 0x34
 8004eaa:	4aa9      	ldr	r2, [pc, #676]	; (8005150 <KeyPress+0x340>)
 8004eac:	48a7      	ldr	r0, [pc, #668]	; (800514c <KeyPress+0x33c>)
 8004eae:	f7ff fa3f 	bl	8004330 <indicator_sgd4>
	  HAL_Delay(1000);
 8004eb2:	20fa      	movs	r0, #250	; 0xfa
 8004eb4:	0080      	lsls	r0, r0, #2
 8004eb6:	f7fd fb07 	bl	80024c8 <HAL_Delay>
	  TIM15->CR1 |= TIM_CR1_CEN;
 8004eba:	4aa6      	ldr	r2, [pc, #664]	; (8005154 <KeyPress+0x344>)
 8004ebc:	6813      	ldr	r3, [r2, #0]
 8004ebe:	2101      	movs	r1, #1
 8004ec0:	430b      	orrs	r3, r1
 8004ec2:	6013      	str	r3, [r2, #0]
	  while(TimerCounterTIM15<=6) //   3 ,   
 8004ec4:	e015      	b.n	8004ef2 <KeyPress+0xe2>
			indicator_sgd4(SPI1, 0x00, StringIndication, 0b000);
 8004ec6:	4a9f      	ldr	r2, [pc, #636]	; (8005144 <KeyPress+0x334>)
 8004ec8:	2300      	movs	r3, #0
 8004eca:	3224      	adds	r2, #36	; 0x24
 8004ecc:	2100      	movs	r1, #0
 8004ece:	489f      	ldr	r0, [pc, #636]	; (800514c <KeyPress+0x33c>)
 8004ed0:	f7ff fa2e 	bl	8004330 <indicator_sgd4>
 8004ed4:	e024      	b.n	8004f20 <KeyPress+0x110>
				GlobalAdres = 99;
 8004ed6:	4b9b      	ldr	r3, [pc, #620]	; (8005144 <KeyPress+0x334>)
 8004ed8:	2263      	movs	r2, #99	; 0x63
 8004eda:	711a      	strb	r2, [r3, #4]
			ShortPressKey_PB8=0;
 8004edc:	4b98      	ldr	r3, [pc, #608]	; (8005140 <KeyPress+0x330>)
 8004ede:	2200      	movs	r2, #0
 8004ee0:	2130      	movs	r1, #48	; 0x30
 8004ee2:	545a      	strb	r2, [r3, r1]
			TimerCounterTIM15=0;
 8004ee4:	3106      	adds	r1, #6
 8004ee6:	545a      	strb	r2, [r3, r1]
		if(ShortPressKey_PB2)// 
 8004ee8:	4a95      	ldr	r2, [pc, #596]	; (8005140 <KeyPress+0x330>)
 8004eea:	232e      	movs	r3, #46	; 0x2e
 8004eec:	5cd3      	ldrb	r3, [r2, r3]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d123      	bne.n	8004f3a <KeyPress+0x12a>
	  while(TimerCounterTIM15<=6) //   3 ,   
 8004ef2:	4a93      	ldr	r2, [pc, #588]	; (8005140 <KeyPress+0x330>)
 8004ef4:	2336      	movs	r3, #54	; 0x36
 8004ef6:	5cd3      	ldrb	r3, [r2, r3]
 8004ef8:	2b06      	cmp	r3, #6
 8004efa:	d830      	bhi.n	8004f5e <KeyPress+0x14e>
		sprintf(StringIndication, "%d", GlobalAdres);
 8004efc:	4891      	ldr	r0, [pc, #580]	; (8005144 <KeyPress+0x334>)
 8004efe:	7902      	ldrb	r2, [r0, #4]
 8004f00:	3024      	adds	r0, #36	; 0x24
 8004f02:	4991      	ldr	r1, [pc, #580]	; (8005148 <KeyPress+0x338>)
 8004f04:	f001 fd22 	bl	800694c <siprintf>
		if(FlagMogan == 0)
 8004f08:	4a8d      	ldr	r2, [pc, #564]	; (8005140 <KeyPress+0x330>)
 8004f0a:	2337      	movs	r3, #55	; 0x37
 8004f0c:	5cd3      	ldrb	r3, [r2, r3]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d1d9      	bne.n	8004ec6 <KeyPress+0xb6>
			indicator_sgd4(SPI1, 0x00, StringIndication, 0b010);
 8004f12:	4a8c      	ldr	r2, [pc, #560]	; (8005144 <KeyPress+0x334>)
 8004f14:	3302      	adds	r3, #2
 8004f16:	3224      	adds	r2, #36	; 0x24
 8004f18:	2100      	movs	r1, #0
 8004f1a:	488c      	ldr	r0, [pc, #560]	; (800514c <KeyPress+0x33c>)
 8004f1c:	f7ff fa08 	bl	8004330 <indicator_sgd4>
		if(ShortPressKey_PB8)// 
 8004f20:	4a87      	ldr	r2, [pc, #540]	; (8005140 <KeyPress+0x330>)
 8004f22:	2330      	movs	r3, #48	; 0x30
 8004f24:	5cd3      	ldrb	r3, [r2, r3]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d0de      	beq.n	8004ee8 <KeyPress+0xd8>
			if(GlobalAdres<99)
 8004f2a:	4b86      	ldr	r3, [pc, #536]	; (8005144 <KeyPress+0x334>)
 8004f2c:	791b      	ldrb	r3, [r3, #4]
 8004f2e:	2b62      	cmp	r3, #98	; 0x62
 8004f30:	d8d1      	bhi.n	8004ed6 <KeyPress+0xc6>
				GlobalAdres++;
 8004f32:	3301      	adds	r3, #1
 8004f34:	4a83      	ldr	r2, [pc, #524]	; (8005144 <KeyPress+0x334>)
 8004f36:	7113      	strb	r3, [r2, #4]
 8004f38:	e7d0      	b.n	8004edc <KeyPress+0xcc>
			if(GlobalAdres>1)
 8004f3a:	4b82      	ldr	r3, [pc, #520]	; (8005144 <KeyPress+0x334>)
 8004f3c:	791b      	ldrb	r3, [r3, #4]
 8004f3e:	2b01      	cmp	r3, #1
 8004f40:	d909      	bls.n	8004f56 <KeyPress+0x146>
				GlobalAdres--;
 8004f42:	3b01      	subs	r3, #1
 8004f44:	4a7f      	ldr	r2, [pc, #508]	; (8005144 <KeyPress+0x334>)
 8004f46:	7113      	strb	r3, [r2, #4]
			ShortPressKey_PB2=0;
 8004f48:	4b7d      	ldr	r3, [pc, #500]	; (8005140 <KeyPress+0x330>)
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	212e      	movs	r1, #46	; 0x2e
 8004f4e:	545a      	strb	r2, [r3, r1]
			TimerCounterTIM15=0;
 8004f50:	3108      	adds	r1, #8
 8004f52:	545a      	strb	r2, [r3, r1]
 8004f54:	e7cd      	b.n	8004ef2 <KeyPress+0xe2>
				GlobalAdres = 1;
 8004f56:	4b7b      	ldr	r3, [pc, #492]	; (8005144 <KeyPress+0x334>)
 8004f58:	2201      	movs	r2, #1
 8004f5a:	711a      	strb	r2, [r3, #4]
 8004f5c:	e7f4      	b.n	8004f48 <KeyPress+0x138>
	  FlagChangeSetting=1;
 8004f5e:	0013      	movs	r3, r2
 8004f60:	2001      	movs	r0, #1
 8004f62:	2235      	movs	r2, #53	; 0x35
 8004f64:	5498      	strb	r0, [r3, r2]
	  TIM15->CR1 &= ~TIM_CR1_CEN;//  
 8004f66:	497b      	ldr	r1, [pc, #492]	; (8005154 <KeyPress+0x344>)
 8004f68:	680a      	ldr	r2, [r1, #0]
 8004f6a:	4382      	bics	r2, r0
 8004f6c:	600a      	str	r2, [r1, #0]
	  LongPressKey_PB8=0;
 8004f6e:	2200      	movs	r2, #0
 8004f70:	2131      	movs	r1, #49	; 0x31
 8004f72:	545a      	strb	r2, [r3, r1]
	  TimerCounterTIM14=0;
 8004f74:	859a      	strh	r2, [r3, #44]	; 0x2c
 8004f76:	e76c      	b.n	8004e52 <KeyPress+0x42>
	  TimerCounterTIM15=0;
 8004f78:	2336      	movs	r3, #54	; 0x36
 8004f7a:	2100      	movs	r1, #0
 8004f7c:	54d1      	strb	r1, [r2, r3]
	  indicator_sgd4(SPI1, 0x00, "PRG", 0b010);//   
 8004f7e:	3b34      	subs	r3, #52	; 0x34
 8004f80:	4a73      	ldr	r2, [pc, #460]	; (8005150 <KeyPress+0x340>)
 8004f82:	4872      	ldr	r0, [pc, #456]	; (800514c <KeyPress+0x33c>)
 8004f84:	f7ff f9d4 	bl	8004330 <indicator_sgd4>
	  HAL_Delay(1000);
 8004f88:	20fa      	movs	r0, #250	; 0xfa
 8004f8a:	0080      	lsls	r0, r0, #2
 8004f8c:	f7fd fa9c 	bl	80024c8 <HAL_Delay>
	  TIM15->CR1 |= TIM_CR1_CEN;
 8004f90:	4a70      	ldr	r2, [pc, #448]	; (8005154 <KeyPress+0x344>)
 8004f92:	6813      	ldr	r3, [r2, #0]
 8004f94:	2101      	movs	r1, #1
 8004f96:	430b      	orrs	r3, r1
 8004f98:	6013      	str	r3, [r2, #0]
	  while(TimerCounterTIM15<=6) //   3 ,   
 8004f9a:	e023      	b.n	8004fe4 <KeyPress+0x1d4>
			  IndicationSensitivity(Sensitivity, 0b000);
 8004f9c:	4b69      	ldr	r3, [pc, #420]	; (8005144 <KeyPress+0x334>)
 8004f9e:	7958      	ldrb	r0, [r3, #5]
 8004fa0:	2100      	movs	r1, #0
 8004fa2:	f7ff ff11 	bl	8004dc8 <IndicationSensitivity>
 8004fa6:	e02c      	b.n	8005002 <KeyPress+0x1f2>
				Sensitivity = 3;
 8004fa8:	4b66      	ldr	r3, [pc, #408]	; (8005144 <KeyPress+0x334>)
 8004faa:	2203      	movs	r2, #3
 8004fac:	715a      	strb	r2, [r3, #5]
			TimerCounterTIM15=0;
 8004fae:	4b64      	ldr	r3, [pc, #400]	; (8005140 <KeyPress+0x330>)
 8004fb0:	2200      	movs	r2, #0
 8004fb2:	2136      	movs	r1, #54	; 0x36
 8004fb4:	545a      	strb	r2, [r3, r1]
			ShortPressKey_PB8=0;
 8004fb6:	3906      	subs	r1, #6
 8004fb8:	545a      	strb	r2, [r3, r1]
		  if(ShortPressKey_PB2)// 
 8004fba:	4a61      	ldr	r2, [pc, #388]	; (8005140 <KeyPress+0x330>)
 8004fbc:	232e      	movs	r3, #46	; 0x2e
 8004fbe:	5cd3      	ldrb	r3, [r2, r3]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d00c      	beq.n	8004fde <KeyPress+0x1ce>
			if(Sensitivity>1)
 8004fc4:	4b5f      	ldr	r3, [pc, #380]	; (8005144 <KeyPress+0x334>)
 8004fc6:	795b      	ldrb	r3, [r3, #5]
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d927      	bls.n	800501c <KeyPress+0x20c>
				Sensitivity--;
 8004fcc:	3b01      	subs	r3, #1
 8004fce:	4a5d      	ldr	r2, [pc, #372]	; (8005144 <KeyPress+0x334>)
 8004fd0:	7153      	strb	r3, [r2, #5]
			TimerCounterTIM15=0;
 8004fd2:	4b5b      	ldr	r3, [pc, #364]	; (8005140 <KeyPress+0x330>)
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	2136      	movs	r1, #54	; 0x36
 8004fd8:	545a      	strb	r2, [r3, r1]
			ShortPressKey_PB2=0;
 8004fda:	3908      	subs	r1, #8
 8004fdc:	545a      	strb	r2, [r3, r1]
		  usRegAnalog[6]=Sensitivity;
 8004fde:	4b59      	ldr	r3, [pc, #356]	; (8005144 <KeyPress+0x334>)
 8004fe0:	795a      	ldrb	r2, [r3, #5]
 8004fe2:	829a      	strh	r2, [r3, #20]
	  while(TimerCounterTIM15<=6) //   3 ,   
 8004fe4:	4a56      	ldr	r2, [pc, #344]	; (8005140 <KeyPress+0x330>)
 8004fe6:	2336      	movs	r3, #54	; 0x36
 8004fe8:	5cd3      	ldrb	r3, [r2, r3]
 8004fea:	2b06      	cmp	r3, #6
 8004fec:	d81a      	bhi.n	8005024 <KeyPress+0x214>
		  if(FlagMogan == 0)
 8004fee:	4a54      	ldr	r2, [pc, #336]	; (8005140 <KeyPress+0x330>)
 8004ff0:	2337      	movs	r3, #55	; 0x37
 8004ff2:	5cd3      	ldrb	r3, [r2, r3]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d1d1      	bne.n	8004f9c <KeyPress+0x18c>
			  IndicationSensitivity(Sensitivity, 0b010);
 8004ff8:	4b52      	ldr	r3, [pc, #328]	; (8005144 <KeyPress+0x334>)
 8004ffa:	7958      	ldrb	r0, [r3, #5]
 8004ffc:	2102      	movs	r1, #2
 8004ffe:	f7ff fee3 	bl	8004dc8 <IndicationSensitivity>
		  if(ShortPressKey_PB8)// 
 8005002:	4a4f      	ldr	r2, [pc, #316]	; (8005140 <KeyPress+0x330>)
 8005004:	2330      	movs	r3, #48	; 0x30
 8005006:	5cd3      	ldrb	r3, [r2, r3]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d0d6      	beq.n	8004fba <KeyPress+0x1aa>
			if(Sensitivity<3)
 800500c:	4b4d      	ldr	r3, [pc, #308]	; (8005144 <KeyPress+0x334>)
 800500e:	795b      	ldrb	r3, [r3, #5]
 8005010:	2b02      	cmp	r3, #2
 8005012:	d8c9      	bhi.n	8004fa8 <KeyPress+0x198>
				Sensitivity++;
 8005014:	3301      	adds	r3, #1
 8005016:	4a4b      	ldr	r2, [pc, #300]	; (8005144 <KeyPress+0x334>)
 8005018:	7153      	strb	r3, [r2, #5]
 800501a:	e7c8      	b.n	8004fae <KeyPress+0x19e>
				Sensitivity = 1;
 800501c:	4b49      	ldr	r3, [pc, #292]	; (8005144 <KeyPress+0x334>)
 800501e:	2201      	movs	r2, #1
 8005020:	715a      	strb	r2, [r3, #5]
 8005022:	e7d6      	b.n	8004fd2 <KeyPress+0x1c2>
	  FlagChangeSetting=1;
 8005024:	0013      	movs	r3, r2
 8005026:	2001      	movs	r0, #1
 8005028:	2235      	movs	r2, #53	; 0x35
 800502a:	5498      	strb	r0, [r3, r2]
	  TIM15->CR1 &= ~TIM_CR1_CEN;//  
 800502c:	4949      	ldr	r1, [pc, #292]	; (8005154 <KeyPress+0x344>)
 800502e:	680a      	ldr	r2, [r1, #0]
 8005030:	4382      	bics	r2, r0
 8005032:	600a      	str	r2, [r1, #0]
	  LongPressKey_PB2=0;
 8005034:	2200      	movs	r2, #0
 8005036:	2132      	movs	r1, #50	; 0x32
 8005038:	545a      	strb	r2, [r3, r1]
	  TimerCounterTIM14=0;
 800503a:	859a      	strh	r2, [r3, #44]	; 0x2c
 800503c:	e70f      	b.n	8004e5e <KeyPress+0x4e>
	  TimerCounterTIM15=0;
 800503e:	2336      	movs	r3, #54	; 0x36
 8005040:	2100      	movs	r1, #0
 8005042:	54d1      	strb	r1, [r2, r3]
	  indicator_sgd4(SPI1, 0x00, "PRG", 0b010);//   
 8005044:	3b34      	subs	r3, #52	; 0x34
 8005046:	4a42      	ldr	r2, [pc, #264]	; (8005150 <KeyPress+0x340>)
 8005048:	4840      	ldr	r0, [pc, #256]	; (800514c <KeyPress+0x33c>)
 800504a:	f7ff f971 	bl	8004330 <indicator_sgd4>
	  HAL_Delay(1000);
 800504e:	20fa      	movs	r0, #250	; 0xfa
 8005050:	0080      	lsls	r0, r0, #2
 8005052:	f7fd fa39 	bl	80024c8 <HAL_Delay>
	  TIM15->CR1 |= TIM_CR1_CEN;
 8005056:	4a3f      	ldr	r2, [pc, #252]	; (8005154 <KeyPress+0x344>)
 8005058:	6813      	ldr	r3, [r2, #0]
 800505a:	2101      	movs	r1, #1
 800505c:	430b      	orrs	r3, r1
 800505e:	6013      	str	r3, [r2, #0]
	  while(TimerCounterTIM15<=6) //   3 ,   
 8005060:	e014      	b.n	800508c <KeyPress+0x27c>
			  StringIndication[0] = '0';
 8005062:	4b38      	ldr	r3, [pc, #224]	; (8005144 <KeyPress+0x334>)
 8005064:	2230      	movs	r2, #48	; 0x30
 8005066:	2124      	movs	r1, #36	; 0x24
 8005068:	545a      	strb	r2, [r3, r1]
			  StringIndication[1] = '0';
 800506a:	3324      	adds	r3, #36	; 0x24
 800506c:	705a      	strb	r2, [r3, #1]
			  StringIndication[2] = '0';
 800506e:	709a      	strb	r2, [r3, #2]
 8005070:	e01c      	b.n	80050ac <KeyPress+0x29c>
			  indicator_sgd4(SPI1, 0x00, StringIndication, 0b000);//   
 8005072:	4a34      	ldr	r2, [pc, #208]	; (8005144 <KeyPress+0x334>)
 8005074:	2300      	movs	r3, #0
 8005076:	3224      	adds	r2, #36	; 0x24
 8005078:	2100      	movs	r1, #0
 800507a:	4834      	ldr	r0, [pc, #208]	; (800514c <KeyPress+0x33c>)
 800507c:	f7ff f958 	bl	8004330 <indicator_sgd4>
 8005080:	e020      	b.n	80050c4 <KeyPress+0x2b4>
		  if(ShortPressKey_PB2)// 
 8005082:	4a2f      	ldr	r2, [pc, #188]	; (8005140 <KeyPress+0x330>)
 8005084:	232e      	movs	r3, #46	; 0x2e
 8005086:	5cd3      	ldrb	r3, [r2, r3]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d129      	bne.n	80050e0 <KeyPress+0x2d0>
	  while(TimerCounterTIM15<=6) //   3 ,   
 800508c:	4a2c      	ldr	r2, [pc, #176]	; (8005140 <KeyPress+0x330>)
 800508e:	2336      	movs	r3, #54	; 0x36
 8005090:	5cd3      	ldrb	r3, [r2, r3]
 8005092:	2b06      	cmp	r3, #6
 8005094:	d82c      	bhi.n	80050f0 <KeyPress+0x2e0>
		  if(ModeRele)
 8005096:	4b2a      	ldr	r3, [pc, #168]	; (8005140 <KeyPress+0x330>)
 8005098:	781b      	ldrb	r3, [r3, #0]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d0e1      	beq.n	8005062 <KeyPress+0x252>
			  StringIndication[0] = '1';
 800509e:	4b29      	ldr	r3, [pc, #164]	; (8005144 <KeyPress+0x334>)
 80050a0:	2231      	movs	r2, #49	; 0x31
 80050a2:	2124      	movs	r1, #36	; 0x24
 80050a4:	545a      	strb	r2, [r3, r1]
			  StringIndication[1] = '1';
 80050a6:	3324      	adds	r3, #36	; 0x24
 80050a8:	705a      	strb	r2, [r3, #1]
			  StringIndication[2] = '1';
 80050aa:	709a      	strb	r2, [r3, #2]
		  if(FlagMogan == 0)
 80050ac:	4a24      	ldr	r2, [pc, #144]	; (8005140 <KeyPress+0x330>)
 80050ae:	2337      	movs	r3, #55	; 0x37
 80050b0:	5cd3      	ldrb	r3, [r2, r3]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d1dd      	bne.n	8005072 <KeyPress+0x262>
			  indicator_sgd4(SPI1, 0x00, StringIndication, 0b010);//   
 80050b6:	4a23      	ldr	r2, [pc, #140]	; (8005144 <KeyPress+0x334>)
 80050b8:	3302      	adds	r3, #2
 80050ba:	3224      	adds	r2, #36	; 0x24
 80050bc:	2100      	movs	r1, #0
 80050be:	4823      	ldr	r0, [pc, #140]	; (800514c <KeyPress+0x33c>)
 80050c0:	f7ff f936 	bl	8004330 <indicator_sgd4>
		  if(ShortPressKey_PB8)// 
 80050c4:	4a1e      	ldr	r2, [pc, #120]	; (8005140 <KeyPress+0x330>)
 80050c6:	2330      	movs	r3, #48	; 0x30
 80050c8:	5cd3      	ldrb	r3, [r2, r3]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d0d9      	beq.n	8005082 <KeyPress+0x272>
			  ModeRele = 1;
 80050ce:	0013      	movs	r3, r2
 80050d0:	2201      	movs	r2, #1
 80050d2:	701a      	strb	r2, [r3, #0]
			  ShortPressKey_PB8=0;
 80050d4:	2200      	movs	r2, #0
 80050d6:	2130      	movs	r1, #48	; 0x30
 80050d8:	545a      	strb	r2, [r3, r1]
			  TimerCounterTIM15=0;
 80050da:	3106      	adds	r1, #6
 80050dc:	545a      	strb	r2, [r3, r1]
 80050de:	e7d0      	b.n	8005082 <KeyPress+0x272>
			  ModeRele = 0;
 80050e0:	0013      	movs	r3, r2
 80050e2:	2200      	movs	r2, #0
 80050e4:	701a      	strb	r2, [r3, #0]
			  ShortPressKey_PB2=0;
 80050e6:	212e      	movs	r1, #46	; 0x2e
 80050e8:	545a      	strb	r2, [r3, r1]
			  TimerCounterTIM15=0;
 80050ea:	3108      	adds	r1, #8
 80050ec:	545a      	strb	r2, [r3, r1]
 80050ee:	e7cd      	b.n	800508c <KeyPress+0x27c>
	  FlagChangeSetting=1;
 80050f0:	0013      	movs	r3, r2
 80050f2:	2001      	movs	r0, #1
 80050f4:	2235      	movs	r2, #53	; 0x35
 80050f6:	5498      	strb	r0, [r3, r2]
	  TIM15->CR1 &= ~TIM_CR1_CEN;//  
 80050f8:	4916      	ldr	r1, [pc, #88]	; (8005154 <KeyPress+0x344>)
 80050fa:	680a      	ldr	r2, [r1, #0]
 80050fc:	4382      	bics	r2, r0
 80050fe:	600a      	str	r2, [r1, #0]
	  LongDoublePressKey_PB2_PB8=0;
 8005100:	2200      	movs	r2, #0
 8005102:	2133      	movs	r1, #51	; 0x33
 8005104:	545a      	strb	r2, [r3, r1]
	  TimerCounterTIM14=0;
 8005106:	859a      	strh	r2, [r3, #44]	; 0x2c
 8005108:	e6af      	b.n	8004e6a <KeyPress+0x5a>
	  TimerCounterTIM15=0;
 800510a:	2336      	movs	r3, #54	; 0x36
 800510c:	2100      	movs	r1, #0
 800510e:	54d1      	strb	r1, [r2, r3]
	  indicator_sgd4(SPI1, 0x00, "RE3", 0b010);//   
 8005110:	3b34      	subs	r3, #52	; 0x34
 8005112:	4a11      	ldr	r2, [pc, #68]	; (8005158 <KeyPress+0x348>)
 8005114:	480d      	ldr	r0, [pc, #52]	; (800514c <KeyPress+0x33c>)
 8005116:	f7ff f90b 	bl	8004330 <indicator_sgd4>
	  HAL_Delay(1000);
 800511a:	20fa      	movs	r0, #250	; 0xfa
 800511c:	0080      	lsls	r0, r0, #2
 800511e:	f7fd f9d3 	bl	80024c8 <HAL_Delay>
	  TIM15->CR1 |= TIM_CR1_CEN;
 8005122:	4a0c      	ldr	r2, [pc, #48]	; (8005154 <KeyPress+0x344>)
 8005124:	6813      	ldr	r3, [r2, #0]
 8005126:	2101      	movs	r1, #1
 8005128:	430b      	orrs	r3, r1
 800512a:	6013      	str	r3, [r2, #0]
	  while(TimerCounterTIM15<=6) //   3 ,   
 800512c:	e01b      	b.n	8005166 <KeyPress+0x356>
			  indicator_sgd4(SPI1, 0x00, StringIndication, 0b000);//   
 800512e:	4a05      	ldr	r2, [pc, #20]	; (8005144 <KeyPress+0x334>)
 8005130:	2300      	movs	r3, #0
 8005132:	3224      	adds	r2, #36	; 0x24
 8005134:	2100      	movs	r1, #0
 8005136:	4805      	ldr	r0, [pc, #20]	; (800514c <KeyPress+0x33c>)
 8005138:	f7ff f8fa 	bl	8004330 <indicator_sgd4>
 800513c:	e02a      	b.n	8005194 <KeyPress+0x384>
 800513e:	46c0      	nop			; (mov r8, r8)
 8005140:	20000168 	.word	0x20000168
 8005144:	2000000c 	.word	0x2000000c
 8005148:	08007f70 	.word	0x08007f70
 800514c:	40013000 	.word	0x40013000
 8005150:	08007f80 	.word	0x08007f80
 8005154:	40014000 	.word	0x40014000
 8005158:	08007f84 	.word	0x08007f84
		  if(ShortPressKey_PB2)// 
 800515c:	4a1f      	ldr	r2, [pc, #124]	; (80051dc <KeyPress+0x3cc>)
 800515e:	232e      	movs	r3, #46	; 0x2e
 8005160:	5cd3      	ldrb	r3, [r2, r3]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d124      	bne.n	80051b0 <KeyPress+0x3a0>
	  while(TimerCounterTIM15<=6) //   3 ,   
 8005166:	4a1d      	ldr	r2, [pc, #116]	; (80051dc <KeyPress+0x3cc>)
 8005168:	2336      	movs	r3, #54	; 0x36
 800516a:	5cd3      	ldrb	r3, [r2, r3]
 800516c:	2b06      	cmp	r3, #6
 800516e:	d827      	bhi.n	80051c0 <KeyPress+0x3b0>
		  sprintf(StringIndication, "%d",  Resistor120);
 8005170:	4c1a      	ldr	r4, [pc, #104]	; (80051dc <KeyPress+0x3cc>)
 8005172:	7862      	ldrb	r2, [r4, #1]
 8005174:	481a      	ldr	r0, [pc, #104]	; (80051e0 <KeyPress+0x3d0>)
 8005176:	491b      	ldr	r1, [pc, #108]	; (80051e4 <KeyPress+0x3d4>)
 8005178:	3024      	adds	r0, #36	; 0x24
 800517a:	f001 fbe7 	bl	800694c <siprintf>
		  if(FlagMogan == 0)
 800517e:	2337      	movs	r3, #55	; 0x37
 8005180:	5ce3      	ldrb	r3, [r4, r3]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d1d3      	bne.n	800512e <KeyPress+0x31e>
			  indicator_sgd4(SPI1, 0x00, StringIndication, 0b010);//   
 8005186:	4a16      	ldr	r2, [pc, #88]	; (80051e0 <KeyPress+0x3d0>)
 8005188:	3302      	adds	r3, #2
 800518a:	3224      	adds	r2, #36	; 0x24
 800518c:	2100      	movs	r1, #0
 800518e:	4816      	ldr	r0, [pc, #88]	; (80051e8 <KeyPress+0x3d8>)
 8005190:	f7ff f8ce 	bl	8004330 <indicator_sgd4>
		  if(ShortPressKey_PB8)// 
 8005194:	4a11      	ldr	r2, [pc, #68]	; (80051dc <KeyPress+0x3cc>)
 8005196:	2330      	movs	r3, #48	; 0x30
 8005198:	5cd3      	ldrb	r3, [r2, r3]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d0de      	beq.n	800515c <KeyPress+0x34c>
			  Resistor120 = 120;
 800519e:	0013      	movs	r3, r2
 80051a0:	2278      	movs	r2, #120	; 0x78
 80051a2:	705a      	strb	r2, [r3, #1]
			  ShortPressKey_PB8=0;
 80051a4:	2200      	movs	r2, #0
 80051a6:	2130      	movs	r1, #48	; 0x30
 80051a8:	545a      	strb	r2, [r3, r1]
			  TimerCounterTIM15=0;
 80051aa:	3106      	adds	r1, #6
 80051ac:	545a      	strb	r2, [r3, r1]
 80051ae:	e7d5      	b.n	800515c <KeyPress+0x34c>
			  Resistor120 = 0;
 80051b0:	0013      	movs	r3, r2
 80051b2:	2200      	movs	r2, #0
 80051b4:	705a      	strb	r2, [r3, #1]
			  ShortPressKey_PB2=0;
 80051b6:	212e      	movs	r1, #46	; 0x2e
 80051b8:	545a      	strb	r2, [r3, r1]
			  TimerCounterTIM15=0;
 80051ba:	3108      	adds	r1, #8
 80051bc:	545a      	strb	r2, [r3, r1]
 80051be:	e7d2      	b.n	8005166 <KeyPress+0x356>
	  FlagChangeSetting=1;
 80051c0:	0013      	movs	r3, r2
 80051c2:	2001      	movs	r0, #1
 80051c4:	2235      	movs	r2, #53	; 0x35
 80051c6:	5498      	strb	r0, [r3, r2]
	  TIM15->CR1 &= ~TIM_CR1_CEN;//  
 80051c8:	4908      	ldr	r1, [pc, #32]	; (80051ec <KeyPress+0x3dc>)
 80051ca:	680a      	ldr	r2, [r1, #0]
 80051cc:	4382      	bics	r2, r0
 80051ce:	600a      	str	r2, [r1, #0]
	  LongLongDoublePressKey_PB2_PB8=0;
 80051d0:	2200      	movs	r2, #0
 80051d2:	2134      	movs	r1, #52	; 0x34
 80051d4:	545a      	strb	r2, [r3, r1]
	  TimerCounterTIM14=0;
 80051d6:	859a      	strh	r2, [r3, #44]	; 0x2c
}
 80051d8:	e64d      	b.n	8004e76 <KeyPress+0x66>
 80051da:	46c0      	nop			; (mov r8, r8)
 80051dc:	20000168 	.word	0x20000168
 80051e0:	2000000c 	.word	0x2000000c
 80051e4:	08007f70 	.word	0x08007f70
 80051e8:	40013000 	.word	0x40013000
 80051ec:	40014000 	.word	0x40014000

080051f0 <_Error_Handler>:

void _Error_Handler(char * file, int line)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
 80051f0:	e7fe      	b.n	80051f0 <_Error_Handler>
	...

080051f4 <MX_USART1_UART_Init>:
{
 80051f4:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 80051f6:	480c      	ldr	r0, [pc, #48]	; (8005228 <MX_USART1_UART_Init+0x34>)
 80051f8:	4b0c      	ldr	r3, [pc, #48]	; (800522c <MX_USART1_UART_Init+0x38>)
 80051fa:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 9600;
 80051fc:	2396      	movs	r3, #150	; 0x96
 80051fe:	019b      	lsls	r3, r3, #6
 8005200:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005202:	2300      	movs	r3, #0
 8005204:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005206:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005208:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800520a:	220c      	movs	r2, #12
 800520c:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800520e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005210:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005212:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005214:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005216:	f7fe feab 	bl	8003f70 <HAL_UART_Init>
 800521a:	2800      	cmp	r0, #0
 800521c:	d100      	bne.n	8005220 <MX_USART1_UART_Init+0x2c>
}
 800521e:	bd10      	pop	{r4, pc}
    _Error_Handler(__FILE__, __LINE__);
 8005220:	4903      	ldr	r1, [pc, #12]	; (8005230 <MX_USART1_UART_Init+0x3c>)
 8005222:	4804      	ldr	r0, [pc, #16]	; (8005234 <MX_USART1_UART_Init+0x40>)
 8005224:	f7ff ffe4 	bl	80051f0 <_Error_Handler>
 8005228:	20000258 	.word	0x20000258
 800522c:	40013800 	.word	0x40013800
 8005230:	000002cb 	.word	0x000002cb
 8005234:	08007f88 	.word	0x08007f88

08005238 <MX_USART2_UART_Init>:
{
 8005238:	b510      	push	{r4, lr}
  huart2.Instance = USART2;
 800523a:	480d      	ldr	r0, [pc, #52]	; (8005270 <MX_USART2_UART_Init+0x38>)
 800523c:	4b0d      	ldr	r3, [pc, #52]	; (8005274 <MX_USART2_UART_Init+0x3c>)
 800523e:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = BaudRateModBusRTU;
 8005240:	2396      	movs	r3, #150	; 0x96
 8005242:	019b      	lsls	r3, r3, #6
 8005244:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005246:	2300      	movs	r3, #0
 8005248:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800524a:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800524c:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800524e:	220c      	movs	r2, #12
 8005250:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005252:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005254:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005256:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005258:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800525a:	f7fe fe89 	bl	8003f70 <HAL_UART_Init>
 800525e:	2800      	cmp	r0, #0
 8005260:	d100      	bne.n	8005264 <MX_USART2_UART_Init+0x2c>
}
 8005262:	bd10      	pop	{r4, pc}
    _Error_Handler(__FILE__, __LINE__);
 8005264:	21b8      	movs	r1, #184	; 0xb8
 8005266:	0089      	lsls	r1, r1, #2
 8005268:	4803      	ldr	r0, [pc, #12]	; (8005278 <MX_USART2_UART_Init+0x40>)
 800526a:	f7ff ffc1 	bl	80051f0 <_Error_Handler>
 800526e:	46c0      	nop			; (mov r8, r8)
 8005270:	20000344 	.word	0x20000344
 8005274:	40004400 	.word	0x40004400
 8005278:	08007f88 	.word	0x08007f88

0800527c <MX_TIM16_Init>:
{
 800527c:	b510      	push	{r4, lr}
  htim16.Instance = TIM16;
 800527e:	480a      	ldr	r0, [pc, #40]	; (80052a8 <MX_TIM16_Init+0x2c>)
 8005280:	4b0a      	ldr	r3, [pc, #40]	; (80052ac <MX_TIM16_Init+0x30>)
 8005282:	6003      	str	r3, [r0, #0]
  htim16.Init.Prescaler = 47;
 8005284:	232f      	movs	r3, #47	; 0x2f
 8005286:	6043      	str	r3, [r0, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005288:	2300      	movs	r3, #0
 800528a:	6083      	str	r3, [r0, #8]
  htim16.Init.Period = 50;
 800528c:	2232      	movs	r2, #50	; 0x32
 800528e:	60c2      	str	r2, [r0, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005290:	6103      	str	r3, [r0, #16]
  htim16.Init.RepetitionCounter = 0;
 8005292:	6143      	str	r3, [r0, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005294:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8005296:	f7fe f851 	bl	800333c <HAL_TIM_Base_Init>
 800529a:	2800      	cmp	r0, #0
 800529c:	d100      	bne.n	80052a0 <MX_TIM16_Init+0x24>
}
 800529e:	bd10      	pop	{r4, pc}
    _Error_Handler(__FILE__, __LINE__);
 80052a0:	4903      	ldr	r1, [pc, #12]	; (80052b0 <MX_TIM16_Init+0x34>)
 80052a2:	4804      	ldr	r0, [pc, #16]	; (80052b4 <MX_TIM16_Init+0x38>)
 80052a4:	f7ff ffa4 	bl	80051f0 <_Error_Handler>
 80052a8:	2000040c 	.word	0x2000040c
 80052ac:	40014400 	.word	0x40014400
 80052b0:	000002b6 	.word	0x000002b6
 80052b4:	08007f88 	.word	0x08007f88

080052b8 <SystemClock_Config>:
{
 80052b8:	b500      	push	{lr}
 80052ba:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80052bc:	2302      	movs	r3, #2
 80052be:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80052c0:	2201      	movs	r2, #1
 80052c2:	920b      	str	r2, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80052c4:	320f      	adds	r2, #15
 80052c6:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80052c8:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80052ca:	2300      	movs	r3, #0
 80052cc:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80052ce:	22a0      	movs	r2, #160	; 0xa0
 80052d0:	0392      	lsls	r2, r2, #14
 80052d2:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80052d4:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80052d6:	a808      	add	r0, sp, #32
 80052d8:	f7fd fa82 	bl	80027e0 <HAL_RCC_OscConfig>
 80052dc:	2800      	cmp	r0, #0
 80052de:	d128      	bne.n	8005332 <SystemClock_Config+0x7a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80052e0:	2307      	movs	r3, #7
 80052e2:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80052e4:	3b05      	subs	r3, #5
 80052e6:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80052e8:	2300      	movs	r3, #0
 80052ea:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80052ec:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80052ee:	2101      	movs	r1, #1
 80052f0:	a804      	add	r0, sp, #16
 80052f2:	f7fd fceb 	bl	8002ccc <HAL_RCC_ClockConfig>
 80052f6:	2800      	cmp	r0, #0
 80052f8:	d11f      	bne.n	800533a <SystemClock_Config+0x82>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80052fa:	2301      	movs	r3, #1
 80052fc:	9300      	str	r3, [sp, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80052fe:	2300      	movs	r3, #0
 8005300:	9302      	str	r3, [sp, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005302:	4668      	mov	r0, sp
 8005304:	f7fd fdae 	bl	8002e64 <HAL_RCCEx_PeriphCLKConfig>
 8005308:	2800      	cmp	r0, #0
 800530a:	d11a      	bne.n	8005342 <SystemClock_Config+0x8a>
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800530c:	f7fd fd78 	bl	8002e00 <HAL_RCC_GetHCLKFreq>
 8005310:	21fa      	movs	r1, #250	; 0xfa
 8005312:	0089      	lsls	r1, r1, #2
 8005314:	f7fa ff02 	bl	800011c <__udivsi3>
 8005318:	f7fd f924 	bl	8002564 <HAL_SYSTICK_Config>
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800531c:	2004      	movs	r0, #4
 800531e:	f7fd f93d 	bl	800259c <HAL_SYSTICK_CLKSourceConfig>
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005322:	2001      	movs	r0, #1
 8005324:	2200      	movs	r2, #0
 8005326:	2100      	movs	r1, #0
 8005328:	4240      	negs	r0, r0
 800532a:	f7fd f8df 	bl	80024ec <HAL_NVIC_SetPriority>
}
 800532e:	b015      	add	sp, #84	; 0x54
 8005330:	bd00      	pop	{pc}
    _Error_Handler(__FILE__, __LINE__);
 8005332:	4906      	ldr	r1, [pc, #24]	; (800534c <SystemClock_Config+0x94>)
 8005334:	4806      	ldr	r0, [pc, #24]	; (8005350 <SystemClock_Config+0x98>)
 8005336:	f7ff ff5b 	bl	80051f0 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 800533a:	4906      	ldr	r1, [pc, #24]	; (8005354 <SystemClock_Config+0x9c>)
 800533c:	4804      	ldr	r0, [pc, #16]	; (8005350 <SystemClock_Config+0x98>)
 800533e:	f7ff ff57 	bl	80051f0 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8005342:	4905      	ldr	r1, [pc, #20]	; (8005358 <SystemClock_Config+0xa0>)
 8005344:	4802      	ldr	r0, [pc, #8]	; (8005350 <SystemClock_Config+0x98>)
 8005346:	f7ff ff53 	bl	80051f0 <_Error_Handler>
 800534a:	46c0      	nop			; (mov r8, r8)
 800534c:	0000025d 	.word	0x0000025d
 8005350:	08007f88 	.word	0x08007f88
 8005354:	0000026a 	.word	0x0000026a
 8005358:	00000271 	.word	0x00000271

0800535c <main>:
{
 800535c:	b510      	push	{r4, lr}
  HAL_Init();
 800535e:	f7fd f891 	bl	8002484 <HAL_Init>
  SystemClock_Config();
 8005362:	f7ff ffa9 	bl	80052b8 <SystemClock_Config>
  MX_GPIO_Init();
 8005366:	f7ff f92f 	bl	80045c8 <MX_GPIO_Init>
  MX_SPI1_Init();
 800536a:	f7ff f8c3 	bl	80044f4 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800536e:	f7ff ff41 	bl	80051f4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8005372:	f7ff ff61 	bl	8005238 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 8005376:	f7ff ff81 	bl	800527c <MX_TIM16_Init>
  InitTIM14();
 800537a:	f7fe ff9b 	bl	80042b4 <InitTIM14>
  InitTIM15();
 800537e:	f7fe ffb7 	bl	80042f0 <InitTIM15>
  InitTIM3();
 8005382:	f7fe ff77 	bl	8004274 <InitTIM3>
  ADC_Init();
 8005386:	f7fe fec7 	bl	8004118 <ADC_Init>
  Setting_Init();
 800538a:	f7ff f9b9 	bl	8004700 <Setting_Init>
  MT_PORT_SetTimerModule(&htim16);
 800538e:	4830      	ldr	r0, [pc, #192]	; (8005450 <main+0xf4>)
 8005390:	f000 fcd6 	bl	8005d40 <MT_PORT_SetTimerModule>
  MT_PORT_SetUartModule(&huart2);
 8005394:	482f      	ldr	r0, [pc, #188]	; (8005454 <main+0xf8>)
 8005396:	f000 fcd9 	bl	8005d4c <MT_PORT_SetUartModule>
 800539a:	e041      	b.n	8005420 <main+0xc4>
		  DataSettingMemory[0] = GlobalAdres;
 800539c:	492e      	ldr	r1, [pc, #184]	; (8005458 <main+0xfc>)
 800539e:	790b      	ldrb	r3, [r1, #4]
 80053a0:	700b      	strb	r3, [r1, #0]
		  DataSettingMemory[1] = Sensitivity;
 80053a2:	794b      	ldrb	r3, [r1, #5]
 80053a4:	704b      	strb	r3, [r1, #1]
		  DataSettingMemory[2] = ModeRele;
 80053a6:	0014      	movs	r4, r2
 80053a8:	7812      	ldrb	r2, [r2, #0]
 80053aa:	708a      	strb	r2, [r1, #2]
		  DataSettingMemory[3] = Resistor120;
 80053ac:	7862      	ldrb	r2, [r4, #1]
 80053ae:	70ca      	strb	r2, [r1, #3]
		  usRegAnalog[6] = Sensitivity;
 80053b0:	828b      	strh	r3, [r1, #20]
		  WriteToFleshMemory(0xFC00, DataSettingMemory, 4);//    
 80053b2:	20fc      	movs	r0, #252	; 0xfc
 80053b4:	2204      	movs	r2, #4
 80053b6:	0200      	lsls	r0, r0, #8
 80053b8:	f7fe ff08 	bl	80041cc <WriteToFleshMemory>
		  if(Resistor120==120)//  120 
 80053bc:	7863      	ldrb	r3, [r4, #1]
 80053be:	2b78      	cmp	r3, #120	; 0x78
 80053c0:	d009      	beq.n	80053d6 <main+0x7a>
		  else if(Resistor120==0)
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d10e      	bne.n	80053e4 <main+0x88>
			  GPIOA->BSRR |= GPIO_BSRR_BR_12;
 80053c6:	2290      	movs	r2, #144	; 0x90
 80053c8:	05d2      	lsls	r2, r2, #23
 80053ca:	6991      	ldr	r1, [r2, #24]
 80053cc:	2380      	movs	r3, #128	; 0x80
 80053ce:	055b      	lsls	r3, r3, #21
 80053d0:	430b      	orrs	r3, r1
 80053d2:	6193      	str	r3, [r2, #24]
 80053d4:	e006      	b.n	80053e4 <main+0x88>
			  GPIOA->BSRR |= GPIO_BSRR_BS_12;
 80053d6:	2290      	movs	r2, #144	; 0x90
 80053d8:	05d2      	lsls	r2, r2, #23
 80053da:	6991      	ldr	r1, [r2, #24]
 80053dc:	2380      	movs	r3, #128	; 0x80
 80053de:	015b      	lsls	r3, r3, #5
 80053e0:	430b      	orrs	r3, r1
 80053e2:	6193      	str	r3, [r2, #24]
		  switch (Sensitivity)// 
 80053e4:	4b1c      	ldr	r3, [pc, #112]	; (8005458 <main+0xfc>)
 80053e6:	795b      	ldrb	r3, [r3, #5]
 80053e8:	2b02      	cmp	r3, #2
 80053ea:	d00d      	beq.n	8005408 <main+0xac>
 80053ec:	2b03      	cmp	r3, #3
 80053ee:	d010      	beq.n	8005412 <main+0xb6>
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d004      	beq.n	80053fe <main+0xa2>
		  FlagChangeSetting=0;
 80053f4:	4a19      	ldr	r2, [pc, #100]	; (800545c <main+0x100>)
 80053f6:	2335      	movs	r3, #53	; 0x35
 80053f8:	2100      	movs	r1, #0
 80053fa:	54d1      	strb	r1, [r2, r3]
 80053fc:	e015      	b.n	800542a <main+0xce>
				TargetConcentration=NH;
 80053fe:	4a16      	ldr	r2, [pc, #88]	; (8005458 <main+0xfc>)
 8005400:	331f      	adds	r3, #31
 8005402:	21c8      	movs	r1, #200	; 0xc8
 8005404:	54d1      	strb	r1, [r2, r3]
			  }break;
 8005406:	e7f5      	b.n	80053f4 <main+0x98>
				TargetConcentration=CH;
 8005408:	4a13      	ldr	r2, [pc, #76]	; (8005458 <main+0xfc>)
 800540a:	2320      	movs	r3, #32
 800540c:	2196      	movs	r1, #150	; 0x96
 800540e:	54d1      	strb	r1, [r2, r3]
			  }break;
 8005410:	e7f0      	b.n	80053f4 <main+0x98>
				TargetConcentration=VH;
 8005412:	4a11      	ldr	r2, [pc, #68]	; (8005458 <main+0xfc>)
 8005414:	2320      	movs	r3, #32
 8005416:	2164      	movs	r1, #100	; 0x64
 8005418:	54d1      	strb	r1, [r2, r3]
			  }break;
 800541a:	e7eb      	b.n	80053f4 <main+0x98>
		  ModeAlarm();
 800541c:	f7ff faf0 	bl	8004a00 <ModeAlarm>
	  if(FlagChangeSetting)//     
 8005420:	4a0e      	ldr	r2, [pc, #56]	; (800545c <main+0x100>)
 8005422:	2335      	movs	r3, #53	; 0x35
 8005424:	5cd3      	ldrb	r3, [r2, r3]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d1b8      	bne.n	800539c <main+0x40>
	  KeyPress(); //  
 800542a:	f7ff fcf1 	bl	8004e10 <KeyPress>
	  eMBPoll(); //   modBus
 800542e:	f000 fbff 	bl	8005c30 <eMBPoll>
	  GasMeasurement();//
 8005432:	f7ff f9b9 	bl	80047a8 <GasMeasurement>
	  if(S>TargetConcentration)//    
 8005436:	4a08      	ldr	r2, [pc, #32]	; (8005458 <main+0xfc>)
 8005438:	2320      	movs	r3, #32
 800543a:	5cd0      	ldrb	r0, [r2, r3]
 800543c:	f7fb fdca 	bl	8000fd4 <__aeabi_i2f>
 8005440:	4b06      	ldr	r3, [pc, #24]	; (800545c <main+0x100>)
 8005442:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005444:	f7fa ff08 	bl	8000258 <__aeabi_fcmplt>
 8005448:	2800      	cmp	r0, #0
 800544a:	d0e9      	beq.n	8005420 <main+0xc4>
 800544c:	e7e6      	b.n	800541c <main+0xc0>
 800544e:	46c0      	nop			; (mov r8, r8)
 8005450:	2000040c 	.word	0x2000040c
 8005454:	20000344 	.word	0x20000344
 8005458:	2000000c 	.word	0x2000000c
 800545c:	20000168 	.word	0x20000168

08005460 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005460:	b500      	push	{lr}
 8005462:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005464:	4a12      	ldr	r2, [pc, #72]	; (80054b0 <HAL_MspInit+0x50>)
 8005466:	6991      	ldr	r1, [r2, #24]
 8005468:	2301      	movs	r3, #1
 800546a:	4319      	orrs	r1, r3
 800546c:	6191      	str	r1, [r2, #24]
 800546e:	6992      	ldr	r2, [r2, #24]
 8005470:	4013      	ands	r3, r2
 8005472:	9301      	str	r3, [sp, #4]
 8005474:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 8005476:	2005      	movs	r0, #5
 8005478:	2200      	movs	r2, #0
 800547a:	2100      	movs	r1, #0
 800547c:	4240      	negs	r0, r0
 800547e:	f7fd f835 	bl	80024ec <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8005482:	2002      	movs	r0, #2
 8005484:	2200      	movs	r2, #0
 8005486:	2100      	movs	r1, #0
 8005488:	4240      	negs	r0, r0
 800548a:	f7fd f82f 	bl	80024ec <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800548e:	2001      	movs	r0, #1
 8005490:	2200      	movs	r2, #0
 8005492:	2100      	movs	r1, #0
 8005494:	4240      	negs	r0, r0
 8005496:	f7fd f829 	bl	80024ec <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800549a:	2200      	movs	r2, #0
 800549c:	2100      	movs	r1, #0
 800549e:	2004      	movs	r0, #4
 80054a0:	f7fd f824 	bl	80024ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80054a4:	2004      	movs	r0, #4
 80054a6:	f7fd f851 	bl	800254c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80054aa:	b003      	add	sp, #12
 80054ac:	bd00      	pop	{pc}
 80054ae:	46c0      	nop			; (mov r8, r8)
 80054b0:	40021000 	.word	0x40021000

080054b4 <HAL_TIM_Base_MspInit>:
//  }
//
//}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80054b4:	b500      	push	{lr}
 80054b6:	b083      	sub	sp, #12

  if(htim_base->Instance==TIM16)
 80054b8:	6802      	ldr	r2, [r0, #0]
 80054ba:	4b0c      	ldr	r3, [pc, #48]	; (80054ec <HAL_TIM_Base_MspInit+0x38>)
 80054bc:	429a      	cmp	r2, r3
 80054be:	d001      	beq.n	80054c4 <HAL_TIM_Base_MspInit+0x10>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80054c0:	b003      	add	sp, #12
 80054c2:	bd00      	pop	{pc}
    __HAL_RCC_TIM16_CLK_ENABLE();
 80054c4:	4a0a      	ldr	r2, [pc, #40]	; (80054f0 <HAL_TIM_Base_MspInit+0x3c>)
 80054c6:	6991      	ldr	r1, [r2, #24]
 80054c8:	2080      	movs	r0, #128	; 0x80
 80054ca:	0280      	lsls	r0, r0, #10
 80054cc:	4301      	orrs	r1, r0
 80054ce:	6191      	str	r1, [r2, #24]
 80054d0:	6993      	ldr	r3, [r2, #24]
 80054d2:	4003      	ands	r3, r0
 80054d4:	9301      	str	r3, [sp, #4]
 80054d6:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM16_IRQn, 0, 0);
 80054d8:	2200      	movs	r2, #0
 80054da:	2100      	movs	r1, #0
 80054dc:	2015      	movs	r0, #21
 80054de:	f7fd f805 	bl	80024ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 80054e2:	2015      	movs	r0, #21
 80054e4:	f7fd f832 	bl	800254c <HAL_NVIC_EnableIRQ>
}
 80054e8:	e7ea      	b.n	80054c0 <HAL_TIM_Base_MspInit+0xc>
 80054ea:	46c0      	nop			; (mov r8, r8)
 80054ec:	40014400 	.word	0x40014400
 80054f0:	40021000 	.word	0x40021000

080054f4 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80054f4:	b500      	push	{lr}
 80054f6:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 80054f8:	6803      	ldr	r3, [r0, #0]
 80054fa:	4a25      	ldr	r2, [pc, #148]	; (8005590 <HAL_UART_MspInit+0x9c>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d004      	beq.n	800550a <HAL_UART_MspInit+0x16>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 8005500:	4a24      	ldr	r2, [pc, #144]	; (8005594 <HAL_UART_MspInit+0xa0>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d022      	beq.n	800554c <HAL_UART_MspInit+0x58>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8005506:	b009      	add	sp, #36	; 0x24
 8005508:	bd00      	pop	{pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 800550a:	4a23      	ldr	r2, [pc, #140]	; (8005598 <HAL_UART_MspInit+0xa4>)
 800550c:	6991      	ldr	r1, [r2, #24]
 800550e:	2080      	movs	r0, #128	; 0x80
 8005510:	01c0      	lsls	r0, r0, #7
 8005512:	4301      	orrs	r1, r0
 8005514:	6191      	str	r1, [r2, #24]
 8005516:	6993      	ldr	r3, [r2, #24]
 8005518:	4003      	ands	r3, r0
 800551a:	9301      	str	r3, [sp, #4]
 800551c:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800551e:	23c0      	movs	r3, #192	; 0xc0
 8005520:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005522:	3bbe      	subs	r3, #190	; 0xbe
 8005524:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005526:	3b01      	subs	r3, #1
 8005528:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800552a:	3302      	adds	r3, #2
 800552c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 800552e:	2300      	movs	r3, #0
 8005530:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005532:	a903      	add	r1, sp, #12
 8005534:	4819      	ldr	r0, [pc, #100]	; (800559c <HAL_UART_MspInit+0xa8>)
 8005536:	f7fd f88d 	bl	8002654 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800553a:	2200      	movs	r2, #0
 800553c:	2100      	movs	r1, #0
 800553e:	201b      	movs	r0, #27
 8005540:	f7fc ffd4 	bl	80024ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005544:	201b      	movs	r0, #27
 8005546:	f7fd f801 	bl	800254c <HAL_NVIC_EnableIRQ>
 800554a:	e7dc      	b.n	8005506 <HAL_UART_MspInit+0x12>
    __HAL_RCC_USART2_CLK_ENABLE();
 800554c:	4a12      	ldr	r2, [pc, #72]	; (8005598 <HAL_UART_MspInit+0xa4>)
 800554e:	69d1      	ldr	r1, [r2, #28]
 8005550:	2080      	movs	r0, #128	; 0x80
 8005552:	0280      	lsls	r0, r0, #10
 8005554:	4301      	orrs	r1, r0
 8005556:	61d1      	str	r1, [r2, #28]
 8005558:	69d3      	ldr	r3, [r2, #28]
 800555a:	4003      	ands	r3, r0
 800555c:	9302      	str	r3, [sp, #8]
 800555e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8005560:	230c      	movs	r3, #12
 8005562:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005564:	3b0a      	subs	r3, #10
 8005566:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005568:	3b01      	subs	r3, #1
 800556a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800556c:	2203      	movs	r2, #3
 800556e:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8005570:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005572:	2090      	movs	r0, #144	; 0x90
 8005574:	a903      	add	r1, sp, #12
 8005576:	05c0      	lsls	r0, r0, #23
 8005578:	f7fd f86c 	bl	8002654 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800557c:	2200      	movs	r2, #0
 800557e:	2100      	movs	r1, #0
 8005580:	201c      	movs	r0, #28
 8005582:	f7fc ffb3 	bl	80024ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005586:	201c      	movs	r0, #28
 8005588:	f7fc ffe0 	bl	800254c <HAL_NVIC_EnableIRQ>
}
 800558c:	e7bb      	b.n	8005506 <HAL_UART_MspInit+0x12>
 800558e:	46c0      	nop			; (mov r8, r8)
 8005590:	40013800 	.word	0x40013800
 8005594:	40004400 	.word	0x40004400
 8005598:	40021000 	.word	0x40021000
 800559c:	48000400 	.word	0x48000400

080055a0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80055a0:	b500      	push	{lr}
 80055a2:	b087      	sub	sp, #28
 80055a4:	0001      	movs	r1, r0
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority ,0); 
 80055a6:	2200      	movs	r2, #0
 80055a8:	2011      	movs	r0, #17
 80055aa:	f7fc ff9f 	bl	80024ec <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_IRQn); 
 80055ae:	2011      	movs	r0, #17
 80055b0:	f7fc ffcc 	bl	800254c <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80055b4:	4a13      	ldr	r2, [pc, #76]	; (8005604 <HAL_InitTick+0x64>)
 80055b6:	69d1      	ldr	r1, [r2, #28]
 80055b8:	2310      	movs	r3, #16
 80055ba:	4319      	orrs	r1, r3
 80055bc:	61d1      	str	r1, [r2, #28]
 80055be:	69d2      	ldr	r2, [r2, #28]
 80055c0:	4013      	ands	r3, r2
 80055c2:	9300      	str	r3, [sp, #0]
 80055c4:	9b00      	ldr	r3, [sp, #0]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80055c6:	a901      	add	r1, sp, #4
 80055c8:	a802      	add	r0, sp, #8
 80055ca:	f7fd fc2f 	bl	8002e2c <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 80055ce:	f7fd fc1d 	bl	8002e0c <HAL_RCC_GetPCLK1Freq>
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 80055d2:	490d      	ldr	r1, [pc, #52]	; (8005608 <HAL_InitTick+0x68>)
 80055d4:	f7fa fda2 	bl	800011c <__udivsi3>
 80055d8:	1e43      	subs	r3, r0, #1
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80055da:	480c      	ldr	r0, [pc, #48]	; (800560c <HAL_InitTick+0x6c>)
 80055dc:	4a0c      	ldr	r2, [pc, #48]	; (8005610 <HAL_InitTick+0x70>)
 80055de:	6002      	str	r2, [r0, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 80055e0:	4a0c      	ldr	r2, [pc, #48]	; (8005614 <HAL_InitTick+0x74>)
 80055e2:	60c2      	str	r2, [r0, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80055e4:	6043      	str	r3, [r0, #4]
  htim6.Init.ClockDivision = 0;
 80055e6:	2300      	movs	r3, #0
 80055e8:	6103      	str	r3, [r0, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80055ea:	6083      	str	r3, [r0, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80055ec:	f7fd fea6 	bl	800333c <HAL_TIM_Base_Init>
 80055f0:	2800      	cmp	r0, #0
 80055f2:	d002      	beq.n	80055fa <HAL_InitTick+0x5a>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
  }
  
  /* Return function status */
  return HAL_ERROR;
 80055f4:	2001      	movs	r0, #1
}
 80055f6:	b007      	add	sp, #28
 80055f8:	bd00      	pop	{pc}
    return HAL_TIM_Base_Start_IT(&htim6);
 80055fa:	4804      	ldr	r0, [pc, #16]	; (800560c <HAL_InitTick+0x6c>)
 80055fc:	f7fd fd5e 	bl	80030bc <HAL_TIM_Base_Start_IT>
 8005600:	e7f9      	b.n	80055f6 <HAL_InitTick+0x56>
 8005602:	46c0      	nop			; (mov r8, r8)
 8005604:	40021000 	.word	0x40021000
 8005608:	000f4240 	.word	0x000f4240
 800560c:	20000454 	.word	0x20000454
 8005610:	40001000 	.word	0x40001000
 8005614:	000003e7 	.word	0x000003e7

08005618 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8005618:	4770      	bx	lr

0800561a <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800561a:	e7fe      	b.n	800561a <HardFault_Handler>

0800561c <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800561c:	4770      	bx	lr

0800561e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800561e:	4770      	bx	lr

08005620 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8005620:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_SYSTICK_IRQHandler();
 8005622:	f7fc ffcc 	bl	80025be <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005626:	bd10      	pop	{r4, pc}

08005628 <RCC_IRQHandler>:

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8005628:	4770      	bx	lr
	...

0800562c <TIM6_IRQHandler>:

/**
* @brief This function handles TIM6 global interrupt.
*/
void TIM6_IRQHandler(void)
{
 800562c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800562e:	4802      	ldr	r0, [pc, #8]	; (8005638 <TIM6_IRQHandler+0xc>)
 8005630:	f7fd fd96 	bl	8003160 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8005634:	bd10      	pop	{r4, pc}
 8005636:	46c0      	nop			; (mov r8, r8)
 8005638:	20000454 	.word	0x20000454

0800563c <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
	if (READ_BIT(TIM3->SR, TIM_SR_UIF))
 800563c:	4b06      	ldr	r3, [pc, #24]	; (8005658 <TIM3_IRQHandler+0x1c>)
 800563e:	691b      	ldr	r3, [r3, #16]
 8005640:	07db      	lsls	r3, r3, #31
 8005642:	d504      	bpl.n	800564e <TIM3_IRQHandler+0x12>
	{
		CLEAR_BIT(TIM3->SR, TIM_SR_UIF);  //  
 8005644:	4a04      	ldr	r2, [pc, #16]	; (8005658 <TIM3_IRQHandler+0x1c>)
 8005646:	6913      	ldr	r3, [r2, #16]
 8005648:	2101      	movs	r1, #1
 800564a:	438b      	bics	r3, r1
 800564c:	6113      	str	r3, [r2, #16]
	}
	TimerFlagTIM3=1;
 800564e:	4b03      	ldr	r3, [pc, #12]	; (800565c <TIM3_IRQHandler+0x20>)
 8005650:	2201      	movs	r2, #1
 8005652:	701a      	strb	r2, [r3, #0]
}
 8005654:	4770      	bx	lr
 8005656:	46c0      	nop			; (mov r8, r8)
 8005658:	40000400 	.word	0x40000400
 800565c:	2000016a 	.word	0x2000016a

08005660 <TIM14_IRQHandler>:

void TIM14_IRQHandler(void)
{
	if (READ_BIT(TIM14->SR, TIM_SR_UIF))
 8005660:	4b06      	ldr	r3, [pc, #24]	; (800567c <TIM14_IRQHandler+0x1c>)
 8005662:	691b      	ldr	r3, [r3, #16]
 8005664:	07db      	lsls	r3, r3, #31
 8005666:	d504      	bpl.n	8005672 <TIM14_IRQHandler+0x12>
	{
		CLEAR_BIT(TIM14->SR, TIM_SR_UIF);  //  
 8005668:	4a04      	ldr	r2, [pc, #16]	; (800567c <TIM14_IRQHandler+0x1c>)
 800566a:	6913      	ldr	r3, [r2, #16]
 800566c:	2101      	movs	r1, #1
 800566e:	438b      	bics	r3, r1
 8005670:	6113      	str	r3, [r2, #16]
	}
//	CallbackTIM14();
	TimerCounterTIM14++;
 8005672:	4a03      	ldr	r2, [pc, #12]	; (8005680 <TIM14_IRQHandler+0x20>)
 8005674:	8813      	ldrh	r3, [r2, #0]
 8005676:	3301      	adds	r3, #1
 8005678:	8013      	strh	r3, [r2, #0]

}
 800567a:	4770      	bx	lr
 800567c:	40002000 	.word	0x40002000
 8005680:	20000194 	.word	0x20000194

08005684 <TIM16_IRQHandler>:

void TIM16_IRQHandler(void)
{
 8005684:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM17_IRQn 0 */

  /* USER CODE END TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8005686:	4802      	ldr	r0, [pc, #8]	; (8005690 <TIM16_IRQHandler+0xc>)
 8005688:	f7fd fd6a 	bl	8003160 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM17_IRQn 1 */

  /* USER CODE END TIM17_IRQn 1 */
}
 800568c:	bd10      	pop	{r4, pc}
 800568e:	46c0      	nop			; (mov r8, r8)
 8005690:	2000040c 	.word	0x2000040c

08005694 <TIM17_IRQHandler>:

void TIM17_IRQHandler(void)
{
	if (READ_BIT(TIM17->SR, TIM_SR_UIF))
 8005694:	4b07      	ldr	r3, [pc, #28]	; (80056b4 <TIM17_IRQHandler+0x20>)
 8005696:	691b      	ldr	r3, [r3, #16]
 8005698:	07db      	lsls	r3, r3, #31
 800569a:	d504      	bpl.n	80056a6 <TIM17_IRQHandler+0x12>
	{
		CLEAR_BIT(TIM17->SR, TIM_SR_UIF);  //  
 800569c:	4a05      	ldr	r2, [pc, #20]	; (80056b4 <TIM17_IRQHandler+0x20>)
 800569e:	6913      	ldr	r3, [r2, #16]
 80056a0:	2101      	movs	r1, #1
 80056a2:	438b      	bics	r3, r1
 80056a4:	6113      	str	r3, [r2, #16]
	}
    // PB9 = 0
    GPIOB->ODR &= ~GPIO_ODR_9;
 80056a6:	4a04      	ldr	r2, [pc, #16]	; (80056b8 <TIM17_IRQHandler+0x24>)
 80056a8:	6953      	ldr	r3, [r2, #20]
 80056aa:	4904      	ldr	r1, [pc, #16]	; (80056bc <TIM17_IRQHandler+0x28>)
 80056ac:	400b      	ands	r3, r1
 80056ae:	6153      	str	r3, [r2, #20]
}
 80056b0:	4770      	bx	lr
 80056b2:	46c0      	nop			; (mov r8, r8)
 80056b4:	40014800 	.word	0x40014800
 80056b8:	48000400 	.word	0x48000400
 80056bc:	fffffdff 	.word	0xfffffdff

080056c0 <TIM15_IRQHandler>:

void TIM15_IRQHandler(void)
{
	if (READ_BIT(TIM15->SR, TIM_SR_UIF))
 80056c0:	4b0c      	ldr	r3, [pc, #48]	; (80056f4 <TIM15_IRQHandler+0x34>)
 80056c2:	691b      	ldr	r3, [r3, #16]
 80056c4:	07db      	lsls	r3, r3, #31
 80056c6:	d504      	bpl.n	80056d2 <TIM15_IRQHandler+0x12>
	{
		CLEAR_BIT(TIM15->SR, TIM_SR_UIF);  //  
 80056c8:	4a0a      	ldr	r2, [pc, #40]	; (80056f4 <TIM15_IRQHandler+0x34>)
 80056ca:	6913      	ldr	r3, [r2, #16]
 80056cc:	2101      	movs	r1, #1
 80056ce:	438b      	bics	r3, r1
 80056d0:	6113      	str	r3, [r2, #16]
	}
	TimerCounterTIM15++;
 80056d2:	4a09      	ldr	r2, [pc, #36]	; (80056f8 <TIM15_IRQHandler+0x38>)
 80056d4:	7813      	ldrb	r3, [r2, #0]
 80056d6:	3301      	adds	r3, #1
 80056d8:	7013      	strb	r3, [r2, #0]
	if(FlagMogan == 0)
 80056da:	4b08      	ldr	r3, [pc, #32]	; (80056fc <TIM15_IRQHandler+0x3c>)
 80056dc:	781b      	ldrb	r3, [r3, #0]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d103      	bne.n	80056ea <TIM15_IRQHandler+0x2a>
	{
		FlagMogan=1;
 80056e2:	4b06      	ldr	r3, [pc, #24]	; (80056fc <TIM15_IRQHandler+0x3c>)
 80056e4:	2201      	movs	r2, #1
 80056e6:	701a      	strb	r2, [r3, #0]
	else
	{
		FlagMogan=0;
	}

}
 80056e8:	4770      	bx	lr
		FlagMogan=0;
 80056ea:	4b04      	ldr	r3, [pc, #16]	; (80056fc <TIM15_IRQHandler+0x3c>)
 80056ec:	2200      	movs	r2, #0
 80056ee:	701a      	strb	r2, [r3, #0]
}
 80056f0:	e7fa      	b.n	80056e8 <TIM15_IRQHandler+0x28>
 80056f2:	46c0      	nop			; (mov r8, r8)
 80056f4:	40014000 	.word	0x40014000
 80056f8:	2000019e 	.word	0x2000019e
 80056fc:	2000019f 	.word	0x2000019f

08005700 <SPI1_IRQHandler>:
/**
* @brief This function handles SPI1 global interrupt.
*/
void SPI1_IRQHandler(void)
{
 8005700:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8005702:	4802      	ldr	r0, [pc, #8]	; (800570c <SPI1_IRQHandler+0xc>)
 8005704:	f7fd fc3e 	bl	8002f84 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8005708:	bd10      	pop	{r4, pc}
 800570a:	46c0      	nop			; (mov r8, r8)
 800570c:	200002e0 	.word	0x200002e0

08005710 <USART1_IRQHandler>:

/**
* @brief This function handles USART1 global interrupt.
*/
void USART1_IRQHandler(void)
{
 8005710:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005712:	4802      	ldr	r0, [pc, #8]	; (800571c <USART1_IRQHandler+0xc>)
 8005714:	f7fe f802 	bl	800371c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8005718:	bd10      	pop	{r4, pc}
 800571a:	46c0      	nop			; (mov r8, r8)
 800571c:	20000258 	.word	0x20000258

08005720 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt.
*/
void USART2_IRQHandler(void)
{
 8005720:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8005722:	4802      	ldr	r0, [pc, #8]	; (800572c <USART2_IRQHandler+0xc>)
 8005724:	f7fd fffa 	bl	800371c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005728:	bd10      	pop	{r4, pc}
 800572a:	46c0      	nop			; (mov r8, r8)
 800572c:	20000344 	.word	0x20000344

08005730 <EXTI2_3_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI2_3_IRQHandler (void) //  PB2
{
 8005730:	b510      	push	{r4, lr}
	if((EXTI->PR & EXTI_PR_PR2) > 0)
 8005732:	4b04      	ldr	r3, [pc, #16]	; (8005744 <EXTI2_3_IRQHandler+0x14>)
 8005734:	695b      	ldr	r3, [r3, #20]
 8005736:	075b      	lsls	r3, r3, #29
 8005738:	d400      	bmi.n	800573c <EXTI2_3_IRQHandler+0xc>
	{
		HAL_GPIO_EXTI_Callback(GPIO_PIN_2);
	}
}
 800573a:	bd10      	pop	{r4, pc}
		HAL_GPIO_EXTI_Callback(GPIO_PIN_2);
 800573c:	2004      	movs	r0, #4
 800573e:	f7ff f9c1 	bl	8004ac4 <HAL_GPIO_EXTI_Callback>
}
 8005742:	e7fa      	b.n	800573a <EXTI2_3_IRQHandler+0xa>
 8005744:	40010400 	.word	0x40010400

08005748 <EXTI4_15_IRQHandler>:
void EXTI4_15_IRQHandler (void) //  PB8
{
 8005748:	b510      	push	{r4, lr}
	if((EXTI->PR & EXTI_PR_PR8) > 0)
 800574a:	4b05      	ldr	r3, [pc, #20]	; (8005760 <EXTI4_15_IRQHandler+0x18>)
 800574c:	695b      	ldr	r3, [r3, #20]
 800574e:	05db      	lsls	r3, r3, #23
 8005750:	d400      	bmi.n	8005754 <EXTI4_15_IRQHandler+0xc>
	{
		HAL_GPIO_EXTI_Callback(GPIO_PIN_8);
	}

}
 8005752:	bd10      	pop	{r4, pc}
		HAL_GPIO_EXTI_Callback(GPIO_PIN_8);
 8005754:	2080      	movs	r0, #128	; 0x80
 8005756:	0040      	lsls	r0, r0, #1
 8005758:	f7ff f9b4 	bl	8004ac4 <HAL_GPIO_EXTI_Callback>
}
 800575c:	e7f9      	b.n	8005752 <EXTI4_15_IRQHandler+0xa>
 800575e:	46c0      	nop			; (mov r8, r8)
 8005760:	40010400 	.word	0x40010400

08005764 <eMBFuncReadCoils>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadCoils( UCHAR * pucFrame, USHORT * usLen )
{
 8005764:	b570      	push	{r4, r5, r6, lr}
 8005766:	0003      	movs	r3, r0
 8005768:	000c      	movs	r4, r1
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 800576a:	880a      	ldrh	r2, [r1, #0]
 800576c:	2a05      	cmp	r2, #5
 800576e:	d001      	beq.n	8005774 <eMBFuncReadCoils+0x10>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8005770:	2003      	movs	r0, #3
    }
    return eStatus;
}
 8005772:	bd70      	pop	{r4, r5, r6, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 8005774:	7842      	ldrb	r2, [r0, #1]
 8005776:	0212      	lsls	r2, r2, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8005778:	7881      	ldrb	r1, [r0, #2]
 800577a:	4311      	orrs	r1, r2
        usRegAddress++;
 800577c:	3101      	adds	r1, #1
 800577e:	b289      	uxth	r1, r1
        usCoilCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF] << 8 );
 8005780:	78c2      	ldrb	r2, [r0, #3]
 8005782:	0212      	lsls	r2, r2, #8
        usCoilCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF + 1] );
 8005784:	7900      	ldrb	r0, [r0, #4]
 8005786:	4302      	orrs	r2, r0
        if( ( usCoilCount >= 1 ) &&
 8005788:	1e50      	subs	r0, r2, #1
 800578a:	b280      	uxth	r0, r0
 800578c:	4d12      	ldr	r5, [pc, #72]	; (80057d8 <eMBFuncReadCoils+0x74>)
 800578e:	42a8      	cmp	r0, r5
 8005790:	d820      	bhi.n	80057d4 <eMBFuncReadCoils+0x70>
            *usLen = MB_PDU_FUNC_OFF;
 8005792:	2000      	movs	r0, #0
 8005794:	8020      	strh	r0, [r4, #0]
            *pucFrameCur++ = MB_FUNC_READ_COILS;
 8005796:	3001      	adds	r0, #1
 8005798:	7018      	strb	r0, [r3, #0]
            *usLen += 1;
 800579a:	8820      	ldrh	r0, [r4, #0]
 800579c:	3001      	adds	r0, #1
 800579e:	8020      	strh	r0, [r4, #0]
            if( ( usCoilCount & 0x0007 ) != 0 )
 80057a0:	0750      	lsls	r0, r2, #29
 80057a2:	d011      	beq.n	80057c8 <eMBFuncReadCoils+0x64>
                ucNBytes = ( UCHAR )( usCoilCount / 8 + 1 );
 80057a4:	08d5      	lsrs	r5, r2, #3
 80057a6:	b2ed      	uxtb	r5, r5
 80057a8:	3501      	adds	r5, #1
 80057aa:	b2ed      	uxtb	r5, r5
            *pucFrameCur++ = ucNBytes;
 80057ac:	1c98      	adds	r0, r3, #2
 80057ae:	705d      	strb	r5, [r3, #1]
            *usLen += 1;
 80057b0:	8823      	ldrh	r3, [r4, #0]
 80057b2:	3301      	adds	r3, #1
 80057b4:	8023      	strh	r3, [r4, #0]
                eMBRegCoilsCB( pucFrameCur, usRegAddress, usCoilCount,
 80057b6:	2300      	movs	r3, #0
 80057b8:	f7ff fb02 	bl	8004dc0 <eMBRegCoilsCB>
            if( eRegStatus != MB_ENOERR )
 80057bc:	2800      	cmp	r0, #0
 80057be:	d106      	bne.n	80057ce <eMBFuncReadCoils+0x6a>
                *usLen += ucNBytes;;
 80057c0:	8823      	ldrh	r3, [r4, #0]
 80057c2:	195d      	adds	r5, r3, r5
 80057c4:	8025      	strh	r5, [r4, #0]
 80057c6:	e7d4      	b.n	8005772 <eMBFuncReadCoils+0xe>
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
 80057c8:	08d5      	lsrs	r5, r2, #3
 80057ca:	b2ed      	uxtb	r5, r5
 80057cc:	e7ee      	b.n	80057ac <eMBFuncReadCoils+0x48>
                eStatus = prveMBError2Exception( eRegStatus );
 80057ce:	f000 f9a9 	bl	8005b24 <prveMBError2Exception>
 80057d2:	e7ce      	b.n	8005772 <eMBFuncReadCoils+0xe>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80057d4:	2003      	movs	r0, #3
 80057d6:	e7cc      	b.n	8005772 <eMBFuncReadCoils+0xe>
 80057d8:	000007ce 	.word	0x000007ce

080057dc <eMBFuncWriteCoil>:

#if MB_FUNC_WRITE_COIL_ENABLED > 0
eMBException
eMBFuncWriteCoil( UCHAR * pucFrame, USHORT * usLen )
{
 80057dc:	b500      	push	{lr}
 80057de:	b083      	sub	sp, #12
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 80057e0:	880b      	ldrh	r3, [r1, #0]
 80057e2:	2b05      	cmp	r3, #5
 80057e4:	d002      	beq.n	80057ec <eMBFuncWriteCoil+0x10>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80057e6:	2003      	movs	r0, #3
    }
    return eStatus;
}
 80057e8:	b003      	add	sp, #12
 80057ea:	bd00      	pop	{pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 80057ec:	7843      	ldrb	r3, [r0, #1]
 80057ee:	021b      	lsls	r3, r3, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 80057f0:	7881      	ldrb	r1, [r0, #2]
 80057f2:	4319      	orrs	r1, r3
        usRegAddress++;
 80057f4:	3101      	adds	r1, #1
 80057f6:	b289      	uxth	r1, r1
        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 80057f8:	7903      	ldrb	r3, [r0, #4]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d119      	bne.n	8005832 <eMBFuncWriteCoil+0x56>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
 80057fe:	78c2      	ldrb	r2, [r0, #3]
 8005800:	1e53      	subs	r3, r2, #1
 8005802:	b2db      	uxtb	r3, r3
        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 8005804:	2bfd      	cmp	r3, #253	; 0xfd
 8005806:	d916      	bls.n	8005836 <eMBFuncWriteCoil+0x5a>
            ucBuf[1] = 0;
 8005808:	ab01      	add	r3, sp, #4
 800580a:	2000      	movs	r0, #0
 800580c:	7058      	strb	r0, [r3, #1]
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
 800580e:	2aff      	cmp	r2, #255	; 0xff
 8005810:	d00c      	beq.n	800582c <eMBFuncWriteCoil+0x50>
                ucBuf[0] = 0;
 8005812:	ab01      	add	r3, sp, #4
 8005814:	2200      	movs	r2, #0
 8005816:	701a      	strb	r2, [r3, #0]
                eMBRegCoilsCB( &ucBuf[0], usRegAddress, 1, MB_REG_WRITE );
 8005818:	2301      	movs	r3, #1
 800581a:	2201      	movs	r2, #1
 800581c:	a801      	add	r0, sp, #4
 800581e:	f7ff facf 	bl	8004dc0 <eMBRegCoilsCB>
            if( eRegStatus != MB_ENOERR )
 8005822:	2800      	cmp	r0, #0
 8005824:	d0e0      	beq.n	80057e8 <eMBFuncWriteCoil+0xc>
                eStatus = prveMBError2Exception( eRegStatus );
 8005826:	f000 f97d 	bl	8005b24 <prveMBError2Exception>
 800582a:	e7dd      	b.n	80057e8 <eMBFuncWriteCoil+0xc>
                ucBuf[0] = 1;
 800582c:	3afe      	subs	r2, #254	; 0xfe
 800582e:	701a      	strb	r2, [r3, #0]
 8005830:	e7f2      	b.n	8005818 <eMBFuncWriteCoil+0x3c>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8005832:	2003      	movs	r0, #3
 8005834:	e7d8      	b.n	80057e8 <eMBFuncWriteCoil+0xc>
 8005836:	2003      	movs	r0, #3
 8005838:	e7d6      	b.n	80057e8 <eMBFuncWriteCoil+0xc>

0800583a <eMBFuncWriteMultipleCoils>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_COILS_ENABLED > 0
eMBException
eMBFuncWriteMultipleCoils( UCHAR * pucFrame, USHORT * usLen )
{
 800583a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800583c:	000c      	movs	r4, r1
    UCHAR           ucByteCountVerify;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 800583e:	880b      	ldrh	r3, [r1, #0]
 8005840:	2b05      	cmp	r3, #5
 8005842:	d929      	bls.n	8005898 <eMBFuncWriteMultipleCoils+0x5e>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 8005844:	7841      	ldrb	r1, [r0, #1]
 8005846:	0209      	lsls	r1, r1, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 8005848:	7883      	ldrb	r3, [r0, #2]
 800584a:	430b      	orrs	r3, r1
        usRegAddress++;
 800584c:	3301      	adds	r3, #1
 800584e:	b299      	uxth	r1, r3

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
 8005850:	78c2      	ldrb	r2, [r0, #3]
 8005852:	0212      	lsls	r2, r2, #8
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
 8005854:	7903      	ldrb	r3, [r0, #4]
 8005856:	431a      	orrs	r2, r3

        ucByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
 8005858:	7946      	ldrb	r6, [r0, #5]

        /* Compute the number of expected bytes in the request. */
        if( ( usCoilCnt & 0x0007 ) != 0 )
 800585a:	075b      	lsls	r3, r3, #29
 800585c:	d00d      	beq.n	800587a <eMBFuncWriteMultipleCoils+0x40>
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
 800585e:	08d3      	lsrs	r3, r2, #3
 8005860:	b2db      	uxtb	r3, r3
 8005862:	3301      	adds	r3, #1
 8005864:	b2db      	uxtb	r3, r3
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
        }

        if( ( usCoilCnt >= 1 ) &&
 8005866:	1e55      	subs	r5, r2, #1
 8005868:	b2ad      	uxth	r5, r5
 800586a:	27f6      	movs	r7, #246	; 0xf6
 800586c:	00ff      	lsls	r7, r7, #3
 800586e:	42bd      	cmp	r5, r7
 8005870:	d214      	bcs.n	800589c <eMBFuncWriteMultipleCoils+0x62>
            ( usCoilCnt <= MB_PDU_FUNC_WRITE_MUL_COILCNT_MAX ) &&
 8005872:	42b3      	cmp	r3, r6
 8005874:	d004      	beq.n	8005880 <eMBFuncWriteMultipleCoils+0x46>
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8005876:	2003      	movs	r0, #3
 8005878:	e00f      	b.n	800589a <eMBFuncWriteMultipleCoils+0x60>
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
 800587a:	08d3      	lsrs	r3, r2, #3
 800587c:	b2db      	uxtb	r3, r3
 800587e:	e7f2      	b.n	8005866 <eMBFuncWriteMultipleCoils+0x2c>
                eMBRegCoilsCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
 8005880:	3006      	adds	r0, #6
 8005882:	2301      	movs	r3, #1
 8005884:	f7ff fa9c 	bl	8004dc0 <eMBRegCoilsCB>
            if( eRegStatus != MB_ENOERR )
 8005888:	2800      	cmp	r0, #0
 800588a:	d102      	bne.n	8005892 <eMBFuncWriteMultipleCoils+0x58>
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 800588c:	2305      	movs	r3, #5
 800588e:	8023      	strh	r3, [r4, #0]
 8005890:	e003      	b.n	800589a <eMBFuncWriteMultipleCoils+0x60>
                eStatus = prveMBError2Exception( eRegStatus );
 8005892:	f000 f947 	bl	8005b24 <prveMBError2Exception>
 8005896:	e000      	b.n	800589a <eMBFuncWriteMultipleCoils+0x60>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8005898:	2003      	movs	r0, #3
    }
    return eStatus;
}
 800589a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800589c:	2003      	movs	r0, #3
 800589e:	e7fc      	b.n	800589a <eMBFuncWriteMultipleCoils+0x60>

080058a0 <eMBFuncReadDiscreteInputs>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadDiscreteInputs( UCHAR * pucFrame, USHORT * usLen )
{
 80058a0:	b570      	push	{r4, r5, r6, lr}
 80058a2:	0003      	movs	r3, r0
 80058a4:	000c      	movs	r4, r1
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 80058a6:	880a      	ldrh	r2, [r1, #0]
 80058a8:	2a05      	cmp	r2, #5
 80058aa:	d001      	beq.n	80058b0 <eMBFuncReadDiscreteInputs+0x10>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80058ac:	2003      	movs	r0, #3
    }
    return eStatus;
}
 80058ae:	bd70      	pop	{r4, r5, r6, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 80058b0:	7842      	ldrb	r2, [r0, #1]
 80058b2:	0212      	lsls	r2, r2, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 80058b4:	7881      	ldrb	r1, [r0, #2]
 80058b6:	4311      	orrs	r1, r2
        usRegAddress++;
 80058b8:	3101      	adds	r1, #1
 80058ba:	b289      	uxth	r1, r1
        usDiscreteCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF] << 8 );
 80058bc:	78c2      	ldrb	r2, [r0, #3]
 80058be:	0212      	lsls	r2, r2, #8
        usDiscreteCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF + 1] );
 80058c0:	7900      	ldrb	r0, [r0, #4]
 80058c2:	4302      	orrs	r2, r0
        if( ( usDiscreteCnt >= 1 ) &&
 80058c4:	1e50      	subs	r0, r2, #1
 80058c6:	b280      	uxth	r0, r0
 80058c8:	4d12      	ldr	r5, [pc, #72]	; (8005914 <eMBFuncReadDiscreteInputs+0x74>)
 80058ca:	42a8      	cmp	r0, r5
 80058cc:	d81f      	bhi.n	800590e <eMBFuncReadDiscreteInputs+0x6e>
            *usLen = MB_PDU_FUNC_OFF;
 80058ce:	2000      	movs	r0, #0
 80058d0:	8020      	strh	r0, [r4, #0]
            *pucFrameCur++ = MB_FUNC_READ_DISCRETE_INPUTS;
 80058d2:	3002      	adds	r0, #2
 80058d4:	7018      	strb	r0, [r3, #0]
            *usLen += 1;
 80058d6:	8820      	ldrh	r0, [r4, #0]
 80058d8:	3001      	adds	r0, #1
 80058da:	8020      	strh	r0, [r4, #0]
            if( ( usDiscreteCnt & 0x0007 ) != 0 )
 80058dc:	0750      	lsls	r0, r2, #29
 80058de:	d010      	beq.n	8005902 <eMBFuncReadDiscreteInputs+0x62>
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 + 1 );
 80058e0:	08d5      	lsrs	r5, r2, #3
 80058e2:	b2ed      	uxtb	r5, r5
 80058e4:	3501      	adds	r5, #1
 80058e6:	b2ed      	uxtb	r5, r5
            *pucFrameCur++ = ucNBytes;
 80058e8:	1c98      	adds	r0, r3, #2
 80058ea:	705d      	strb	r5, [r3, #1]
            *usLen += 1;
 80058ec:	8823      	ldrh	r3, [r4, #0]
 80058ee:	3301      	adds	r3, #1
 80058f0:	8023      	strh	r3, [r4, #0]
                eMBRegDiscreteCB( pucFrameCur, usRegAddress, usDiscreteCnt );
 80058f2:	f7ff fa67 	bl	8004dc4 <eMBRegDiscreteCB>
            if( eRegStatus != MB_ENOERR )
 80058f6:	2800      	cmp	r0, #0
 80058f8:	d106      	bne.n	8005908 <eMBFuncReadDiscreteInputs+0x68>
                *usLen += ucNBytes;;
 80058fa:	8823      	ldrh	r3, [r4, #0]
 80058fc:	195d      	adds	r5, r3, r5
 80058fe:	8025      	strh	r5, [r4, #0]
 8005900:	e7d5      	b.n	80058ae <eMBFuncReadDiscreteInputs+0xe>
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
 8005902:	08d5      	lsrs	r5, r2, #3
 8005904:	b2ed      	uxtb	r5, r5
 8005906:	e7ef      	b.n	80058e8 <eMBFuncReadDiscreteInputs+0x48>
                eStatus = prveMBError2Exception( eRegStatus );
 8005908:	f000 f90c 	bl	8005b24 <prveMBError2Exception>
 800590c:	e7cf      	b.n	80058ae <eMBFuncReadDiscreteInputs+0xe>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800590e:	2003      	movs	r0, #3
 8005910:	e7cd      	b.n	80058ae <eMBFuncReadDiscreteInputs+0xe>
 8005912:	46c0      	nop			; (mov r8, r8)
 8005914:	000007ce 	.word	0x000007ce

08005918 <eMBFuncWriteHoldingRegister>:

#if MB_FUNC_WRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8005918:	b510      	push	{r4, lr}
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 800591a:	880b      	ldrh	r3, [r1, #0]
 800591c:	2b05      	cmp	r3, #5
 800591e:	d001      	beq.n	8005924 <eMBFuncWriteHoldingRegister+0xc>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8005920:	2003      	movs	r0, #3
    }
    return eStatus;
}
 8005922:	bd10      	pop	{r4, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 8005924:	7843      	ldrb	r3, [r0, #1]
 8005926:	021b      	lsls	r3, r3, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 8005928:	7881      	ldrb	r1, [r0, #2]
 800592a:	4319      	orrs	r1, r3
        usRegAddress++;
 800592c:	3101      	adds	r1, #1
 800592e:	b289      	uxth	r1, r1
        eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
 8005930:	3003      	adds	r0, #3
 8005932:	2301      	movs	r3, #1
 8005934:	2201      	movs	r2, #1
 8005936:	f7ff f9c1 	bl	8004cbc <eMBRegHoldingCB>
        if( eRegStatus != MB_ENOERR )
 800593a:	2800      	cmp	r0, #0
 800593c:	d0f1      	beq.n	8005922 <eMBFuncWriteHoldingRegister+0xa>
            eStatus = prveMBError2Exception( eRegStatus );
 800593e:	f000 f8f1 	bl	8005b24 <prveMBError2Exception>
 8005942:	e7ee      	b.n	8005922 <eMBFuncWriteHoldingRegister+0xa>

08005944 <eMBFuncWriteMultipleHoldingRegister>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_HOLDING_ENABLED > 0
eMBException
eMBFuncWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8005944:	b570      	push	{r4, r5, r6, lr}
 8005946:	000c      	movs	r4, r1
    UCHAR           ucRegByteCount;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 8005948:	880b      	ldrh	r3, [r1, #0]
 800594a:	2b05      	cmp	r3, #5
 800594c:	d920      	bls.n	8005990 <eMBFuncWriteMultipleHoldingRegister+0x4c>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 800594e:	7841      	ldrb	r1, [r0, #1]
 8005950:	0209      	lsls	r1, r1, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 8005952:	7883      	ldrb	r3, [r0, #2]
 8005954:	430b      	orrs	r3, r1
        usRegAddress++;
 8005956:	3301      	adds	r3, #1
 8005958:	b299      	uxth	r1, r3

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
 800595a:	78c3      	ldrb	r3, [r0, #3]
 800595c:	021b      	lsls	r3, r3, #8
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );
 800595e:	7902      	ldrb	r2, [r0, #4]
 8005960:	431a      	orrs	r2, r3

        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
 8005962:	7945      	ldrb	r5, [r0, #5]

        if( ( usRegCount >= 1 ) &&
 8005964:	1e53      	subs	r3, r2, #1
 8005966:	b29b      	uxth	r3, r3
 8005968:	2b77      	cmp	r3, #119	; 0x77
 800596a:	d813      	bhi.n	8005994 <eMBFuncWriteMultipleHoldingRegister+0x50>
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
            ( ucRegByteCount == ( UCHAR ) ( 2 * usRegCount ) ) )
 800596c:	0053      	lsls	r3, r2, #1
 800596e:	b2db      	uxtb	r3, r3
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
 8005970:	42ab      	cmp	r3, r5
 8005972:	d001      	beq.n	8005978 <eMBFuncWriteMultipleHoldingRegister+0x34>
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8005974:	2003      	movs	r0, #3
 8005976:	e00c      	b.n	8005992 <eMBFuncWriteMultipleHoldingRegister+0x4e>
                eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
 8005978:	3006      	adds	r0, #6
 800597a:	2301      	movs	r3, #1
 800597c:	f7ff f99e 	bl	8004cbc <eMBRegHoldingCB>
            if( eRegStatus != MB_ENOERR )
 8005980:	2800      	cmp	r0, #0
 8005982:	d102      	bne.n	800598a <eMBFuncWriteMultipleHoldingRegister+0x46>
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 8005984:	2305      	movs	r3, #5
 8005986:	8023      	strh	r3, [r4, #0]
 8005988:	e003      	b.n	8005992 <eMBFuncWriteMultipleHoldingRegister+0x4e>
                eStatus = prveMBError2Exception( eRegStatus );
 800598a:	f000 f8cb 	bl	8005b24 <prveMBError2Exception>
 800598e:	e000      	b.n	8005992 <eMBFuncWriteMultipleHoldingRegister+0x4e>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8005990:	2003      	movs	r0, #3
    }
    return eStatus;
}
 8005992:	bd70      	pop	{r4, r5, r6, pc}
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8005994:	2003      	movs	r0, #3
 8005996:	e7fc      	b.n	8005992 <eMBFuncWriteMultipleHoldingRegister+0x4e>

08005998 <eMBFuncReadHoldingRegister>:

#if MB_FUNC_READ_HOLDING_ENABLED > 0

eMBException
eMBFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8005998:	b570      	push	{r4, r5, r6, lr}
 800599a:	000c      	movs	r4, r1
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 800599c:	880b      	ldrh	r3, [r1, #0]
 800599e:	2b05      	cmp	r3, #5
 80059a0:	d001      	beq.n	80059a6 <eMBFuncReadHoldingRegister+0xe>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80059a2:	2003      	movs	r0, #3
    }
    return eStatus;
}
 80059a4:	bd70      	pop	{r4, r5, r6, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 80059a6:	7841      	ldrb	r1, [r0, #1]
 80059a8:	0209      	lsls	r1, r1, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 80059aa:	7883      	ldrb	r3, [r0, #2]
 80059ac:	430b      	orrs	r3, r1
        usRegAddress++;
 80059ae:	3301      	adds	r3, #1
 80059b0:	b299      	uxth	r1, r3
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 80059b2:	7902      	ldrb	r2, [r0, #4]
 80059b4:	0015      	movs	r5, r2
        if( ( usRegCount >= 1 ) && ( usRegCount <= MB_PDU_FUNC_READ_REGCNT_MAX ) )
 80059b6:	1e53      	subs	r3, r2, #1
 80059b8:	b29b      	uxth	r3, r3
 80059ba:	2b7c      	cmp	r3, #124	; 0x7c
 80059bc:	d901      	bls.n	80059c2 <eMBFuncReadHoldingRegister+0x2a>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80059be:	2003      	movs	r0, #3
 80059c0:	e7f0      	b.n	80059a4 <eMBFuncReadHoldingRegister+0xc>
            *usLen = MB_PDU_FUNC_OFF;
 80059c2:	2300      	movs	r3, #0
 80059c4:	8023      	strh	r3, [r4, #0]
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
 80059c6:	3303      	adds	r3, #3
 80059c8:	7003      	strb	r3, [r0, #0]
            *usLen += 1;
 80059ca:	8823      	ldrh	r3, [r4, #0]
 80059cc:	3301      	adds	r3, #1
 80059ce:	8023      	strh	r3, [r4, #0]
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
 80059d0:	1c86      	adds	r6, r0, #2
 80059d2:	0052      	lsls	r2, r2, #1
 80059d4:	7042      	strb	r2, [r0, #1]
            *usLen += 1;
 80059d6:	8823      	ldrh	r3, [r4, #0]
 80059d8:	3301      	adds	r3, #1
 80059da:	8023      	strh	r3, [r4, #0]
            eRegStatus = eMBRegHoldingCB( pucFrameCur, usRegAddress, usRegCount, MB_REG_READ );
 80059dc:	2300      	movs	r3, #0
 80059de:	002a      	movs	r2, r5
 80059e0:	0030      	movs	r0, r6
 80059e2:	f7ff f96b 	bl	8004cbc <eMBRegHoldingCB>
            if( eRegStatus != MB_ENOERR )
 80059e6:	2800      	cmp	r0, #0
 80059e8:	d104      	bne.n	80059f4 <eMBFuncReadHoldingRegister+0x5c>
                *usLen += usRegCount * 2;
 80059ea:	006d      	lsls	r5, r5, #1
 80059ec:	8823      	ldrh	r3, [r4, #0]
 80059ee:	195d      	adds	r5, r3, r5
 80059f0:	8025      	strh	r5, [r4, #0]
 80059f2:	e7d7      	b.n	80059a4 <eMBFuncReadHoldingRegister+0xc>
                eStatus = prveMBError2Exception( eRegStatus );
 80059f4:	f000 f896 	bl	8005b24 <prveMBError2Exception>
 80059f8:	e7d4      	b.n	80059a4 <eMBFuncReadHoldingRegister+0xc>

080059fa <eMBFuncReadWriteMultipleHoldingRegister>:

#if MB_FUNC_READWRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 80059fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059fc:	0004      	movs	r4, r0
 80059fe:	000d      	movs	r5, r1
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 8005a00:	880b      	ldrh	r3, [r1, #0]
 8005a02:	2b09      	cmp	r3, #9
 8005a04:	d946      	bls.n	8005a94 <eMBFuncReadWriteMultipleHoldingRegister+0x9a>
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
 8005a06:	7843      	ldrb	r3, [r0, #1]
 8005a08:	021b      	lsls	r3, r3, #8
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
 8005a0a:	7881      	ldrb	r1, [r0, #2]
 8005a0c:	4319      	orrs	r1, r3
        usRegReadAddress++;
 8005a0e:	3101      	adds	r1, #1
 8005a10:	b28e      	uxth	r6, r1

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
 8005a12:	78c7      	ldrb	r7, [r0, #3]
 8005a14:	023f      	lsls	r7, r7, #8
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );
 8005a16:	7903      	ldrb	r3, [r0, #4]
 8005a18:	431f      	orrs	r7, r3

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
 8005a1a:	7943      	ldrb	r3, [r0, #5]
 8005a1c:	021b      	lsls	r3, r3, #8
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
 8005a1e:	7981      	ldrb	r1, [r0, #6]
 8005a20:	4319      	orrs	r1, r3
        usRegWriteAddress++;
 8005a22:	3101      	adds	r1, #1
 8005a24:	b289      	uxth	r1, r1

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
 8005a26:	79c3      	ldrb	r3, [r0, #7]
 8005a28:	021b      	lsls	r3, r3, #8
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
 8005a2a:	7a02      	ldrb	r2, [r0, #8]
 8005a2c:	431a      	orrs	r2, r3

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];
 8005a2e:	7a40      	ldrb	r0, [r0, #9]

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
 8005a30:	1e7b      	subs	r3, r7, #1
 8005a32:	b29b      	uxth	r3, r3
 8005a34:	2b7c      	cmp	r3, #124	; 0x7c
 8005a36:	d82f      	bhi.n	8005a98 <eMBFuncReadWriteMultipleHoldingRegister+0x9e>
 8005a38:	2a00      	cmp	r2, #0
 8005a3a:	d02f      	beq.n	8005a9c <eMBFuncReadWriteMultipleHoldingRegister+0xa2>
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 8005a3c:	2a79      	cmp	r2, #121	; 0x79
 8005a3e:	d82f      	bhi.n	8005aa0 <eMBFuncReadWriteMultipleHoldingRegister+0xa6>
            ( ( 2 * usRegWriteCount ) == ucRegWriteByteCount ) )
 8005a40:	0053      	lsls	r3, r2, #1
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 8005a42:	4283      	cmp	r3, r0
 8005a44:	d001      	beq.n	8005a4a <eMBFuncReadWriteMultipleHoldingRegister+0x50>
                eStatus = prveMBError2Exception( eRegStatus );
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8005a46:	2003      	movs	r0, #3
 8005a48:	e025      	b.n	8005a96 <eMBFuncReadWriteMultipleHoldingRegister+0x9c>
            eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_READWRITE_WRITE_VALUES_OFF],
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	0020      	movs	r0, r4
 8005a4e:	300a      	adds	r0, #10
 8005a50:	f7ff f934 	bl	8004cbc <eMBRegHoldingCB>
            if( eRegStatus == MB_ENOERR )
 8005a54:	2800      	cmp	r0, #0
 8005a56:	d004      	beq.n	8005a62 <eMBFuncReadWriteMultipleHoldingRegister+0x68>
            if( eRegStatus != MB_ENOERR )
 8005a58:	2800      	cmp	r0, #0
 8005a5a:	d01c      	beq.n	8005a96 <eMBFuncReadWriteMultipleHoldingRegister+0x9c>
                eStatus = prveMBError2Exception( eRegStatus );
 8005a5c:	f000 f862 	bl	8005b24 <prveMBError2Exception>
 8005a60:	e019      	b.n	8005a96 <eMBFuncReadWriteMultipleHoldingRegister+0x9c>
                *usLen = MB_PDU_FUNC_OFF;
 8005a62:	2300      	movs	r3, #0
 8005a64:	802b      	strh	r3, [r5, #0]
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
 8005a66:	3317      	adds	r3, #23
 8005a68:	7023      	strb	r3, [r4, #0]
                *usLen += 1;
 8005a6a:	882b      	ldrh	r3, [r5, #0]
 8005a6c:	3301      	adds	r3, #1
 8005a6e:	802b      	strh	r3, [r5, #0]
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
 8005a70:	1ca0      	adds	r0, r4, #2
 8005a72:	007b      	lsls	r3, r7, #1
 8005a74:	7063      	strb	r3, [r4, #1]
                *usLen += 1;
 8005a76:	882b      	ldrh	r3, [r5, #0]
 8005a78:	3301      	adds	r3, #1
 8005a7a:	802b      	strh	r3, [r5, #0]
                    eMBRegHoldingCB( pucFrameCur, usRegReadAddress, usRegReadCount, MB_REG_READ );
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	003a      	movs	r2, r7
 8005a80:	0031      	movs	r1, r6
 8005a82:	f7ff f91b 	bl	8004cbc <eMBRegHoldingCB>
                if( eRegStatus == MB_ENOERR )
 8005a86:	2800      	cmp	r0, #0
 8005a88:	d1e6      	bne.n	8005a58 <eMBFuncReadWriteMultipleHoldingRegister+0x5e>
                    *usLen += 2 * usRegReadCount;
 8005a8a:	007f      	lsls	r7, r7, #1
 8005a8c:	882b      	ldrh	r3, [r5, #0]
 8005a8e:	19df      	adds	r7, r3, r7
 8005a90:	802f      	strh	r7, [r5, #0]
 8005a92:	e7e1      	b.n	8005a58 <eMBFuncReadWriteMultipleHoldingRegister+0x5e>
    eMBException    eStatus = MB_EX_NONE;
 8005a94:	2000      	movs	r0, #0
        }
    }
    return eStatus;
}
 8005a96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8005a98:	2003      	movs	r0, #3
 8005a9a:	e7fc      	b.n	8005a96 <eMBFuncReadWriteMultipleHoldingRegister+0x9c>
 8005a9c:	2003      	movs	r0, #3
 8005a9e:	e7fa      	b.n	8005a96 <eMBFuncReadWriteMultipleHoldingRegister+0x9c>
 8005aa0:	2003      	movs	r0, #3
 8005aa2:	e7f8      	b.n	8005a96 <eMBFuncReadWriteMultipleHoldingRegister+0x9c>

08005aa4 <eMBFuncReadInputRegister>:
/* ----------------------- Start implementation -----------------------------*/
#if MB_FUNC_READ_INPUT_ENABLED > 0

eMBException
eMBFuncReadInputRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8005aa4:	b570      	push	{r4, r5, r6, lr}
 8005aa6:	000c      	movs	r4, r1
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8005aa8:	880b      	ldrh	r3, [r1, #0]
 8005aaa:	2b05      	cmp	r3, #5
 8005aac:	d001      	beq.n	8005ab2 <eMBFuncReadInputRegister+0xe>
    }
    else
    {
        /* Can't be a valid read input register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8005aae:	2003      	movs	r0, #3
    }
    return eStatus;
}
 8005ab0:	bd70      	pop	{r4, r5, r6, pc}
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 8005ab2:	7843      	ldrb	r3, [r0, #1]
 8005ab4:	021b      	lsls	r3, r3, #8
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8005ab6:	7881      	ldrb	r1, [r0, #2]
 8005ab8:	4319      	orrs	r1, r3
        usRegAddress++;
 8005aba:	3101      	adds	r1, #1
 8005abc:	b289      	uxth	r1, r1
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
 8005abe:	78c5      	ldrb	r5, [r0, #3]
 8005ac0:	022d      	lsls	r5, r5, #8
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 8005ac2:	7903      	ldrb	r3, [r0, #4]
 8005ac4:	431d      	orrs	r5, r3
            && ( usRegCount < MB_PDU_FUNC_READ_REGCNT_MAX ) )
 8005ac6:	1e6b      	subs	r3, r5, #1
 8005ac8:	b29b      	uxth	r3, r3
        if( ( usRegCount >= 1 )
 8005aca:	2b7b      	cmp	r3, #123	; 0x7b
 8005acc:	d901      	bls.n	8005ad2 <eMBFuncReadInputRegister+0x2e>
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8005ace:	2003      	movs	r0, #3
 8005ad0:	e7ee      	b.n	8005ab0 <eMBFuncReadInputRegister+0xc>
            *usLen = MB_PDU_FUNC_OFF;
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	8023      	strh	r3, [r4, #0]
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
 8005ad6:	3304      	adds	r3, #4
 8005ad8:	7003      	strb	r3, [r0, #0]
            *usLen += 1;
 8005ada:	8823      	ldrh	r3, [r4, #0]
 8005adc:	3301      	adds	r3, #1
 8005ade:	8023      	strh	r3, [r4, #0]
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
 8005ae0:	1c86      	adds	r6, r0, #2
 8005ae2:	006b      	lsls	r3, r5, #1
 8005ae4:	7043      	strb	r3, [r0, #1]
            *usLen += 1;
 8005ae6:	8823      	ldrh	r3, [r4, #0]
 8005ae8:	3301      	adds	r3, #1
 8005aea:	8023      	strh	r3, [r4, #0]
                eMBRegInputCB( pucFrameCur, usRegAddress, usRegCount );
 8005aec:	002a      	movs	r2, r5
 8005aee:	0030      	movs	r0, r6
 8005af0:	f7ff f8ae 	bl	8004c50 <eMBRegInputCB>
            if( eRegStatus != MB_ENOERR )
 8005af4:	2800      	cmp	r0, #0
 8005af6:	d104      	bne.n	8005b02 <eMBFuncReadInputRegister+0x5e>
                *usLen += usRegCount * 2;
 8005af8:	006d      	lsls	r5, r5, #1
 8005afa:	8823      	ldrh	r3, [r4, #0]
 8005afc:	195d      	adds	r5, r3, r5
 8005afe:	8025      	strh	r5, [r4, #0]
 8005b00:	e7d6      	b.n	8005ab0 <eMBFuncReadInputRegister+0xc>
                eStatus = prveMBError2Exception( eRegStatus );
 8005b02:	f000 f80f 	bl	8005b24 <prveMBError2Exception>
 8005b06:	e7d3      	b.n	8005ab0 <eMBFuncReadInputRegister+0xc>

08005b08 <eMBFuncReportSlaveID>:
    return eStatus;
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
 8005b08:	b570      	push	{r4, r5, r6, lr}
 8005b0a:	000d      	movs	r5, r1
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
 8005b0c:	3001      	adds	r0, #1
 8005b0e:	4904      	ldr	r1, [pc, #16]	; (8005b20 <eMBFuncReportSlaveID+0x18>)
 8005b10:	8c0c      	ldrh	r4, [r1, #32]
 8005b12:	0022      	movs	r2, r4
 8005b14:	f000 fc26 	bl	8006364 <memcpy>
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
 8005b18:	3401      	adds	r4, #1
 8005b1a:	802c      	strh	r4, [r5, #0]
    return MB_EX_NONE;
}
 8005b1c:	2000      	movs	r0, #0
 8005b1e:	bd70      	pop	{r4, r5, r6, pc}
 8005b20:	200001a4 	.word	0x200001a4

08005b24 <prveMBError2Exception>:
eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
    eMBException    eStatus;

    switch ( eErrorCode )
 8005b24:	2801      	cmp	r0, #1
 8005b26:	d005      	beq.n	8005b34 <prveMBError2Exception+0x10>
 8005b28:	2807      	cmp	r0, #7
 8005b2a:	d005      	beq.n	8005b38 <prveMBError2Exception+0x14>
 8005b2c:	2800      	cmp	r0, #0
 8005b2e:	d000      	beq.n	8005b32 <prveMBError2Exception+0xe>
        case MB_ETIMEDOUT:
            eStatus = MB_EX_SLAVE_BUSY;
            break;

        default:
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
 8005b30:	2004      	movs	r0, #4
            break;
    }

    return eStatus;
}
 8005b32:	4770      	bx	lr
            eStatus = MB_EX_ILLEGAL_DATA_ADDRESS;
 8005b34:	2002      	movs	r0, #2
 8005b36:	e7fc      	b.n	8005b32 <prveMBError2Exception+0xe>
            eStatus = MB_EX_SLAVE_BUSY;
 8005b38:	2006      	movs	r0, #6
 8005b3a:	e7fa      	b.n	8005b32 <prveMBError2Exception+0xe>

08005b3c <eMBInit>:
};

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBInit( eMBMode eMode, UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 8005b3c:	b570      	push	{r4, r5, r6, lr}
 8005b3e:	0005      	movs	r5, r0
 8005b40:	0008      	movs	r0, r1
 8005b42:	0011      	movs	r1, r2
 8005b44:	001a      	movs	r2, r3
 8005b46:	ac04      	add	r4, sp, #16
 8005b48:	7823      	ldrb	r3, [r4, #0]
    eMBErrorCode    eStatus = MB_ENOERR;

    /* check preconditions */
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||
        ( ucSlaveAddress < MB_ADDRESS_MIN ) || ( ucSlaveAddress > MB_ADDRESS_MAX ) )
 8005b4a:	1e44      	subs	r4, r0, #1
 8005b4c:	b2e4      	uxtb	r4, r4
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||
 8005b4e:	2cf6      	cmp	r4, #246	; 0xf6
 8005b50:	d824      	bhi.n	8005b9c <eMBInit+0x60>
    {
        eStatus = MB_EINVAL;
    }
    else
    {
        ucMBAddress = ucSlaveAddress;
 8005b52:	4c15      	ldr	r4, [pc, #84]	; (8005ba8 <eMBInit+0x6c>)
 8005b54:	7020      	strb	r0, [r4, #0]

        switch ( eMode )
 8005b56:	2d00      	cmp	r5, #0
 8005b58:	d001      	beq.n	8005b5e <eMBInit+0x22>

            eStatus = eMBASCIIInit( ucMBAddress, ucPort, ulBaudRate, eParity );
            break;
#endif
        default:
            eStatus = MB_EINVAL;
 8005b5a:	2402      	movs	r4, #2
 8005b5c:	e01f      	b.n	8005b9e <eMBInit+0x62>
            pvMBFrameStartCur = eMBRTUStart;
 8005b5e:	4d13      	ldr	r5, [pc, #76]	; (8005bac <eMBInit+0x70>)
 8005b60:	6065      	str	r5, [r4, #4]
            pvMBFrameStopCur = eMBRTUStop;
 8005b62:	4d13      	ldr	r5, [pc, #76]	; (8005bb0 <eMBInit+0x74>)
 8005b64:	60a5      	str	r5, [r4, #8]
            peMBFrameSendCur = eMBRTUSend;
 8005b66:	4d13      	ldr	r5, [pc, #76]	; (8005bb4 <eMBInit+0x78>)
 8005b68:	60e5      	str	r5, [r4, #12]
            peMBFrameReceiveCur = eMBRTUReceive;
 8005b6a:	4d13      	ldr	r5, [pc, #76]	; (8005bb8 <eMBInit+0x7c>)
 8005b6c:	6125      	str	r5, [r4, #16]
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
 8005b6e:	2500      	movs	r5, #0
 8005b70:	6165      	str	r5, [r4, #20]
            pxMBFrameCBByteReceived = xMBRTUReceiveFSM;
 8005b72:	4c12      	ldr	r4, [pc, #72]	; (8005bbc <eMBInit+0x80>)
 8005b74:	4d12      	ldr	r5, [pc, #72]	; (8005bc0 <eMBInit+0x84>)
 8005b76:	6025      	str	r5, [r4, #0]
            pxMBFrameCBTransmitterEmpty = xMBRTUTransmitFSM;
 8005b78:	4c12      	ldr	r4, [pc, #72]	; (8005bc4 <eMBInit+0x88>)
 8005b7a:	4d13      	ldr	r5, [pc, #76]	; (8005bc8 <eMBInit+0x8c>)
 8005b7c:	6025      	str	r5, [r4, #0]
            pxMBPortCBTimerExpired = xMBRTUTimerT35Expired;
 8005b7e:	4c13      	ldr	r4, [pc, #76]	; (8005bcc <eMBInit+0x90>)
 8005b80:	4d13      	ldr	r5, [pc, #76]	; (8005bd0 <eMBInit+0x94>)
 8005b82:	6025      	str	r5, [r4, #0]
            eStatus = eMBRTUInit( ucMBAddress, ucPort, ulBaudRate, eParity );
 8005b84:	f000 f9e0 	bl	8005f48 <eMBRTUInit>
 8005b88:	1e04      	subs	r4, r0, #0
        }

        if( eStatus == MB_ENOERR )
 8005b8a:	d108      	bne.n	8005b9e <eMBInit+0x62>
        {
            if( !xMBPortEventInit(  ) )
 8005b8c:	f000 f8e4 	bl	8005d58 <xMBPortEventInit>
 8005b90:	2800      	cmp	r0, #0
 8005b92:	d006      	beq.n	8005ba2 <eMBInit+0x66>
                eStatus = MB_EPORTERR;
            }
            else
            {
                eMBCurrentMode = eMode;
                eMBState = STATE_DISABLED;
 8005b94:	4b0f      	ldr	r3, [pc, #60]	; (8005bd4 <eMBInit+0x98>)
 8005b96:	2201      	movs	r2, #1
 8005b98:	701a      	strb	r2, [r3, #0]
 8005b9a:	e000      	b.n	8005b9e <eMBInit+0x62>
        eStatus = MB_EINVAL;
 8005b9c:	2402      	movs	r4, #2
            }
        }
    }
    return eStatus;
}
 8005b9e:	0020      	movs	r0, r4
 8005ba0:	bd70      	pop	{r4, r5, r6, pc}
                eStatus = MB_EPORTERR;
 8005ba2:	2403      	movs	r4, #3
 8005ba4:	e7fb      	b.n	8005b9e <eMBInit+0x62>
 8005ba6:	46c0      	nop			; (mov r8, r8)
 8005ba8:	200001c8 	.word	0x200001c8
 8005bac:	08005f99 	.word	0x08005f99
 8005bb0:	08005fbd 	.word	0x08005fbd
 8005bb4:	08006049 	.word	0x08006049
 8005bb8:	08005fd5 	.word	0x08005fd5
 8005bbc:	200004a4 	.word	0x200004a4
 8005bc0:	080060b9 	.word	0x080060b9
 8005bc4:	2000049c 	.word	0x2000049c
 8005bc8:	08006169 	.word	0x08006169
 8005bcc:	200004a0 	.word	0x200004a0
 8005bd0:	080061f1 	.word	0x080061f1
 8005bd4:	2000005c 	.word	0x2000005c

08005bd8 <eMBEnable>:
    return eStatus;
}

eMBErrorCode
eMBEnable( void )
{
 8005bd8:	b510      	push	{r4, lr}
    eMBErrorCode    eStatus = MB_ENOERR;

    if( eMBState == STATE_DISABLED )
 8005bda:	4b07      	ldr	r3, [pc, #28]	; (8005bf8 <eMBEnable+0x20>)
 8005bdc:	781b      	ldrb	r3, [r3, #0]
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	d001      	beq.n	8005be6 <eMBEnable+0xe>
        pvMBFrameStartCur(  );
        eMBState = STATE_ENABLED;
    }
    else
    {
        eStatus = MB_EILLSTATE;
 8005be2:	2006      	movs	r0, #6
    }
    return eStatus;
}
 8005be4:	bd10      	pop	{r4, pc}
        pvMBFrameStartCur(  );
 8005be6:	4b05      	ldr	r3, [pc, #20]	; (8005bfc <eMBEnable+0x24>)
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	4798      	blx	r3
        eMBState = STATE_ENABLED;
 8005bec:	4b02      	ldr	r3, [pc, #8]	; (8005bf8 <eMBEnable+0x20>)
 8005bee:	2200      	movs	r2, #0
 8005bf0:	701a      	strb	r2, [r3, #0]
    eMBErrorCode    eStatus = MB_ENOERR;
 8005bf2:	2000      	movs	r0, #0
 8005bf4:	e7f6      	b.n	8005be4 <eMBEnable+0xc>
 8005bf6:	46c0      	nop			; (mov r8, r8)
 8005bf8:	2000005c 	.word	0x2000005c
 8005bfc:	200001c8 	.word	0x200001c8

08005c00 <eMBDisable>:

eMBErrorCode
eMBDisable( void )
{
 8005c00:	b510      	push	{r4, lr}
    eMBErrorCode    eStatus;

    if( eMBState == STATE_ENABLED )
 8005c02:	4b09      	ldr	r3, [pc, #36]	; (8005c28 <eMBDisable+0x28>)
 8005c04:	781c      	ldrb	r4, [r3, #0]
 8005c06:	2c00      	cmp	r4, #0
 8005c08:	d107      	bne.n	8005c1a <eMBDisable+0x1a>
    {
        pvMBFrameStopCur(  );
 8005c0a:	4b08      	ldr	r3, [pc, #32]	; (8005c2c <eMBDisable+0x2c>)
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	4798      	blx	r3
        eMBState = STATE_DISABLED;
 8005c10:	4b05      	ldr	r3, [pc, #20]	; (8005c28 <eMBDisable+0x28>)
 8005c12:	2201      	movs	r2, #1
 8005c14:	701a      	strb	r2, [r3, #0]
    else
    {
        eStatus = MB_EILLSTATE;
    }
    return eStatus;
}
 8005c16:	0020      	movs	r0, r4
 8005c18:	bd10      	pop	{r4, pc}
    else if( eMBState == STATE_DISABLED )
 8005c1a:	2c01      	cmp	r4, #1
 8005c1c:	d001      	beq.n	8005c22 <eMBDisable+0x22>
        eStatus = MB_EILLSTATE;
 8005c1e:	2406      	movs	r4, #6
 8005c20:	e7f9      	b.n	8005c16 <eMBDisable+0x16>
        eStatus = MB_ENOERR;
 8005c22:	2400      	movs	r4, #0
 8005c24:	e7f7      	b.n	8005c16 <eMBDisable+0x16>
 8005c26:	46c0      	nop			; (mov r8, r8)
 8005c28:	2000005c 	.word	0x2000005c
 8005c2c:	200001c8 	.word	0x200001c8

08005c30 <eMBPoll>:

eMBErrorCode
eMBPoll( void )
{
 8005c30:	b530      	push	{r4, r5, lr}
 8005c32:	b083      	sub	sp, #12
    int             i;
    eMBErrorCode    eStatus = MB_ENOERR;
    eMBEventType    eEvent;

    /* Check if the protocol stack is ready. */
    if( eMBState != STATE_ENABLED )
 8005c34:	4b36      	ldr	r3, [pc, #216]	; (8005d10 <eMBPoll+0xe0>)
 8005c36:	781c      	ldrb	r4, [r3, #0]
 8005c38:	2c00      	cmp	r4, #0
 8005c3a:	d162      	bne.n	8005d02 <eMBPoll+0xd2>
        return MB_EILLSTATE;
    }

    /* Check if there is a event available. If not return control to caller.
     * Otherwise we will handle the event. */
    if( xMBPortEventGet( &eEvent ) == TRUE )
 8005c3c:	466b      	mov	r3, sp
 8005c3e:	1dd8      	adds	r0, r3, #7
 8005c40:	f000 f89a 	bl	8005d78 <xMBPortEventGet>
 8005c44:	2801      	cmp	r0, #1
 8005c46:	d002      	beq.n	8005c4e <eMBPoll+0x1e>
        case EV_FRAME_SENT:
            break;
        }
    }
    return MB_ENOERR;
}
 8005c48:	0020      	movs	r0, r4
 8005c4a:	b003      	add	sp, #12
 8005c4c:	bd30      	pop	{r4, r5, pc}
        switch ( eEvent )
 8005c4e:	466b      	mov	r3, sp
 8005c50:	3307      	adds	r3, #7
 8005c52:	781b      	ldrb	r3, [r3, #0]
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d00b      	beq.n	8005c70 <eMBPoll+0x40>
 8005c58:	2b02      	cmp	r3, #2
 8005c5a:	d1f5      	bne.n	8005c48 <eMBPoll+0x18>
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
 8005c5c:	4b2d      	ldr	r3, [pc, #180]	; (8005d14 <eMBPoll+0xe4>)
 8005c5e:	69d8      	ldr	r0, [r3, #28]
 8005c60:	7805      	ldrb	r5, [r0, #0]
 8005c62:	2221      	movs	r2, #33	; 0x21
 8005c64:	549d      	strb	r5, [r3, r2]
            eException = MB_EX_ILLEGAL_FUNCTION;
 8005c66:	3201      	adds	r2, #1
 8005c68:	2101      	movs	r1, #1
 8005c6a:	5499      	strb	r1, [r3, r2]
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	e018      	b.n	8005ca2 <eMBPoll+0x72>
            eStatus = peMBFrameReceiveCur( &ucRcvAddress, &ucMBFrame, &usLength );
 8005c70:	4b28      	ldr	r3, [pc, #160]	; (8005d14 <eMBPoll+0xe4>)
 8005c72:	001a      	movs	r2, r3
 8005c74:	3218      	adds	r2, #24
 8005c76:	0019      	movs	r1, r3
 8005c78:	311c      	adds	r1, #28
 8005c7a:	0018      	movs	r0, r3
 8005c7c:	3020      	adds	r0, #32
 8005c7e:	691b      	ldr	r3, [r3, #16]
 8005c80:	4798      	blx	r3
 8005c82:	1e05      	subs	r5, r0, #0
            if( eStatus == MB_ENOERR )
 8005c84:	d1e0      	bne.n	8005c48 <eMBPoll+0x18>
                if( ( ucRcvAddress == ucMBAddress ) || ( ucRcvAddress == MB_ADDRESS_BROADCAST ) )
 8005c86:	4b23      	ldr	r3, [pc, #140]	; (8005d14 <eMBPoll+0xe4>)
 8005c88:	2220      	movs	r2, #32
 8005c8a:	5c9a      	ldrb	r2, [r3, r2]
 8005c8c:	781b      	ldrb	r3, [r3, #0]
 8005c8e:	429a      	cmp	r2, r3
 8005c90:	d001      	beq.n	8005c96 <eMBPoll+0x66>
 8005c92:	2a00      	cmp	r2, #0
 8005c94:	d137      	bne.n	8005d06 <eMBPoll+0xd6>
                    ( void )xMBPortEventPost( EV_EXECUTE );
 8005c96:	2002      	movs	r0, #2
 8005c98:	f000 f866 	bl	8005d68 <xMBPortEventPost>
    return MB_ENOERR;
 8005c9c:	002c      	movs	r4, r5
 8005c9e:	e7d3      	b.n	8005c48 <eMBPoll+0x18>
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 8005ca0:	3301      	adds	r3, #1
 8005ca2:	2b0f      	cmp	r3, #15
 8005ca4:	dc0f      	bgt.n	8005cc6 <eMBPoll+0x96>
                if( xFuncHandlers[i].ucFunctionCode == 0 )
 8005ca6:	00da      	lsls	r2, r3, #3
 8005ca8:	491b      	ldr	r1, [pc, #108]	; (8005d18 <eMBPoll+0xe8>)
 8005caa:	5c52      	ldrb	r2, [r2, r1]
 8005cac:	2a00      	cmp	r2, #0
 8005cae:	d00a      	beq.n	8005cc6 <eMBPoll+0x96>
                else if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
 8005cb0:	4295      	cmp	r5, r2
 8005cb2:	d1f5      	bne.n	8005ca0 <eMBPoll+0x70>
                    eException = xFuncHandlers[i].pxHandler( ucMBFrame, &usLength );
 8005cb4:	00db      	lsls	r3, r3, #3
 8005cb6:	18cb      	adds	r3, r1, r3
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	4d16      	ldr	r5, [pc, #88]	; (8005d14 <eMBPoll+0xe4>)
 8005cbc:	0029      	movs	r1, r5
 8005cbe:	3118      	adds	r1, #24
 8005cc0:	4798      	blx	r3
 8005cc2:	2322      	movs	r3, #34	; 0x22
 8005cc4:	54e8      	strb	r0, [r5, r3]
            if( ucRcvAddress != MB_ADDRESS_BROADCAST )
 8005cc6:	4a13      	ldr	r2, [pc, #76]	; (8005d14 <eMBPoll+0xe4>)
 8005cc8:	2320      	movs	r3, #32
 8005cca:	5cd3      	ldrb	r3, [r2, r3]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d01c      	beq.n	8005d0a <eMBPoll+0xda>
                if( eException != MB_EX_NONE )
 8005cd0:	2322      	movs	r3, #34	; 0x22
 8005cd2:	5cd2      	ldrb	r2, [r2, r3]
 8005cd4:	2a00      	cmp	r2, #0
 8005cd6:	d00d      	beq.n	8005cf4 <eMBPoll+0xc4>
                    ucMBFrame[usLength++] = ( UCHAR )( ucFunctionCode | MB_FUNC_ERROR );
 8005cd8:	4b0e      	ldr	r3, [pc, #56]	; (8005d14 <eMBPoll+0xe4>)
 8005cda:	2121      	movs	r1, #33	; 0x21
 8005cdc:	5c58      	ldrb	r0, [r3, r1]
 8005cde:	3920      	subs	r1, #32
 8005ce0:	8319      	strh	r1, [r3, #24]
 8005ce2:	3981      	subs	r1, #129	; 0x81
 8005ce4:	4301      	orrs	r1, r0
 8005ce6:	69d8      	ldr	r0, [r3, #28]
 8005ce8:	7001      	strb	r1, [r0, #0]
                    ucMBFrame[usLength++] = eException;
 8005cea:	69d8      	ldr	r0, [r3, #28]
 8005cec:	8b19      	ldrh	r1, [r3, #24]
 8005cee:	1c4d      	adds	r5, r1, #1
 8005cf0:	831d      	strh	r5, [r3, #24]
 8005cf2:	5442      	strb	r2, [r0, r1]
                eStatus = peMBFrameSendCur( ucMBAddress, ucMBFrame, usLength );
 8005cf4:	4b07      	ldr	r3, [pc, #28]	; (8005d14 <eMBPoll+0xe4>)
 8005cf6:	8b1a      	ldrh	r2, [r3, #24]
 8005cf8:	69d9      	ldr	r1, [r3, #28]
 8005cfa:	7818      	ldrb	r0, [r3, #0]
 8005cfc:	68db      	ldr	r3, [r3, #12]
 8005cfe:	4798      	blx	r3
 8005d00:	e7a2      	b.n	8005c48 <eMBPoll+0x18>
        return MB_EILLSTATE;
 8005d02:	2406      	movs	r4, #6
 8005d04:	e7a0      	b.n	8005c48 <eMBPoll+0x18>
    return MB_ENOERR;
 8005d06:	0004      	movs	r4, r0
 8005d08:	e79e      	b.n	8005c48 <eMBPoll+0x18>
 8005d0a:	001c      	movs	r4, r3
 8005d0c:	e79c      	b.n	8005c48 <eMBPoll+0x18>
 8005d0e:	46c0      	nop			; (mov r8, r8)
 8005d10:	2000005c 	.word	0x2000005c
 8005d14:	200001c8 	.word	0x200001c8
 8005d18:	20000060 	.word	0x20000060

08005d1c <EnterCriticalSection>:
  __ASM volatile ("cpsid i" : : : "memory");
 8005d1c:	b672      	cpsid	i

/*----------------------------------------------------------------------------*/
void EnterCriticalSection()
{
  __disable_irq();
  lockCounter++;
 8005d1e:	4a02      	ldr	r2, [pc, #8]	; (8005d28 <EnterCriticalSection+0xc>)
 8005d20:	6813      	ldr	r3, [r2, #0]
 8005d22:	3301      	adds	r3, #1
 8005d24:	6013      	str	r3, [r2, #0]
}
 8005d26:	4770      	bx	lr
 8005d28:	200001ec 	.word	0x200001ec

08005d2c <ExitCriticalSection>:


/*----------------------------------------------------------------------------*/
void ExitCriticalSection()
{
  lockCounter--;
 8005d2c:	4a03      	ldr	r2, [pc, #12]	; (8005d3c <ExitCriticalSection+0x10>)
 8005d2e:	6813      	ldr	r3, [r2, #0]
 8005d30:	3b01      	subs	r3, #1
 8005d32:	6013      	str	r3, [r2, #0]

  if (lockCounter == 0)
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d100      	bne.n	8005d3a <ExitCriticalSection+0xe>
  __ASM volatile ("cpsie i" : : : "memory");
 8005d38:	b662      	cpsie	i
  {
    __enable_irq();
  }
}
 8005d3a:	4770      	bx	lr
 8005d3c:	200001ec 	.word	0x200001ec

08005d40 <MT_PORT_SetTimerModule>:


/*----------------------------------------------------------------------------*/\
void MT_PORT_SetTimerModule(TIM_HandleTypeDef* timer)
{
  modbusTimer = timer;
 8005d40:	4b01      	ldr	r3, [pc, #4]	; (8005d48 <MT_PORT_SetTimerModule+0x8>)
 8005d42:	6018      	str	r0, [r3, #0]
}
 8005d44:	4770      	bx	lr
 8005d46:	46c0      	nop			; (mov r8, r8)
 8005d48:	200004b4 	.word	0x200004b4

08005d4c <MT_PORT_SetUartModule>:


/*----------------------------------------------------------------------------*/\
void MT_PORT_SetUartModule(UART_HandleTypeDef* uart)
{
  modbusUart = uart;
 8005d4c:	4b01      	ldr	r3, [pc, #4]	; (8005d54 <MT_PORT_SetUartModule+0x8>)
 8005d4e:	6018      	str	r0, [r3, #0]
}
 8005d50:	4770      	bx	lr
 8005d52:	46c0      	nop			; (mov r8, r8)
 8005d54:	200004b0 	.word	0x200004b0

08005d58 <xMBPortEventInit>:
/* ----------------------- Start implementation -----------------------------*/

/*----------------------------------------------------------------------------*/
BOOL xMBPortEventInit(void)
{
  xEventInQueue = FALSE;
 8005d58:	4b02      	ldr	r3, [pc, #8]	; (8005d64 <xMBPortEventInit+0xc>)
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	701a      	strb	r2, [r3, #0]
  return TRUE;
}
 8005d5e:	2001      	movs	r0, #1
 8005d60:	4770      	bx	lr
 8005d62:	46c0      	nop			; (mov r8, r8)
 8005d64:	200001f0 	.word	0x200001f0

08005d68 <xMBPortEventPost>:


/*----------------------------------------------------------------------------*/
BOOL xMBPortEventPost(eMBEventType eEvent)
{
  xEventInQueue = TRUE;
 8005d68:	4b02      	ldr	r3, [pc, #8]	; (8005d74 <xMBPortEventPost+0xc>)
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	701a      	strb	r2, [r3, #0]
  eQueuedEvent = eEvent;
 8005d6e:	7058      	strb	r0, [r3, #1]
  return TRUE;
}
 8005d70:	2001      	movs	r0, #1
 8005d72:	4770      	bx	lr
 8005d74:	200001f0 	.word	0x200001f0

08005d78 <xMBPortEventGet>:



/*----------------------------------------------------------------------------*/
BOOL xMBPortEventGet(eMBEventType * eEvent)
{
 8005d78:	0003      	movs	r3, r0
  BOOL xEventHappened = FALSE;

  if( xEventInQueue )
 8005d7a:	4a05      	ldr	r2, [pc, #20]	; (8005d90 <xMBPortEventGet+0x18>)
 8005d7c:	7810      	ldrb	r0, [r2, #0]
 8005d7e:	2800      	cmp	r0, #0
 8005d80:	d004      	beq.n	8005d8c <xMBPortEventGet+0x14>
  {
    *eEvent = eQueuedEvent;
 8005d82:	7851      	ldrb	r1, [r2, #1]
 8005d84:	7019      	strb	r1, [r3, #0]
    xEventInQueue = FALSE;
 8005d86:	2300      	movs	r3, #0
 8005d88:	7013      	strb	r3, [r2, #0]
    xEventHappened = TRUE;
 8005d8a:	2001      	movs	r0, #1
  }

  return xEventHappened;
}
 8005d8c:	4770      	bx	lr
 8005d8e:	46c0      	nop			; (mov r8, r8)
 8005d90:	200001f0 	.word	0x200001f0

08005d94 <prvvUARTTxReadyISR>:



/* --------------------------------------------------------------------------*/
static void prvvUARTTxReadyISR(void)
{
 8005d94:	b510      	push	{r4, lr}
  pxMBFrameCBTransmitterEmpty();
 8005d96:	4b02      	ldr	r3, [pc, #8]	; (8005da0 <prvvUARTTxReadyISR+0xc>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	4798      	blx	r3
}
 8005d9c:	bd10      	pop	{r4, pc}
 8005d9e:	46c0      	nop			; (mov r8, r8)
 8005da0:	2000049c 	.word	0x2000049c

08005da4 <prvvUARTRxISR>:



/* --------------------------------------------------------------------------*/
static void prvvUARTRxISR(void)
{
 8005da4:	b510      	push	{r4, lr}
  pxMBFrameCBByteReceived();
 8005da6:	4b02      	ldr	r3, [pc, #8]	; (8005db0 <prvvUARTRxISR+0xc>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4798      	blx	r3
}
 8005dac:	bd10      	pop	{r4, pc}
 8005dae:	46c0      	nop			; (mov r8, r8)
 8005db0:	200004a4 	.word	0x200004a4

08005db4 <vMBPortSerialEnable>:
{
 8005db4:	b510      	push	{r4, lr}
 8005db6:	000c      	movs	r4, r1
  if (xRxEnable == FALSE)
 8005db8:	2800      	cmp	r0, #0
 8005dba:	d10b      	bne.n	8005dd4 <vMBPortSerialEnable+0x20>
    HAL_UART_AbortReceive_IT(modbusUart);
 8005dbc:	4b0d      	ldr	r3, [pc, #52]	; (8005df4 <vMBPortSerialEnable+0x40>)
 8005dbe:	6818      	ldr	r0, [r3, #0]
 8005dc0:	f7fd fc2a 	bl	8003618 <HAL_UART_AbortReceive_IT>
  if (xTxEnable == FALSE)
 8005dc4:	2c00      	cmp	r4, #0
 8005dc6:	d00c      	beq.n	8005de2 <vMBPortSerialEnable+0x2e>
    if (modbusUart->gState == HAL_UART_STATE_READY)
 8005dc8:	4b0a      	ldr	r3, [pc, #40]	; (8005df4 <vMBPortSerialEnable+0x40>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005dce:	2b20      	cmp	r3, #32
 8005dd0:	d00c      	beq.n	8005dec <vMBPortSerialEnable+0x38>
}
 8005dd2:	bd10      	pop	{r4, pc}
    HAL_UART_Receive_IT(modbusUart, &rxByte, 1);
 8005dd4:	4b07      	ldr	r3, [pc, #28]	; (8005df4 <vMBPortSerialEnable+0x40>)
 8005dd6:	6818      	ldr	r0, [r3, #0]
 8005dd8:	2201      	movs	r2, #1
 8005dda:	4907      	ldr	r1, [pc, #28]	; (8005df8 <vMBPortSerialEnable+0x44>)
 8005ddc:	f7fe f96a 	bl	80040b4 <HAL_UART_Receive_IT>
 8005de0:	e7f0      	b.n	8005dc4 <vMBPortSerialEnable+0x10>
    HAL_UART_AbortTransmit_IT(modbusUart);
 8005de2:	4b04      	ldr	r3, [pc, #16]	; (8005df4 <vMBPortSerialEnable+0x40>)
 8005de4:	6818      	ldr	r0, [r3, #0]
 8005de6:	f7fd fbc7 	bl	8003578 <HAL_UART_AbortTransmit_IT>
 8005dea:	e7f2      	b.n	8005dd2 <vMBPortSerialEnable+0x1e>
      prvvUARTTxReadyISR();
 8005dec:	f7ff ffd2 	bl	8005d94 <prvvUARTTxReadyISR>
}
 8005df0:	e7ef      	b.n	8005dd2 <vMBPortSerialEnable+0x1e>
 8005df2:	46c0      	nop			; (mov r8, r8)
 8005df4:	200004b0 	.word	0x200004b0
 8005df8:	200001f2 	.word	0x200001f2

08005dfc <xMBPortSerialInit>:
}
 8005dfc:	2001      	movs	r0, #1
 8005dfe:	4770      	bx	lr

08005e00 <xMBPortSerialPutByte>:
{
 8005e00:	b510      	push	{r4, lr}
  txByte = ucByte;
 8005e02:	4906      	ldr	r1, [pc, #24]	; (8005e1c <xMBPortSerialPutByte+0x1c>)
 8005e04:	7048      	strb	r0, [r1, #1]
  GPIOA->BSRR = GPIO_BSRR_BS_0;
 8005e06:	2390      	movs	r3, #144	; 0x90
 8005e08:	05db      	lsls	r3, r3, #23
 8005e0a:	2201      	movs	r2, #1
 8005e0c:	619a      	str	r2, [r3, #24]
  HAL_UART_Transmit_IT(modbusUart, &txByte, 1);
 8005e0e:	3101      	adds	r1, #1
 8005e10:	4b03      	ldr	r3, [pc, #12]	; (8005e20 <xMBPortSerialPutByte+0x20>)
 8005e12:	6818      	ldr	r0, [r3, #0]
 8005e14:	f7fd fb50 	bl	80034b8 <HAL_UART_Transmit_IT>
}
 8005e18:	2001      	movs	r0, #1
 8005e1a:	bd10      	pop	{r4, pc}
 8005e1c:	200001f2 	.word	0x200001f2
 8005e20:	200004b0 	.word	0x200004b0

08005e24 <xMBPortSerialGetByte>:
{
 8005e24:	b510      	push	{r4, lr}
  *pucByte = rxByte;
 8005e26:	4905      	ldr	r1, [pc, #20]	; (8005e3c <xMBPortSerialGetByte+0x18>)
 8005e28:	780b      	ldrb	r3, [r1, #0]
 8005e2a:	7003      	strb	r3, [r0, #0]
  HAL_UART_Receive_IT(modbusUart, &rxByte, 1);
 8005e2c:	4b04      	ldr	r3, [pc, #16]	; (8005e40 <xMBPortSerialGetByte+0x1c>)
 8005e2e:	6818      	ldr	r0, [r3, #0]
 8005e30:	2201      	movs	r2, #1
 8005e32:	f7fe f93f 	bl	80040b4 <HAL_UART_Receive_IT>
}
 8005e36:	2001      	movs	r0, #1
 8005e38:	bd10      	pop	{r4, pc}
 8005e3a:	46c0      	nop			; (mov r8, r8)
 8005e3c:	200001f2 	.word	0x200001f2
 8005e40:	200004b0 	.word	0x200004b0

08005e44 <HAL_UART_TxCpltCallback>:



/* --------------------------------------------------------------------------*/
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e44:	b510      	push	{r4, lr}
  if (huart->Instance == modbusUart->Instance)
 8005e46:	6802      	ldr	r2, [r0, #0]
 8005e48:	4b07      	ldr	r3, [pc, #28]	; (8005e68 <HAL_UART_TxCpltCallback+0x24>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	429a      	cmp	r2, r3
 8005e50:	d000      	beq.n	8005e54 <HAL_UART_TxCpltCallback+0x10>
  {
	GPIOA->BSRR |= GPIO_BSRR_BR_0;
    prvvUARTTxReadyISR();

  }
}
 8005e52:	bd10      	pop	{r4, pc}
	GPIOA->BSRR |= GPIO_BSRR_BR_0;
 8005e54:	2290      	movs	r2, #144	; 0x90
 8005e56:	05d2      	lsls	r2, r2, #23
 8005e58:	6991      	ldr	r1, [r2, #24]
 8005e5a:	2380      	movs	r3, #128	; 0x80
 8005e5c:	025b      	lsls	r3, r3, #9
 8005e5e:	430b      	orrs	r3, r1
 8005e60:	6193      	str	r3, [r2, #24]
    prvvUARTTxReadyISR();
 8005e62:	f7ff ff97 	bl	8005d94 <prvvUARTTxReadyISR>
}
 8005e66:	e7f4      	b.n	8005e52 <HAL_UART_TxCpltCallback+0xe>
 8005e68:	200004b0 	.word	0x200004b0

08005e6c <HAL_UART_RxCpltCallback>:



/* --------------------------------------------------------------------------*/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e6c:	b510      	push	{r4, lr}
  if (huart->Instance == modbusUart->Instance)
 8005e6e:	6802      	ldr	r2, [r0, #0]
 8005e70:	4b04      	ldr	r3, [pc, #16]	; (8005e84 <HAL_UART_RxCpltCallback+0x18>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	429a      	cmp	r2, r3
 8005e78:	d000      	beq.n	8005e7c <HAL_UART_RxCpltCallback+0x10>
  {
    prvvUARTRxISR();

  }
}
 8005e7a:	bd10      	pop	{r4, pc}
    prvvUARTRxISR();
 8005e7c:	f7ff ff92 	bl	8005da4 <prvvUARTRxISR>
}
 8005e80:	e7fb      	b.n	8005e7a <HAL_UART_RxCpltCallback+0xe>
 8005e82:	46c0      	nop			; (mov r8, r8)
 8005e84:	200004b0 	.word	0x200004b0

08005e88 <prvvTIMERExpiredISR>:



/* --------------------------------------------------------------------------*/
static void prvvTIMERExpiredISR(void)
{
 8005e88:	b510      	push	{r4, lr}
    (void)pxMBPortCBTimerExpired();
 8005e8a:	4b02      	ldr	r3, [pc, #8]	; (8005e94 <prvvTIMERExpiredISR+0xc>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	4798      	blx	r3
}
 8005e90:	bd10      	pop	{r4, pc}
 8005e92:	46c0      	nop			; (mov r8, r8)
 8005e94:	200004a0 	.word	0x200004a0

08005e98 <xMBPortTimersInit>:
  timerPeriod = usTim1Timerout50us;
 8005e98:	4b01      	ldr	r3, [pc, #4]	; (8005ea0 <xMBPortTimersInit+0x8>)
 8005e9a:	8018      	strh	r0, [r3, #0]
}
 8005e9c:	2001      	movs	r0, #1
 8005e9e:	4770      	bx	lr
 8005ea0:	200001f4 	.word	0x200001f4

08005ea4 <vMBPortTimersEnable>:
{
 8005ea4:	b510      	push	{r4, lr}
  timerCounter = 0;
 8005ea6:	4b04      	ldr	r3, [pc, #16]	; (8005eb8 <vMBPortTimersEnable+0x14>)
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	805a      	strh	r2, [r3, #2]
  HAL_TIM_Base_Start_IT(modbusTimer);
 8005eac:	4b03      	ldr	r3, [pc, #12]	; (8005ebc <vMBPortTimersEnable+0x18>)
 8005eae:	6818      	ldr	r0, [r3, #0]
 8005eb0:	f7fd f904 	bl	80030bc <HAL_TIM_Base_Start_IT>
}
 8005eb4:	bd10      	pop	{r4, pc}
 8005eb6:	46c0      	nop			; (mov r8, r8)
 8005eb8:	200001f4 	.word	0x200001f4
 8005ebc:	200004b4 	.word	0x200004b4

08005ec0 <vMBPortTimersDisable>:
{
 8005ec0:	b510      	push	{r4, lr}
  HAL_TIM_Base_Stop_IT(modbusTimer);
 8005ec2:	4b02      	ldr	r3, [pc, #8]	; (8005ecc <vMBPortTimersDisable+0xc>)
 8005ec4:	6818      	ldr	r0, [r3, #0]
 8005ec6:	f7fd f92b 	bl	8003120 <HAL_TIM_Base_Stop_IT>
}
 8005eca:	bd10      	pop	{r4, pc}
 8005ecc:	200004b4 	.word	0x200004b4

08005ed0 <HAL_TIM_PeriodElapsedCallback>:



/* --------------------------------------------------------------------------*/
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ed0:	b510      	push	{r4, lr}
 8005ed2:	0004      	movs	r4, r0
  if (htim->Instance == modbusTimer->Instance)
 8005ed4:	4b0c      	ldr	r3, [pc, #48]	; (8005f08 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	6802      	ldr	r2, [r0, #0]
 8005edc:	429a      	cmp	r2, r3
 8005ede:	d004      	beq.n	8005eea <HAL_TIM_PeriodElapsedCallback+0x1a>
    if (timerCounter == timerPeriod)
    {
      prvvTIMERExpiredISR();
    }
  }
  if (htim->Instance == TIM6) {
 8005ee0:	6822      	ldr	r2, [r4, #0]
 8005ee2:	4b0a      	ldr	r3, [pc, #40]	; (8005f0c <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d00b      	beq.n	8005f00 <HAL_TIM_PeriodElapsedCallback+0x30>
    HAL_IncTick();
  }
}
 8005ee8:	bd10      	pop	{r4, pc}
    timerCounter++;
 8005eea:	4a09      	ldr	r2, [pc, #36]	; (8005f10 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8005eec:	8853      	ldrh	r3, [r2, #2]
 8005eee:	3301      	adds	r3, #1
 8005ef0:	b29b      	uxth	r3, r3
 8005ef2:	8053      	strh	r3, [r2, #2]
    if (timerCounter == timerPeriod)
 8005ef4:	8812      	ldrh	r2, [r2, #0]
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d1f2      	bne.n	8005ee0 <HAL_TIM_PeriodElapsedCallback+0x10>
      prvvTIMERExpiredISR();
 8005efa:	f7ff ffc5 	bl	8005e88 <prvvTIMERExpiredISR>
 8005efe:	e7ef      	b.n	8005ee0 <HAL_TIM_PeriodElapsedCallback+0x10>
    HAL_IncTick();
 8005f00:	f7fc fad0 	bl	80024a4 <HAL_IncTick>
}
 8005f04:	e7f0      	b.n	8005ee8 <HAL_TIM_PeriodElapsedCallback+0x18>
 8005f06:	46c0      	nop			; (mov r8, r8)
 8005f08:	200004b4 	.word	0x200004b4
 8005f0c:	40001000 	.word	0x40001000
 8005f10:	200001f4 	.word	0x200001f4

08005f14 <usMBCRC16>:
    0x41, 0x81, 0x80, 0x40
};

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
 8005f14:	b530      	push	{r4, r5, lr}
    UCHAR           ucCRCHi = 0xFF;
    UCHAR           ucCRCLo = 0xFF;
 8005f16:	24ff      	movs	r4, #255	; 0xff
    UCHAR           ucCRCHi = 0xFF;
 8005f18:	25ff      	movs	r5, #255	; 0xff
    int             iIndex;

    while( usLen-- )
 8005f1a:	1e4a      	subs	r2, r1, #1
 8005f1c:	b292      	uxth	r2, r2
 8005f1e:	2900      	cmp	r1, #0
 8005f20:	d009      	beq.n	8005f36 <usMBCRC16+0x22>
    {
        iIndex = ucCRCLo ^ *( pucFrame++ );
 8005f22:	7803      	ldrb	r3, [r0, #0]
 8005f24:	4063      	eors	r3, r4
        ucCRCLo = ( UCHAR )( ucCRCHi ^ aucCRCHi[iIndex] );
 8005f26:	4906      	ldr	r1, [pc, #24]	; (8005f40 <usMBCRC16+0x2c>)
 8005f28:	5ccc      	ldrb	r4, [r1, r3]
 8005f2a:	406c      	eors	r4, r5
        ucCRCHi = aucCRCLo[iIndex];
 8005f2c:	4905      	ldr	r1, [pc, #20]	; (8005f44 <usMBCRC16+0x30>)
 8005f2e:	5ccd      	ldrb	r5, [r1, r3]
    while( usLen-- )
 8005f30:	0011      	movs	r1, r2
        iIndex = ucCRCLo ^ *( pucFrame++ );
 8005f32:	3001      	adds	r0, #1
 8005f34:	e7f1      	b.n	8005f1a <usMBCRC16+0x6>
    }
    return ( USHORT )( ucCRCHi << 8 | ucCRCLo );
 8005f36:	0228      	lsls	r0, r5, #8
 8005f38:	4320      	orrs	r0, r4
 8005f3a:	b280      	uxth	r0, r0
}
 8005f3c:	bd30      	pop	{r4, r5, pc}
 8005f3e:	46c0      	nop			; (mov r8, r8)
 8005f40:	08007ce0 	.word	0x08007ce0
 8005f44:	08007be0 	.word	0x08007be0

08005f48 <eMBRTUInit>:
static volatile USHORT usRcvBufferPos;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBRTUInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 8005f48:	b570      	push	{r4, r5, r6, lr}
 8005f4a:	000d      	movs	r5, r1
 8005f4c:	0014      	movs	r4, r2
 8005f4e:	001e      	movs	r6, r3
    eMBErrorCode    eStatus = MB_ENOERR;
    ULONG           usTimerT35_50us;

    ( void )ucSlaveAddress;
    ENTER_CRITICAL_SECTION(  );
 8005f50:	f7ff fee4 	bl	8005d1c <EnterCriticalSection>

    /* Modbus RTU uses 8 Databits. */
    if( xMBPortSerialInit( ucPort, ulBaudRate, 8, eParity ) != TRUE )
 8005f54:	0033      	movs	r3, r6
 8005f56:	2208      	movs	r2, #8
 8005f58:	0021      	movs	r1, r4
 8005f5a:	0028      	movs	r0, r5
 8005f5c:	f7ff ff4e 	bl	8005dfc <xMBPortSerialInit>
 8005f60:	2801      	cmp	r0, #1
 8005f62:	d004      	beq.n	8005f6e <eMBRTUInit+0x26>
    {
        eStatus = MB_EPORTERR;
 8005f64:	2403      	movs	r4, #3
        if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
        {
            eStatus = MB_EPORTERR;
        }
    }
    EXIT_CRITICAL_SECTION(  );
 8005f66:	f7ff fee1 	bl	8005d2c <ExitCriticalSection>

    return eStatus;
}
 8005f6a:	0020      	movs	r0, r4
 8005f6c:	bd70      	pop	{r4, r5, r6, pc}
        if( ulBaudRate > 19200 )
 8005f6e:	2396      	movs	r3, #150	; 0x96
 8005f70:	01db      	lsls	r3, r3, #7
 8005f72:	429c      	cmp	r4, r3
 8005f74:	d80a      	bhi.n	8005f8c <eMBRTUInit+0x44>
            usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
 8005f76:	0061      	lsls	r1, r4, #1
 8005f78:	4806      	ldr	r0, [pc, #24]	; (8005f94 <eMBRTUInit+0x4c>)
 8005f7a:	f7fa f8cf 	bl	800011c <__udivsi3>
        if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
 8005f7e:	b280      	uxth	r0, r0
 8005f80:	f7ff ff8a 	bl	8005e98 <xMBPortTimersInit>
 8005f84:	2801      	cmp	r0, #1
 8005f86:	d003      	beq.n	8005f90 <eMBRTUInit+0x48>
            eStatus = MB_EPORTERR;
 8005f88:	2403      	movs	r4, #3
 8005f8a:	e7ec      	b.n	8005f66 <eMBRTUInit+0x1e>
            usTimerT35_50us = 35;       /* 1800us. */
 8005f8c:	2023      	movs	r0, #35	; 0x23
 8005f8e:	e7f6      	b.n	8005f7e <eMBRTUInit+0x36>
    eMBErrorCode    eStatus = MB_ENOERR;
 8005f90:	2400      	movs	r4, #0
 8005f92:	e7e8      	b.n	8005f66 <eMBRTUInit+0x1e>
 8005f94:	00177fa0 	.word	0x00177fa0

08005f98 <eMBRTUStart>:

void
eMBRTUStart( void )
{
 8005f98:	b510      	push	{r4, lr}
    ENTER_CRITICAL_SECTION(  );
 8005f9a:	f7ff febf 	bl	8005d1c <EnterCriticalSection>
    /* Initially the receiver is in the state STATE_RX_INIT. we start
     * the timer and if no character is received within t3.5 we change
     * to STATE_RX_IDLE. This makes sure that we delay startup of the
     * modbus protocol stack until the bus is free.
     */
    eRcvState = STATE_RX_INIT;
 8005f9e:	4b06      	ldr	r3, [pc, #24]	; (8005fb8 <eMBRTUStart+0x20>)
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	701a      	strb	r2, [r3, #0]
    vMBPortSerialEnable( TRUE, FALSE );
 8005fa4:	2100      	movs	r1, #0
 8005fa6:	2001      	movs	r0, #1
 8005fa8:	f7ff ff04 	bl	8005db4 <vMBPortSerialEnable>
    vMBPortTimersEnable(  );
 8005fac:	f7ff ff7a 	bl	8005ea4 <vMBPortTimersEnable>

    EXIT_CRITICAL_SECTION(  );
 8005fb0:	f7ff febc 	bl	8005d2c <ExitCriticalSection>
}
 8005fb4:	bd10      	pop	{r4, pc}
 8005fb6:	46c0      	nop			; (mov r8, r8)
 8005fb8:	200001f8 	.word	0x200001f8

08005fbc <eMBRTUStop>:

void
eMBRTUStop( void )
{
 8005fbc:	b510      	push	{r4, lr}
    ENTER_CRITICAL_SECTION(  );
 8005fbe:	f7ff fead 	bl	8005d1c <EnterCriticalSection>
    vMBPortSerialEnable( FALSE, FALSE );
 8005fc2:	2100      	movs	r1, #0
 8005fc4:	2000      	movs	r0, #0
 8005fc6:	f7ff fef5 	bl	8005db4 <vMBPortSerialEnable>
    vMBPortTimersDisable(  );
 8005fca:	f7ff ff79 	bl	8005ec0 <vMBPortTimersDisable>
    EXIT_CRITICAL_SECTION(  );
 8005fce:	f7ff fead 	bl	8005d2c <ExitCriticalSection>
}
 8005fd2:	bd10      	pop	{r4, pc}

08005fd4 <eMBRTUReceive>:

eMBErrorCode
eMBRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
 8005fd4:	b570      	push	{r4, r5, r6, lr}
 8005fd6:	0005      	movs	r5, r0
 8005fd8:	000e      	movs	r6, r1
 8005fda:	0014      	movs	r4, r2
    eMBErrorCode    eStatus = MB_ENOERR;

    ENTER_CRITICAL_SECTION(  );
 8005fdc:	f7ff fe9e 	bl	8005d1c <EnterCriticalSection>
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );
 8005fe0:	4b14      	ldr	r3, [pc, #80]	; (8006034 <eMBRTUReceive+0x60>)
 8005fe2:	885b      	ldrh	r3, [r3, #2]
 8005fe4:	b29b      	uxth	r3, r3
 8005fe6:	2bff      	cmp	r3, #255	; 0xff
 8005fe8:	d809      	bhi.n	8005ffe <eMBRTUReceive+0x2a>

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
 8005fea:	4b12      	ldr	r3, [pc, #72]	; (8006034 <eMBRTUReceive+0x60>)
 8005fec:	885b      	ldrh	r3, [r3, #2]
 8005fee:	b29b      	uxth	r3, r3
 8005ff0:	2b03      	cmp	r3, #3
 8005ff2:	d80a      	bhi.n	800600a <eMBRTUReceive+0x36>
        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
    }
    else
    {
        eStatus = MB_EIO;
 8005ff4:	2405      	movs	r4, #5
    }

    EXIT_CRITICAL_SECTION(  );
 8005ff6:	f7ff fe99 	bl	8005d2c <ExitCriticalSection>
    return eStatus;
}
 8005ffa:	0020      	movs	r0, r4
 8005ffc:	bd70      	pop	{r4, r5, r6, pc}
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );
 8005ffe:	4b0e      	ldr	r3, [pc, #56]	; (8006038 <eMBRTUReceive+0x64>)
 8006000:	4a0e      	ldr	r2, [pc, #56]	; (800603c <eMBRTUReceive+0x68>)
 8006002:	219b      	movs	r1, #155	; 0x9b
 8006004:	480e      	ldr	r0, [pc, #56]	; (8006040 <eMBRTUReceive+0x6c>)
 8006006:	f000 f95b 	bl	80062c0 <__assert_func>
        && ( usMBCRC16( ( UCHAR * ) ucRTUBuf, usRcvBufferPos ) == 0 ) )
 800600a:	4b0a      	ldr	r3, [pc, #40]	; (8006034 <eMBRTUReceive+0x60>)
 800600c:	8859      	ldrh	r1, [r3, #2]
 800600e:	b289      	uxth	r1, r1
 8006010:	480c      	ldr	r0, [pc, #48]	; (8006044 <eMBRTUReceive+0x70>)
 8006012:	f7ff ff7f 	bl	8005f14 <usMBCRC16>
 8006016:	2800      	cmp	r0, #0
 8006018:	d10a      	bne.n	8006030 <eMBRTUReceive+0x5c>
        *pucRcvAddress = ucRTUBuf[MB_SER_PDU_ADDR_OFF];
 800601a:	4b0a      	ldr	r3, [pc, #40]	; (8006044 <eMBRTUReceive+0x70>)
 800601c:	781a      	ldrb	r2, [r3, #0]
 800601e:	702a      	strb	r2, [r5, #0]
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );
 8006020:	4a04      	ldr	r2, [pc, #16]	; (8006034 <eMBRTUReceive+0x60>)
 8006022:	8852      	ldrh	r2, [r2, #2]
 8006024:	3a03      	subs	r2, #3
 8006026:	8022      	strh	r2, [r4, #0]
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
 8006028:	3301      	adds	r3, #1
 800602a:	6033      	str	r3, [r6, #0]
    eMBErrorCode    eStatus = MB_ENOERR;
 800602c:	2400      	movs	r4, #0
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
 800602e:	e7e2      	b.n	8005ff6 <eMBRTUReceive+0x22>
        eStatus = MB_EIO;
 8006030:	2405      	movs	r4, #5
 8006032:	e7e0      	b.n	8005ff6 <eMBRTUReceive+0x22>
 8006034:	200001f8 	.word	0x200001f8
 8006038:	08007f98 	.word	0x08007f98
 800603c:	08007de0 	.word	0x08007de0
 8006040:	08007fc0 	.word	0x08007fc0
 8006044:	200004b8 	.word	0x200004b8

08006048 <eMBRTUSend>:

eMBErrorCode
eMBRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
 8006048:	b570      	push	{r4, r5, r6, lr}
 800604a:	0006      	movs	r6, r0
 800604c:	000c      	movs	r4, r1
 800604e:	0015      	movs	r5, r2
    eMBErrorCode    eStatus = MB_ENOERR;
    USHORT          usCRC16;

    ENTER_CRITICAL_SECTION(  );
 8006050:	f7ff fe64 	bl	8005d1c <EnterCriticalSection>

    /* Check if the receiver is still in idle state. If not we where to
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
 8006054:	4b16      	ldr	r3, [pc, #88]	; (80060b0 <eMBRTUSend+0x68>)
 8006056:	781b      	ldrb	r3, [r3, #0]
 8006058:	2b01      	cmp	r3, #1
 800605a:	d004      	beq.n	8006066 <eMBRTUSend+0x1e>
        eSndState = STATE_TX_XMIT;
        vMBPortSerialEnable( FALSE, TRUE );
    }
    else
    {
        eStatus = MB_EIO;
 800605c:	2405      	movs	r4, #5
    }
    EXIT_CRITICAL_SECTION(  );
 800605e:	f7ff fe65 	bl	8005d2c <ExitCriticalSection>
    return eStatus;
}
 8006062:	0020      	movs	r0, r4
 8006064:	bd70      	pop	{r4, r5, r6, pc}
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
 8006066:	1e60      	subs	r0, r4, #1
 8006068:	4c11      	ldr	r4, [pc, #68]	; (80060b0 <eMBRTUSend+0x68>)
 800606a:	6060      	str	r0, [r4, #4]
        usSndBufferCount = 1;
 800606c:	8123      	strh	r3, [r4, #8]
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
 800606e:	7006      	strb	r6, [r0, #0]
        usSndBufferCount += usLength;
 8006070:	8922      	ldrh	r2, [r4, #8]
 8006072:	1955      	adds	r5, r2, r5
 8006074:	b2ad      	uxth	r5, r5
 8006076:	8125      	strh	r5, [r4, #8]
        usCRC16 = usMBCRC16( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
 8006078:	8921      	ldrh	r1, [r4, #8]
 800607a:	b289      	uxth	r1, r1
 800607c:	f7ff ff4a 	bl	8005f14 <usMBCRC16>
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
 8006080:	8923      	ldrh	r3, [r4, #8]
 8006082:	b299      	uxth	r1, r3
 8006084:	3301      	adds	r3, #1
 8006086:	b29b      	uxth	r3, r3
 8006088:	8123      	strh	r3, [r4, #8]
 800608a:	b2c3      	uxtb	r3, r0
 800608c:	4a09      	ldr	r2, [pc, #36]	; (80060b4 <eMBRTUSend+0x6c>)
 800608e:	5453      	strb	r3, [r2, r1]
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
 8006090:	8923      	ldrh	r3, [r4, #8]
 8006092:	b299      	uxth	r1, r3
 8006094:	3301      	adds	r3, #1
 8006096:	b29b      	uxth	r3, r3
 8006098:	8123      	strh	r3, [r4, #8]
 800609a:	0a00      	lsrs	r0, r0, #8
 800609c:	b2c0      	uxtb	r0, r0
 800609e:	5450      	strb	r0, [r2, r1]
        eSndState = STATE_TX_XMIT;
 80060a0:	2301      	movs	r3, #1
 80060a2:	72a3      	strb	r3, [r4, #10]
        vMBPortSerialEnable( FALSE, TRUE );
 80060a4:	2101      	movs	r1, #1
 80060a6:	2000      	movs	r0, #0
 80060a8:	f7ff fe84 	bl	8005db4 <vMBPortSerialEnable>
    eMBErrorCode    eStatus = MB_ENOERR;
 80060ac:	2400      	movs	r4, #0
 80060ae:	e7d6      	b.n	800605e <eMBRTUSend+0x16>
 80060b0:	200001f8 	.word	0x200001f8
 80060b4:	200004b8 	.word	0x200004b8

080060b8 <xMBRTUReceiveFSM>:

BOOL
xMBRTUReceiveFSM( void )
{
 80060b8:	b500      	push	{lr}
 80060ba:	b083      	sub	sp, #12
    BOOL            xTaskNeedSwitch = FALSE;
    UCHAR           ucByte;

    assert( eSndState == STATE_TX_IDLE );
 80060bc:	4b25      	ldr	r3, [pc, #148]	; (8006154 <xMBRTUReceiveFSM+0x9c>)
 80060be:	7a9b      	ldrb	r3, [r3, #10]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d11f      	bne.n	8006104 <xMBRTUReceiveFSM+0x4c>

    /* Always read the character. */
    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
 80060c4:	466b      	mov	r3, sp
 80060c6:	1dd8      	adds	r0, r3, #7
 80060c8:	f7ff feac 	bl	8005e24 <xMBPortSerialGetByte>

    switch ( eRcvState )
 80060cc:	4b21      	ldr	r3, [pc, #132]	; (8006154 <xMBRTUReceiveFSM+0x9c>)
 80060ce:	781a      	ldrb	r2, [r3, #0]
 80060d0:	b2d3      	uxtb	r3, r2
 80060d2:	2a02      	cmp	r2, #2
 80060d4:	d027      	beq.n	8006126 <xMBRTUReceiveFSM+0x6e>
 80060d6:	2b02      	cmp	r3, #2
 80060d8:	d81b      	bhi.n	8006112 <xMBRTUReceiveFSM+0x5a>
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d01e      	beq.n	800611c <xMBRTUReceiveFSM+0x64>
 80060de:	2b01      	cmp	r3, #1
 80060e0:	d11e      	bne.n	8006120 <xMBRTUReceiveFSM+0x68>
        /* In the idle state we wait for a new character. If a character
         * is received the t1.5 and t3.5 timers are started and the
         * receiver is in the state STATE_RX_RECEIVCE.
         */
    case STATE_RX_IDLE:
        usRcvBufferPos = 0;
 80060e2:	4a1c      	ldr	r2, [pc, #112]	; (8006154 <xMBRTUReceiveFSM+0x9c>)
 80060e4:	2300      	movs	r3, #0
 80060e6:	8053      	strh	r3, [r2, #2]
        ucRTUBuf[usRcvBufferPos++] = ucByte;
 80060e8:	8853      	ldrh	r3, [r2, #2]
 80060ea:	b299      	uxth	r1, r3
 80060ec:	3301      	adds	r3, #1
 80060ee:	b29b      	uxth	r3, r3
 80060f0:	8053      	strh	r3, [r2, #2]
 80060f2:	466b      	mov	r3, sp
 80060f4:	79d8      	ldrb	r0, [r3, #7]
 80060f6:	4b18      	ldr	r3, [pc, #96]	; (8006158 <xMBRTUReceiveFSM+0xa0>)
 80060f8:	5458      	strb	r0, [r3, r1]
        eRcvState = STATE_RX_RCV;
 80060fa:	2302      	movs	r3, #2
 80060fc:	7013      	strb	r3, [r2, #0]

        /* Enable t3.5 timers. */
        vMBPortTimersEnable(  );
 80060fe:	f7ff fed1 	bl	8005ea4 <vMBPortTimersEnable>
        break;
 8006102:	e00d      	b.n	8006120 <xMBRTUReceiveFSM+0x68>
    assert( eSndState == STATE_TX_IDLE );
 8006104:	4a15      	ldr	r2, [pc, #84]	; (800615c <xMBRTUReceiveFSM+0xa4>)
 8006106:	4b16      	ldr	r3, [pc, #88]	; (8006160 <xMBRTUReceiveFSM+0xa8>)
 8006108:	3210      	adds	r2, #16
 800610a:	21e4      	movs	r1, #228	; 0xe4
 800610c:	4815      	ldr	r0, [pc, #84]	; (8006164 <xMBRTUReceiveFSM+0xac>)
 800610e:	f000 f8d7 	bl	80062c0 <__assert_func>
    switch ( eRcvState )
 8006112:	2b03      	cmp	r3, #3
 8006114:	d104      	bne.n	8006120 <xMBRTUReceiveFSM+0x68>
        vMBPortTimersEnable(  );
 8006116:	f7ff fec5 	bl	8005ea4 <vMBPortTimersEnable>
        break;
 800611a:	e001      	b.n	8006120 <xMBRTUReceiveFSM+0x68>
        vMBPortTimersEnable(  );
 800611c:	f7ff fec2 	bl	8005ea4 <vMBPortTimersEnable>
        }
        vMBPortTimersEnable(  );
        break;
    }
    return xTaskNeedSwitch;
}
 8006120:	2000      	movs	r0, #0
 8006122:	b003      	add	sp, #12
 8006124:	bd00      	pop	{pc}
        if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
 8006126:	4b0b      	ldr	r3, [pc, #44]	; (8006154 <xMBRTUReceiveFSM+0x9c>)
 8006128:	885b      	ldrh	r3, [r3, #2]
 800612a:	b29b      	uxth	r3, r3
 800612c:	2bff      	cmp	r3, #255	; 0xff
 800612e:	d80c      	bhi.n	800614a <xMBRTUReceiveFSM+0x92>
            ucRTUBuf[usRcvBufferPos++] = ucByte;
 8006130:	4a08      	ldr	r2, [pc, #32]	; (8006154 <xMBRTUReceiveFSM+0x9c>)
 8006132:	8853      	ldrh	r3, [r2, #2]
 8006134:	b299      	uxth	r1, r3
 8006136:	3301      	adds	r3, #1
 8006138:	b29b      	uxth	r3, r3
 800613a:	8053      	strh	r3, [r2, #2]
 800613c:	466b      	mov	r3, sp
 800613e:	79da      	ldrb	r2, [r3, #7]
 8006140:	4b05      	ldr	r3, [pc, #20]	; (8006158 <xMBRTUReceiveFSM+0xa0>)
 8006142:	545a      	strb	r2, [r3, r1]
        vMBPortTimersEnable(  );
 8006144:	f7ff feae 	bl	8005ea4 <vMBPortTimersEnable>
        break;
 8006148:	e7ea      	b.n	8006120 <xMBRTUReceiveFSM+0x68>
            eRcvState = STATE_RX_ERROR;
 800614a:	4b02      	ldr	r3, [pc, #8]	; (8006154 <xMBRTUReceiveFSM+0x9c>)
 800614c:	2203      	movs	r2, #3
 800614e:	701a      	strb	r2, [r3, #0]
 8006150:	e7f8      	b.n	8006144 <xMBRTUReceiveFSM+0x8c>
 8006152:	46c0      	nop			; (mov r8, r8)
 8006154:	200001f8 	.word	0x200001f8
 8006158:	200004b8 	.word	0x200004b8
 800615c:	08007de0 	.word	0x08007de0
 8006160:	08007fd8 	.word	0x08007fd8
 8006164:	08007fc0 	.word	0x08007fc0

08006168 <xMBRTUTransmitFSM>:

BOOL
xMBRTUTransmitFSM( void )
{
 8006168:	b510      	push	{r4, lr}
    BOOL            xNeedPoll = FALSE;

    assert( eRcvState == STATE_RX_IDLE );
 800616a:	4b1d      	ldr	r3, [pc, #116]	; (80061e0 <xMBRTUTransmitFSM+0x78>)
 800616c:	781b      	ldrb	r3, [r3, #0]
 800616e:	2b01      	cmp	r3, #1
 8006170:	d109      	bne.n	8006186 <xMBRTUTransmitFSM+0x1e>

    switch ( eSndState )
 8006172:	4b1b      	ldr	r3, [pc, #108]	; (80061e0 <xMBRTUTransmitFSM+0x78>)
 8006174:	7a9b      	ldrb	r3, [r3, #10]
 8006176:	b2dc      	uxtb	r4, r3
 8006178:	2b00      	cmp	r3, #0
 800617a:	d00c      	beq.n	8006196 <xMBRTUTransmitFSM+0x2e>
 800617c:	2c01      	cmp	r4, #1
 800617e:	d00f      	beq.n	80061a0 <xMBRTUTransmitFSM+0x38>
 8006180:	2400      	movs	r4, #0
        }
        break;
    }

    return xNeedPoll;
}
 8006182:	0020      	movs	r0, r4
 8006184:	bd10      	pop	{r4, pc}
    assert( eRcvState == STATE_RX_IDLE );
 8006186:	4a17      	ldr	r2, [pc, #92]	; (80061e4 <xMBRTUTransmitFSM+0x7c>)
 8006188:	2120      	movs	r1, #32
 800618a:	4b17      	ldr	r3, [pc, #92]	; (80061e8 <xMBRTUTransmitFSM+0x80>)
 800618c:	3224      	adds	r2, #36	; 0x24
 800618e:	31ff      	adds	r1, #255	; 0xff
 8006190:	4816      	ldr	r0, [pc, #88]	; (80061ec <xMBRTUTransmitFSM+0x84>)
 8006192:	f000 f895 	bl	80062c0 <__assert_func>
        vMBPortSerialEnable( TRUE, FALSE );
 8006196:	2100      	movs	r1, #0
 8006198:	2001      	movs	r0, #1
 800619a:	f7ff fe0b 	bl	8005db4 <vMBPortSerialEnable>
        break;
 800619e:	e7f0      	b.n	8006182 <xMBRTUTransmitFSM+0x1a>
        if( usSndBufferCount != 0 )
 80061a0:	4b0f      	ldr	r3, [pc, #60]	; (80061e0 <xMBRTUTransmitFSM+0x78>)
 80061a2:	891b      	ldrh	r3, [r3, #8]
 80061a4:	b29b      	uxth	r3, r3
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d00e      	beq.n	80061c8 <xMBRTUTransmitFSM+0x60>
            xMBPortSerialPutByte( ( CHAR )*pucSndBufferCur );
 80061aa:	4c0d      	ldr	r4, [pc, #52]	; (80061e0 <xMBRTUTransmitFSM+0x78>)
 80061ac:	6863      	ldr	r3, [r4, #4]
 80061ae:	7818      	ldrb	r0, [r3, #0]
 80061b0:	b2c0      	uxtb	r0, r0
 80061b2:	f7ff fe25 	bl	8005e00 <xMBPortSerialPutByte>
            pucSndBufferCur++;  /* next byte in sendbuffer. */
 80061b6:	6863      	ldr	r3, [r4, #4]
 80061b8:	3301      	adds	r3, #1
 80061ba:	6063      	str	r3, [r4, #4]
            usSndBufferCount--;
 80061bc:	8923      	ldrh	r3, [r4, #8]
 80061be:	3b01      	subs	r3, #1
 80061c0:	b29b      	uxth	r3, r3
 80061c2:	8123      	strh	r3, [r4, #8]
    BOOL            xNeedPoll = FALSE;
 80061c4:	2400      	movs	r4, #0
 80061c6:	e7dc      	b.n	8006182 <xMBRTUTransmitFSM+0x1a>
            xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
 80061c8:	2003      	movs	r0, #3
 80061ca:	f7ff fdcd 	bl	8005d68 <xMBPortEventPost>
 80061ce:	0004      	movs	r4, r0
            vMBPortSerialEnable( TRUE, FALSE );
 80061d0:	2100      	movs	r1, #0
 80061d2:	2001      	movs	r0, #1
 80061d4:	f7ff fdee 	bl	8005db4 <vMBPortSerialEnable>
            eSndState = STATE_TX_IDLE;
 80061d8:	4b01      	ldr	r3, [pc, #4]	; (80061e0 <xMBRTUTransmitFSM+0x78>)
 80061da:	2200      	movs	r2, #0
 80061dc:	729a      	strb	r2, [r3, #10]
 80061de:	e7d0      	b.n	8006182 <xMBRTUTransmitFSM+0x1a>
 80061e0:	200001f8 	.word	0x200001f8
 80061e4:	08007de0 	.word	0x08007de0
 80061e8:	08007ff4 	.word	0x08007ff4
 80061ec:	08007fc0 	.word	0x08007fc0

080061f0 <xMBRTUTimerT35Expired>:

BOOL
xMBRTUTimerT35Expired( void )
{
 80061f0:	b510      	push	{r4, lr}
    BOOL            xNeedPoll = FALSE;

    switch ( eRcvState )
 80061f2:	4b1a      	ldr	r3, [pc, #104]	; (800625c <xMBRTUTimerT35Expired+0x6c>)
 80061f4:	781a      	ldrb	r2, [r3, #0]
 80061f6:	b2d3      	uxtb	r3, r2
 80061f8:	2a02      	cmp	r2, #2
 80061fa:	d017      	beq.n	800622c <xMBRTUTimerT35Expired+0x3c>
 80061fc:	2b03      	cmp	r3, #3
 80061fe:	d022      	beq.n	8006246 <xMBRTUTimerT35Expired+0x56>
 8006200:	2b00      	cmp	r3, #0
 8006202:	d00e      	beq.n	8006222 <xMBRTUTimerT35Expired+0x32>
    case STATE_RX_ERROR:
        break;

        /* Function called in an illegal state. */
    default:
        assert( ( eRcvState == STATE_RX_INIT ) ||
 8006204:	4b15      	ldr	r3, [pc, #84]	; (800625c <xMBRTUTimerT35Expired+0x6c>)
 8006206:	781b      	ldrb	r3, [r3, #0]
 8006208:	b2dc      	uxtb	r4, r3
 800620a:	2b00      	cmp	r3, #0
 800620c:	d01c      	beq.n	8006248 <xMBRTUTimerT35Expired+0x58>
 800620e:	4b13      	ldr	r3, [pc, #76]	; (800625c <xMBRTUTimerT35Expired+0x6c>)
 8006210:	781b      	ldrb	r3, [r3, #0]
 8006212:	2b02      	cmp	r3, #2
 8006214:	d01f      	beq.n	8006256 <xMBRTUTimerT35Expired+0x66>
 8006216:	4b11      	ldr	r3, [pc, #68]	; (800625c <xMBRTUTimerT35Expired+0x6c>)
 8006218:	781b      	ldrb	r3, [r3, #0]
 800621a:	2b03      	cmp	r3, #3
 800621c:	d10b      	bne.n	8006236 <xMBRTUTimerT35Expired+0x46>
    BOOL            xNeedPoll = FALSE;
 800621e:	2400      	movs	r4, #0
 8006220:	e012      	b.n	8006248 <xMBRTUTimerT35Expired+0x58>
        xNeedPoll = xMBPortEventPost( EV_READY );
 8006222:	2000      	movs	r0, #0
 8006224:	f7ff fda0 	bl	8005d68 <xMBPortEventPost>
 8006228:	0004      	movs	r4, r0
        break;
 800622a:	e00d      	b.n	8006248 <xMBRTUTimerT35Expired+0x58>
        xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
 800622c:	2001      	movs	r0, #1
 800622e:	f7ff fd9b 	bl	8005d68 <xMBPortEventPost>
 8006232:	0004      	movs	r4, r0
        break;
 8006234:	e008      	b.n	8006248 <xMBRTUTimerT35Expired+0x58>
        assert( ( eRcvState == STATE_RX_INIT ) ||
 8006236:	4a0a      	ldr	r2, [pc, #40]	; (8006260 <xMBRTUTimerT35Expired+0x70>)
 8006238:	21ac      	movs	r1, #172	; 0xac
 800623a:	4b0a      	ldr	r3, [pc, #40]	; (8006264 <xMBRTUTimerT35Expired+0x74>)
 800623c:	3238      	adds	r2, #56	; 0x38
 800623e:	0049      	lsls	r1, r1, #1
 8006240:	4809      	ldr	r0, [pc, #36]	; (8006268 <xMBRTUTimerT35Expired+0x78>)
 8006242:	f000 f83d 	bl	80062c0 <__assert_func>
    switch ( eRcvState )
 8006246:	2400      	movs	r4, #0
                ( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_ERROR ) );
    }

    vMBPortTimersDisable(  );
 8006248:	f7ff fe3a 	bl	8005ec0 <vMBPortTimersDisable>
    eRcvState = STATE_RX_IDLE;
 800624c:	4b03      	ldr	r3, [pc, #12]	; (800625c <xMBRTUTimerT35Expired+0x6c>)
 800624e:	2201      	movs	r2, #1
 8006250:	701a      	strb	r2, [r3, #0]

    return xNeedPoll;
}
 8006252:	0020      	movs	r0, r4
 8006254:	bd10      	pop	{r4, pc}
    BOOL            xNeedPoll = FALSE;
 8006256:	2400      	movs	r4, #0
 8006258:	e7f6      	b.n	8006248 <xMBRTUTimerT35Expired+0x58>
 800625a:	46c0      	nop			; (mov r8, r8)
 800625c:	200001f8 	.word	0x200001f8
 8006260:	08007de0 	.word	0x08007de0
 8006264:	08008010 	.word	0x08008010
 8006268:	08007fc0 	.word	0x08007fc0

0800626c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800626c:	480d      	ldr	r0, [pc, #52]	; (80062a4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800626e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/  bl  SystemInit
 8006270:	f7fc f906 	bl	8002480 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006274:	480c      	ldr	r0, [pc, #48]	; (80062a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8006276:	490d      	ldr	r1, [pc, #52]	; (80062ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8006278:	4a0d      	ldr	r2, [pc, #52]	; (80062b0 <LoopForever+0xe>)
  movs r3, #0
 800627a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800627c:	e002      	b.n	8006284 <LoopCopyDataInit>

0800627e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800627e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006280:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006282:	3304      	adds	r3, #4

08006284 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006284:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006286:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006288:	d3f9      	bcc.n	800627e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800628a:	4a0a      	ldr	r2, [pc, #40]	; (80062b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800628c:	4c0a      	ldr	r4, [pc, #40]	; (80062b8 <LoopForever+0x16>)
  movs r3, #0
 800628e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006290:	e001      	b.n	8006296 <LoopFillZerobss>

08006292 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006292:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006294:	3204      	adds	r2, #4

08006296 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006296:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006298:	d3fb      	bcc.n	8006292 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800629a:	f000 f83f 	bl	800631c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800629e:	f7ff f85d 	bl	800535c <main>

080062a2 <LoopForever>:

LoopForever:
    b LoopForever
 80062a2:	e7fe      	b.n	80062a2 <LoopForever>
  ldr   r0, =_estack
 80062a4:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80062a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80062ac:	20000148 	.word	0x20000148
  ldr r2, =_sidata
 80062b0:	08008150 	.word	0x08008150
  ldr r2, =_sbss
 80062b4:	20000148 	.word	0x20000148
  ldr r4, =_ebss
 80062b8:	200005c8 	.word	0x200005c8

080062bc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80062bc:	e7fe      	b.n	80062bc <ADC1_IRQHandler>
	...

080062c0 <__assert_func>:
 80062c0:	b530      	push	{r4, r5, lr}
 80062c2:	0014      	movs	r4, r2
 80062c4:	001a      	movs	r2, r3
 80062c6:	4b09      	ldr	r3, [pc, #36]	; (80062ec <__assert_func+0x2c>)
 80062c8:	0005      	movs	r5, r0
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	b085      	sub	sp, #20
 80062ce:	68d8      	ldr	r0, [r3, #12]
 80062d0:	4b07      	ldr	r3, [pc, #28]	; (80062f0 <__assert_func+0x30>)
 80062d2:	2c00      	cmp	r4, #0
 80062d4:	d101      	bne.n	80062da <__assert_func+0x1a>
 80062d6:	4b07      	ldr	r3, [pc, #28]	; (80062f4 <__assert_func+0x34>)
 80062d8:	001c      	movs	r4, r3
 80062da:	9301      	str	r3, [sp, #4]
 80062dc:	9100      	str	r1, [sp, #0]
 80062de:	002b      	movs	r3, r5
 80062e0:	4905      	ldr	r1, [pc, #20]	; (80062f8 <__assert_func+0x38>)
 80062e2:	9402      	str	r4, [sp, #8]
 80062e4:	f000 f80a 	bl	80062fc <fiprintf>
 80062e8:	f000 fc1e 	bl	8006b28 <abort>
 80062ec:	200000e0 	.word	0x200000e0
 80062f0:	08008073 	.word	0x08008073
 80062f4:	080080ae 	.word	0x080080ae
 80062f8:	08008080 	.word	0x08008080

080062fc <fiprintf>:
 80062fc:	b40e      	push	{r1, r2, r3}
 80062fe:	b503      	push	{r0, r1, lr}
 8006300:	0001      	movs	r1, r0
 8006302:	ab03      	add	r3, sp, #12
 8006304:	4804      	ldr	r0, [pc, #16]	; (8006318 <fiprintf+0x1c>)
 8006306:	cb04      	ldmia	r3!, {r2}
 8006308:	6800      	ldr	r0, [r0, #0]
 800630a:	9301      	str	r3, [sp, #4]
 800630c:	f000 f862 	bl	80063d4 <_vfiprintf_r>
 8006310:	b002      	add	sp, #8
 8006312:	bc08      	pop	{r3}
 8006314:	b003      	add	sp, #12
 8006316:	4718      	bx	r3
 8006318:	200000e0 	.word	0x200000e0

0800631c <__libc_init_array>:
 800631c:	b570      	push	{r4, r5, r6, lr}
 800631e:	2600      	movs	r6, #0
 8006320:	4d0c      	ldr	r5, [pc, #48]	; (8006354 <__libc_init_array+0x38>)
 8006322:	4c0d      	ldr	r4, [pc, #52]	; (8006358 <__libc_init_array+0x3c>)
 8006324:	1b64      	subs	r4, r4, r5
 8006326:	10a4      	asrs	r4, r4, #2
 8006328:	42a6      	cmp	r6, r4
 800632a:	d109      	bne.n	8006340 <__libc_init_array+0x24>
 800632c:	2600      	movs	r6, #0
 800632e:	f001 fb85 	bl	8007a3c <_init>
 8006332:	4d0a      	ldr	r5, [pc, #40]	; (800635c <__libc_init_array+0x40>)
 8006334:	4c0a      	ldr	r4, [pc, #40]	; (8006360 <__libc_init_array+0x44>)
 8006336:	1b64      	subs	r4, r4, r5
 8006338:	10a4      	asrs	r4, r4, #2
 800633a:	42a6      	cmp	r6, r4
 800633c:	d105      	bne.n	800634a <__libc_init_array+0x2e>
 800633e:	bd70      	pop	{r4, r5, r6, pc}
 8006340:	00b3      	lsls	r3, r6, #2
 8006342:	58eb      	ldr	r3, [r5, r3]
 8006344:	4798      	blx	r3
 8006346:	3601      	adds	r6, #1
 8006348:	e7ee      	b.n	8006328 <__libc_init_array+0xc>
 800634a:	00b3      	lsls	r3, r6, #2
 800634c:	58eb      	ldr	r3, [r5, r3]
 800634e:	4798      	blx	r3
 8006350:	3601      	adds	r6, #1
 8006352:	e7f2      	b.n	800633a <__libc_init_array+0x1e>
 8006354:	08008148 	.word	0x08008148
 8006358:	08008148 	.word	0x08008148
 800635c:	08008148 	.word	0x08008148
 8006360:	0800814c 	.word	0x0800814c

08006364 <memcpy>:
 8006364:	2300      	movs	r3, #0
 8006366:	b510      	push	{r4, lr}
 8006368:	429a      	cmp	r2, r3
 800636a:	d100      	bne.n	800636e <memcpy+0xa>
 800636c:	bd10      	pop	{r4, pc}
 800636e:	5ccc      	ldrb	r4, [r1, r3]
 8006370:	54c4      	strb	r4, [r0, r3]
 8006372:	3301      	adds	r3, #1
 8006374:	e7f8      	b.n	8006368 <memcpy+0x4>

08006376 <memset>:
 8006376:	0003      	movs	r3, r0
 8006378:	1882      	adds	r2, r0, r2
 800637a:	4293      	cmp	r3, r2
 800637c:	d100      	bne.n	8006380 <memset+0xa>
 800637e:	4770      	bx	lr
 8006380:	7019      	strb	r1, [r3, #0]
 8006382:	3301      	adds	r3, #1
 8006384:	e7f9      	b.n	800637a <memset+0x4>

08006386 <__sfputc_r>:
 8006386:	6893      	ldr	r3, [r2, #8]
 8006388:	b510      	push	{r4, lr}
 800638a:	3b01      	subs	r3, #1
 800638c:	6093      	str	r3, [r2, #8]
 800638e:	2b00      	cmp	r3, #0
 8006390:	da04      	bge.n	800639c <__sfputc_r+0x16>
 8006392:	6994      	ldr	r4, [r2, #24]
 8006394:	42a3      	cmp	r3, r4
 8006396:	db07      	blt.n	80063a8 <__sfputc_r+0x22>
 8006398:	290a      	cmp	r1, #10
 800639a:	d005      	beq.n	80063a8 <__sfputc_r+0x22>
 800639c:	6813      	ldr	r3, [r2, #0]
 800639e:	1c58      	adds	r0, r3, #1
 80063a0:	6010      	str	r0, [r2, #0]
 80063a2:	7019      	strb	r1, [r3, #0]
 80063a4:	0008      	movs	r0, r1
 80063a6:	bd10      	pop	{r4, pc}
 80063a8:	f000 faf0 	bl	800698c <__swbuf_r>
 80063ac:	0001      	movs	r1, r0
 80063ae:	e7f9      	b.n	80063a4 <__sfputc_r+0x1e>

080063b0 <__sfputs_r>:
 80063b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80063b2:	0006      	movs	r6, r0
 80063b4:	000f      	movs	r7, r1
 80063b6:	0014      	movs	r4, r2
 80063b8:	18d5      	adds	r5, r2, r3
 80063ba:	42ac      	cmp	r4, r5
 80063bc:	d101      	bne.n	80063c2 <__sfputs_r+0x12>
 80063be:	2000      	movs	r0, #0
 80063c0:	e007      	b.n	80063d2 <__sfputs_r+0x22>
 80063c2:	7821      	ldrb	r1, [r4, #0]
 80063c4:	003a      	movs	r2, r7
 80063c6:	0030      	movs	r0, r6
 80063c8:	f7ff ffdd 	bl	8006386 <__sfputc_r>
 80063cc:	3401      	adds	r4, #1
 80063ce:	1c43      	adds	r3, r0, #1
 80063d0:	d1f3      	bne.n	80063ba <__sfputs_r+0xa>
 80063d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080063d4 <_vfiprintf_r>:
 80063d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80063d6:	b0a1      	sub	sp, #132	; 0x84
 80063d8:	0006      	movs	r6, r0
 80063da:	000c      	movs	r4, r1
 80063dc:	001f      	movs	r7, r3
 80063de:	9203      	str	r2, [sp, #12]
 80063e0:	2800      	cmp	r0, #0
 80063e2:	d004      	beq.n	80063ee <_vfiprintf_r+0x1a>
 80063e4:	6983      	ldr	r3, [r0, #24]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d101      	bne.n	80063ee <_vfiprintf_r+0x1a>
 80063ea:	f000 fcd3 	bl	8006d94 <__sinit>
 80063ee:	4b8e      	ldr	r3, [pc, #568]	; (8006628 <_vfiprintf_r+0x254>)
 80063f0:	429c      	cmp	r4, r3
 80063f2:	d11c      	bne.n	800642e <_vfiprintf_r+0x5a>
 80063f4:	6874      	ldr	r4, [r6, #4]
 80063f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80063f8:	07db      	lsls	r3, r3, #31
 80063fa:	d405      	bmi.n	8006408 <_vfiprintf_r+0x34>
 80063fc:	89a3      	ldrh	r3, [r4, #12]
 80063fe:	059b      	lsls	r3, r3, #22
 8006400:	d402      	bmi.n	8006408 <_vfiprintf_r+0x34>
 8006402:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006404:	f000 fd67 	bl	8006ed6 <__retarget_lock_acquire_recursive>
 8006408:	89a3      	ldrh	r3, [r4, #12]
 800640a:	071b      	lsls	r3, r3, #28
 800640c:	d502      	bpl.n	8006414 <_vfiprintf_r+0x40>
 800640e:	6923      	ldr	r3, [r4, #16]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d11d      	bne.n	8006450 <_vfiprintf_r+0x7c>
 8006414:	0021      	movs	r1, r4
 8006416:	0030      	movs	r0, r6
 8006418:	f000 fb0e 	bl	8006a38 <__swsetup_r>
 800641c:	2800      	cmp	r0, #0
 800641e:	d017      	beq.n	8006450 <_vfiprintf_r+0x7c>
 8006420:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006422:	07db      	lsls	r3, r3, #31
 8006424:	d50d      	bpl.n	8006442 <_vfiprintf_r+0x6e>
 8006426:	2001      	movs	r0, #1
 8006428:	4240      	negs	r0, r0
 800642a:	b021      	add	sp, #132	; 0x84
 800642c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800642e:	4b7f      	ldr	r3, [pc, #508]	; (800662c <_vfiprintf_r+0x258>)
 8006430:	429c      	cmp	r4, r3
 8006432:	d101      	bne.n	8006438 <_vfiprintf_r+0x64>
 8006434:	68b4      	ldr	r4, [r6, #8]
 8006436:	e7de      	b.n	80063f6 <_vfiprintf_r+0x22>
 8006438:	4b7d      	ldr	r3, [pc, #500]	; (8006630 <_vfiprintf_r+0x25c>)
 800643a:	429c      	cmp	r4, r3
 800643c:	d1db      	bne.n	80063f6 <_vfiprintf_r+0x22>
 800643e:	68f4      	ldr	r4, [r6, #12]
 8006440:	e7d9      	b.n	80063f6 <_vfiprintf_r+0x22>
 8006442:	89a3      	ldrh	r3, [r4, #12]
 8006444:	059b      	lsls	r3, r3, #22
 8006446:	d4ee      	bmi.n	8006426 <_vfiprintf_r+0x52>
 8006448:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800644a:	f000 fd45 	bl	8006ed8 <__retarget_lock_release_recursive>
 800644e:	e7ea      	b.n	8006426 <_vfiprintf_r+0x52>
 8006450:	2300      	movs	r3, #0
 8006452:	ad08      	add	r5, sp, #32
 8006454:	616b      	str	r3, [r5, #20]
 8006456:	3320      	adds	r3, #32
 8006458:	766b      	strb	r3, [r5, #25]
 800645a:	3310      	adds	r3, #16
 800645c:	76ab      	strb	r3, [r5, #26]
 800645e:	9707      	str	r7, [sp, #28]
 8006460:	9f03      	ldr	r7, [sp, #12]
 8006462:	783b      	ldrb	r3, [r7, #0]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d001      	beq.n	800646c <_vfiprintf_r+0x98>
 8006468:	2b25      	cmp	r3, #37	; 0x25
 800646a:	d14e      	bne.n	800650a <_vfiprintf_r+0x136>
 800646c:	9b03      	ldr	r3, [sp, #12]
 800646e:	1afb      	subs	r3, r7, r3
 8006470:	9305      	str	r3, [sp, #20]
 8006472:	9b03      	ldr	r3, [sp, #12]
 8006474:	429f      	cmp	r7, r3
 8006476:	d00d      	beq.n	8006494 <_vfiprintf_r+0xc0>
 8006478:	9b05      	ldr	r3, [sp, #20]
 800647a:	0021      	movs	r1, r4
 800647c:	0030      	movs	r0, r6
 800647e:	9a03      	ldr	r2, [sp, #12]
 8006480:	f7ff ff96 	bl	80063b0 <__sfputs_r>
 8006484:	1c43      	adds	r3, r0, #1
 8006486:	d100      	bne.n	800648a <_vfiprintf_r+0xb6>
 8006488:	e0b5      	b.n	80065f6 <_vfiprintf_r+0x222>
 800648a:	696a      	ldr	r2, [r5, #20]
 800648c:	9b05      	ldr	r3, [sp, #20]
 800648e:	4694      	mov	ip, r2
 8006490:	4463      	add	r3, ip
 8006492:	616b      	str	r3, [r5, #20]
 8006494:	783b      	ldrb	r3, [r7, #0]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d100      	bne.n	800649c <_vfiprintf_r+0xc8>
 800649a:	e0ac      	b.n	80065f6 <_vfiprintf_r+0x222>
 800649c:	2201      	movs	r2, #1
 800649e:	1c7b      	adds	r3, r7, #1
 80064a0:	9303      	str	r3, [sp, #12]
 80064a2:	2300      	movs	r3, #0
 80064a4:	4252      	negs	r2, r2
 80064a6:	606a      	str	r2, [r5, #4]
 80064a8:	a904      	add	r1, sp, #16
 80064aa:	3254      	adds	r2, #84	; 0x54
 80064ac:	1852      	adds	r2, r2, r1
 80064ae:	602b      	str	r3, [r5, #0]
 80064b0:	60eb      	str	r3, [r5, #12]
 80064b2:	60ab      	str	r3, [r5, #8]
 80064b4:	7013      	strb	r3, [r2, #0]
 80064b6:	65ab      	str	r3, [r5, #88]	; 0x58
 80064b8:	9b03      	ldr	r3, [sp, #12]
 80064ba:	2205      	movs	r2, #5
 80064bc:	7819      	ldrb	r1, [r3, #0]
 80064be:	485d      	ldr	r0, [pc, #372]	; (8006634 <_vfiprintf_r+0x260>)
 80064c0:	f000 fd78 	bl	8006fb4 <memchr>
 80064c4:	9b03      	ldr	r3, [sp, #12]
 80064c6:	1c5f      	adds	r7, r3, #1
 80064c8:	2800      	cmp	r0, #0
 80064ca:	d120      	bne.n	800650e <_vfiprintf_r+0x13a>
 80064cc:	682a      	ldr	r2, [r5, #0]
 80064ce:	06d3      	lsls	r3, r2, #27
 80064d0:	d504      	bpl.n	80064dc <_vfiprintf_r+0x108>
 80064d2:	2353      	movs	r3, #83	; 0x53
 80064d4:	a904      	add	r1, sp, #16
 80064d6:	185b      	adds	r3, r3, r1
 80064d8:	2120      	movs	r1, #32
 80064da:	7019      	strb	r1, [r3, #0]
 80064dc:	0713      	lsls	r3, r2, #28
 80064de:	d504      	bpl.n	80064ea <_vfiprintf_r+0x116>
 80064e0:	2353      	movs	r3, #83	; 0x53
 80064e2:	a904      	add	r1, sp, #16
 80064e4:	185b      	adds	r3, r3, r1
 80064e6:	212b      	movs	r1, #43	; 0x2b
 80064e8:	7019      	strb	r1, [r3, #0]
 80064ea:	9b03      	ldr	r3, [sp, #12]
 80064ec:	781b      	ldrb	r3, [r3, #0]
 80064ee:	2b2a      	cmp	r3, #42	; 0x2a
 80064f0:	d016      	beq.n	8006520 <_vfiprintf_r+0x14c>
 80064f2:	2100      	movs	r1, #0
 80064f4:	68eb      	ldr	r3, [r5, #12]
 80064f6:	9f03      	ldr	r7, [sp, #12]
 80064f8:	783a      	ldrb	r2, [r7, #0]
 80064fa:	1c78      	adds	r0, r7, #1
 80064fc:	3a30      	subs	r2, #48	; 0x30
 80064fe:	4684      	mov	ip, r0
 8006500:	2a09      	cmp	r2, #9
 8006502:	d94f      	bls.n	80065a4 <_vfiprintf_r+0x1d0>
 8006504:	2900      	cmp	r1, #0
 8006506:	d111      	bne.n	800652c <_vfiprintf_r+0x158>
 8006508:	e017      	b.n	800653a <_vfiprintf_r+0x166>
 800650a:	3701      	adds	r7, #1
 800650c:	e7a9      	b.n	8006462 <_vfiprintf_r+0x8e>
 800650e:	4b49      	ldr	r3, [pc, #292]	; (8006634 <_vfiprintf_r+0x260>)
 8006510:	682a      	ldr	r2, [r5, #0]
 8006512:	1ac0      	subs	r0, r0, r3
 8006514:	2301      	movs	r3, #1
 8006516:	4083      	lsls	r3, r0
 8006518:	4313      	orrs	r3, r2
 800651a:	602b      	str	r3, [r5, #0]
 800651c:	9703      	str	r7, [sp, #12]
 800651e:	e7cb      	b.n	80064b8 <_vfiprintf_r+0xe4>
 8006520:	9b07      	ldr	r3, [sp, #28]
 8006522:	1d19      	adds	r1, r3, #4
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	9107      	str	r1, [sp, #28]
 8006528:	2b00      	cmp	r3, #0
 800652a:	db01      	blt.n	8006530 <_vfiprintf_r+0x15c>
 800652c:	930b      	str	r3, [sp, #44]	; 0x2c
 800652e:	e004      	b.n	800653a <_vfiprintf_r+0x166>
 8006530:	425b      	negs	r3, r3
 8006532:	60eb      	str	r3, [r5, #12]
 8006534:	2302      	movs	r3, #2
 8006536:	4313      	orrs	r3, r2
 8006538:	602b      	str	r3, [r5, #0]
 800653a:	783b      	ldrb	r3, [r7, #0]
 800653c:	2b2e      	cmp	r3, #46	; 0x2e
 800653e:	d10a      	bne.n	8006556 <_vfiprintf_r+0x182>
 8006540:	787b      	ldrb	r3, [r7, #1]
 8006542:	2b2a      	cmp	r3, #42	; 0x2a
 8006544:	d137      	bne.n	80065b6 <_vfiprintf_r+0x1e2>
 8006546:	9b07      	ldr	r3, [sp, #28]
 8006548:	3702      	adds	r7, #2
 800654a:	1d1a      	adds	r2, r3, #4
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	9207      	str	r2, [sp, #28]
 8006550:	2b00      	cmp	r3, #0
 8006552:	db2d      	blt.n	80065b0 <_vfiprintf_r+0x1dc>
 8006554:	9309      	str	r3, [sp, #36]	; 0x24
 8006556:	2203      	movs	r2, #3
 8006558:	7839      	ldrb	r1, [r7, #0]
 800655a:	4837      	ldr	r0, [pc, #220]	; (8006638 <_vfiprintf_r+0x264>)
 800655c:	f000 fd2a 	bl	8006fb4 <memchr>
 8006560:	2800      	cmp	r0, #0
 8006562:	d007      	beq.n	8006574 <_vfiprintf_r+0x1a0>
 8006564:	4b34      	ldr	r3, [pc, #208]	; (8006638 <_vfiprintf_r+0x264>)
 8006566:	682a      	ldr	r2, [r5, #0]
 8006568:	1ac0      	subs	r0, r0, r3
 800656a:	2340      	movs	r3, #64	; 0x40
 800656c:	4083      	lsls	r3, r0
 800656e:	4313      	orrs	r3, r2
 8006570:	3701      	adds	r7, #1
 8006572:	602b      	str	r3, [r5, #0]
 8006574:	7839      	ldrb	r1, [r7, #0]
 8006576:	1c7b      	adds	r3, r7, #1
 8006578:	2206      	movs	r2, #6
 800657a:	4830      	ldr	r0, [pc, #192]	; (800663c <_vfiprintf_r+0x268>)
 800657c:	9303      	str	r3, [sp, #12]
 800657e:	7629      	strb	r1, [r5, #24]
 8006580:	f000 fd18 	bl	8006fb4 <memchr>
 8006584:	2800      	cmp	r0, #0
 8006586:	d045      	beq.n	8006614 <_vfiprintf_r+0x240>
 8006588:	4b2d      	ldr	r3, [pc, #180]	; (8006640 <_vfiprintf_r+0x26c>)
 800658a:	2b00      	cmp	r3, #0
 800658c:	d127      	bne.n	80065de <_vfiprintf_r+0x20a>
 800658e:	2207      	movs	r2, #7
 8006590:	9b07      	ldr	r3, [sp, #28]
 8006592:	3307      	adds	r3, #7
 8006594:	4393      	bics	r3, r2
 8006596:	3308      	adds	r3, #8
 8006598:	9307      	str	r3, [sp, #28]
 800659a:	696b      	ldr	r3, [r5, #20]
 800659c:	9a04      	ldr	r2, [sp, #16]
 800659e:	189b      	adds	r3, r3, r2
 80065a0:	616b      	str	r3, [r5, #20]
 80065a2:	e75d      	b.n	8006460 <_vfiprintf_r+0x8c>
 80065a4:	210a      	movs	r1, #10
 80065a6:	434b      	muls	r3, r1
 80065a8:	4667      	mov	r7, ip
 80065aa:	189b      	adds	r3, r3, r2
 80065ac:	3909      	subs	r1, #9
 80065ae:	e7a3      	b.n	80064f8 <_vfiprintf_r+0x124>
 80065b0:	2301      	movs	r3, #1
 80065b2:	425b      	negs	r3, r3
 80065b4:	e7ce      	b.n	8006554 <_vfiprintf_r+0x180>
 80065b6:	2300      	movs	r3, #0
 80065b8:	001a      	movs	r2, r3
 80065ba:	3701      	adds	r7, #1
 80065bc:	606b      	str	r3, [r5, #4]
 80065be:	7839      	ldrb	r1, [r7, #0]
 80065c0:	1c78      	adds	r0, r7, #1
 80065c2:	3930      	subs	r1, #48	; 0x30
 80065c4:	4684      	mov	ip, r0
 80065c6:	2909      	cmp	r1, #9
 80065c8:	d903      	bls.n	80065d2 <_vfiprintf_r+0x1fe>
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d0c3      	beq.n	8006556 <_vfiprintf_r+0x182>
 80065ce:	9209      	str	r2, [sp, #36]	; 0x24
 80065d0:	e7c1      	b.n	8006556 <_vfiprintf_r+0x182>
 80065d2:	230a      	movs	r3, #10
 80065d4:	435a      	muls	r2, r3
 80065d6:	4667      	mov	r7, ip
 80065d8:	1852      	adds	r2, r2, r1
 80065da:	3b09      	subs	r3, #9
 80065dc:	e7ef      	b.n	80065be <_vfiprintf_r+0x1ea>
 80065de:	ab07      	add	r3, sp, #28
 80065e0:	9300      	str	r3, [sp, #0]
 80065e2:	0022      	movs	r2, r4
 80065e4:	0029      	movs	r1, r5
 80065e6:	0030      	movs	r0, r6
 80065e8:	4b16      	ldr	r3, [pc, #88]	; (8006644 <_vfiprintf_r+0x270>)
 80065ea:	e000      	b.n	80065ee <_vfiprintf_r+0x21a>
 80065ec:	bf00      	nop
 80065ee:	9004      	str	r0, [sp, #16]
 80065f0:	9b04      	ldr	r3, [sp, #16]
 80065f2:	3301      	adds	r3, #1
 80065f4:	d1d1      	bne.n	800659a <_vfiprintf_r+0x1c6>
 80065f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80065f8:	07db      	lsls	r3, r3, #31
 80065fa:	d405      	bmi.n	8006608 <_vfiprintf_r+0x234>
 80065fc:	89a3      	ldrh	r3, [r4, #12]
 80065fe:	059b      	lsls	r3, r3, #22
 8006600:	d402      	bmi.n	8006608 <_vfiprintf_r+0x234>
 8006602:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006604:	f000 fc68 	bl	8006ed8 <__retarget_lock_release_recursive>
 8006608:	89a3      	ldrh	r3, [r4, #12]
 800660a:	065b      	lsls	r3, r3, #25
 800660c:	d500      	bpl.n	8006610 <_vfiprintf_r+0x23c>
 800660e:	e70a      	b.n	8006426 <_vfiprintf_r+0x52>
 8006610:	980d      	ldr	r0, [sp, #52]	; 0x34
 8006612:	e70a      	b.n	800642a <_vfiprintf_r+0x56>
 8006614:	ab07      	add	r3, sp, #28
 8006616:	9300      	str	r3, [sp, #0]
 8006618:	0022      	movs	r2, r4
 800661a:	0029      	movs	r1, r5
 800661c:	0030      	movs	r0, r6
 800661e:	4b09      	ldr	r3, [pc, #36]	; (8006644 <_vfiprintf_r+0x270>)
 8006620:	f000 f882 	bl	8006728 <_printf_i>
 8006624:	e7e3      	b.n	80065ee <_vfiprintf_r+0x21a>
 8006626:	46c0      	nop			; (mov r8, r8)
 8006628:	08008108 	.word	0x08008108
 800662c:	08008128 	.word	0x08008128
 8006630:	080080e8 	.word	0x080080e8
 8006634:	080080b4 	.word	0x080080b4
 8006638:	080080ba 	.word	0x080080ba
 800663c:	080080be 	.word	0x080080be
 8006640:	00000000 	.word	0x00000000
 8006644:	080063b1 	.word	0x080063b1

08006648 <_printf_common>:
 8006648:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800664a:	0015      	movs	r5, r2
 800664c:	9301      	str	r3, [sp, #4]
 800664e:	688a      	ldr	r2, [r1, #8]
 8006650:	690b      	ldr	r3, [r1, #16]
 8006652:	000c      	movs	r4, r1
 8006654:	9000      	str	r0, [sp, #0]
 8006656:	4293      	cmp	r3, r2
 8006658:	da00      	bge.n	800665c <_printf_common+0x14>
 800665a:	0013      	movs	r3, r2
 800665c:	0022      	movs	r2, r4
 800665e:	602b      	str	r3, [r5, #0]
 8006660:	3243      	adds	r2, #67	; 0x43
 8006662:	7812      	ldrb	r2, [r2, #0]
 8006664:	2a00      	cmp	r2, #0
 8006666:	d001      	beq.n	800666c <_printf_common+0x24>
 8006668:	3301      	adds	r3, #1
 800666a:	602b      	str	r3, [r5, #0]
 800666c:	6823      	ldr	r3, [r4, #0]
 800666e:	069b      	lsls	r3, r3, #26
 8006670:	d502      	bpl.n	8006678 <_printf_common+0x30>
 8006672:	682b      	ldr	r3, [r5, #0]
 8006674:	3302      	adds	r3, #2
 8006676:	602b      	str	r3, [r5, #0]
 8006678:	6822      	ldr	r2, [r4, #0]
 800667a:	2306      	movs	r3, #6
 800667c:	0017      	movs	r7, r2
 800667e:	401f      	ands	r7, r3
 8006680:	421a      	tst	r2, r3
 8006682:	d027      	beq.n	80066d4 <_printf_common+0x8c>
 8006684:	0023      	movs	r3, r4
 8006686:	3343      	adds	r3, #67	; 0x43
 8006688:	781b      	ldrb	r3, [r3, #0]
 800668a:	1e5a      	subs	r2, r3, #1
 800668c:	4193      	sbcs	r3, r2
 800668e:	6822      	ldr	r2, [r4, #0]
 8006690:	0692      	lsls	r2, r2, #26
 8006692:	d430      	bmi.n	80066f6 <_printf_common+0xae>
 8006694:	0022      	movs	r2, r4
 8006696:	9901      	ldr	r1, [sp, #4]
 8006698:	9800      	ldr	r0, [sp, #0]
 800669a:	9e08      	ldr	r6, [sp, #32]
 800669c:	3243      	adds	r2, #67	; 0x43
 800669e:	47b0      	blx	r6
 80066a0:	1c43      	adds	r3, r0, #1
 80066a2:	d025      	beq.n	80066f0 <_printf_common+0xa8>
 80066a4:	2306      	movs	r3, #6
 80066a6:	6820      	ldr	r0, [r4, #0]
 80066a8:	682a      	ldr	r2, [r5, #0]
 80066aa:	68e1      	ldr	r1, [r4, #12]
 80066ac:	2500      	movs	r5, #0
 80066ae:	4003      	ands	r3, r0
 80066b0:	2b04      	cmp	r3, #4
 80066b2:	d103      	bne.n	80066bc <_printf_common+0x74>
 80066b4:	1a8d      	subs	r5, r1, r2
 80066b6:	43eb      	mvns	r3, r5
 80066b8:	17db      	asrs	r3, r3, #31
 80066ba:	401d      	ands	r5, r3
 80066bc:	68a3      	ldr	r3, [r4, #8]
 80066be:	6922      	ldr	r2, [r4, #16]
 80066c0:	4293      	cmp	r3, r2
 80066c2:	dd01      	ble.n	80066c8 <_printf_common+0x80>
 80066c4:	1a9b      	subs	r3, r3, r2
 80066c6:	18ed      	adds	r5, r5, r3
 80066c8:	2700      	movs	r7, #0
 80066ca:	42bd      	cmp	r5, r7
 80066cc:	d120      	bne.n	8006710 <_printf_common+0xc8>
 80066ce:	2000      	movs	r0, #0
 80066d0:	e010      	b.n	80066f4 <_printf_common+0xac>
 80066d2:	3701      	adds	r7, #1
 80066d4:	68e3      	ldr	r3, [r4, #12]
 80066d6:	682a      	ldr	r2, [r5, #0]
 80066d8:	1a9b      	subs	r3, r3, r2
 80066da:	42bb      	cmp	r3, r7
 80066dc:	ddd2      	ble.n	8006684 <_printf_common+0x3c>
 80066de:	0022      	movs	r2, r4
 80066e0:	2301      	movs	r3, #1
 80066e2:	9901      	ldr	r1, [sp, #4]
 80066e4:	9800      	ldr	r0, [sp, #0]
 80066e6:	9e08      	ldr	r6, [sp, #32]
 80066e8:	3219      	adds	r2, #25
 80066ea:	47b0      	blx	r6
 80066ec:	1c43      	adds	r3, r0, #1
 80066ee:	d1f0      	bne.n	80066d2 <_printf_common+0x8a>
 80066f0:	2001      	movs	r0, #1
 80066f2:	4240      	negs	r0, r0
 80066f4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80066f6:	2030      	movs	r0, #48	; 0x30
 80066f8:	18e1      	adds	r1, r4, r3
 80066fa:	3143      	adds	r1, #67	; 0x43
 80066fc:	7008      	strb	r0, [r1, #0]
 80066fe:	0021      	movs	r1, r4
 8006700:	1c5a      	adds	r2, r3, #1
 8006702:	3145      	adds	r1, #69	; 0x45
 8006704:	7809      	ldrb	r1, [r1, #0]
 8006706:	18a2      	adds	r2, r4, r2
 8006708:	3243      	adds	r2, #67	; 0x43
 800670a:	3302      	adds	r3, #2
 800670c:	7011      	strb	r1, [r2, #0]
 800670e:	e7c1      	b.n	8006694 <_printf_common+0x4c>
 8006710:	0022      	movs	r2, r4
 8006712:	2301      	movs	r3, #1
 8006714:	9901      	ldr	r1, [sp, #4]
 8006716:	9800      	ldr	r0, [sp, #0]
 8006718:	9e08      	ldr	r6, [sp, #32]
 800671a:	321a      	adds	r2, #26
 800671c:	47b0      	blx	r6
 800671e:	1c43      	adds	r3, r0, #1
 8006720:	d0e6      	beq.n	80066f0 <_printf_common+0xa8>
 8006722:	3701      	adds	r7, #1
 8006724:	e7d1      	b.n	80066ca <_printf_common+0x82>
	...

08006728 <_printf_i>:
 8006728:	b5f0      	push	{r4, r5, r6, r7, lr}
 800672a:	b08b      	sub	sp, #44	; 0x2c
 800672c:	9206      	str	r2, [sp, #24]
 800672e:	000a      	movs	r2, r1
 8006730:	3243      	adds	r2, #67	; 0x43
 8006732:	9307      	str	r3, [sp, #28]
 8006734:	9005      	str	r0, [sp, #20]
 8006736:	9204      	str	r2, [sp, #16]
 8006738:	7e0a      	ldrb	r2, [r1, #24]
 800673a:	000c      	movs	r4, r1
 800673c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800673e:	2a78      	cmp	r2, #120	; 0x78
 8006740:	d806      	bhi.n	8006750 <_printf_i+0x28>
 8006742:	2a62      	cmp	r2, #98	; 0x62
 8006744:	d808      	bhi.n	8006758 <_printf_i+0x30>
 8006746:	2a00      	cmp	r2, #0
 8006748:	d100      	bne.n	800674c <_printf_i+0x24>
 800674a:	e0c0      	b.n	80068ce <_printf_i+0x1a6>
 800674c:	2a58      	cmp	r2, #88	; 0x58
 800674e:	d052      	beq.n	80067f6 <_printf_i+0xce>
 8006750:	0026      	movs	r6, r4
 8006752:	3642      	adds	r6, #66	; 0x42
 8006754:	7032      	strb	r2, [r6, #0]
 8006756:	e022      	b.n	800679e <_printf_i+0x76>
 8006758:	0010      	movs	r0, r2
 800675a:	3863      	subs	r0, #99	; 0x63
 800675c:	2815      	cmp	r0, #21
 800675e:	d8f7      	bhi.n	8006750 <_printf_i+0x28>
 8006760:	f7f9 fcd2 	bl	8000108 <__gnu_thumb1_case_shi>
 8006764:	001f0016 	.word	0x001f0016
 8006768:	fff6fff6 	.word	0xfff6fff6
 800676c:	fff6fff6 	.word	0xfff6fff6
 8006770:	fff6001f 	.word	0xfff6001f
 8006774:	fff6fff6 	.word	0xfff6fff6
 8006778:	00a8fff6 	.word	0x00a8fff6
 800677c:	009a0036 	.word	0x009a0036
 8006780:	fff6fff6 	.word	0xfff6fff6
 8006784:	fff600b9 	.word	0xfff600b9
 8006788:	fff60036 	.word	0xfff60036
 800678c:	009efff6 	.word	0x009efff6
 8006790:	0026      	movs	r6, r4
 8006792:	681a      	ldr	r2, [r3, #0]
 8006794:	3642      	adds	r6, #66	; 0x42
 8006796:	1d11      	adds	r1, r2, #4
 8006798:	6019      	str	r1, [r3, #0]
 800679a:	6813      	ldr	r3, [r2, #0]
 800679c:	7033      	strb	r3, [r6, #0]
 800679e:	2301      	movs	r3, #1
 80067a0:	e0a7      	b.n	80068f2 <_printf_i+0x1ca>
 80067a2:	6808      	ldr	r0, [r1, #0]
 80067a4:	6819      	ldr	r1, [r3, #0]
 80067a6:	1d0a      	adds	r2, r1, #4
 80067a8:	0605      	lsls	r5, r0, #24
 80067aa:	d50b      	bpl.n	80067c4 <_printf_i+0x9c>
 80067ac:	680d      	ldr	r5, [r1, #0]
 80067ae:	601a      	str	r2, [r3, #0]
 80067b0:	2d00      	cmp	r5, #0
 80067b2:	da03      	bge.n	80067bc <_printf_i+0x94>
 80067b4:	232d      	movs	r3, #45	; 0x2d
 80067b6:	9a04      	ldr	r2, [sp, #16]
 80067b8:	426d      	negs	r5, r5
 80067ba:	7013      	strb	r3, [r2, #0]
 80067bc:	4b61      	ldr	r3, [pc, #388]	; (8006944 <_printf_i+0x21c>)
 80067be:	270a      	movs	r7, #10
 80067c0:	9303      	str	r3, [sp, #12]
 80067c2:	e032      	b.n	800682a <_printf_i+0x102>
 80067c4:	680d      	ldr	r5, [r1, #0]
 80067c6:	601a      	str	r2, [r3, #0]
 80067c8:	0641      	lsls	r1, r0, #25
 80067ca:	d5f1      	bpl.n	80067b0 <_printf_i+0x88>
 80067cc:	b22d      	sxth	r5, r5
 80067ce:	e7ef      	b.n	80067b0 <_printf_i+0x88>
 80067d0:	680d      	ldr	r5, [r1, #0]
 80067d2:	6819      	ldr	r1, [r3, #0]
 80067d4:	1d08      	adds	r0, r1, #4
 80067d6:	6018      	str	r0, [r3, #0]
 80067d8:	062e      	lsls	r6, r5, #24
 80067da:	d501      	bpl.n	80067e0 <_printf_i+0xb8>
 80067dc:	680d      	ldr	r5, [r1, #0]
 80067de:	e003      	b.n	80067e8 <_printf_i+0xc0>
 80067e0:	066d      	lsls	r5, r5, #25
 80067e2:	d5fb      	bpl.n	80067dc <_printf_i+0xb4>
 80067e4:	680d      	ldr	r5, [r1, #0]
 80067e6:	b2ad      	uxth	r5, r5
 80067e8:	4b56      	ldr	r3, [pc, #344]	; (8006944 <_printf_i+0x21c>)
 80067ea:	270a      	movs	r7, #10
 80067ec:	9303      	str	r3, [sp, #12]
 80067ee:	2a6f      	cmp	r2, #111	; 0x6f
 80067f0:	d117      	bne.n	8006822 <_printf_i+0xfa>
 80067f2:	2708      	movs	r7, #8
 80067f4:	e015      	b.n	8006822 <_printf_i+0xfa>
 80067f6:	3145      	adds	r1, #69	; 0x45
 80067f8:	700a      	strb	r2, [r1, #0]
 80067fa:	4a52      	ldr	r2, [pc, #328]	; (8006944 <_printf_i+0x21c>)
 80067fc:	9203      	str	r2, [sp, #12]
 80067fe:	681a      	ldr	r2, [r3, #0]
 8006800:	6821      	ldr	r1, [r4, #0]
 8006802:	ca20      	ldmia	r2!, {r5}
 8006804:	601a      	str	r2, [r3, #0]
 8006806:	0608      	lsls	r0, r1, #24
 8006808:	d550      	bpl.n	80068ac <_printf_i+0x184>
 800680a:	07cb      	lsls	r3, r1, #31
 800680c:	d502      	bpl.n	8006814 <_printf_i+0xec>
 800680e:	2320      	movs	r3, #32
 8006810:	4319      	orrs	r1, r3
 8006812:	6021      	str	r1, [r4, #0]
 8006814:	2710      	movs	r7, #16
 8006816:	2d00      	cmp	r5, #0
 8006818:	d103      	bne.n	8006822 <_printf_i+0xfa>
 800681a:	2320      	movs	r3, #32
 800681c:	6822      	ldr	r2, [r4, #0]
 800681e:	439a      	bics	r2, r3
 8006820:	6022      	str	r2, [r4, #0]
 8006822:	0023      	movs	r3, r4
 8006824:	2200      	movs	r2, #0
 8006826:	3343      	adds	r3, #67	; 0x43
 8006828:	701a      	strb	r2, [r3, #0]
 800682a:	6863      	ldr	r3, [r4, #4]
 800682c:	60a3      	str	r3, [r4, #8]
 800682e:	2b00      	cmp	r3, #0
 8006830:	db03      	blt.n	800683a <_printf_i+0x112>
 8006832:	2204      	movs	r2, #4
 8006834:	6821      	ldr	r1, [r4, #0]
 8006836:	4391      	bics	r1, r2
 8006838:	6021      	str	r1, [r4, #0]
 800683a:	2d00      	cmp	r5, #0
 800683c:	d102      	bne.n	8006844 <_printf_i+0x11c>
 800683e:	9e04      	ldr	r6, [sp, #16]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d00c      	beq.n	800685e <_printf_i+0x136>
 8006844:	9e04      	ldr	r6, [sp, #16]
 8006846:	0028      	movs	r0, r5
 8006848:	0039      	movs	r1, r7
 800684a:	f7f9 fced 	bl	8000228 <__aeabi_uidivmod>
 800684e:	9b03      	ldr	r3, [sp, #12]
 8006850:	3e01      	subs	r6, #1
 8006852:	5c5b      	ldrb	r3, [r3, r1]
 8006854:	7033      	strb	r3, [r6, #0]
 8006856:	002b      	movs	r3, r5
 8006858:	0005      	movs	r5, r0
 800685a:	429f      	cmp	r7, r3
 800685c:	d9f3      	bls.n	8006846 <_printf_i+0x11e>
 800685e:	2f08      	cmp	r7, #8
 8006860:	d109      	bne.n	8006876 <_printf_i+0x14e>
 8006862:	6823      	ldr	r3, [r4, #0]
 8006864:	07db      	lsls	r3, r3, #31
 8006866:	d506      	bpl.n	8006876 <_printf_i+0x14e>
 8006868:	6863      	ldr	r3, [r4, #4]
 800686a:	6922      	ldr	r2, [r4, #16]
 800686c:	4293      	cmp	r3, r2
 800686e:	dc02      	bgt.n	8006876 <_printf_i+0x14e>
 8006870:	2330      	movs	r3, #48	; 0x30
 8006872:	3e01      	subs	r6, #1
 8006874:	7033      	strb	r3, [r6, #0]
 8006876:	9b04      	ldr	r3, [sp, #16]
 8006878:	1b9b      	subs	r3, r3, r6
 800687a:	6123      	str	r3, [r4, #16]
 800687c:	9b07      	ldr	r3, [sp, #28]
 800687e:	0021      	movs	r1, r4
 8006880:	9300      	str	r3, [sp, #0]
 8006882:	9805      	ldr	r0, [sp, #20]
 8006884:	9b06      	ldr	r3, [sp, #24]
 8006886:	aa09      	add	r2, sp, #36	; 0x24
 8006888:	f7ff fede 	bl	8006648 <_printf_common>
 800688c:	1c43      	adds	r3, r0, #1
 800688e:	d135      	bne.n	80068fc <_printf_i+0x1d4>
 8006890:	2001      	movs	r0, #1
 8006892:	4240      	negs	r0, r0
 8006894:	b00b      	add	sp, #44	; 0x2c
 8006896:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006898:	2220      	movs	r2, #32
 800689a:	6809      	ldr	r1, [r1, #0]
 800689c:	430a      	orrs	r2, r1
 800689e:	6022      	str	r2, [r4, #0]
 80068a0:	0022      	movs	r2, r4
 80068a2:	2178      	movs	r1, #120	; 0x78
 80068a4:	3245      	adds	r2, #69	; 0x45
 80068a6:	7011      	strb	r1, [r2, #0]
 80068a8:	4a27      	ldr	r2, [pc, #156]	; (8006948 <_printf_i+0x220>)
 80068aa:	e7a7      	b.n	80067fc <_printf_i+0xd4>
 80068ac:	0648      	lsls	r0, r1, #25
 80068ae:	d5ac      	bpl.n	800680a <_printf_i+0xe2>
 80068b0:	b2ad      	uxth	r5, r5
 80068b2:	e7aa      	b.n	800680a <_printf_i+0xe2>
 80068b4:	681a      	ldr	r2, [r3, #0]
 80068b6:	680d      	ldr	r5, [r1, #0]
 80068b8:	1d10      	adds	r0, r2, #4
 80068ba:	6949      	ldr	r1, [r1, #20]
 80068bc:	6018      	str	r0, [r3, #0]
 80068be:	6813      	ldr	r3, [r2, #0]
 80068c0:	062e      	lsls	r6, r5, #24
 80068c2:	d501      	bpl.n	80068c8 <_printf_i+0x1a0>
 80068c4:	6019      	str	r1, [r3, #0]
 80068c6:	e002      	b.n	80068ce <_printf_i+0x1a6>
 80068c8:	066d      	lsls	r5, r5, #25
 80068ca:	d5fb      	bpl.n	80068c4 <_printf_i+0x19c>
 80068cc:	8019      	strh	r1, [r3, #0]
 80068ce:	2300      	movs	r3, #0
 80068d0:	9e04      	ldr	r6, [sp, #16]
 80068d2:	6123      	str	r3, [r4, #16]
 80068d4:	e7d2      	b.n	800687c <_printf_i+0x154>
 80068d6:	681a      	ldr	r2, [r3, #0]
 80068d8:	1d11      	adds	r1, r2, #4
 80068da:	6019      	str	r1, [r3, #0]
 80068dc:	6816      	ldr	r6, [r2, #0]
 80068de:	2100      	movs	r1, #0
 80068e0:	0030      	movs	r0, r6
 80068e2:	6862      	ldr	r2, [r4, #4]
 80068e4:	f000 fb66 	bl	8006fb4 <memchr>
 80068e8:	2800      	cmp	r0, #0
 80068ea:	d001      	beq.n	80068f0 <_printf_i+0x1c8>
 80068ec:	1b80      	subs	r0, r0, r6
 80068ee:	6060      	str	r0, [r4, #4]
 80068f0:	6863      	ldr	r3, [r4, #4]
 80068f2:	6123      	str	r3, [r4, #16]
 80068f4:	2300      	movs	r3, #0
 80068f6:	9a04      	ldr	r2, [sp, #16]
 80068f8:	7013      	strb	r3, [r2, #0]
 80068fa:	e7bf      	b.n	800687c <_printf_i+0x154>
 80068fc:	6923      	ldr	r3, [r4, #16]
 80068fe:	0032      	movs	r2, r6
 8006900:	9906      	ldr	r1, [sp, #24]
 8006902:	9805      	ldr	r0, [sp, #20]
 8006904:	9d07      	ldr	r5, [sp, #28]
 8006906:	47a8      	blx	r5
 8006908:	1c43      	adds	r3, r0, #1
 800690a:	d0c1      	beq.n	8006890 <_printf_i+0x168>
 800690c:	6823      	ldr	r3, [r4, #0]
 800690e:	079b      	lsls	r3, r3, #30
 8006910:	d415      	bmi.n	800693e <_printf_i+0x216>
 8006912:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006914:	68e0      	ldr	r0, [r4, #12]
 8006916:	4298      	cmp	r0, r3
 8006918:	dabc      	bge.n	8006894 <_printf_i+0x16c>
 800691a:	0018      	movs	r0, r3
 800691c:	e7ba      	b.n	8006894 <_printf_i+0x16c>
 800691e:	0022      	movs	r2, r4
 8006920:	2301      	movs	r3, #1
 8006922:	9906      	ldr	r1, [sp, #24]
 8006924:	9805      	ldr	r0, [sp, #20]
 8006926:	9e07      	ldr	r6, [sp, #28]
 8006928:	3219      	adds	r2, #25
 800692a:	47b0      	blx	r6
 800692c:	1c43      	adds	r3, r0, #1
 800692e:	d0af      	beq.n	8006890 <_printf_i+0x168>
 8006930:	3501      	adds	r5, #1
 8006932:	68e3      	ldr	r3, [r4, #12]
 8006934:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006936:	1a9b      	subs	r3, r3, r2
 8006938:	42ab      	cmp	r3, r5
 800693a:	dcf0      	bgt.n	800691e <_printf_i+0x1f6>
 800693c:	e7e9      	b.n	8006912 <_printf_i+0x1ea>
 800693e:	2500      	movs	r5, #0
 8006940:	e7f7      	b.n	8006932 <_printf_i+0x20a>
 8006942:	46c0      	nop			; (mov r8, r8)
 8006944:	080080c5 	.word	0x080080c5
 8006948:	080080d6 	.word	0x080080d6

0800694c <siprintf>:
 800694c:	b40e      	push	{r1, r2, r3}
 800694e:	b500      	push	{lr}
 8006950:	490b      	ldr	r1, [pc, #44]	; (8006980 <siprintf+0x34>)
 8006952:	b09c      	sub	sp, #112	; 0x70
 8006954:	ab1d      	add	r3, sp, #116	; 0x74
 8006956:	9002      	str	r0, [sp, #8]
 8006958:	9006      	str	r0, [sp, #24]
 800695a:	9107      	str	r1, [sp, #28]
 800695c:	9104      	str	r1, [sp, #16]
 800695e:	4809      	ldr	r0, [pc, #36]	; (8006984 <siprintf+0x38>)
 8006960:	4909      	ldr	r1, [pc, #36]	; (8006988 <siprintf+0x3c>)
 8006962:	cb04      	ldmia	r3!, {r2}
 8006964:	9105      	str	r1, [sp, #20]
 8006966:	6800      	ldr	r0, [r0, #0]
 8006968:	a902      	add	r1, sp, #8
 800696a:	9301      	str	r3, [sp, #4]
 800696c:	f000 fc70 	bl	8007250 <_svfiprintf_r>
 8006970:	2300      	movs	r3, #0
 8006972:	9a02      	ldr	r2, [sp, #8]
 8006974:	7013      	strb	r3, [r2, #0]
 8006976:	b01c      	add	sp, #112	; 0x70
 8006978:	bc08      	pop	{r3}
 800697a:	b003      	add	sp, #12
 800697c:	4718      	bx	r3
 800697e:	46c0      	nop			; (mov r8, r8)
 8006980:	7fffffff 	.word	0x7fffffff
 8006984:	200000e0 	.word	0x200000e0
 8006988:	ffff0208 	.word	0xffff0208

0800698c <__swbuf_r>:
 800698c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800698e:	0005      	movs	r5, r0
 8006990:	000e      	movs	r6, r1
 8006992:	0014      	movs	r4, r2
 8006994:	2800      	cmp	r0, #0
 8006996:	d004      	beq.n	80069a2 <__swbuf_r+0x16>
 8006998:	6983      	ldr	r3, [r0, #24]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d101      	bne.n	80069a2 <__swbuf_r+0x16>
 800699e:	f000 f9f9 	bl	8006d94 <__sinit>
 80069a2:	4b22      	ldr	r3, [pc, #136]	; (8006a2c <__swbuf_r+0xa0>)
 80069a4:	429c      	cmp	r4, r3
 80069a6:	d12e      	bne.n	8006a06 <__swbuf_r+0x7a>
 80069a8:	686c      	ldr	r4, [r5, #4]
 80069aa:	69a3      	ldr	r3, [r4, #24]
 80069ac:	60a3      	str	r3, [r4, #8]
 80069ae:	89a3      	ldrh	r3, [r4, #12]
 80069b0:	071b      	lsls	r3, r3, #28
 80069b2:	d532      	bpl.n	8006a1a <__swbuf_r+0x8e>
 80069b4:	6923      	ldr	r3, [r4, #16]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d02f      	beq.n	8006a1a <__swbuf_r+0x8e>
 80069ba:	6823      	ldr	r3, [r4, #0]
 80069bc:	6922      	ldr	r2, [r4, #16]
 80069be:	b2f7      	uxtb	r7, r6
 80069c0:	1a98      	subs	r0, r3, r2
 80069c2:	6963      	ldr	r3, [r4, #20]
 80069c4:	b2f6      	uxtb	r6, r6
 80069c6:	4283      	cmp	r3, r0
 80069c8:	dc05      	bgt.n	80069d6 <__swbuf_r+0x4a>
 80069ca:	0021      	movs	r1, r4
 80069cc:	0028      	movs	r0, r5
 80069ce:	f000 f93f 	bl	8006c50 <_fflush_r>
 80069d2:	2800      	cmp	r0, #0
 80069d4:	d127      	bne.n	8006a26 <__swbuf_r+0x9a>
 80069d6:	68a3      	ldr	r3, [r4, #8]
 80069d8:	3001      	adds	r0, #1
 80069da:	3b01      	subs	r3, #1
 80069dc:	60a3      	str	r3, [r4, #8]
 80069de:	6823      	ldr	r3, [r4, #0]
 80069e0:	1c5a      	adds	r2, r3, #1
 80069e2:	6022      	str	r2, [r4, #0]
 80069e4:	701f      	strb	r7, [r3, #0]
 80069e6:	6963      	ldr	r3, [r4, #20]
 80069e8:	4283      	cmp	r3, r0
 80069ea:	d004      	beq.n	80069f6 <__swbuf_r+0x6a>
 80069ec:	89a3      	ldrh	r3, [r4, #12]
 80069ee:	07db      	lsls	r3, r3, #31
 80069f0:	d507      	bpl.n	8006a02 <__swbuf_r+0x76>
 80069f2:	2e0a      	cmp	r6, #10
 80069f4:	d105      	bne.n	8006a02 <__swbuf_r+0x76>
 80069f6:	0021      	movs	r1, r4
 80069f8:	0028      	movs	r0, r5
 80069fa:	f000 f929 	bl	8006c50 <_fflush_r>
 80069fe:	2800      	cmp	r0, #0
 8006a00:	d111      	bne.n	8006a26 <__swbuf_r+0x9a>
 8006a02:	0030      	movs	r0, r6
 8006a04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a06:	4b0a      	ldr	r3, [pc, #40]	; (8006a30 <__swbuf_r+0xa4>)
 8006a08:	429c      	cmp	r4, r3
 8006a0a:	d101      	bne.n	8006a10 <__swbuf_r+0x84>
 8006a0c:	68ac      	ldr	r4, [r5, #8]
 8006a0e:	e7cc      	b.n	80069aa <__swbuf_r+0x1e>
 8006a10:	4b08      	ldr	r3, [pc, #32]	; (8006a34 <__swbuf_r+0xa8>)
 8006a12:	429c      	cmp	r4, r3
 8006a14:	d1c9      	bne.n	80069aa <__swbuf_r+0x1e>
 8006a16:	68ec      	ldr	r4, [r5, #12]
 8006a18:	e7c7      	b.n	80069aa <__swbuf_r+0x1e>
 8006a1a:	0021      	movs	r1, r4
 8006a1c:	0028      	movs	r0, r5
 8006a1e:	f000 f80b 	bl	8006a38 <__swsetup_r>
 8006a22:	2800      	cmp	r0, #0
 8006a24:	d0c9      	beq.n	80069ba <__swbuf_r+0x2e>
 8006a26:	2601      	movs	r6, #1
 8006a28:	4276      	negs	r6, r6
 8006a2a:	e7ea      	b.n	8006a02 <__swbuf_r+0x76>
 8006a2c:	08008108 	.word	0x08008108
 8006a30:	08008128 	.word	0x08008128
 8006a34:	080080e8 	.word	0x080080e8

08006a38 <__swsetup_r>:
 8006a38:	4b37      	ldr	r3, [pc, #220]	; (8006b18 <__swsetup_r+0xe0>)
 8006a3a:	b570      	push	{r4, r5, r6, lr}
 8006a3c:	681d      	ldr	r5, [r3, #0]
 8006a3e:	0006      	movs	r6, r0
 8006a40:	000c      	movs	r4, r1
 8006a42:	2d00      	cmp	r5, #0
 8006a44:	d005      	beq.n	8006a52 <__swsetup_r+0x1a>
 8006a46:	69ab      	ldr	r3, [r5, #24]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d102      	bne.n	8006a52 <__swsetup_r+0x1a>
 8006a4c:	0028      	movs	r0, r5
 8006a4e:	f000 f9a1 	bl	8006d94 <__sinit>
 8006a52:	4b32      	ldr	r3, [pc, #200]	; (8006b1c <__swsetup_r+0xe4>)
 8006a54:	429c      	cmp	r4, r3
 8006a56:	d10f      	bne.n	8006a78 <__swsetup_r+0x40>
 8006a58:	686c      	ldr	r4, [r5, #4]
 8006a5a:	230c      	movs	r3, #12
 8006a5c:	5ee2      	ldrsh	r2, [r4, r3]
 8006a5e:	b293      	uxth	r3, r2
 8006a60:	0711      	lsls	r1, r2, #28
 8006a62:	d42d      	bmi.n	8006ac0 <__swsetup_r+0x88>
 8006a64:	06d9      	lsls	r1, r3, #27
 8006a66:	d411      	bmi.n	8006a8c <__swsetup_r+0x54>
 8006a68:	2309      	movs	r3, #9
 8006a6a:	2001      	movs	r0, #1
 8006a6c:	6033      	str	r3, [r6, #0]
 8006a6e:	3337      	adds	r3, #55	; 0x37
 8006a70:	4313      	orrs	r3, r2
 8006a72:	81a3      	strh	r3, [r4, #12]
 8006a74:	4240      	negs	r0, r0
 8006a76:	bd70      	pop	{r4, r5, r6, pc}
 8006a78:	4b29      	ldr	r3, [pc, #164]	; (8006b20 <__swsetup_r+0xe8>)
 8006a7a:	429c      	cmp	r4, r3
 8006a7c:	d101      	bne.n	8006a82 <__swsetup_r+0x4a>
 8006a7e:	68ac      	ldr	r4, [r5, #8]
 8006a80:	e7eb      	b.n	8006a5a <__swsetup_r+0x22>
 8006a82:	4b28      	ldr	r3, [pc, #160]	; (8006b24 <__swsetup_r+0xec>)
 8006a84:	429c      	cmp	r4, r3
 8006a86:	d1e8      	bne.n	8006a5a <__swsetup_r+0x22>
 8006a88:	68ec      	ldr	r4, [r5, #12]
 8006a8a:	e7e6      	b.n	8006a5a <__swsetup_r+0x22>
 8006a8c:	075b      	lsls	r3, r3, #29
 8006a8e:	d513      	bpl.n	8006ab8 <__swsetup_r+0x80>
 8006a90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006a92:	2900      	cmp	r1, #0
 8006a94:	d008      	beq.n	8006aa8 <__swsetup_r+0x70>
 8006a96:	0023      	movs	r3, r4
 8006a98:	3344      	adds	r3, #68	; 0x44
 8006a9a:	4299      	cmp	r1, r3
 8006a9c:	d002      	beq.n	8006aa4 <__swsetup_r+0x6c>
 8006a9e:	0030      	movs	r0, r6
 8006aa0:	f000 faa6 	bl	8006ff0 <_free_r>
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	6363      	str	r3, [r4, #52]	; 0x34
 8006aa8:	2224      	movs	r2, #36	; 0x24
 8006aaa:	89a3      	ldrh	r3, [r4, #12]
 8006aac:	4393      	bics	r3, r2
 8006aae:	81a3      	strh	r3, [r4, #12]
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	6063      	str	r3, [r4, #4]
 8006ab4:	6923      	ldr	r3, [r4, #16]
 8006ab6:	6023      	str	r3, [r4, #0]
 8006ab8:	2308      	movs	r3, #8
 8006aba:	89a2      	ldrh	r2, [r4, #12]
 8006abc:	4313      	orrs	r3, r2
 8006abe:	81a3      	strh	r3, [r4, #12]
 8006ac0:	6923      	ldr	r3, [r4, #16]
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d10b      	bne.n	8006ade <__swsetup_r+0xa6>
 8006ac6:	21a0      	movs	r1, #160	; 0xa0
 8006ac8:	2280      	movs	r2, #128	; 0x80
 8006aca:	89a3      	ldrh	r3, [r4, #12]
 8006acc:	0089      	lsls	r1, r1, #2
 8006ace:	0092      	lsls	r2, r2, #2
 8006ad0:	400b      	ands	r3, r1
 8006ad2:	4293      	cmp	r3, r2
 8006ad4:	d003      	beq.n	8006ade <__swsetup_r+0xa6>
 8006ad6:	0021      	movs	r1, r4
 8006ad8:	0030      	movs	r0, r6
 8006ada:	f000 fa27 	bl	8006f2c <__smakebuf_r>
 8006ade:	220c      	movs	r2, #12
 8006ae0:	5ea3      	ldrsh	r3, [r4, r2]
 8006ae2:	2001      	movs	r0, #1
 8006ae4:	001a      	movs	r2, r3
 8006ae6:	b299      	uxth	r1, r3
 8006ae8:	4002      	ands	r2, r0
 8006aea:	4203      	tst	r3, r0
 8006aec:	d00f      	beq.n	8006b0e <__swsetup_r+0xd6>
 8006aee:	2200      	movs	r2, #0
 8006af0:	60a2      	str	r2, [r4, #8]
 8006af2:	6962      	ldr	r2, [r4, #20]
 8006af4:	4252      	negs	r2, r2
 8006af6:	61a2      	str	r2, [r4, #24]
 8006af8:	2000      	movs	r0, #0
 8006afa:	6922      	ldr	r2, [r4, #16]
 8006afc:	4282      	cmp	r2, r0
 8006afe:	d1ba      	bne.n	8006a76 <__swsetup_r+0x3e>
 8006b00:	060a      	lsls	r2, r1, #24
 8006b02:	d5b8      	bpl.n	8006a76 <__swsetup_r+0x3e>
 8006b04:	2240      	movs	r2, #64	; 0x40
 8006b06:	4313      	orrs	r3, r2
 8006b08:	81a3      	strh	r3, [r4, #12]
 8006b0a:	3801      	subs	r0, #1
 8006b0c:	e7b3      	b.n	8006a76 <__swsetup_r+0x3e>
 8006b0e:	0788      	lsls	r0, r1, #30
 8006b10:	d400      	bmi.n	8006b14 <__swsetup_r+0xdc>
 8006b12:	6962      	ldr	r2, [r4, #20]
 8006b14:	60a2      	str	r2, [r4, #8]
 8006b16:	e7ef      	b.n	8006af8 <__swsetup_r+0xc0>
 8006b18:	200000e0 	.word	0x200000e0
 8006b1c:	08008108 	.word	0x08008108
 8006b20:	08008128 	.word	0x08008128
 8006b24:	080080e8 	.word	0x080080e8

08006b28 <abort>:
 8006b28:	2006      	movs	r0, #6
 8006b2a:	b510      	push	{r4, lr}
 8006b2c:	f000 fccc 	bl	80074c8 <raise>
 8006b30:	2001      	movs	r0, #1
 8006b32:	f000 ff81 	bl	8007a38 <_exit>
	...

08006b38 <__sflush_r>:
 8006b38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006b3a:	898b      	ldrh	r3, [r1, #12]
 8006b3c:	0005      	movs	r5, r0
 8006b3e:	000c      	movs	r4, r1
 8006b40:	071a      	lsls	r2, r3, #28
 8006b42:	d45f      	bmi.n	8006c04 <__sflush_r+0xcc>
 8006b44:	684a      	ldr	r2, [r1, #4]
 8006b46:	2a00      	cmp	r2, #0
 8006b48:	dc04      	bgt.n	8006b54 <__sflush_r+0x1c>
 8006b4a:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 8006b4c:	2a00      	cmp	r2, #0
 8006b4e:	dc01      	bgt.n	8006b54 <__sflush_r+0x1c>
 8006b50:	2000      	movs	r0, #0
 8006b52:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006b54:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8006b56:	2f00      	cmp	r7, #0
 8006b58:	d0fa      	beq.n	8006b50 <__sflush_r+0x18>
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	2180      	movs	r1, #128	; 0x80
 8006b5e:	682e      	ldr	r6, [r5, #0]
 8006b60:	602a      	str	r2, [r5, #0]
 8006b62:	001a      	movs	r2, r3
 8006b64:	0149      	lsls	r1, r1, #5
 8006b66:	400a      	ands	r2, r1
 8006b68:	420b      	tst	r3, r1
 8006b6a:	d034      	beq.n	8006bd6 <__sflush_r+0x9e>
 8006b6c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006b6e:	89a3      	ldrh	r3, [r4, #12]
 8006b70:	075b      	lsls	r3, r3, #29
 8006b72:	d506      	bpl.n	8006b82 <__sflush_r+0x4a>
 8006b74:	6863      	ldr	r3, [r4, #4]
 8006b76:	1ac0      	subs	r0, r0, r3
 8006b78:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d001      	beq.n	8006b82 <__sflush_r+0x4a>
 8006b7e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006b80:	1ac0      	subs	r0, r0, r3
 8006b82:	0002      	movs	r2, r0
 8006b84:	6a21      	ldr	r1, [r4, #32]
 8006b86:	2300      	movs	r3, #0
 8006b88:	0028      	movs	r0, r5
 8006b8a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8006b8c:	47b8      	blx	r7
 8006b8e:	89a1      	ldrh	r1, [r4, #12]
 8006b90:	1c43      	adds	r3, r0, #1
 8006b92:	d106      	bne.n	8006ba2 <__sflush_r+0x6a>
 8006b94:	682b      	ldr	r3, [r5, #0]
 8006b96:	2b1d      	cmp	r3, #29
 8006b98:	d831      	bhi.n	8006bfe <__sflush_r+0xc6>
 8006b9a:	4a2c      	ldr	r2, [pc, #176]	; (8006c4c <__sflush_r+0x114>)
 8006b9c:	40da      	lsrs	r2, r3
 8006b9e:	07d3      	lsls	r3, r2, #31
 8006ba0:	d52d      	bpl.n	8006bfe <__sflush_r+0xc6>
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	6063      	str	r3, [r4, #4]
 8006ba6:	6923      	ldr	r3, [r4, #16]
 8006ba8:	6023      	str	r3, [r4, #0]
 8006baa:	04cb      	lsls	r3, r1, #19
 8006bac:	d505      	bpl.n	8006bba <__sflush_r+0x82>
 8006bae:	1c43      	adds	r3, r0, #1
 8006bb0:	d102      	bne.n	8006bb8 <__sflush_r+0x80>
 8006bb2:	682b      	ldr	r3, [r5, #0]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d100      	bne.n	8006bba <__sflush_r+0x82>
 8006bb8:	6560      	str	r0, [r4, #84]	; 0x54
 8006bba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006bbc:	602e      	str	r6, [r5, #0]
 8006bbe:	2900      	cmp	r1, #0
 8006bc0:	d0c6      	beq.n	8006b50 <__sflush_r+0x18>
 8006bc2:	0023      	movs	r3, r4
 8006bc4:	3344      	adds	r3, #68	; 0x44
 8006bc6:	4299      	cmp	r1, r3
 8006bc8:	d002      	beq.n	8006bd0 <__sflush_r+0x98>
 8006bca:	0028      	movs	r0, r5
 8006bcc:	f000 fa10 	bl	8006ff0 <_free_r>
 8006bd0:	2000      	movs	r0, #0
 8006bd2:	6360      	str	r0, [r4, #52]	; 0x34
 8006bd4:	e7bd      	b.n	8006b52 <__sflush_r+0x1a>
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	0028      	movs	r0, r5
 8006bda:	6a21      	ldr	r1, [r4, #32]
 8006bdc:	47b8      	blx	r7
 8006bde:	1c43      	adds	r3, r0, #1
 8006be0:	d1c5      	bne.n	8006b6e <__sflush_r+0x36>
 8006be2:	682b      	ldr	r3, [r5, #0]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d0c2      	beq.n	8006b6e <__sflush_r+0x36>
 8006be8:	2b1d      	cmp	r3, #29
 8006bea:	d001      	beq.n	8006bf0 <__sflush_r+0xb8>
 8006bec:	2b16      	cmp	r3, #22
 8006bee:	d101      	bne.n	8006bf4 <__sflush_r+0xbc>
 8006bf0:	602e      	str	r6, [r5, #0]
 8006bf2:	e7ad      	b.n	8006b50 <__sflush_r+0x18>
 8006bf4:	2340      	movs	r3, #64	; 0x40
 8006bf6:	89a2      	ldrh	r2, [r4, #12]
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	81a3      	strh	r3, [r4, #12]
 8006bfc:	e7a9      	b.n	8006b52 <__sflush_r+0x1a>
 8006bfe:	2340      	movs	r3, #64	; 0x40
 8006c00:	430b      	orrs	r3, r1
 8006c02:	e7fa      	b.n	8006bfa <__sflush_r+0xc2>
 8006c04:	690f      	ldr	r7, [r1, #16]
 8006c06:	2f00      	cmp	r7, #0
 8006c08:	d0a2      	beq.n	8006b50 <__sflush_r+0x18>
 8006c0a:	680a      	ldr	r2, [r1, #0]
 8006c0c:	600f      	str	r7, [r1, #0]
 8006c0e:	1bd2      	subs	r2, r2, r7
 8006c10:	9201      	str	r2, [sp, #4]
 8006c12:	2200      	movs	r2, #0
 8006c14:	079b      	lsls	r3, r3, #30
 8006c16:	d100      	bne.n	8006c1a <__sflush_r+0xe2>
 8006c18:	694a      	ldr	r2, [r1, #20]
 8006c1a:	60a2      	str	r2, [r4, #8]
 8006c1c:	9b01      	ldr	r3, [sp, #4]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	dc00      	bgt.n	8006c24 <__sflush_r+0xec>
 8006c22:	e795      	b.n	8006b50 <__sflush_r+0x18>
 8006c24:	003a      	movs	r2, r7
 8006c26:	0028      	movs	r0, r5
 8006c28:	9b01      	ldr	r3, [sp, #4]
 8006c2a:	6a21      	ldr	r1, [r4, #32]
 8006c2c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006c2e:	47b0      	blx	r6
 8006c30:	2800      	cmp	r0, #0
 8006c32:	dc06      	bgt.n	8006c42 <__sflush_r+0x10a>
 8006c34:	2340      	movs	r3, #64	; 0x40
 8006c36:	2001      	movs	r0, #1
 8006c38:	89a2      	ldrh	r2, [r4, #12]
 8006c3a:	4240      	negs	r0, r0
 8006c3c:	4313      	orrs	r3, r2
 8006c3e:	81a3      	strh	r3, [r4, #12]
 8006c40:	e787      	b.n	8006b52 <__sflush_r+0x1a>
 8006c42:	9b01      	ldr	r3, [sp, #4]
 8006c44:	183f      	adds	r7, r7, r0
 8006c46:	1a1b      	subs	r3, r3, r0
 8006c48:	9301      	str	r3, [sp, #4]
 8006c4a:	e7e7      	b.n	8006c1c <__sflush_r+0xe4>
 8006c4c:	20400001 	.word	0x20400001

08006c50 <_fflush_r>:
 8006c50:	690b      	ldr	r3, [r1, #16]
 8006c52:	b570      	push	{r4, r5, r6, lr}
 8006c54:	0005      	movs	r5, r0
 8006c56:	000c      	movs	r4, r1
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d102      	bne.n	8006c62 <_fflush_r+0x12>
 8006c5c:	2500      	movs	r5, #0
 8006c5e:	0028      	movs	r0, r5
 8006c60:	bd70      	pop	{r4, r5, r6, pc}
 8006c62:	2800      	cmp	r0, #0
 8006c64:	d004      	beq.n	8006c70 <_fflush_r+0x20>
 8006c66:	6983      	ldr	r3, [r0, #24]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d101      	bne.n	8006c70 <_fflush_r+0x20>
 8006c6c:	f000 f892 	bl	8006d94 <__sinit>
 8006c70:	4b14      	ldr	r3, [pc, #80]	; (8006cc4 <_fflush_r+0x74>)
 8006c72:	429c      	cmp	r4, r3
 8006c74:	d11b      	bne.n	8006cae <_fflush_r+0x5e>
 8006c76:	686c      	ldr	r4, [r5, #4]
 8006c78:	220c      	movs	r2, #12
 8006c7a:	5ea3      	ldrsh	r3, [r4, r2]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d0ed      	beq.n	8006c5c <_fflush_r+0xc>
 8006c80:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006c82:	07d2      	lsls	r2, r2, #31
 8006c84:	d404      	bmi.n	8006c90 <_fflush_r+0x40>
 8006c86:	059b      	lsls	r3, r3, #22
 8006c88:	d402      	bmi.n	8006c90 <_fflush_r+0x40>
 8006c8a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006c8c:	f000 f923 	bl	8006ed6 <__retarget_lock_acquire_recursive>
 8006c90:	0028      	movs	r0, r5
 8006c92:	0021      	movs	r1, r4
 8006c94:	f7ff ff50 	bl	8006b38 <__sflush_r>
 8006c98:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006c9a:	0005      	movs	r5, r0
 8006c9c:	07db      	lsls	r3, r3, #31
 8006c9e:	d4de      	bmi.n	8006c5e <_fflush_r+0xe>
 8006ca0:	89a3      	ldrh	r3, [r4, #12]
 8006ca2:	059b      	lsls	r3, r3, #22
 8006ca4:	d4db      	bmi.n	8006c5e <_fflush_r+0xe>
 8006ca6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ca8:	f000 f916 	bl	8006ed8 <__retarget_lock_release_recursive>
 8006cac:	e7d7      	b.n	8006c5e <_fflush_r+0xe>
 8006cae:	4b06      	ldr	r3, [pc, #24]	; (8006cc8 <_fflush_r+0x78>)
 8006cb0:	429c      	cmp	r4, r3
 8006cb2:	d101      	bne.n	8006cb8 <_fflush_r+0x68>
 8006cb4:	68ac      	ldr	r4, [r5, #8]
 8006cb6:	e7df      	b.n	8006c78 <_fflush_r+0x28>
 8006cb8:	4b04      	ldr	r3, [pc, #16]	; (8006ccc <_fflush_r+0x7c>)
 8006cba:	429c      	cmp	r4, r3
 8006cbc:	d1dc      	bne.n	8006c78 <_fflush_r+0x28>
 8006cbe:	68ec      	ldr	r4, [r5, #12]
 8006cc0:	e7da      	b.n	8006c78 <_fflush_r+0x28>
 8006cc2:	46c0      	nop			; (mov r8, r8)
 8006cc4:	08008108 	.word	0x08008108
 8006cc8:	08008128 	.word	0x08008128
 8006ccc:	080080e8 	.word	0x080080e8

08006cd0 <std>:
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	b510      	push	{r4, lr}
 8006cd4:	0004      	movs	r4, r0
 8006cd6:	6003      	str	r3, [r0, #0]
 8006cd8:	6043      	str	r3, [r0, #4]
 8006cda:	6083      	str	r3, [r0, #8]
 8006cdc:	8181      	strh	r1, [r0, #12]
 8006cde:	6643      	str	r3, [r0, #100]	; 0x64
 8006ce0:	0019      	movs	r1, r3
 8006ce2:	81c2      	strh	r2, [r0, #14]
 8006ce4:	6103      	str	r3, [r0, #16]
 8006ce6:	6143      	str	r3, [r0, #20]
 8006ce8:	6183      	str	r3, [r0, #24]
 8006cea:	2208      	movs	r2, #8
 8006cec:	305c      	adds	r0, #92	; 0x5c
 8006cee:	f7ff fb42 	bl	8006376 <memset>
 8006cf2:	4b05      	ldr	r3, [pc, #20]	; (8006d08 <std+0x38>)
 8006cf4:	6263      	str	r3, [r4, #36]	; 0x24
 8006cf6:	4b05      	ldr	r3, [pc, #20]	; (8006d0c <std+0x3c>)
 8006cf8:	6224      	str	r4, [r4, #32]
 8006cfa:	62a3      	str	r3, [r4, #40]	; 0x28
 8006cfc:	4b04      	ldr	r3, [pc, #16]	; (8006d10 <std+0x40>)
 8006cfe:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006d00:	4b04      	ldr	r3, [pc, #16]	; (8006d14 <std+0x44>)
 8006d02:	6323      	str	r3, [r4, #48]	; 0x30
 8006d04:	bd10      	pop	{r4, pc}
 8006d06:	46c0      	nop			; (mov r8, r8)
 8006d08:	08007509 	.word	0x08007509
 8006d0c:	08007531 	.word	0x08007531
 8006d10:	08007569 	.word	0x08007569
 8006d14:	08007595 	.word	0x08007595

08006d18 <_cleanup_r>:
 8006d18:	b510      	push	{r4, lr}
 8006d1a:	4902      	ldr	r1, [pc, #8]	; (8006d24 <_cleanup_r+0xc>)
 8006d1c:	f000 f8ba 	bl	8006e94 <_fwalk_reent>
 8006d20:	bd10      	pop	{r4, pc}
 8006d22:	46c0      	nop			; (mov r8, r8)
 8006d24:	08006c51 	.word	0x08006c51

08006d28 <__sfmoreglue>:
 8006d28:	b570      	push	{r4, r5, r6, lr}
 8006d2a:	2568      	movs	r5, #104	; 0x68
 8006d2c:	1e4a      	subs	r2, r1, #1
 8006d2e:	4355      	muls	r5, r2
 8006d30:	000e      	movs	r6, r1
 8006d32:	0029      	movs	r1, r5
 8006d34:	3174      	adds	r1, #116	; 0x74
 8006d36:	f000 f9a5 	bl	8007084 <_malloc_r>
 8006d3a:	1e04      	subs	r4, r0, #0
 8006d3c:	d008      	beq.n	8006d50 <__sfmoreglue+0x28>
 8006d3e:	2100      	movs	r1, #0
 8006d40:	002a      	movs	r2, r5
 8006d42:	6001      	str	r1, [r0, #0]
 8006d44:	6046      	str	r6, [r0, #4]
 8006d46:	300c      	adds	r0, #12
 8006d48:	60a0      	str	r0, [r4, #8]
 8006d4a:	3268      	adds	r2, #104	; 0x68
 8006d4c:	f7ff fb13 	bl	8006376 <memset>
 8006d50:	0020      	movs	r0, r4
 8006d52:	bd70      	pop	{r4, r5, r6, pc}

08006d54 <__sfp_lock_acquire>:
 8006d54:	b510      	push	{r4, lr}
 8006d56:	4802      	ldr	r0, [pc, #8]	; (8006d60 <__sfp_lock_acquire+0xc>)
 8006d58:	f000 f8bd 	bl	8006ed6 <__retarget_lock_acquire_recursive>
 8006d5c:	bd10      	pop	{r4, pc}
 8006d5e:	46c0      	nop			; (mov r8, r8)
 8006d60:	200005c0 	.word	0x200005c0

08006d64 <__sfp_lock_release>:
 8006d64:	b510      	push	{r4, lr}
 8006d66:	4802      	ldr	r0, [pc, #8]	; (8006d70 <__sfp_lock_release+0xc>)
 8006d68:	f000 f8b6 	bl	8006ed8 <__retarget_lock_release_recursive>
 8006d6c:	bd10      	pop	{r4, pc}
 8006d6e:	46c0      	nop			; (mov r8, r8)
 8006d70:	200005c0 	.word	0x200005c0

08006d74 <__sinit_lock_acquire>:
 8006d74:	b510      	push	{r4, lr}
 8006d76:	4802      	ldr	r0, [pc, #8]	; (8006d80 <__sinit_lock_acquire+0xc>)
 8006d78:	f000 f8ad 	bl	8006ed6 <__retarget_lock_acquire_recursive>
 8006d7c:	bd10      	pop	{r4, pc}
 8006d7e:	46c0      	nop			; (mov r8, r8)
 8006d80:	200005bb 	.word	0x200005bb

08006d84 <__sinit_lock_release>:
 8006d84:	b510      	push	{r4, lr}
 8006d86:	4802      	ldr	r0, [pc, #8]	; (8006d90 <__sinit_lock_release+0xc>)
 8006d88:	f000 f8a6 	bl	8006ed8 <__retarget_lock_release_recursive>
 8006d8c:	bd10      	pop	{r4, pc}
 8006d8e:	46c0      	nop			; (mov r8, r8)
 8006d90:	200005bb 	.word	0x200005bb

08006d94 <__sinit>:
 8006d94:	b513      	push	{r0, r1, r4, lr}
 8006d96:	0004      	movs	r4, r0
 8006d98:	f7ff ffec 	bl	8006d74 <__sinit_lock_acquire>
 8006d9c:	69a3      	ldr	r3, [r4, #24]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d002      	beq.n	8006da8 <__sinit+0x14>
 8006da2:	f7ff ffef 	bl	8006d84 <__sinit_lock_release>
 8006da6:	bd13      	pop	{r0, r1, r4, pc}
 8006da8:	64a3      	str	r3, [r4, #72]	; 0x48
 8006daa:	64e3      	str	r3, [r4, #76]	; 0x4c
 8006dac:	6523      	str	r3, [r4, #80]	; 0x50
 8006dae:	4b13      	ldr	r3, [pc, #76]	; (8006dfc <__sinit+0x68>)
 8006db0:	4a13      	ldr	r2, [pc, #76]	; (8006e00 <__sinit+0x6c>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	62a2      	str	r2, [r4, #40]	; 0x28
 8006db6:	9301      	str	r3, [sp, #4]
 8006db8:	42a3      	cmp	r3, r4
 8006dba:	d101      	bne.n	8006dc0 <__sinit+0x2c>
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	61a3      	str	r3, [r4, #24]
 8006dc0:	0020      	movs	r0, r4
 8006dc2:	f000 f81f 	bl	8006e04 <__sfp>
 8006dc6:	6060      	str	r0, [r4, #4]
 8006dc8:	0020      	movs	r0, r4
 8006dca:	f000 f81b 	bl	8006e04 <__sfp>
 8006dce:	60a0      	str	r0, [r4, #8]
 8006dd0:	0020      	movs	r0, r4
 8006dd2:	f000 f817 	bl	8006e04 <__sfp>
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	2104      	movs	r1, #4
 8006dda:	60e0      	str	r0, [r4, #12]
 8006ddc:	6860      	ldr	r0, [r4, #4]
 8006dde:	f7ff ff77 	bl	8006cd0 <std>
 8006de2:	2201      	movs	r2, #1
 8006de4:	2109      	movs	r1, #9
 8006de6:	68a0      	ldr	r0, [r4, #8]
 8006de8:	f7ff ff72 	bl	8006cd0 <std>
 8006dec:	2202      	movs	r2, #2
 8006dee:	2112      	movs	r1, #18
 8006df0:	68e0      	ldr	r0, [r4, #12]
 8006df2:	f7ff ff6d 	bl	8006cd0 <std>
 8006df6:	2301      	movs	r3, #1
 8006df8:	61a3      	str	r3, [r4, #24]
 8006dfa:	e7d2      	b.n	8006da2 <__sinit+0xe>
 8006dfc:	080080b0 	.word	0x080080b0
 8006e00:	08006d19 	.word	0x08006d19

08006e04 <__sfp>:
 8006e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e06:	0007      	movs	r7, r0
 8006e08:	f7ff ffa4 	bl	8006d54 <__sfp_lock_acquire>
 8006e0c:	4b1f      	ldr	r3, [pc, #124]	; (8006e8c <__sfp+0x88>)
 8006e0e:	681e      	ldr	r6, [r3, #0]
 8006e10:	69b3      	ldr	r3, [r6, #24]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d102      	bne.n	8006e1c <__sfp+0x18>
 8006e16:	0030      	movs	r0, r6
 8006e18:	f7ff ffbc 	bl	8006d94 <__sinit>
 8006e1c:	3648      	adds	r6, #72	; 0x48
 8006e1e:	68b4      	ldr	r4, [r6, #8]
 8006e20:	6873      	ldr	r3, [r6, #4]
 8006e22:	3b01      	subs	r3, #1
 8006e24:	d504      	bpl.n	8006e30 <__sfp+0x2c>
 8006e26:	6833      	ldr	r3, [r6, #0]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d022      	beq.n	8006e72 <__sfp+0x6e>
 8006e2c:	6836      	ldr	r6, [r6, #0]
 8006e2e:	e7f6      	b.n	8006e1e <__sfp+0x1a>
 8006e30:	220c      	movs	r2, #12
 8006e32:	5ea5      	ldrsh	r5, [r4, r2]
 8006e34:	2d00      	cmp	r5, #0
 8006e36:	d11a      	bne.n	8006e6e <__sfp+0x6a>
 8006e38:	0020      	movs	r0, r4
 8006e3a:	4b15      	ldr	r3, [pc, #84]	; (8006e90 <__sfp+0x8c>)
 8006e3c:	3058      	adds	r0, #88	; 0x58
 8006e3e:	60e3      	str	r3, [r4, #12]
 8006e40:	6665      	str	r5, [r4, #100]	; 0x64
 8006e42:	f000 f847 	bl	8006ed4 <__retarget_lock_init_recursive>
 8006e46:	f7ff ff8d 	bl	8006d64 <__sfp_lock_release>
 8006e4a:	0020      	movs	r0, r4
 8006e4c:	2208      	movs	r2, #8
 8006e4e:	0029      	movs	r1, r5
 8006e50:	6025      	str	r5, [r4, #0]
 8006e52:	60a5      	str	r5, [r4, #8]
 8006e54:	6065      	str	r5, [r4, #4]
 8006e56:	6125      	str	r5, [r4, #16]
 8006e58:	6165      	str	r5, [r4, #20]
 8006e5a:	61a5      	str	r5, [r4, #24]
 8006e5c:	305c      	adds	r0, #92	; 0x5c
 8006e5e:	f7ff fa8a 	bl	8006376 <memset>
 8006e62:	6365      	str	r5, [r4, #52]	; 0x34
 8006e64:	63a5      	str	r5, [r4, #56]	; 0x38
 8006e66:	64a5      	str	r5, [r4, #72]	; 0x48
 8006e68:	64e5      	str	r5, [r4, #76]	; 0x4c
 8006e6a:	0020      	movs	r0, r4
 8006e6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006e6e:	3468      	adds	r4, #104	; 0x68
 8006e70:	e7d7      	b.n	8006e22 <__sfp+0x1e>
 8006e72:	2104      	movs	r1, #4
 8006e74:	0038      	movs	r0, r7
 8006e76:	f7ff ff57 	bl	8006d28 <__sfmoreglue>
 8006e7a:	1e04      	subs	r4, r0, #0
 8006e7c:	6030      	str	r0, [r6, #0]
 8006e7e:	d1d5      	bne.n	8006e2c <__sfp+0x28>
 8006e80:	f7ff ff70 	bl	8006d64 <__sfp_lock_release>
 8006e84:	230c      	movs	r3, #12
 8006e86:	603b      	str	r3, [r7, #0]
 8006e88:	e7ef      	b.n	8006e6a <__sfp+0x66>
 8006e8a:	46c0      	nop			; (mov r8, r8)
 8006e8c:	080080b0 	.word	0x080080b0
 8006e90:	ffff0001 	.word	0xffff0001

08006e94 <_fwalk_reent>:
 8006e94:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006e96:	0004      	movs	r4, r0
 8006e98:	0006      	movs	r6, r0
 8006e9a:	2700      	movs	r7, #0
 8006e9c:	9101      	str	r1, [sp, #4]
 8006e9e:	3448      	adds	r4, #72	; 0x48
 8006ea0:	6863      	ldr	r3, [r4, #4]
 8006ea2:	68a5      	ldr	r5, [r4, #8]
 8006ea4:	9300      	str	r3, [sp, #0]
 8006ea6:	9b00      	ldr	r3, [sp, #0]
 8006ea8:	3b01      	subs	r3, #1
 8006eaa:	9300      	str	r3, [sp, #0]
 8006eac:	d504      	bpl.n	8006eb8 <_fwalk_reent+0x24>
 8006eae:	6824      	ldr	r4, [r4, #0]
 8006eb0:	2c00      	cmp	r4, #0
 8006eb2:	d1f5      	bne.n	8006ea0 <_fwalk_reent+0xc>
 8006eb4:	0038      	movs	r0, r7
 8006eb6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006eb8:	89ab      	ldrh	r3, [r5, #12]
 8006eba:	2b01      	cmp	r3, #1
 8006ebc:	d908      	bls.n	8006ed0 <_fwalk_reent+0x3c>
 8006ebe:	220e      	movs	r2, #14
 8006ec0:	5eab      	ldrsh	r3, [r5, r2]
 8006ec2:	3301      	adds	r3, #1
 8006ec4:	d004      	beq.n	8006ed0 <_fwalk_reent+0x3c>
 8006ec6:	0029      	movs	r1, r5
 8006ec8:	0030      	movs	r0, r6
 8006eca:	9b01      	ldr	r3, [sp, #4]
 8006ecc:	4798      	blx	r3
 8006ece:	4307      	orrs	r7, r0
 8006ed0:	3568      	adds	r5, #104	; 0x68
 8006ed2:	e7e8      	b.n	8006ea6 <_fwalk_reent+0x12>

08006ed4 <__retarget_lock_init_recursive>:
 8006ed4:	4770      	bx	lr

08006ed6 <__retarget_lock_acquire_recursive>:
 8006ed6:	4770      	bx	lr

08006ed8 <__retarget_lock_release_recursive>:
 8006ed8:	4770      	bx	lr
	...

08006edc <__swhatbuf_r>:
 8006edc:	b570      	push	{r4, r5, r6, lr}
 8006ede:	000e      	movs	r6, r1
 8006ee0:	001d      	movs	r5, r3
 8006ee2:	230e      	movs	r3, #14
 8006ee4:	5ec9      	ldrsh	r1, [r1, r3]
 8006ee6:	0014      	movs	r4, r2
 8006ee8:	b096      	sub	sp, #88	; 0x58
 8006eea:	2900      	cmp	r1, #0
 8006eec:	da07      	bge.n	8006efe <__swhatbuf_r+0x22>
 8006eee:	2300      	movs	r3, #0
 8006ef0:	602b      	str	r3, [r5, #0]
 8006ef2:	89b3      	ldrh	r3, [r6, #12]
 8006ef4:	061b      	lsls	r3, r3, #24
 8006ef6:	d411      	bmi.n	8006f1c <__swhatbuf_r+0x40>
 8006ef8:	2380      	movs	r3, #128	; 0x80
 8006efa:	00db      	lsls	r3, r3, #3
 8006efc:	e00f      	b.n	8006f1e <__swhatbuf_r+0x42>
 8006efe:	466a      	mov	r2, sp
 8006f00:	f000 fb74 	bl	80075ec <_fstat_r>
 8006f04:	2800      	cmp	r0, #0
 8006f06:	dbf2      	blt.n	8006eee <__swhatbuf_r+0x12>
 8006f08:	23f0      	movs	r3, #240	; 0xf0
 8006f0a:	9901      	ldr	r1, [sp, #4]
 8006f0c:	021b      	lsls	r3, r3, #8
 8006f0e:	4019      	ands	r1, r3
 8006f10:	4b05      	ldr	r3, [pc, #20]	; (8006f28 <__swhatbuf_r+0x4c>)
 8006f12:	18c9      	adds	r1, r1, r3
 8006f14:	424b      	negs	r3, r1
 8006f16:	4159      	adcs	r1, r3
 8006f18:	6029      	str	r1, [r5, #0]
 8006f1a:	e7ed      	b.n	8006ef8 <__swhatbuf_r+0x1c>
 8006f1c:	2340      	movs	r3, #64	; 0x40
 8006f1e:	2000      	movs	r0, #0
 8006f20:	6023      	str	r3, [r4, #0]
 8006f22:	b016      	add	sp, #88	; 0x58
 8006f24:	bd70      	pop	{r4, r5, r6, pc}
 8006f26:	46c0      	nop			; (mov r8, r8)
 8006f28:	ffffe000 	.word	0xffffe000

08006f2c <__smakebuf_r>:
 8006f2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f2e:	2602      	movs	r6, #2
 8006f30:	898b      	ldrh	r3, [r1, #12]
 8006f32:	0005      	movs	r5, r0
 8006f34:	000c      	movs	r4, r1
 8006f36:	4233      	tst	r3, r6
 8006f38:	d006      	beq.n	8006f48 <__smakebuf_r+0x1c>
 8006f3a:	0023      	movs	r3, r4
 8006f3c:	3347      	adds	r3, #71	; 0x47
 8006f3e:	6023      	str	r3, [r4, #0]
 8006f40:	6123      	str	r3, [r4, #16]
 8006f42:	2301      	movs	r3, #1
 8006f44:	6163      	str	r3, [r4, #20]
 8006f46:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8006f48:	466a      	mov	r2, sp
 8006f4a:	ab01      	add	r3, sp, #4
 8006f4c:	f7ff ffc6 	bl	8006edc <__swhatbuf_r>
 8006f50:	9900      	ldr	r1, [sp, #0]
 8006f52:	0007      	movs	r7, r0
 8006f54:	0028      	movs	r0, r5
 8006f56:	f000 f895 	bl	8007084 <_malloc_r>
 8006f5a:	2800      	cmp	r0, #0
 8006f5c:	d108      	bne.n	8006f70 <__smakebuf_r+0x44>
 8006f5e:	220c      	movs	r2, #12
 8006f60:	5ea3      	ldrsh	r3, [r4, r2]
 8006f62:	059a      	lsls	r2, r3, #22
 8006f64:	d4ef      	bmi.n	8006f46 <__smakebuf_r+0x1a>
 8006f66:	2203      	movs	r2, #3
 8006f68:	4393      	bics	r3, r2
 8006f6a:	431e      	orrs	r6, r3
 8006f6c:	81a6      	strh	r6, [r4, #12]
 8006f6e:	e7e4      	b.n	8006f3a <__smakebuf_r+0xe>
 8006f70:	4b0f      	ldr	r3, [pc, #60]	; (8006fb0 <__smakebuf_r+0x84>)
 8006f72:	62ab      	str	r3, [r5, #40]	; 0x28
 8006f74:	2380      	movs	r3, #128	; 0x80
 8006f76:	89a2      	ldrh	r2, [r4, #12]
 8006f78:	6020      	str	r0, [r4, #0]
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	81a3      	strh	r3, [r4, #12]
 8006f7e:	9b00      	ldr	r3, [sp, #0]
 8006f80:	6120      	str	r0, [r4, #16]
 8006f82:	6163      	str	r3, [r4, #20]
 8006f84:	9b01      	ldr	r3, [sp, #4]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d00d      	beq.n	8006fa6 <__smakebuf_r+0x7a>
 8006f8a:	0028      	movs	r0, r5
 8006f8c:	230e      	movs	r3, #14
 8006f8e:	5ee1      	ldrsh	r1, [r4, r3]
 8006f90:	f000 fb3e 	bl	8007610 <_isatty_r>
 8006f94:	2800      	cmp	r0, #0
 8006f96:	d006      	beq.n	8006fa6 <__smakebuf_r+0x7a>
 8006f98:	2203      	movs	r2, #3
 8006f9a:	89a3      	ldrh	r3, [r4, #12]
 8006f9c:	4393      	bics	r3, r2
 8006f9e:	001a      	movs	r2, r3
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	81a3      	strh	r3, [r4, #12]
 8006fa6:	89a0      	ldrh	r0, [r4, #12]
 8006fa8:	4307      	orrs	r7, r0
 8006faa:	81a7      	strh	r7, [r4, #12]
 8006fac:	e7cb      	b.n	8006f46 <__smakebuf_r+0x1a>
 8006fae:	46c0      	nop			; (mov r8, r8)
 8006fb0:	08006d19 	.word	0x08006d19

08006fb4 <memchr>:
 8006fb4:	b2c9      	uxtb	r1, r1
 8006fb6:	1882      	adds	r2, r0, r2
 8006fb8:	4290      	cmp	r0, r2
 8006fba:	d101      	bne.n	8006fc0 <memchr+0xc>
 8006fbc:	2000      	movs	r0, #0
 8006fbe:	4770      	bx	lr
 8006fc0:	7803      	ldrb	r3, [r0, #0]
 8006fc2:	428b      	cmp	r3, r1
 8006fc4:	d0fb      	beq.n	8006fbe <memchr+0xa>
 8006fc6:	3001      	adds	r0, #1
 8006fc8:	e7f6      	b.n	8006fb8 <memchr+0x4>

08006fca <memmove>:
 8006fca:	b510      	push	{r4, lr}
 8006fcc:	4288      	cmp	r0, r1
 8006fce:	d902      	bls.n	8006fd6 <memmove+0xc>
 8006fd0:	188b      	adds	r3, r1, r2
 8006fd2:	4298      	cmp	r0, r3
 8006fd4:	d303      	bcc.n	8006fde <memmove+0x14>
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	e007      	b.n	8006fea <memmove+0x20>
 8006fda:	5c8b      	ldrb	r3, [r1, r2]
 8006fdc:	5483      	strb	r3, [r0, r2]
 8006fde:	3a01      	subs	r2, #1
 8006fe0:	d2fb      	bcs.n	8006fda <memmove+0x10>
 8006fe2:	bd10      	pop	{r4, pc}
 8006fe4:	5ccc      	ldrb	r4, [r1, r3]
 8006fe6:	54c4      	strb	r4, [r0, r3]
 8006fe8:	3301      	adds	r3, #1
 8006fea:	429a      	cmp	r2, r3
 8006fec:	d1fa      	bne.n	8006fe4 <memmove+0x1a>
 8006fee:	e7f8      	b.n	8006fe2 <memmove+0x18>

08006ff0 <_free_r>:
 8006ff0:	b570      	push	{r4, r5, r6, lr}
 8006ff2:	0005      	movs	r5, r0
 8006ff4:	2900      	cmp	r1, #0
 8006ff6:	d010      	beq.n	800701a <_free_r+0x2a>
 8006ff8:	1f0c      	subs	r4, r1, #4
 8006ffa:	6823      	ldr	r3, [r4, #0]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	da00      	bge.n	8007002 <_free_r+0x12>
 8007000:	18e4      	adds	r4, r4, r3
 8007002:	0028      	movs	r0, r5
 8007004:	f000 fb2a 	bl	800765c <__malloc_lock>
 8007008:	4a1d      	ldr	r2, [pc, #116]	; (8007080 <_free_r+0x90>)
 800700a:	6813      	ldr	r3, [r2, #0]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d105      	bne.n	800701c <_free_r+0x2c>
 8007010:	6063      	str	r3, [r4, #4]
 8007012:	6014      	str	r4, [r2, #0]
 8007014:	0028      	movs	r0, r5
 8007016:	f000 fb29 	bl	800766c <__malloc_unlock>
 800701a:	bd70      	pop	{r4, r5, r6, pc}
 800701c:	42a3      	cmp	r3, r4
 800701e:	d908      	bls.n	8007032 <_free_r+0x42>
 8007020:	6821      	ldr	r1, [r4, #0]
 8007022:	1860      	adds	r0, r4, r1
 8007024:	4283      	cmp	r3, r0
 8007026:	d1f3      	bne.n	8007010 <_free_r+0x20>
 8007028:	6818      	ldr	r0, [r3, #0]
 800702a:	685b      	ldr	r3, [r3, #4]
 800702c:	1841      	adds	r1, r0, r1
 800702e:	6021      	str	r1, [r4, #0]
 8007030:	e7ee      	b.n	8007010 <_free_r+0x20>
 8007032:	001a      	movs	r2, r3
 8007034:	685b      	ldr	r3, [r3, #4]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d001      	beq.n	800703e <_free_r+0x4e>
 800703a:	42a3      	cmp	r3, r4
 800703c:	d9f9      	bls.n	8007032 <_free_r+0x42>
 800703e:	6811      	ldr	r1, [r2, #0]
 8007040:	1850      	adds	r0, r2, r1
 8007042:	42a0      	cmp	r0, r4
 8007044:	d10b      	bne.n	800705e <_free_r+0x6e>
 8007046:	6820      	ldr	r0, [r4, #0]
 8007048:	1809      	adds	r1, r1, r0
 800704a:	1850      	adds	r0, r2, r1
 800704c:	6011      	str	r1, [r2, #0]
 800704e:	4283      	cmp	r3, r0
 8007050:	d1e0      	bne.n	8007014 <_free_r+0x24>
 8007052:	6818      	ldr	r0, [r3, #0]
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	1841      	adds	r1, r0, r1
 8007058:	6011      	str	r1, [r2, #0]
 800705a:	6053      	str	r3, [r2, #4]
 800705c:	e7da      	b.n	8007014 <_free_r+0x24>
 800705e:	42a0      	cmp	r0, r4
 8007060:	d902      	bls.n	8007068 <_free_r+0x78>
 8007062:	230c      	movs	r3, #12
 8007064:	602b      	str	r3, [r5, #0]
 8007066:	e7d5      	b.n	8007014 <_free_r+0x24>
 8007068:	6821      	ldr	r1, [r4, #0]
 800706a:	1860      	adds	r0, r4, r1
 800706c:	4283      	cmp	r3, r0
 800706e:	d103      	bne.n	8007078 <_free_r+0x88>
 8007070:	6818      	ldr	r0, [r3, #0]
 8007072:	685b      	ldr	r3, [r3, #4]
 8007074:	1841      	adds	r1, r0, r1
 8007076:	6021      	str	r1, [r4, #0]
 8007078:	6063      	str	r3, [r4, #4]
 800707a:	6054      	str	r4, [r2, #4]
 800707c:	e7ca      	b.n	8007014 <_free_r+0x24>
 800707e:	46c0      	nop			; (mov r8, r8)
 8007080:	20000204 	.word	0x20000204

08007084 <_malloc_r>:
 8007084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007086:	2303      	movs	r3, #3
 8007088:	1ccd      	adds	r5, r1, #3
 800708a:	439d      	bics	r5, r3
 800708c:	3508      	adds	r5, #8
 800708e:	0006      	movs	r6, r0
 8007090:	2d0c      	cmp	r5, #12
 8007092:	d21f      	bcs.n	80070d4 <_malloc_r+0x50>
 8007094:	250c      	movs	r5, #12
 8007096:	42a9      	cmp	r1, r5
 8007098:	d81e      	bhi.n	80070d8 <_malloc_r+0x54>
 800709a:	0030      	movs	r0, r6
 800709c:	f000 fade 	bl	800765c <__malloc_lock>
 80070a0:	4925      	ldr	r1, [pc, #148]	; (8007138 <_malloc_r+0xb4>)
 80070a2:	680a      	ldr	r2, [r1, #0]
 80070a4:	0014      	movs	r4, r2
 80070a6:	2c00      	cmp	r4, #0
 80070a8:	d11a      	bne.n	80070e0 <_malloc_r+0x5c>
 80070aa:	4f24      	ldr	r7, [pc, #144]	; (800713c <_malloc_r+0xb8>)
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d104      	bne.n	80070bc <_malloc_r+0x38>
 80070b2:	0021      	movs	r1, r4
 80070b4:	0030      	movs	r0, r6
 80070b6:	f000 f9cb 	bl	8007450 <_sbrk_r>
 80070ba:	6038      	str	r0, [r7, #0]
 80070bc:	0029      	movs	r1, r5
 80070be:	0030      	movs	r0, r6
 80070c0:	f000 f9c6 	bl	8007450 <_sbrk_r>
 80070c4:	1c43      	adds	r3, r0, #1
 80070c6:	d12b      	bne.n	8007120 <_malloc_r+0x9c>
 80070c8:	230c      	movs	r3, #12
 80070ca:	0030      	movs	r0, r6
 80070cc:	6033      	str	r3, [r6, #0]
 80070ce:	f000 facd 	bl	800766c <__malloc_unlock>
 80070d2:	e003      	b.n	80070dc <_malloc_r+0x58>
 80070d4:	2d00      	cmp	r5, #0
 80070d6:	dade      	bge.n	8007096 <_malloc_r+0x12>
 80070d8:	230c      	movs	r3, #12
 80070da:	6033      	str	r3, [r6, #0]
 80070dc:	2000      	movs	r0, #0
 80070de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070e0:	6823      	ldr	r3, [r4, #0]
 80070e2:	1b5b      	subs	r3, r3, r5
 80070e4:	d419      	bmi.n	800711a <_malloc_r+0x96>
 80070e6:	2b0b      	cmp	r3, #11
 80070e8:	d903      	bls.n	80070f2 <_malloc_r+0x6e>
 80070ea:	6023      	str	r3, [r4, #0]
 80070ec:	18e4      	adds	r4, r4, r3
 80070ee:	6025      	str	r5, [r4, #0]
 80070f0:	e003      	b.n	80070fa <_malloc_r+0x76>
 80070f2:	6863      	ldr	r3, [r4, #4]
 80070f4:	42a2      	cmp	r2, r4
 80070f6:	d10e      	bne.n	8007116 <_malloc_r+0x92>
 80070f8:	600b      	str	r3, [r1, #0]
 80070fa:	0030      	movs	r0, r6
 80070fc:	f000 fab6 	bl	800766c <__malloc_unlock>
 8007100:	0020      	movs	r0, r4
 8007102:	2207      	movs	r2, #7
 8007104:	300b      	adds	r0, #11
 8007106:	1d23      	adds	r3, r4, #4
 8007108:	4390      	bics	r0, r2
 800710a:	1ac2      	subs	r2, r0, r3
 800710c:	4298      	cmp	r0, r3
 800710e:	d0e6      	beq.n	80070de <_malloc_r+0x5a>
 8007110:	1a1b      	subs	r3, r3, r0
 8007112:	50a3      	str	r3, [r4, r2]
 8007114:	e7e3      	b.n	80070de <_malloc_r+0x5a>
 8007116:	6053      	str	r3, [r2, #4]
 8007118:	e7ef      	b.n	80070fa <_malloc_r+0x76>
 800711a:	0022      	movs	r2, r4
 800711c:	6864      	ldr	r4, [r4, #4]
 800711e:	e7c2      	b.n	80070a6 <_malloc_r+0x22>
 8007120:	2303      	movs	r3, #3
 8007122:	1cc4      	adds	r4, r0, #3
 8007124:	439c      	bics	r4, r3
 8007126:	42a0      	cmp	r0, r4
 8007128:	d0e1      	beq.n	80070ee <_malloc_r+0x6a>
 800712a:	1a21      	subs	r1, r4, r0
 800712c:	0030      	movs	r0, r6
 800712e:	f000 f98f 	bl	8007450 <_sbrk_r>
 8007132:	1c43      	adds	r3, r0, #1
 8007134:	d1db      	bne.n	80070ee <_malloc_r+0x6a>
 8007136:	e7c7      	b.n	80070c8 <_malloc_r+0x44>
 8007138:	20000204 	.word	0x20000204
 800713c:	20000208 	.word	0x20000208

08007140 <_realloc_r>:
 8007140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007142:	0007      	movs	r7, r0
 8007144:	000d      	movs	r5, r1
 8007146:	0016      	movs	r6, r2
 8007148:	2900      	cmp	r1, #0
 800714a:	d105      	bne.n	8007158 <_realloc_r+0x18>
 800714c:	0011      	movs	r1, r2
 800714e:	f7ff ff99 	bl	8007084 <_malloc_r>
 8007152:	0004      	movs	r4, r0
 8007154:	0020      	movs	r0, r4
 8007156:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007158:	2a00      	cmp	r2, #0
 800715a:	d103      	bne.n	8007164 <_realloc_r+0x24>
 800715c:	f7ff ff48 	bl	8006ff0 <_free_r>
 8007160:	0034      	movs	r4, r6
 8007162:	e7f7      	b.n	8007154 <_realloc_r+0x14>
 8007164:	f000 fa8a 	bl	800767c <_malloc_usable_size_r>
 8007168:	002c      	movs	r4, r5
 800716a:	42b0      	cmp	r0, r6
 800716c:	d2f2      	bcs.n	8007154 <_realloc_r+0x14>
 800716e:	0031      	movs	r1, r6
 8007170:	0038      	movs	r0, r7
 8007172:	f7ff ff87 	bl	8007084 <_malloc_r>
 8007176:	1e04      	subs	r4, r0, #0
 8007178:	d0ec      	beq.n	8007154 <_realloc_r+0x14>
 800717a:	0029      	movs	r1, r5
 800717c:	0032      	movs	r2, r6
 800717e:	f7ff f8f1 	bl	8006364 <memcpy>
 8007182:	0029      	movs	r1, r5
 8007184:	0038      	movs	r0, r7
 8007186:	f7ff ff33 	bl	8006ff0 <_free_r>
 800718a:	e7e3      	b.n	8007154 <_realloc_r+0x14>

0800718c <__ssputs_r>:
 800718c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800718e:	688e      	ldr	r6, [r1, #8]
 8007190:	b085      	sub	sp, #20
 8007192:	0007      	movs	r7, r0
 8007194:	000c      	movs	r4, r1
 8007196:	9203      	str	r2, [sp, #12]
 8007198:	9301      	str	r3, [sp, #4]
 800719a:	429e      	cmp	r6, r3
 800719c:	d83c      	bhi.n	8007218 <__ssputs_r+0x8c>
 800719e:	2390      	movs	r3, #144	; 0x90
 80071a0:	898a      	ldrh	r2, [r1, #12]
 80071a2:	00db      	lsls	r3, r3, #3
 80071a4:	421a      	tst	r2, r3
 80071a6:	d034      	beq.n	8007212 <__ssputs_r+0x86>
 80071a8:	2503      	movs	r5, #3
 80071aa:	6909      	ldr	r1, [r1, #16]
 80071ac:	6823      	ldr	r3, [r4, #0]
 80071ae:	1a5b      	subs	r3, r3, r1
 80071b0:	9302      	str	r3, [sp, #8]
 80071b2:	6963      	ldr	r3, [r4, #20]
 80071b4:	9802      	ldr	r0, [sp, #8]
 80071b6:	435d      	muls	r5, r3
 80071b8:	0feb      	lsrs	r3, r5, #31
 80071ba:	195d      	adds	r5, r3, r5
 80071bc:	9b01      	ldr	r3, [sp, #4]
 80071be:	106d      	asrs	r5, r5, #1
 80071c0:	3301      	adds	r3, #1
 80071c2:	181b      	adds	r3, r3, r0
 80071c4:	42ab      	cmp	r3, r5
 80071c6:	d900      	bls.n	80071ca <__ssputs_r+0x3e>
 80071c8:	001d      	movs	r5, r3
 80071ca:	0553      	lsls	r3, r2, #21
 80071cc:	d532      	bpl.n	8007234 <__ssputs_r+0xa8>
 80071ce:	0029      	movs	r1, r5
 80071d0:	0038      	movs	r0, r7
 80071d2:	f7ff ff57 	bl	8007084 <_malloc_r>
 80071d6:	1e06      	subs	r6, r0, #0
 80071d8:	d109      	bne.n	80071ee <__ssputs_r+0x62>
 80071da:	230c      	movs	r3, #12
 80071dc:	603b      	str	r3, [r7, #0]
 80071de:	2340      	movs	r3, #64	; 0x40
 80071e0:	2001      	movs	r0, #1
 80071e2:	89a2      	ldrh	r2, [r4, #12]
 80071e4:	4240      	negs	r0, r0
 80071e6:	4313      	orrs	r3, r2
 80071e8:	81a3      	strh	r3, [r4, #12]
 80071ea:	b005      	add	sp, #20
 80071ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071ee:	9a02      	ldr	r2, [sp, #8]
 80071f0:	6921      	ldr	r1, [r4, #16]
 80071f2:	f7ff f8b7 	bl	8006364 <memcpy>
 80071f6:	89a3      	ldrh	r3, [r4, #12]
 80071f8:	4a14      	ldr	r2, [pc, #80]	; (800724c <__ssputs_r+0xc0>)
 80071fa:	401a      	ands	r2, r3
 80071fc:	2380      	movs	r3, #128	; 0x80
 80071fe:	4313      	orrs	r3, r2
 8007200:	81a3      	strh	r3, [r4, #12]
 8007202:	9b02      	ldr	r3, [sp, #8]
 8007204:	6126      	str	r6, [r4, #16]
 8007206:	18f6      	adds	r6, r6, r3
 8007208:	6026      	str	r6, [r4, #0]
 800720a:	6165      	str	r5, [r4, #20]
 800720c:	9e01      	ldr	r6, [sp, #4]
 800720e:	1aed      	subs	r5, r5, r3
 8007210:	60a5      	str	r5, [r4, #8]
 8007212:	9b01      	ldr	r3, [sp, #4]
 8007214:	429e      	cmp	r6, r3
 8007216:	d900      	bls.n	800721a <__ssputs_r+0x8e>
 8007218:	9e01      	ldr	r6, [sp, #4]
 800721a:	0032      	movs	r2, r6
 800721c:	9903      	ldr	r1, [sp, #12]
 800721e:	6820      	ldr	r0, [r4, #0]
 8007220:	f7ff fed3 	bl	8006fca <memmove>
 8007224:	68a3      	ldr	r3, [r4, #8]
 8007226:	2000      	movs	r0, #0
 8007228:	1b9b      	subs	r3, r3, r6
 800722a:	60a3      	str	r3, [r4, #8]
 800722c:	6823      	ldr	r3, [r4, #0]
 800722e:	199e      	adds	r6, r3, r6
 8007230:	6026      	str	r6, [r4, #0]
 8007232:	e7da      	b.n	80071ea <__ssputs_r+0x5e>
 8007234:	002a      	movs	r2, r5
 8007236:	0038      	movs	r0, r7
 8007238:	f7ff ff82 	bl	8007140 <_realloc_r>
 800723c:	1e06      	subs	r6, r0, #0
 800723e:	d1e0      	bne.n	8007202 <__ssputs_r+0x76>
 8007240:	0038      	movs	r0, r7
 8007242:	6921      	ldr	r1, [r4, #16]
 8007244:	f7ff fed4 	bl	8006ff0 <_free_r>
 8007248:	e7c7      	b.n	80071da <__ssputs_r+0x4e>
 800724a:	46c0      	nop			; (mov r8, r8)
 800724c:	fffffb7f 	.word	0xfffffb7f

08007250 <_svfiprintf_r>:
 8007250:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007252:	b0a1      	sub	sp, #132	; 0x84
 8007254:	9003      	str	r0, [sp, #12]
 8007256:	001d      	movs	r5, r3
 8007258:	898b      	ldrh	r3, [r1, #12]
 800725a:	000f      	movs	r7, r1
 800725c:	0016      	movs	r6, r2
 800725e:	061b      	lsls	r3, r3, #24
 8007260:	d511      	bpl.n	8007286 <_svfiprintf_r+0x36>
 8007262:	690b      	ldr	r3, [r1, #16]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d10e      	bne.n	8007286 <_svfiprintf_r+0x36>
 8007268:	2140      	movs	r1, #64	; 0x40
 800726a:	f7ff ff0b 	bl	8007084 <_malloc_r>
 800726e:	6038      	str	r0, [r7, #0]
 8007270:	6138      	str	r0, [r7, #16]
 8007272:	2800      	cmp	r0, #0
 8007274:	d105      	bne.n	8007282 <_svfiprintf_r+0x32>
 8007276:	230c      	movs	r3, #12
 8007278:	9a03      	ldr	r2, [sp, #12]
 800727a:	3801      	subs	r0, #1
 800727c:	6013      	str	r3, [r2, #0]
 800727e:	b021      	add	sp, #132	; 0x84
 8007280:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007282:	2340      	movs	r3, #64	; 0x40
 8007284:	617b      	str	r3, [r7, #20]
 8007286:	2300      	movs	r3, #0
 8007288:	ac08      	add	r4, sp, #32
 800728a:	6163      	str	r3, [r4, #20]
 800728c:	3320      	adds	r3, #32
 800728e:	7663      	strb	r3, [r4, #25]
 8007290:	3310      	adds	r3, #16
 8007292:	76a3      	strb	r3, [r4, #26]
 8007294:	9507      	str	r5, [sp, #28]
 8007296:	0035      	movs	r5, r6
 8007298:	782b      	ldrb	r3, [r5, #0]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d001      	beq.n	80072a2 <_svfiprintf_r+0x52>
 800729e:	2b25      	cmp	r3, #37	; 0x25
 80072a0:	d147      	bne.n	8007332 <_svfiprintf_r+0xe2>
 80072a2:	1bab      	subs	r3, r5, r6
 80072a4:	9305      	str	r3, [sp, #20]
 80072a6:	42b5      	cmp	r5, r6
 80072a8:	d00c      	beq.n	80072c4 <_svfiprintf_r+0x74>
 80072aa:	0032      	movs	r2, r6
 80072ac:	0039      	movs	r1, r7
 80072ae:	9803      	ldr	r0, [sp, #12]
 80072b0:	f7ff ff6c 	bl	800718c <__ssputs_r>
 80072b4:	1c43      	adds	r3, r0, #1
 80072b6:	d100      	bne.n	80072ba <_svfiprintf_r+0x6a>
 80072b8:	e0ae      	b.n	8007418 <_svfiprintf_r+0x1c8>
 80072ba:	6962      	ldr	r2, [r4, #20]
 80072bc:	9b05      	ldr	r3, [sp, #20]
 80072be:	4694      	mov	ip, r2
 80072c0:	4463      	add	r3, ip
 80072c2:	6163      	str	r3, [r4, #20]
 80072c4:	782b      	ldrb	r3, [r5, #0]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d100      	bne.n	80072cc <_svfiprintf_r+0x7c>
 80072ca:	e0a5      	b.n	8007418 <_svfiprintf_r+0x1c8>
 80072cc:	2201      	movs	r2, #1
 80072ce:	2300      	movs	r3, #0
 80072d0:	4252      	negs	r2, r2
 80072d2:	6062      	str	r2, [r4, #4]
 80072d4:	a904      	add	r1, sp, #16
 80072d6:	3254      	adds	r2, #84	; 0x54
 80072d8:	1852      	adds	r2, r2, r1
 80072da:	1c6e      	adds	r6, r5, #1
 80072dc:	6023      	str	r3, [r4, #0]
 80072de:	60e3      	str	r3, [r4, #12]
 80072e0:	60a3      	str	r3, [r4, #8]
 80072e2:	7013      	strb	r3, [r2, #0]
 80072e4:	65a3      	str	r3, [r4, #88]	; 0x58
 80072e6:	2205      	movs	r2, #5
 80072e8:	7831      	ldrb	r1, [r6, #0]
 80072ea:	4854      	ldr	r0, [pc, #336]	; (800743c <_svfiprintf_r+0x1ec>)
 80072ec:	f7ff fe62 	bl	8006fb4 <memchr>
 80072f0:	1c75      	adds	r5, r6, #1
 80072f2:	2800      	cmp	r0, #0
 80072f4:	d11f      	bne.n	8007336 <_svfiprintf_r+0xe6>
 80072f6:	6822      	ldr	r2, [r4, #0]
 80072f8:	06d3      	lsls	r3, r2, #27
 80072fa:	d504      	bpl.n	8007306 <_svfiprintf_r+0xb6>
 80072fc:	2353      	movs	r3, #83	; 0x53
 80072fe:	a904      	add	r1, sp, #16
 8007300:	185b      	adds	r3, r3, r1
 8007302:	2120      	movs	r1, #32
 8007304:	7019      	strb	r1, [r3, #0]
 8007306:	0713      	lsls	r3, r2, #28
 8007308:	d504      	bpl.n	8007314 <_svfiprintf_r+0xc4>
 800730a:	2353      	movs	r3, #83	; 0x53
 800730c:	a904      	add	r1, sp, #16
 800730e:	185b      	adds	r3, r3, r1
 8007310:	212b      	movs	r1, #43	; 0x2b
 8007312:	7019      	strb	r1, [r3, #0]
 8007314:	7833      	ldrb	r3, [r6, #0]
 8007316:	2b2a      	cmp	r3, #42	; 0x2a
 8007318:	d016      	beq.n	8007348 <_svfiprintf_r+0xf8>
 800731a:	0035      	movs	r5, r6
 800731c:	2100      	movs	r1, #0
 800731e:	200a      	movs	r0, #10
 8007320:	68e3      	ldr	r3, [r4, #12]
 8007322:	782a      	ldrb	r2, [r5, #0]
 8007324:	1c6e      	adds	r6, r5, #1
 8007326:	3a30      	subs	r2, #48	; 0x30
 8007328:	2a09      	cmp	r2, #9
 800732a:	d94e      	bls.n	80073ca <_svfiprintf_r+0x17a>
 800732c:	2900      	cmp	r1, #0
 800732e:	d111      	bne.n	8007354 <_svfiprintf_r+0x104>
 8007330:	e017      	b.n	8007362 <_svfiprintf_r+0x112>
 8007332:	3501      	adds	r5, #1
 8007334:	e7b0      	b.n	8007298 <_svfiprintf_r+0x48>
 8007336:	4b41      	ldr	r3, [pc, #260]	; (800743c <_svfiprintf_r+0x1ec>)
 8007338:	6822      	ldr	r2, [r4, #0]
 800733a:	1ac0      	subs	r0, r0, r3
 800733c:	2301      	movs	r3, #1
 800733e:	4083      	lsls	r3, r0
 8007340:	4313      	orrs	r3, r2
 8007342:	002e      	movs	r6, r5
 8007344:	6023      	str	r3, [r4, #0]
 8007346:	e7ce      	b.n	80072e6 <_svfiprintf_r+0x96>
 8007348:	9b07      	ldr	r3, [sp, #28]
 800734a:	1d19      	adds	r1, r3, #4
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	9107      	str	r1, [sp, #28]
 8007350:	2b00      	cmp	r3, #0
 8007352:	db01      	blt.n	8007358 <_svfiprintf_r+0x108>
 8007354:	930b      	str	r3, [sp, #44]	; 0x2c
 8007356:	e004      	b.n	8007362 <_svfiprintf_r+0x112>
 8007358:	425b      	negs	r3, r3
 800735a:	60e3      	str	r3, [r4, #12]
 800735c:	2302      	movs	r3, #2
 800735e:	4313      	orrs	r3, r2
 8007360:	6023      	str	r3, [r4, #0]
 8007362:	782b      	ldrb	r3, [r5, #0]
 8007364:	2b2e      	cmp	r3, #46	; 0x2e
 8007366:	d10a      	bne.n	800737e <_svfiprintf_r+0x12e>
 8007368:	786b      	ldrb	r3, [r5, #1]
 800736a:	2b2a      	cmp	r3, #42	; 0x2a
 800736c:	d135      	bne.n	80073da <_svfiprintf_r+0x18a>
 800736e:	9b07      	ldr	r3, [sp, #28]
 8007370:	3502      	adds	r5, #2
 8007372:	1d1a      	adds	r2, r3, #4
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	9207      	str	r2, [sp, #28]
 8007378:	2b00      	cmp	r3, #0
 800737a:	db2b      	blt.n	80073d4 <_svfiprintf_r+0x184>
 800737c:	9309      	str	r3, [sp, #36]	; 0x24
 800737e:	4e30      	ldr	r6, [pc, #192]	; (8007440 <_svfiprintf_r+0x1f0>)
 8007380:	2203      	movs	r2, #3
 8007382:	0030      	movs	r0, r6
 8007384:	7829      	ldrb	r1, [r5, #0]
 8007386:	f7ff fe15 	bl	8006fb4 <memchr>
 800738a:	2800      	cmp	r0, #0
 800738c:	d006      	beq.n	800739c <_svfiprintf_r+0x14c>
 800738e:	2340      	movs	r3, #64	; 0x40
 8007390:	1b80      	subs	r0, r0, r6
 8007392:	4083      	lsls	r3, r0
 8007394:	6822      	ldr	r2, [r4, #0]
 8007396:	3501      	adds	r5, #1
 8007398:	4313      	orrs	r3, r2
 800739a:	6023      	str	r3, [r4, #0]
 800739c:	7829      	ldrb	r1, [r5, #0]
 800739e:	2206      	movs	r2, #6
 80073a0:	4828      	ldr	r0, [pc, #160]	; (8007444 <_svfiprintf_r+0x1f4>)
 80073a2:	1c6e      	adds	r6, r5, #1
 80073a4:	7621      	strb	r1, [r4, #24]
 80073a6:	f7ff fe05 	bl	8006fb4 <memchr>
 80073aa:	2800      	cmp	r0, #0
 80073ac:	d03c      	beq.n	8007428 <_svfiprintf_r+0x1d8>
 80073ae:	4b26      	ldr	r3, [pc, #152]	; (8007448 <_svfiprintf_r+0x1f8>)
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d125      	bne.n	8007400 <_svfiprintf_r+0x1b0>
 80073b4:	2207      	movs	r2, #7
 80073b6:	9b07      	ldr	r3, [sp, #28]
 80073b8:	3307      	adds	r3, #7
 80073ba:	4393      	bics	r3, r2
 80073bc:	3308      	adds	r3, #8
 80073be:	9307      	str	r3, [sp, #28]
 80073c0:	6963      	ldr	r3, [r4, #20]
 80073c2:	9a04      	ldr	r2, [sp, #16]
 80073c4:	189b      	adds	r3, r3, r2
 80073c6:	6163      	str	r3, [r4, #20]
 80073c8:	e765      	b.n	8007296 <_svfiprintf_r+0x46>
 80073ca:	4343      	muls	r3, r0
 80073cc:	0035      	movs	r5, r6
 80073ce:	2101      	movs	r1, #1
 80073d0:	189b      	adds	r3, r3, r2
 80073d2:	e7a6      	b.n	8007322 <_svfiprintf_r+0xd2>
 80073d4:	2301      	movs	r3, #1
 80073d6:	425b      	negs	r3, r3
 80073d8:	e7d0      	b.n	800737c <_svfiprintf_r+0x12c>
 80073da:	2300      	movs	r3, #0
 80073dc:	200a      	movs	r0, #10
 80073de:	001a      	movs	r2, r3
 80073e0:	3501      	adds	r5, #1
 80073e2:	6063      	str	r3, [r4, #4]
 80073e4:	7829      	ldrb	r1, [r5, #0]
 80073e6:	1c6e      	adds	r6, r5, #1
 80073e8:	3930      	subs	r1, #48	; 0x30
 80073ea:	2909      	cmp	r1, #9
 80073ec:	d903      	bls.n	80073f6 <_svfiprintf_r+0x1a6>
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d0c5      	beq.n	800737e <_svfiprintf_r+0x12e>
 80073f2:	9209      	str	r2, [sp, #36]	; 0x24
 80073f4:	e7c3      	b.n	800737e <_svfiprintf_r+0x12e>
 80073f6:	4342      	muls	r2, r0
 80073f8:	0035      	movs	r5, r6
 80073fa:	2301      	movs	r3, #1
 80073fc:	1852      	adds	r2, r2, r1
 80073fe:	e7f1      	b.n	80073e4 <_svfiprintf_r+0x194>
 8007400:	ab07      	add	r3, sp, #28
 8007402:	9300      	str	r3, [sp, #0]
 8007404:	003a      	movs	r2, r7
 8007406:	0021      	movs	r1, r4
 8007408:	4b10      	ldr	r3, [pc, #64]	; (800744c <_svfiprintf_r+0x1fc>)
 800740a:	9803      	ldr	r0, [sp, #12]
 800740c:	e000      	b.n	8007410 <_svfiprintf_r+0x1c0>
 800740e:	bf00      	nop
 8007410:	9004      	str	r0, [sp, #16]
 8007412:	9b04      	ldr	r3, [sp, #16]
 8007414:	3301      	adds	r3, #1
 8007416:	d1d3      	bne.n	80073c0 <_svfiprintf_r+0x170>
 8007418:	89bb      	ldrh	r3, [r7, #12]
 800741a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800741c:	065b      	lsls	r3, r3, #25
 800741e:	d400      	bmi.n	8007422 <_svfiprintf_r+0x1d2>
 8007420:	e72d      	b.n	800727e <_svfiprintf_r+0x2e>
 8007422:	2001      	movs	r0, #1
 8007424:	4240      	negs	r0, r0
 8007426:	e72a      	b.n	800727e <_svfiprintf_r+0x2e>
 8007428:	ab07      	add	r3, sp, #28
 800742a:	9300      	str	r3, [sp, #0]
 800742c:	003a      	movs	r2, r7
 800742e:	0021      	movs	r1, r4
 8007430:	4b06      	ldr	r3, [pc, #24]	; (800744c <_svfiprintf_r+0x1fc>)
 8007432:	9803      	ldr	r0, [sp, #12]
 8007434:	f7ff f978 	bl	8006728 <_printf_i>
 8007438:	e7ea      	b.n	8007410 <_svfiprintf_r+0x1c0>
 800743a:	46c0      	nop			; (mov r8, r8)
 800743c:	080080b4 	.word	0x080080b4
 8007440:	080080ba 	.word	0x080080ba
 8007444:	080080be 	.word	0x080080be
 8007448:	00000000 	.word	0x00000000
 800744c:	0800718d 	.word	0x0800718d

08007450 <_sbrk_r>:
 8007450:	2300      	movs	r3, #0
 8007452:	b570      	push	{r4, r5, r6, lr}
 8007454:	4d06      	ldr	r5, [pc, #24]	; (8007470 <_sbrk_r+0x20>)
 8007456:	0004      	movs	r4, r0
 8007458:	0008      	movs	r0, r1
 800745a:	602b      	str	r3, [r5, #0]
 800745c:	f000 fad4 	bl	8007a08 <_sbrk>
 8007460:	1c43      	adds	r3, r0, #1
 8007462:	d103      	bne.n	800746c <_sbrk_r+0x1c>
 8007464:	682b      	ldr	r3, [r5, #0]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d000      	beq.n	800746c <_sbrk_r+0x1c>
 800746a:	6023      	str	r3, [r4, #0]
 800746c:	bd70      	pop	{r4, r5, r6, pc}
 800746e:	46c0      	nop			; (mov r8, r8)
 8007470:	200005c4 	.word	0x200005c4

08007474 <_raise_r>:
 8007474:	b570      	push	{r4, r5, r6, lr}
 8007476:	0004      	movs	r4, r0
 8007478:	000d      	movs	r5, r1
 800747a:	291f      	cmp	r1, #31
 800747c:	d904      	bls.n	8007488 <_raise_r+0x14>
 800747e:	2316      	movs	r3, #22
 8007480:	6003      	str	r3, [r0, #0]
 8007482:	2001      	movs	r0, #1
 8007484:	4240      	negs	r0, r0
 8007486:	bd70      	pop	{r4, r5, r6, pc}
 8007488:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800748a:	2b00      	cmp	r3, #0
 800748c:	d004      	beq.n	8007498 <_raise_r+0x24>
 800748e:	008a      	lsls	r2, r1, #2
 8007490:	189b      	adds	r3, r3, r2
 8007492:	681a      	ldr	r2, [r3, #0]
 8007494:	2a00      	cmp	r2, #0
 8007496:	d108      	bne.n	80074aa <_raise_r+0x36>
 8007498:	0020      	movs	r0, r4
 800749a:	f000 f831 	bl	8007500 <_getpid_r>
 800749e:	002a      	movs	r2, r5
 80074a0:	0001      	movs	r1, r0
 80074a2:	0020      	movs	r0, r4
 80074a4:	f000 f81a 	bl	80074dc <_kill_r>
 80074a8:	e7ed      	b.n	8007486 <_raise_r+0x12>
 80074aa:	2000      	movs	r0, #0
 80074ac:	2a01      	cmp	r2, #1
 80074ae:	d0ea      	beq.n	8007486 <_raise_r+0x12>
 80074b0:	1c51      	adds	r1, r2, #1
 80074b2:	d103      	bne.n	80074bc <_raise_r+0x48>
 80074b4:	2316      	movs	r3, #22
 80074b6:	3001      	adds	r0, #1
 80074b8:	6023      	str	r3, [r4, #0]
 80074ba:	e7e4      	b.n	8007486 <_raise_r+0x12>
 80074bc:	2400      	movs	r4, #0
 80074be:	0028      	movs	r0, r5
 80074c0:	601c      	str	r4, [r3, #0]
 80074c2:	4790      	blx	r2
 80074c4:	0020      	movs	r0, r4
 80074c6:	e7de      	b.n	8007486 <_raise_r+0x12>

080074c8 <raise>:
 80074c8:	b510      	push	{r4, lr}
 80074ca:	4b03      	ldr	r3, [pc, #12]	; (80074d8 <raise+0x10>)
 80074cc:	0001      	movs	r1, r0
 80074ce:	6818      	ldr	r0, [r3, #0]
 80074d0:	f7ff ffd0 	bl	8007474 <_raise_r>
 80074d4:	bd10      	pop	{r4, pc}
 80074d6:	46c0      	nop			; (mov r8, r8)
 80074d8:	200000e0 	.word	0x200000e0

080074dc <_kill_r>:
 80074dc:	2300      	movs	r3, #0
 80074de:	b570      	push	{r4, r5, r6, lr}
 80074e0:	4d06      	ldr	r5, [pc, #24]	; (80074fc <_kill_r+0x20>)
 80074e2:	0004      	movs	r4, r0
 80074e4:	0008      	movs	r0, r1
 80074e6:	0011      	movs	r1, r2
 80074e8:	602b      	str	r3, [r5, #0]
 80074ea:	f000 fa75 	bl	80079d8 <_kill>
 80074ee:	1c43      	adds	r3, r0, #1
 80074f0:	d103      	bne.n	80074fa <_kill_r+0x1e>
 80074f2:	682b      	ldr	r3, [r5, #0]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d000      	beq.n	80074fa <_kill_r+0x1e>
 80074f8:	6023      	str	r3, [r4, #0]
 80074fa:	bd70      	pop	{r4, r5, r6, pc}
 80074fc:	200005c4 	.word	0x200005c4

08007500 <_getpid_r>:
 8007500:	b510      	push	{r4, lr}
 8007502:	f000 fa59 	bl	80079b8 <_getpid>
 8007506:	bd10      	pop	{r4, pc}

08007508 <__sread>:
 8007508:	b570      	push	{r4, r5, r6, lr}
 800750a:	000c      	movs	r4, r1
 800750c:	250e      	movs	r5, #14
 800750e:	5f49      	ldrsh	r1, [r1, r5]
 8007510:	f000 f8bc 	bl	800768c <_read_r>
 8007514:	2800      	cmp	r0, #0
 8007516:	db03      	blt.n	8007520 <__sread+0x18>
 8007518:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800751a:	181b      	adds	r3, r3, r0
 800751c:	6563      	str	r3, [r4, #84]	; 0x54
 800751e:	bd70      	pop	{r4, r5, r6, pc}
 8007520:	89a3      	ldrh	r3, [r4, #12]
 8007522:	4a02      	ldr	r2, [pc, #8]	; (800752c <__sread+0x24>)
 8007524:	4013      	ands	r3, r2
 8007526:	81a3      	strh	r3, [r4, #12]
 8007528:	e7f9      	b.n	800751e <__sread+0x16>
 800752a:	46c0      	nop			; (mov r8, r8)
 800752c:	ffffefff 	.word	0xffffefff

08007530 <__swrite>:
 8007530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007532:	001f      	movs	r7, r3
 8007534:	898b      	ldrh	r3, [r1, #12]
 8007536:	0005      	movs	r5, r0
 8007538:	000c      	movs	r4, r1
 800753a:	0016      	movs	r6, r2
 800753c:	05db      	lsls	r3, r3, #23
 800753e:	d505      	bpl.n	800754c <__swrite+0x1c>
 8007540:	230e      	movs	r3, #14
 8007542:	5ec9      	ldrsh	r1, [r1, r3]
 8007544:	2200      	movs	r2, #0
 8007546:	2302      	movs	r3, #2
 8007548:	f000 f874 	bl	8007634 <_lseek_r>
 800754c:	89a3      	ldrh	r3, [r4, #12]
 800754e:	4a05      	ldr	r2, [pc, #20]	; (8007564 <__swrite+0x34>)
 8007550:	0028      	movs	r0, r5
 8007552:	4013      	ands	r3, r2
 8007554:	81a3      	strh	r3, [r4, #12]
 8007556:	0032      	movs	r2, r6
 8007558:	230e      	movs	r3, #14
 800755a:	5ee1      	ldrsh	r1, [r4, r3]
 800755c:	003b      	movs	r3, r7
 800755e:	f000 f81f 	bl	80075a0 <_write_r>
 8007562:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007564:	ffffefff 	.word	0xffffefff

08007568 <__sseek>:
 8007568:	b570      	push	{r4, r5, r6, lr}
 800756a:	000c      	movs	r4, r1
 800756c:	250e      	movs	r5, #14
 800756e:	5f49      	ldrsh	r1, [r1, r5]
 8007570:	f000 f860 	bl	8007634 <_lseek_r>
 8007574:	89a3      	ldrh	r3, [r4, #12]
 8007576:	1c42      	adds	r2, r0, #1
 8007578:	d103      	bne.n	8007582 <__sseek+0x1a>
 800757a:	4a05      	ldr	r2, [pc, #20]	; (8007590 <__sseek+0x28>)
 800757c:	4013      	ands	r3, r2
 800757e:	81a3      	strh	r3, [r4, #12]
 8007580:	bd70      	pop	{r4, r5, r6, pc}
 8007582:	2280      	movs	r2, #128	; 0x80
 8007584:	0152      	lsls	r2, r2, #5
 8007586:	4313      	orrs	r3, r2
 8007588:	81a3      	strh	r3, [r4, #12]
 800758a:	6560      	str	r0, [r4, #84]	; 0x54
 800758c:	e7f8      	b.n	8007580 <__sseek+0x18>
 800758e:	46c0      	nop			; (mov r8, r8)
 8007590:	ffffefff 	.word	0xffffefff

08007594 <__sclose>:
 8007594:	b510      	push	{r4, lr}
 8007596:	230e      	movs	r3, #14
 8007598:	5ec9      	ldrsh	r1, [r1, r3]
 800759a:	f000 f815 	bl	80075c8 <_close_r>
 800759e:	bd10      	pop	{r4, pc}

080075a0 <_write_r>:
 80075a0:	b570      	push	{r4, r5, r6, lr}
 80075a2:	0004      	movs	r4, r0
 80075a4:	0008      	movs	r0, r1
 80075a6:	0011      	movs	r1, r2
 80075a8:	001a      	movs	r2, r3
 80075aa:	2300      	movs	r3, #0
 80075ac:	4d05      	ldr	r5, [pc, #20]	; (80075c4 <_write_r+0x24>)
 80075ae:	602b      	str	r3, [r5, #0]
 80075b0:	f000 fa3a 	bl	8007a28 <_write>
 80075b4:	1c43      	adds	r3, r0, #1
 80075b6:	d103      	bne.n	80075c0 <_write_r+0x20>
 80075b8:	682b      	ldr	r3, [r5, #0]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d000      	beq.n	80075c0 <_write_r+0x20>
 80075be:	6023      	str	r3, [r4, #0]
 80075c0:	bd70      	pop	{r4, r5, r6, pc}
 80075c2:	46c0      	nop			; (mov r8, r8)
 80075c4:	200005c4 	.word	0x200005c4

080075c8 <_close_r>:
 80075c8:	2300      	movs	r3, #0
 80075ca:	b570      	push	{r4, r5, r6, lr}
 80075cc:	4d06      	ldr	r5, [pc, #24]	; (80075e8 <_close_r+0x20>)
 80075ce:	0004      	movs	r4, r0
 80075d0:	0008      	movs	r0, r1
 80075d2:	602b      	str	r3, [r5, #0]
 80075d4:	f000 f9e0 	bl	8007998 <_close>
 80075d8:	1c43      	adds	r3, r0, #1
 80075da:	d103      	bne.n	80075e4 <_close_r+0x1c>
 80075dc:	682b      	ldr	r3, [r5, #0]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d000      	beq.n	80075e4 <_close_r+0x1c>
 80075e2:	6023      	str	r3, [r4, #0]
 80075e4:	bd70      	pop	{r4, r5, r6, pc}
 80075e6:	46c0      	nop			; (mov r8, r8)
 80075e8:	200005c4 	.word	0x200005c4

080075ec <_fstat_r>:
 80075ec:	2300      	movs	r3, #0
 80075ee:	b570      	push	{r4, r5, r6, lr}
 80075f0:	4d06      	ldr	r5, [pc, #24]	; (800760c <_fstat_r+0x20>)
 80075f2:	0004      	movs	r4, r0
 80075f4:	0008      	movs	r0, r1
 80075f6:	0011      	movs	r1, r2
 80075f8:	602b      	str	r3, [r5, #0]
 80075fa:	f000 f9d5 	bl	80079a8 <_fstat>
 80075fe:	1c43      	adds	r3, r0, #1
 8007600:	d103      	bne.n	800760a <_fstat_r+0x1e>
 8007602:	682b      	ldr	r3, [r5, #0]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d000      	beq.n	800760a <_fstat_r+0x1e>
 8007608:	6023      	str	r3, [r4, #0]
 800760a:	bd70      	pop	{r4, r5, r6, pc}
 800760c:	200005c4 	.word	0x200005c4

08007610 <_isatty_r>:
 8007610:	2300      	movs	r3, #0
 8007612:	b570      	push	{r4, r5, r6, lr}
 8007614:	4d06      	ldr	r5, [pc, #24]	; (8007630 <_isatty_r+0x20>)
 8007616:	0004      	movs	r4, r0
 8007618:	0008      	movs	r0, r1
 800761a:	602b      	str	r3, [r5, #0]
 800761c:	f000 f9d4 	bl	80079c8 <_isatty>
 8007620:	1c43      	adds	r3, r0, #1
 8007622:	d103      	bne.n	800762c <_isatty_r+0x1c>
 8007624:	682b      	ldr	r3, [r5, #0]
 8007626:	2b00      	cmp	r3, #0
 8007628:	d000      	beq.n	800762c <_isatty_r+0x1c>
 800762a:	6023      	str	r3, [r4, #0]
 800762c:	bd70      	pop	{r4, r5, r6, pc}
 800762e:	46c0      	nop			; (mov r8, r8)
 8007630:	200005c4 	.word	0x200005c4

08007634 <_lseek_r>:
 8007634:	b570      	push	{r4, r5, r6, lr}
 8007636:	0004      	movs	r4, r0
 8007638:	0008      	movs	r0, r1
 800763a:	0011      	movs	r1, r2
 800763c:	001a      	movs	r2, r3
 800763e:	2300      	movs	r3, #0
 8007640:	4d05      	ldr	r5, [pc, #20]	; (8007658 <_lseek_r+0x24>)
 8007642:	602b      	str	r3, [r5, #0]
 8007644:	f000 f9d0 	bl	80079e8 <_lseek>
 8007648:	1c43      	adds	r3, r0, #1
 800764a:	d103      	bne.n	8007654 <_lseek_r+0x20>
 800764c:	682b      	ldr	r3, [r5, #0]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d000      	beq.n	8007654 <_lseek_r+0x20>
 8007652:	6023      	str	r3, [r4, #0]
 8007654:	bd70      	pop	{r4, r5, r6, pc}
 8007656:	46c0      	nop			; (mov r8, r8)
 8007658:	200005c4 	.word	0x200005c4

0800765c <__malloc_lock>:
 800765c:	b510      	push	{r4, lr}
 800765e:	4802      	ldr	r0, [pc, #8]	; (8007668 <__malloc_lock+0xc>)
 8007660:	f7ff fc39 	bl	8006ed6 <__retarget_lock_acquire_recursive>
 8007664:	bd10      	pop	{r4, pc}
 8007666:	46c0      	nop			; (mov r8, r8)
 8007668:	200005bc 	.word	0x200005bc

0800766c <__malloc_unlock>:
 800766c:	b510      	push	{r4, lr}
 800766e:	4802      	ldr	r0, [pc, #8]	; (8007678 <__malloc_unlock+0xc>)
 8007670:	f7ff fc32 	bl	8006ed8 <__retarget_lock_release_recursive>
 8007674:	bd10      	pop	{r4, pc}
 8007676:	46c0      	nop			; (mov r8, r8)
 8007678:	200005bc 	.word	0x200005bc

0800767c <_malloc_usable_size_r>:
 800767c:	1f0b      	subs	r3, r1, #4
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	1f18      	subs	r0, r3, #4
 8007682:	2b00      	cmp	r3, #0
 8007684:	da01      	bge.n	800768a <_malloc_usable_size_r+0xe>
 8007686:	580b      	ldr	r3, [r1, r0]
 8007688:	18c0      	adds	r0, r0, r3
 800768a:	4770      	bx	lr

0800768c <_read_r>:
 800768c:	b570      	push	{r4, r5, r6, lr}
 800768e:	0004      	movs	r4, r0
 8007690:	0008      	movs	r0, r1
 8007692:	0011      	movs	r1, r2
 8007694:	001a      	movs	r2, r3
 8007696:	2300      	movs	r3, #0
 8007698:	4d05      	ldr	r5, [pc, #20]	; (80076b0 <_read_r+0x24>)
 800769a:	602b      	str	r3, [r5, #0]
 800769c:	f000 f9ac 	bl	80079f8 <_read>
 80076a0:	1c43      	adds	r3, r0, #1
 80076a2:	d103      	bne.n	80076ac <_read_r+0x20>
 80076a4:	682b      	ldr	r3, [r5, #0]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d000      	beq.n	80076ac <_read_r+0x20>
 80076aa:	6023      	str	r3, [r4, #0]
 80076ac:	bd70      	pop	{r4, r5, r6, pc}
 80076ae:	46c0      	nop			; (mov r8, r8)
 80076b0:	200005c4 	.word	0x200005c4

080076b4 <logf>:
 80076b4:	b570      	push	{r4, r5, r6, lr}
 80076b6:	1c05      	adds	r5, r0, #0
 80076b8:	f000 f82e 	bl	8007718 <__ieee754_logf>
 80076bc:	4b13      	ldr	r3, [pc, #76]	; (800770c <logf+0x58>)
 80076be:	1c04      	adds	r4, r0, #0
 80076c0:	781b      	ldrb	r3, [r3, #0]
 80076c2:	b25b      	sxtb	r3, r3
 80076c4:	3301      	adds	r3, #1
 80076c6:	d016      	beq.n	80076f6 <logf+0x42>
 80076c8:	1c29      	adds	r1, r5, #0
 80076ca:	1c28      	adds	r0, r5, #0
 80076cc:	f7f9 fc4c 	bl	8000f68 <__aeabi_fcmpun>
 80076d0:	2800      	cmp	r0, #0
 80076d2:	d110      	bne.n	80076f6 <logf+0x42>
 80076d4:	2100      	movs	r1, #0
 80076d6:	1c28      	adds	r0, r5, #0
 80076d8:	f7f8 fdd2 	bl	8000280 <__aeabi_fcmpgt>
 80076dc:	2800      	cmp	r0, #0
 80076de:	d10a      	bne.n	80076f6 <logf+0x42>
 80076e0:	2100      	movs	r1, #0
 80076e2:	1c28      	adds	r0, r5, #0
 80076e4:	f7f8 fdb2 	bl	800024c <__aeabi_fcmpeq>
 80076e8:	2800      	cmp	r0, #0
 80076ea:	d006      	beq.n	80076fa <logf+0x46>
 80076ec:	f000 f94e 	bl	800798c <__errno>
 80076f0:	2322      	movs	r3, #34	; 0x22
 80076f2:	4c07      	ldr	r4, [pc, #28]	; (8007710 <logf+0x5c>)
 80076f4:	6003      	str	r3, [r0, #0]
 80076f6:	1c20      	adds	r0, r4, #0
 80076f8:	bd70      	pop	{r4, r5, r6, pc}
 80076fa:	f000 f947 	bl	800798c <__errno>
 80076fe:	2321      	movs	r3, #33	; 0x21
 8007700:	6003      	str	r3, [r0, #0]
 8007702:	4804      	ldr	r0, [pc, #16]	; (8007714 <logf+0x60>)
 8007704:	f000 f93e 	bl	8007984 <nanf>
 8007708:	1c04      	adds	r4, r0, #0
 800770a:	e7f4      	b.n	80076f6 <logf+0x42>
 800770c:	20000144 	.word	0x20000144
 8007710:	ff800000 	.word	0xff800000
 8007714:	080080ae 	.word	0x080080ae

08007718 <__ieee754_logf>:
 8007718:	b5f0      	push	{r4, r5, r6, r7, lr}
 800771a:	0003      	movs	r3, r0
 800771c:	b085      	sub	sp, #20
 800771e:	0042      	lsls	r2, r0, #1
 8007720:	d106      	bne.n	8007730 <__ieee754_logf+0x18>
 8007722:	20cc      	movs	r0, #204	; 0xcc
 8007724:	2100      	movs	r1, #0
 8007726:	0600      	lsls	r0, r0, #24
 8007728:	f7f8 ff72 	bl	8000610 <__aeabi_fdiv>
 800772c:	b005      	add	sp, #20
 800772e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007730:	2800      	cmp	r0, #0
 8007732:	da04      	bge.n	800773e <__ieee754_logf+0x26>
 8007734:	1c01      	adds	r1, r0, #0
 8007736:	f7f9 fa4f 	bl	8000bd8 <__aeabi_fsub>
 800773a:	2100      	movs	r1, #0
 800773c:	e7f4      	b.n	8007728 <__ieee754_logf+0x10>
 800773e:	22ff      	movs	r2, #255	; 0xff
 8007740:	1c01      	adds	r1, r0, #0
 8007742:	05d2      	lsls	r2, r2, #23
 8007744:	4290      	cmp	r0, r2
 8007746:	da3d      	bge.n	80077c4 <__ieee754_logf+0xac>
 8007748:	2180      	movs	r1, #128	; 0x80
 800774a:	2200      	movs	r2, #0
 800774c:	0409      	lsls	r1, r1, #16
 800774e:	4288      	cmp	r0, r1
 8007750:	da06      	bge.n	8007760 <__ieee754_logf+0x48>
 8007752:	2198      	movs	r1, #152	; 0x98
 8007754:	05c9      	lsls	r1, r1, #23
 8007756:	f7f9 f925 	bl	80009a4 <__aeabi_fmul>
 800775a:	2219      	movs	r2, #25
 800775c:	0003      	movs	r3, r0
 800775e:	4252      	negs	r2, r2
 8007760:	15dd      	asrs	r5, r3, #23
 8007762:	3d7f      	subs	r5, #127	; 0x7f
 8007764:	18ad      	adds	r5, r5, r2
 8007766:	025b      	lsls	r3, r3, #9
 8007768:	4a78      	ldr	r2, [pc, #480]	; (800794c <__ieee754_logf+0x234>)
 800776a:	0a5b      	lsrs	r3, r3, #9
 800776c:	1898      	adds	r0, r3, r2
 800776e:	9300      	str	r3, [sp, #0]
 8007770:	2380      	movs	r3, #128	; 0x80
 8007772:	041b      	lsls	r3, r3, #16
 8007774:	4003      	ands	r3, r0
 8007776:	20fe      	movs	r0, #254	; 0xfe
 8007778:	21fe      	movs	r1, #254	; 0xfe
 800777a:	0580      	lsls	r0, r0, #22
 800777c:	15da      	asrs	r2, r3, #23
 800777e:	4058      	eors	r0, r3
 8007780:	9b00      	ldr	r3, [sp, #0]
 8007782:	0589      	lsls	r1, r1, #22
 8007784:	4318      	orrs	r0, r3
 8007786:	1955      	adds	r5, r2, r5
 8007788:	f7f9 fa26 	bl	8000bd8 <__aeabi_fsub>
 800778c:	9a00      	ldr	r2, [sp, #0]
 800778e:	4b70      	ldr	r3, [pc, #448]	; (8007950 <__ieee754_logf+0x238>)
 8007790:	320f      	adds	r2, #15
 8007792:	1c04      	adds	r4, r0, #0
 8007794:	421a      	tst	r2, r3
 8007796:	d147      	bne.n	8007828 <__ieee754_logf+0x110>
 8007798:	2100      	movs	r1, #0
 800779a:	f7f8 fd57 	bl	800024c <__aeabi_fcmpeq>
 800779e:	2800      	cmp	r0, #0
 80077a0:	d013      	beq.n	80077ca <__ieee754_logf+0xb2>
 80077a2:	2000      	movs	r0, #0
 80077a4:	2d00      	cmp	r5, #0
 80077a6:	d0c1      	beq.n	800772c <__ieee754_logf+0x14>
 80077a8:	0028      	movs	r0, r5
 80077aa:	f7f9 fc13 	bl	8000fd4 <__aeabi_i2f>
 80077ae:	4969      	ldr	r1, [pc, #420]	; (8007954 <__ieee754_logf+0x23c>)
 80077b0:	1c04      	adds	r4, r0, #0
 80077b2:	f7f9 f8f7 	bl	80009a4 <__aeabi_fmul>
 80077b6:	4968      	ldr	r1, [pc, #416]	; (8007958 <__ieee754_logf+0x240>)
 80077b8:	1c05      	adds	r5, r0, #0
 80077ba:	1c20      	adds	r0, r4, #0
 80077bc:	f7f9 f8f2 	bl	80009a4 <__aeabi_fmul>
 80077c0:	1c01      	adds	r1, r0, #0
 80077c2:	1c28      	adds	r0, r5, #0
 80077c4:	f7f8 fd88 	bl	80002d8 <__aeabi_fadd>
 80077c8:	e7b0      	b.n	800772c <__ieee754_logf+0x14>
 80077ca:	4964      	ldr	r1, [pc, #400]	; (800795c <__ieee754_logf+0x244>)
 80077cc:	1c20      	adds	r0, r4, #0
 80077ce:	f7f9 f8e9 	bl	80009a4 <__aeabi_fmul>
 80077d2:	1c01      	adds	r1, r0, #0
 80077d4:	20fc      	movs	r0, #252	; 0xfc
 80077d6:	0580      	lsls	r0, r0, #22
 80077d8:	f7f9 f9fe 	bl	8000bd8 <__aeabi_fsub>
 80077dc:	1c21      	adds	r1, r4, #0
 80077de:	1c06      	adds	r6, r0, #0
 80077e0:	1c20      	adds	r0, r4, #0
 80077e2:	f7f9 f8df 	bl	80009a4 <__aeabi_fmul>
 80077e6:	1c01      	adds	r1, r0, #0
 80077e8:	1c30      	adds	r0, r6, #0
 80077ea:	f7f9 f8db 	bl	80009a4 <__aeabi_fmul>
 80077ee:	1c06      	adds	r6, r0, #0
 80077f0:	2d00      	cmp	r5, #0
 80077f2:	d101      	bne.n	80077f8 <__ieee754_logf+0xe0>
 80077f4:	1c31      	adds	r1, r6, #0
 80077f6:	e07c      	b.n	80078f2 <__ieee754_logf+0x1da>
 80077f8:	0028      	movs	r0, r5
 80077fa:	f7f9 fbeb 	bl	8000fd4 <__aeabi_i2f>
 80077fe:	4955      	ldr	r1, [pc, #340]	; (8007954 <__ieee754_logf+0x23c>)
 8007800:	1c05      	adds	r5, r0, #0
 8007802:	f7f9 f8cf 	bl	80009a4 <__aeabi_fmul>
 8007806:	4954      	ldr	r1, [pc, #336]	; (8007958 <__ieee754_logf+0x240>)
 8007808:	1c07      	adds	r7, r0, #0
 800780a:	1c28      	adds	r0, r5, #0
 800780c:	f7f9 f8ca 	bl	80009a4 <__aeabi_fmul>
 8007810:	1c01      	adds	r1, r0, #0
 8007812:	1c30      	adds	r0, r6, #0
 8007814:	f7f9 f9e0 	bl	8000bd8 <__aeabi_fsub>
 8007818:	1c21      	adds	r1, r4, #0
 800781a:	f7f9 f9dd 	bl	8000bd8 <__aeabi_fsub>
 800781e:	1c01      	adds	r1, r0, #0
 8007820:	1c38      	adds	r0, r7, #0
 8007822:	f7f9 f9d9 	bl	8000bd8 <__aeabi_fsub>
 8007826:	e781      	b.n	800772c <__ieee754_logf+0x14>
 8007828:	2180      	movs	r1, #128	; 0x80
 800782a:	05c9      	lsls	r1, r1, #23
 800782c:	f7f8 fd54 	bl	80002d8 <__aeabi_fadd>
 8007830:	1c01      	adds	r1, r0, #0
 8007832:	1c20      	adds	r0, r4, #0
 8007834:	f7f8 feec 	bl	8000610 <__aeabi_fdiv>
 8007838:	9001      	str	r0, [sp, #4]
 800783a:	0028      	movs	r0, r5
 800783c:	f7f9 fbca 	bl	8000fd4 <__aeabi_i2f>
 8007840:	9901      	ldr	r1, [sp, #4]
 8007842:	9002      	str	r0, [sp, #8]
 8007844:	1c08      	adds	r0, r1, #0
 8007846:	f7f9 f8ad 	bl	80009a4 <__aeabi_fmul>
 800784a:	4a45      	ldr	r2, [pc, #276]	; (8007960 <__ieee754_logf+0x248>)
 800784c:	9b00      	ldr	r3, [sp, #0]
 800784e:	4694      	mov	ip, r2
 8007850:	1c01      	adds	r1, r0, #0
 8007852:	4463      	add	r3, ip
 8007854:	9303      	str	r3, [sp, #12]
 8007856:	1c07      	adds	r7, r0, #0
 8007858:	f7f9 f8a4 	bl	80009a4 <__aeabi_fmul>
 800785c:	4941      	ldr	r1, [pc, #260]	; (8007964 <__ieee754_logf+0x24c>)
 800785e:	1c06      	adds	r6, r0, #0
 8007860:	f7f9 f8a0 	bl	80009a4 <__aeabi_fmul>
 8007864:	4940      	ldr	r1, [pc, #256]	; (8007968 <__ieee754_logf+0x250>)
 8007866:	f7f8 fd37 	bl	80002d8 <__aeabi_fadd>
 800786a:	1c31      	adds	r1, r6, #0
 800786c:	f7f9 f89a 	bl	80009a4 <__aeabi_fmul>
 8007870:	493e      	ldr	r1, [pc, #248]	; (800796c <__ieee754_logf+0x254>)
 8007872:	f7f8 fd31 	bl	80002d8 <__aeabi_fadd>
 8007876:	1c31      	adds	r1, r6, #0
 8007878:	f7f9 f894 	bl	80009a4 <__aeabi_fmul>
 800787c:	493c      	ldr	r1, [pc, #240]	; (8007970 <__ieee754_logf+0x258>)
 800787e:	f7f8 fd2b 	bl	80002d8 <__aeabi_fadd>
 8007882:	1c39      	adds	r1, r7, #0
 8007884:	f7f9 f88e 	bl	80009a4 <__aeabi_fmul>
 8007888:	493a      	ldr	r1, [pc, #232]	; (8007974 <__ieee754_logf+0x25c>)
 800788a:	1c07      	adds	r7, r0, #0
 800788c:	1c30      	adds	r0, r6, #0
 800788e:	f7f9 f889 	bl	80009a4 <__aeabi_fmul>
 8007892:	4939      	ldr	r1, [pc, #228]	; (8007978 <__ieee754_logf+0x260>)
 8007894:	f7f8 fd20 	bl	80002d8 <__aeabi_fadd>
 8007898:	1c31      	adds	r1, r6, #0
 800789a:	f7f9 f883 	bl	80009a4 <__aeabi_fmul>
 800789e:	4937      	ldr	r1, [pc, #220]	; (800797c <__ieee754_logf+0x264>)
 80078a0:	f7f8 fd1a 	bl	80002d8 <__aeabi_fadd>
 80078a4:	1c31      	adds	r1, r6, #0
 80078a6:	f7f9 f87d 	bl	80009a4 <__aeabi_fmul>
 80078aa:	1c01      	adds	r1, r0, #0
 80078ac:	1c38      	adds	r0, r7, #0
 80078ae:	f7f8 fd13 	bl	80002d8 <__aeabi_fadd>
 80078b2:	9b00      	ldr	r3, [sp, #0]
 80078b4:	1c07      	adds	r7, r0, #0
 80078b6:	4832      	ldr	r0, [pc, #200]	; (8007980 <__ieee754_logf+0x268>)
 80078b8:	1ac0      	subs	r0, r0, r3
 80078ba:	9b03      	ldr	r3, [sp, #12]
 80078bc:	4318      	orrs	r0, r3
 80078be:	2800      	cmp	r0, #0
 80078c0:	dd2f      	ble.n	8007922 <__ieee754_logf+0x20a>
 80078c2:	21fc      	movs	r1, #252	; 0xfc
 80078c4:	1c20      	adds	r0, r4, #0
 80078c6:	0589      	lsls	r1, r1, #22
 80078c8:	f7f9 f86c 	bl	80009a4 <__aeabi_fmul>
 80078cc:	1c21      	adds	r1, r4, #0
 80078ce:	f7f9 f869 	bl	80009a4 <__aeabi_fmul>
 80078d2:	1c01      	adds	r1, r0, #0
 80078d4:	1c06      	adds	r6, r0, #0
 80078d6:	1c38      	adds	r0, r7, #0
 80078d8:	f7f8 fcfe 	bl	80002d8 <__aeabi_fadd>
 80078dc:	9901      	ldr	r1, [sp, #4]
 80078de:	f7f9 f861 	bl	80009a4 <__aeabi_fmul>
 80078e2:	1c07      	adds	r7, r0, #0
 80078e4:	2d00      	cmp	r5, #0
 80078e6:	d106      	bne.n	80078f6 <__ieee754_logf+0x1de>
 80078e8:	1c01      	adds	r1, r0, #0
 80078ea:	1c30      	adds	r0, r6, #0
 80078ec:	f7f9 f974 	bl	8000bd8 <__aeabi_fsub>
 80078f0:	1c01      	adds	r1, r0, #0
 80078f2:	1c20      	adds	r0, r4, #0
 80078f4:	e795      	b.n	8007822 <__ieee754_logf+0x10a>
 80078f6:	4917      	ldr	r1, [pc, #92]	; (8007954 <__ieee754_logf+0x23c>)
 80078f8:	9802      	ldr	r0, [sp, #8]
 80078fa:	f7f9 f853 	bl	80009a4 <__aeabi_fmul>
 80078fe:	4916      	ldr	r1, [pc, #88]	; (8007958 <__ieee754_logf+0x240>)
 8007900:	1c05      	adds	r5, r0, #0
 8007902:	9802      	ldr	r0, [sp, #8]
 8007904:	f7f9 f84e 	bl	80009a4 <__aeabi_fmul>
 8007908:	1c39      	adds	r1, r7, #0
 800790a:	f7f8 fce5 	bl	80002d8 <__aeabi_fadd>
 800790e:	1c01      	adds	r1, r0, #0
 8007910:	1c30      	adds	r0, r6, #0
 8007912:	f7f9 f961 	bl	8000bd8 <__aeabi_fsub>
 8007916:	1c21      	adds	r1, r4, #0
 8007918:	f7f9 f95e 	bl	8000bd8 <__aeabi_fsub>
 800791c:	1c01      	adds	r1, r0, #0
 800791e:	1c28      	adds	r0, r5, #0
 8007920:	e77f      	b.n	8007822 <__ieee754_logf+0x10a>
 8007922:	1c39      	adds	r1, r7, #0
 8007924:	1c20      	adds	r0, r4, #0
 8007926:	f7f9 f957 	bl	8000bd8 <__aeabi_fsub>
 800792a:	9901      	ldr	r1, [sp, #4]
 800792c:	f7f9 f83a 	bl	80009a4 <__aeabi_fmul>
 8007930:	1c06      	adds	r6, r0, #0
 8007932:	2d00      	cmp	r5, #0
 8007934:	d100      	bne.n	8007938 <__ieee754_logf+0x220>
 8007936:	e75d      	b.n	80077f4 <__ieee754_logf+0xdc>
 8007938:	4906      	ldr	r1, [pc, #24]	; (8007954 <__ieee754_logf+0x23c>)
 800793a:	9802      	ldr	r0, [sp, #8]
 800793c:	f7f9 f832 	bl	80009a4 <__aeabi_fmul>
 8007940:	4905      	ldr	r1, [pc, #20]	; (8007958 <__ieee754_logf+0x240>)
 8007942:	1c05      	adds	r5, r0, #0
 8007944:	9802      	ldr	r0, [sp, #8]
 8007946:	f7f9 f82d 	bl	80009a4 <__aeabi_fmul>
 800794a:	e7e0      	b.n	800790e <__ieee754_logf+0x1f6>
 800794c:	004afb20 	.word	0x004afb20
 8007950:	007ffff0 	.word	0x007ffff0
 8007954:	3f317180 	.word	0x3f317180
 8007958:	3717f7d1 	.word	0x3717f7d1
 800795c:	3eaaaaab 	.word	0x3eaaaaab
 8007960:	ffcf5c30 	.word	0xffcf5c30
 8007964:	3e178897 	.word	0x3e178897
 8007968:	3e3a3325 	.word	0x3e3a3325
 800796c:	3e924925 	.word	0x3e924925
 8007970:	3f2aaaab 	.word	0x3f2aaaab
 8007974:	3e1cd04f 	.word	0x3e1cd04f
 8007978:	3e638e29 	.word	0x3e638e29
 800797c:	3ecccccd 	.word	0x3ecccccd
 8007980:	0035c288 	.word	0x0035c288

08007984 <nanf>:
 8007984:	4800      	ldr	r0, [pc, #0]	; (8007988 <nanf+0x4>)
 8007986:	4770      	bx	lr
 8007988:	7fc00000 	.word	0x7fc00000

0800798c <__errno>:
 800798c:	4b01      	ldr	r3, [pc, #4]	; (8007994 <__errno+0x8>)
 800798e:	6818      	ldr	r0, [r3, #0]
 8007990:	4770      	bx	lr
 8007992:	46c0      	nop			; (mov r8, r8)
 8007994:	200000e0 	.word	0x200000e0

08007998 <_close>:
 8007998:	2258      	movs	r2, #88	; 0x58
 800799a:	2001      	movs	r0, #1
 800799c:	4b01      	ldr	r3, [pc, #4]	; (80079a4 <_close+0xc>)
 800799e:	4240      	negs	r0, r0
 80079a0:	601a      	str	r2, [r3, #0]
 80079a2:	4770      	bx	lr
 80079a4:	200005c4 	.word	0x200005c4

080079a8 <_fstat>:
 80079a8:	2258      	movs	r2, #88	; 0x58
 80079aa:	2001      	movs	r0, #1
 80079ac:	4b01      	ldr	r3, [pc, #4]	; (80079b4 <_fstat+0xc>)
 80079ae:	4240      	negs	r0, r0
 80079b0:	601a      	str	r2, [r3, #0]
 80079b2:	4770      	bx	lr
 80079b4:	200005c4 	.word	0x200005c4

080079b8 <_getpid>:
 80079b8:	2258      	movs	r2, #88	; 0x58
 80079ba:	2001      	movs	r0, #1
 80079bc:	4b01      	ldr	r3, [pc, #4]	; (80079c4 <_getpid+0xc>)
 80079be:	4240      	negs	r0, r0
 80079c0:	601a      	str	r2, [r3, #0]
 80079c2:	4770      	bx	lr
 80079c4:	200005c4 	.word	0x200005c4

080079c8 <_isatty>:
 80079c8:	2258      	movs	r2, #88	; 0x58
 80079ca:	4b02      	ldr	r3, [pc, #8]	; (80079d4 <_isatty+0xc>)
 80079cc:	2000      	movs	r0, #0
 80079ce:	601a      	str	r2, [r3, #0]
 80079d0:	4770      	bx	lr
 80079d2:	46c0      	nop			; (mov r8, r8)
 80079d4:	200005c4 	.word	0x200005c4

080079d8 <_kill>:
 80079d8:	2258      	movs	r2, #88	; 0x58
 80079da:	2001      	movs	r0, #1
 80079dc:	4b01      	ldr	r3, [pc, #4]	; (80079e4 <_kill+0xc>)
 80079de:	4240      	negs	r0, r0
 80079e0:	601a      	str	r2, [r3, #0]
 80079e2:	4770      	bx	lr
 80079e4:	200005c4 	.word	0x200005c4

080079e8 <_lseek>:
 80079e8:	2258      	movs	r2, #88	; 0x58
 80079ea:	2001      	movs	r0, #1
 80079ec:	4b01      	ldr	r3, [pc, #4]	; (80079f4 <_lseek+0xc>)
 80079ee:	4240      	negs	r0, r0
 80079f0:	601a      	str	r2, [r3, #0]
 80079f2:	4770      	bx	lr
 80079f4:	200005c4 	.word	0x200005c4

080079f8 <_read>:
 80079f8:	2258      	movs	r2, #88	; 0x58
 80079fa:	2001      	movs	r0, #1
 80079fc:	4b01      	ldr	r3, [pc, #4]	; (8007a04 <_read+0xc>)
 80079fe:	4240      	negs	r0, r0
 8007a00:	601a      	str	r2, [r3, #0]
 8007a02:	4770      	bx	lr
 8007a04:	200005c4 	.word	0x200005c4

08007a08 <_sbrk>:
 8007a08:	4a05      	ldr	r2, [pc, #20]	; (8007a20 <_sbrk+0x18>)
 8007a0a:	0003      	movs	r3, r0
 8007a0c:	6811      	ldr	r1, [r2, #0]
 8007a0e:	2900      	cmp	r1, #0
 8007a10:	d101      	bne.n	8007a16 <_sbrk+0xe>
 8007a12:	4904      	ldr	r1, [pc, #16]	; (8007a24 <_sbrk+0x1c>)
 8007a14:	6011      	str	r1, [r2, #0]
 8007a16:	6810      	ldr	r0, [r2, #0]
 8007a18:	18c3      	adds	r3, r0, r3
 8007a1a:	6013      	str	r3, [r2, #0]
 8007a1c:	4770      	bx	lr
 8007a1e:	46c0      	nop			; (mov r8, r8)
 8007a20:	2000020c 	.word	0x2000020c
 8007a24:	200005c8 	.word	0x200005c8

08007a28 <_write>:
 8007a28:	2258      	movs	r2, #88	; 0x58
 8007a2a:	2001      	movs	r0, #1
 8007a2c:	4b01      	ldr	r3, [pc, #4]	; (8007a34 <_write+0xc>)
 8007a2e:	4240      	negs	r0, r0
 8007a30:	601a      	str	r2, [r3, #0]
 8007a32:	4770      	bx	lr
 8007a34:	200005c4 	.word	0x200005c4

08007a38 <_exit>:
 8007a38:	e7fe      	b.n	8007a38 <_exit>
	...

08007a3c <_init>:
 8007a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a3e:	46c0      	nop			; (mov r8, r8)
 8007a40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a42:	bc08      	pop	{r3}
 8007a44:	469e      	mov	lr, r3
 8007a46:	4770      	bx	lr

08007a48 <_fini>:
 8007a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a4a:	46c0      	nop			; (mov r8, r8)
 8007a4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a4e:	bc08      	pop	{r3}
 8007a50:	469e      	mov	lr, r3
 8007a52:	4770      	bx	lr
