;redcode
;assert 1
	SPL 0, <402
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DAT #30, #9
	MOV -1, <-20
	SUB 10, @10
	MOV -7, <-20
	JMN 1, -1
	SLT #270, <1
	SPL <127, 106
	SUB 1, <-0
	SUB 1, <-0
	SUB @121, 103
	JMP 1, -1
	ADD 210, 60
	SLT #270, <1
	SUB 3, @20
	JMN 0, <2
	SLT 20, @12
	SLT 350, -220
	JMN 12, #10
	SUB @127, 106
	SUB 121, 0
	CMP 121, 0
	SUB 210, 60
	SUB @730, <-1
	JMN 1, @-0
	JMP -7, -20
	SUB @187, 106
	SUB 121, 0
	ADD 870, 68
	SUB 121, 0
	JMN 1, @-0
	SUB @0, @2
	SUB 1, <-0
	SUB @187, 106
	CMP @121, 103
	ADD <10, -42
	SLT 380, -220
	JMN 0, #2
	SPL 380, <-220
	SPL 380, <-220
	SPL 380, <-220
	SUB @121, 103
	ADD 3, 21
	SUB 12, @0
	SUB 12, @0
	DJN -1, @-20
	DAT #121, #103
	SUB #20, @100
	SUB #20, @100
	SUB #20, @100
	DJN <-701, @-10
	SUB #72, @200
	SUB #72, @200
	ADD 3, 320
	SLT -1, <-20
	DJN -801, @-20
	SUB 12, @10
	JMZ -30, 9
	SUB @-127, 100
	SPL 0, <-332
	SUB #131, 103
	SPL 0, <332
	SPL 0, <332
	SUB @121, 106
	SLT -1, <-20
	MOV -1, <-20
	CMP <-30, 9
	MOV -1, <-20
	ADD <-30, 9
	ADD <-30, 9
	ADD -207, <-120
	ADD <-30, 9
	SUB <12, @10
	SPL 0, <332
	SUB @121, 102
	ADD -1, <-20
	SPL 0, <332
	SUB @121, 103
	SUB @-127, 100
	SUB @121, 106
	SUB @121, 106
	SUB @121, 103
	SPL 0, <332
	SUB <12, @10
	CMP -207, <-120
	SPL 0, <332
	SUB -207, <-120
	SUB -207, <-120
	SUB @121, 102
	DAT #121, #102
