xrun(64): 22.09-s003: (c) Copyright 1995-2022 Cadence Design Systems, Inc.
TOOL:	xrun(64)	22.09-s003: Started on Dec 16, 2025 at 00:14:49 IST
xrun
	-64bit
	-sv
	-uvm
	+UVM_TESTNAME=uvm_smoke_test
	+UVM_VERBOSITY=UVM_MEDIUM
	-access +rwc
	-linedebug
	-coverage all
	-covoverwrite
	-f filelist.f
		../rtl/picorv32.v
		./riscv_if.sv
		./riscv_pkg.sv
		./top_uvm_tb.sv
	-log xrun_uvm_smoke_test.log
	-timescale 1ns/1ps

   User defined plus("+") options:
	+UVM_VERBOSITY=UVM_MEDIUM

xrun: *W,BADPRF: The -linedebug option may have an adverse performance impact.
file: ./riscv_pkg.sv
                `uvm_info(get_type_name(), "✓ Coverage target achieved (>=85%)", UVM_LOW)
                                            |
xmvlog: *W,NONPRT (./riscv_pkg.sv,284|44): non-printable character (0xe2) ignored.
                `uvm_info(get_type_name(), "✓ Coverage target achieved (>=85%)", UVM_LOW)
                                             |
xmvlog: *W,NONPRT (./riscv_pkg.sv,284|45): non-printable character (0x9c) ignored.
                `uvm_info(get_type_name(), "✓ Coverage target achieved (>=85%)", UVM_LOW)
                                              |
xmvlog: *W,NONPRT (./riscv_pkg.sv,284|46): non-printable character (0x93) ignored.
	package worklib.riscv_pkg:sv
		errors: 0, warnings: 3
file: ./top_uvm_tb.sv
	module worklib.top_uvm_tb:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	) picorv32_core (
	              |
xmelab: *W,CUVWSP (../rtl/picorv32.v,2674|15): 5 output ports were not connected:
xmelab: (../rtl/picorv32.v,103): mem_la_read
xmelab: (../rtl/picorv32.v,104): mem_la_write
xmelab: (../rtl/picorv32.v,105): mem_la_addr
xmelab: (../rtl/picorv32.v,106): mem_la_wdata
xmelab: (../rtl/picorv32.v,107): mem_la_wstrb

	) picorv32_core (
	              |
xmelab: *W,CUVWSP (../rtl/picorv32.v,2938|15): 5 output ports were not connected:
xmelab: (../rtl/picorv32.v,103): mem_la_read
xmelab: (../rtl/picorv32.v,104): mem_la_write
xmelab: (../rtl/picorv32.v,105): mem_la_addr
xmelab: (../rtl/picorv32.v,106): mem_la_wdata
xmelab: (../rtl/picorv32.v,107): mem_la_wstrb

    ) dut (
        |
xmelab: *W,CUVWSP (./top_uvm_tb.sv,17|8): 1 output port was not connected:
xmelab: (../rtl/picorv32.v,91): trap

	Top level design units:
		uvm_pkg
		cdns_uvmapi
		cdns_assert2uvm_pkg
		cdns_uvm_pkg
		riscv_pkg
		picorv32_regs
		picorv32_axi
		picorv32_wb
		top_uvm_tb
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.

	Extracting FSMs for coverage:
		worklib.picorv32_regs
		worklib.picorv32_axi_adapter
		worklib.picorv32
			FSM extracted for state register mem_state
			FSM extracted for state register cpu_state
		worklib.picorv32_axi
		worklib.picorv32_wb
			FSM extracted for state register state
		worklib.picorv32_pcpi_mul
		worklib.picorv32_pcpi_div
		worklib.top_uvm_tb
	Total FSMs extracted = 3
	Building instance overlay tables: .............
xmelab: *W,COVFHT: FSM hold transitions (transitions to the current state) are not extracted for any FSM in default mode.
....... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
xmelab: *W,COVDCL: By default expression coverage is scored only for Verilog logical operators (|| and &&) and VHDL logical operators (OR, AND, NOR, and NAND), and is scored only in condition expressions. To score coverage for other operators and for expressions in other statements, use the "set_expr_coverable_operators" and "set_expr_coverable_statements" coverage configuration file commands with suitable options at elaboration.
	Generating native compiled code:
		worklib.picorv32_pcpi_div:v <0x759788fe>
			streams:  33, words: 23766
		worklib.picorv32_pcpi_mul:v <0x64cf3e86>
			streams:  41, words: 33815
		worklib.picorv32:v <0x1209098f>
			streams: 425, words: 378869
		worklib.picorv32_wb:v <0x72f60e7b>
			streams:  32, words: 16265
		worklib.picorv32:v <0x1bcf4ed9>
			streams: 412, words: 368796
		worklib.picorv32_axi_adapter:v <0x28b54fdd>
			streams:  21, words:  9734
		worklib.picorv32_regs:v <0x62d0658f>
			streams:   4, words:  1848
		worklib.top_uvm_tb:sv <0x7383f3ec>
			streams: 877, words: 1392481
		worklib.cdns_uvm_pkg:sv <0x4c5f2a2b>
			streams: 183, words: 404495
		worklib.cdns_uvmapi:svp <0x365225ef>
			streams:  27, words: 46809
		worklib.cdns_assert2uvm_pkg:sv <0x030618c3>
			streams:   3, words:  3344
		worklib.uvm_pkg:sv <0x539c05f3>
			streams: 5407, words: 12280804
	reg [31:0] regs [0:30];
	              |
xmelab: *W,COVMDD (../rtl/picorv32.v,2183|15): Toggle coverage for bit, logic, reg, wire, enum and struct multi-dimensional static arrays and vectors is not supported by default. To enable toggle coverage for enum multi-dimensional static arrays specify 'set_toggle_scoring -sv_enum enable_mda' and for other multi-dimensional static arrays, specify 'set_toggle_scoring -sv_mda [<max_bit_base2_exponent>] [-sv_mda_of_struct]' ccf command in the coverage configuration file.
	integer i, j;
	        |
xmelab: *W,COVUTA (../rtl/picorv32.v,2246|9): Toggle coverage is not supported for SystemVerilog integer, real, string, dynamic array, sparse memory and reference ports. It is also not supported for VHDL multi-dimensional array and array of record. There may also be other such objects in the design.
	Building instance specific data structures.
xmelab: *W,CGPIDF: Covergroup "per_instance" option , by default, is set as 0.
xmelab: *N,COVCGN: Coverage configuration file command "set_covergroup -new_instance_reporting" can be specified to improve the scoping and naming of covergroup instances. It may be noted that subsequent merging of a coverage database saved with this command and a coverage database saved without this command is not allowed.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                      10       9
		Interfaces:                    1       1
		Verilog packages:              5       5
		Registers:                 14935   10578
		Scalar wires:                117       -
		Vectored wires:               79       -
		Named events:                  4      12
		Always blocks:                68      34
		Initial blocks:              316     168
		Parallel blocks:              26      27
		Cont. assignments:           107      66
		Pseudo assignments:           20      20
		Assertions:                    2       2
		Covergroup Instances:          0       1
		SV Class declarations:       208     321
		SV Class specializations:    401     401
		Simulation timescale:        1ps
	Writing initial simulation snapshot: worklib.picorv32_regs:v
Loading snapshot worklib.picorv32_regs:v .................... Done
SVSEED default: 1
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /home/install/XCELIUM2209/tools/xcelium/files/xmsimrc
xcelium> source /home/install/XCELIUM2209/tools/methodology/UVM/CDNS-1.1d/additions/sv/files/tcl/uvm_sim.tcl
xcelium> run
----------------------------------------------------------------
CDNS-UVM-1.1d (22.09-s003)
(C) 2007-2013 Mentor Graphics Corporation
(C) 2007-2013 Cadence Design Systems, Inc.
(C) 2006-2013 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test uvm_smoke_test...
UVM_INFO ./riscv_pkg.sv(473) @ 0: uvm_test_top [uvm_smoke_test] === UVM TESTBENCH TOPOLOGY ===
UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
----------------------------------------------------------------
Name                         Type                    Size  Value
----------------------------------------------------------------
uvm_test_top                 uvm_smoke_test          -     @2680
  env                        riscv_env               -     @2744
    agent                    mem_agent               -     @2775
      driver                 mem_driver              -     @3636
        rsp_port             uvm_analysis_port       -     @3735
        seq_item_port        uvm_seq_item_pull_port  -     @3686
      monitor                mem_monitor             -     @2920
        item_collected_port  uvm_analysis_port       -     @2969
      sequencer              mem_sequencer           -     @2949
        rsp_export           uvm_analysis_export     -     @3057
        seq_item_export      uvm_seq_item_pull_imp   -     @3605
        arbitration_queue    array                   0     -    
        lock_queue           array                   0     -    
        num_last_reqs        integral                32    'd1  
        num_last_rsps        integral                32    'd1  
    coverage                 functional_coverage     -     @2836
      analysis_imp           uvm_analysis_imp        -     @2885
    scoreboard               riscv_scoreboard        -     @2805
      item_collected_export  uvm_analysis_imp        -     @3814
----------------------------------------------------------------

UVM_INFO ./riscv_pkg.sv(510) @ 0: uvm_test_top [uvm_smoke_test] ========== UVM SMOKE TEST ==========
UVM_INFO ./riscv_pkg.sv(368) @ 0: uvm_test_top.env.agent.sequencer@@rst_seq [reset_sequence] Reset sequence executing
UVM_INFO ./riscv_pkg.sv(198) @ 135000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x0, data=0x500093
UVM_INFO ./riscv_pkg.sv(198) @ 175000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x4, data=0xa00113
UVM_INFO ./riscv_pkg.sv(198) @ 215000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x8, data=0x2081b3
UVM_INFO ./riscv_pkg.sv(198) @ 255000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0xc, data=0x40110233
UVM_INFO ./riscv_pkg.sv(198) @ 295000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x10, data=0x20f2b3
UVM_INFO ./riscv_pkg.sv(198) @ 335000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x14, data=0x20e333
UVM_INFO ./riscv_pkg.sv(198) @ 375000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x18, data=0x20c3b3
UVM_INFO ./riscv_pkg.sv(198) @ 415000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x1c, data=0x2208433
UVM_INFO ./riscv_pkg.sv(198) @ 455000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x20, data=0x220c4b3
UVM_INFO ./riscv_pkg.sv(198) @ 855000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 1255000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 1295000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 1335000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 1375000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 1415000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 1455000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 1495000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 1535000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 1575000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 1615000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 1655000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 1695000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 1735000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 1775000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 1815000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 1855000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 1895000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 1935000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 1975000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 2015000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 2055000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 2095000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 2135000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 2175000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 2215000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 2255000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 2295000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 2335000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 2375000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 2415000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 2455000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 2495000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 2535000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 2575000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 2615000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 2655000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 2695000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 2735000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 2775000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 2815000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 2855000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 2895000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 2935000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 2975000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 3015000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 3055000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 3095000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 3135000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 3175000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 3215000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 3255000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 3295000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 3335000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 3375000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 3415000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 3455000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 3495000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 3535000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 3575000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 3615000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 3655000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 3695000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 3735000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 3775000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 3815000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 3855000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 3895000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 3935000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 3975000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 4015000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 4055000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 4095000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 4135000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 4175000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 4215000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 4255000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 4295000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 4335000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 4375000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 4415000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 4455000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 4495000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 4535000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 4575000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 4615000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 4655000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 4695000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 4735000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 4775000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 4815000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 4855000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 4895000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 4935000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 4975000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 5015000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 5055000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 5095000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 5135000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 5175000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 5215000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 5255000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 5295000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 5335000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 5375000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 5415000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 5455000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 5495000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 5535000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 5575000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 5615000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 5655000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 5695000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 5735000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 5775000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 5815000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 5855000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 5895000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 5935000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 5975000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 6015000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 6055000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 6095000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 6135000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 6175000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 6215000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 6255000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 6295000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 6335000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 6375000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 6415000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 6455000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 6495000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 6535000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 6575000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 6615000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 6655000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 6695000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 6735000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 6775000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 6815000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 6855000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 6895000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 6935000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 6975000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 7015000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 7055000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 7095000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 7135000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 7175000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 7215000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 7255000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 7295000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 7335000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 7375000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 7415000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 7455000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 7495000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 7535000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 7575000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 7615000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 7655000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 7695000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 7735000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 7775000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 7815000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 7855000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 7895000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 7935000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 7975000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 8015000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 8055000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 8095000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 8135000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 8175000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 8215000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 8255000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 8295000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 8335000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 8375000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 8415000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 8455000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 8495000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 8535000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 8575000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 8615000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 8655000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 8695000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 8735000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 8775000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 8815000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 8855000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 8895000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 8935000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 8975000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 9015000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 9055000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 9095000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 9135000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 9175000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 9215000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 9255000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 9295000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 9335000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 9375000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 9415000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 9455000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 9495000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 9535000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 9575000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 9615000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 9655000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 9695000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 9735000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 9775000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 9815000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 9855000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 9895000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 9935000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 9975000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 10015000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 10055000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 10095000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 10135000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 10175000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 10215000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 10255000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 10295000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 10335000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 10375000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 10415000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 10455000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 10495000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 10535000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 10575000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 10615000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 10655000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 10695000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 10735000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 10775000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 10815000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 10855000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 10895000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 10935000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 10975000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 11015000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 11055000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 11095000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 11135000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 11175000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 11215000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 11255000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 11295000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 11335000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 11375000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 11415000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 11455000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 11495000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 11535000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 11575000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 11615000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 11655000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 11695000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 11735000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 11775000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 11815000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 11855000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 11895000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 11935000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 11975000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 12015000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 12055000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 12095000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 12135000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 12175000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 12215000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 12255000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 12295000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 12335000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 12375000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 12415000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 12455000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 12495000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 12535000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 12575000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 12615000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 12655000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 12695000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 12735000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 12775000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 12815000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 12855000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 12895000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 12935000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 12975000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 13015000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 13055000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 13095000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 13135000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 13175000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 13215000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 13255000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 13295000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 13335000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 13375000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 13415000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 13455000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 13495000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 13535000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 13575000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 13615000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 13655000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 13695000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 13735000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 13775000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 13815000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 13855000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 13895000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 13935000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 13975000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 14015000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 14055000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 14095000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 14135000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 14175000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 14215000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 14255000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 14295000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 14335000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 14375000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 14415000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 14455000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 14495000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 14535000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 14575000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 14615000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 14655000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 14695000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 14735000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 14775000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 14815000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 14855000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 14895000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 14935000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 14975000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 15015000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 15055000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO ./riscv_pkg.sv(198) @ 15095000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instr fetch: addr=0x24, data=0x6f
UVM_INFO /home/install/XCELIUM2209/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_objection.svh(1268) @ 15100000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO ./riscv_pkg.sv(108) @ 15100000: uvm_test_top.env.agent.driver [mem_driver] Driver completed 0 transactions
UVM_INFO ./riscv_pkg.sv(163) @ 15100000: uvm_test_top.env.agent.monitor [mem_monitor] Monitor collected 357 transactions
UVM_INFO ./riscv_pkg.sv(277) @ 15100000: uvm_test_top.env.coverage [functional_coverage] ===========================================
UVM_INFO ./riscv_pkg.sv(278) @ 15100000: uvm_test_top.env.coverage [functional_coverage]   COVERAGE REPORT
UVM_INFO ./riscv_pkg.sv(279) @ 15100000: uvm_test_top.env.coverage [functional_coverage] ===========================================
UVM_INFO ./riscv_pkg.sv(280) @ 15100000: uvm_test_top.env.coverage [functional_coverage] Functional Coverage: 35.00%
UVM_INFO ./riscv_pkg.sv(281) @ 15100000: uvm_test_top.env.coverage [functional_coverage] ===========================================
UVM_INFO ./riscv_pkg.sv(218) @ 15100000: uvm_test_top.env.scoreboard [riscv_scoreboard] ===========================================
UVM_INFO ./riscv_pkg.sv(219) @ 15100000: uvm_test_top.env.scoreboard [riscv_scoreboard]   SCOREBOARD REPORT
UVM_INFO ./riscv_pkg.sv(220) @ 15100000: uvm_test_top.env.scoreboard [riscv_scoreboard] ===========================================
UVM_INFO ./riscv_pkg.sv(221) @ 15100000: uvm_test_top.env.scoreboard [riscv_scoreboard] Total transactions: 357
UVM_INFO ./riscv_pkg.sv(222) @ 15100000: uvm_test_top.env.scoreboard [riscv_scoreboard] Instructions fetched: 357
UVM_INFO ./riscv_pkg.sv(223) @ 15100000: uvm_test_top.env.scoreboard [riscv_scoreboard] Data reads: 0
UVM_INFO ./riscv_pkg.sv(224) @ 15100000: uvm_test_top.env.scoreboard [riscv_scoreboard] Data writes: 0
UVM_INFO ./riscv_pkg.sv(225) @ 15100000: uvm_test_top.env.scoreboard [riscv_scoreboard] Unique addresses: 10
UVM_INFO ./riscv_pkg.sv(226) @ 15100000: uvm_test_top.env.scoreboard [riscv_scoreboard] ===========================================
UVM_INFO ./riscv_pkg.sv(487) @ 15100000: uvm_test_top [uvm_smoke_test] ===========================================
UVM_INFO ./riscv_pkg.sv(488) @ 15100000: uvm_test_top [uvm_smoke_test]   FINAL TEST REPORT
UVM_INFO ./riscv_pkg.sv(489) @ 15100000: uvm_test_top [uvm_smoke_test] ===========================================
UVM_INFO ./riscv_pkg.sv(490) @ 15100000: uvm_test_top [uvm_smoke_test] Errors: 0
UVM_INFO ./riscv_pkg.sv(491) @ 15100000: uvm_test_top [uvm_smoke_test] Warnings: 0
UVM_INFO ./riscv_pkg.sv(494) @ 15100000: uvm_test_top [uvm_smoke_test] *** TEST PASSED ***
UVM_INFO ./riscv_pkg.sv(497) @ 15100000: uvm_test_top [uvm_smoke_test] ===========================================

--- UVM Report catcher Summary ---


Number of demoted UVM_FATAL reports  :    0
Number of demoted UVM_ERROR reports  :    0
Number of demoted UVM_WARNING reports:    0
Number of caught UVM_FATAL reports   :    0
Number of caught UVM_ERROR reports   :    0
Number of caught UVM_WARNING reports :    0

--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  386
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[UVMTOP]     1
[functional_coverage]     5
[mem_driver]     1
[mem_monitor]     1
[reset_sequence]     1
[riscv_scoreboard]   366
[uvm_smoke_test]     9
Simulation complete via $finish(1) at time 15100 NS + 45
/home/install/XCELIUM2209/tools/methodology/UVM/CDNS-1.1d/sv/src/base/uvm_root.svh:457     $finish;
xcelium> exit
xmsim: *N,COVCGN: Coverage configuration file command "set_covergroup -new_instance_reporting" can be specified to improve the scoping and naming of covergroup instances. It may be noted that subsequent merging of a coverage database saved with this command and a coverage database saved without this command is not allowed.
xmsim: *W,CGPIZE: Instance coverage for covergroup instance "memory_cg" will not be dumped to database as per_instance option value is set to 0:./riscv_pkg.sv, 238.
xmsim: *W,CGPIZE: Instance coverage for covergroup instance "memory_cg" will not be dumped to database as per_instance option value is set to 0:./riscv_pkg.sv, 238.

coverage setup:
  workdir  :  ./cov_work
  dutinst  :  picorv32_regs(picorv32_regs)
  dutinst  :  picorv32_axi(picorv32_axi)
  dutinst  :  picorv32_wb(picorv32_wb)
  dutinst  :  top_uvm_tb(top_uvm_tb)
  scope    :  scope
  testname :  test

coverage files:
  model(design data) :  ./cov_work/scope/icc_3f92ca87_41add54f.ucm
  data               :  ./cov_work/scope/test/icc_3f92ca87_41add54f.ucd
TOOL:	xrun(64)	22.09-s003: Exiting on Dec 16, 2025 at 00:15:00 IST  (total: 00:00:11)
