{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 20:00:39 2019 " "Info: Processing started: Sun Nov 17 20:00:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off topleveltubes -c topleveltubes --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off topleveltubes -c topleveltubes --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock1 " "Info: Assuming node \"Clock1\" is an undefined clock" {  } { { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "CLOCKDIV:Waktu\|DIVOUT " "Info: Detected ripple clock \"CLOCKDIV:Waktu\|DIVOUT\" as buffer" {  } { { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 6 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCKDIV:Waktu\|DIVOUT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock1 register CLOCKDIV:Waktu\|count\[10\] register CLOCKDIV:Waktu\|count\[21\] 228.36 MHz 4.379 ns Internal " "Info: Clock \"Clock1\" has Internal fmax of 228.36 MHz between source register \"CLOCKDIV:Waktu\|count\[10\]\" and destination register \"CLOCKDIV:Waktu\|count\[21\]\" (period= 4.379 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.132 ns + Longest register register " "Info: + Longest register to register delay is 4.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CLOCKDIV:Waktu\|count\[10\] 1 REG LCFF_X22_Y15_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y15_N21; Fanout = 3; REG Node = 'CLOCKDIV:Waktu\|count\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCKDIV:Waktu|count[10] } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.455 ns) 1.343 ns CLOCKDIV:Waktu\|LessThan0~3 2 COMB LCCOMB_X21_Y15_N12 1 " "Info: 2: + IC(0.888 ns) + CELL(0.455 ns) = 1.343 ns; Loc. = LCCOMB_X21_Y15_N12; Fanout = 1; COMB Node = 'CLOCKDIV:Waktu\|LessThan0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.343 ns" { CLOCKDIV:Waktu|count[10] CLOCKDIV:Waktu|LessThan0~3 } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.512 ns) 2.168 ns CLOCKDIV:Waktu\|LessThan0~5 3 COMB LCCOMB_X21_Y15_N4 1 " "Info: 3: + IC(0.313 ns) + CELL(0.512 ns) = 2.168 ns; Loc. = LCCOMB_X21_Y15_N4; Fanout = 1; COMB Node = 'CLOCKDIV:Waktu\|LessThan0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { CLOCKDIV:Waktu|LessThan0~3 CLOCKDIV:Waktu|LessThan0~5 } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.322 ns) 2.790 ns CLOCKDIV:Waktu\|LessThan0~9 4 COMB LCCOMB_X21_Y15_N16 33 " "Info: 4: + IC(0.300 ns) + CELL(0.322 ns) = 2.790 ns; Loc. = LCCOMB_X21_Y15_N16; Fanout = 33; COMB Node = 'CLOCKDIV:Waktu\|LessThan0~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { CLOCKDIV:Waktu|LessThan0~5 CLOCKDIV:Waktu|LessThan0~9 } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.762 ns) + CELL(0.580 ns) 4.132 ns CLOCKDIV:Waktu\|count\[21\] 5 REG LCFF_X22_Y14_N11 3 " "Info: 5: + IC(0.762 ns) + CELL(0.580 ns) = 4.132 ns; Loc. = LCFF_X22_Y14_N11; Fanout = 3; REG Node = 'CLOCKDIV:Waktu\|count\[21\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { CLOCKDIV:Waktu|LessThan0~9 CLOCKDIV:Waktu|count[21] } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.869 ns ( 45.23 % ) " "Info: Total cell delay = 1.869 ns ( 45.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.263 ns ( 54.77 % ) " "Info: Total interconnect delay = 2.263 ns ( 54.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.132 ns" { CLOCKDIV:Waktu|count[10] CLOCKDIV:Waktu|LessThan0~3 CLOCKDIV:Waktu|LessThan0~5 CLOCKDIV:Waktu|LessThan0~9 CLOCKDIV:Waktu|count[21] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.132 ns" { CLOCKDIV:Waktu|count[10] {} CLOCKDIV:Waktu|LessThan0~3 {} CLOCKDIV:Waktu|LessThan0~5 {} CLOCKDIV:Waktu|LessThan0~9 {} CLOCKDIV:Waktu|count[21] {} } { 0.000ns 0.888ns 0.313ns 0.300ns 0.762ns } { 0.000ns 0.455ns 0.512ns 0.322ns 0.580ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.008 ns - Smallest " "Info: - Smallest clock skew is -0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock1 destination 2.910 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock1\" to destination register is 2.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns Clock1 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock1 } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.000 ns) 1.143 ns Clock1~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.127 ns) + CELL(0.000 ns) = 1.143 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'Clock1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.127 ns" { Clock1 Clock1~clkctrl } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.602 ns) 2.910 ns CLOCKDIV:Waktu\|count\[21\] 3 REG LCFF_X22_Y14_N11 3 " "Info: 3: + IC(1.165 ns) + CELL(0.602 ns) = 2.910 ns; Loc. = LCFF_X22_Y14_N11; Fanout = 3; REG Node = 'CLOCKDIV:Waktu\|count\[21\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.767 ns" { Clock1~clkctrl CLOCKDIV:Waktu|count[21] } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.618 ns ( 55.60 % ) " "Info: Total cell delay = 1.618 ns ( 55.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.292 ns ( 44.40 % ) " "Info: Total interconnect delay = 1.292 ns ( 44.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { Clock1 Clock1~clkctrl CLOCKDIV:Waktu|count[21] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { Clock1 {} Clock1~combout {} Clock1~clkctrl {} CLOCKDIV:Waktu|count[21] {} } { 0.000ns 0.000ns 0.127ns 1.165ns } { 0.000ns 1.016ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock1 source 2.918 ns - Longest register " "Info: - Longest clock path from clock \"Clock1\" to source register is 2.918 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns Clock1 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock1 } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.000 ns) 1.143 ns Clock1~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.127 ns) + CELL(0.000 ns) = 1.143 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'Clock1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.127 ns" { Clock1 Clock1~clkctrl } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.602 ns) 2.918 ns CLOCKDIV:Waktu\|count\[10\] 3 REG LCFF_X22_Y15_N21 3 " "Info: 3: + IC(1.173 ns) + CELL(0.602 ns) = 2.918 ns; Loc. = LCFF_X22_Y15_N21; Fanout = 3; REG Node = 'CLOCKDIV:Waktu\|count\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { Clock1~clkctrl CLOCKDIV:Waktu|count[10] } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.618 ns ( 55.45 % ) " "Info: Total cell delay = 1.618 ns ( 55.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 44.55 % ) " "Info: Total interconnect delay = 1.300 ns ( 44.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.918 ns" { Clock1 Clock1~clkctrl CLOCKDIV:Waktu|count[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.918 ns" { Clock1 {} Clock1~combout {} Clock1~clkctrl {} CLOCKDIV:Waktu|count[10] {} } { 0.000ns 0.000ns 0.127ns 1.173ns } { 0.000ns 1.016ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { Clock1 Clock1~clkctrl CLOCKDIV:Waktu|count[21] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { Clock1 {} Clock1~combout {} Clock1~clkctrl {} CLOCKDIV:Waktu|count[21] {} } { 0.000ns 0.000ns 0.127ns 1.165ns } { 0.000ns 1.016ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.918 ns" { Clock1 Clock1~clkctrl CLOCKDIV:Waktu|count[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.918 ns" { Clock1 {} Clock1~combout {} Clock1~clkctrl {} CLOCKDIV:Waktu|count[10] {} } { 0.000ns 0.000ns 0.127ns 1.173ns } { 0.000ns 1.016ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.132 ns" { CLOCKDIV:Waktu|count[10] CLOCKDIV:Waktu|LessThan0~3 CLOCKDIV:Waktu|LessThan0~5 CLOCKDIV:Waktu|LessThan0~9 CLOCKDIV:Waktu|count[21] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.132 ns" { CLOCKDIV:Waktu|count[10] {} CLOCKDIV:Waktu|LessThan0~3 {} CLOCKDIV:Waktu|LessThan0~5 {} CLOCKDIV:Waktu|LessThan0~9 {} CLOCKDIV:Waktu|count[21] {} } { 0.000ns 0.888ns 0.313ns 0.300ns 0.762ns } { 0.000ns 0.455ns 0.512ns 0.322ns 0.580ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { Clock1 Clock1~clkctrl CLOCKDIV:Waktu|count[21] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.910 ns" { Clock1 {} Clock1~combout {} Clock1~clkctrl {} CLOCKDIV:Waktu|count[21] {} } { 0.000ns 0.000ns 0.127ns 1.165ns } { 0.000ns 1.016ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.918 ns" { Clock1 Clock1~clkctrl CLOCKDIV:Waktu|count[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.918 ns" { Clock1 {} Clock1~combout {} Clock1~clkctrl {} CLOCKDIV:Waktu|count[10] {} } { 0.000ns 0.000ns 0.127ns 1.173ns } { 0.000ns 1.016ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Traffic:Lampu\|Counter\[3\] Day1 Clock1 0.829 ns register " "Info: tsu for register \"Traffic:Lampu\|Counter\[3\]\" (data pin = \"Day1\", clock pin = \"Clock1\") is 0.829 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.415 ns + Longest pin register " "Info: + Longest pin to register delay is 8.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns Day1 1 PIN PIN_V19 5 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_V19; Fanout = 5; PIN Node = 'Day1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Day1 } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.177 ns) + CELL(0.542 ns) 6.563 ns Traffic:Lampu\|Selector3~0 2 COMB LCCOMB_X78_Y2_N16 2 " "Info: 2: + IC(5.177 ns) + CELL(0.542 ns) = 6.563 ns; Loc. = LCCOMB_X78_Y2_N16; Fanout = 2; COMB Node = 'Traffic:Lampu\|Selector3~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.719 ns" { Day1 Traffic:Lampu|Selector3~0 } "NODE_NAME" } } { "Traffic.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Traffic.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.322 ns) 7.197 ns Traffic:Lampu\|Counter\[3\]~47 3 COMB LCCOMB_X78_Y2_N8 1 " "Info: 3: + IC(0.312 ns) + CELL(0.322 ns) = 7.197 ns; Loc. = LCCOMB_X78_Y2_N8; Fanout = 1; COMB Node = 'Traffic:Lampu\|Counter\[3\]~47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { Traffic:Lampu|Selector3~0 Traffic:Lampu|Counter[3]~47 } "NODE_NAME" } } { "Traffic.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Traffic.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.322 ns) 7.816 ns Traffic:Lampu\|Counter\[3\]~48 4 COMB LCCOMB_X78_Y2_N12 4 " "Info: 4: + IC(0.297 ns) + CELL(0.322 ns) = 7.816 ns; Loc. = LCCOMB_X78_Y2_N12; Fanout = 4; COMB Node = 'Traffic:Lampu\|Counter\[3\]~48'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.619 ns" { Traffic:Lampu|Counter[3]~47 Traffic:Lampu|Counter[3]~48 } "NODE_NAME" } } { "Traffic.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Traffic.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.177 ns) 8.319 ns Traffic:Lampu\|Selector6~0 5 COMB LCCOMB_X78_Y2_N24 1 " "Info: 5: + IC(0.326 ns) + CELL(0.177 ns) = 8.319 ns; Loc. = LCCOMB_X78_Y2_N24; Fanout = 1; COMB Node = 'Traffic:Lampu\|Selector6~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.503 ns" { Traffic:Lampu|Counter[3]~48 Traffic:Lampu|Selector6~0 } "NODE_NAME" } } { "Traffic.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Traffic.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.415 ns Traffic:Lampu\|Counter\[3\] 6 REG LCFF_X78_Y2_N25 8 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 8.415 ns; Loc. = LCFF_X78_Y2_N25; Fanout = 8; REG Node = 'Traffic:Lampu\|Counter\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Traffic:Lampu|Selector6~0 Traffic:Lampu|Counter[3] } "NODE_NAME" } } { "Traffic.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Traffic.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 27.37 % ) " "Info: Total cell delay = 2.303 ns ( 27.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.112 ns ( 72.63 % ) " "Info: Total interconnect delay = 6.112 ns ( 72.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.415 ns" { Day1 Traffic:Lampu|Selector3~0 Traffic:Lampu|Counter[3]~47 Traffic:Lampu|Counter[3]~48 Traffic:Lampu|Selector6~0 Traffic:Lampu|Counter[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.415 ns" { Day1 {} Day1~combout {} Traffic:Lampu|Selector3~0 {} Traffic:Lampu|Counter[3]~47 {} Traffic:Lampu|Counter[3]~48 {} Traffic:Lampu|Selector6~0 {} Traffic:Lampu|Counter[3] {} } { 0.000ns 0.000ns 5.177ns 0.312ns 0.297ns 0.326ns 0.000ns } { 0.000ns 0.844ns 0.542ns 0.322ns 0.322ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Traffic.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Traffic.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock1 destination 7.548 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock1\" to destination register is 7.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns Clock1 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock1 } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.591 ns) + CELL(0.879 ns) 3.486 ns CLOCKDIV:Waktu\|DIVOUT 2 REG LCFF_X21_Y15_N7 2 " "Info: 2: + IC(1.591 ns) + CELL(0.879 ns) = 3.486 ns; Loc. = LCFF_X21_Y15_N7; Fanout = 2; REG Node = 'CLOCKDIV:Waktu\|DIVOUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.230 ns) + CELL(0.000 ns) 5.716 ns CLOCKDIV:Waktu\|DIVOUT~clkctrl 3 COMB CLKCTRL_G2 16 " "Info: 3: + IC(2.230 ns) + CELL(0.000 ns) = 5.716 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'CLOCKDIV:Waktu\|DIVOUT~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.602 ns) 7.548 ns Traffic:Lampu\|Counter\[3\] 4 REG LCFF_X78_Y2_N25 8 " "Info: 4: + IC(1.230 ns) + CELL(0.602 ns) = 7.548 ns; Loc. = LCFF_X78_Y2_N25; Fanout = 8; REG Node = 'Traffic:Lampu\|Counter\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { CLOCKDIV:Waktu|DIVOUT~clkctrl Traffic:Lampu|Counter[3] } "NODE_NAME" } } { "Traffic.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Traffic.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.497 ns ( 33.08 % ) " "Info: Total cell delay = 2.497 ns ( 33.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.051 ns ( 66.92 % ) " "Info: Total interconnect delay = 5.051 ns ( 66.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.548 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl Traffic:Lampu|Counter[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.548 ns" { Clock1 {} Clock1~combout {} CLOCKDIV:Waktu|DIVOUT {} CLOCKDIV:Waktu|DIVOUT~clkctrl {} Traffic:Lampu|Counter[3] {} } { 0.000ns 0.000ns 1.591ns 2.230ns 1.230ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.415 ns" { Day1 Traffic:Lampu|Selector3~0 Traffic:Lampu|Counter[3]~47 Traffic:Lampu|Counter[3]~48 Traffic:Lampu|Selector6~0 Traffic:Lampu|Counter[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.415 ns" { Day1 {} Day1~combout {} Traffic:Lampu|Selector3~0 {} Traffic:Lampu|Counter[3]~47 {} Traffic:Lampu|Counter[3]~48 {} Traffic:Lampu|Selector6~0 {} Traffic:Lampu|Counter[3] {} } { 0.000ns 0.000ns 5.177ns 0.312ns 0.297ns 0.326ns 0.000ns } { 0.000ns 0.844ns 0.542ns 0.322ns 0.322ns 0.177ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.548 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl Traffic:Lampu|Counter[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.548 ns" { Clock1 {} Clock1~combout {} CLOCKDIV:Waktu|DIVOUT {} CLOCKDIV:Waktu|DIVOUT~clkctrl {} Traffic:Lampu|Counter[3] {} } { 0.000ns 0.000ns 1.591ns 2.230ns 1.230ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock1 K_BT1 Traffic:Lampu\|K_BT 11.598 ns register " "Info: tco from clock \"Clock1\" to destination pin \"K_BT1\" through register \"Traffic:Lampu\|K_BT\" is 11.598 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock1 source 7.548 ns + Longest register " "Info: + Longest clock path from clock \"Clock1\" to source register is 7.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns Clock1 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock1 } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.591 ns) + CELL(0.879 ns) 3.486 ns CLOCKDIV:Waktu\|DIVOUT 2 REG LCFF_X21_Y15_N7 2 " "Info: 2: + IC(1.591 ns) + CELL(0.879 ns) = 3.486 ns; Loc. = LCFF_X21_Y15_N7; Fanout = 2; REG Node = 'CLOCKDIV:Waktu\|DIVOUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.230 ns) + CELL(0.000 ns) 5.716 ns CLOCKDIV:Waktu\|DIVOUT~clkctrl 3 COMB CLKCTRL_G2 16 " "Info: 3: + IC(2.230 ns) + CELL(0.000 ns) = 5.716 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'CLOCKDIV:Waktu\|DIVOUT~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.602 ns) 7.548 ns Traffic:Lampu\|K_BT 4 REG LCFF_X79_Y2_N25 1 " "Info: 4: + IC(1.230 ns) + CELL(0.602 ns) = 7.548 ns; Loc. = LCFF_X79_Y2_N25; Fanout = 1; REG Node = 'Traffic:Lampu\|K_BT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { CLOCKDIV:Waktu|DIVOUT~clkctrl Traffic:Lampu|K_BT } "NODE_NAME" } } { "Traffic.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Traffic.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.497 ns ( 33.08 % ) " "Info: Total cell delay = 2.497 ns ( 33.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.051 ns ( 66.92 % ) " "Info: Total interconnect delay = 5.051 ns ( 66.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.548 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl Traffic:Lampu|K_BT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.548 ns" { Clock1 {} Clock1~combout {} CLOCKDIV:Waktu|DIVOUT {} CLOCKDIV:Waktu|DIVOUT~clkctrl {} Traffic:Lampu|K_BT {} } { 0.000ns 0.000ns 1.591ns 2.230ns 1.230ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Traffic.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Traffic.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.773 ns + Longest register pin " "Info: + Longest register to pin delay is 3.773 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Traffic:Lampu\|K_BT 1 REG LCFF_X79_Y2_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X79_Y2_N25; Fanout = 1; REG Node = 'Traffic:Lampu\|K_BT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Traffic:Lampu|K_BT } "NODE_NAME" } } { "Traffic.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Traffic.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(3.006 ns) 3.773 ns K_BT1 2 PIN PIN_AB20 0 " "Info: 2: + IC(0.767 ns) + CELL(3.006 ns) = 3.773 ns; Loc. = PIN_AB20; Fanout = 0; PIN Node = 'K_BT1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.773 ns" { Traffic:Lampu|K_BT K_BT1 } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.006 ns ( 79.67 % ) " "Info: Total cell delay = 3.006 ns ( 79.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.767 ns ( 20.33 % ) " "Info: Total interconnect delay = 0.767 ns ( 20.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.773 ns" { Traffic:Lampu|K_BT K_BT1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.773 ns" { Traffic:Lampu|K_BT {} K_BT1 {} } { 0.000ns 0.767ns } { 0.000ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.548 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl Traffic:Lampu|K_BT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.548 ns" { Clock1 {} Clock1~combout {} CLOCKDIV:Waktu|DIVOUT {} CLOCKDIV:Waktu|DIVOUT~clkctrl {} Traffic:Lampu|K_BT {} } { 0.000ns 0.000ns 1.591ns 2.230ns 1.230ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.773 ns" { Traffic:Lampu|K_BT K_BT1 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.773 ns" { Traffic:Lampu|K_BT {} K_BT1 {} } { 0.000ns 0.767ns } { 0.000ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Traffic:Lampu\|H_BT Reset1 Clock1 2.748 ns register " "Info: th for register \"Traffic:Lampu\|H_BT\" (data pin = \"Reset1\", clock pin = \"Clock1\") is 2.748 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock1 destination 7.548 ns + Longest register " "Info: + Longest clock path from clock \"Clock1\" to destination register is 7.548 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns Clock1 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'Clock1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock1 } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.591 ns) + CELL(0.879 ns) 3.486 ns CLOCKDIV:Waktu\|DIVOUT 2 REG LCFF_X21_Y15_N7 2 " "Info: 2: + IC(1.591 ns) + CELL(0.879 ns) = 3.486 ns; Loc. = LCFF_X21_Y15_N7; Fanout = 2; REG Node = 'CLOCKDIV:Waktu\|DIVOUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.470 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.230 ns) + CELL(0.000 ns) 5.716 ns CLOCKDIV:Waktu\|DIVOUT~clkctrl 3 COMB CLKCTRL_G2 16 " "Info: 3: + IC(2.230 ns) + CELL(0.000 ns) = 5.716 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'CLOCKDIV:Waktu\|DIVOUT~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.230 ns" { CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl } "NODE_NAME" } } { "Clockdiv.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Clockdiv.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.602 ns) 7.548 ns Traffic:Lampu\|H_BT 4 REG LCFF_X77_Y2_N1 1 " "Info: 4: + IC(1.230 ns) + CELL(0.602 ns) = 7.548 ns; Loc. = LCFF_X77_Y2_N1; Fanout = 1; REG Node = 'Traffic:Lampu\|H_BT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.832 ns" { CLOCKDIV:Waktu|DIVOUT~clkctrl Traffic:Lampu|H_BT } "NODE_NAME" } } { "Traffic.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Traffic.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.497 ns ( 33.08 % ) " "Info: Total cell delay = 2.497 ns ( 33.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.051 ns ( 66.92 % ) " "Info: Total interconnect delay = 5.051 ns ( 66.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.548 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl Traffic:Lampu|H_BT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.548 ns" { Clock1 {} Clock1~combout {} CLOCKDIV:Waktu|DIVOUT {} CLOCKDIV:Waktu|DIVOUT~clkctrl {} Traffic:Lampu|H_BT {} } { 0.000ns 0.000ns 1.591ns 2.230ns 1.230ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "Traffic.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Traffic.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.086 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.016 ns) 1.016 ns Reset1 1 PIN PIN_M2 7 " "Info: 1: + IC(0.000 ns) + CELL(1.016 ns) = 1.016 ns; Loc. = PIN_M2; Fanout = 7; PIN Node = 'Reset1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset1 } "NODE_NAME" } } { "topleveltubes.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/topleveltubes.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.312 ns) + CELL(0.758 ns) 5.086 ns Traffic:Lampu\|H_BT 2 REG LCFF_X77_Y2_N1 1 " "Info: 2: + IC(3.312 ns) + CELL(0.758 ns) = 5.086 ns; Loc. = LCFF_X77_Y2_N1; Fanout = 1; REG Node = 'Traffic:Lampu\|H_BT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.070 ns" { Reset1 Traffic:Lampu|H_BT } "NODE_NAME" } } { "Traffic.vhd" "" { Text "C:/Users/DAVID/Documents/REPO/vhdl/SistemDigital_VHDL/Traffic.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.774 ns ( 34.88 % ) " "Info: Total cell delay = 1.774 ns ( 34.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.312 ns ( 65.12 % ) " "Info: Total interconnect delay = 3.312 ns ( 65.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.086 ns" { Reset1 Traffic:Lampu|H_BT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.086 ns" { Reset1 {} Reset1~combout {} Traffic:Lampu|H_BT {} } { 0.000ns 0.000ns 3.312ns } { 0.000ns 1.016ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.548 ns" { Clock1 CLOCKDIV:Waktu|DIVOUT CLOCKDIV:Waktu|DIVOUT~clkctrl Traffic:Lampu|H_BT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.548 ns" { Clock1 {} Clock1~combout {} CLOCKDIV:Waktu|DIVOUT {} CLOCKDIV:Waktu|DIVOUT~clkctrl {} Traffic:Lampu|H_BT {} } { 0.000ns 0.000ns 1.591ns 2.230ns 1.230ns } { 0.000ns 1.016ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.086 ns" { Reset1 Traffic:Lampu|H_BT } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.086 ns" { Reset1 {} Reset1~combout {} Traffic:Lampu|H_BT {} } { 0.000ns 0.000ns 3.312ns } { 0.000ns 1.016ns 0.758ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 20:00:39 2019 " "Info: Processing ended: Sun Nov 17 20:00:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
