<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>O5E: eDMA_OPS.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.3 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    </ul>
  </div>
<h1>eDMA_OPS.c</h1><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/******************************************************************************************/</span>
<a name="l00002"></a>00002 <span class="comment">/* FILE NAME: eDMA_OPS.c                                                                  */</span>
<a name="l00003"></a>00003 <span class="comment">/* DESCRIPTION:                                                                           */</span>
<a name="l00004"></a>00004 <span class="comment">/* This file contains functions for the MPC5554 to Initialize the eDMA Engine             */</span>
<a name="l00005"></a>00005 <span class="comment">/*                                                                                        */</span>
<a name="l00006"></a>00006 <span class="comment">/*========================================================================================*/</span>
<a name="l00007"></a>00007 <span class="comment">/* REV      AUTHOR         DATE          DESCRIPTION OF CHANGE                            */</span>
<a name="l00008"></a>00008 <span class="comment">/* ---      -----------    ----------    ---------------------                            */</span>
<a name="l00009"></a>00009 <span class="comment">/* 4.1      J. Zeeff       17/Oct/11     Removed all eSCI code                                            */</span>
<a name="l00010"></a>00010 <span class="comment">/* 4.0      J. Zeeff       10/Oct/11     Add serial read/write routines (untested)        */</span>
<a name="l00011"></a>00011 <span class="comment">/* 3.0      P. Schlein     22/Sep/11     Add Queues for eSCI_A and B                      */</span>
<a name="l00012"></a>00012 <span class="comment">/* 2.0      P. Schlein     26/Aug/11     Add Second Queue                                 */</span>
<a name="l00013"></a>00013 <span class="comment">/* 1.0      P. Schlein     28/July/10    Initial version                                  */</span>
<a name="l00014"></a>00014 <span class="comment">/******************************************************************************************/</span>
<a name="l00015"></a>00015 
<a name="l00016"></a>00016 <span class="preprocessor">#include &quot;config.h&quot;</span>
<a name="l00017"></a>00017 <span class="preprocessor">#include &quot;cpu.h&quot;</span>
<a name="l00018"></a>00018 <span class="preprocessor">#include &quot;eDMA_OPS.h&quot;</span>
<a name="l00019"></a>00019 <span class="preprocessor">#include &quot;main.h&quot;</span>
<a name="l00020"></a>00020 <span class="preprocessor">#include &quot;string.h&quot;</span>
<a name="l00021"></a>00021 
<a name="l00022"></a>00022 <span class="comment">/******************************************************************************************/</span>
<a name="l00023"></a>00023 <span class="comment">/*                      Global Declarations                                               */</span>
<a name="l00024"></a>00024 <span class="comment">/******************************************************************************************/</span>
<a name="l00025"></a>00025 <span class="keyword">extern</span> vuint32_t ADC_CmdQ0[], ADC_CmdQ1[];      <span class="comment">//Implicitly Defined in eQADC_OPS.c</span>
<a name="l00026"></a>00026 <span class="keyword">extern</span> vuint16_t ADC_RsltQ0[], ADC_RsltQ1[];    <span class="comment">// Incudes Timestamps with Each Data Point</span>
<a name="l00027"></a>00027 
<a name="l00028"></a>00028 <span class="preprocessor">#include &quot;eSCI_OPS.h&quot;</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="comment">/******************************************************************************************/</span>
<a name="l00031"></a>00031 <span class="comment">/*                       C Code Functions                                                 */</span>
<a name="l00032"></a>00032 <span class="comment">/******************************************************************************************/</span>
<a name="l00033"></a>00033 
<a name="l00034"></a>00034 <span class="comment">/******************************************************************************************/</span>
<a name="l00035"></a>00035 <span class="comment">/* FUNCTION     :  init_eDMA                                                              */</span>
<a name="l00036"></a>00036 <span class="comment">/* PURPOSE      :   Initialize the eDMA engine for eQADC_OPS and eSCI_OPS                 */</span>
<a name="l00037"></a>00037 <span class="comment">/*                    Note:  Major Reference,  &#39;MPC5554 Revealed&#39;, pg 194-196             */</span>
<a name="l00038"></a>00038 <span class="comment">/* INPUT NOTES  :                                                                         */</span>
<a name="l00039"></a>00039 <span class="comment">/* RETURN NOTES :                                                                         */</span>
<a name="l00040"></a>00040 <span class="comment">/* WARNING      : eDMA Channel 0, 2, 4, 6, 8, 10 Assigned to eQADC CFIFO 0-5 and          */</span>
<a name="l00041"></a>00041 <span class="comment">/*                eDMA Channel 1, 3, 5, 7, 9, 11 Assigned to eQADC RFIFO 0-5              */</span>
<a name="l00042"></a>00042 <span class="comment">/******************************************************************************************/</span>
<a name="l00043"></a>00043 <span class="keywordtype">void</span> init_eDMA(<span class="keywordtype">void</span>)
<a name="l00044"></a>00044 {
<a name="l00045"></a>00045 
<a name="l00046"></a>00046 <span class="comment">/*  eQADC Configuration                                                                   */</span>
<a name="l00047"></a>00047         <span class="comment">/* Define Locations for eQADC POP and PUSH registers-Base Address=FFF8-0000               */</span>
<a name="l00048"></a>00048         <span class="comment">/* see RM 19.3.1, 9-12, pg 742                                                            */</span>
<a name="l00049"></a>00049         uint32_t CFIFO0_PUSH = 0xFFF80010, CFIFO1_PUSH = 0xFFF80014;    <span class="comment">// PUSH Reg-32 Bits     </span>
<a name="l00050"></a>00050         uint32_t RFIFO0_POP = 0xFFF80032, RFIFO1_POP = 0xFFF80036;      <span class="comment">// POP Reg-Lower 16 Bits</span>
<a name="l00051"></a>00051         uint32_t CFIFO18_PUSH = 0xFFF80010, CFIFO34_PUSH = 0xFFF80014;  <span class="comment">// PUSH Reg-32 Bits     </span>
<a name="l00052"></a>00052         uint32_t RFIFO19_POP = 0xFFF80032, RFIFO35_POP = 0xFFF80036;    <span class="comment">// POP Reg-Lower 16 Bits</span>
<a name="l00053"></a>00053 
<a name="l00054"></a>00054         <span class="comment">/*  eDMA Configuration Register -see RM 9.3.1.1, 9-9, pg 321;  &#39;Revealed&#39;, pg 194         */</span>
<a name="l00055"></a>00055         EDMA.CR.R = 0x0000E400; <span class="comment">// Group Arbitration is Fixed Priority</span>
<a name="l00056"></a>00056         <span class="comment">// Channel Arbitration is Fixed Priority</span>
<a name="l00057"></a>00057         <span class="comment">// Group 3 Priority is 3</span>
<a name="l00058"></a>00058         <span class="comment">// Group 2 Priority is 2 </span>
<a name="l00059"></a>00059         <span class="comment">// Group 1 Priority is 1 </span>
<a name="l00060"></a>00060         <span class="comment">// Group 0 Priority is 0 </span>
<a name="l00061"></a>00061         <span class="comment">// Debug is disabled  </span>
<a name="l00062"></a>00062 
<a name="l00063"></a>00063         <span class="comment">/*  eDMA Enable Request Registers-see RM 9.3.1.4, 9-12, pg 324                            */</span>
<a name="l00064"></a>00064 <span class="preprocessor">        #ifdef MPC5554</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span>        EDMA.ERQRH.R = 0x00000000;      <span class="comment">// High channels-32-63: Disabled</span>
<a name="l00066"></a>00066 <span class="preprocessor">        #endif</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span>        EDMA.ERQRL.R = 0x00000000;      <span class="comment">// Low channels-0-3: Disabled</span>
<a name="l00068"></a>00068 
<a name="l00069"></a>00069         <span class="comment">/*  eDMA Enable Error Interrupt Request Registers-see RM 9.3.1.3, 9-14, pg 326            */</span>
<a name="l00070"></a>00070 <span class="preprocessor">        #ifdef MPC5554</span>
<a name="l00071"></a>00071 <span class="preprocessor"></span>        EDMA.EEIRH.R = 0x00000000;      <span class="comment">// High channels-32-63</span>
<a name="l00072"></a>00072 <span class="preprocessor">        #endif</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span>        EDMA.EEIRL.R = 0x00000000;      <span class="comment">// Low channels-0-31</span>
<a name="l00074"></a>00074 
<a name="l00075"></a>00075         <span class="comment">/* Transfer Control Descriptor for CFIFO 00 - CH0-see RM 9.3.1.16, 9-23, pg 335          */</span>
<a name="l00076"></a>00076         EDMA.TCD[0].SADDR = (vuint32_t) &amp; ADC_CmdQ0;    <span class="comment">//Start Address</span>
<a name="l00077"></a>00077         EDMA.TCD[0].DADDR = CFIFO0_PUSH;        <span class="comment">//Destination Address</span>
<a name="l00078"></a>00078         EDMA.TCD[0].SMOD = 0x00;        <span class="comment">//Source Address Modulo</span>
<a name="l00079"></a>00079         EDMA.TCD[0].DMOD = 0x00;        <span class="comment">//Destination Address Modulo</span>
<a name="l00080"></a>00080         EDMA.TCD[0].DSIZE = 0x02;       <span class="comment">//Destination Transfer Size:32 bits</span>
<a name="l00081"></a>00081         EDMA.TCD[0].SSIZE = 0x02;       <span class="comment">//Source Transfer Size:32 bits</span>
<a name="l00082"></a>00082         EDMA.TCD[0].SOFF = 0x4; <span class="comment">//Signed Source Address Offset</span>
<a name="l00083"></a>00083         EDMA.TCD[0].NBYTES = 0x00000004;        <span class="comment">//Inner &#39;Minor&#39; Byte Count</span>
<a name="l00084"></a>00084         EDMA.TCD[0].SLAST = 0xFFFFFFF0; <span class="comment">//Signed Source Address Adjust Bac to Start</span>
<a name="l00085"></a>00085         EDMA.TCD[0].DOFF = 0x0; <span class="comment">//Signed Destination Address Offset</span>
<a name="l00086"></a>00086         EDMA.TCD[0].DLAST_SGA = 0x0;    <span class="comment">//Signed Destination Address Adjust</span>
<a name="l00087"></a>00087         EDMA.TCD[0].BITERE_LINK = 0;    <span class="comment">// Linking Not Used</span>
<a name="l00088"></a>00088         EDMA.TCD[0].BITER = 0x0004;     <span class="comment">//Beginning &#39;Major&#39; Iteration Count</span>
<a name="l00089"></a>00089         EDMA.TCD[0].CITERE_LINK = 0;    <span class="comment">// Linking Not Used</span>
<a name="l00090"></a>00090         EDMA.TCD[0].CITER = 0x0004;     <span class="comment">//Current &#39;Major&#39; Iteration Count</span>
<a name="l00091"></a>00091         EDMA.TCD[0].BWC = 0x10; <span class="comment">//Bandwidth control:  No DMA Stalls</span>
<a name="l00092"></a>00092         EDMA.TCD[0].MAJORLINKCH = 0x00; <span class="comment">//Major Channel Number</span>
<a name="l00093"></a>00093         EDMA.TCD[0].MAJORE_LINK = 0x0;  <span class="comment">//Major Channel Link:  Disabled</span>
<a name="l00094"></a>00094         EDMA.TCD[0].DONE = 0x00;        <span class="comment">//Channel Done</span>
<a name="l00095"></a>00095         EDMA.TCD[0].ACTIVE = 0x00;      <span class="comment">//Channel Active</span>
<a name="l00096"></a>00096         EDMA.TCD[0].E_SG = 0x0; <span class="comment">//Enable Scatter/Gather:  Disabled</span>
<a name="l00097"></a>00097         EDMA.TCD[0].D_REQ = 0x0;        <span class="comment">//Disables DMA Channel When Done</span>
<a name="l00098"></a>00098         EDMA.TCD[0].INT_HALF = 0x0;     <span class="comment">//Interrupt on Minor Loop Count:  Disabled</span>
<a name="l00099"></a>00099         EDMA.TCD[0].INT_MAJ = 0x0;      <span class="comment">//Interrupt on Major Loop Count Completion</span>
<a name="l00100"></a>00100         EDMA.TCD[0].START = 0x00;       <span class="comment">//Explicit Channel Start Bit</span>
<a name="l00101"></a>00101 
<a name="l00102"></a>00102         <span class="comment">/* Transfer Control Descriptor for RFIFO 00 - CH1-see RM 9.3.1.16, 9-23, pg 335          */</span>
<a name="l00103"></a>00103         EDMA.TCD[1].SADDR = RFIFO0_POP; <span class="comment">//Start Address</span>
<a name="l00104"></a>00104         EDMA.TCD[1].DADDR = (vuint32_t) &amp; ADC_RsltQ0;   <span class="comment">//Destination Address</span>
<a name="l00105"></a>00105         EDMA.TCD[1].SMOD = 0x00;        <span class="comment">//Source Address Modulo</span>
<a name="l00106"></a>00106         EDMA.TCD[1].DMOD = 0x00;        <span class="comment">//Destination Address Modulo</span>
<a name="l00107"></a>00107         EDMA.TCD[1].DSIZE = 0x01;       <span class="comment">//Destination Transfer Size:16 bits</span>
<a name="l00108"></a>00108         EDMA.TCD[1].SSIZE = 0x01;       <span class="comment">//Source Transfer Size:16 bits</span>
<a name="l00109"></a>00109         EDMA.TCD[1].SOFF = 0x0; <span class="comment">//Signed Source Address Offset</span>
<a name="l00110"></a>00110         EDMA.TCD[1].NBYTES = 0x00000002;        <span class="comment">//Inner &#39;Minor&#39; Byte Count</span>
<a name="l00111"></a>00111         EDMA.TCD[1].SLAST = 0x0;        <span class="comment">//Signed Source Address Adjust</span>
<a name="l00112"></a>00112         EDMA.TCD[1].DOFF = 0x2; <span class="comment">//Signed Destination Address Offset</span>
<a name="l00113"></a>00113         EDMA.TCD[1].DLAST_SGA = 0xFFFFFFF0;     <span class="comment">//Signed Dest Address Adjust Back to Start</span>
<a name="l00114"></a>00114         EDMA.TCD[1].BITERE_LINK = 0;    <span class="comment">// Linking Not Used</span>
<a name="l00115"></a>00115         EDMA.TCD[1].BITER = 0x0008;     <span class="comment">//Beginning &#39;Major&#39; Iteration Count</span>
<a name="l00116"></a>00116         EDMA.TCD[1].CITERE_LINK = 0;    <span class="comment">// Linking Not Used</span>
<a name="l00117"></a>00117         EDMA.TCD[1].CITER = 0x0008;     <span class="comment">//Current &#39;Major&#39; Iteration Count:  Disabled</span>
<a name="l00118"></a>00118         EDMA.TCD[1].BWC = 0x10; <span class="comment">//Bandwidth control:  No DMA Stalls</span>
<a name="l00119"></a>00119         EDMA.TCD[1].MAJORLINKCH = 0x00; <span class="comment">//Major Channel Number</span>
<a name="l00120"></a>00120         EDMA.TCD[1].MAJORE_LINK = 0x0;  <span class="comment">//Major Channel Link:  Disabled</span>
<a name="l00121"></a>00121         EDMA.TCD[1].DONE = 0x00;        <span class="comment">//Channel Done</span>
<a name="l00122"></a>00122         EDMA.TCD[1].ACTIVE = 0x00;      <span class="comment">//Channel Active</span>
<a name="l00123"></a>00123         EDMA.TCD[1].E_SG = 0x0; <span class="comment">//Enable Scatter/Gather:  Disabled</span>
<a name="l00124"></a>00124         EDMA.TCD[1].D_REQ = 0x0;        <span class="comment">//Disables DMA Channel When Done</span>
<a name="l00125"></a>00125         EDMA.TCD[1].INT_HALF = 0x0;     <span class="comment">//Interrupt on Minor Loop Count:  Disabled</span>
<a name="l00126"></a>00126         EDMA.TCD[1].INT_MAJ = 0x0;      <span class="comment">//Interrupt on Major Loop Count Completion</span>
<a name="l00127"></a>00127         EDMA.TCD[1].START = 0x00;       <span class="comment">//Explicit Channel Start Bit</span>
<a name="l00128"></a>00128 
<a name="l00129"></a>00129 <span class="comment">/******************************************************************************************/</span>
<a name="l00130"></a>00130 
<a name="l00131"></a>00131         <span class="comment">/* Transfer Control Descriptor for CFIFO 01 - CH2-see RM 9.3.1.16, 9-23, pg 335           */</span>
<a name="l00132"></a>00132         EDMA.TCD[2].SADDR = (vuint32_t) &amp; ADC_CmdQ1;    <span class="comment">//Start Address</span>
<a name="l00133"></a>00133         EDMA.TCD[2].DADDR = CFIFO1_PUSH;        <span class="comment">//Destination Address</span>
<a name="l00134"></a>00134         EDMA.TCD[2].SMOD = 0x00;        <span class="comment">//Source Address Modulo</span>
<a name="l00135"></a>00135         EDMA.TCD[2].DMOD = 0x00;        <span class="comment">//Destination Address Modulo</span>
<a name="l00136"></a>00136         EDMA.TCD[2].DSIZE = 0x02;       <span class="comment">//Destination Transfer Size:32 bits</span>
<a name="l00137"></a>00137         EDMA.TCD[2].SSIZE = 0x02;       <span class="comment">//Source Transfer Size:32 bits</span>
<a name="l00138"></a>00138         EDMA.TCD[2].SOFF = 0x4; <span class="comment">//Signed Source Address Offset</span>
<a name="l00139"></a>00139         EDMA.TCD[2].NBYTES = 0x00000004;        <span class="comment">//Inner &#39;Minor&#39; Byte Count</span>
<a name="l00140"></a>00140         EDMA.TCD[2].SLAST = 0xFFFFFFF0; <span class="comment">//Signed Source Address Adjust Bac to Start</span>
<a name="l00141"></a>00141         EDMA.TCD[2].DOFF = 0x0; <span class="comment">//Signed Destination Address Offset</span>
<a name="l00142"></a>00142         EDMA.TCD[2].DLAST_SGA = 0x0;    <span class="comment">//Signed Destination Address Adjust</span>
<a name="l00143"></a>00143         EDMA.TCD[2].BITERE_LINK = 0;    <span class="comment">//Linking Not Used</span>
<a name="l00144"></a>00144         EDMA.TCD[2].BITER = 0x0004;     <span class="comment">//Beginning &#39;Major&#39; Iteration Count</span>
<a name="l00145"></a>00145         EDMA.TCD[2].CITERE_LINK = 0;    <span class="comment">//Linking Not Used</span>
<a name="l00146"></a>00146         EDMA.TCD[2].CITER = 0x0004;     <span class="comment">//Current &#39;Major&#39; Iteration Count</span>
<a name="l00147"></a>00147         EDMA.TCD[2].BWC = 0x10; <span class="comment">//Bandwidth control:  No DMA Stalls</span>
<a name="l00148"></a>00148         EDMA.TCD[2].MAJORLINKCH = 0x00; <span class="comment">//Major Channel Number</span>
<a name="l00149"></a>00149         EDMA.TCD[2].MAJORE_LINK = 0x0;  <span class="comment">//Major Channel Link:  Disabled</span>
<a name="l00150"></a>00150         EDMA.TCD[2].DONE = 0x00;        <span class="comment">//Channel Done</span>
<a name="l00151"></a>00151         EDMA.TCD[2].ACTIVE = 0x00;      <span class="comment">//Channel Active</span>
<a name="l00152"></a>00152         EDMA.TCD[2].E_SG = 0x0; <span class="comment">//Enable Scatter/Gather:  Disabled</span>
<a name="l00153"></a>00153         EDMA.TCD[2].D_REQ = 0x0;        <span class="comment">//Disables DMA Channel When Done</span>
<a name="l00154"></a>00154         EDMA.TCD[2].INT_HALF = 0x0;     <span class="comment">//Interrupt on Minor Loop Count:  Disabled</span>
<a name="l00155"></a>00155         EDMA.TCD[2].INT_MAJ = 0x0;      <span class="comment">//Interrupt on Major Loop Count Completion</span>
<a name="l00156"></a>00156         EDMA.TCD[2].START = 0x00;       <span class="comment">//Explicit Channel Start Bit  </span>
<a name="l00157"></a>00157 
<a name="l00158"></a>00158         <span class="comment">/* Transfer Control Descriptor for RFIFO 01 - CH3-see RM 9.3.1.16, 9-23, pg 335          */</span>
<a name="l00159"></a>00159         EDMA.TCD[3].SADDR = RFIFO1_POP; <span class="comment">//Start Address</span>
<a name="l00160"></a>00160         EDMA.TCD[3].DADDR = (vuint32_t) &amp; ADC_RsltQ1;   <span class="comment">//Destination Address</span>
<a name="l00161"></a>00161         EDMA.TCD[3].SMOD = 0x00;        <span class="comment">//Source Address Modulo</span>
<a name="l00162"></a>00162         EDMA.TCD[3].DMOD = 0x00;        <span class="comment">//Destination Address Modulo</span>
<a name="l00163"></a>00163         EDMA.TCD[3].DSIZE = 0x01;       <span class="comment">//Destination Transfer Size:16 bits</span>
<a name="l00164"></a>00164         EDMA.TCD[3].SSIZE = 0x01;       <span class="comment">//Source Transfer Size:16 bits</span>
<a name="l00165"></a>00165         EDMA.TCD[3].SOFF = 0x0; <span class="comment">//Signed Source Address Offset</span>
<a name="l00166"></a>00166         EDMA.TCD[3].NBYTES = 0x00000002;        <span class="comment">//Inner &#39;Minor&#39; Byte Count</span>
<a name="l00167"></a>00167         EDMA.TCD[3].SLAST = 0x0;        <span class="comment">//Signed Source Address Adjust</span>
<a name="l00168"></a>00168         EDMA.TCD[3].DOFF = 0x2; <span class="comment">//Signed Destination Address Offset</span>
<a name="l00169"></a>00169         EDMA.TCD[3].DLAST_SGA = 0xFFFFFFF8;     <span class="comment">//Signed Dest Address Adjust Back to Start</span>
<a name="l00170"></a>00170         EDMA.TCD[3].BITERE_LINK = 0;    <span class="comment">//Linking Not Used</span>
<a name="l00171"></a>00171         EDMA.TCD[3].BITER = 0x0004;     <span class="comment">//Beginning &#39;Major&#39; Iteration Count</span>
<a name="l00172"></a>00172         EDMA.TCD[3].CITERE_LINK = 0;    <span class="comment">//Linking Not Used</span>
<a name="l00173"></a>00173         EDMA.TCD[3].CITER = 0x0004;     <span class="comment">//Current &#39;Major&#39; Iteration Count:  Disabled</span>
<a name="l00174"></a>00174         EDMA.TCD[3].BWC = 0x10; <span class="comment">//Bandwidth control:  No DMA Stalls</span>
<a name="l00175"></a>00175         EDMA.TCD[3].MAJORLINKCH = 0x00; <span class="comment">//Major Channel Number</span>
<a name="l00176"></a>00176         EDMA.TCD[3].MAJORE_LINK = 0x0;  <span class="comment">//Major Channel Link:  Disabled</span>
<a name="l00177"></a>00177         EDMA.TCD[3].DONE = 0x00;        <span class="comment">//Channel Done</span>
<a name="l00178"></a>00178         EDMA.TCD[3].ACTIVE = 0x00;      <span class="comment">//Channel Active</span>
<a name="l00179"></a>00179         EDMA.TCD[3].E_SG = 0x0; <span class="comment">//Enable Scatter/Gather:  Disabled</span>
<a name="l00180"></a>00180         EDMA.TCD[3].D_REQ = 0x0;        <span class="comment">//Disables DMA Channel When Done</span>
<a name="l00181"></a>00181         EDMA.TCD[3].INT_HALF = 0x0;     <span class="comment">//Interrupt on Minor Loop Count:  Disabled</span>
<a name="l00182"></a>00182         EDMA.TCD[3].INT_MAJ = 0x0;      <span class="comment">//Interrupt on Major Loop Count Completion</span>
<a name="l00183"></a>00183         EDMA.TCD[3].START = 0x00;       <span class="comment">//Explicit Channel Start Bit   </span>
<a name="l00184"></a>00184 
<a name="l00185"></a>00185 }
<a name="l00186"></a>00186 
<a name="l00187"></a>00187 
</pre></div></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address style="text-align: right;"><small>Generated on Mon Nov 14 12:33:03 2011 for O5E by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
