{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 01 00:08:09 2019 " "Info: Processing started: Wed May 01 00:08:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=on --write_settings_files=off er3 -c er3 --speed=6 " "Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off er3 -c er3 --speed=6" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Warning: Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cout 0 " "Info: Pin \"Cout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[7\] 0 " "Info: Pin \"S\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[6\] 0 " "Info: Pin \"S\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[5\] 0 " "Info: Pin \"S\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[4\] 0 " "Info: Pin \"S\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[3\] 0 " "Info: Pin \"S\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[2\] 0 " "Info: Pin \"S\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[1\] 0 " "Info: Pin \"S\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[0\] 0 " "Info: Pin \"S\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[0\] Cout 17.184 ns Longest " "Info: Longest tpd from source pin \"B\[0\]\" to destination pin \"Cout\" is 17.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns B\[0\] 1 PIN PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D12; Fanout = 2; PIN Node = 'B\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "er3.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex4 psifiaki 2/er3/er3.bdf" { { 128 128 296 144 "B\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.089 ns) + CELL(0.438 ns) 6.367 ns bit8_adder:inst\|FA:u0\|Cout~0 2 COMB LCCOMB_X21_Y35_N12 2 " "Info: 2: + IC(5.089 ns) + CELL(0.438 ns) = 6.367 ns; Loc. = LCCOMB_X21_Y35_N12; Fanout = 2; COMB Node = 'bit8_adder:inst\|FA:u0\|Cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.527 ns" { B[0] bit8_adder:inst|FA:u0|Cout~0 } "NODE_NAME" } } { "FA.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er3/FA.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.438 ns) 7.080 ns bit8_adder:inst\|FA:u1\|Cout~0 3 COMB LCCOMB_X21_Y35_N30 3 " "Info: 3: + IC(0.275 ns) + CELL(0.438 ns) = 7.080 ns; Loc. = LCCOMB_X21_Y35_N30; Fanout = 3; COMB Node = 'bit8_adder:inst\|FA:u1\|Cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.713 ns" { bit8_adder:inst|FA:u0|Cout~0 bit8_adder:inst|FA:u1|Cout~0 } "NODE_NAME" } } { "FA.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er3/FA.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.393 ns) 7.742 ns bit8_adder:inst\|FA:u3\|Cout~2 4 COMB LCCOMB_X21_Y35_N8 2 " "Info: 4: + IC(0.269 ns) + CELL(0.393 ns) = 7.742 ns; Loc. = LCCOMB_X21_Y35_N8; Fanout = 2; COMB Node = 'bit8_adder:inst\|FA:u3\|Cout~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { bit8_adder:inst|FA:u1|Cout~0 bit8_adder:inst|FA:u3|Cout~2 } "NODE_NAME" } } { "FA.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er3/FA.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.419 ns) 8.416 ns bit8_adder:inst\|FA:u5\|Cout~0 5 COMB LCCOMB_X21_Y35_N10 2 " "Info: 5: + IC(0.255 ns) + CELL(0.419 ns) = 8.416 ns; Loc. = LCCOMB_X21_Y35_N10; Fanout = 2; COMB Node = 'bit8_adder:inst\|FA:u5\|Cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { bit8_adder:inst|FA:u3|Cout~2 bit8_adder:inst|FA:u5|Cout~0 } "NODE_NAME" } } { "FA.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er3/FA.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.438 ns) 9.130 ns bit8_adder:inst\|FA:u5\|Cout~1 6 COMB LCCOMB_X21_Y35_N28 2 " "Info: 6: + IC(0.276 ns) + CELL(0.438 ns) = 9.130 ns; Loc. = LCCOMB_X21_Y35_N28; Fanout = 2; COMB Node = 'bit8_adder:inst\|FA:u5\|Cout~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { bit8_adder:inst|FA:u5|Cout~0 bit8_adder:inst|FA:u5|Cout~1 } "NODE_NAME" } } { "FA.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er3/FA.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.419 ns) 9.813 ns bit8_adder:inst\|FA:u6\|Cout~0 7 COMB LCCOMB_X21_Y35_N22 2 " "Info: 7: + IC(0.264 ns) + CELL(0.419 ns) = 9.813 ns; Loc. = LCCOMB_X21_Y35_N22; Fanout = 2; COMB Node = 'bit8_adder:inst\|FA:u6\|Cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { bit8_adder:inst|FA:u5|Cout~1 bit8_adder:inst|FA:u6|Cout~0 } "NODE_NAME" } } { "FA.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er3/FA.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.420 ns) 11.199 ns bit8_adder:inst\|FA:u7\|Cout~0 8 COMB LCCOMB_X23_Y32_N0 1 " "Info: 8: + IC(0.966 ns) + CELL(0.420 ns) = 11.199 ns; Loc. = LCCOMB_X23_Y32_N0; Fanout = 1; COMB Node = 'bit8_adder:inst\|FA:u7\|Cout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { bit8_adder:inst|FA:u6|Cout~0 bit8_adder:inst|FA:u7|Cout~0 } "NODE_NAME" } } { "FA.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er3/FA.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.187 ns) + CELL(2.798 ns) 17.184 ns Cout 9 PIN PIN_C23 0 " "Info: 9: + IC(3.187 ns) + CELL(2.798 ns) = 17.184 ns; Loc. = PIN_C23; Fanout = 0; PIN Node = 'Cout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.985 ns" { bit8_adder:inst|FA:u7|Cout~0 Cout } "NODE_NAME" } } { "er3.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex4 psifiaki 2/er3/er3.bdf" { { 128 560 736 144 "Cout" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.603 ns ( 38.43 % ) " "Info: Total cell delay = 6.603 ns ( 38.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.581 ns ( 61.57 % ) " "Info: Total interconnect delay = 10.581 ns ( 61.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.184 ns" { B[0] bit8_adder:inst|FA:u0|Cout~0 bit8_adder:inst|FA:u1|Cout~0 bit8_adder:inst|FA:u3|Cout~2 bit8_adder:inst|FA:u5|Cout~0 bit8_adder:inst|FA:u5|Cout~1 bit8_adder:inst|FA:u6|Cout~0 bit8_adder:inst|FA:u7|Cout~0 Cout } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.184 ns" { B[0] {} B[0]~combout {} bit8_adder:inst|FA:u0|Cout~0 {} bit8_adder:inst|FA:u1|Cout~0 {} bit8_adder:inst|FA:u3|Cout~2 {} bit8_adder:inst|FA:u5|Cout~0 {} bit8_adder:inst|FA:u5|Cout~1 {} bit8_adder:inst|FA:u6|Cout~0 {} bit8_adder:inst|FA:u7|Cout~0 {} Cout {} } { 0.000ns 0.000ns 5.089ns 0.275ns 0.269ns 0.255ns 0.276ns 0.264ns 0.966ns 3.187ns } { 0.000ns 0.840ns 0.438ns 0.438ns 0.393ns 0.419ns 0.438ns 0.419ns 0.420ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 01 00:08:10 2019 " "Info: Processing ended: Wed May 01 00:08:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
