// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _monte_sim_monte_sim_HH_
#define _monte_sim_monte_sim_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "monte_sim_sqrt_fixed_32_16_s.h"
#include "monte_sim_monte_sim_mul_32s_32s_64_4_1.h"
#include "monte_sim_monte_sim_mul_32s_32s_48_4_1.h"
#include "monte_sim_monte_sim_mul_64s_24ns_64_5_1.h"
#include "monte_sim_monte_sim_mul_32s_15ns_47_4_1.h"
#include "monte_sim_monte_sim_mul_32s_16ns_48_4_1.h"
#include "monte_sim_monte_sim_mul_32s_11ns_43_4_1.h"
#include "monte_sim_monte_sim_mul_32s_8ns_40_4_1.h"
#include "monte_sim_monte_sim_mul_32s_5ns_37_4_1.h"
#include "monte_sim_monte_sim_v1_buffer_V.h"
#include "monte_sim_monte_sim_v2_buffer_V.h"
#include "monte_sim_monte_sim_control_s_axi.h"
#include "monte_sim_monte_sim_gmem_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_GMEM_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_GMEM_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32>
struct monte_sim_monte_sim : public sc_module {
    // Port declarations 73
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > event_done;
    sc_out< sc_logic > m_axi_gmem_AWVALID;
    sc_in< sc_logic > m_axi_gmem_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_AWID;
    sc_out< sc_lv<8> > m_axi_gmem_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_AWUSER_WIDTH> > m_axi_gmem_AWUSER;
    sc_out< sc_logic > m_axi_gmem_WVALID;
    sc_in< sc_logic > m_axi_gmem_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH/8> > m_axi_gmem_WSTRB;
    sc_out< sc_logic > m_axi_gmem_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_WID;
    sc_out< sc_uint<C_M_AXI_GMEM_WUSER_WIDTH> > m_axi_gmem_WUSER;
    sc_out< sc_logic > m_axi_gmem_ARVALID;
    sc_in< sc_logic > m_axi_gmem_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_ARID;
    sc_out< sc_lv<8> > m_axi_gmem_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_ARUSER_WIDTH> > m_axi_gmem_ARUSER;
    sc_in< sc_logic > m_axi_gmem_RVALID;
    sc_out< sc_logic > m_axi_gmem_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_RDATA;
    sc_in< sc_logic > m_axi_gmem_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_RID;
    sc_in< sc_uint<C_M_AXI_GMEM_RUSER_WIDTH> > m_axi_gmem_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem_RRESP;
    sc_in< sc_logic > m_axi_gmem_BVALID;
    sc_out< sc_logic > m_axi_gmem_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_BID;
    sc_in< sc_uint<C_M_AXI_GMEM_BUSER_WIDTH> > m_axi_gmem_BUSER;
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_out< sc_logic > interrupt;
    sc_out< sc_logic > event_start;
    sc_out< sc_logic > stall_start_ext;
    sc_out< sc_logic > stall_done_ext;
    sc_out< sc_logic > stall_start_str;
    sc_out< sc_logic > stall_done_str;
    sc_out< sc_logic > stall_start_int;
    sc_out< sc_logic > stall_done_int;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const5;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<3> > ap_var_for_const2;
    sc_signal< sc_lv<2> > ap_var_for_const3;
    sc_signal< sc_lv<4> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const6;


    // Module declarations
    monte_sim_monte_sim(sc_module_name name);
    SC_HAS_PROCESS(monte_sim_monte_sim);

    ~monte_sim_monte_sim();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    monte_sim_monte_sim_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* monte_sim_control_s_axi_U;
    monte_sim_monte_sim_gmem_m_axi<1,32,64,5,16,16,16,16,C_M_AXI_GMEM_ID_WIDTH,C_M_AXI_GMEM_ADDR_WIDTH,C_M_AXI_GMEM_DATA_WIDTH,C_M_AXI_GMEM_AWUSER_WIDTH,C_M_AXI_GMEM_ARUSER_WIDTH,C_M_AXI_GMEM_WUSER_WIDTH,C_M_AXI_GMEM_RUSER_WIDTH,C_M_AXI_GMEM_BUSER_WIDTH,C_M_AXI_GMEM_USER_VALUE,C_M_AXI_GMEM_PROT_VALUE,C_M_AXI_GMEM_CACHE_VALUE>* monte_sim_gmem_m_axi_U;
    monte_sim_monte_sim_v1_buffer_V* v1_buffer_V_U;
    monte_sim_monte_sim_v2_buffer_V* v2_buffer_V_U;
    monte_sim_monte_sim_v1_buffer_V* vout_buffer_V_U;
    monte_sim_sqrt_fixed_32_16_s* grp_sqrt_fixed_32_16_s_fu_369;
    monte_sim_monte_sim_mul_32s_32s_64_4_1<1,4,32,32,64>* monte_sim_mul_32s_32s_64_4_1_U2;
    monte_sim_monte_sim_mul_32s_32s_48_4_1<1,4,32,32,48>* monte_sim_mul_32s_32s_48_4_1_U3;
    monte_sim_monte_sim_mul_32s_32s_64_4_1<1,4,32,32,64>* monte_sim_mul_32s_32s_64_4_1_U4;
    monte_sim_monte_sim_mul_64s_24ns_64_5_1<1,5,64,24,64>* monte_sim_mul_64s_24ns_64_5_1_U5;
    monte_sim_monte_sim_mul_32s_32s_48_4_1<1,4,32,32,48>* monte_sim_mul_32s_32s_48_4_1_U6;
    monte_sim_monte_sim_mul_32s_32s_48_4_1<1,4,32,32,48>* monte_sim_mul_32s_32s_48_4_1_U7;
    monte_sim_monte_sim_mul_32s_32s_48_4_1<1,4,32,32,48>* monte_sim_mul_32s_32s_48_4_1_U8;
    monte_sim_monte_sim_mul_32s_32s_48_4_1<1,4,32,32,48>* monte_sim_mul_32s_32s_48_4_1_U9;
    monte_sim_monte_sim_mul_32s_32s_48_4_1<1,4,32,32,48>* monte_sim_mul_32s_32s_48_4_1_U10;
    monte_sim_monte_sim_mul_32s_32s_48_4_1<1,4,32,32,48>* monte_sim_mul_32s_32s_48_4_1_U11;
    monte_sim_monte_sim_mul_32s_15ns_47_4_1<1,4,32,15,47>* monte_sim_mul_32s_15ns_47_4_1_U12;
    monte_sim_monte_sim_mul_32s_16ns_48_4_1<1,4,32,16,48>* monte_sim_mul_32s_16ns_48_4_1_U13;
    monte_sim_monte_sim_mul_32s_11ns_43_4_1<1,4,32,11,43>* monte_sim_mul_32s_11ns_43_4_1_U14;
    monte_sim_monte_sim_mul_32s_8ns_40_4_1<1,4,32,8,40>* monte_sim_mul_32s_8ns_40_4_1_U15;
    monte_sim_monte_sim_mul_32s_5ns_37_4_1<1,4,32,5,37>* monte_sim_mul_32s_5ns_37_4_1_U16;
    monte_sim_monte_sim_mul_32s_32s_48_4_1<1,4,32,32,48>* monte_sim_mul_32s_32s_48_4_1_U17;
    sc_signal< sc_logic > ap_rst_reg_2;
    sc_signal< sc_logic > ap_rst_reg_1;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<39> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<64> > in1_V;
    sc_signal< sc_lv<64> > in2_V;
    sc_signal< sc_lv<64> > out_r_V;
    sc_signal< sc_lv<32> > size;
    sc_signal< sc_logic > gmem_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > gmem_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln55_reg_1110;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln62_reg_1130;
    sc_signal< sc_logic > gmem_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state77;
    sc_signal< sc_logic > gmem_blk_n_W;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_lv<1> > icmp_ln97_reg_1363;
    sc_signal< sc_lv<1> > icmp_ln97_reg_1363_pp3_iter1_reg;
    sc_signal< sc_logic > gmem_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state85;
    sc_signal< sc_logic > gmem_AWVALID;
    sc_signal< sc_logic > gmem_AWREADY;
    sc_signal< sc_logic > gmem_WVALID;
    sc_signal< sc_logic > gmem_WREADY;
    sc_signal< sc_logic > gmem_ARVALID;
    sc_signal< sc_logic > gmem_ARREADY;
    sc_signal< sc_lv<64> > gmem_ARADDR;
    sc_signal< sc_logic > gmem_RVALID;
    sc_signal< sc_logic > gmem_RREADY;
    sc_signal< sc_lv<32> > gmem_RDATA;
    sc_signal< sc_logic > gmem_RLAST;
    sc_signal< sc_lv<1> > gmem_RID;
    sc_signal< sc_lv<1> > gmem_RUSER;
    sc_signal< sc_lv<2> > gmem_RRESP;
    sc_signal< sc_logic > gmem_BVALID;
    sc_signal< sc_logic > gmem_BREADY;
    sc_signal< sc_lv<2> > gmem_BRESP;
    sc_signal< sc_lv<1> > gmem_BID;
    sc_signal< sc_lv<1> > gmem_BUSER;
    sc_signal< sc_lv<31> > j_0_reg_322;
    sc_signal< sc_lv<31> > j_0_reg_322_pp0_iter1_reg;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<31> > j3_0_reg_334;
    sc_signal< sc_lv<31> > j3_0_reg_334_pp1_iter1_reg;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<31> > j4_0_reg_346;
    sc_signal< sc_lv<31> > j4_0_reg_346_pp2_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state35_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state36_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state37_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state38_pp2_stage0_iter3;
    sc_signal< bool > ap_block_state39_pp2_stage0_iter4;
    sc_signal< bool > ap_block_state40_pp2_stage0_iter5;
    sc_signal< bool > ap_block_state41_pp2_stage0_iter6;
    sc_signal< bool > ap_block_state42_pp2_stage0_iter7;
    sc_signal< bool > ap_block_state43_pp2_stage0_iter8;
    sc_signal< bool > ap_block_state44_pp2_stage0_iter9;
    sc_signal< bool > ap_block_state45_pp2_stage0_iter10;
    sc_signal< bool > ap_block_state46_pp2_stage0_iter11;
    sc_signal< bool > ap_block_state47_pp2_stage0_iter12;
    sc_signal< bool > ap_block_state48_pp2_stage0_iter13;
    sc_signal< bool > ap_block_state49_pp2_stage0_iter14;
    sc_signal< bool > ap_block_state50_pp2_stage0_iter15;
    sc_signal< bool > ap_block_state51_pp2_stage0_iter16;
    sc_signal< bool > ap_block_state52_pp2_stage0_iter17;
    sc_signal< bool > ap_block_state53_pp2_stage0_iter18;
    sc_signal< bool > ap_block_state54_pp2_stage0_iter19;
    sc_signal< bool > ap_block_state55_pp2_stage0_iter20;
    sc_signal< bool > ap_block_state56_pp2_stage0_iter21;
    sc_signal< bool > ap_block_state57_pp2_stage0_iter22;
    sc_signal< bool > ap_block_state58_pp2_stage0_iter23;
    sc_signal< bool > ap_block_state59_pp2_stage0_iter24;
    sc_signal< bool > ap_block_state60_pp2_stage0_iter25;
    sc_signal< bool > ap_block_state61_pp2_stage0_iter26;
    sc_signal< bool > ap_block_state62_pp2_stage0_iter27;
    sc_signal< bool > ap_block_state63_pp2_stage0_iter28;
    sc_signal< bool > ap_block_state64_pp2_stage0_iter29;
    sc_signal< bool > ap_block_state65_pp2_stage0_iter30;
    sc_signal< bool > ap_block_state66_pp2_stage0_iter31;
    sc_signal< bool > ap_block_state67_pp2_stage0_iter32;
    sc_signal< bool > ap_block_state68_pp2_stage0_iter33;
    sc_signal< bool > ap_block_state69_pp2_stage0_iter34;
    sc_signal< bool > ap_block_state70_pp2_stage0_iter35;
    sc_signal< bool > ap_block_state71_pp2_stage0_iter36;
    sc_signal< bool > ap_block_state72_pp2_stage0_iter37;
    sc_signal< bool > ap_block_state73_pp2_stage0_iter38;
    sc_signal< bool > ap_block_state74_pp2_stage0_iter39;
    sc_signal< bool > ap_block_state75_pp2_stage0_iter40;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<31> > j4_0_reg_346_pp2_iter2_reg;
    sc_signal< sc_lv<31> > j4_0_reg_346_pp2_iter3_reg;
    sc_signal< sc_lv<31> > j4_0_reg_346_pp2_iter4_reg;
    sc_signal< sc_lv<31> > j4_0_reg_346_pp2_iter5_reg;
    sc_signal< sc_lv<31> > j4_0_reg_346_pp2_iter6_reg;
    sc_signal< sc_lv<31> > j4_0_reg_346_pp2_iter7_reg;
    sc_signal< sc_lv<31> > j5_0_reg_358;
    sc_signal< sc_lv<32> > v2_buffer_V_q0;
    sc_signal< sc_lv<32> > reg_374;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<32> > size_read_reg_1033;
    sc_signal< sc_lv<64> > empty_fu_389_p1;
    sc_signal< sc_lv<64> > empty_reg_1039;
    sc_signal< sc_lv<64> > empty_40_fu_403_p1;
    sc_signal< sc_lv<64> > empty_40_reg_1044;
    sc_signal< sc_lv<64> > empty_41_fu_417_p1;
    sc_signal< sc_lv<64> > empty_41_reg_1049;
    sc_signal< sc_lv<32> > tmp_60_fu_491_p3;
    sc_signal< sc_lv<32> > tmp_60_reg_1074;
    sc_signal< sc_lv<32> > i_fu_504_p2;
    sc_signal< sc_lv<32> > i_reg_1082;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln46_fu_499_p2;
    sc_signal< sc_lv<32> > select_ln50_fu_520_p3;
    sc_signal< sc_lv<32> > select_ln50_reg_1087;
    sc_signal< sc_lv<64> > sext_ln58_fu_528_p1;
    sc_signal< sc_lv<64> > sext_ln58_reg_1098;
    sc_signal< sc_lv<64> > gmem_addr_reg_1104;
    sc_signal< sc_lv<1> > icmp_ln55_fu_547_p2;
    sc_signal< sc_lv<1> > icmp_ln55_reg_1110_pp0_iter1_reg;
    sc_signal< sc_lv<31> > j_fu_552_p2;
    sc_signal< sc_lv<31> > j_reg_1114;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > gmem_addr_read_reg_1119;
    sc_signal< sc_lv<64> > gmem_addr_1_reg_1124;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<1> > icmp_ln62_fu_577_p2;
    sc_signal< sc_lv<1> > icmp_ln62_reg_1130_pp1_iter1_reg;
    sc_signal< sc_lv<31> > j_1_fu_582_p2;
    sc_signal< sc_lv<31> > j_1_reg_1134;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<32> > gmem_addr_1_read_reg_1139;
    sc_signal< sc_lv<64> > r_V_2_fu_593_p1;
    sc_signal< sc_lv<64> > r_V_2_reg_1144;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<1> > tmp_61_reg_1151;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<31> > lshr_ln709_1_reg_1156;
    sc_signal< sc_lv<31> > trunc_ln709_1_reg_1161;
    sc_signal< sc_lv<32> > select_ln709_fu_659_p3;
    sc_signal< sc_lv<32> > select_ln709_reg_1166;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<64> > lhs_V_1_fu_693_p3;
    sc_signal< sc_lv<64> > lhs_V_1_reg_1181;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_lv<48> > sext_ln74_fu_701_p1;
    sc_signal< sc_lv<48> > sext_ln74_reg_1186;
    sc_signal< sc_lv<1> > icmp_ln74_fu_709_p2;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter25_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter26_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter27_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter28_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter29_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter30_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter31_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter32_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter33_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter34_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter35_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter36_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter37_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter38_reg;
    sc_signal< sc_lv<1> > icmp_ln74_reg_1191_pp2_iter39_reg;
    sc_signal< sc_lv<31> > j_2_fu_714_p2;
    sc_signal< sc_lv<31> > j_2_reg_1195;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<64> > zext_ln78_fu_720_p1;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter10_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter11_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter12_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter13_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter14_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter15_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter16_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter17_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter18_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter19_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter20_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter21_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter22_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter23_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter24_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter25_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter26_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter27_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter28_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter29_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter30_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter31_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter32_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter33_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter34_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter35_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter36_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter37_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter38_reg;
    sc_signal< sc_lv<64> > zext_ln78_reg_1200_pp2_iter39_reg;
    sc_signal< sc_lv<32> > v1_buffer_V_q0;
    sc_signal< sc_lv<32> > x_V_reg_1210;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter9;
    sc_signal< sc_lv<24> > grp_sqrt_fixed_32_16_s_fu_369_ap_return;
    sc_signal< sc_lv<24> > hls_sq_V_reg_1220;
    sc_signal< sc_lv<64> > grp_fu_728_p2;
    sc_signal< sc_lv<64> > r_V_4_reg_1225;
    sc_signal< sc_lv<64> > grp_fu_736_p2;
    sc_signal< sc_lv<64> > mul_ln1192_reg_1235;
    sc_signal< sc_lv<32> > xo_V_reg_1240;
    sc_signal< sc_lv<32> > xo_V_reg_1240_pp2_iter20_reg;
    sc_signal< sc_lv<32> > xo_V_reg_1240_pp2_iter21_reg;
    sc_signal< sc_lv<32> > xo_V_reg_1240_pp2_iter22_reg;
    sc_signal< sc_lv<32> > xo_V_reg_1240_pp2_iter23_reg;
    sc_signal< sc_lv<32> > xo_V_reg_1240_pp2_iter24_reg;
    sc_signal< sc_lv<32> > xo_V_reg_1240_pp2_iter25_reg;
    sc_signal< sc_lv<32> > xo_V_reg_1240_pp2_iter26_reg;
    sc_signal< sc_lv<32> > xo_V_reg_1240_pp2_iter27_reg;
    sc_signal< sc_lv<32> > xo_V_reg_1240_pp2_iter28_reg;
    sc_signal< sc_lv<32> > xo_V_reg_1240_pp2_iter29_reg;
    sc_signal< sc_lv<32> > xo_V_reg_1240_pp2_iter30_reg;
    sc_signal< sc_lv<48> > sext_ln1116_fu_755_p1;
    sc_signal< sc_lv<48> > sext_ln1116_reg_1246;
    sc_signal< sc_lv<48> > sext_ln1116_reg_1246_pp2_iter21_reg;
    sc_signal< sc_lv<48> > sext_ln1116_reg_1246_pp2_iter22_reg;
    sc_signal< sc_lv<48> > sext_ln1116_reg_1246_pp2_iter23_reg;
    sc_signal< sc_lv<32> > x2_V_reg_1253;
    sc_signal< sc_lv<32> > x2_V_reg_1253_pp2_iter24_reg;
    sc_signal< sc_lv<32> > x2_V_reg_1253_pp2_iter25_reg;
    sc_signal< sc_lv<32> > x2_V_reg_1253_pp2_iter26_reg;
    sc_signal< sc_lv<32> > x2_V_reg_1253_pp2_iter27_reg;
    sc_signal< sc_lv<32> > x2_V_reg_1253_pp2_iter28_reg;
    sc_signal< sc_lv<32> > x2_V_reg_1253_pp2_iter29_reg;
    sc_signal< sc_lv<32> > x2_V_reg_1253_pp2_iter30_reg;
    sc_signal< sc_lv<48> > sext_ln1116_1_fu_774_p1;
    sc_signal< sc_lv<48> > sext_ln1116_1_reg_1259;
    sc_signal< sc_lv<48> > sext_ln1116_1_reg_1259_pp2_iter25_reg;
    sc_signal< sc_lv<48> > sext_ln1116_1_reg_1259_pp2_iter26_reg;
    sc_signal< sc_lv<48> > sext_ln1116_1_reg_1259_pp2_iter27_reg;
    sc_signal< sc_lv<32> > x3_V_reg_1267;
    sc_signal< sc_lv<32> > x4_V_reg_1273;
    sc_signal< sc_lv<48> > sext_ln1118_1_fu_811_p1;
    sc_signal< sc_lv<48> > sext_ln1118_2_fu_825_p1;
    sc_signal< sc_lv<48> > sext_ln1118_2_reg_1291;
    sc_signal< sc_lv<48> > sext_ln1118_2_reg_1291_pp2_iter29_reg;
    sc_signal< sc_lv<48> > sext_ln1118_2_reg_1291_pp2_iter30_reg;
    sc_signal< sc_lv<48> > sext_ln1118_2_reg_1291_pp2_iter31_reg;
    sc_signal< sc_lv<32> > x5_V_reg_1297;
    sc_signal< sc_lv<32> > x6_V_reg_1302;
    sc_signal< sc_lv<32> > x7_V_reg_1307;
    sc_signal< sc_lv<48> > add_ln700_2_fu_904_p2;
    sc_signal< sc_lv<48> > add_ln700_2_reg_1312;
    sc_signal< sc_lv<48> > add_ln700_2_reg_1312_pp2_iter32_reg;
    sc_signal< sc_lv<48> > add_ln700_2_reg_1312_pp2_iter33_reg;
    sc_signal< sc_lv<48> > add_ln700_2_reg_1312_pp2_iter34_reg;
    sc_signal< sc_lv<48> > add_ln700_4_fu_951_p2;
    sc_signal< sc_lv<48> > add_ln700_4_reg_1332;
    sc_signal< sc_lv<40> > grp_fu_927_p2;
    sc_signal< sc_lv<40> > r_V_30_reg_1337;
    sc_signal< sc_lv<37> > grp_fu_936_p2;
    sc_signal< sc_lv<37> > r_V_31_reg_1342;
    sc_signal< sc_lv<32> > s_V_reg_1352;
    sc_signal< sc_lv<64> > gmem_addr_2_reg_1357;
    sc_signal< sc_logic > ap_CS_fsm_state76;
    sc_signal< sc_lv<1> > icmp_ln97_fu_1017_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< bool > ap_block_state78_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state79_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state80_pp3_stage0_iter2;
    sc_signal< bool > ap_block_state80_io;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<31> > j_3_fu_1022_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<32> > vout_buffer_V_q0;
    sc_signal< sc_lv<32> > vout_buffer_V_load_reg_1377;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state21;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state35;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter32;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter33;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter34;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter35;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter36;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter37;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter38;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter39;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter40;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state78;
    sc_signal< sc_lv<10> > v1_buffer_V_address0;
    sc_signal< sc_logic > v1_buffer_V_ce0;
    sc_signal< sc_logic > v1_buffer_V_we0;
    sc_signal< sc_lv<10> > v2_buffer_V_address0;
    sc_signal< sc_logic > v2_buffer_V_ce0;
    sc_signal< sc_logic > v2_buffer_V_we0;
    sc_signal< sc_lv<10> > v2_buffer_V_address1;
    sc_signal< sc_logic > v2_buffer_V_ce1;
    sc_signal< sc_lv<32> > v2_buffer_V_q1;
    sc_signal< sc_lv<10> > vout_buffer_V_address0;
    sc_signal< sc_logic > vout_buffer_V_ce0;
    sc_signal< sc_logic > vout_buffer_V_we0;
    sc_signal< sc_logic > grp_sqrt_fixed_32_16_s_fu_369_ap_ext_blocking_n;
    sc_signal< sc_logic > grp_sqrt_fixed_32_16_s_fu_369_ap_str_blocking_n;
    sc_signal< sc_logic > grp_sqrt_fixed_32_16_s_fu_369_ap_int_blocking_n;
    sc_signal< sc_lv<32> > i_0_reg_311;
    sc_signal< sc_lv<31> > ap_phi_mux_j_0_phi_fu_326_p4;
    sc_signal< sc_lv<31> > ap_phi_mux_j3_0_phi_fu_338_p4;
    sc_signal< sc_lv<31> > ap_phi_mux_j4_0_phi_fu_350_p4;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<64> > zext_ln58_fu_558_p1;
    sc_signal< sc_lv<64> > zext_ln65_fu_588_p1;
    sc_signal< sc_lv<64> > zext_ln100_fu_1028_p1;
    sc_signal< sc_lv<64> > add_ln203_fu_532_p2;
    sc_signal< sc_lv<64> > add_ln203_1_fu_563_p2;
    sc_signal< sc_lv<64> > add_ln203_2_fu_1003_p2;
    sc_signal< bool > ap_block_pp3_stage0_01001;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_lv<62> > out_r_V5_fu_379_p4;
    sc_signal< sc_lv<62> > in2_V3_fu_393_p4;
    sc_signal< sc_lv<62> > in1_V1_fu_407_p4;
    sc_signal< sc_lv<32> > add_ln46_fu_429_p2;
    sc_signal< sc_lv<32> > sub_ln46_fu_443_p2;
    sc_signal< sc_lv<22> > p_lshr_fu_449_p4;
    sc_signal< sc_lv<1> > tmp_58_fu_435_p3;
    sc_signal< sc_lv<22> > sub_ln46_1_fu_459_p2;
    sc_signal< sc_lv<22> > tmp_59_fu_465_p4;
    sc_signal< sc_lv<1> > tmp_57_fu_421_p3;
    sc_signal< sc_lv<22> > select_ln46_fu_475_p3;
    sc_signal< sc_lv<22> > select_ln46_1_fu_483_p3;
    sc_signal< sc_lv<1> > icmp_ln50_fu_510_p2;
    sc_signal< sc_lv<32> > chunk_size_fu_515_p2;
    sc_signal< sc_lv<32> > zext_ln55_fu_543_p1;
    sc_signal< sc_lv<32> > zext_ln62_fu_573_p1;
    sc_signal< sc_lv<32> > grp_fu_597_p0;
    sc_signal< sc_lv<32> > grp_fu_597_p1;
    sc_signal< sc_lv<64> > grp_fu_597_p2;
    sc_signal< sc_lv<32> > hls_p_V_fu_603_p4;
    sc_signal< sc_lv<32> > sub_ln709_fu_621_p2;
    sc_signal< sc_lv<32> > zext_ln709_1_fu_647_p1;
    sc_signal< sc_lv<32> > sub_ln709_1_fu_650_p2;
    sc_signal< sc_lv<32> > zext_ln709_fu_656_p1;
    sc_signal< sc_lv<48> > lhs_V_fu_679_p3;
    sc_signal< sc_lv<48> > grp_fu_673_p2;
    sc_signal< sc_lv<48> > sub_ln728_fu_687_p2;
    sc_signal< sc_lv<32> > zext_ln74_fu_705_p1;
    sc_signal< sc_lv<32> > grp_fu_728_p0;
    sc_signal< sc_lv<24> > grp_fu_736_p1;
    sc_signal< sc_lv<64> > ret_V_fu_741_p2;
    sc_signal< sc_lv<32> > grp_fu_758_p0;
    sc_signal< sc_lv<32> > grp_fu_758_p1;
    sc_signal< sc_lv<48> > grp_fu_758_p2;
    sc_signal< sc_lv<32> > grp_fu_777_p0;
    sc_signal< sc_lv<32> > grp_fu_777_p1;
    sc_signal< sc_lv<32> > grp_fu_782_p0;
    sc_signal< sc_lv<32> > grp_fu_782_p1;
    sc_signal< sc_lv<48> > grp_fu_777_p2;
    sc_signal< sc_lv<48> > grp_fu_782_p2;
    sc_signal< sc_lv<32> > grp_fu_814_p0;
    sc_signal< sc_lv<32> > grp_fu_814_p1;
    sc_signal< sc_lv<32> > grp_fu_819_p0;
    sc_signal< sc_lv<32> > grp_fu_819_p1;
    sc_signal< sc_lv<32> > grp_fu_828_p1;
    sc_signal< sc_lv<15> > grp_fu_834_p1;
    sc_signal< sc_lv<48> > grp_fu_814_p2;
    sc_signal< sc_lv<48> > grp_fu_819_p2;
    sc_signal< sc_lv<48> > grp_fu_828_p2;
    sc_signal< sc_lv<32> > add_ln700_fu_877_p2;
    sc_signal< sc_lv<47> > r_V_26_fu_870_p3;
    sc_signal< sc_lv<48> > shl_ln_fu_882_p3;
    sc_signal< sc_lv<48> > sext_ln700_fu_890_p1;
    sc_signal< sc_lv<47> > grp_fu_834_p2;
    sc_signal< sc_lv<48> > add_ln700_1_fu_894_p2;
    sc_signal< sc_lv<48> > sext_ln700_1_fu_900_p1;
    sc_signal< sc_lv<32> > grp_fu_910_p0;
    sc_signal< sc_lv<16> > grp_fu_910_p1;
    sc_signal< sc_lv<11> > grp_fu_918_p1;
    sc_signal< sc_lv<8> > grp_fu_927_p1;
    sc_signal< sc_lv<5> > grp_fu_936_p1;
    sc_signal< sc_lv<48> > grp_fu_910_p2;
    sc_signal< sc_lv<43> > grp_fu_918_p2;
    sc_signal< sc_lv<48> > add_ln700_3_fu_942_p2;
    sc_signal< sc_lv<48> > sext_ln700_2_fu_947_p1;
    sc_signal< sc_lv<48> > sext_ln700_3_fu_957_p1;
    sc_signal< sc_lv<48> > add_ln700_5_fu_960_p2;
    sc_signal< sc_lv<48> > sext_ln1192_fu_965_p1;
    sc_signal< sc_lv<48> > ret_V_1_fu_968_p2;
    sc_signal< sc_lv<32> > exp_result_V_fu_974_p4;
    sc_signal< sc_lv<32> > grp_fu_988_p0;
    sc_signal< sc_lv<48> > grp_fu_988_p2;
    sc_signal< sc_lv<32> > zext_ln97_fu_1013_p1;
    sc_signal< sc_lv<39> > ap_NS_fsm;
    sc_signal< sc_logic > ap_ext_blocking_cur_n;
    sc_signal< sc_logic > ap_ext_blocking_sub_n;
    sc_signal< sc_logic > ap_wait_0;
    sc_signal< sc_logic > ap_sub_ext_blocking_0;
    sc_signal< sc_logic > ap_str_blocking_sub_n;
    sc_signal< sc_logic > ap_sub_str_blocking_0;
    sc_signal< sc_logic > ap_int_blocking_sub_n;
    sc_signal< sc_logic > ap_sub_int_blocking_0;
    sc_signal< sc_logic > ap_ext_blocking_n;
    sc_signal< sc_logic > ap_str_blocking_n;
    sc_signal< sc_logic > ap_int_blocking_n;
    sc_signal< sc_logic > ap_ext_blocking_n_reg;
    sc_signal< sc_logic > ap_str_blocking_n_reg;
    sc_signal< sc_logic > ap_int_blocking_n_reg;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_lv<64> > grp_fu_736_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<39> ap_ST_fsm_state1;
    static const sc_lv<39> ap_ST_fsm_state2;
    static const sc_lv<39> ap_ST_fsm_state3;
    static const sc_lv<39> ap_ST_fsm_state4;
    static const sc_lv<39> ap_ST_fsm_state5;
    static const sc_lv<39> ap_ST_fsm_state6;
    static const sc_lv<39> ap_ST_fsm_state7;
    static const sc_lv<39> ap_ST_fsm_state8;
    static const sc_lv<39> ap_ST_fsm_state9;
    static const sc_lv<39> ap_ST_fsm_pp0_stage0;
    static const sc_lv<39> ap_ST_fsm_state13;
    static const sc_lv<39> ap_ST_fsm_state14;
    static const sc_lv<39> ap_ST_fsm_state15;
    static const sc_lv<39> ap_ST_fsm_state16;
    static const sc_lv<39> ap_ST_fsm_state17;
    static const sc_lv<39> ap_ST_fsm_state18;
    static const sc_lv<39> ap_ST_fsm_state19;
    static const sc_lv<39> ap_ST_fsm_state20;
    static const sc_lv<39> ap_ST_fsm_pp1_stage0;
    static const sc_lv<39> ap_ST_fsm_state24;
    static const sc_lv<39> ap_ST_fsm_state25;
    static const sc_lv<39> ap_ST_fsm_state26;
    static const sc_lv<39> ap_ST_fsm_state27;
    static const sc_lv<39> ap_ST_fsm_state28;
    static const sc_lv<39> ap_ST_fsm_state29;
    static const sc_lv<39> ap_ST_fsm_state30;
    static const sc_lv<39> ap_ST_fsm_state31;
    static const sc_lv<39> ap_ST_fsm_state32;
    static const sc_lv<39> ap_ST_fsm_state33;
    static const sc_lv<39> ap_ST_fsm_state34;
    static const sc_lv<39> ap_ST_fsm_pp2_stage0;
    static const sc_lv<39> ap_ST_fsm_state76;
    static const sc_lv<39> ap_ST_fsm_state77;
    static const sc_lv<39> ap_ST_fsm_pp3_stage0;
    static const sc_lv<39> ap_ST_fsm_state81;
    static const sc_lv<39> ap_ST_fsm_state82;
    static const sc_lv<39> ap_ST_fsm_state83;
    static const sc_lv<39> ap_ST_fsm_state84;
    static const sc_lv<39> ap_ST_fsm_state85;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_9;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_26;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM_USER_VALUE;
    static const int C_M_AXI_GMEM_PROT_VALUE;
    static const int C_M_AXI_GMEM_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_3FF;
    static const sc_lv<32> ap_const_lv32_FFFFFC01;
    static const sc_lv<22> ap_const_lv22_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_400;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<47> ap_const_lv47_2AAA;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<32> ap_const_lv32_10000;
    static const sc_lv<48> ap_const_lv48_6AAA;
    static const sc_lv<43> ap_const_lv43_222;
    static const sc_lv<40> ap_const_lv40_5B;
    static const sc_lv<37> ap_const_lv37_D;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const6();
    void thread_ap_clk_no_reset_();
    void thread_add_ln203_1_fu_563_p2();
    void thread_add_ln203_2_fu_1003_p2();
    void thread_add_ln203_fu_532_p2();
    void thread_add_ln46_fu_429_p2();
    void thread_add_ln700_1_fu_894_p2();
    void thread_add_ln700_2_fu_904_p2();
    void thread_add_ln700_3_fu_942_p2();
    void thread_add_ln700_4_fu_951_p2();
    void thread_add_ln700_5_fu_960_p2();
    void thread_add_ln700_fu_877_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state76();
    void thread_ap_CS_fsm_state77();
    void thread_ap_CS_fsm_state85();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_01001();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter0();
    void thread_ap_block_state11_pp0_stage0_iter1();
    void thread_ap_block_state12_pp0_stage0_iter2();
    void thread_ap_block_state21_pp1_stage0_iter0();
    void thread_ap_block_state22_pp1_stage0_iter1();
    void thread_ap_block_state23_pp1_stage0_iter2();
    void thread_ap_block_state35_pp2_stage0_iter0();
    void thread_ap_block_state36_pp2_stage0_iter1();
    void thread_ap_block_state37_pp2_stage0_iter2();
    void thread_ap_block_state38_pp2_stage0_iter3();
    void thread_ap_block_state39_pp2_stage0_iter4();
    void thread_ap_block_state40_pp2_stage0_iter5();
    void thread_ap_block_state41_pp2_stage0_iter6();
    void thread_ap_block_state42_pp2_stage0_iter7();
    void thread_ap_block_state43_pp2_stage0_iter8();
    void thread_ap_block_state44_pp2_stage0_iter9();
    void thread_ap_block_state45_pp2_stage0_iter10();
    void thread_ap_block_state46_pp2_stage0_iter11();
    void thread_ap_block_state47_pp2_stage0_iter12();
    void thread_ap_block_state48_pp2_stage0_iter13();
    void thread_ap_block_state49_pp2_stage0_iter14();
    void thread_ap_block_state50_pp2_stage0_iter15();
    void thread_ap_block_state51_pp2_stage0_iter16();
    void thread_ap_block_state52_pp2_stage0_iter17();
    void thread_ap_block_state53_pp2_stage0_iter18();
    void thread_ap_block_state54_pp2_stage0_iter19();
    void thread_ap_block_state55_pp2_stage0_iter20();
    void thread_ap_block_state56_pp2_stage0_iter21();
    void thread_ap_block_state57_pp2_stage0_iter22();
    void thread_ap_block_state58_pp2_stage0_iter23();
    void thread_ap_block_state59_pp2_stage0_iter24();
    void thread_ap_block_state60_pp2_stage0_iter25();
    void thread_ap_block_state61_pp2_stage0_iter26();
    void thread_ap_block_state62_pp2_stage0_iter27();
    void thread_ap_block_state63_pp2_stage0_iter28();
    void thread_ap_block_state64_pp2_stage0_iter29();
    void thread_ap_block_state65_pp2_stage0_iter30();
    void thread_ap_block_state66_pp2_stage0_iter31();
    void thread_ap_block_state67_pp2_stage0_iter32();
    void thread_ap_block_state68_pp2_stage0_iter33();
    void thread_ap_block_state69_pp2_stage0_iter34();
    void thread_ap_block_state70_pp2_stage0_iter35();
    void thread_ap_block_state71_pp2_stage0_iter36();
    void thread_ap_block_state72_pp2_stage0_iter37();
    void thread_ap_block_state73_pp2_stage0_iter38();
    void thread_ap_block_state74_pp2_stage0_iter39();
    void thread_ap_block_state75_pp2_stage0_iter40();
    void thread_ap_block_state78_pp3_stage0_iter0();
    void thread_ap_block_state79_pp3_stage0_iter1();
    void thread_ap_block_state80_io();
    void thread_ap_block_state80_pp3_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state10();
    void thread_ap_condition_pp1_exit_iter0_state21();
    void thread_ap_condition_pp2_exit_iter0_state35();
    void thread_ap_condition_pp3_exit_iter0_state78();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_ext_blocking_cur_n();
    void thread_ap_ext_blocking_n();
    void thread_ap_ext_blocking_sub_n();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_int_blocking_n();
    void thread_ap_int_blocking_sub_n();
    void thread_ap_phi_mux_j3_0_phi_fu_338_p4();
    void thread_ap_phi_mux_j4_0_phi_fu_350_p4();
    void thread_ap_phi_mux_j_0_phi_fu_326_p4();
    void thread_ap_ready();
    void thread_ap_str_blocking_n();
    void thread_ap_str_blocking_sub_n();
    void thread_ap_sub_ext_blocking_0();
    void thread_ap_sub_int_blocking_0();
    void thread_ap_sub_str_blocking_0();
    void thread_ap_wait_0();
    void thread_chunk_size_fu_515_p2();
    void thread_empty_40_fu_403_p1();
    void thread_empty_41_fu_417_p1();
    void thread_empty_fu_389_p1();
    void thread_event_done();
    void thread_exp_result_V_fu_974_p4();
    void thread_gmem_ARADDR();
    void thread_gmem_ARVALID();
    void thread_gmem_AWVALID();
    void thread_gmem_BREADY();
    void thread_gmem_RREADY();
    void thread_gmem_WVALID();
    void thread_gmem_blk_n_AR();
    void thread_gmem_blk_n_AW();
    void thread_gmem_blk_n_B();
    void thread_gmem_blk_n_R();
    void thread_gmem_blk_n_W();
    void thread_grp_fu_597_p0();
    void thread_grp_fu_597_p1();
    void thread_grp_fu_728_p0();
    void thread_grp_fu_736_p1();
    void thread_grp_fu_736_p10();
    void thread_grp_fu_758_p0();
    void thread_grp_fu_758_p1();
    void thread_grp_fu_777_p0();
    void thread_grp_fu_777_p1();
    void thread_grp_fu_782_p0();
    void thread_grp_fu_782_p1();
    void thread_grp_fu_814_p0();
    void thread_grp_fu_814_p1();
    void thread_grp_fu_819_p0();
    void thread_grp_fu_819_p1();
    void thread_grp_fu_828_p1();
    void thread_grp_fu_834_p1();
    void thread_grp_fu_910_p0();
    void thread_grp_fu_910_p1();
    void thread_grp_fu_918_p1();
    void thread_grp_fu_927_p1();
    void thread_grp_fu_936_p1();
    void thread_grp_fu_988_p0();
    void thread_hls_p_V_fu_603_p4();
    void thread_i_fu_504_p2();
    void thread_icmp_ln46_fu_499_p2();
    void thread_icmp_ln50_fu_510_p2();
    void thread_icmp_ln55_fu_547_p2();
    void thread_icmp_ln62_fu_577_p2();
    void thread_icmp_ln74_fu_709_p2();
    void thread_icmp_ln97_fu_1017_p2();
    void thread_in1_V1_fu_407_p4();
    void thread_in2_V3_fu_393_p4();
    void thread_j_1_fu_582_p2();
    void thread_j_2_fu_714_p2();
    void thread_j_3_fu_1022_p2();
    void thread_j_fu_552_p2();
    void thread_lhs_V_1_fu_693_p3();
    void thread_lhs_V_fu_679_p3();
    void thread_out_r_V5_fu_379_p4();
    void thread_p_lshr_fu_449_p4();
    void thread_r_V_26_fu_870_p3();
    void thread_r_V_2_fu_593_p1();
    void thread_ret_V_1_fu_968_p2();
    void thread_ret_V_fu_741_p2();
    void thread_select_ln46_1_fu_483_p3();
    void thread_select_ln46_fu_475_p3();
    void thread_select_ln50_fu_520_p3();
    void thread_select_ln709_fu_659_p3();
    void thread_sext_ln1116_1_fu_774_p1();
    void thread_sext_ln1116_fu_755_p1();
    void thread_sext_ln1118_1_fu_811_p1();
    void thread_sext_ln1118_2_fu_825_p1();
    void thread_sext_ln1192_fu_965_p1();
    void thread_sext_ln58_fu_528_p1();
    void thread_sext_ln700_1_fu_900_p1();
    void thread_sext_ln700_2_fu_947_p1();
    void thread_sext_ln700_3_fu_957_p1();
    void thread_sext_ln700_fu_890_p1();
    void thread_sext_ln74_fu_701_p1();
    void thread_shl_ln_fu_882_p3();
    void thread_stall_done_ext();
    void thread_stall_done_int();
    void thread_stall_done_str();
    void thread_stall_start_ext();
    void thread_stall_start_int();
    void thread_stall_start_str();
    void thread_sub_ln46_1_fu_459_p2();
    void thread_sub_ln46_fu_443_p2();
    void thread_sub_ln709_1_fu_650_p2();
    void thread_sub_ln709_fu_621_p2();
    void thread_sub_ln728_fu_687_p2();
    void thread_tmp_57_fu_421_p3();
    void thread_tmp_58_fu_435_p3();
    void thread_tmp_59_fu_465_p4();
    void thread_tmp_60_fu_491_p3();
    void thread_v1_buffer_V_address0();
    void thread_v1_buffer_V_ce0();
    void thread_v1_buffer_V_we0();
    void thread_v2_buffer_V_address0();
    void thread_v2_buffer_V_address1();
    void thread_v2_buffer_V_ce0();
    void thread_v2_buffer_V_ce1();
    void thread_v2_buffer_V_we0();
    void thread_vout_buffer_V_address0();
    void thread_vout_buffer_V_ce0();
    void thread_vout_buffer_V_we0();
    void thread_zext_ln100_fu_1028_p1();
    void thread_zext_ln55_fu_543_p1();
    void thread_zext_ln58_fu_558_p1();
    void thread_zext_ln62_fu_573_p1();
    void thread_zext_ln65_fu_588_p1();
    void thread_zext_ln709_1_fu_647_p1();
    void thread_zext_ln709_fu_656_p1();
    void thread_zext_ln74_fu_705_p1();
    void thread_zext_ln78_fu_720_p1();
    void thread_zext_ln97_fu_1013_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
