<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="E:/Source/BatDroidV2/SourceFPGA/Simulation/TestHD/HDTestbench_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="bip_bram18k_pkg_v2_1" />
            <top_module name="bip_bram18k_v2_1_sim_pkg" />
            <top_module name="bip_dsp48_multadd_pkg_v2_0" />
            <top_module name="bip_usecase_utils_pkg_v2_0" />
            <top_module name="bip_utils_pkg_v2_0" />
            <top_module name="dds_compiler_v4_0_sim_comps" />
            <top_module name="fir_compiler_v5_0_sim_comps" />
            <top_module name="fir_compiler_v5_0_sim_pkg" />
            <top_module name="hdtestbench" />
            <top_module name="math_real" />
            <top_module name="mult_gen_pkg_v11_2" />
            <top_module name="mult_gen_v11_0_xst_comp" />
            <top_module name="numeric_std" />
            <top_module name="pkg_dds_compiler_v4_0" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_signed" />
            <top_module name="std_logic_textio" />
            <top_module name="std_logic_unsigned" />
            <top_module name="textio" />
            <top_module name="ul_utils" />
            <top_module name="xbip_bram18k_v2_1_xst_comp" />
            <top_module name="xbip_dsp48_multadd_v2_0_comp" />
            <top_module name="xbip_pipe_v2_0_comp" />
            <top_module name="xbip_pipe_v2_0_xst_comp" />
            <top_module name="xcc_utils_v2_0" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="19" />
   <wvobject fp_name="/hdtestbench/uut/i_hd_reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">i_hd_reset</obj_property>
      <obj_property name="ObjectShortName">i_hd_reset</obj_property>
   </wvobject>
   <wvobject fp_name="/hdtestbench/uut/i_hd_usrclk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">i_hd_usrclk</obj_property>
      <obj_property name="ObjectShortName">i_hd_usrclk</obj_property>
   </wvobject>
   <wvobject fp_name="/hdtestbench/uut/i_hd_dataav" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">i_hd_dataav</obj_property>
      <obj_property name="ObjectShortName">i_hd_dataav</obj_property>
   </wvobject>
   <wvobject fp_name="/hdtestbench/uut/i_hd_r_datain" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">i_hd_r_datain[23:0]</obj_property>
      <obj_property name="ObjectShortName">i_hd_r_datain[23:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/hdtestbench/uut/i_hd_l_datain" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">i_hd_l_datain[23:0]</obj_property>
      <obj_property name="ObjectShortName">i_hd_l_datain[23:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/hdtestbench/uut/s_sinus" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">s_sinus[23:0]</obj_property>
      <obj_property name="ObjectShortName">s_sinus[23:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/hdtestbench/uut/s_mult" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">s_mult[47:0]</obj_property>
      <obj_property name="ObjectShortName">s_mult[47:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/hdtestbench/uut/s_multdithright" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">s_multdithright[23:0]</obj_property>
      <obj_property name="ObjectShortName">s_multdithright[23:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/hdtestbench/uut/s_multdithleft" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">s_multdithleft[23:0]</obj_property>
      <obj_property name="ObjectShortName">s_multdithleft[23:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/hdtestbench/uut/inst_HDFilter/ce" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ce</obj_property>
      <obj_property name="ObjectShortName">ce</obj_property>
   </wvobject>
   <wvobject fp_name="/hdtestbench/uut/inst_HDFilter/nd" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">nd</obj_property>
      <obj_property name="ObjectShortName">nd</obj_property>
   </wvobject>
   <wvobject fp_name="/hdtestbench/uut/inst_HDFilter/rfd" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rfd</obj_property>
      <obj_property name="ObjectShortName">rfd</obj_property>
   </wvobject>
   <wvobject fp_name="/hdtestbench/uut/inst_HDFilter/rdy" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rdy</obj_property>
      <obj_property name="ObjectShortName">rdy</obj_property>
   </wvobject>
   <wvobject fp_name="/hdtestbench/uut/inst_HDFilter/chan_in" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">chan_in[0:0]</obj_property>
      <obj_property name="ObjectShortName">chan_in[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/hdtestbench/uut/inst_HDFilter/chan_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">chan_out[0:0]</obj_property>
      <obj_property name="ObjectShortName">chan_out[0:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/hdtestbench/uut/inst_HDFilter/din" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">din[23:0]</obj_property>
      <obj_property name="ObjectShortName">din[23:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/hdtestbench/uut/inst_HDFilter/dout" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dout[24:0]</obj_property>
      <obj_property name="ObjectShortName">dout[24:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/hdtestbench/uut/i_hd_r_dataout" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">i_hd_r_dataout[23:0]</obj_property>
      <obj_property name="ObjectShortName">i_hd_r_dataout[23:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/hdtestbench/uut/i_hd_l_dataout" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">i_hd_l_dataout[23:0]</obj_property>
      <obj_property name="ObjectShortName">i_hd_l_dataout[23:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
</wave_config>
