==============================================================
File generated on Thu Nov 21 17:07:45 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 17:09:17 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 17:09:37 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 17:15:02 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 17:24:32 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 17:24:52 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 17:26:35 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 17:30:54 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 17:31:18 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 17:31:36 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 17:42:29 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 17:49:03 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 17:49:29 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 17:50:07 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 18:02:14 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../myAccel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.922 ; gain = 0.098 ; free physical = 205 ; free virtual = 5248
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.922 ; gain = 0.098 ; free physical = 205 ; free virtual = 5248
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:39) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.922 ; gain = 0.098 ; free physical = 191 ; free virtual = 5247
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.922 ; gain = 0.098 ; free physical = 191 ; free virtual = 5247
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sizeLoop' (../myAccel.c:49) in function 'myFuncAccel' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:39) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-489] Unrolling loop 'copyLoop' (../myAccel.c:39) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'initLoop' (../myAccel.c:52) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'valueAsn' (../myAccel.c:60) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (../myAccel.c:62) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.2' (../myAccel.c:67) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'zeroAsn' (../myAccel.c:84) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (../myAccel.c:87) in function 'myFuncAccel' completely with a factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'myFuncAccel' (../myAccel.c:18)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 572.824 ; gain = 128.000 ; free physical = 164 ; free virtual = 5228
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'data0' (../myAccel.c:41:2).
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1' (../myAccel.c:63:7).
INFO: [XFORM 203-811] Inferring bus burst write of length 4 on port 'data2' (../myAccel.c:89:7).
INFO: [XFORM 203-531] Rewinding loop 'sizeLoop' (../myAccel.c:49) in function 'myFuncAccel'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'sizeLoop' in function 'myFuncAccel'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 572.824 ; gain = 128.000 ; free physical = 171 ; free virtual = 5235
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sizeLoop'.
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel': Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between bus read on port 'data0' (../myAccel.c:41) and bus read on port 'data0' (../myAccel.c:41).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel': Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1)
   between bus read on port 'data0' (../myAccel.c:42) and bus read on port 'data0' (../myAccel.c:41).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel': Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1)
   between bus read on port 'data0' (../myAccel.c:43) and bus read on port 'data0' (../myAccel.c:41).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel': Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between bus read on port 'data0' (../myAccel.c:44) and bus read on port 'data0' (../myAccel.c:41).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel': Unable to enforce a carried dependence constraint (II = 14, distance = 1, offset = 1)
   between bus read on port 'data0' (../myAccel.c:43) and bus read on port 'data0' (../myAccel.c:41).
WARNING: [SCHED 204-68] The II Violation in module 'myFuncAccel': Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1)
   between bus read on port 'data0' (../myAccel.c:44) and bus read on port 'data0' (../myAccel.c:41).
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 16, Depth = 73.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.83 seconds; current allocated memory: 64.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 65.778 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/threshold' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/data0' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/data1' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/data2' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myFuncAccel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Setting dangling out port 'myFuncAccel/data0_dataout' to 0.
WARNING: [RTGEN 206-101] Port 'myFuncAccel/size' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myFuncAccel/dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myFuncAccel/threshold' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'myFuncAccel/data1_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_sitofp_32ns_32_6_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myFuncAccel'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 67.538 MB.
==============================================================
File generated on Thu Nov 21 18:02:50 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 18:03:03 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 18:03:25 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../myAccel.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../myAccel.c:29:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ../myAccel.c
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.914 ; gain = 0.098 ; free physical = 198 ; free virtual = 5252
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.914 ; gain = 0.098 ; free physical = 198 ; free virtual = 5252
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:39) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.914 ; gain = 0.098 ; free physical = 196 ; free virtual = 5250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.914 ; gain = 0.098 ; free physical = 196 ; free virtual = 5250
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sizeLoop' (../myAccel.c:49) in function 'myFuncAccel' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:39) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-489] Unrolling loop 'copyLoop' (../myAccel.c:39) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'initLoop' (../myAccel.c:52) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'valueAsn' (../myAccel.c:60) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (../myAccel.c:62) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.2' (../myAccel.c:67) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'zeroAsn' (../myAccel.c:84) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (../myAccel.c:87) in function 'myFuncAccel' completely with a factor of 4.
INFO: [XFORM 203-721] Changing loop 'Loop_sizeLoop_proc' (../myAccel.c:49) to a process function for dataflow in function 'myFuncAccel'.
INFO: [XFORM 203-712] Applying dataflow to function 'myFuncAccel', detected/extracted 2 process function(s): 
	 'Block_codeRepl50_proc'
	 'Loop_sizeLoop_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_sizeLoop_proc' (../myAccel.c:48:28)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 572.816 ; gain = 128.000 ; free physical = 171 ; free virtual = 5230
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl50_proc' to 'Block_codeRepl50_pro' (../myAccel.c:41:5)
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1' (../myAccel.c:63:7).
INFO: [XFORM 203-811] Inferring bus burst write of length 4 on port 'data2' (../myAccel.c:89:7).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'data0' (../myAccel.c:41:2).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 572.816 ; gain = 128.000 ; free physical = 162 ; free virtual = 5222
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl50_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.45 seconds; current allocated memory: 83.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 83.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sizeLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 84.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 85.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 85.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 85.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl50_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_codeRepl50_pro/data0_dataout' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl50_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 86.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_sizeLoop_proc/data1_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_sitofp_32ns_32_6_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_sizeLoop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 88.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] ==============================================================
File generated on Thu Nov 21 18:04:10 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 18:04:37 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../myAccel.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../myAccel.c:29:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ../myAccel.c
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.918 ; gain = 0.098 ; free physical = 147 ; free virtual = 5187
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.918 ; gain = 0.098 ; free physical = 146 ; free virtual = 5187
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:39) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 444.918 ; gain = 0.098 ; free physical = 160 ; free virtual = 5166
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 444.918 ; gain = 0.098 ; free physical = 160 ; free virtual = 5166
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sizeLoop' (../myAccel.c:49) in function 'myFuncAccel' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:39) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-489] Unrolling loop 'copyLoop' (../myAccel.c:39) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'initLoop' (../myAccel.c:52) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'valueAsn' (../myAccel.c:60) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (../myAccel.c:62) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.2' (../myAccel.c:67) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'zeroAsn' (../myAccel.c:84) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (../myAccel.c:87) in function 'myFuncAccel' completely with a factor of 4.
INFO: [XFORM 203-721] Changing loop 'Loop_sizeLoop_proc' (../myAccel.c:49) to a process function for dataflow in function 'myFuncAccel'.
INFO: [XFORM 203-712] Applying dataflow to function 'myFuncAccel', detected/extracted 2 process function(s): 
	 'Block_codeRepl50_proc'
	 'Loop_sizeLoop_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_sizeLoop_proc' (../myAccel.c:48:28)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 572.820 ; gain = 128.000 ; free physical = 140 ; free virtual = 5147
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl50_proc' to 'Block_codeRepl50_pro' (../myAccel.c:41:5)
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1' (../myAccel.c:63:7).
INFO: [XFORM 203-811] Inferring bus burst write of length 4 on port 'data2' (../myAccel.c:89:7).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'data0' (../myAccel.c:41:2).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 572.820 ; gain = 128.000 ; free physical = 132 ; free virtual = 5139
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl50_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.07 seconds; current allocated memory: 83.356 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 83.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sizeLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 84.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 85.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 85.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 85.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl50_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_codeRepl50_pro/data0_dataout' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl50_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 86.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_sizeLoop_proc/data1_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_sitofp_32ns_32_6_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_sizeLoop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 88.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] ==============================================================
File generated on Thu Nov 21 18:17:52 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 18:21:15 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 18:22:41 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 18:30:58 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 18:31:52 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 18:37:51 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 18:38:04 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 18:45:56 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 18:46:16 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 18:46:31 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Thu Nov 21 18:46:45 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 00:35:22 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 00:40:25 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 00:52:48 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 00:53:02 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 00:53:44 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../myAccel.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.922 ; gain = 0.098 ; free physical = 523 ; free virtual = 5276
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.922 ; gain = 0.098 ; free physical = 523 ; free virtual = 5276
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:40) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.922 ; gain = 0.098 ; free physical = 511 ; free virtual = 5275
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.922 ; gain = 0.098 ; free physical = 511 ; free virtual = 5275
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sizeLoop' (../myAccel.c:50) in function 'myFuncAccel' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:40) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-489] Unrolling loop 'copyLoop' (../myAccel.c:40) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'initLoop' (../myAccel.c:55) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'valueAsn' (../myAccel.c:63) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (../myAccel.c:68) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.2' (../myAccel.c:73) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'zeroAsn' (../myAccel.c:90) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (../myAccel.c:93) in function 'myFuncAccel' completely with a factor of 4.
INFO: [XFORM 203-11] Balancing expressions in function 'myFuncAccel' (../myAccel.c:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 572.824 ; gain = 128.000 ; free physical = 491 ; free virtual = 5255
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.364'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.061'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.263'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.162'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.364'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.061'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.263'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.162'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data0' (../myAccel.c:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.364'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.061'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.263'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.162'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.364'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.061'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.263'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.162'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data0' (../myAccel.c:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.364'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.061'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.263'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.162'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.364'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.061'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.263'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.162'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data0' (../myAccel.c:19).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.364'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.061'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.263'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.162'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.364'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.061'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.263'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.162'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'data0' (../myAccel.c:19).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'data0' (../myAccel.c:42:2).
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1' (../myAccel.c:69:7).
INFO: [XFORM 203-811] Inferring bus burst write of length 4 on port 'data2' (../myAccel.c:95:7).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 572.824 ; gain = 128.000 ; free physical = 498 ; free virtual = 5262
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sizeLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.75 seconds; current allocated memory: 64.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 65.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/threshold' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/data0' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/data1' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/data2' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myFuncAccel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myFuncAccel/size' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
File generated on Fri Nov 22 00:55:47 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 00:58:17 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 00:58:45 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 00:59:06 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 01:04:33 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 01:09:41 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 01:10:16 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 01:10:59 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 01:12:33 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 01:13:07 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../myAccel.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../myAccel.c:36:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ../myAccel.c
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.922 ; gain = 0.098 ; free physical = 370 ; free virtual = 5193
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.922 ; gain = 0.098 ; free physical = 370 ; free virtual = 5193
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:46) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.922 ; gain = 0.098 ; free physical = 370 ; free virtual = 5193
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.922 ; gain = 0.098 ; free physical = 357 ; free virtual = 5194
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sizeLoop' (../myAccel.c:57) in function 'myFuncAccel' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:46) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-489] Unrolling loop 'copyLoop' (../myAccel.c:46) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'initLoop' (../myAccel.c:62) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'valueAsn' (../myAccel.c:70) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (../myAccel.c:72) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.2' (../myAccel.c:78) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'zeroAsn' (../myAccel.c:95) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (../myAccel.c:98) in function 'myFuncAccel' completely with a factor of 4.
INFO: [XFORM 203-721] Changing loop 'Loop_sizeLoop_proc' (../myAccel.c:57) to a process function for dataflow in function 'myFuncAccel'.
INFO: [XFORM 203-712] Applying dataflow to function 'myFuncAccel', detected/extracted 2 process function(s): 
	 'Block_codeRepl51_proc'
	 'Loop_sizeLoop_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_sizeLoop_proc' (../myAccel.c:56:28)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 572.824 ; gain = 128.000 ; free physical = 338 ; free virtual = 5176
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl51_proc' to 'Block_codeRepl51_pro' (../myAccel.c:48:5)
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1' (../myAccel.c:74:7).
INFO: [XFORM 203-811] Inferring bus burst write of length 4 on port 'data2' (../myAccel.c:100:7).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'data0' (../myAccel.c:48:2).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 572.824 ; gain = 128.000 ; free physical = 329 ; free virtual = 5166
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl51_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.21 seconds; current allocated memory: 83.357 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 83.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sizeLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 84.296 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 85.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 85.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 85.538 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl51_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_codeRepl51_pro/data0_dataout' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl51_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 86.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_sizeLoop_proc/data1_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_sitofp_32ns_32_6_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_sizeLoop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 88.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] ==============================================================
File generated on Fri Nov 22 01:14:00 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../myAccel.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../myAccel.c:36:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ../myAccel.c
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.914 ; gain = 0.098 ; free physical = 414 ; free virtual = 5216
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.914 ; gain = 0.098 ; free physical = 414 ; free virtual = 5216
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:46) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.914 ; gain = 0.098 ; free physical = 416 ; free virtual = 5216
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.914 ; gain = 0.098 ; free physical = 416 ; free virtual = 5216
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sizeLoop' (../myAccel.c:57) in function 'myFuncAccel' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:46) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-489] Unrolling loop 'copyLoop' (../myAccel.c:46) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'initLoop' (../myAccel.c:61) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'valueAsn' (../myAccel.c:69) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (../myAccel.c:71) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.2' (../myAccel.c:77) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'zeroAsn' (../myAccel.c:94) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (../myAccel.c:97) in function 'myFuncAccel' completely with a factor of 4.
INFO: [XFORM 203-721] Changing loop 'Loop_sizeLoop_proc' (../myAccel.c:57) to a process function for dataflow in function 'myFuncAccel'.
INFO: [XFORM 203-712] Applying dataflow to function 'myFuncAccel', detected/extracted 2 process function(s): 
	 'Block_codeRepl51_proc'
	 'Loop_sizeLoop_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_sizeLoop_proc' (../myAccel.c:56:28)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 572.816 ; gain = 128.000 ; free physical = 393 ; free virtual = 5196
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl51_proc' to 'Block_codeRepl51_pro' (../myAccel.c:48:5)
INFO: [XFORM 203-811] Inferring bus burst write of length 4 on port 'data2' (../myAccel.c:99:7).
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1' (../myAccel.c:73:7).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'data0' (../myAccel.c:48:2).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 572.816 ; gain = 128.000 ; free physical = 385 ; free virtual = 5187
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl51_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.19 seconds; current allocated memory: 83.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 83.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sizeLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 84.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 85.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 85.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 85.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl51_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_codeRepl51_pro/data0_dataout' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl51_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 86.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_sizeLoop_proc/data1_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_sitofp_32ns_32_6_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_sizeLoop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 88.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/size' to 'ap_none'.
==============================================================
File generated on Fri Nov 22 01:14:32 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../myAccel.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../myAccel.c:36:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ../myAccel.c
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.922 ; gain = 0.098 ; free physical = 381 ; free virtual = 5181
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.922 ; gain = 0.098 ; free physical = 381 ; free virtual = 5181
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:46) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.922 ; gain = 0.098 ; free physical = 388 ; free virtual = 5186
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.922 ; gain = 0.098 ; free physical = 388 ; free virtual = 5186
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sizeLoop' (../myAccel.c:57) in function 'myFuncAccel' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:46) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-489] Unrolling loop 'copyLoop' (../myAccel.c:46) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'initLoop' (../myAccel.c:61) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'valueAsn' (../myAccel.c:69) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (../myAccel.c:71) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.2' (../myAccel.c:77) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'zeroAsn' (../myAccel.c:94) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (../myAccel.c:97) in function 'myFuncAccel' completely with a factor of 4.
INFO: [XFORM 203-721] Changing loop 'Loop_sizeLoop_proc' (../myAccel.c:57) to a process function for dataflow in function 'myFuncAccel'.
INFO: [XFORM 203-712] Applying dataflow to function 'myFuncAccel', detected/extracted 2 process function(s): 
	 'Block_codeRepl50_proc'
	 'Loop_sizeLoop_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_sizeLoop_proc' (../myAccel.c:56:28)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 572.824 ; gain = 128.000 ; free physical = 367 ; free virtual = 5167
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl50_proc' to 'Block_codeRepl50_pro' (../myAccel.c:48:5)
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1' (../myAccel.c:73:7).
INFO: [XFORM 203-811] Inferring bus burst write of length 4 on port 'data2' (../myAccel.c:99:7).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'data0' (../myAccel.c:48:2).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 572.824 ; gain = 128.000 ; free physical = 358 ; free virtual = 5158
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl50_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.6 seconds; current allocated memory: 83.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 83.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sizeLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 84.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 85.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 85.397 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 85.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl50_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_codeRepl50_pro/data0_dataout' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl50_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 86.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_sizeLoop_proc/data1_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_sitofp_32ns_32_6_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_sizeLoop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 88.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/size' to 'ap_none'.
==============================================================
File generated on Fri Nov 22 01:15:01 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 01:17:02 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../myAccel.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../myAccel.c:36:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ../myAccel.c
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.922 ; gain = 0.098 ; free physical = 392 ; free virtual = 5201
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.922 ; gain = 0.098 ; free physical = 392 ; free virtual = 5201
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:47) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.922 ; gain = 0.098 ; free physical = 391 ; free virtual = 5200
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.922 ; gain = 0.098 ; free physical = 391 ; free virtual = 5200
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sizeLoop' (../myAccel.c:58) in function 'myFuncAccel' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:47) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-489] Unrolling loop 'copyLoop' (../myAccel.c:47) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'initLoop' (../myAccel.c:62) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'valueAsn' (../myAccel.c:70) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (../myAccel.c:73) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.2' (../myAccel.c:79) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'zeroAsn' (../myAccel.c:96) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (../myAccel.c:99) in function 'myFuncAccel' completely with a factor of 4.
INFO: [XFORM 203-721] Changing loop 'Loop_sizeLoop_proc' (../myAccel.c:58) to a process function for dataflow in function 'myFuncAccel'.
INFO: [XFORM 203-712] Applying dataflow to function 'myFuncAccel', detected/extracted 2 process function(s): 
	 'Block_codeRepl51_proc'
	 'Loop_sizeLoop_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_sizeLoop_proc' (../myAccel.c:57:28)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 572.824 ; gain = 128.000 ; free physical = 367 ; free virtual = 5181
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl51_proc' to 'Block_codeRepl51_pro' (../myAccel.c:49:5)
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1' (../myAccel.c:75:7).
INFO: [XFORM 203-811] Inferring bus burst write of length 4 on port 'data2' (../myAccel.c:101:7).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'data0' (../myAccel.c:49:2).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 572.824 ; gain = 128.000 ; free physical = 359 ; free virtual = 5172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl51_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.18 seconds; current allocated memory: 83.360 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 83.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sizeLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 84.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 85.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 85.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 85.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl51_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_codeRepl51_pro/data0_dataout' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl51_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 86.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_sizeLoop_proc/data1_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_sitofp_32ns_32_6_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_sizeLoop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 88.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500]==============================================================
File generated on Fri Nov 22 01:17:28 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../myAccel.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../myAccel.c:36:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ../myAccel.c
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.918 ; gain = 0.098 ; free physical = 393 ; free virtual = 5204
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.918 ; gain = 0.098 ; free physical = 393 ; free virtual = 5204
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:47) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.918 ; gain = 0.098 ; free physical = 392 ; free virtual = 5204
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.918 ; gain = 0.098 ; free physical = 390 ; free virtual = 5205
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sizeLoop' (../myAccel.c:58) in function 'myFuncAccel' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:47) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-489] Unrolling loop 'copyLoop' (../myAccel.c:47) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'valueAsn' (../myAccel.c:70) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (../myAccel.c:73) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (../myAccel.c:79) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'zeroAsn' (../myAccel.c:96) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (../myAccel.c:99) in function 'myFuncAccel' completely with a factor of 4.
INFO: [XFORM 203-721] Changing loop 'Loop_sizeLoop_proc' (../myAccel.c:58) to a process function for dataflow in function 'myFuncAccel'.
INFO: [XFORM 203-712] Applying dataflow to function 'myFuncAccel', detected/extracted 2 process function(s): 
	 'Block_codeRepl50_proc'
	 'Loop_sizeLoop_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_sizeLoop_proc' (../myAccel.c:57:28)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 572.820 ; gain = 128.000 ; free physical = 369 ; free virtual = 5186
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl50_proc' to 'Block_codeRepl50_pro' (../myAccel.c:49:5)
INFO: [XFORM 203-811] Inferring bus burst write of length 4 on port 'data2' (../myAccel.c:101:7).
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1' (../myAccel.c:75:7).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'data0' (../myAccel.c:49:2).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 572.820 ; gain = 128.000 ; free physical = 359 ; free virtual = 5176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl50_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.17 seconds; current allocated memory: 83.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 83.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sizeLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 84.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 85.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 85.392 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 85.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl50_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_codeRepl50_pro/data0_dataout' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl50_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 86.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_sizeLoop_proc/data1_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_sitofp_32ns_32_6_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_sizeLoop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 88.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/dim' to 'ap_none'.
==============================================================
File generated on Fri Nov 22 01:19:21 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../myAccel.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../myAccel.c:36:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ../myAccel.c
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.914 ; gain = 0.098 ; free physical = 377 ; free virtual = 5197
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.914 ; gain = 0.098 ; free physical = 377 ; free virtual = 5197
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:46) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.914 ; gain = 0.098 ; free physical = 381 ; free virtual = 5196
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.914 ; gain = 0.098 ; free physical = 381 ; free virtual = 5196
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sizeLoop' (../myAccel.c:57) in function 'myFuncAccel' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:46) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-489] Unrolling loop 'copyLoop' (../myAccel.c:46) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'initLoop' (../myAccel.c:61) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'valueAsn' (../myAccel.c:69) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (../myAccel.c:72) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.2' (../myAccel.c:78) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'zeroAsn' (../myAccel.c:96) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (../myAccel.c:99) in function 'myFuncAccel' completely with a factor of 4.
INFO: [XFORM 203-721] Changing loop 'Loop_sizeLoop_proc' (../myAccel.c:57) to a process function for dataflow in function 'myFuncAccel'.
INFO: [XFORM 203-712] Applying dataflow to function 'myFuncAccel', detected/extracted 2 process function(s): 
	 'Block_codeRepl50_proc15'
	 'Loop_sizeLoop_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_sizeLoop_proc' (../myAccel.c:56:28)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 572.816 ; gain = 128.000 ; free physical = 360 ; free virtual = 5177
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl50_proc15' to 'Block_codeRepl50_pro' (../myAccel.c:48:5)
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable '.1520'.
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1' (../myAccel.c:74:7).
INFO: [XFORM 203-811] Inferring bus burst write of length 4 on port 'data2' (../myAccel.c:101:7).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'data0' (../myAccel.c:48:2).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 572.816 ; gain = 128.000 ; free physical = 298 ; free virtual = 5145
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl50_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.36 seconds; current allocated memory: 83.931 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 84.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sizeLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 84.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 85.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 86.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 86.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl50_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_codeRepl50_pro/data0_dataout' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl50_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 87.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_sizeLoop_proc/data1_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_sitofp_32ns_32_6_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_sizeLoop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 89.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/threshold' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/data0' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/data1' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/data2' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myFuncAccel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myFuncAccel/size' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myFuncAccel/dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myFuncAccel/threshold' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myFuncAccel'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 92.212 MB.
INFO: [RTMG 210-285] Implementing FIFO 'data0_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
File generated on Fri Nov 22 01:19:46 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../myAccel.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../myAccel.c:36:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ../myAccel.c
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.918 ; gain = 0.098 ; free physical = 378 ; free virtual = 5195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.918 ; gain = 0.098 ; free physical = 378 ; free virtual = 5195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:46) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.918 ; gain = 0.098 ; free physical = 379 ; free virtual = 5196
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.918 ; gain = 0.098 ; free physical = 379 ; free virtual = 5196
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sizeLoop' (../myAccel.c:57) in function 'myFuncAccel' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:46) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-489] Unrolling loop 'copyLoop' (../myAccel.c:46) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'initLoop' (../myAccel.c:61) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'valueAsn' (../myAccel.c:69) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (../myAccel.c:72) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.2' (../myAccel.c:78) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'zeroAsn' (../myAccel.c:96) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (../myAccel.c:99) in function 'myFuncAccel' completely with a factor of 4.
INFO: [XFORM 203-721] Changing loop 'Loop_sizeLoop_proc' (../myAccel.c:57) to a process function for dataflow in function 'myFuncAccel'.
INFO: [XFORM 203-712] Applying dataflow to function 'myFuncAccel', detected/extracted 2 process function(s): 
	 'Block_codeRepl50_proc15'
	 'Loop_sizeLoop_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_sizeLoop_proc' (../myAccel.c:56:28)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 572.820 ; gain = 128.000 ; free physical = 367 ; free virtual = 5177
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl50_proc15' to 'Block_codeRepl50_pro' (../myAccel.c:48:5)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.01'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.16'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.27'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.38'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.49'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.510'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.611'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.712'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.813'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.914'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1015'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1116'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1217'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1318'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1419'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1520'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable ''.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable '.1520'.
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1' (../myAccel.c:74:7).
INFO: [XFORM 203-811] Inferring bus burst write of length 4 on port 'data2' (../myAccel.c:101:7).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'data0' (../myAccel.c:48:2).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 572.820 ; gain = 128.000 ; free physical = 363 ; free virtual = 5172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl50_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.75 seconds; current allocated memory: 83.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 84.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sizeLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 84.882 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 85.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 86.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 86.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl50_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_codeRepl50_pro/data0_dataout' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl50_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 87.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_sizeLoop_proc/data1_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_sitofp_32ns_32_6_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_sizeLoop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 89.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/threshold' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/data0' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/data1' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/data2' to 'ap_bus'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myFuncAccel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'myFuncAccel/size' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myFuncAccel/dim' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'myFuncAccel/threshold' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myFuncAccel'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 92.222 MB.
INFO: [RTMG 210-285] Implementing FIFO 'data0_load_loc_chann_U(fifo_w32_d2_A)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
File generated on Fri Nov 22 01:39:52 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../myAccel.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../myAccel.c:36:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ../myAccel.c
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.918 ; gain = 0.098 ; free physical = 641 ; free virtual = 5102
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.918 ; gain = 0.098 ; free physical = 641 ; free virtual = 5102
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:46) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.918 ; gain = 0.098 ; free physical = 645 ; free virtual = 5112
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.918 ; gain = 0.098 ; free physical = 644 ; free virtual = 5112
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sizeLoop' (../myAccel.c:57) in function 'myFuncAccel' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:46) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-489] Unrolling loop 'copyLoop' (../myAccel.c:46) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'initLoop' (../myAccel.c:61) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'valueAsn' (../myAccel.c:69) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (../myAccel.c:73) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.2' (../myAccel.c:79) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'zeroAsn' (../myAccel.c:96) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (../myAccel.c:100) in function 'myFuncAccel' completely with a factor of 4.
INFO: [XFORM 203-721] Changing loop 'Loop_sizeLoop_proc' (../myAccel.c:57) to a process function for dataflow in function 'myFuncAccel'.
INFO: [XFORM 203-712] Applying dataflow to function 'myFuncAccel', detected/extracted 2 process function(s): 
	 'Block_codeRepl50_proc'
	 'Loop_sizeLoop_proc'.
INFO: [XFORM 203-11] Balancing expressions in function 'Loop_sizeLoop_proc' (../myAccel.c:56:28)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 572.820 ; gain = 128.000 ; free physical = 623 ; free virtual = 5092
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl50_proc' to 'Block_codeRepl50_pro' (../myAccel.c:48:5)
INFO: [XFORM 203-811] Inferring bus burst write of length 4 on port 'data2' (../myAccel.c:102:7).
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1' (../myAccel.c:75:7).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'data0' (../myAccel.c:48:2).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 572.820 ; gain = 128.000 ; free physical = 613 ; free virtual = 5083
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl50_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.25 seconds; current allocated memory: 83.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 83.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sizeLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 84.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 85.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 85.451 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 85.593 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl50_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_codeRepl50_pro/data0_dataout' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl50_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 86.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_sizeLoop_proc/data1_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_sitofp_32ns_32_6_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_sizeLoop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 88.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500]==============================================================
File generated on Fri Nov 22 01:40:20 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 02:38:45 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 02:40:34 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 02:40:55 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 02:41:22 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 02:41:44 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 02:43:42 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 02:44:24 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 02:46:28 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 02:47:06 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 02:47:27 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 02:48:21 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 02:48:55 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 02:50:14 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 02:51:29 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 03:01:26 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 03:07:44 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 03:09:42 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
File generated on Fri Nov 22 03:10:26 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../myAccel.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../myAccel.c:34:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ../myAccel.c
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.918 ; gain = 0.098 ; free physical = 192 ; free virtual = 4720
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.918 ; gain = 0.098 ; free physical = 192 ; free virtual = 4720
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:47) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.918 ; gain = 0.098 ; free physical = 188 ; free virtual = 4719
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.918 ; gain = 0.098 ; free physical = 188 ; free virtual = 4719
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sizeLoop' (../myAccel.c:58) in function 'myFuncAccel' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:47) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-489] Unrolling loop 'copyLoop' (../myAccel.c:47) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'initLoop' (../myAccel.c:62) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'valueAsn' (../myAccel.c:69) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (../myAccel.c:72) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.2' (../myAccel.c:78) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'zeroAsn' (../myAccel.c:96) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (../myAccel.c:99) in function 'myFuncAccel' completely with a factor of 4.
INFO: [XFORM 203-721] Changing loop 'Loop_sizeLoop_proc' (../myAccel.c:58) to a process function for dataflow in function 'myFuncAccel'.
INFO: [XFORM 203-712] Applying dataflow to function 'myFuncAccel', detected/extracted 2 process function(s): 
	 'Block_codeRepl50_proc'
	 'Loop_sizeLoop_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 572.820 ; gain = 128.000 ; free physical = 168 ; free virtual = 4700
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl50_proc' to 'Block_codeRepl50_pro' (../myAccel.c:49:5)
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1' (../myAccel.c:74:7).
INFO: [XFORM 203-811] Inferring bus burst write of length 4 on port 'data2' (../myAccel.c:101:7).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'data0' (../myAccel.c:49:2).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 572.820 ; gain = 128.000 ; free physical = 160 ; free virtual = 4692
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl50_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.24 seconds; current allocated memory: 83.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 83.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sizeLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 84.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 85.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 85.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 85.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl50_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_codeRepl50_pro/data0_dataout' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl50_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 86.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_sizeLoop_proc/data1_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_sizeLoop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 88.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/threshold' to 'ap_none'.
==============================================================
File generated on Fri Nov 22 03:12:56 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '../myAccel.c' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ../myAccel.c:34:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file ../myAccel.c
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.922 ; gain = 0.098 ; free physical = 213 ; free virtual = 4707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 444.922 ; gain = 0.098 ; free physical = 213 ; free virtual = 4707
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:47) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.922 ; gain = 0.098 ; free physical = 212 ; free virtual = 4705
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 444.922 ; gain = 0.098 ; free physical = 212 ; free virtual = 4705
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'sizeLoop' (../myAccel.c:60) in function 'myFuncAccel' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'copyLoop' (../myAccel.c:47) in function 'myFuncAccel': changing partial unrolling into complete unrolling since the unrolling factor (=4) is no less than the loop trip count (=4).
INFO: [HLS 200-489] Unrolling loop 'copyLoop' (../myAccel.c:47) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'initLoop' (../myAccel.c:64) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'valueAsn' (../myAccel.c:71) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.1' (../myAccel.c:74) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2.2' (../myAccel.c:80) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'zeroAsn' (../myAccel.c:98) in function 'myFuncAccel' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.3.1' (../myAccel.c:101) in function 'myFuncAccel' completely with a factor of 4.
INFO: [XFORM 203-721] Changing loop 'Loop_sizeLoop_proc' (../myAccel.c:60) to a process function for dataflow in function 'myFuncAccel'.
INFO: [XFORM 203-712] Applying dataflow to function 'myFuncAccel', detected/extracted 2 process function(s): 
	 'Block_codeRepl50_proc'
	 'Loop_sizeLoop_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 572.824 ; gain = 128.000 ; free physical = 188 ; free virtual = 4685
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl50_proc' to 'Block_codeRepl50_pro' (../myAccel.c:51:5)
INFO: [XFORM 203-811] Inferring bus burst read of length 4 on port 'data1' (../myAccel.c:76:7).
INFO: [XFORM 203-811] Inferring bus burst write of length 4 on port 'data2' (../myAccel.c:103:7).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'data0' (../myAccel.c:51:2).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 572.824 ; gain = 128.000 ; free physical = 179 ; free virtual = 4676
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myFuncAccel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl50_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.16 seconds; current allocated memory: 83.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 83.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sizeLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 4, Final II = 4, Depth = 40.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 84.284 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 85.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 85.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 85.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl50_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Block_codeRepl50_pro/data0_dataout' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl50_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 86.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_sizeLoop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_sizeLoop_proc/data1_dataout' to 0.
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fcmp_32ns_32ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_sizeLoop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 88.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myFuncAccel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/size' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/dim' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myFuncAccel/threshold' to 'ap_none'.
==============================================================
File generated on Fri Nov 22 03:13:37 EET 2019
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
==============================================================
