// Seed: 1151843723
`define pp_0 0
`define pp_1 0
module module_0 ();
  always @(posedge 1 or posedge 1) begin
    @(negedge (1) or negedge 1);
  end
  reg id_0;
  reg id_1, id_2, id_3, id_4, id_5, id_6;
  type_10(
      id_0, id_5
  );
  initial begin
    id_2 = id_4;
  end
  assign id_0 = id_0 == 1 - 1;
  logic id_7;
  initial begin
    id_6 <= 1;
  end
endmodule
