INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/Documents/GCPU_implementation-/ALU/ALU.sim/sim_1/synth/func/xsim/tb_uart_controller_rx_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module FreqCtrl
INFO: [VRFC 10-311] analyzing module GPPU
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-311] analyzing module Program_counter
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-311] analyzing module SUART_Controller
INFO: [VRFC 10-311] analyzing module Visualizer32B
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/Documents/GCPU_implementation-/ALU/ALU.srcs/sources_1/new/SUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUART_Controller
WARNING: [VRFC 10-3609] overwriting previous definition of module 'SUART_Controller' [C:/Users/Ciudad Maderas/Documents/GCPU_implementation-/ALU/ALU.srcs/sources_1/new/SUART.v:8]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ciudad Maderas/Documents/GCPU_implementation-/ALU/ALU.srcs/sim_1/new/UART_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_controller_rx
