// Seed: 3105043045
module module_0 (
    input  uwire id_0,
    input  wire  id_1,
    output tri0  id_2,
    output tri1  id_3,
    input  tri0  id_4,
    input  tri0  id_5
);
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd55
) (
    input supply1 id_0
    , id_12,
    inout supply0 _id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri id_4,
    input wor id_5
    , id_13,
    input tri id_6,
    output supply1 id_7,
    input uwire id_8,
    input wand id_9,
    input tri0 id_10
);
  wire [-1 : {  1 'b0 {  id_1  }  }] id_14;
  assign id_13 = -1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_7,
      id_7,
      id_2,
      id_9
  );
  assign modCall_1.id_4 = 0;
  wire id_15;
endmodule
