# aclk {FREQ_HZ 2e+08 CLK_DOMAIN system_processing_system7_0_2_FCLK_CLK0 PHASE 0.000}
# Clock Domain: system_processing_system7_0_2_FCLK_CLK0
create_clock -name aclk -period 5.000 [get_ports aclk]
# Generated clocks
