[04/28 18:12:24      0s] 
[04/28 18:12:24      0s] Cadence Innovus(TM) Implementation System.
[04/28 18:12:24      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/28 18:12:24      0s] 
[04/28 18:12:24      0s] Version:	v19.12-s087_1, built Mon Nov 11 17:32:01 PST 2019
[04/28 18:12:24      0s] Options:	
[04/28 18:12:24      0s] Date:		Thu Apr 28 18:12:24 2022
[04/28 18:12:24      0s] Host:		islabx6 (x86_64 w/Linux 2.6.32-642.el6.x86_64) (6cores*24cpus*Intel(R) Xeon(R) CPU E5-2630 0 @ 2.30GHz 15360KB)
[04/28 18:12:24      0s] OS:		CentOS release 6.8 (Final)
[04/28 18:12:24      0s] 
[04/28 18:12:24      0s] License:
[04/28 18:12:25      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[04/28 18:12:25      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[04/28 18:12:48     14s] @(#)CDS: Innovus v19.12-s087_1 (64bit) 11/11/2019 17:32 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/28 18:12:48     14s] @(#)CDS: NanoRoute 19.12-s087_1 NR191024-1807/19_12-UB (database version 18.20, 485.7.1) {superthreading v1.51}
[04/28 18:12:48     14s] @(#)CDS: AAE 19.12-s033 (64bit) 11/11/2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/28 18:12:48     14s] @(#)CDS: CTE 19.12-s033_1 () Oct 24 2019 14:09:28 ( )
[04/28 18:12:48     14s] @(#)CDS: SYNTECH 19.12-s008_1 () Oct  6 2019 23:25:36 ( )
[04/28 18:12:48     14s] @(#)CDS: CPE v19.12-s079
[04/28 18:12:48     14s] @(#)CDS: IQuantus/TQuantus 19.1.3-s095 (64bit) Fri Aug 30 18:16:09 PDT 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[04/28 18:12:48     14s] @(#)CDS: OA 22.60-p024 Thu Sep  5 03:05:12 2019
[04/28 18:12:48     14s] @(#)CDS: SGN 18.10-d003 (18-Jul-2018) (64 bit executable, Qt5.9.1)
[04/28 18:12:48     14s] @(#)CDS: RCDB 11.14.18
[04/28 18:12:48     14s] @(#)CDS: STYLUS 19.10-s011_1 (09/04/2019 02:55 PDT)
[04/28 18:12:48     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE.

[04/28 18:12:48     14s] Change the soft stacksize limit to 0.2%RAM (193 mbytes). Set global soft_stack_size_limit to change the value.
[04/28 18:12:53     15s] 
[04/28 18:12:53     15s] **INFO:  MMMC transition support version v31-84 
[04/28 18:12:53     15s] 
[04/28 18:12:53     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[04/28 18:12:53     15s] <CMD> suppressMessage ENCEXT-2799
[04/28 18:12:53     15s] <CMD> win
[04/28 18:14:11     23s] <CMD> encMessage warning 0
[04/28 18:14:11     23s] Suppress "**WARN ..." messages.
[04/28 18:14:11     23s] <CMD> encMessage debug 0
[04/28 18:14:11     23s] <CMD> encMessage info 0
[04/28 18:14:11     24s] **WARN: (IMPLF-119):	LAYER 'METAL1' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/28 18:14:11     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/28 18:14:11     24s] **WARN: (IMPLF-119):	LAYER 'METAL2' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/28 18:14:11     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/28 18:14:11     24s] **WARN: (IMPLF-119):	LAYER 'METAL3' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/28 18:14:11     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/28 18:14:11     24s] **WARN: (IMPLF-119):	LAYER 'METAL4' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/28 18:14:11     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/28 18:14:11     24s] **WARN: (IMPLF-119):	LAYER 'METAL5' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/28 18:14:11     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/28 18:14:11     24s] **WARN: (IMPLF-119):	LAYER 'METAL6' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/28 18:14:11     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/28 18:14:11     24s] **WARN: (IMPLF-119):	LAYER 'METAL7' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/28 18:14:11     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/28 18:14:11     24s] **WARN: (IMPLF-119):	LAYER 'METAL8' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/28 18:14:11     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/28 18:14:11     24s] **WARN: (IMPLF-119):	LAYER 'VIA12' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/28 18:14:11     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/28 18:14:11     24s] **WARN: (IMPLF-119):	LAYER 'VIA23' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/28 18:14:11     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/28 18:14:11     24s] **WARN: (IMPLF-119):	LAYER 'VIA34' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/28 18:14:11     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/28 18:14:11     24s] **WARN: (IMPLF-119):	LAYER 'VIA45' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/28 18:14:11     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/28 18:14:11     24s] **WARN: (IMPLF-119):	LAYER 'VIA56' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/28 18:14:11     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/28 18:14:11     24s] **WARN: (IMPLF-119):	LAYER 'VIA67' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/28 18:14:11     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/28 18:14:11     24s] **WARN: (IMPLF-119):	LAYER 'VIA78' has been found in the database. Its content except ANTENNA* data will be ignored.
[04/28 18:14:11     24s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[04/28 18:14:11     24s] **WARN: (IMPLF-44):	Macro 'PDC0102CDG' has no SIZE statement or a zero SIZE
[04/28 18:14:11     24s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/28 18:14:11     24s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/28 18:14:11     24s] is not loaded in the Innovus database and cannot be used in the
[04/28 18:14:11     24s] netlist.
[04/28 18:14:11     24s] **WARN: (IMPLF-44):	Macro 'PDC0204CDG' has no SIZE statement or a zero SIZE
[04/28 18:14:11     24s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/28 18:14:11     24s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/28 18:14:11     24s] is not loaded in the Innovus database and cannot be used in the
[04/28 18:14:11     24s] netlist.
[04/28 18:14:11     24s] **WARN: (IMPLF-44):	Macro 'PDC0408CDG' has no SIZE statement or a zero SIZE
[04/28 18:14:11     24s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/28 18:14:11     24s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/28 18:14:11     24s] is not loaded in the Innovus database and cannot be used in the
[04/28 18:14:11     24s] netlist.
[04/28 18:14:11     24s] **WARN: (IMPLF-44):	Macro 'PDC1216CDG' has no SIZE statement or a zero SIZE
[04/28 18:14:11     24s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/28 18:14:11     24s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/28 18:14:11     24s] is not loaded in the Innovus database and cannot be used in the
[04/28 18:14:11     24s] netlist.
[04/28 18:14:11     24s] **WARN: (IMPLF-44):	Macro 'PDS0102CDG' has no SIZE statement or a zero SIZE
[04/28 18:14:11     24s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/28 18:14:11     24s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/28 18:14:11     24s] is not loaded in the Innovus database and cannot be used in the
[04/28 18:14:11     24s] netlist.
[04/28 18:14:11     24s] **WARN: (IMPLF-44):	Macro 'PDS0204CDG' has no SIZE statement or a zero SIZE
[04/28 18:14:11     24s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/28 18:14:11     24s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/28 18:14:11     24s] is not loaded in the Innovus database and cannot be used in the
[04/28 18:14:11     24s] netlist.
[04/28 18:14:11     24s] **WARN: (IMPLF-44):	Macro 'PDS0408CDG' has no SIZE statement or a zero SIZE
[04/28 18:14:11     24s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/28 18:14:11     24s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/28 18:14:11     24s] is not loaded in the Innovus database and cannot be used in the
[04/28 18:14:11     24s] netlist.
[04/28 18:14:11     24s] **WARN: (IMPLF-44):	Macro 'PDS1216CDG' has no SIZE statement or a zero SIZE
[04/28 18:14:11     24s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/28 18:14:11     24s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/28 18:14:11     24s] is not loaded in the Innovus database and cannot be used in the
[04/28 18:14:11     24s] netlist.
[04/28 18:14:11     24s] **WARN: (IMPLF-44):	Macro 'PRC0102CDG' has no SIZE statement or a zero SIZE
[04/28 18:14:11     24s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/28 18:14:11     24s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/28 18:14:11     24s] is not loaded in the Innovus database and cannot be used in the
[04/28 18:14:11     24s] netlist.
[04/28 18:14:11     24s] **WARN: (IMPLF-44):	Macro 'PRC0204CDG' has no SIZE statement or a zero SIZE
[04/28 18:14:11     24s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/28 18:14:11     24s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/28 18:14:11     24s] is not loaded in the Innovus database and cannot be used in the
[04/28 18:14:11     24s] netlist.
[04/28 18:14:11     24s] **WARN: (IMPLF-44):	Macro 'PRC0408CDG' has no SIZE statement or a zero SIZE
[04/28 18:14:11     24s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/28 18:14:11     24s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/28 18:14:11     24s] is not loaded in the Innovus database and cannot be used in the
[04/28 18:14:11     24s] netlist.
[04/28 18:14:11     24s] **WARN: (IMPLF-44):	Macro 'PRC1216CDG' has no SIZE statement or a zero SIZE
[04/28 18:14:11     24s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/28 18:14:11     24s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/28 18:14:11     24s] is not loaded in the Innovus database and cannot be used in the
[04/28 18:14:11     24s] netlist.
[04/28 18:14:11     24s] **WARN: (IMPLF-44):	Macro 'PRS0102CDG' has no SIZE statement or a zero SIZE
[04/28 18:14:11     24s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/28 18:14:11     24s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/28 18:14:11     24s] is not loaded in the Innovus database and cannot be used in the
[04/28 18:14:11     24s] netlist.
[04/28 18:14:11     24s] **WARN: (IMPLF-44):	Macro 'PRS0204CDG' has no SIZE statement or a zero SIZE
[04/28 18:14:11     24s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/28 18:14:11     24s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/28 18:14:11     24s] is not loaded in the Innovus database and cannot be used in the
[04/28 18:14:11     24s] netlist.
[04/28 18:14:11     24s] **WARN: (IMPLF-44):	Macro 'PRS0408CDG' has no SIZE statement or a zero SIZE
[04/28 18:14:11     24s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/28 18:14:11     24s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/28 18:14:11     24s] is not loaded in the Innovus database and cannot be used in the
[04/28 18:14:11     24s] netlist.
[04/28 18:14:11     24s] **WARN: (IMPLF-44):	Macro 'PRS1216CDG' has no SIZE statement or a zero SIZE
[04/28 18:14:11     24s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/28 18:14:11     24s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/28 18:14:11     24s] is not loaded in the Innovus database and cannot be used in the
[04/28 18:14:11     24s] netlist.
[04/28 18:14:11     24s] **WARN: (IMPLF-44):	Macro 'PVDD1CDG' has no SIZE statement or a zero SIZE
[04/28 18:14:11     24s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/28 18:14:11     24s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/28 18:14:11     24s] is not loaded in the Innovus database and cannot be used in the
[04/28 18:14:11     24s] netlist.
[04/28 18:14:11     24s] **WARN: (IMPLF-44):	Macro 'PVSS1CDG' has no SIZE statement or a zero SIZE
[04/28 18:14:11     24s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/28 18:14:11     24s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/28 18:14:11     24s] is not loaded in the Innovus database and cannot be used in the
[04/28 18:14:11     24s] netlist.
[04/28 18:14:11     24s] **WARN: (IMPLF-44):	Macro 'PVSS3CDG' has no SIZE statement or a zero SIZE
[04/28 18:14:11     24s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/28 18:14:11     24s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/28 18:14:11     24s] is not loaded in the Innovus database and cannot be used in the
[04/28 18:14:11     24s] netlist.
[04/28 18:14:11     24s] **WARN: (IMPLF-44):	Macro 'PXOE1CDG' has no SIZE statement or a zero SIZE
[04/28 18:14:11     24s] statement and it is a class CORE macro so it needs a correct SIZE. There
[04/28 18:14:11     24s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[04/28 18:14:11     24s] is not loaded in the Innovus database and cannot be used in the
[04/28 18:14:11     24s] netlist.
[04/28 18:14:11     24s] **WARN: (EMS-27):	Message (IMPLF-44) has exceeded the current message display limit of 20.
[04/28 18:14:11     24s] To increase the message display limit, refer to the product command reference manual.
[04/28 18:14:11     24s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/28 18:14:11     24s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[04/28 18:14:11     24s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[04/28 18:14:11     24s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[04/28 18:14:11     24s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[04/28 18:14:11     24s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[04/28 18:14:11     24s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[04/28 18:14:11     24s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
[04/28 18:14:11     24s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
[04/28 18:14:11     24s] Loading view definition file from /home/t107360223/Desktop/ic_contest/final/2019_IOTDF/03_APR/powerplan.enc.dat/viewDefinition.tcl
[04/28 18:14:12     25s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_IC_Contest_v2.5/SOCE/lib/slow.lib)
[04/28 18:14:12     25s] *** End library_loading (cpu=0.01min, real=0.02min, mem=12.5M, fe_cpu=0.42min, fe_real=1.80min, fe_mem=679.7M) ***
[04/28 18:14:12     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[04/28 18:14:12     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[04/28 18:14:12     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[04/28 18:14:12     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[04/28 18:14:12     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[04/28 18:14:12     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[04/28 18:14:12     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[04/28 18:14:12     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[04/28 18:14:12     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[04/28 18:14:12     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[04/28 18:14:12     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[04/28 18:14:12     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[04/28 18:14:12     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[04/28 18:14:12     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[04/28 18:14:12     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[04/28 18:14:12     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[04/28 18:14:12     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[04/28 18:14:12     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[04/28 18:14:12     25s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[04/28 18:14:12     25s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[04/28 18:14:12     25s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[04/28 18:14:12     25s] To increase the message display limit, refer to the product command reference manual.
[04/28 18:14:12     25s] *** Netlist is unique.
[04/28 18:14:13     25s] Loading preference file /home/t107360223/Desktop/ic_contest/final/2019_IOTDF/03_APR/powerplan.enc.dat/gui.pref.tcl ...
[04/28 18:14:13     25s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[04/28 18:14:13     25s] **WARN: (IMPOPT-3602):	The specified path group name reg2out is not defined.
[04/28 18:14:13     25s] **WARN: (IMPOPT-3602):	The specified path group name in2reg is not defined.
[04/28 18:14:13     25s] **WARN: (IMPOPT-3602):	The specified path group name in2out is not defined.
[04/28 18:14:13     25s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /home/t107360223/Desktop/ic_contest/final/2019_IOTDF/03_APR/powerplan.enc.dat/libs/mmmc/IOTDF_APR.sdc, Line 8).
[04/28 18:14:13     25s] 
[04/28 18:14:13     25s] **WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Innovus setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /home/t107360223/Desktop/ic_contest/final/2019_IOTDF/03_APR/powerplan.enc.dat/libs/mmmc/IOTDF_APR.sdc, Line 9).
[04/28 18:14:13     25s] 
[04/28 18:14:14     26s] Loading place ...
[04/28 18:14:14     26s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[04/28 18:14:14     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/28 18:14:14     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/28 18:14:14     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/28 18:14:14     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/28 18:14:14     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/28 18:14:14     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/28 18:14:14     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[04/28 18:14:14     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/28 18:14:14     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/28 18:14:14     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/28 18:14:14     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/28 18:14:14     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/28 18:14:14     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/28 18:14:14     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/28 18:14:14     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[04/28 18:14:14     26s] Loading path group file /home/t107360223/Desktop/ic_contest/final/2019_IOTDF/03_APR/powerplan.enc.dat/mmmc/pathgroup.sdc ...
[04/28 18:14:15     26s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 19.12-s087_1. They will be removed in the next release. 
[04/28 18:14:15     26s] timing_enable_default_delay_arc
[04/28 18:14:24     27s] <CMD> setDrawView place
[04/28 18:14:35     27s] <CMD> setPlaceMode -fp false
[04/28 18:14:35     27s] <CMD> place_design
[04/28 18:14:36     27s] -place_design_floorplan_mode false         # bool, default=false, user setting
[04/28 18:14:36     27s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 527, percentage of missing scan cell = 0.00% (0 / 527)
[04/28 18:14:36     27s] 
[04/28 18:14:36     27s] pdi colorize_geometry "" ""
[04/28 18:14:36     27s] 
[04/28 18:14:36     27s] ### Time Record (colorize_geometry) is installed.
[04/28 18:14:36     27s] #Start colorize_geometry on Thu Apr 28 18:14:36 2022
[04/28 18:14:36     27s] #
[04/28 18:14:36     27s] ### Time Record (Pre Callback) is installed.
[04/28 18:14:36     27s] ### Time Record (Pre Callback) is uninstalled.
[04/28 18:14:36     27s] ### Time Record (DB Import) is installed.
[04/28 18:14:36     28s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[04/28 18:14:36     28s] ### Time Record (DB Import) is uninstalled.
[04/28 18:14:36     28s] ### Time Record (Post Callback) is installed.
[04/28 18:14:36     28s] ### Time Record (Post Callback) is uninstalled.
[04/28 18:14:36     28s] #Cpu time = 00:00:01
[04/28 18:14:36     28s] #Elapsed time = 00:00:01
[04/28 18:14:36     28s] #Increased memory = 16.92 (MB)
[04/28 18:14:36     28s] #Total memory = 804.14 (MB)
[04/28 18:14:36     28s] #Peak memory = 804.63 (MB)
[04/28 18:14:36     28s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Thu Apr 28 18:14:36 2022
[04/28 18:14:36     28s] #
[04/28 18:14:36     28s] ### Time Record (colorize_geometry) is uninstalled.
[04/28 18:14:36     28s] ### 
[04/28 18:14:36     28s] ###   Scalability Statistics
[04/28 18:14:36     28s] ### 
[04/28 18:14:36     28s] ### ------------------------+----------------+----------------+----------------+
[04/28 18:14:36     28s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/28 18:14:36     28s] ### ------------------------+----------------+----------------+----------------+
[04/28 18:14:36     28s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/28 18:14:36     28s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/28 18:14:36     28s] ###   DB Import             |        00:00:01|        00:00:01|             1.0|
[04/28 18:14:36     28s] ###   Entire Command        |        00:00:01|        00:00:01|             1.1|
[04/28 18:14:36     28s] ### ------------------------+----------------+----------------+----------------+
[04/28 18:14:36     28s] ### 
[04/28 18:14:36     28s] *** Starting placeDesign default flow ***
[04/28 18:14:36     28s] ### Creating LA Mngr. totSessionCpu=0:00:29.0 mem=996.8M
[04/28 18:14:36     28s] ### Creating LA Mngr, finished. totSessionCpu=0:00:29.0 mem=996.8M
[04/28 18:14:36     28s] *** Start deleteBufferTree ***
[04/28 18:14:37     29s] Info: Detect buffers to remove automatically.
[04/28 18:14:37     29s] Analyzing netlist ...
[04/28 18:14:37     29s] Updating netlist
[04/28 18:14:37     29s] AAE DB initialization (MEM=1040.04 CPU=0:00:00.2 REAL=0:00:00.0) 
[04/28 18:14:38     30s] siFlow : Timing analysis mode is single, using late cdB files
[04/28 18:14:38     30s] Start AAE Lib Loading. (MEM=1040.04)
[04/28 18:14:38     30s] End AAE Lib Loading. (MEM=1059.12 CPU=0:00:00.0 Real=0:00:00.0)
[04/28 18:14:38     30s] 
[04/28 18:14:38     30s] *summary: 90 instances (buffers/inverters) removed
[04/28 18:14:38     30s] *** Finish deleteBufferTree (0:00:01.3) ***
[04/28 18:14:38     30s] **INFO: Enable pre-place timing setting for timing analysis
[04/28 18:14:38     30s] Set Using Default Delay Limit as 101.
[04/28 18:14:38     30s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/28 18:14:38     30s] Set Default Net Delay as 0 ps.
[04/28 18:14:38     30s] Set Default Net Load as 0 pF. 
[04/28 18:14:38     30s] **INFO: Analyzing IO path groups for slack adjustment
[04/28 18:14:38     30s] Effort level <high> specified for reg2reg_tmp.9554 path_group
[04/28 18:14:38     30s] #################################################################################
[04/28 18:14:38     30s] # Design Stage: PreRoute
[04/28 18:14:38     30s] # Design Name: IOTDF
[04/28 18:14:38     30s] # Design Mode: 90nm
[04/28 18:14:38     30s] # Analysis Mode: MMMC Non-OCV 
[04/28 18:14:38     30s] # Parasitics Mode: No SPEF/RCDB
[04/28 18:14:38     30s] # Signoff Settings: SI Off 
[04/28 18:14:38     30s] #################################################################################
[04/28 18:14:38     30s] Calculate delays in Single mode...
[04/28 18:14:38     30s] Topological Sorting (REAL = 0:00:00.0, MEM = 1061.9M, InitMEM = 1061.9M)
[04/28 18:14:38     30s] Start delay calculation (fullDC) (1 T). (MEM=1061.88)
[04/28 18:14:38     30s] End AAE Lib Interpolated Model. (MEM=1078.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:14:38     31s] First Iteration Infinite Tw... 
[04/28 18:14:39     31s] Total number of fetched objects 4816
[04/28 18:14:39     31s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:14:39     31s] End delay calculation. (MEM=1147.86 CPU=0:00:00.8 REAL=0:00:00.0)
[04/28 18:14:39     31s] End delay calculation (fullDC). (MEM=1130.32 CPU=0:00:01.2 REAL=0:00:01.0)
[04/28 18:14:39     31s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 1130.3M) ***
[04/28 18:14:40     32s] **INFO: Disable pre-place timing setting for timing analysis
[04/28 18:14:40     32s] Set Using Default Delay Limit as 1000.
[04/28 18:14:40     32s] Set Default Net Delay as 1000 ps.
[04/28 18:14:40     32s] Set Default Net Load as 0.5 pF. 
[04/28 18:14:40     32s] **INFO: Pre-place timing setting for timing analysis already disabled
[04/28 18:14:40     32s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1116.1M
[04/28 18:14:40     32s] Deleted 0 physical inst  (cell - / prefix -).
[04/28 18:14:40     32s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1116.1M
[04/28 18:14:40     32s] INFO: #ExclusiveGroups=0
[04/28 18:14:40     32s] INFO: There are no Exclusive Groups.
[04/28 18:14:40     32s] *** Starting "NanoPlace(TM) placement v#6 (mem=1116.1M)" ...
[04/28 18:14:40     32s] Wait...
[04/28 18:14:42     34s] *** Build Buffered Sizing Timing Model
[04/28 18:14:42     34s] (cpu=0:00:01.9 mem=1126.1M) ***
[04/28 18:14:42     34s] *** Build Virtual Sizing Timing Model
[04/28 18:14:42     34s] (cpu=0:00:02.2 mem=1126.1M) ***
[04/28 18:14:42     34s] No user-set net weight.
[04/28 18:14:42     34s] Net fanout histogram:
[04/28 18:14:42     34s] 2		: 2546 (52.9%) nets
[04/28 18:14:42     34s] 3		: 1681 (34.9%) nets
[04/28 18:14:42     34s] 4     -	14	: 565 (11.7%) nets
[04/28 18:14:42     34s] 15    -	39	: 8 (0.2%) nets
[04/28 18:14:42     34s] 40    -	79	: 3 (0.1%) nets
[04/28 18:14:42     34s] 80    -	159	: 8 (0.2%) nets
[04/28 18:14:42     34s] 160   -	319	: 0 (0.0%) nets
[04/28 18:14:42     34s] 320   -	639	: 2 (0.0%) nets
[04/28 18:14:42     34s] 640   -	1279	: 0 (0.0%) nets
[04/28 18:14:42     34s] 1280  -	2559	: 0 (0.0%) nets
[04/28 18:14:42     34s] 2560  -	5119	: 0 (0.0%) nets
[04/28 18:14:42     34s] 5120+		: 0 (0.0%) nets
[04/28 18:14:42     34s] no activity file in design. spp won't run.
[04/28 18:14:42     34s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/28 18:14:42     34s] Scan chains were not defined.
[04/28 18:14:42     34s] #std cell=4275 (0 fixed + 4275 movable) #buf cell=0 #inv cell=728 #block=0 (0 floating + 0 preplaced)
[04/28 18:14:42     34s] #ioInst=0 #net=4813 #term=15572 #term/net=3.24, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=144
[04/28 18:14:42     34s] stdCell: 4275 single + 0 double + 0 multi
[04/28 18:14:42     34s] Total standard cell length = 11.9517 (mm), area = 0.0441 (mm^2)
[04/28 18:14:42     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1126.1M
[04/28 18:14:42     34s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1126.1M
[04/28 18:14:42     34s] Core basic site is TSM13SITE
[04/28 18:14:42     34s] Use non-trimmed site array because memory saving is not enough.
[04/28 18:14:42     34s] SiteArray: non-trimmed site array dimensions = 68 x 552
[04/28 18:14:42     34s] SiteArray: use 208,896 bytes
[04/28 18:14:42     34s] SiteArray: current memory after site array memory allocation 1126.3M
[04/28 18:14:42     34s] SiteArray: FP blocked sites are writable
[04/28 18:14:42     34s] Estimated cell power/ground rail width = 0.577 um
[04/28 18:14:42     34s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 18:14:42     34s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1126.3M
[04/28 18:14:42     34s] Process 213 wires and vias for routing blockage and capacity analysis
[04/28 18:14:42     34s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1126.3M
[04/28 18:14:42     34s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:1126.3M
[04/28 18:14:42     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.061, MEM:1126.3M
[04/28 18:14:42     34s] OPERPROF: Starting pre-place ADS at level 1, MEM:1126.3M
[04/28 18:14:42     34s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1126.3M
[04/28 18:14:42     34s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1126.3M
[04/28 18:14:42     34s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1126.3M
[04/28 18:14:42     34s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1126.3M
[04/28 18:14:42     34s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1126.3M
[04/28 18:14:42     34s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1126.3M
[04/28 18:14:42     34s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1126.3M
[04/28 18:14:42     34s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1126.3M
[04/28 18:14:42     34s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1126.3M
[04/28 18:14:42     34s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1126.3M
[04/28 18:14:42     34s] ADSU 0.692 -> 0.700. GS 29.520
[04/28 18:14:42     34s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.007, MEM:1126.3M
[04/28 18:14:42     34s] Average module density = 0.700.
[04/28 18:14:42     34s] Density for the design = 0.700.
[04/28 18:14:42     34s]        = stdcell_area 25982 sites (44102 um^2) / alloc_area 37114 sites (62997 um^2).
[04/28 18:14:42     34s] Pin Density = 0.4149.
[04/28 18:14:42     34s]             = total # of pins 15572 / total area 37536.
[04/28 18:14:42     34s] OPERPROF: Starting spMPad at level 1, MEM:1126.3M
[04/28 18:14:42     34s] OPERPROF:   Starting spContextMPad at level 2, MEM:1126.3M
[04/28 18:14:42     34s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1126.3M
[04/28 18:14:42     34s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1126.3M
[04/28 18:14:42     34s] Initial padding reaches pin density 0.778 for top
[04/28 18:14:42     34s] InitPadU 0.700 -> 0.825 for top
[04/28 18:14:42     34s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1126.3M
[04/28 18:14:42     34s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.001, MEM:1126.3M
[04/28 18:14:42     34s] === lastAutoLevel = 7 
[04/28 18:14:42     34s] OPERPROF: Starting spInitNetWt at level 1, MEM:1126.3M
[04/28 18:14:42     34s] 0 delay mode for cte enabled initNetWt.
[04/28 18:14:42     34s] no activity file in design. spp won't run.
[04/28 18:14:42     34s] [spp] 0
[04/28 18:14:42     34s] [adp] 0:1:1:3
[04/28 18:14:43     35s] 0 delay mode for cte disabled initNetWt.
[04/28 18:14:43     35s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.360, REAL:0.356, MEM:1124.3M
[04/28 18:14:43     35s] Clock gating cells determined by native netlist tracing.
[04/28 18:14:43     35s] no activity file in design. spp won't run.
[04/28 18:14:43     35s] no activity file in design. spp won't run.
[04/28 18:14:43     35s] OPERPROF: Starting npMain at level 1, MEM:1124.3M
[04/28 18:14:44     35s] OPERPROF:   Starting npPlace at level 2, MEM:1134.3M
[04/28 18:14:44     35s] Iteration  1: Total net bbox = 7.569e+04 (3.78e+04 3.79e+04)
[04/28 18:14:44     35s]               Est.  stn bbox = 8.338e+04 (4.15e+04 4.19e+04)
[04/28 18:14:44     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1128.3M
[04/28 18:14:44     35s] Iteration  2: Total net bbox = 7.569e+04 (3.78e+04 3.79e+04)
[04/28 18:14:44     35s]               Est.  stn bbox = 8.338e+04 (4.15e+04 4.19e+04)
[04/28 18:14:44     35s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1128.3M
[04/28 18:14:44     35s] exp_mt_sequential is set from setPlaceMode option to 1
[04/28 18:14:44     35s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/28 18:14:44     35s] place_exp_mt_interval set to default 32
[04/28 18:14:44     35s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/28 18:14:46     37s] Iteration  3: Total net bbox = 6.575e+04 (3.22e+04 3.35e+04)
[04/28 18:14:46     37s]               Est.  stn bbox = 7.846e+04 (3.84e+04 4.01e+04)
[04/28 18:14:46     37s]               cpu = 0:00:02.3 real = 0:00:02.0 mem = 1137.0M
[04/28 18:14:46     37s] Total number of setup views is 1.
[04/28 18:14:46     37s] Total number of active setup views is 1.
[04/28 18:14:46     37s] Active setup views:
[04/28 18:14:46     37s]     av_func_mode
[04/28 18:14:48     39s] Iteration  4: Total net bbox = 6.974e+04 (3.27e+04 3.70e+04)
[04/28 18:14:48     39s]               Est.  stn bbox = 8.544e+04 (4.03e+04 4.52e+04)
[04/28 18:14:48     39s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1137.0M
[04/28 18:14:50     41s] Iteration  5: Total net bbox = 6.864e+04 (3.31e+04 3.55e+04)
[04/28 18:14:50     41s]               Est.  stn bbox = 8.541e+04 (4.12e+04 4.42e+04)
[04/28 18:14:50     41s]               cpu = 0:00:02.6 real = 0:00:02.0 mem = 1137.0M
[04/28 18:14:50     41s] OPERPROF:   Finished npPlace at level 2, CPU:6.720, REAL:6.684, MEM:1137.0M
[04/28 18:14:50     41s] OPERPROF: Finished npMain at level 1, CPU:6.780, REAL:7.744, MEM:1137.0M
[04/28 18:14:50     41s] OPERPROF: Starting npMain at level 1, MEM:1137.0M
[04/28 18:14:50     42s] OPERPROF:   Starting npPlace at level 2, MEM:1137.0M
[04/28 18:14:54     45s] Iteration  6: Total net bbox = 7.563e+04 (3.70e+04 3.86e+04)
[04/28 18:14:54     45s]               Est.  stn bbox = 9.354e+04 (4.58e+04 4.77e+04)
[04/28 18:14:54     45s]               cpu = 0:00:03.8 real = 0:00:04.0 mem = 1138.0M
[04/28 18:14:54     45s] OPERPROF:   Finished npPlace at level 2, CPU:3.830, REAL:3.814, MEM:1138.0M
[04/28 18:14:54     45s] OPERPROF: Finished npMain at level 1, CPU:3.900, REAL:3.883, MEM:1138.0M
[04/28 18:14:54     45s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1138.0M
[04/28 18:14:54     45s] Starting Early Global Route rough congestion estimation: mem = 1138.0M
[04/28 18:14:54     45s] (I)       Started Loading and Dumping File ( Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       Reading DB...
[04/28 18:14:54     45s] (I)       Read data from FE... (mem=1138.0M)
[04/28 18:14:54     45s] (I)       Read nodes and places... (mem=1138.0M)
[04/28 18:14:54     45s] (I)       Done Read nodes and places (cpu=0.010s, mem=1138.0M)
[04/28 18:14:54     45s] (I)       Read nets... (mem=1138.0M)
[04/28 18:14:54     45s] (I)       Done Read nets (cpu=0.010s, mem=1138.0M)
[04/28 18:14:54     45s] (I)       Done Read data from FE (cpu=0.020s, mem=1138.0M)
[04/28 18:14:54     45s] (I)       before initializing RouteDB syMemory usage = 1138.0 MB
[04/28 18:14:54     45s] (I)       Print mode             : 2
[04/28 18:14:54     45s] (I)       Stop if highly congested: false
[04/28 18:14:54     45s] (I)       Honor MSV route constraint: false
[04/28 18:14:54     45s] (I)       Maximum routing layer  : 127
[04/28 18:14:54     45s] (I)       Minimum routing layer  : 2
[04/28 18:14:54     45s] (I)       Supply scale factor H  : 1.00
[04/28 18:14:54     45s] (I)       Supply scale factor V  : 1.00
[04/28 18:14:54     45s] (I)       Tracks used by clock wire: 0
[04/28 18:14:54     45s] (I)       Reverse direction      : 
[04/28 18:14:54     45s] (I)       Honor partition pin guides: true
[04/28 18:14:54     45s] (I)       Route selected nets only: false
[04/28 18:14:54     45s] (I)       Route secondary PG pins: false
[04/28 18:14:54     45s] (I)       Second PG max fanout   : 2147483647
[04/28 18:14:54     45s] (I)       Assign partition pins  : false
[04/28 18:14:54     45s] (I)       Support large GCell    : true
[04/28 18:14:54     45s] (I)       Number of rows per GCell: 5
[04/28 18:14:54     45s] (I)       Max num rows per GCell : 32
[04/28 18:14:54     45s] (I)       Apply function for special wires: true
[04/28 18:14:54     45s] (I)       Layer by layer blockage reading: true
[04/28 18:14:54     45s] (I)       Offset calculation fix : true
[04/28 18:14:54     45s] (I)       Route stripe layer range: 
[04/28 18:14:54     45s] (I)       Honor partition fences : 
[04/28 18:14:54     45s] (I)       Honor partition pin    : 
[04/28 18:14:54     45s] (I)       Honor partition fences with feedthrough: 
[04/28 18:14:54     45s] (I)       Counted 655 PG shapes. We will not process PG shapes layer by layer.
[04/28 18:14:54     45s] (I)       build grid graph
[04/28 18:14:54     45s] (I)       build grid graph start
[04/28 18:14:54     45s] [NR-eGR] Track table information for default rule: 
[04/28 18:14:54     45s] [NR-eGR] METAL1 has no routable track
[04/28 18:14:54     45s] [NR-eGR] METAL2 has single uniform track structure
[04/28 18:14:54     45s] [NR-eGR] METAL3 has single uniform track structure
[04/28 18:14:54     45s] [NR-eGR] METAL4 has single uniform track structure
[04/28 18:14:54     45s] [NR-eGR] METAL5 has single uniform track structure
[04/28 18:14:54     45s] [NR-eGR] METAL6 has single uniform track structure
[04/28 18:14:54     45s] [NR-eGR] METAL7 has single uniform track structure
[04/28 18:14:54     45s] [NR-eGR] METAL8 has single uniform track structure
[04/28 18:14:54     45s] (I)       build grid graph end
[04/28 18:14:54     45s] (I)       ===========================================================================
[04/28 18:14:54     45s] (I)       == Report All Rule Vias ==
[04/28 18:14:54     45s] (I)       ===========================================================================
[04/28 18:14:54     45s] (I)        Via Rule : (Default)
[04/28 18:14:54     45s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/28 18:14:54     45s] (I)       ---------------------------------------------------------------------------
[04/28 18:14:54     45s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[04/28 18:14:54     45s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[04/28 18:14:54     45s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[04/28 18:14:54     45s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[04/28 18:14:54     45s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[04/28 18:14:54     45s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[04/28 18:14:54     45s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[04/28 18:14:54     45s] (I)        8    0 : ---                         0 : ---                      
[04/28 18:14:54     45s] (I)       ===========================================================================
[04/28 18:14:54     45s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       Num PG vias on layer 1 : 0
[04/28 18:14:54     45s] (I)       Num PG vias on layer 2 : 0
[04/28 18:14:54     45s] (I)       Num PG vias on layer 3 : 0
[04/28 18:14:54     45s] (I)       Num PG vias on layer 4 : 0
[04/28 18:14:54     45s] (I)       Num PG vias on layer 5 : 0
[04/28 18:14:54     45s] (I)       Num PG vias on layer 6 : 0
[04/28 18:14:54     45s] (I)       Num PG vias on layer 7 : 0
[04/28 18:14:54     45s] (I)       Num PG vias on layer 8 : 0
[04/28 18:14:54     45s] [NR-eGR] Read 744 PG shapes
[04/28 18:14:54     45s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] [NR-eGR] #Routing Blockages  : 0
[04/28 18:14:54     45s] [NR-eGR] #Instance Blockages : 0
[04/28 18:14:54     45s] [NR-eGR] #PG Blockages       : 744
[04/28 18:14:54     45s] [NR-eGR] #Bump Blockages     : 0
[04/28 18:14:54     45s] [NR-eGR] #Boundary Blockages : 0
[04/28 18:14:54     45s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/28 18:14:54     45s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 18:14:54     45s] (I)       readDataFromPlaceDB
[04/28 18:14:54     45s] (I)       Read net information..
[04/28 18:14:54     45s] [NR-eGR] Read numTotalNets=4813  numIgnoredNets=0
[04/28 18:14:54     45s] (I)       Read testcase time = 0.000 seconds
[04/28 18:14:54     45s] 
[04/28 18:14:54     45s] (I)       early_global_route_priority property id does not exist.
[04/28 18:14:54     45s] (I)       Start initializing grid graph
[04/28 18:14:54     45s] (I)       End initializing grid graph
[04/28 18:14:54     45s] (I)       Model blockages into capacity
[04/28 18:14:54     45s] (I)       Read Num Blocks=744  Num Prerouted Wires=0  Num CS=0
[04/28 18:14:54     45s] (I)       Started Modeling ( Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       Started Modeling Layer 1 ( Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       Started Modeling Layer 2 ( Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       Layer 1 (V) : #blockages 276 : #preroutes 0
[04/28 18:14:54     45s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       Started Modeling Layer 3 ( Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       Layer 2 (H) : #blockages 276 : #preroutes 0
[04/28 18:14:54     45s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       Started Modeling Layer 4 ( Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       Layer 3 (V) : #blockages 168 : #preroutes 0
[04/28 18:14:54     45s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       Started Modeling Layer 5 ( Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 0
[04/28 18:14:54     45s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       Started Modeling Layer 6 ( Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[04/28 18:14:54     45s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       Started Modeling Layer 7 ( Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[04/28 18:14:54     45s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       Started Modeling Layer 8 ( Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[04/28 18:14:54     45s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       Number of ignored nets = 0
[04/28 18:14:54     45s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/28 18:14:54     45s] (I)       Number of clock nets = 1.  Ignored: No
[04/28 18:14:54     45s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/28 18:14:54     45s] (I)       Number of special nets = 0.  Ignored: Yes
[04/28 18:14:54     45s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/28 18:14:54     45s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/28 18:14:54     45s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/28 18:14:54     45s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/28 18:14:54     45s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 18:14:54     45s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/28 18:14:54     45s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1138.0 MB
[04/28 18:14:54     45s] (I)       Ndr track 0 does not exist
[04/28 18:14:54     45s] (I)       Layer1  viaCost=200.00
[04/28 18:14:54     45s] (I)       Layer2  viaCost=200.00
[04/28 18:14:54     45s] (I)       Layer3  viaCost=200.00
[04/28 18:14:54     45s] (I)       Layer4  viaCost=200.00
[04/28 18:14:54     45s] (I)       Layer5  viaCost=200.00
[04/28 18:14:54     45s] (I)       Layer6  viaCost=200.00
[04/28 18:14:54     45s] (I)       Layer7  viaCost=200.00
[04/28 18:14:54     45s] (I)       ---------------------Grid Graph Info--------------------
[04/28 18:14:54     45s] (I)       Routing area        : (0, 0) - (667920, 662560)
[04/28 18:14:54     45s] (I)       Core area           : (80040, 80360) - (587880, 582200)
[04/28 18:14:54     45s] (I)       Site width          :   920  (dbu)
[04/28 18:14:54     45s] (I)       Row height          :  7380  (dbu)
[04/28 18:14:54     45s] (I)       GCell width         : 36900  (dbu)
[04/28 18:14:54     45s] (I)       GCell height        : 36900  (dbu)
[04/28 18:14:54     45s] (I)       Grid                :    18    18     8
[04/28 18:14:54     45s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[04/28 18:14:54     45s] (I)       Vertical capacity   :     0 36900     0 36900     0 36900     0 36900
[04/28 18:14:54     45s] (I)       Horizontal capacity :     0     0 36900     0 36900     0 36900     0
[04/28 18:14:54     45s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/28 18:14:54     45s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/28 18:14:54     45s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[04/28 18:14:54     45s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/28 18:14:54     45s] (I)       First track coord   :     0   460   410   460   410   460   410  2300
[04/28 18:14:54     45s] (I)       Num tracks per GCell: 54.26 40.11 45.00 40.11 45.00 40.11 45.00 16.04
[04/28 18:14:54     45s] (I)       Total num of tracks :     0   726   808   726   808   726   808   290
[04/28 18:14:54     45s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/28 18:14:54     45s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/28 18:14:54     45s] (I)       --------------------------------------------------------
[04/28 18:14:54     45s] 
[04/28 18:14:54     45s] [NR-eGR] ============ Routing rule table ============
[04/28 18:14:54     45s] [NR-eGR] Rule id: 0  Nets: 4813 
[04/28 18:14:54     45s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/28 18:14:54     45s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/28 18:14:54     45s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:14:54     45s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:14:54     45s] [NR-eGR] ========================================
[04/28 18:14:54     45s] [NR-eGR] 
[04/28 18:14:54     45s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/28 18:14:54     45s] (I)       blocked tracks on layer2 : = 320 / 13068 (2.45%)
[04/28 18:14:54     45s] (I)       blocked tracks on layer3 : = 346 / 14544 (2.38%)
[04/28 18:14:54     45s] (I)       blocked tracks on layer4 : = 901 / 13068 (6.89%)
[04/28 18:14:54     45s] (I)       blocked tracks on layer5 : = 408 / 14544 (2.81%)
[04/28 18:14:54     45s] (I)       blocked tracks on layer6 : = 0 / 13068 (0.00%)
[04/28 18:14:54     45s] (I)       blocked tracks on layer7 : = 0 / 14544 (0.00%)
[04/28 18:14:54     45s] (I)       blocked tracks on layer8 : = 0 / 5220 (0.00%)
[04/28 18:14:54     45s] (I)       After initializing earlyGlobalRoute syMemory usage = 1138.0 MB
[04/28 18:14:54     45s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       ============= Initialization =============
[04/28 18:14:54     45s] (I)       numLocalWires=14369  numGlobalNetBranches=3177  numLocalNetBranches=4019
[04/28 18:14:54     45s] (I)       totalPins=15572  totalGlobalPin=5552 (35.65%)
[04/28 18:14:54     45s] (I)       Started Build MST ( Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       Generate topology with single threads
[04/28 18:14:54     45s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       total 2D Cap : 86602 = (43142 H, 43460 V)
[04/28 18:14:54     45s] (I)       ============  Phase 1a Route ============
[04/28 18:14:54     45s] (I)       Started Phase 1a ( Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/28 18:14:54     45s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1138.00 MB )
[04/28 18:14:54     45s] (I)       Usage: 5230 = (2573 H, 2657 V) = (5.96% H, 6.11% V) = (4.747e+04um H, 4.902e+04um V)
[04/28 18:14:54     45s] (I)       
[04/28 18:14:54     45s] (I)       ============  Phase 1b Route ============
[04/28 18:14:54     45s] (I)       Usage: 5230 = (2573 H, 2657 V) = (5.96% H, 6.11% V) = (4.747e+04um H, 4.902e+04um V)
[04/28 18:14:54     45s] (I)       
[04/28 18:14:54     45s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[04/28 18:14:54     45s] 
[04/28 18:14:54     45s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/28 18:14:54     45s] Finished Early Global Route rough congestion estimation: mem = 1138.0M
[04/28 18:14:54     45s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.040, REAL:0.043, MEM:1138.0M
[04/28 18:14:54     45s] earlyGlobalRoute rough estimation gcell size 5 row height
[04/28 18:14:54     45s] OPERPROF: Starting CDPad at level 1, MEM:1138.0M
[04/28 18:14:54     45s] CDPadU 0.825 -> 0.825. R=0.700, N=4275, GS=18.450
[04/28 18:14:54     45s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.021, MEM:1138.0M
[04/28 18:14:54     45s] OPERPROF: Starting npMain at level 1, MEM:1138.0M
[04/28 18:14:54     45s] OPERPROF:   Starting npPlace at level 2, MEM:1138.0M
[04/28 18:14:54     46s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.018, MEM:1144.3M
[04/28 18:14:54     46s] OPERPROF: Finished npMain at level 1, CPU:0.100, REAL:0.081, MEM:1144.3M
[04/28 18:14:54     46s] Global placement CDP skipped at cutLevel 7.
[04/28 18:14:54     46s] Iteration  7: Total net bbox = 7.997e+04 (4.03e+04 3.97e+04)
[04/28 18:14:54     46s]               Est.  stn bbox = 9.793e+04 (4.91e+04 4.88e+04)
[04/28 18:14:54     46s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1144.3M
[04/28 18:14:55     46s] nrCritNet: 0.00% ( 0 / 4813 ) cutoffSlk: 214748364.7ps stdDelay: 34.8ps
[04/28 18:14:56     47s] nrCritNet: 0.00% ( 0 / 4813 ) cutoffSlk: 214748364.7ps stdDelay: 34.8ps
[04/28 18:14:56     47s] Iteration  8: Total net bbox = 7.997e+04 (4.03e+04 3.97e+04)
[04/28 18:14:56     47s]               Est.  stn bbox = 9.793e+04 (4.91e+04 4.88e+04)
[04/28 18:14:56     47s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1168.5M
[04/28 18:14:56     47s] OPERPROF: Starting npMain at level 1, MEM:1168.5M
[04/28 18:14:56     47s] OPERPROF:   Starting npPlace at level 2, MEM:1168.5M
[04/28 18:15:00     51s] OPERPROF:   Finished npPlace at level 2, CPU:3.600, REAL:3.596, MEM:1174.0M
[04/28 18:15:00     51s] OPERPROF: Finished npMain at level 1, CPU:3.660, REAL:3.656, MEM:1174.0M
[04/28 18:15:00     51s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1174.0M
[04/28 18:15:00     51s] Starting Early Global Route rough congestion estimation: mem = 1174.0M
[04/28 18:15:00     51s] (I)       Started Loading and Dumping File ( Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       Reading DB...
[04/28 18:15:00     51s] (I)       Read data from FE... (mem=1174.0M)
[04/28 18:15:00     51s] (I)       Read nodes and places... (mem=1174.0M)
[04/28 18:15:00     51s] (I)       Done Read nodes and places (cpu=0.000s, mem=1174.0M)
[04/28 18:15:00     51s] (I)       Read nets... (mem=1174.0M)
[04/28 18:15:00     51s] (I)       Done Read nets (cpu=0.010s, mem=1174.0M)
[04/28 18:15:00     51s] (I)       Done Read data from FE (cpu=0.010s, mem=1174.0M)
[04/28 18:15:00     51s] (I)       before initializing RouteDB syMemory usage = 1174.0 MB
[04/28 18:15:00     51s] (I)       Print mode             : 2
[04/28 18:15:00     51s] (I)       Stop if highly congested: false
[04/28 18:15:00     51s] (I)       Honor MSV route constraint: false
[04/28 18:15:00     51s] (I)       Maximum routing layer  : 127
[04/28 18:15:00     51s] (I)       Minimum routing layer  : 2
[04/28 18:15:00     51s] (I)       Supply scale factor H  : 1.00
[04/28 18:15:00     51s] (I)       Supply scale factor V  : 1.00
[04/28 18:15:00     51s] (I)       Tracks used by clock wire: 0
[04/28 18:15:00     51s] (I)       Reverse direction      : 
[04/28 18:15:00     51s] (I)       Honor partition pin guides: true
[04/28 18:15:00     51s] (I)       Route selected nets only: false
[04/28 18:15:00     51s] (I)       Route secondary PG pins: false
[04/28 18:15:00     51s] (I)       Second PG max fanout   : 2147483647
[04/28 18:15:00     51s] (I)       Assign partition pins  : false
[04/28 18:15:00     51s] (I)       Support large GCell    : true
[04/28 18:15:00     51s] (I)       Number of rows per GCell: 3
[04/28 18:15:00     51s] (I)       Max num rows per GCell : 32
[04/28 18:15:00     51s] (I)       Apply function for special wires: true
[04/28 18:15:00     51s] (I)       Layer by layer blockage reading: true
[04/28 18:15:00     51s] (I)       Offset calculation fix : true
[04/28 18:15:00     51s] (I)       Route stripe layer range: 
[04/28 18:15:00     51s] (I)       Honor partition fences : 
[04/28 18:15:00     51s] (I)       Honor partition pin    : 
[04/28 18:15:00     51s] (I)       Honor partition fences with feedthrough: 
[04/28 18:15:00     51s] (I)       Counted 655 PG shapes. We will not process PG shapes layer by layer.
[04/28 18:15:00     51s] (I)       build grid graph
[04/28 18:15:00     51s] (I)       build grid graph start
[04/28 18:15:00     51s] [NR-eGR] Track table information for default rule: 
[04/28 18:15:00     51s] [NR-eGR] METAL1 has no routable track
[04/28 18:15:00     51s] [NR-eGR] METAL2 has single uniform track structure
[04/28 18:15:00     51s] [NR-eGR] METAL3 has single uniform track structure
[04/28 18:15:00     51s] [NR-eGR] METAL4 has single uniform track structure
[04/28 18:15:00     51s] [NR-eGR] METAL5 has single uniform track structure
[04/28 18:15:00     51s] [NR-eGR] METAL6 has single uniform track structure
[04/28 18:15:00     51s] [NR-eGR] METAL7 has single uniform track structure
[04/28 18:15:00     51s] [NR-eGR] METAL8 has single uniform track structure
[04/28 18:15:00     51s] (I)       build grid graph end
[04/28 18:15:00     51s] (I)       ===========================================================================
[04/28 18:15:00     51s] (I)       == Report All Rule Vias ==
[04/28 18:15:00     51s] (I)       ===========================================================================
[04/28 18:15:00     51s] (I)        Via Rule : (Default)
[04/28 18:15:00     51s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/28 18:15:00     51s] (I)       ---------------------------------------------------------------------------
[04/28 18:15:00     51s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[04/28 18:15:00     51s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[04/28 18:15:00     51s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[04/28 18:15:00     51s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[04/28 18:15:00     51s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[04/28 18:15:00     51s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[04/28 18:15:00     51s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[04/28 18:15:00     51s] (I)        8    0 : ---                         0 : ---                      
[04/28 18:15:00     51s] (I)       ===========================================================================
[04/28 18:15:00     51s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       Num PG vias on layer 1 : 0
[04/28 18:15:00     51s] (I)       Num PG vias on layer 2 : 0
[04/28 18:15:00     51s] (I)       Num PG vias on layer 3 : 0
[04/28 18:15:00     51s] (I)       Num PG vias on layer 4 : 0
[04/28 18:15:00     51s] (I)       Num PG vias on layer 5 : 0
[04/28 18:15:00     51s] (I)       Num PG vias on layer 6 : 0
[04/28 18:15:00     51s] (I)       Num PG vias on layer 7 : 0
[04/28 18:15:00     51s] (I)       Num PG vias on layer 8 : 0
[04/28 18:15:00     51s] [NR-eGR] Read 744 PG shapes
[04/28 18:15:00     51s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] [NR-eGR] #Routing Blockages  : 0
[04/28 18:15:00     51s] [NR-eGR] #Instance Blockages : 0
[04/28 18:15:00     51s] [NR-eGR] #PG Blockages       : 744
[04/28 18:15:00     51s] [NR-eGR] #Bump Blockages     : 0
[04/28 18:15:00     51s] [NR-eGR] #Boundary Blockages : 0
[04/28 18:15:00     51s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/28 18:15:00     51s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 18:15:00     51s] (I)       readDataFromPlaceDB
[04/28 18:15:00     51s] (I)       Read net information..
[04/28 18:15:00     51s] [NR-eGR] Read numTotalNets=4813  numIgnoredNets=0
[04/28 18:15:00     51s] (I)       Read testcase time = 0.000 seconds
[04/28 18:15:00     51s] 
[04/28 18:15:00     51s] (I)       early_global_route_priority property id does not exist.
[04/28 18:15:00     51s] (I)       Start initializing grid graph
[04/28 18:15:00     51s] (I)       End initializing grid graph
[04/28 18:15:00     51s] (I)       Model blockages into capacity
[04/28 18:15:00     51s] (I)       Read Num Blocks=744  Num Prerouted Wires=0  Num CS=0
[04/28 18:15:00     51s] (I)       Started Modeling ( Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       Started Modeling Layer 1 ( Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       Started Modeling Layer 2 ( Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       Layer 1 (V) : #blockages 276 : #preroutes 0
[04/28 18:15:00     51s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       Started Modeling Layer 3 ( Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       Layer 2 (H) : #blockages 276 : #preroutes 0
[04/28 18:15:00     51s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       Started Modeling Layer 4 ( Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       Layer 3 (V) : #blockages 168 : #preroutes 0
[04/28 18:15:00     51s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       Started Modeling Layer 5 ( Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 0
[04/28 18:15:00     51s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       Started Modeling Layer 6 ( Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[04/28 18:15:00     51s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       Started Modeling Layer 7 ( Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[04/28 18:15:00     51s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       Started Modeling Layer 8 ( Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[04/28 18:15:00     51s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       Number of ignored nets = 0
[04/28 18:15:00     51s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/28 18:15:00     51s] (I)       Number of clock nets = 1.  Ignored: No
[04/28 18:15:00     51s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/28 18:15:00     51s] (I)       Number of special nets = 0.  Ignored: Yes
[04/28 18:15:00     51s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/28 18:15:00     51s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/28 18:15:00     51s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/28 18:15:00     51s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/28 18:15:00     51s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 18:15:00     51s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/28 18:15:00     51s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1174.0 MB
[04/28 18:15:00     51s] (I)       Ndr track 0 does not exist
[04/28 18:15:00     51s] (I)       Layer1  viaCost=200.00
[04/28 18:15:00     51s] (I)       Layer2  viaCost=200.00
[04/28 18:15:00     51s] (I)       Layer3  viaCost=200.00
[04/28 18:15:00     51s] (I)       Layer4  viaCost=200.00
[04/28 18:15:00     51s] (I)       Layer5  viaCost=200.00
[04/28 18:15:00     51s] (I)       Layer6  viaCost=200.00
[04/28 18:15:00     51s] (I)       Layer7  viaCost=200.00
[04/28 18:15:00     51s] (I)       ---------------------Grid Graph Info--------------------
[04/28 18:15:00     51s] (I)       Routing area        : (0, 0) - (667920, 662560)
[04/28 18:15:00     51s] (I)       Core area           : (80040, 80360) - (587880, 582200)
[04/28 18:15:00     51s] (I)       Site width          :   920  (dbu)
[04/28 18:15:00     51s] (I)       Row height          :  7380  (dbu)
[04/28 18:15:00     51s] (I)       GCell width         : 22140  (dbu)
[04/28 18:15:00     51s] (I)       GCell height        : 22140  (dbu)
[04/28 18:15:00     51s] (I)       Grid                :    30    30     8
[04/28 18:15:00     51s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[04/28 18:15:00     51s] (I)       Vertical capacity   :     0 22140     0 22140     0 22140     0 22140
[04/28 18:15:00     51s] (I)       Horizontal capacity :     0     0 22140     0 22140     0 22140     0
[04/28 18:15:00     51s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/28 18:15:00     51s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/28 18:15:00     51s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[04/28 18:15:00     51s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/28 18:15:00     51s] (I)       First track coord   :     0   460   410   460   410   460   410  2300
[04/28 18:15:00     51s] (I)       Num tracks per GCell: 32.56 24.07 27.00 24.07 27.00 24.07 27.00  9.63
[04/28 18:15:00     51s] (I)       Total num of tracks :     0   726   808   726   808   726   808   290
[04/28 18:15:00     51s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/28 18:15:00     51s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/28 18:15:00     51s] (I)       --------------------------------------------------------
[04/28 18:15:00     51s] 
[04/28 18:15:00     51s] [NR-eGR] ============ Routing rule table ============
[04/28 18:15:00     51s] [NR-eGR] Rule id: 0  Nets: 4813 
[04/28 18:15:00     51s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/28 18:15:00     51s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/28 18:15:00     51s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:15:00     51s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:15:00     51s] [NR-eGR] ========================================
[04/28 18:15:00     51s] [NR-eGR] 
[04/28 18:15:00     51s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/28 18:15:00     51s] (I)       blocked tracks on layer2 : = 518 / 21780 (2.38%)
[04/28 18:15:00     51s] (I)       blocked tracks on layer3 : = 346 / 24240 (1.43%)
[04/28 18:15:00     51s] (I)       blocked tracks on layer4 : = 1460 / 21780 (6.70%)
[04/28 18:15:00     51s] (I)       blocked tracks on layer5 : = 672 / 24240 (2.77%)
[04/28 18:15:00     51s] (I)       blocked tracks on layer6 : = 0 / 21780 (0.00%)
[04/28 18:15:00     51s] (I)       blocked tracks on layer7 : = 0 / 24240 (0.00%)
[04/28 18:15:00     51s] (I)       blocked tracks on layer8 : = 0 / 8700 (0.00%)
[04/28 18:15:00     51s] (I)       After initializing earlyGlobalRoute syMemory usage = 1174.0 MB
[04/28 18:15:00     51s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       ============= Initialization =============
[04/28 18:15:00     51s] (I)       numLocalWires=10688  numGlobalNetBranches=2434  numLocalNetBranches=2926
[04/28 18:15:00     51s] (I)       totalPins=15572  totalGlobalPin=8084 (51.91%)
[04/28 18:15:00     51s] (I)       Started Build MST ( Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       Generate topology with single threads
[04/28 18:15:00     51s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       total 2D Cap : 144393 = (71925 H, 72468 V)
[04/28 18:15:00     51s] (I)       ============  Phase 1a Route ============
[04/28 18:15:00     51s] (I)       Started Phase 1a ( Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/28 18:15:00     51s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1174.00 MB )
[04/28 18:15:00     51s] (I)       Usage: 9157 = (4568 H, 4589 V) = (6.35% H, 6.33% V) = (5.057e+04um H, 5.080e+04um V)
[04/28 18:15:00     51s] (I)       
[04/28 18:15:00     51s] (I)       ============  Phase 1b Route ============
[04/28 18:15:00     51s] (I)       Usage: 9157 = (4568 H, 4589 V) = (6.35% H, 6.33% V) = (5.057e+04um H, 5.080e+04um V)
[04/28 18:15:00     51s] (I)       
[04/28 18:15:00     51s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[04/28 18:15:00     51s] 
[04/28 18:15:00     51s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/28 18:15:00     51s] Finished Early Global Route rough congestion estimation: mem = 1174.0M
[04/28 18:15:00     51s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.050, REAL:0.042, MEM:1174.0M
[04/28 18:15:00     51s] earlyGlobalRoute rough estimation gcell size 3 row height
[04/28 18:15:00     51s] OPERPROF: Starting CDPad at level 1, MEM:1174.0M
[04/28 18:15:00     51s] CDPadU 0.825 -> 0.825. R=0.700, N=4275, GS=11.070
[04/28 18:15:00     51s] OPERPROF: Finished CDPad at level 1, CPU:0.020, REAL:0.024, MEM:1174.0M
[04/28 18:15:00     51s] OPERPROF: Starting npMain at level 1, MEM:1174.0M
[04/28 18:15:00     51s] OPERPROF:   Starting npPlace at level 2, MEM:1174.0M
[04/28 18:15:00     51s] OPERPROF:   Finished npPlace at level 2, CPU:0.020, REAL:0.022, MEM:1174.0M
[04/28 18:15:00     51s] OPERPROF: Finished npMain at level 1, CPU:0.080, REAL:0.084, MEM:1174.0M
[04/28 18:15:00     51s] Global placement CDP skipped at cutLevel 9.
[04/28 18:15:00     51s] Iteration  9: Total net bbox = 8.300e+04 (4.18e+04 4.12e+04)
[04/28 18:15:00     51s]               Est.  stn bbox = 1.012e+05 (5.07e+04 5.05e+04)
[04/28 18:15:00     51s]               cpu = 0:00:03.8 real = 0:00:04.0 mem = 1174.0M
[04/28 18:15:01     52s] nrCritNet: 0.00% ( 0 / 4813 ) cutoffSlk: 214748364.7ps stdDelay: 34.8ps
[04/28 18:15:02     53s] nrCritNet: 0.00% ( 0 / 4813 ) cutoffSlk: 214748364.7ps stdDelay: 34.8ps
[04/28 18:15:02     53s] Iteration 10: Total net bbox = 8.300e+04 (4.18e+04 4.12e+04)
[04/28 18:15:02     53s]               Est.  stn bbox = 1.012e+05 (5.07e+04 5.05e+04)
[04/28 18:15:02     53s]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 1174.0M
[04/28 18:15:02     53s] OPERPROF: Starting npMain at level 1, MEM:1174.0M
[04/28 18:15:02     53s] OPERPROF:   Starting npPlace at level 2, MEM:1174.0M
[04/28 18:15:11     62s] OPERPROF:   Finished npPlace at level 2, CPU:8.780, REAL:8.763, MEM:1176.0M
[04/28 18:15:11     62s] OPERPROF: Finished npMain at level 1, CPU:8.840, REAL:8.823, MEM:1176.0M
[04/28 18:15:11     62s] Iteration 11: Total net bbox = 9.193e+04 (4.52e+04 4.67e+04)
[04/28 18:15:11     62s]               Est.  stn bbox = 1.098e+05 (5.42e+04 5.57e+04)
[04/28 18:15:11     62s]               cpu = 0:00:08.9 real = 0:00:09.0 mem = 1176.0M
[04/28 18:15:11     62s] [adp] clock
[04/28 18:15:11     62s] [adp] weight, nr nets, wire length
[04/28 18:15:11     62s] [adp]      0        1  561.774000
[04/28 18:15:11     62s] [adp] data
[04/28 18:15:11     62s] [adp] weight, nr nets, wire length
[04/28 18:15:11     62s] [adp]      0     4812  91367.336500
[04/28 18:15:11     62s] [adp] 0.000000|0.000000|0.000000
[04/28 18:15:11     62s] Iteration 12: Total net bbox = 9.193e+04 (4.52e+04 4.67e+04)
[04/28 18:15:11     62s]               Est.  stn bbox = 1.098e+05 (5.42e+04 5.57e+04)
[04/28 18:15:11     62s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1176.0M
[04/28 18:15:11     62s] *** cost = 9.193e+04 (4.52e+04 4.67e+04) (cpu for global=0:00:27.0) real=0:00:28.0***
[04/28 18:15:11     62s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[04/28 18:15:11     62s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1176.0M
[04/28 18:15:11     62s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1175.8M
[04/28 18:15:11     62s] Solver runtime cpu: 0:00:22.5 real: 0:00:22.5
[04/28 18:15:11     62s] Core Placement runtime cpu: 0:00:23.4 real: 0:00:24.0
[04/28 18:15:11     62s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/28 18:15:11     62s] Type 'man IMPSP-9025' for more detail.
[04/28 18:15:11     62s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1175.8M
[04/28 18:15:11     62s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1175.8M
[04/28 18:15:11     62s] #spOpts: mergeVia=F 
[04/28 18:15:11     62s] All LLGs are deleted
[04/28 18:15:11     62s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1175.8M
[04/28 18:15:11     62s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1175.8M
[04/28 18:15:11     62s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1175.8M
[04/28 18:15:11     62s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1175.8M
[04/28 18:15:11     62s] Core basic site is TSM13SITE
[04/28 18:15:11     62s] SiteArray: non-trimmed site array dimensions = 68 x 552
[04/28 18:15:11     62s] SiteArray: use 208,896 bytes
[04/28 18:15:11     62s] SiteArray: current memory after site array memory allocation 1176.0M
[04/28 18:15:11     62s] SiteArray: FP blocked sites are writable
[04/28 18:15:11     62s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 18:15:11     62s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1176.0M
[04/28 18:15:11     62s] Process 213 wires and vias for routing blockage and capacity analysis
[04/28 18:15:11     62s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1176.0M
[04/28 18:15:11     62s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.070, REAL:0.065, MEM:1176.0M
[04/28 18:15:11     62s] OPERPROF:       Starting CMU at level 4, MEM:1176.0M
[04/28 18:15:11     62s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1176.0M
[04/28 18:15:11     62s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.067, MEM:1176.0M
[04/28 18:15:11     62s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1176.0MB).
[04/28 18:15:11     62s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.078, MEM:1176.0M
[04/28 18:15:11     62s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.078, MEM:1176.0M
[04/28 18:15:11     62s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9554.1
[04/28 18:15:11     62s] OPERPROF: Starting RefinePlace at level 1, MEM:1176.0M
[04/28 18:15:11     62s] *** Starting refinePlace (0:01:02 mem=1176.0M) ***
[04/28 18:15:11     62s] Total net bbox length = 9.193e+04 (4.522e+04 4.671e+04) (ext = 1.420e+04)
[04/28 18:15:11     62s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:15:11     62s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1176.0M
[04/28 18:15:11     62s] Starting refinePlace ...
[04/28 18:15:11     62s] ** Cut row section cpu time 0:00:00.0.
[04/28 18:15:11     62s]    Spread Effort: high, standalone mode, useDDP on.
[04/28 18:15:11     62s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1176.0MB) @(0:01:02 - 0:01:02).
[04/28 18:15:11     62s] Move report: preRPlace moves 4275 insts, mean move: 1.14 um, max move: 5.93 um
[04/28 18:15:11     62s] 	Max move on inst (iot_out_base_reg[87]): (60.50, 178.28) --> (64.86, 176.71)
[04/28 18:15:11     62s] 	Length: 16 sites, height: 1 rows, site name: TSM13SITE, cell type: DFFX1
[04/28 18:15:11     62s] wireLenOptFixPriorityInst 0 inst fixed
[04/28 18:15:11     62s] Placement tweakage begins.
[04/28 18:15:11     62s] wire length = 1.181e+05
[04/28 18:15:11     62s] wire length = 1.121e+05
[04/28 18:15:11     62s] Placement tweakage ends.
[04/28 18:15:11     62s] Move report: tweak moves 943 insts, mean move: 3.64 um, max move: 17.96 um
[04/28 18:15:11     62s] 	Max move on inst (U1012): (99.36, 154.57) --> (109.94, 161.95)
[04/28 18:15:11     62s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.6, real=0:00:00.0, mem=1176.0MB) @(0:01:02 - 0:01:03).
[04/28 18:15:11     62s] 
[04/28 18:15:11     62s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[04/28 18:15:11     63s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:15:11     63s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1176.0MB) @(0:01:03 - 0:01:03).
[04/28 18:15:11     63s] Move report: Detail placement moves 4275 insts, mean move: 1.75 um, max move: 19.23 um
[04/28 18:15:11     63s] 	Max move on inst (U1068): (210.34, 192.88) --> (228.16, 191.47)
[04/28 18:15:11     63s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1176.0MB
[04/28 18:15:11     63s] Statistics of distance of Instance movement in refine placement:
[04/28 18:15:11     63s]   maximum (X+Y) =        19.23 um
[04/28 18:15:11     63s]   inst (U1068) with max move: (210.341, 192.885) -> (228.16, 191.47)
[04/28 18:15:11     63s]   mean    (X+Y) =         1.75 um
[04/28 18:15:11     63s] Summary Report:
[04/28 18:15:11     63s] Instances move: 4275 (out of 4275 movable)
[04/28 18:15:11     63s] Instances flipped: 0
[04/28 18:15:11     63s] Mean displacement: 1.75 um
[04/28 18:15:11     63s] Max displacement: 19.23 um (Instance: U1068) (210.341, 192.885) -> (228.16, 191.47)
[04/28 18:15:11     63s] 	Length: 2 sites, height: 1 rows, site name: TSM13SITE, cell type: CLKINVX1
[04/28 18:15:11     63s] Total instances moved : 4275
[04/28 18:15:11     63s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.730, REAL:0.731, MEM:1176.0M
[04/28 18:15:11     63s] Total net bbox length = 8.771e+04 (4.072e+04 4.699e+04) (ext = 1.423e+04)
[04/28 18:15:11     63s] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1176.0MB
[04/28 18:15:11     63s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=1176.0MB) @(0:01:02 - 0:01:03).
[04/28 18:15:11     63s] *** Finished refinePlace (0:01:03 mem=1176.0M) ***
[04/28 18:15:11     63s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9554.1
[04/28 18:15:11     63s] OPERPROF: Finished RefinePlace at level 1, CPU:0.740, REAL:0.745, MEM:1176.0M
[04/28 18:15:11     63s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1176.0M
[04/28 18:15:11     63s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1175.8M
[04/28 18:15:11     63s] All LLGs are deleted
[04/28 18:15:11     63s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1175.8M
[04/28 18:15:11     63s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1175.8M
[04/28 18:15:11     63s] *** End of Placement (cpu=0:00:30.6, real=0:00:31.0, mem=1175.8M) ***
[04/28 18:15:11     63s] #spOpts: mergeVia=F 
[04/28 18:15:11     63s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1175.8M
[04/28 18:15:11     63s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1175.8M
[04/28 18:15:11     63s] Core basic site is TSM13SITE
[04/28 18:15:11     63s] SiteArray: non-trimmed site array dimensions = 68 x 552
[04/28 18:15:11     63s] SiteArray: use 208,896 bytes
[04/28 18:15:11     63s] SiteArray: current memory after site array memory allocation 1176.0M
[04/28 18:15:11     63s] SiteArray: FP blocked sites are writable
[04/28 18:15:11     63s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 18:15:11     63s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1176.0M
[04/28 18:15:11     63s] Process 213 wires and vias for routing blockage and capacity analysis
[04/28 18:15:11     63s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1176.0M
[04/28 18:15:11     63s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:1176.0M
[04/28 18:15:11     63s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.055, MEM:1176.0M
[04/28 18:15:11     63s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1176.0M
[04/28 18:15:11     63s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.002, MEM:1176.0M
[04/28 18:15:11     63s] default core: bins with density > 0.750 = 16.33 % ( 8 / 49 )
[04/28 18:15:11     63s] Density distribution unevenness ratio = 4.468%
[04/28 18:15:11     63s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1176.0M
[04/28 18:15:11     63s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1175.8M
[04/28 18:15:11     63s] All LLGs are deleted
[04/28 18:15:11     63s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1175.8M
[04/28 18:15:11     63s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1175.8M
[04/28 18:15:11     63s] *** Free Virtual Timing Model ...(mem=1175.8M)
[04/28 18:15:12     63s] **INFO: Enable pre-place timing setting for timing analysis
[04/28 18:15:12     63s] Set Using Default Delay Limit as 101.
[04/28 18:15:12     63s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[04/28 18:15:12     63s] Set Default Net Delay as 0 ps.
[04/28 18:15:12     63s] Set Default Net Load as 0 pF. 
[04/28 18:15:12     63s] **INFO: Analyzing IO path groups for slack adjustment
[04/28 18:15:12     63s] Effort level <high> specified for reg2reg_tmp.9554 path_group
[04/28 18:15:12     63s] #################################################################################
[04/28 18:15:12     63s] # Design Stage: PreRoute
[04/28 18:15:12     63s] # Design Name: IOTDF
[04/28 18:15:12     63s] # Design Mode: 90nm
[04/28 18:15:12     63s] # Analysis Mode: MMMC Non-OCV 
[04/28 18:15:12     63s] # Parasitics Mode: No SPEF/RCDB
[04/28 18:15:12     63s] # Signoff Settings: SI Off 
[04/28 18:15:12     63s] #################################################################################
[04/28 18:15:12     63s] Calculate delays in Single mode...
[04/28 18:15:12     63s] Topological Sorting (REAL = 0:00:00.0, MEM = 1159.6M, InitMEM = 1159.6M)
[04/28 18:15:12     63s] Start delay calculation (fullDC) (1 T). (MEM=1159.59)
[04/28 18:15:12     63s] End AAE Lib Interpolated Model. (MEM=1175.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:15:13     64s] Total number of fetched objects 4816
[04/28 18:15:13     64s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:15:13     64s] End delay calculation. (MEM=1223.49 CPU=0:00:00.8 REAL=0:00:01.0)
[04/28 18:15:13     64s] End delay calculation (fullDC). (MEM=1223.49 CPU=0:00:01.1 REAL=0:00:01.0)
[04/28 18:15:13     64s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1223.5M) ***
[04/28 18:15:13     64s] **INFO: Disable pre-place timing setting for timing analysis
[04/28 18:15:13     64s] Set Using Default Delay Limit as 1000.
[04/28 18:15:13     64s] Set Default Net Delay as 1000 ps.
[04/28 18:15:13     64s] Set Default Net Load as 0.5 pF. 
[04/28 18:15:13     65s] 
[04/28 18:15:13     65s] Starting congRepair ...
[04/28 18:15:13     65s] User Input Parameters:
[04/28 18:15:13     65s] - Congestion Driven    : On
[04/28 18:15:13     65s] - Timing Driven        : Off
[04/28 18:15:13     65s] - Area-Violation Based : On
[04/28 18:15:13     65s] - Start Rollback Level : -5
[04/28 18:15:13     65s] - Legalized            : On
[04/28 18:15:13     65s] - Window Based         : Off
[04/28 18:15:13     65s] - eDen incr mode       : Off
[04/28 18:15:13     65s] 
[04/28 18:15:13     65s] Collecting buffer chain nets ...
[04/28 18:15:13     65s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1209.3M
[04/28 18:15:13     65s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.005, MEM:1209.3M
[04/28 18:15:13     65s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1209.3M
[04/28 18:15:13     65s] Starting Early Global Route congestion estimation: mem = 1209.3M
[04/28 18:15:13     65s] (I)       Started Loading and Dumping File ( Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Reading DB...
[04/28 18:15:13     65s] (I)       Read data from FE... (mem=1209.3M)
[04/28 18:15:13     65s] (I)       Read nodes and places... (mem=1209.3M)
[04/28 18:15:13     65s] (I)       Done Read nodes and places (cpu=0.010s, mem=1209.3M)
[04/28 18:15:13     65s] (I)       Read nets... (mem=1209.3M)
[04/28 18:15:13     65s] (I)       Done Read nets (cpu=0.010s, mem=1209.3M)
[04/28 18:15:13     65s] (I)       Done Read data from FE (cpu=0.020s, mem=1209.3M)
[04/28 18:15:13     65s] (I)       before initializing RouteDB syMemory usage = 1209.3 MB
[04/28 18:15:13     65s] (I)       Honor MSV route constraint: false
[04/28 18:15:13     65s] (I)       Maximum routing layer  : 127
[04/28 18:15:13     65s] (I)       Minimum routing layer  : 2
[04/28 18:15:13     65s] (I)       Supply scale factor H  : 1.00
[04/28 18:15:13     65s] (I)       Supply scale factor V  : 1.00
[04/28 18:15:13     65s] (I)       Tracks used by clock wire: 0
[04/28 18:15:13     65s] (I)       Reverse direction      : 
[04/28 18:15:13     65s] (I)       Honor partition pin guides: true
[04/28 18:15:13     65s] (I)       Route selected nets only: false
[04/28 18:15:13     65s] (I)       Route secondary PG pins: false
[04/28 18:15:13     65s] (I)       Second PG max fanout   : 2147483647
[04/28 18:15:13     65s] (I)       Apply function for special wires: true
[04/28 18:15:13     65s] (I)       Layer by layer blockage reading: true
[04/28 18:15:13     65s] (I)       Offset calculation fix : true
[04/28 18:15:13     65s] (I)       Route stripe layer range: 
[04/28 18:15:13     65s] (I)       Honor partition fences : 
[04/28 18:15:13     65s] (I)       Honor partition pin    : 
[04/28 18:15:13     65s] (I)       Honor partition fences with feedthrough: 
[04/28 18:15:13     65s] (I)       Counted 655 PG shapes. We will not process PG shapes layer by layer.
[04/28 18:15:13     65s] (I)       build grid graph
[04/28 18:15:13     65s] (I)       build grid graph start
[04/28 18:15:13     65s] [NR-eGR] Track table information for default rule: 
[04/28 18:15:13     65s] [NR-eGR] METAL1 has no routable track
[04/28 18:15:13     65s] [NR-eGR] METAL2 has single uniform track structure
[04/28 18:15:13     65s] [NR-eGR] METAL3 has single uniform track structure
[04/28 18:15:13     65s] [NR-eGR] METAL4 has single uniform track structure
[04/28 18:15:13     65s] [NR-eGR] METAL5 has single uniform track structure
[04/28 18:15:13     65s] [NR-eGR] METAL6 has single uniform track structure
[04/28 18:15:13     65s] [NR-eGR] METAL7 has single uniform track structure
[04/28 18:15:13     65s] [NR-eGR] METAL8 has single uniform track structure
[04/28 18:15:13     65s] (I)       build grid graph end
[04/28 18:15:13     65s] (I)       ===========================================================================
[04/28 18:15:13     65s] (I)       == Report All Rule Vias ==
[04/28 18:15:13     65s] (I)       ===========================================================================
[04/28 18:15:13     65s] (I)        Via Rule : (Default)
[04/28 18:15:13     65s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/28 18:15:13     65s] (I)       ---------------------------------------------------------------------------
[04/28 18:15:13     65s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[04/28 18:15:13     65s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[04/28 18:15:13     65s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[04/28 18:15:13     65s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[04/28 18:15:13     65s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[04/28 18:15:13     65s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[04/28 18:15:13     65s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[04/28 18:15:13     65s] (I)        8    0 : ---                         0 : ---                      
[04/28 18:15:13     65s] (I)       ===========================================================================
[04/28 18:15:13     65s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Num PG vias on layer 1 : 0
[04/28 18:15:13     65s] (I)       Num PG vias on layer 2 : 0
[04/28 18:15:13     65s] (I)       Num PG vias on layer 3 : 0
[04/28 18:15:13     65s] (I)       Num PG vias on layer 4 : 0
[04/28 18:15:13     65s] (I)       Num PG vias on layer 5 : 0
[04/28 18:15:13     65s] (I)       Num PG vias on layer 6 : 0
[04/28 18:15:13     65s] (I)       Num PG vias on layer 7 : 0
[04/28 18:15:13     65s] (I)       Num PG vias on layer 8 : 0
[04/28 18:15:13     65s] [NR-eGR] Read 744 PG shapes
[04/28 18:15:13     65s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] [NR-eGR] #Routing Blockages  : 0
[04/28 18:15:13     65s] [NR-eGR] #Instance Blockages : 0
[04/28 18:15:13     65s] [NR-eGR] #PG Blockages       : 744
[04/28 18:15:13     65s] [NR-eGR] #Bump Blockages     : 0
[04/28 18:15:13     65s] [NR-eGR] #Boundary Blockages : 0
[04/28 18:15:13     65s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/28 18:15:13     65s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 18:15:13     65s] (I)       readDataFromPlaceDB
[04/28 18:15:13     65s] (I)       Read net information..
[04/28 18:15:13     65s] [NR-eGR] Read numTotalNets=4813  numIgnoredNets=0
[04/28 18:15:13     65s] (I)       Read testcase time = 0.000 seconds
[04/28 18:15:13     65s] 
[04/28 18:15:13     65s] (I)       early_global_route_priority property id does not exist.
[04/28 18:15:13     65s] (I)       Start initializing grid graph
[04/28 18:15:13     65s] (I)       End initializing grid graph
[04/28 18:15:13     65s] (I)       Model blockages into capacity
[04/28 18:15:13     65s] (I)       Read Num Blocks=744  Num Prerouted Wires=0  Num CS=0
[04/28 18:15:13     65s] (I)       Started Modeling ( Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Started Modeling Layer 1 ( Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Started Modeling Layer 2 ( Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Layer 1 (V) : #blockages 276 : #preroutes 0
[04/28 18:15:13     65s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Started Modeling Layer 3 ( Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Layer 2 (H) : #blockages 276 : #preroutes 0
[04/28 18:15:13     65s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Started Modeling Layer 4 ( Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Layer 3 (V) : #blockages 168 : #preroutes 0
[04/28 18:15:13     65s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Started Modeling Layer 5 ( Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 0
[04/28 18:15:13     65s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Started Modeling Layer 6 ( Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[04/28 18:15:13     65s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Started Modeling Layer 7 ( Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[04/28 18:15:13     65s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Started Modeling Layer 8 ( Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[04/28 18:15:13     65s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Number of ignored nets = 0
[04/28 18:15:13     65s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/28 18:15:13     65s] (I)       Number of clock nets = 1.  Ignored: No
[04/28 18:15:13     65s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/28 18:15:13     65s] (I)       Number of special nets = 0.  Ignored: Yes
[04/28 18:15:13     65s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/28 18:15:13     65s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/28 18:15:13     65s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/28 18:15:13     65s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/28 18:15:13     65s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 18:15:13     65s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/28 18:15:13     65s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1209.3 MB
[04/28 18:15:13     65s] (I)       Ndr track 0 does not exist
[04/28 18:15:13     65s] (I)       Layer1  viaCost=200.00
[04/28 18:15:13     65s] (I)       Layer2  viaCost=200.00
[04/28 18:15:13     65s] (I)       Layer3  viaCost=200.00
[04/28 18:15:13     65s] (I)       Layer4  viaCost=200.00
[04/28 18:15:13     65s] (I)       Layer5  viaCost=200.00
[04/28 18:15:13     65s] (I)       Layer6  viaCost=200.00
[04/28 18:15:13     65s] (I)       Layer7  viaCost=200.00
[04/28 18:15:13     65s] (I)       ---------------------Grid Graph Info--------------------
[04/28 18:15:13     65s] (I)       Routing area        : (0, 0) - (667920, 662560)
[04/28 18:15:13     65s] (I)       Core area           : (80040, 80360) - (587880, 582200)
[04/28 18:15:13     65s] (I)       Site width          :   920  (dbu)
[04/28 18:15:13     65s] (I)       Row height          :  7380  (dbu)
[04/28 18:15:13     65s] (I)       GCell width         :  7380  (dbu)
[04/28 18:15:13     65s] (I)       GCell height        :  7380  (dbu)
[04/28 18:15:13     65s] (I)       Grid                :    90    89     8
[04/28 18:15:13     65s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[04/28 18:15:13     65s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/28 18:15:13     65s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/28 18:15:13     65s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/28 18:15:13     65s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/28 18:15:13     65s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[04/28 18:15:13     65s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/28 18:15:13     65s] (I)       First track coord   :     0   460   410   460   410   460   410  2300
[04/28 18:15:13     65s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/28 18:15:13     65s] (I)       Total num of tracks :     0   726   808   726   808   726   808   290
[04/28 18:15:13     65s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/28 18:15:13     65s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/28 18:15:13     65s] (I)       --------------------------------------------------------
[04/28 18:15:13     65s] 
[04/28 18:15:13     65s] [NR-eGR] ============ Routing rule table ============
[04/28 18:15:13     65s] [NR-eGR] Rule id: 0  Nets: 4813 
[04/28 18:15:13     65s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/28 18:15:13     65s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/28 18:15:13     65s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:15:13     65s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:15:13     65s] [NR-eGR] ========================================
[04/28 18:15:13     65s] [NR-eGR] 
[04/28 18:15:13     65s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/28 18:15:13     65s] (I)       blocked tracks on layer2 : = 1520 / 64614 (2.35%)
[04/28 18:15:13     65s] (I)       blocked tracks on layer3 : = 484 / 72720 (0.67%)
[04/28 18:15:13     65s] (I)       blocked tracks on layer4 : = 4298 / 64614 (6.65%)
[04/28 18:15:13     65s] (I)       blocked tracks on layer5 : = 1956 / 72720 (2.69%)
[04/28 18:15:13     65s] (I)       blocked tracks on layer6 : = 0 / 64614 (0.00%)
[04/28 18:15:13     65s] (I)       blocked tracks on layer7 : = 0 / 72720 (0.00%)
[04/28 18:15:13     65s] (I)       blocked tracks on layer8 : = 0 / 25810 (0.00%)
[04/28 18:15:13     65s] (I)       After initializing earlyGlobalRoute syMemory usage = 1209.3 MB
[04/28 18:15:13     65s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Started Global Routing ( Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       ============= Initialization =============
[04/28 18:15:13     65s] (I)       totalPins=15572  totalGlobalPin=14419 (92.60%)
[04/28 18:15:13     65s] (I)       Started Build MST ( Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Generate topology with single threads
[04/28 18:15:13     65s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       total 2D Cap : 430416 = (215728 H, 214688 V)
[04/28 18:15:13     65s] [NR-eGR] Layer group 1: route 4813 net(s) in layer range [2, 8]
[04/28 18:15:13     65s] (I)       ============  Phase 1a Route ============
[04/28 18:15:13     65s] (I)       Started Phase 1a ( Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Usage: 29148 = (13784 H, 15364 V) = (6.39% H, 7.16% V) = (5.086e+04um H, 5.669e+04um V)
[04/28 18:15:13     65s] (I)       
[04/28 18:15:13     65s] (I)       ============  Phase 1b Route ============
[04/28 18:15:13     65s] (I)       Usage: 29148 = (13784 H, 15364 V) = (6.39% H, 7.16% V) = (5.086e+04um H, 5.669e+04um V)
[04/28 18:15:13     65s] (I)       
[04/28 18:15:13     65s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.075561e+05um
[04/28 18:15:13     65s] (I)       ============  Phase 1c Route ============
[04/28 18:15:13     65s] (I)       Usage: 29148 = (13784 H, 15364 V) = (6.39% H, 7.16% V) = (5.086e+04um H, 5.669e+04um V)
[04/28 18:15:13     65s] (I)       
[04/28 18:15:13     65s] (I)       ============  Phase 1d Route ============
[04/28 18:15:13     65s] (I)       Usage: 29148 = (13784 H, 15364 V) = (6.39% H, 7.16% V) = (5.086e+04um H, 5.669e+04um V)
[04/28 18:15:13     65s] (I)       
[04/28 18:15:13     65s] (I)       ============  Phase 1e Route ============
[04/28 18:15:13     65s] (I)       Started Phase 1e ( Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Usage: 29148 = (13784 H, 15364 V) = (6.39% H, 7.16% V) = (5.086e+04um H, 5.669e+04um V)
[04/28 18:15:13     65s] (I)       
[04/28 18:15:13     65s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.075561e+05um
[04/28 18:15:13     65s] [NR-eGR] 
[04/28 18:15:13     65s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1209.29 MB )
[04/28 18:15:13     65s] (I)       Run Multi-thread layer assignment with 1 threads
[04/28 18:15:13     65s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1219.29 MB )
[04/28 18:15:13     65s] (I)       ============  Phase 1l Route ============
[04/28 18:15:13     65s] (I)       
[04/28 18:15:13     65s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 18:15:13     65s] [NR-eGR]                        OverCon            
[04/28 18:15:13     65s] [NR-eGR]                         #Gcell     %Gcell
[04/28 18:15:13     65s] [NR-eGR]       Layer                (2)    OverCon 
[04/28 18:15:13     65s] [NR-eGR] ----------------------------------------------
[04/28 18:15:13     65s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[04/28 18:15:13     65s] [NR-eGR]  METAL2  (2)         3( 0.04%)   ( 0.04%) 
[04/28 18:15:13     65s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[04/28 18:15:13     65s] [NR-eGR]  METAL4  (4)         3( 0.04%)   ( 0.04%) 
[04/28 18:15:13     65s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[04/28 18:15:13     65s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[04/28 18:15:13     65s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[04/28 18:15:13     65s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[04/28 18:15:13     65s] [NR-eGR] ----------------------------------------------
[04/28 18:15:13     65s] [NR-eGR] Total                6( 0.01%)   ( 0.01%) 
[04/28 18:15:13     65s] [NR-eGR] 
[04/28 18:15:13     65s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1219.29 MB )
[04/28 18:15:13     65s] (I)       total 2D Cap : 430712 = (215872 H, 214840 V)
[04/28 18:15:13     65s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/28 18:15:13     65s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/28 18:15:13     65s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1219.3M
[04/28 18:15:13     65s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.070, REAL:0.069, MEM:1219.3M
[04/28 18:15:13     65s] OPERPROF: Starting HotSpotCal at level 1, MEM:1219.3M
[04/28 18:15:13     65s] [hotspot] +------------+---------------+---------------+
[04/28 18:15:13     65s] [hotspot] |            |   max hotspot | total hotspot |
[04/28 18:15:13     65s] [hotspot] +------------+---------------+---------------+
[04/28 18:15:13     65s] [hotspot] | normalized |          0.00 |          0.00 |
[04/28 18:15:13     65s] [hotspot] +------------+---------------+---------------+
[04/28 18:15:13     65s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/28 18:15:13     65s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/28 18:15:13     65s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1219.3M
[04/28 18:15:13     65s] Skipped repairing congestion.
[04/28 18:15:13     65s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1219.3M
[04/28 18:15:13     65s] Starting Early Global Route wiring: mem = 1219.3M
[04/28 18:15:13     65s] (I)       ============= track Assignment ============
[04/28 18:15:13     65s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1219.29 MB )
[04/28 18:15:13     65s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1219.29 MB )
[04/28 18:15:13     65s] (I)       Started Greedy Track Assignment ( Curr Mem: 1219.29 MB )
[04/28 18:15:13     65s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/28 18:15:13     65s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1219.29 MB )
[04/28 18:15:13     65s] (I)       Run Multi-thread track assignment
[04/28 18:15:14     65s] (I)       Finished Greedy Track Assignment ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1219.29 MB )
[04/28 18:15:14     65s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:15:14     65s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 15428
[04/28 18:15:14     65s] [NR-eGR] METAL2  (2V) length: 4.065028e+04um, number of vias: 20455
[04/28 18:15:14     65s] [NR-eGR] METAL3  (3H) length: 4.810063e+04um, number of vias: 1846
[04/28 18:15:14     65s] [NR-eGR] METAL4  (4V) length: 1.866628e+04um, number of vias: 314
[04/28 18:15:14     65s] [NR-eGR] METAL5  (5H) length: 4.241050e+03um, number of vias: 87
[04/28 18:15:14     65s] [NR-eGR] METAL6  (6V) length: 1.154560e+03um, number of vias: 0
[04/28 18:15:14     65s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[04/28 18:15:14     65s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[04/28 18:15:14     65s] [NR-eGR] Total length: 1.128128e+05um, number of vias: 38130
[04/28 18:15:14     65s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:15:14     65s] [NR-eGR] Total eGR-routed clock nets wire length: 3.972985e+03um 
[04/28 18:15:14     65s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:15:14     65s] Early Global Route wiring runtime: 0.09 seconds, mem = 1219.3M
[04/28 18:15:14     65s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.090, REAL:0.085, MEM:1219.3M
[04/28 18:15:14     65s] End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
[04/28 18:15:14     65s] *** Finishing placeDesign default flow ***
[04/28 18:15:14     65s] **placeDesign ... cpu = 0: 0:37, real = 0: 0:38, mem = 1149.3M **
[04/28 18:15:14     65s] Tdgp not successfully inited but do clear!
[04/28 18:15:14     65s] 0 delay mode for cte disabled.
[04/28 18:15:14     65s] SKP cleared!
[04/28 18:15:14     65s] 
[04/28 18:15:14     65s] *** Summary of all messages that are not suppressed in this session:
[04/28 18:15:14     65s] Severity  ID               Count  Summary                                  
[04/28 18:15:14     65s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[04/28 18:15:14     65s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/28 18:15:14     65s] *** Message Summary: 3 warning(s), 0 error(s)
[04/28 18:15:14     65s] 
[04/28 18:15:55     70s] <CMD> checkPlace IOTDF.checkPlace
[04/28 18:15:55     70s] OPERPROF: Starting checkPlace at level 1, MEM:1149.3M
[04/28 18:15:55     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1149.3M
[04/28 18:15:55     70s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1149.3M
[04/28 18:15:55     70s] Core basic site is TSM13SITE
[04/28 18:15:55     70s] SiteArray: non-trimmed site array dimensions = 68 x 552
[04/28 18:15:55     70s] SiteArray: use 208,896 bytes
[04/28 18:15:55     70s] SiteArray: current memory after site array memory allocation 1149.5M
[04/28 18:15:55     70s] SiteArray: FP blocked sites are writable
[04/28 18:15:55     70s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 18:15:55     70s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1149.5M
[04/28 18:15:55     70s] Process 213 wires and vias for routing blockage and capacity analysis
[04/28 18:15:55     70s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1149.5M
[04/28 18:15:55     70s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.064, MEM:1149.5M
[04/28 18:15:55     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.065, MEM:1149.5M
[04/28 18:15:55     70s] Begin checking placement ... (start mem=1149.3M, init mem=1149.5M)
[04/28 18:15:55     70s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1149.5M
[04/28 18:15:55     70s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1149.5M
[04/28 18:15:55     70s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1149.5M
[04/28 18:15:55     70s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.001, MEM:1149.5M
[04/28 18:15:55     70s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1149.5M
[04/28 18:15:55     70s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.020, REAL:0.028, MEM:1149.5M
[04/28 18:15:55     70s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1149.5M
[04/28 18:15:55     70s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.003, MEM:1149.5M
[04/28 18:15:55     70s] *info: Placed = 4275          
[04/28 18:15:55     70s] *info: Unplaced = 0           
[04/28 18:15:55     70s] Placement Density:69.22%(44102/63714)
[04/28 18:15:55     70s] Placement Density (including fixed std cells):69.22%(44102/63714)
[04/28 18:15:55     70s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1149.5M
[04/28 18:15:55     70s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1149.3M
[04/28 18:15:55     70s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1149.3M)
[04/28 18:15:55     70s] OPERPROF: Finished checkPlace at level 1, CPU:0.120, REAL:0.120, MEM:1149.3M
[04/28 18:15:55     70s] <CMD> setDrawView place
[04/28 18:15:55     70s] <CMD> fit
[04/28 18:16:06     70s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[04/28 18:16:06     70s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix IOTDF_preCTS -outDir timingReports
[04/28 18:16:06     71s] AAE DB initialization (MEM=1158.83 CPU=0:00:00.3 REAL=0:00:00.0) 
[04/28 18:16:06     71s] #optDebug: fT-S <1 1 0 0 0>
[04/28 18:16:06     71s] Setting timing_disable_library_data_to_data_checks to 'true'.
[04/28 18:16:06     71s] Setting timing_disable_user_data_to_data_checks to 'true'.
[04/28 18:16:06     71s] All LLGs are deleted
[04/28 18:16:06     71s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1151.8M
[04/28 18:16:06     71s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1151.8M
[04/28 18:16:06     71s] Start to check current routing status for nets...
[04/28 18:16:06     71s] All nets are already routed correctly.
[04/28 18:16:06     71s] End to check current routing status for nets (mem=1151.8M)
[04/28 18:16:06     71s] Extraction called for design 'IOTDF' of instances=4275 and nets=4836 using extraction engine 'preRoute' .
[04/28 18:16:06     71s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/28 18:16:06     71s] Type 'man IMPEXT-3530' for more detail.
[04/28 18:16:06     71s] PreRoute RC Extraction called for design IOTDF.
[04/28 18:16:06     71s] RC Extraction called in multi-corner(1) mode.
[04/28 18:16:06     71s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/28 18:16:06     71s] Type 'man IMPEXT-6197' for more detail.
[04/28 18:16:06     71s] RCMode: PreRoute
[04/28 18:16:06     71s]       RC Corner Indexes            0   
[04/28 18:16:06     71s] Capacitance Scaling Factor   : 1.00000 
[04/28 18:16:06     71s] Resistance Scaling Factor    : 1.00000 
[04/28 18:16:06     71s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 18:16:06     71s] Clock Res. Scaling Factor    : 1.00000 
[04/28 18:16:06     71s] Shrink Factor                : 1.00000
[04/28 18:16:06     71s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/28 18:16:06     71s] LayerId::1 widthSet size::1
[04/28 18:16:06     71s] LayerId::2 widthSet size::1
[04/28 18:16:06     71s] LayerId::3 widthSet size::1
[04/28 18:16:06     71s] LayerId::4 widthSet size::1
[04/28 18:16:06     71s] LayerId::5 widthSet size::1
[04/28 18:16:06     71s] LayerId::6 widthSet size::1
[04/28 18:16:06     71s] LayerId::7 widthSet size::1
[04/28 18:16:06     71s] LayerId::8 widthSet size::1
[04/28 18:16:06     71s] Updating RC grid for preRoute extraction ...
[04/28 18:16:06     71s] Initializing multi-corner resistance tables ...
[04/28 18:16:06     71s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1151.832M)
[04/28 18:16:06     71s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1151.8M
[04/28 18:16:06     71s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1151.8M
[04/28 18:16:06     71s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1152.0M
[04/28 18:16:06     71s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1152.0M
[04/28 18:16:06     71s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.052, MEM:1152.0M
[04/28 18:16:06     71s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.054, MEM:1152.0M
[04/28 18:16:06     71s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1152.0M
[04/28 18:16:06     71s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1151.8M
[04/28 18:16:06     71s] Starting delay calculation for Setup views
[04/28 18:16:06     71s] #################################################################################
[04/28 18:16:06     71s] # Design Stage: PreRoute
[04/28 18:16:06     71s] # Design Name: IOTDF
[04/28 18:16:06     71s] # Design Mode: 90nm
[04/28 18:16:06     71s] # Analysis Mode: MMMC Non-OCV 
[04/28 18:16:06     71s] # Parasitics Mode: No SPEF/RCDB
[04/28 18:16:06     71s] # Signoff Settings: SI Off 
[04/28 18:16:06     71s] #################################################################################
[04/28 18:16:07     71s] Calculate delays in Single mode...
[04/28 18:16:07     71s] Topological Sorting (REAL = 0:00:00.0, MEM = 1153.9M, InitMEM = 1153.9M)
[04/28 18:16:07     71s] Start delay calculation (fullDC) (1 T). (MEM=1153.85)
[04/28 18:16:07     71s] siFlow : Timing analysis mode is single, using late cdB files
[04/28 18:16:07     71s] Start AAE Lib Loading. (MEM=1170.05)
[04/28 18:16:07     71s] End AAE Lib Loading. (MEM=1179.59 CPU=0:00:00.0 Real=0:00:00.0)
[04/28 18:16:07     71s] End AAE Lib Interpolated Model. (MEM=1179.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:16:07     71s] First Iteration Infinite Tw... 
[04/28 18:16:08     72s] Total number of fetched objects 4816
[04/28 18:16:08     72s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:16:08     72s] End delay calculation. (MEM=1215.28 CPU=0:00:01.0 REAL=0:00:01.0)
[04/28 18:16:08     73s] End delay calculation (fullDC). (MEM=1197.74 CPU=0:00:01.5 REAL=0:00:01.0)
[04/28 18:16:08     73s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 1197.7M) ***
[04/28 18:16:08     73s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:01:13 mem=1197.7M)
[04/28 18:16:10     73s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -11.566 | -11.566 | -6.096  |  8.023  |   N/A   |  0.000  |
|           TNS (ns):| -2194.3 | -2194.3 |-746.746 |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|   276   |   276   |   128   |    0    |   N/A   |    0    |
|          All Paths:|  1056   |   527   |   788   |   130   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     13 (13)      |   -0.407   |     13 (13)      |
|   max_tran     |    144 (1853)    |  -20.519   |    144 (1857)    |
|   max_fanout   |      8 (8)       |     -6     |      9 (9)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.219%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[04/28 18:16:10     73s] Total CPU time: 3.09 sec
[04/28 18:16:10     73s] Total Real time: 4.0 sec
[04/28 18:16:10     73s] Total Memory Usage: 1168.0 Mbytes
[04/28 18:16:10     73s] 
[04/28 18:16:10     73s] =============================================================================================
[04/28 18:16:10     73s]  Final TAT Report for timeDesign
[04/28 18:16:10     73s] =============================================================================================
[04/28 18:16:10     73s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 18:16:10     73s] ---------------------------------------------------------------------------------------------
[04/28 18:16:10     73s] [ TimingUpdate           ]      1   0:00:00.1  (   3.8 % )     0:00:01.8 /  0:00:01.9    1.0
[04/28 18:16:10     73s] [ FullDelayCalc          ]      1   0:00:01.7  (  42.7 % )     0:00:01.7 /  0:00:01.7    1.0
[04/28 18:16:10     73s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 18:16:10     73s] [ TimingReport           ]      2   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 18:16:10     73s] [ DrvReport              ]      1   0:00:01.5  (  38.5 % )     0:00:01.5 /  0:00:00.3    0.2
[04/28 18:16:10     73s] [ MISC                   ]          0:00:00.5  (  13.1 % )     0:00:00.5 /  0:00:00.5    1.0
[04/28 18:16:10     73s] ---------------------------------------------------------------------------------------------
[04/28 18:16:10     73s]  timeDesign TOTAL                   0:00:04.0  ( 100.0 % )     0:00:04.0 /  0:00:02.8    0.7
[04/28 18:16:10     73s] ---------------------------------------------------------------------------------------------
[04/28 18:16:10     73s] 
[04/28 18:16:10     73s] Info: pop threads available for lower-level modules during optimization.
[04/28 18:16:22     75s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[04/28 18:16:22     75s] <CMD> optDesign -preCTS
[04/28 18:16:22     75s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 918.0M, totSessionCpu=0:01:15 **
[04/28 18:16:22     75s] Executing: place_opt_design -opt
[04/28 18:16:22     75s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[04/28 18:16:22     75s] *** Starting GigaPlace ***
[04/28 18:16:22     75s] **INFO: user set placement options
[04/28 18:16:22     75s] setPlaceMode -MXPBoundaryLevel 7 -MXPConstraintFile {} -MXPControlSetting 0 -MXPLogicHierAware 0 -MXPPreplaceSetting 5 -MXPRefineSetting 17 -place_design_floorplan_mode false -place_global_place_io_pins false -timingDriven true
[04/28 18:16:22     75s] **INFO: user set opt options
[04/28 18:16:22     75s] setOptMode -fixCap true -fixFanoutLoad true -fixTran true
[04/28 18:16:22     75s] #optDebug: fT-E <X 2 3 1 0>
[04/28 18:16:22     75s] OPERPROF: Starting DPlace-Init at level 1, MEM:1168.0M
[04/28 18:16:22     75s] #spOpts: mergeVia=F 
[04/28 18:16:22     75s] All LLGs are deleted
[04/28 18:16:22     75s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1168.0M
[04/28 18:16:22     75s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1168.0M
[04/28 18:16:22     75s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1168.0M
[04/28 18:16:22     75s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1168.0M
[04/28 18:16:22     75s] Core basic site is TSM13SITE
[04/28 18:16:22     75s] SiteArray: non-trimmed site array dimensions = 68 x 552
[04/28 18:16:22     75s] SiteArray: use 208,896 bytes
[04/28 18:16:22     75s] SiteArray: current memory after site array memory allocation 1168.2M
[04/28 18:16:22     75s] SiteArray: FP blocked sites are writable
[04/28 18:16:22     75s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 18:16:22     75s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1168.2M
[04/28 18:16:22     75s] Process 213 wires and vias for routing blockage and capacity analysis
[04/28 18:16:22     75s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1168.2M
[04/28 18:16:22     75s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.064, MEM:1168.2M
[04/28 18:16:22     75s] OPERPROF:     Starting CMU at level 3, MEM:1168.2M
[04/28 18:16:22     75s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1168.2M
[04/28 18:16:22     75s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.066, MEM:1168.2M
[04/28 18:16:22     75s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1168.2MB).
[04/28 18:16:22     75s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.077, MEM:1168.2M
[04/28 18:16:22     75s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1168.2M
[04/28 18:16:22     75s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1168.0M
[04/28 18:16:22     75s] All LLGs are deleted
[04/28 18:16:22     75s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1168.0M
[04/28 18:16:22     75s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1168.0M
[04/28 18:16:22     75s] VSMManager cleared!
[04/28 18:16:22     75s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 918.4M, totSessionCpu=0:01:15 **
[04/28 18:16:22     75s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/28 18:16:22     75s] GigaOpt running with 1 threads.
[04/28 18:16:22     75s] Info: 1 threads available for lower-level modules during optimization.
[04/28 18:16:22     75s] OPERPROF: Starting DPlace-Init at level 1, MEM:1168.0M
[04/28 18:16:22     75s] #spOpts: minPadR=1.1 mergeVia=F 
[04/28 18:16:22     75s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1168.0M
[04/28 18:16:22     75s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1168.0M
[04/28 18:16:22     75s] Core basic site is TSM13SITE
[04/28 18:16:23     75s] SiteArray: non-trimmed site array dimensions = 68 x 552
[04/28 18:16:23     75s] SiteArray: use 208,896 bytes
[04/28 18:16:23     75s] SiteArray: current memory after site array memory allocation 1168.2M
[04/28 18:16:23     75s] SiteArray: FP blocked sites are writable
[04/28 18:16:23     75s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 18:16:23     75s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1168.2M
[04/28 18:16:23     75s] Process 213 wires and vias for routing blockage and capacity analysis
[04/28 18:16:23     75s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1168.2M
[04/28 18:16:23     75s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.064, MEM:1168.2M
[04/28 18:16:23     75s] OPERPROF:     Starting CMU at level 3, MEM:1168.2M
[04/28 18:16:23     75s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1168.2M
[04/28 18:16:23     75s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.066, MEM:1168.2M
[04/28 18:16:23     75s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1168.2MB).
[04/28 18:16:23     75s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.076, MEM:1168.2M
[04/28 18:16:23     75s] 
[04/28 18:16:23     75s] Creating Lib Analyzer ...
[04/28 18:16:23     75s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[04/28 18:16:23     75s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[04/28 18:16:23     75s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[04/28 18:16:23     75s] 
[04/28 18:16:24     76s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:17 mem=1190.2M
[04/28 18:16:24     76s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:17 mem=1190.2M
[04/28 18:16:24     76s] Creating Lib Analyzer, finished. 
[04/28 18:16:24     76s] #optDebug: fT-S <1 2 3 1 0>
[04/28 18:16:24     76s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 924.7M, totSessionCpu=0:01:17 **
[04/28 18:16:24     76s] *** optDesign -preCTS ***
[04/28 18:16:24     76s] DRC Margin: user margin 0.0; extra margin 0.2
[04/28 18:16:24     76s] Setup Target Slack: user slack 0; extra slack 0.0
[04/28 18:16:24     76s] Hold Target Slack: user slack 0
[04/28 18:16:24     76s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1190.2M
[04/28 18:16:24     76s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.052, MEM:1190.2M
[04/28 18:16:24     76s] Deleting Cell Server ...
[04/28 18:16:24     76s] Deleting Lib Analyzer.
[04/28 18:16:24     76s] Multi-VT timing optimization disabled based on library information.
[04/28 18:16:24     76s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/28 18:16:24     76s] Creating Cell Server ...(0, 0, 0, 0)
[04/28 18:16:24     76s] Summary for sequential cells identification: 
[04/28 18:16:24     76s]   Identified SBFF number: 112
[04/28 18:16:24     76s]   Identified MBFF number: 0
[04/28 18:16:24     76s]   Identified SB Latch number: 0
[04/28 18:16:24     76s]   Identified MB Latch number: 0
[04/28 18:16:24     76s]   Not identified SBFF number: 8
[04/28 18:16:24     76s]   Not identified MBFF number: 0
[04/28 18:16:24     76s]   Not identified SB Latch number: 0
[04/28 18:16:24     76s]   Not identified MB Latch number: 0
[04/28 18:16:24     76s]   Number of sequential cells which are not FFs: 34
[04/28 18:16:24     76s]  Visiting view : av_func_mode
[04/28 18:16:24     76s]    : PowerDomain = none : Weighted F : unweighted  = 34.80 (1.000) with rcCorner = 0
[04/28 18:16:24     76s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[04/28 18:16:24     76s]  Visiting view : av_func_mode
[04/28 18:16:24     76s]    : PowerDomain = none : Weighted F : unweighted  = 34.80 (1.000) with rcCorner = 0
[04/28 18:16:24     76s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[04/28 18:16:24     76s]  Setting StdDelay to 34.80
[04/28 18:16:24     76s] Creating Cell Server, finished. 
[04/28 18:16:24     76s] 
[04/28 18:16:24     76s] Deleting Cell Server ...
[04/28 18:16:24     76s] 
[04/28 18:16:24     76s] Creating Lib Analyzer ...
[04/28 18:16:24     76s] Creating Cell Server ...(0, 0, 0, 0)
[04/28 18:16:24     76s] Summary for sequential cells identification: 
[04/28 18:16:24     76s]   Identified SBFF number: 112
[04/28 18:16:24     76s]   Identified MBFF number: 0
[04/28 18:16:24     76s]   Identified SB Latch number: 0
[04/28 18:16:24     76s]   Identified MB Latch number: 0
[04/28 18:16:24     76s]   Not identified SBFF number: 8
[04/28 18:16:24     76s]   Not identified MBFF number: 0
[04/28 18:16:24     76s]   Not identified SB Latch number: 0
[04/28 18:16:24     76s]   Not identified MB Latch number: 0
[04/28 18:16:24     76s]   Number of sequential cells which are not FFs: 34
[04/28 18:16:24     76s]  Visiting view : av_func_mode
[04/28 18:16:24     76s]    : PowerDomain = none : Weighted F : unweighted  = 34.80 (1.000) with rcCorner = 0
[04/28 18:16:24     76s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[04/28 18:16:24     76s]  Visiting view : av_func_mode
[04/28 18:16:24     76s]    : PowerDomain = none : Weighted F : unweighted  = 34.80 (1.000) with rcCorner = 0
[04/28 18:16:24     76s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[04/28 18:16:24     76s]  Setting StdDelay to 34.80
[04/28 18:16:24     76s] Creating Cell Server, finished. 
[04/28 18:16:24     76s] 
[04/28 18:16:24     77s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[04/28 18:16:24     77s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[04/28 18:16:24     77s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[04/28 18:16:24     77s] 
[04/28 18:16:25     78s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:18 mem=1190.2M
[04/28 18:16:25     78s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:18 mem=1190.2M
[04/28 18:16:25     78s] Creating Lib Analyzer, finished. 
[04/28 18:16:25     78s] All LLGs are deleted
[04/28 18:16:25     78s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1190.2M
[04/28 18:16:25     78s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1190.0M
[04/28 18:16:25     78s] ### Creating LA Mngr. totSessionCpu=0:01:18 mem=1190.0M
[04/28 18:16:25     78s] ### Creating LA Mngr, finished. totSessionCpu=0:01:18 mem=1190.0M
[04/28 18:16:25     78s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1190.02 MB )
[04/28 18:16:25     78s] (I)       Started Loading and Dumping File ( Curr Mem: 1190.02 MB )
[04/28 18:16:25     78s] (I)       Reading DB...
[04/28 18:16:25     78s] (I)       Read data from FE... (mem=1190.0M)
[04/28 18:16:25     78s] (I)       Read nodes and places... (mem=1190.0M)
[04/28 18:16:25     78s] (I)       Number of ignored instance 0
[04/28 18:16:25     78s] (I)       Number of inbound cells 0
[04/28 18:16:25     78s] (I)       numMoveCells=4275, numMacros=0  numPads=144  numMultiRowHeightInsts=0
[04/28 18:16:25     78s] (I)       cell height: 7380, count: 4275
[04/28 18:16:25     78s] (I)       Done Read nodes and places (cpu=0.000s, mem=1190.0M)
[04/28 18:16:25     78s] (I)       Read nets... (mem=1190.0M)
[04/28 18:16:25     78s] (I)       numNets=4813  ignoredNets=0
[04/28 18:16:25     78s] (I)       Done Read nets (cpu=0.010s, mem=1190.0M)
[04/28 18:16:25     78s] (I)       Read rows... (mem=1190.0M)
[04/28 18:16:25     78s] (I)       Done Read rows (cpu=0.000s, mem=1190.0M)
[04/28 18:16:25     78s] (I)       Identified Clock instances: Flop 527, Clock buffer/inverter 0, Gate 0, Logic 0
[04/28 18:16:25     78s] (I)       Read module constraints... (mem=1190.0M)
[04/28 18:16:25     78s] (I)       Done Read module constraints (cpu=0.000s, mem=1190.0M)
[04/28 18:16:25     78s] (I)       Done Read data from FE (cpu=0.020s, mem=1190.0M)
[04/28 18:16:25     78s] (I)       before initializing RouteDB syMemory usage = 1190.0 MB
[04/28 18:16:25     78s] (I)       Honor MSV route constraint: false
[04/28 18:16:25     78s] (I)       Maximum routing layer  : 127
[04/28 18:16:25     78s] (I)       Minimum routing layer  : 2
[04/28 18:16:25     78s] (I)       Supply scale factor H  : 1.00
[04/28 18:16:25     78s] (I)       Supply scale factor V  : 1.00
[04/28 18:16:25     78s] (I)       Tracks used by clock wire: 0
[04/28 18:16:25     78s] (I)       Reverse direction      : 
[04/28 18:16:25     78s] (I)       Honor partition pin guides: true
[04/28 18:16:25     78s] (I)       Route selected nets only: false
[04/28 18:16:25     78s] (I)       Route secondary PG pins: false
[04/28 18:16:25     78s] (I)       Second PG max fanout   : 2147483647
[04/28 18:16:25     78s] (I)       Buffering-aware routing: true
[04/28 18:16:25     78s] (I)       Spread congestion away from blockages: true
[04/28 18:16:25     78s] (I)       Overflow penalty cost  : 10
[04/28 18:16:25     78s] (I)       punchThroughDistance   : 6536.35
[04/28 18:16:25     78s] (I)       source-to-sink ratio   : 0.30
[04/28 18:16:25     78s] (I)       Apply function for special wires: true
[04/28 18:16:25     78s] (I)       Layer by layer blockage reading: true
[04/28 18:16:25     78s] (I)       Offset calculation fix : true
[04/28 18:16:25     78s] (I)       Route stripe layer range: 
[04/28 18:16:25     78s] (I)       Honor partition fences : 
[04/28 18:16:25     78s] (I)       Honor partition pin    : 
[04/28 18:16:25     78s] (I)       Honor partition fences with feedthrough: 
[04/28 18:16:25     78s] (I)       Counted 655 PG shapes. We will not process PG shapes layer by layer.
[04/28 18:16:25     78s] (I)       build grid graph
[04/28 18:16:25     78s] (I)       build grid graph start
[04/28 18:16:25     78s] [NR-eGR] Track table information for default rule: 
[04/28 18:16:25     78s] [NR-eGR] METAL1 has no routable track
[04/28 18:16:25     78s] [NR-eGR] METAL2 has single uniform track structure
[04/28 18:16:25     78s] [NR-eGR] METAL3 has single uniform track structure
[04/28 18:16:25     78s] [NR-eGR] METAL4 has single uniform track structure
[04/28 18:16:25     78s] [NR-eGR] METAL5 has single uniform track structure
[04/28 18:16:25     78s] [NR-eGR] METAL6 has single uniform track structure
[04/28 18:16:25     78s] [NR-eGR] METAL7 has single uniform track structure
[04/28 18:16:25     78s] [NR-eGR] METAL8 has single uniform track structure
[04/28 18:16:25     78s] (I)       build grid graph end
[04/28 18:16:25     78s] (I)       ===========================================================================
[04/28 18:16:25     78s] (I)       == Report All Rule Vias ==
[04/28 18:16:25     78s] (I)       ===========================================================================
[04/28 18:16:25     78s] (I)        Via Rule : (Default)
[04/28 18:16:25     78s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/28 18:16:25     78s] (I)       ---------------------------------------------------------------------------
[04/28 18:16:25     78s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[04/28 18:16:25     78s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[04/28 18:16:25     78s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[04/28 18:16:25     78s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[04/28 18:16:25     78s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[04/28 18:16:25     78s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[04/28 18:16:25     78s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[04/28 18:16:25     78s] (I)        8    0 : ---                         0 : ---                      
[04/28 18:16:25     78s] (I)       ===========================================================================
[04/28 18:16:25     78s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1190.02 MB )
[04/28 18:16:25     78s] (I)       Num PG vias on layer 1 : 0
[04/28 18:16:25     78s] (I)       Num PG vias on layer 2 : 0
[04/28 18:16:25     78s] (I)       Num PG vias on layer 3 : 0
[04/28 18:16:25     78s] (I)       Num PG vias on layer 4 : 0
[04/28 18:16:25     78s] (I)       Num PG vias on layer 5 : 0
[04/28 18:16:25     78s] (I)       Num PG vias on layer 6 : 0
[04/28 18:16:25     78s] (I)       Num PG vias on layer 7 : 0
[04/28 18:16:25     78s] (I)       Num PG vias on layer 8 : 0
[04/28 18:16:25     78s] [NR-eGR] Read 744 PG shapes
[04/28 18:16:25     78s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1190.02 MB )
[04/28 18:16:25     78s] [NR-eGR] #Routing Blockages  : 0
[04/28 18:16:25     78s] [NR-eGR] #Instance Blockages : 0
[04/28 18:16:25     78s] [NR-eGR] #PG Blockages       : 744
[04/28 18:16:25     78s] [NR-eGR] #Bump Blockages     : 0
[04/28 18:16:25     78s] [NR-eGR] #Boundary Blockages : 0
[04/28 18:16:25     78s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/28 18:16:25     78s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 18:16:25     78s] (I)       readDataFromPlaceDB
[04/28 18:16:25     78s] (I)       Read net information..
[04/28 18:16:25     78s] [NR-eGR] Read numTotalNets=4813  numIgnoredNets=0
[04/28 18:16:25     78s] (I)       Read testcase time = 0.000 seconds
[04/28 18:16:25     78s] 
[04/28 18:16:25     78s] (I)       early_global_route_priority property id does not exist.
[04/28 18:16:25     78s] (I)       Start initializing grid graph
[04/28 18:16:25     78s] (I)       End initializing grid graph
[04/28 18:16:25     78s] (I)       Model blockages into capacity
[04/28 18:16:25     78s] (I)       Read Num Blocks=744  Num Prerouted Wires=0  Num CS=0
[04/28 18:16:25     78s] (I)       Started Modeling ( Curr Mem: 1190.02 MB )
[04/28 18:16:25     78s] (I)       Started Modeling Layer 1 ( Curr Mem: 1190.02 MB )
[04/28 18:16:25     78s] (I)       Started Modeling Layer 2 ( Curr Mem: 1190.02 MB )
[04/28 18:16:25     78s] (I)       Layer 1 (V) : #blockages 276 : #preroutes 0
[04/28 18:16:25     78s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1190.02 MB )
[04/28 18:16:25     78s] (I)       Started Modeling Layer 3 ( Curr Mem: 1190.02 MB )
[04/28 18:16:25     78s] (I)       Layer 2 (H) : #blockages 276 : #preroutes 0
[04/28 18:16:25     78s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1190.02 MB )
[04/28 18:16:25     78s] (I)       Started Modeling Layer 4 ( Curr Mem: 1190.02 MB )
[04/28 18:16:25     78s] (I)       Layer 3 (V) : #blockages 168 : #preroutes 0
[04/28 18:16:25     78s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1190.02 MB )
[04/28 18:16:25     78s] (I)       Started Modeling Layer 5 ( Curr Mem: 1190.02 MB )
[04/28 18:16:25     78s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 0
[04/28 18:16:25     78s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1190.02 MB )
[04/28 18:16:25     78s] (I)       Started Modeling Layer 6 ( Curr Mem: 1190.02 MB )
[04/28 18:16:25     78s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[04/28 18:16:25     78s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1190.02 MB )
[04/28 18:16:25     78s] (I)       Started Modeling Layer 7 ( Curr Mem: 1190.02 MB )
[04/28 18:16:25     78s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[04/28 18:16:25     78s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1190.02 MB )
[04/28 18:16:25     78s] (I)       Started Modeling Layer 8 ( Curr Mem: 1190.02 MB )
[04/28 18:16:25     78s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[04/28 18:16:25     78s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1190.02 MB )
[04/28 18:16:25     78s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1190.02 MB )
[04/28 18:16:25     78s] (I)       Number of ignored nets = 0
[04/28 18:16:25     78s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/28 18:16:25     78s] (I)       Number of clock nets = 1.  Ignored: No
[04/28 18:16:25     78s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/28 18:16:25     78s] (I)       Number of special nets = 0.  Ignored: Yes
[04/28 18:16:25     78s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/28 18:16:25     78s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/28 18:16:25     78s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/28 18:16:25     78s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/28 18:16:25     78s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 18:16:25     78s] (I)       Constructing bin map
[04/28 18:16:25     78s] (I)       Initialize bin information with width=14760 height=14760
[04/28 18:16:25     78s] (I)       Done constructing bin map
[04/28 18:16:25     78s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/28 18:16:25     78s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1190.0 MB
[04/28 18:16:25     78s] (I)       Ndr track 0 does not exist
[04/28 18:16:25     78s] (I)       Layer1  viaCost=200.00
[04/28 18:16:25     78s] (I)       Layer2  viaCost=200.00
[04/28 18:16:25     78s] (I)       Layer3  viaCost=200.00
[04/28 18:16:25     78s] (I)       Layer4  viaCost=200.00
[04/28 18:16:25     78s] (I)       Layer5  viaCost=200.00
[04/28 18:16:25     78s] (I)       Layer6  viaCost=200.00
[04/28 18:16:25     78s] (I)       Layer7  viaCost=200.00
[04/28 18:16:25     78s] (I)       ---------------------Grid Graph Info--------------------
[04/28 18:16:25     78s] (I)       Routing area        : (0, 0) - (667920, 662560)
[04/28 18:16:25     78s] (I)       Core area           : (80040, 80360) - (587880, 582200)
[04/28 18:16:25     78s] (I)       Site width          :   920  (dbu)
[04/28 18:16:25     78s] (I)       Row height          :  7380  (dbu)
[04/28 18:16:25     78s] (I)       GCell width         :  7380  (dbu)
[04/28 18:16:25     78s] (I)       GCell height        :  7380  (dbu)
[04/28 18:16:25     78s] (I)       Grid                :    90    89     8
[04/28 18:16:25     78s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[04/28 18:16:25     78s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/28 18:16:25     78s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/28 18:16:25     78s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/28 18:16:25     78s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/28 18:16:25     78s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[04/28 18:16:25     78s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/28 18:16:25     78s] (I)       First track coord   :     0   460   410   460   410   460   410  2300
[04/28 18:16:25     78s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/28 18:16:25     78s] (I)       Total num of tracks :     0   726   808   726   808   726   808   290
[04/28 18:16:25     78s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/28 18:16:25     78s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/28 18:16:25     78s] (I)       --------------------------------------------------------
[04/28 18:16:25     78s] 
[04/28 18:16:25     78s] [NR-eGR] ============ Routing rule table ============
[04/28 18:16:25     78s] [NR-eGR] Rule id: 0  Nets: 4813 
[04/28 18:16:25     78s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/28 18:16:25     78s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/28 18:16:25     78s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:16:25     78s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:16:25     78s] [NR-eGR] ========================================
[04/28 18:16:25     78s] [NR-eGR] 
[04/28 18:16:25     78s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/28 18:16:25     78s] (I)       blocked tracks on layer2 : = 1520 / 64614 (2.35%)
[04/28 18:16:25     78s] (I)       blocked tracks on layer3 : = 484 / 72720 (0.67%)
[04/28 18:16:25     78s] (I)       blocked tracks on layer4 : = 4298 / 64614 (6.65%)
[04/28 18:16:25     78s] (I)       blocked tracks on layer5 : = 1956 / 72720 (2.69%)
[04/28 18:16:25     78s] (I)       blocked tracks on layer6 : = 0 / 64614 (0.00%)
[04/28 18:16:25     78s] (I)       blocked tracks on layer7 : = 0 / 72720 (0.00%)
[04/28 18:16:25     78s] (I)       blocked tracks on layer8 : = 0 / 25810 (0.00%)
[04/28 18:16:25     78s] (I)       After initializing earlyGlobalRoute syMemory usage = 1190.0 MB
[04/28 18:16:25     78s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1190.02 MB )
[04/28 18:16:25     78s] (I)       Started Global Routing ( Curr Mem: 1190.02 MB )
[04/28 18:16:25     78s] (I)       ============= Initialization =============
[04/28 18:16:25     78s] (I)       totalPins=15572  totalGlobalPin=14419 (92.60%)
[04/28 18:16:25     78s] (I)       Started Build MST ( Curr Mem: 1190.02 MB )
[04/28 18:16:25     78s] (I)       Generate topology with single threads
[04/28 18:16:25     78s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1190.02 MB )
[04/28 18:16:25     78s] (I)       total 2D Cap : 430416 = (215728 H, 214688 V)
[04/28 18:16:25     78s] (I)       #blocked areas for congestion spreading : 0
[04/28 18:16:25     78s] [NR-eGR] Layer group 1: route 4813 net(s) in layer range [2, 8]
[04/28 18:16:25     78s] (I)       ============  Phase 1a Route ============
[04/28 18:16:25     78s] (I)       Started Phase 1a ( Curr Mem: 1190.02 MB )
[04/28 18:16:26     78s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1190.02 MB )
[04/28 18:16:26     78s] (I)       Usage: 29428 = (13975 H, 15453 V) = (6.48% H, 7.20% V) = (5.157e+04um H, 5.702e+04um V)
[04/28 18:16:26     78s] (I)       
[04/28 18:16:26     78s] (I)       ============  Phase 1b Route ============
[04/28 18:16:26     78s] (I)       Usage: 29428 = (13975 H, 15453 V) = (6.48% H, 7.20% V) = (5.157e+04um H, 5.702e+04um V)
[04/28 18:16:26     78s] (I)       
[04/28 18:16:26     78s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.085893e+05um
[04/28 18:16:26     78s] (I)       ============  Phase 1c Route ============
[04/28 18:16:26     78s] (I)       Usage: 29428 = (13975 H, 15453 V) = (6.48% H, 7.20% V) = (5.157e+04um H, 5.702e+04um V)
[04/28 18:16:26     78s] (I)       
[04/28 18:16:26     78s] (I)       ============  Phase 1d Route ============
[04/28 18:16:26     78s] (I)       Usage: 29428 = (13975 H, 15453 V) = (6.48% H, 7.20% V) = (5.157e+04um H, 5.702e+04um V)
[04/28 18:16:26     78s] (I)       
[04/28 18:16:26     78s] (I)       ============  Phase 1e Route ============
[04/28 18:16:26     78s] (I)       Started Phase 1e ( Curr Mem: 1190.02 MB )
[04/28 18:16:26     78s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1190.02 MB )
[04/28 18:16:26     78s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1190.02 MB )
[04/28 18:16:26     78s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1190.02 MB )
[04/28 18:16:26     78s] (I)       Usage: 29428 = (13975 H, 15453 V) = (6.48% H, 7.20% V) = (5.157e+04um H, 5.702e+04um V)
[04/28 18:16:26     78s] (I)       
[04/28 18:16:26     78s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.085893e+05um
[04/28 18:16:26     78s] [NR-eGR] 
[04/28 18:16:26     78s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1190.02 MB )
[04/28 18:16:26     78s] (I)       Run Multi-thread layer assignment with 1 threads
[04/28 18:16:26     78s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1190.02 MB )
[04/28 18:16:26     78s] (I)       ============  Phase 1l Route ============
[04/28 18:16:26     78s] (I)       
[04/28 18:16:26     78s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 18:16:26     78s] [NR-eGR]                        OverCon            
[04/28 18:16:26     78s] [NR-eGR]                         #Gcell     %Gcell
[04/28 18:16:26     78s] [NR-eGR]       Layer                (2)    OverCon 
[04/28 18:16:26     78s] [NR-eGR] ----------------------------------------------
[04/28 18:16:26     78s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[04/28 18:16:26     78s] [NR-eGR]  METAL2  (2)         4( 0.05%)   ( 0.05%) 
[04/28 18:16:26     78s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[04/28 18:16:26     78s] [NR-eGR]  METAL4  (4)         5( 0.06%)   ( 0.06%) 
[04/28 18:16:26     78s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[04/28 18:16:26     78s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[04/28 18:16:26     78s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[04/28 18:16:26     78s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[04/28 18:16:26     78s] [NR-eGR] ----------------------------------------------
[04/28 18:16:26     78s] [NR-eGR] Total                9( 0.02%)   ( 0.02%) 
[04/28 18:16:26     78s] [NR-eGR] 
[04/28 18:16:26     78s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1190.02 MB )
[04/28 18:16:26     78s] (I)       total 2D Cap : 430712 = (215872 H, 214840 V)
[04/28 18:16:26     78s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/28 18:16:26     78s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/28 18:16:26     78s] (I)       ============= track Assignment ============
[04/28 18:16:26     78s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1190.02 MB )
[04/28 18:16:26     78s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1190.02 MB )
[04/28 18:16:26     78s] (I)       Started Greedy Track Assignment ( Curr Mem: 1190.02 MB )
[04/28 18:16:26     78s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/28 18:16:26     78s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1190.02 MB )
[04/28 18:16:26     78s] (I)       Run Multi-thread track assignment
[04/28 18:16:26     78s] (I)       Finished Greedy Track Assignment ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1190.02 MB )
[04/28 18:16:26     78s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:16:26     78s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 15428
[04/28 18:16:26     78s] [NR-eGR] METAL2  (2V) length: 4.088019e+04um, number of vias: 20526
[04/28 18:16:26     78s] [NR-eGR] METAL3  (3H) length: 4.807765e+04um, number of vias: 1869
[04/28 18:16:26     78s] [NR-eGR] METAL4  (4V) length: 1.902953e+04um, number of vias: 337
[04/28 18:16:26     78s] [NR-eGR] METAL5  (5H) length: 5.027320e+03um, number of vias: 59
[04/28 18:16:26     78s] [NR-eGR] METAL6  (6V) length: 9.095850e+02um, number of vias: 0
[04/28 18:16:26     78s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[04/28 18:16:26     78s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[04/28 18:16:26     78s] [NR-eGR] Total length: 1.139243e+05um, number of vias: 38219
[04/28 18:16:26     78s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:16:26     78s] [NR-eGR] Total eGR-routed clock nets wire length: 4.183955e+03um 
[04/28 18:16:26     78s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:16:26     78s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1175.82 MB )
[04/28 18:16:26     78s] Extraction called for design 'IOTDF' of instances=4275 and nets=4836 using extraction engine 'preRoute' .
[04/28 18:16:26     78s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/28 18:16:26     78s] Type 'man IMPEXT-3530' for more detail.
[04/28 18:16:26     78s] PreRoute RC Extraction called for design IOTDF.
[04/28 18:16:26     78s] RC Extraction called in multi-corner(1) mode.
[04/28 18:16:26     78s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/28 18:16:26     78s] Type 'man IMPEXT-6197' for more detail.
[04/28 18:16:26     78s] RCMode: PreRoute
[04/28 18:16:26     78s]       RC Corner Indexes            0   
[04/28 18:16:26     78s] Capacitance Scaling Factor   : 1.00000 
[04/28 18:16:26     78s] Resistance Scaling Factor    : 1.00000 
[04/28 18:16:26     78s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 18:16:26     78s] Clock Res. Scaling Factor    : 1.00000 
[04/28 18:16:26     78s] Shrink Factor                : 1.00000
[04/28 18:16:26     78s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/28 18:16:26     78s] LayerId::1 widthSet size::1
[04/28 18:16:26     78s] LayerId::2 widthSet size::1
[04/28 18:16:26     78s] LayerId::3 widthSet size::1
[04/28 18:16:26     78s] LayerId::4 widthSet size::1
[04/28 18:16:26     78s] LayerId::5 widthSet size::1
[04/28 18:16:26     78s] LayerId::6 widthSet size::1
[04/28 18:16:26     78s] LayerId::7 widthSet size::1
[04/28 18:16:26     78s] LayerId::8 widthSet size::1
[04/28 18:16:26     78s] Updating RC grid for preRoute extraction ...
[04/28 18:16:26     78s] Initializing multi-corner resistance tables ...
[04/28 18:16:26     78s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1175.816M)
[04/28 18:16:26     78s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1175.8M
[04/28 18:16:26     78s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1175.8M
[04/28 18:16:26     78s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1176.0M
[04/28 18:16:26     78s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1176.0M
[04/28 18:16:26     78s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:1176.0M
[04/28 18:16:26     78s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.054, MEM:1176.0M
[04/28 18:16:26     78s] Starting delay calculation for Setup views
[04/28 18:16:26     78s] #################################################################################
[04/28 18:16:26     78s] # Design Stage: PreRoute
[04/28 18:16:26     78s] # Design Name: IOTDF
[04/28 18:16:26     78s] # Design Mode: 90nm
[04/28 18:16:26     78s] # Analysis Mode: MMMC Non-OCV 
[04/28 18:16:26     78s] # Parasitics Mode: No SPEF/RCDB
[04/28 18:16:26     78s] # Signoff Settings: SI Off 
[04/28 18:16:26     78s] #################################################################################
[04/28 18:16:26     78s] Calculate delays in Single mode...
[04/28 18:16:26     78s] Topological Sorting (REAL = 0:00:00.0, MEM = 1174.0M, InitMEM = 1174.0M)
[04/28 18:16:26     78s] Start delay calculation (fullDC) (1 T). (MEM=1174.02)
[04/28 18:16:26     78s] End AAE Lib Interpolated Model. (MEM=1190.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:16:27     80s] Total number of fetched objects 4816
[04/28 18:16:27     80s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:16:27     80s] End delay calculation. (MEM=1197.65 CPU=0:00:00.9 REAL=0:00:01.0)
[04/28 18:16:27     80s] End delay calculation (fullDC). (MEM=1197.65 CPU=0:00:01.4 REAL=0:00:01.0)
[04/28 18:16:27     80s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 1197.6M) ***
[04/28 18:16:28     80s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:01:20 mem=1197.6M)
[04/28 18:16:28     80s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -11.692 |
|           TNS (ns):| -2217.5 |
|    Violating Paths:|   276   |
|          All Paths:|  1056   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     13 (13)      |   -0.425   |     13 (13)      |
|   max_tran     |    143 (1452)    |  -20.581   |    143 (1457)    |
|   max_fanout   |      8 (8)       |     -6     |      9 (9)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.219%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 935.0M, totSessionCpu=0:01:20 **
[04/28 18:16:28     80s] ** INFO : this run is activating medium effort placeOptDesign flow
[04/28 18:16:28     80s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 18:16:28     80s] ### Creating PhyDesignMc. totSessionCpu=0:01:20 mem=1174.9M
[04/28 18:16:28     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:1174.9M
[04/28 18:16:28     80s] #spOpts: minPadR=1.1 mergeVia=F 
[04/28 18:16:28     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1174.9M
[04/28 18:16:28     80s] OPERPROF:     Starting CMU at level 3, MEM:1174.9M
[04/28 18:16:28     80s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1174.9M
[04/28 18:16:28     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.053, MEM:1174.9M
[04/28 18:16:28     80s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1174.9MB).
[04/28 18:16:28     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.062, MEM:1174.9M
[04/28 18:16:28     80s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:21 mem=1174.9M
[04/28 18:16:28     80s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 18:16:28     80s] ### Creating PhyDesignMc. totSessionCpu=0:01:21 mem=1174.9M
[04/28 18:16:28     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:1174.9M
[04/28 18:16:28     80s] #spOpts: minPadR=1.1 mergeVia=F 
[04/28 18:16:28     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1174.9M
[04/28 18:16:28     80s] OPERPROF:     Starting CMU at level 3, MEM:1174.9M
[04/28 18:16:28     80s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1174.9M
[04/28 18:16:28     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.052, MEM:1174.9M
[04/28 18:16:28     80s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1174.9MB).
[04/28 18:16:28     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.059, MEM:1174.9M
[04/28 18:16:28     80s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:21 mem=1174.9M
[04/28 18:16:28     80s] *** Starting optimizing excluded clock nets MEM= 1174.9M) ***
[04/28 18:16:28     80s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1174.9M) ***
[04/28 18:16:28     80s] The useful skew maximum allowed delay is: 0.3
[04/28 18:16:28     80s] Deleting Lib Analyzer.
[04/28 18:16:28     80s] Info: 1 clock net  excluded from IPO operation.
[04/28 18:16:28     80s] ### Creating LA Mngr. totSessionCpu=0:01:21 mem=1174.9M
[04/28 18:16:28     80s] ### Creating LA Mngr, finished. totSessionCpu=0:01:21 mem=1174.9M
[04/28 18:16:28     80s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/28 18:16:28     80s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:20.9/0:03:55.2 (0.3), mem = 1174.9M
[04/28 18:16:28     80s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9554.1
[04/28 18:16:28     80s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 18:16:28     80s] ### Creating PhyDesignMc. totSessionCpu=0:01:21 mem=1182.9M
[04/28 18:16:28     80s] OPERPROF: Starting DPlace-Init at level 1, MEM:1182.9M
[04/28 18:16:28     80s] #spOpts: minPadR=1.1 mergeVia=F 
[04/28 18:16:28     80s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1182.9M
[04/28 18:16:28     80s] OPERPROF:     Starting CMU at level 3, MEM:1182.9M
[04/28 18:16:28     80s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1182.9M
[04/28 18:16:28     80s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:1182.9M
[04/28 18:16:28     80s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1182.9MB).
[04/28 18:16:28     80s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:1182.9M
[04/28 18:16:28     81s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:21 mem=1182.9M
[04/28 18:16:28     81s] 
[04/28 18:16:28     81s] Footprint cell information for calculating maxBufDist
[04/28 18:16:28     81s] *info: There are 16 candidate Buffer cells
[04/28 18:16:28     81s] *info: There are 19 candidate Inverter cells
[04/28 18:16:28     81s] 
[04/28 18:16:29     81s] 
[04/28 18:16:29     81s] Creating Lib Analyzer ...
[04/28 18:16:29     81s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[04/28 18:16:29     81s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[04/28 18:16:29     81s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[04/28 18:16:29     81s] 
[04/28 18:16:30     82s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:23 mem=1320.8M
[04/28 18:16:30     82s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:23 mem=1320.8M
[04/28 18:16:30     82s] Creating Lib Analyzer, finished. 
[04/28 18:16:30     82s] 
[04/28 18:16:30     82s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[04/28 18:16:31     84s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1339.9M
[04/28 18:16:31     84s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1339.9M
[04/28 18:16:31     84s] 
[04/28 18:16:31     84s] Netlist preparation processing... 
[04/28 18:16:31     84s] Removed 0 instance
[04/28 18:16:31     84s] *info: Marking 0 isolation instances dont touch
[04/28 18:16:31     84s] *info: Marking 0 level shifter instances dont touch
[04/28 18:16:31     84s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9554.1
[04/28 18:16:31     84s] *** AreaOpt [finish] : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:01:24.1/0:03:58.3 (0.4), mem = 1320.8M
[04/28 18:16:31     84s] Deleting Lib Analyzer.
[04/28 18:16:31     84s] Begin: GigaOpt high fanout net optimization
[04/28 18:16:31     84s] GigaOpt HFN: use maxLocalDensity 1.2
[04/28 18:16:31     84s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/28 18:16:31     84s] Info: 1 clock net  excluded from IPO operation.
[04/28 18:16:31     84s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:24.2/0:03:58.4 (0.4), mem = 1254.8M
[04/28 18:16:31     84s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9554.2
[04/28 18:16:31     84s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 18:16:31     84s] ### Creating PhyDesignMc. totSessionCpu=0:01:24 mem=1254.8M
[04/28 18:16:31     84s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/28 18:16:31     84s] OPERPROF: Starting DPlace-Init at level 1, MEM:1254.8M
[04/28 18:16:31     84s] #spOpts: minPadR=1.1 mergeVia=F 
[04/28 18:16:31     84s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1254.8M
[04/28 18:16:32     84s] OPERPROF:     Starting CMU at level 3, MEM:1254.8M
[04/28 18:16:32     84s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1254.8M
[04/28 18:16:32     84s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:1254.8M
[04/28 18:16:32     84s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1254.8MB).
[04/28 18:16:32     84s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.062, MEM:1254.8M
[04/28 18:16:32     84s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:24 mem=1254.8M
[04/28 18:16:32     84s] 
[04/28 18:16:32     84s] Creating Lib Analyzer ...
[04/28 18:16:32     84s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[04/28 18:16:32     84s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[04/28 18:16:32     84s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[04/28 18:16:32     84s] 
[04/28 18:16:33     85s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:26 mem=1254.8M
[04/28 18:16:33     85s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:26 mem=1254.8M
[04/28 18:16:33     85s] Creating Lib Analyzer, finished. 
[04/28 18:16:33     85s] 
[04/28 18:16:33     85s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[04/28 18:16:35     88s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 18:16:35     88s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9554.2
[04/28 18:16:35     88s] *** DrvOpt [finish] : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:01:28.0/0:04:02.3 (0.4), mem = 1254.8M
[04/28 18:16:35     88s] GigaOpt HFN: restore maxLocalDensity to 0.98
[04/28 18:16:35     88s] End: GigaOpt high fanout net optimization
[04/28 18:16:35     88s] Begin: GigaOpt DRV Optimization
[04/28 18:16:35     88s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/28 18:16:35     88s] Info: 1 clock net  excluded from IPO operation.
[04/28 18:16:35     88s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:28.1/0:04:02.3 (0.4), mem = 1254.8M
[04/28 18:16:35     88s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9554.3
[04/28 18:16:35     88s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 18:16:35     88s] ### Creating PhyDesignMc. totSessionCpu=0:01:28 mem=1254.8M
[04/28 18:16:35     88s] OPERPROF: Starting DPlace-Init at level 1, MEM:1254.8M
[04/28 18:16:35     88s] #spOpts: minPadR=1.1 mergeVia=F 
[04/28 18:16:35     88s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1254.8M
[04/28 18:16:35     88s] OPERPROF:     Starting CMU at level 3, MEM:1254.8M
[04/28 18:16:35     88s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1254.8M
[04/28 18:16:35     88s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.054, MEM:1254.8M
[04/28 18:16:35     88s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1254.8MB).
[04/28 18:16:35     88s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:1254.8M
[04/28 18:16:35     88s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:28 mem=1254.8M
[04/28 18:16:35     88s] 
[04/28 18:16:35     88s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[04/28 18:16:38     90s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1273.9M
[04/28 18:16:38     90s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:1273.9M
[04/28 18:16:38     90s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 18:16:38     90s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/28 18:16:38     90s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 18:16:38     90s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/28 18:16:38     90s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 18:16:38     90s] Info: violation cost 7787.560059 (cap = 46.587494, tran = 7732.172363, len = 0.000000, fanout load = 4.800000, fanout count = 4.000000, glitch 0.000000)
[04/28 18:16:38     90s] |   214|  2050|   -20.88|    15|    15|    -0.77|     8|     8|     0|     0|   -11.69| -2217.53|       0|       0|       0|  69.22|          |         |
[04/28 18:16:39     92s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 18:16:39     92s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -3.07|  -640.27|      25|       3|      22|  69.67| 0:00:01.0|  1327.0M|
[04/28 18:16:39     92s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 18:16:39     92s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -3.07|  -640.27|       0|       0|       0|  69.67| 0:00:00.0|  1327.0M|
[04/28 18:16:39     92s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 18:16:39     92s] **** Begin NDR-Layer Usage Statistics ****
[04/28 18:16:39     92s] 0 Ndr or Layer constraints added by optimization 
[04/28 18:16:39     92s] **** End NDR-Layer Usage Statistics ****
[04/28 18:16:39     92s] 
[04/28 18:16:39     92s] *** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=1327.0M) ***
[04/28 18:16:39     92s] 
[04/28 18:16:39     92s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9554.3
[04/28 18:16:39     92s] *** DrvOpt [finish] : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:01:32.1/0:04:06.3 (0.4), mem = 1307.9M
[04/28 18:16:39     92s] End: GigaOpt DRV Optimization
[04/28 18:16:39     92s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/28 18:16:39     92s] **optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1012.6M, totSessionCpu=0:01:32 **
[04/28 18:16:39     92s] 
[04/28 18:16:39     92s] Active setup views:
[04/28 18:16:39     92s]  av_func_mode
[04/28 18:16:39     92s]   Dominating endpoints: 0
[04/28 18:16:39     92s]   Dominating TNS: -0.000
[04/28 18:16:39     92s] 
[04/28 18:16:39     92s] Deleting Lib Analyzer.
[04/28 18:16:39     92s] Begin: GigaOpt Global Optimization
[04/28 18:16:39     92s] *info: use new DP (enabled)
[04/28 18:16:39     92s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/28 18:16:39     92s] Info: 1 clock net  excluded from IPO operation.
[04/28 18:16:39     92s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:32.1/0:04:06.4 (0.4), mem = 1269.9M
[04/28 18:16:39     92s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9554.4
[04/28 18:16:39     92s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 18:16:39     92s] ### Creating PhyDesignMc. totSessionCpu=0:01:32 mem=1269.9M
[04/28 18:16:39     92s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/28 18:16:39     92s] OPERPROF: Starting DPlace-Init at level 1, MEM:1269.9M
[04/28 18:16:39     92s] #spOpts: minPadR=1.1 mergeVia=F 
[04/28 18:16:39     92s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1269.9M
[04/28 18:16:39     92s] OPERPROF:     Starting CMU at level 3, MEM:1269.9M
[04/28 18:16:39     92s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1269.9M
[04/28 18:16:39     92s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.054, MEM:1269.9M
[04/28 18:16:39     92s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1269.9MB).
[04/28 18:16:39     92s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.062, MEM:1269.9M
[04/28 18:16:39     92s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:32 mem=1269.9M
[04/28 18:16:39     92s] 
[04/28 18:16:39     92s] Creating Lib Analyzer ...
[04/28 18:16:40     92s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[04/28 18:16:40     92s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[04/28 18:16:40     92s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[04/28 18:16:40     92s] 
[04/28 18:16:41     93s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:33 mem=1269.9M
[04/28 18:16:41     93s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:33 mem=1269.9M
[04/28 18:16:41     93s] Creating Lib Analyzer, finished. 
[04/28 18:16:41     93s] 
[04/28 18:16:41     93s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[04/28 18:16:46     99s] *info: 1 clock net excluded
[04/28 18:16:46     99s] *info: 2 special nets excluded.
[04/28 18:16:46     99s] *info: 23 no-driver nets excluded.
[04/28 18:16:48    101s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1292.0M
[04/28 18:16:48    101s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1292.0M
[04/28 18:16:48    101s] ** GigaOpt Global Opt WNS Slack -3.067  TNS Slack -640.275 
[04/28 18:16:48    101s] +--------+--------+----------+------------+--------+------------+---------+--------------------------+
[04/28 18:16:48    101s] |  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup|        End Point         |
[04/28 18:16:48    101s] +--------+--------+----------+------------+--------+------------+---------+--------------------------+
[04/28 18:16:48    101s] |  -3.067|-640.275|    69.67%|   0:00:00.0| 1294.0M|av_func_mode|  default| iot_out_reg[127]/D       |
[04/28 18:16:51    103s] |  -2.627|-463.564|    71.10%|   0:00:03.0| 1347.7M|av_func_mode|  default| iot_out_reg[127]/D       |
[04/28 18:16:52    104s] |  -2.624|-447.678|    71.29%|   0:00:01.0| 1348.7M|av_func_mode|  default| sum_reg[130]/D           |
[04/28 18:16:52    104s] |  -2.624|-447.678|    71.29%|   0:00:00.0| 1348.7M|av_func_mode|  default| sum_reg[130]/D           |
[04/28 18:16:52    105s] |  -1.767| -31.064|    71.49%|   0:00:00.0| 1348.7M|av_func_mode|  default| iot_out_reg[127]/D       |
[04/28 18:16:53    105s] |  -1.195| -22.988|    71.65%|   0:00:01.0| 1348.7M|av_func_mode|  default| iot_out_reg[127]/D       |
[04/28 18:16:53    105s] |  -1.195| -22.893|    71.69%|   0:00:00.0| 1348.7M|av_func_mode|  default| iot_out_reg[127]/D       |
[04/28 18:16:53    105s] |  -1.195| -22.893|    71.69%|   0:00:00.0| 1348.7M|av_func_mode|  default| iot_out_reg[127]/D       |
[04/28 18:16:53    106s] |  -0.178|  -0.739|    71.72%|   0:00:00.0| 1348.7M|av_func_mode|  default| iot_out_reg[127]/D       |
[04/28 18:16:53    106s] |  -0.178|  -0.739|    71.72%|   0:00:00.0| 1349.7M|av_func_mode|  default| iot_out_reg[127]/D       |
[04/28 18:16:53    106s] |  -0.178|  -0.739|    71.72%|   0:00:00.0| 1349.7M|av_func_mode|  default| iot_out_reg[127]/D       |
[04/28 18:16:53    106s] |  -0.178|  -0.739|    71.72%|   0:00:00.0| 1349.7M|av_func_mode|  default| iot_out_reg[127]/D       |
[04/28 18:16:54    106s] |  -0.068|  -0.174|    71.73%|   0:00:01.0| 1349.7M|av_func_mode|  default| sum_reg[130]/D           |
[04/28 18:16:54    106s] |  -0.068|  -0.174|    71.73%|   0:00:00.0| 1349.7M|av_func_mode|  default| sum_reg[130]/D           |
[04/28 18:16:54    106s] |  -0.068|  -0.174|    71.73%|   0:00:00.0| 1349.7M|av_func_mode|  default| sum_reg[130]/D           |
[04/28 18:16:54    106s] |  -0.068|  -0.174|    71.73%|   0:00:00.0| 1349.7M|av_func_mode|  default| sum_reg[130]/D           |
[04/28 18:16:54    106s] |   0.000|   0.000|    71.74%|   0:00:00.0| 1349.7M|          NA|       NA| NA                       |
[04/28 18:16:54    106s] +--------+--------+----------+------------+--------+------------+---------+--------------------------+
[04/28 18:16:54    106s] 
[04/28 18:16:54    106s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:05.2 real=0:00:06.0 mem=1349.7M) ***
[04/28 18:16:54    106s] 
[04/28 18:16:54    106s] *** Finish pre-CTS Setup Fixing (cpu=0:00:05.2 real=0:00:06.0 mem=1349.7M) ***
[04/28 18:16:54    106s] **** Begin NDR-Layer Usage Statistics ****
[04/28 18:16:54    106s] 0 Ndr or Layer constraints added by optimization 
[04/28 18:16:54    106s] **** End NDR-Layer Usage Statistics ****
[04/28 18:16:54    106s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[04/28 18:16:54    106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9554.4
[04/28 18:16:54    106s] *** SetupOpt [finish] : cpu/real = 0:00:14.3/0:00:14.3 (1.0), totSession cpu/real = 0:01:46.4/0:04:20.6 (0.4), mem = 1330.6M
[04/28 18:16:54    106s] End: GigaOpt Global Optimization
[04/28 18:16:54    106s] *** Timing Is met
[04/28 18:16:54    106s] *** Check timing (0:00:00.0)
[04/28 18:16:54    106s] Deleting Lib Analyzer.
[04/28 18:16:54    106s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[04/28 18:16:54    106s] Info: 1 clock net  excluded from IPO operation.
[04/28 18:16:54    106s] ### Creating LA Mngr. totSessionCpu=0:01:46 mem=1288.6M
[04/28 18:16:54    106s] ### Creating LA Mngr, finished. totSessionCpu=0:01:46 mem=1288.6M
[04/28 18:16:54    106s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/28 18:16:54    106s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1288.6M
[04/28 18:16:54    106s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.065, MEM:1288.6M
[04/28 18:16:54    106s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 18:16:54    106s] ### Creating PhyDesignMc. totSessionCpu=0:01:47 mem=1307.7M
[04/28 18:16:54    106s] OPERPROF: Starting DPlace-Init at level 1, MEM:1307.7M
[04/28 18:16:54    106s] #spOpts: minPadR=1.1 mergeVia=F 
[04/28 18:16:54    106s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1307.7M
[04/28 18:16:54    106s] OPERPROF:     Starting CMU at level 3, MEM:1307.7M
[04/28 18:16:54    106s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1307.7M
[04/28 18:16:54    106s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.065, MEM:1307.7M
[04/28 18:16:54    106s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1307.7MB).
[04/28 18:16:54    106s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.074, MEM:1307.7M
[04/28 18:16:54    106s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:47 mem=1307.7M
[04/28 18:16:54    106s] Begin: Area Reclaim Optimization
[04/28 18:16:54    106s] 
[04/28 18:16:54    106s] Creating Lib Analyzer ...
[04/28 18:16:54    106s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[04/28 18:16:54    106s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[04/28 18:16:54    106s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[04/28 18:16:54    106s] 
[04/28 18:16:55    107s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:48 mem=1309.7M
[04/28 18:16:55    107s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:48 mem=1309.7M
[04/28 18:16:55    107s] Creating Lib Analyzer, finished. 
[04/28 18:16:55    107s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:48.0/0:04:22.2 (0.4), mem = 1309.7M
[04/28 18:16:55    107s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9554.5
[04/28 18:16:55    107s] 
[04/28 18:16:55    107s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[04/28 18:16:56    108s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1309.7M
[04/28 18:16:56    108s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1309.7M
[04/28 18:16:56    108s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.74
[04/28 18:16:56    108s] +----------+---------+--------+--------+------------+--------+
[04/28 18:16:56    108s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/28 18:16:56    108s] +----------+---------+--------+--------+------------+--------+
[04/28 18:16:56    108s] |    71.74%|        -|   0.000|   0.000|   0:00:00.0| 1309.7M|
[04/28 18:16:56    108s] #optDebug: <stH: 3.6900 MiSeL: 72.9435>
[04/28 18:16:56    108s] |    71.74%|        0|   0.000|   0.000|   0:00:00.0| 1309.7M|
[04/28 18:16:57    109s] |    70.67%|       79|   0.000|   0.000|   0:00:01.0| 1347.8M|
[04/28 18:16:59    111s] |    70.19%|      134|   0.000|   0.000|   0:00:02.0| 1347.8M|
[04/28 18:16:59    111s] |    70.18%|        1|   0.000|   0.000|   0:00:00.0| 1347.8M|
[04/28 18:16:59    111s] |    70.18%|        0|   0.000|   0.000|   0:00:00.0| 1347.8M|
[04/28 18:16:59    111s] #optDebug: <stH: 3.6900 MiSeL: 72.9435>
[04/28 18:16:59    111s] |    70.18%|        0|   0.000|   0.000|   0:00:00.0| 1347.8M|
[04/28 18:16:59    111s] +----------+---------+--------+--------+------------+--------+
[04/28 18:16:59    111s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.18
[04/28 18:16:59    111s] 
[04/28 18:16:59    111s] ** Summary: Restruct = 0 Buffer Deletion = 70 Declone = 9 Resize = 135 **
[04/28 18:16:59    111s] --------------------------------------------------------------
[04/28 18:16:59    111s] |                                   | Total     | Sequential |
[04/28 18:16:59    111s] --------------------------------------------------------------
[04/28 18:16:59    111s] | Num insts resized                 |     134  |       1    |
[04/28 18:16:59    111s] | Num insts undone                  |       0  |       0    |
[04/28 18:16:59    111s] | Num insts Downsized               |     134  |       1    |
[04/28 18:16:59    111s] | Num insts Samesized               |       0  |       0    |
[04/28 18:16:59    111s] | Num insts Upsized                 |       0  |       0    |
[04/28 18:16:59    111s] | Num multiple commits+uncommits    |       1  |       -    |
[04/28 18:16:59    111s] --------------------------------------------------------------
[04/28 18:16:59    111s] **** Begin NDR-Layer Usage Statistics ****
[04/28 18:16:59    111s] 0 Ndr or Layer constraints added by optimization 
[04/28 18:16:59    111s] **** End NDR-Layer Usage Statistics ****
[04/28 18:16:59    111s] End: Core Area Reclaim Optimization (cpu = 0:00:05.1) (real = 0:00:05.0) **
[04/28 18:16:59    111s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9554.5
[04/28 18:16:59    111s] *** AreaOpt [finish] : cpu/real = 0:00:03.7/0:00:03.8 (1.0), totSession cpu/real = 0:01:51.7/0:04:25.9 (0.4), mem = 1347.8M
[04/28 18:16:59    111s] Executing incremental physical updates
[04/28 18:16:59    111s] Executing incremental physical updates
[04/28 18:16:59    111s] End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1290.77M, totSessionCpu=0:01:52).
[04/28 18:16:59    111s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1290.8M
[04/28 18:16:59    111s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.065, MEM:1290.8M
[04/28 18:16:59    111s] **INFO: Flow update: Design is easy to close.
[04/28 18:16:59    111s] 
[04/28 18:16:59    111s] *** Start incrementalPlace ***
[04/28 18:16:59    111s] User Input Parameters:
[04/28 18:16:59    111s] - Congestion Driven    : On
[04/28 18:16:59    111s] - Timing Driven        : On
[04/28 18:16:59    111s] - Area-Violation Based : On
[04/28 18:16:59    111s] - Start Rollback Level : -5
[04/28 18:16:59    111s] - Legalized            : On
[04/28 18:16:59    111s] - Window Based         : Off
[04/28 18:16:59    111s] - eDen incr mode       : Off
[04/28 18:16:59    111s] 
[04/28 18:16:59    111s] no activity file in design. spp won't run.
[04/28 18:16:59    112s] Collecting buffer chain nets ...
[04/28 18:16:59    112s] No Views given, use default active views for adaptive view pruning
[04/28 18:16:59    112s] SKP will enable view:
[04/28 18:16:59    112s]   av_func_mode
[04/28 18:16:59    112s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1290.8M
[04/28 18:16:59    112s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.005, MEM:1290.8M
[04/28 18:16:59    112s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1290.8M
[04/28 18:16:59    112s] Starting Early Global Route congestion estimation: mem = 1290.8M
[04/28 18:16:59    112s] (I)       Started Loading and Dumping File ( Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Reading DB...
[04/28 18:16:59    112s] (I)       Read data from FE... (mem=1290.8M)
[04/28 18:16:59    112s] (I)       Read nodes and places... (mem=1290.8M)
[04/28 18:16:59    112s] (I)       Done Read nodes and places (cpu=0.010s, mem=1290.8M)
[04/28 18:16:59    112s] (I)       Read nets... (mem=1290.8M)
[04/28 18:16:59    112s] (I)       Done Read nets (cpu=0.010s, mem=1290.8M)
[04/28 18:16:59    112s] (I)       Done Read data from FE (cpu=0.020s, mem=1290.8M)
[04/28 18:16:59    112s] (I)       before initializing RouteDB syMemory usage = 1290.8 MB
[04/28 18:16:59    112s] (I)       Honor MSV route constraint: false
[04/28 18:16:59    112s] (I)       Maximum routing layer  : 127
[04/28 18:16:59    112s] (I)       Minimum routing layer  : 2
[04/28 18:16:59    112s] (I)       Supply scale factor H  : 1.00
[04/28 18:16:59    112s] (I)       Supply scale factor V  : 1.00
[04/28 18:16:59    112s] (I)       Tracks used by clock wire: 0
[04/28 18:16:59    112s] (I)       Reverse direction      : 
[04/28 18:16:59    112s] (I)       Honor partition pin guides: true
[04/28 18:16:59    112s] (I)       Route selected nets only: false
[04/28 18:16:59    112s] (I)       Route secondary PG pins: false
[04/28 18:16:59    112s] (I)       Second PG max fanout   : 2147483647
[04/28 18:16:59    112s] (I)       Apply function for special wires: true
[04/28 18:16:59    112s] (I)       Layer by layer blockage reading: true
[04/28 18:16:59    112s] (I)       Offset calculation fix : true
[04/28 18:16:59    112s] (I)       Route stripe layer range: 
[04/28 18:16:59    112s] (I)       Honor partition fences : 
[04/28 18:16:59    112s] (I)       Honor partition pin    : 
[04/28 18:16:59    112s] (I)       Honor partition fences with feedthrough: 
[04/28 18:16:59    112s] (I)       Counted 655 PG shapes. We will not process PG shapes layer by layer.
[04/28 18:16:59    112s] (I)       build grid graph
[04/28 18:16:59    112s] (I)       build grid graph start
[04/28 18:16:59    112s] [NR-eGR] Track table information for default rule: 
[04/28 18:16:59    112s] [NR-eGR] METAL1 has no routable track
[04/28 18:16:59    112s] [NR-eGR] METAL2 has single uniform track structure
[04/28 18:16:59    112s] [NR-eGR] METAL3 has single uniform track structure
[04/28 18:16:59    112s] [NR-eGR] METAL4 has single uniform track structure
[04/28 18:16:59    112s] [NR-eGR] METAL5 has single uniform track structure
[04/28 18:16:59    112s] [NR-eGR] METAL6 has single uniform track structure
[04/28 18:16:59    112s] [NR-eGR] METAL7 has single uniform track structure
[04/28 18:16:59    112s] [NR-eGR] METAL8 has single uniform track structure
[04/28 18:16:59    112s] (I)       build grid graph end
[04/28 18:16:59    112s] (I)       ===========================================================================
[04/28 18:16:59    112s] (I)       == Report All Rule Vias ==
[04/28 18:16:59    112s] (I)       ===========================================================================
[04/28 18:16:59    112s] (I)        Via Rule : (Default)
[04/28 18:16:59    112s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/28 18:16:59    112s] (I)       ---------------------------------------------------------------------------
[04/28 18:16:59    112s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[04/28 18:16:59    112s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[04/28 18:16:59    112s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[04/28 18:16:59    112s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[04/28 18:16:59    112s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[04/28 18:16:59    112s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[04/28 18:16:59    112s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[04/28 18:16:59    112s] (I)        8    0 : ---                         0 : ---                      
[04/28 18:16:59    112s] (I)       ===========================================================================
[04/28 18:16:59    112s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Num PG vias on layer 1 : 0
[04/28 18:16:59    112s] (I)       Num PG vias on layer 2 : 0
[04/28 18:16:59    112s] (I)       Num PG vias on layer 3 : 0
[04/28 18:16:59    112s] (I)       Num PG vias on layer 4 : 0
[04/28 18:16:59    112s] (I)       Num PG vias on layer 5 : 0
[04/28 18:16:59    112s] (I)       Num PG vias on layer 6 : 0
[04/28 18:16:59    112s] (I)       Num PG vias on layer 7 : 0
[04/28 18:16:59    112s] (I)       Num PG vias on layer 8 : 0
[04/28 18:16:59    112s] [NR-eGR] Read 744 PG shapes
[04/28 18:16:59    112s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] [NR-eGR] #Routing Blockages  : 0
[04/28 18:16:59    112s] [NR-eGR] #Instance Blockages : 0
[04/28 18:16:59    112s] [NR-eGR] #PG Blockages       : 744
[04/28 18:16:59    112s] [NR-eGR] #Bump Blockages     : 0
[04/28 18:16:59    112s] [NR-eGR] #Boundary Blockages : 0
[04/28 18:16:59    112s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/28 18:16:59    112s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 18:16:59    112s] (I)       readDataFromPlaceDB
[04/28 18:16:59    112s] (I)       Read net information..
[04/28 18:16:59    112s] [NR-eGR] Read numTotalNets=4855  numIgnoredNets=0
[04/28 18:16:59    112s] (I)       Read testcase time = 0.000 seconds
[04/28 18:16:59    112s] 
[04/28 18:16:59    112s] (I)       early_global_route_priority property id does not exist.
[04/28 18:16:59    112s] (I)       Start initializing grid graph
[04/28 18:16:59    112s] (I)       End initializing grid graph
[04/28 18:16:59    112s] (I)       Model blockages into capacity
[04/28 18:16:59    112s] (I)       Read Num Blocks=744  Num Prerouted Wires=0  Num CS=0
[04/28 18:16:59    112s] (I)       Started Modeling ( Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Started Modeling Layer 1 ( Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Started Modeling Layer 2 ( Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Layer 1 (V) : #blockages 276 : #preroutes 0
[04/28 18:16:59    112s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Started Modeling Layer 3 ( Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Layer 2 (H) : #blockages 276 : #preroutes 0
[04/28 18:16:59    112s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Started Modeling Layer 4 ( Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Layer 3 (V) : #blockages 168 : #preroutes 0
[04/28 18:16:59    112s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Started Modeling Layer 5 ( Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 0
[04/28 18:16:59    112s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Started Modeling Layer 6 ( Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[04/28 18:16:59    112s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Started Modeling Layer 7 ( Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[04/28 18:16:59    112s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Started Modeling Layer 8 ( Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[04/28 18:16:59    112s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Number of ignored nets = 0
[04/28 18:16:59    112s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/28 18:16:59    112s] (I)       Number of clock nets = 1.  Ignored: No
[04/28 18:16:59    112s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/28 18:16:59    112s] (I)       Number of special nets = 0.  Ignored: Yes
[04/28 18:16:59    112s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/28 18:16:59    112s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/28 18:16:59    112s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/28 18:16:59    112s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/28 18:16:59    112s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 18:16:59    112s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/28 18:16:59    112s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1290.8 MB
[04/28 18:16:59    112s] (I)       Ndr track 0 does not exist
[04/28 18:16:59    112s] (I)       Layer1  viaCost=200.00
[04/28 18:16:59    112s] (I)       Layer2  viaCost=200.00
[04/28 18:16:59    112s] (I)       Layer3  viaCost=200.00
[04/28 18:16:59    112s] (I)       Layer4  viaCost=200.00
[04/28 18:16:59    112s] (I)       Layer5  viaCost=200.00
[04/28 18:16:59    112s] (I)       Layer6  viaCost=200.00
[04/28 18:16:59    112s] (I)       Layer7  viaCost=200.00
[04/28 18:16:59    112s] (I)       ---------------------Grid Graph Info--------------------
[04/28 18:16:59    112s] (I)       Routing area        : (0, 0) - (667920, 662560)
[04/28 18:16:59    112s] (I)       Core area           : (80040, 80360) - (587880, 582200)
[04/28 18:16:59    112s] (I)       Site width          :   920  (dbu)
[04/28 18:16:59    112s] (I)       Row height          :  7380  (dbu)
[04/28 18:16:59    112s] (I)       GCell width         :  7380  (dbu)
[04/28 18:16:59    112s] (I)       GCell height        :  7380  (dbu)
[04/28 18:16:59    112s] (I)       Grid                :    90    89     8
[04/28 18:16:59    112s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[04/28 18:16:59    112s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/28 18:16:59    112s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/28 18:16:59    112s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/28 18:16:59    112s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/28 18:16:59    112s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[04/28 18:16:59    112s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/28 18:16:59    112s] (I)       First track coord   :     0   460   410   460   410   460   410  2300
[04/28 18:16:59    112s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/28 18:16:59    112s] (I)       Total num of tracks :     0   726   808   726   808   726   808   290
[04/28 18:16:59    112s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/28 18:16:59    112s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/28 18:16:59    112s] (I)       --------------------------------------------------------
[04/28 18:16:59    112s] 
[04/28 18:16:59    112s] [NR-eGR] ============ Routing rule table ============
[04/28 18:16:59    112s] [NR-eGR] Rule id: 0  Nets: 4855 
[04/28 18:16:59    112s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/28 18:16:59    112s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/28 18:16:59    112s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:16:59    112s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:16:59    112s] [NR-eGR] ========================================
[04/28 18:16:59    112s] [NR-eGR] 
[04/28 18:16:59    112s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/28 18:16:59    112s] (I)       blocked tracks on layer2 : = 1520 / 64614 (2.35%)
[04/28 18:16:59    112s] (I)       blocked tracks on layer3 : = 484 / 72720 (0.67%)
[04/28 18:16:59    112s] (I)       blocked tracks on layer4 : = 4298 / 64614 (6.65%)
[04/28 18:16:59    112s] (I)       blocked tracks on layer5 : = 1956 / 72720 (2.69%)
[04/28 18:16:59    112s] (I)       blocked tracks on layer6 : = 0 / 64614 (0.00%)
[04/28 18:16:59    112s] (I)       blocked tracks on layer7 : = 0 / 72720 (0.00%)
[04/28 18:16:59    112s] (I)       blocked tracks on layer8 : = 0 / 25810 (0.00%)
[04/28 18:16:59    112s] (I)       After initializing earlyGlobalRoute syMemory usage = 1290.8 MB
[04/28 18:16:59    112s] (I)       Finished Loading and Dumping File ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Started Global Routing ( Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       ============= Initialization =============
[04/28 18:16:59    112s] (I)       totalPins=15638  totalGlobalPin=14436 (92.31%)
[04/28 18:16:59    112s] (I)       Started Build MST ( Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Generate topology with single threads
[04/28 18:16:59    112s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       total 2D Cap : 430416 = (215728 H, 214688 V)
[04/28 18:16:59    112s] [NR-eGR] Layer group 1: route 4855 net(s) in layer range [2, 8]
[04/28 18:16:59    112s] (I)       ============  Phase 1a Route ============
[04/28 18:16:59    112s] (I)       Started Phase 1a ( Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Usage: 29312 = (13820 H, 15492 V) = (6.41% H, 7.22% V) = (5.100e+04um H, 5.717e+04um V)
[04/28 18:16:59    112s] (I)       
[04/28 18:16:59    112s] (I)       ============  Phase 1b Route ============
[04/28 18:16:59    112s] (I)       Usage: 29312 = (13820 H, 15492 V) = (6.41% H, 7.22% V) = (5.100e+04um H, 5.717e+04um V)
[04/28 18:16:59    112s] (I)       
[04/28 18:16:59    112s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.081613e+05um
[04/28 18:16:59    112s] (I)       ============  Phase 1c Route ============
[04/28 18:16:59    112s] (I)       Usage: 29312 = (13820 H, 15492 V) = (6.41% H, 7.22% V) = (5.100e+04um H, 5.717e+04um V)
[04/28 18:16:59    112s] (I)       
[04/28 18:16:59    112s] (I)       ============  Phase 1d Route ============
[04/28 18:16:59    112s] (I)       Usage: 29312 = (13820 H, 15492 V) = (6.41% H, 7.22% V) = (5.100e+04um H, 5.717e+04um V)
[04/28 18:16:59    112s] (I)       
[04/28 18:16:59    112s] (I)       ============  Phase 1e Route ============
[04/28 18:16:59    112s] (I)       Started Phase 1e ( Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Usage: 29312 = (13820 H, 15492 V) = (6.41% H, 7.22% V) = (5.100e+04um H, 5.717e+04um V)
[04/28 18:16:59    112s] (I)       
[04/28 18:16:59    112s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.081613e+05um
[04/28 18:16:59    112s] [NR-eGR] 
[04/28 18:16:59    112s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       Run Multi-thread layer assignment with 1 threads
[04/28 18:16:59    112s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       ============  Phase 1l Route ============
[04/28 18:16:59    112s] (I)       
[04/28 18:16:59    112s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 18:16:59    112s] [NR-eGR]                        OverCon           OverCon            
[04/28 18:16:59    112s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[04/28 18:16:59    112s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[04/28 18:16:59    112s] [NR-eGR] ---------------------------------------------------------------
[04/28 18:16:59    112s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/28 18:16:59    112s] [NR-eGR]  METAL2  (2)         6( 0.08%)         1( 0.01%)   ( 0.09%) 
[04/28 18:16:59    112s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/28 18:16:59    112s] [NR-eGR]  METAL4  (4)         2( 0.03%)         0( 0.00%)   ( 0.03%) 
[04/28 18:16:59    112s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/28 18:16:59    112s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/28 18:16:59    112s] [NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/28 18:16:59    112s] [NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/28 18:16:59    112s] [NR-eGR] ---------------------------------------------------------------
[04/28 18:16:59    112s] [NR-eGR] Total                8( 0.01%)         1( 0.00%)   ( 0.02%) 
[04/28 18:16:59    112s] [NR-eGR] 
[04/28 18:16:59    112s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1290.77 MB )
[04/28 18:16:59    112s] (I)       total 2D Cap : 430712 = (215872 H, 214840 V)
[04/28 18:16:59    112s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/28 18:16:59    112s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/28 18:16:59    112s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1290.8M
[04/28 18:16:59    112s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.080, REAL:0.078, MEM:1290.8M
[04/28 18:16:59    112s] OPERPROF: Starting HotSpotCal at level 1, MEM:1290.8M
[04/28 18:16:59    112s] [hotspot] +------------+---------------+---------------+
[04/28 18:16:59    112s] [hotspot] |            |   max hotspot | total hotspot |
[04/28 18:16:59    112s] [hotspot] +------------+---------------+---------------+
[04/28 18:16:59    112s] [hotspot] | normalized |          0.00 |          0.00 |
[04/28 18:16:59    112s] [hotspot] +------------+---------------+---------------+
[04/28 18:16:59    112s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/28 18:16:59    112s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/28 18:16:59    112s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1290.8M
[04/28 18:16:59    112s] 
[04/28 18:16:59    112s] === incrementalPlace Internal Loop 1 ===
[04/28 18:16:59    112s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[04/28 18:16:59    112s] OPERPROF: Starting IPInitSPData at level 1, MEM:1290.8M
[04/28 18:16:59    112s] #spOpts: minPadR=1.1 
[04/28 18:16:59    112s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1290.8M
[04/28 18:16:59    112s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.058, MEM:1290.8M
[04/28 18:16:59    112s] OPERPROF:   Starting post-place ADS at level 2, MEM:1290.8M
[04/28 18:17:00    112s] ADSU 0.702 -> 0.702. GS 29.520
[04/28 18:17:00    112s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.009, MEM:1290.8M
[04/28 18:17:00    112s] OPERPROF:   Starting spMPad at level 2, MEM:1290.8M
[04/28 18:17:00    112s] OPERPROF:     Starting spContextMPad at level 3, MEM:1290.8M
[04/28 18:17:00    112s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1290.8M
[04/28 18:17:00    112s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.001, MEM:1290.8M
[04/28 18:17:00    112s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1290.8M
[04/28 18:17:00    112s] no activity file in design. spp won't run.
[04/28 18:17:00    112s] [spp] 0
[04/28 18:17:00    112s] [adp] 0:1:1:3
[04/28 18:17:00    112s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.001, MEM:1290.8M
[04/28 18:17:00    112s] SP #FI/SF FL/PI 0/0 4317/0
[04/28 18:17:00    112s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.080, REAL:0.080, MEM:1290.8M
[04/28 18:17:00    112s] PP off. flexM 0
[04/28 18:17:00    112s] OPERPROF: Starting CDPad at level 1, MEM:1290.8M
[04/28 18:17:00    112s] 3DP is on.
[04/28 18:17:00    112s] 3DP OF M2 0.001, M4 0.000. Diff 0
[04/28 18:17:00    112s] design sh 0.131.
[04/28 18:17:00    112s] design sh 0.131.
[04/28 18:17:00    112s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[04/28 18:17:00    112s] design sh 0.130.
[04/28 18:17:00    112s] CDPadU 0.902 -> 0.783. R=0.702, N=4317, GS=3.690
[04/28 18:17:00    112s] OPERPROF: Finished CDPad at level 1, CPU:0.060, REAL:0.045, MEM:1290.8M
[04/28 18:17:00    112s] OPERPROF: Starting InitSKP at level 1, MEM:1290.8M
[04/28 18:17:00    112s] no activity file in design. spp won't run.
[04/28 18:17:00    112s] no activity file in design. spp won't run.
[04/28 18:17:00    112s] *** Finished SKP initialization (cpu=0:00:00.7, real=0:00:00.0)***
[04/28 18:17:00    112s] OPERPROF: Finished InitSKP at level 1, CPU:0.690, REAL:0.698, MEM:1292.1M
[04/28 18:17:00    112s] NP #FI/FS/SF FL/PI: 0/0/0 4317/0
[04/28 18:17:00    113s] no activity file in design. spp won't run.
[04/28 18:17:00    113s] 
[04/28 18:17:00    113s] AB Est...
[04/28 18:17:00    113s] OPERPROF: Starting npPlace at level 1, MEM:1293.1M
[04/28 18:17:00    113s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.014, MEM:1301.9M
[04/28 18:17:00    113s] Iteration  4: Skipped, with CDP Off
[04/28 18:17:00    113s] OPERPROF: Starting npPlace at level 1, MEM:1301.9M
[04/28 18:17:00    113s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[04/28 18:17:00    113s] No instances found in the vector
[04/28 18:17:00    113s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1301.9M, DRC: 0)
[04/28 18:17:00    113s] 0 (out of 0) MH cells were successfully legalized.
[04/28 18:17:02    114s] Iteration  5: Total net bbox = 6.763e+04 (3.20e+04 3.56e+04)
[04/28 18:17:02    114s]               Est.  stn bbox = 8.654e+04 (4.10e+04 4.55e+04)
[04/28 18:17:02    114s]               cpu = 0:00:01.9 real = 0:00:02.0 mem = 1290.7M
[04/28 18:17:02    114s] OPERPROF: Finished npPlace at level 1, CPU:1.940, REAL:1.932, MEM:1290.7M
[04/28 18:17:02    115s] no activity file in design. spp won't run.
[04/28 18:17:02    115s] NP #FI/FS/SF FL/PI: 0/0/0 4317/0
[04/28 18:17:02    115s] no activity file in design. spp won't run.
[04/28 18:17:02    115s] OPERPROF: Starting npPlace at level 1, MEM:1290.7M
[04/28 18:17:02    115s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[04/28 18:17:02    115s] No instances found in the vector
[04/28 18:17:02    115s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1290.7M, DRC: 0)
[04/28 18:17:02    115s] 0 (out of 0) MH cells were successfully legalized.
[04/28 18:17:06    119s] Iteration  6: Total net bbox = 7.721e+04 (3.75e+04 3.97e+04)
[04/28 18:17:06    119s]               Est.  stn bbox = 9.719e+04 (4.72e+04 5.00e+04)
[04/28 18:17:06    119s]               cpu = 0:00:04.0 real = 0:00:04.0 mem = 1290.7M
[04/28 18:17:06    119s] OPERPROF: Finished npPlace at level 1, CPU:4.010, REAL:3.991, MEM:1290.7M
[04/28 18:17:06    119s] no activity file in design. spp won't run.
[04/28 18:17:06    119s] NP #FI/FS/SF FL/PI: 0/0/0 4317/0
[04/28 18:17:06    119s] no activity file in design. spp won't run.
[04/28 18:17:06    119s] OPERPROF: Starting npPlace at level 1, MEM:1290.7M
[04/28 18:17:06    119s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[04/28 18:17:06    119s] No instances found in the vector
[04/28 18:17:06    119s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1290.7M, DRC: 0)
[04/28 18:17:06    119s] 0 (out of 0) MH cells were successfully legalized.
[04/28 18:17:11    124s] Iteration  7: Total net bbox = 7.837e+04 (3.82e+04 4.02e+04)
[04/28 18:17:12    124s]               Est.  stn bbox = 9.862e+04 (4.79e+04 5.07e+04)
[04/28 18:17:12    124s]               cpu = 0:00:05.1 real = 0:00:06.0 mem = 1288.7M
[04/28 18:17:12    124s] OPERPROF: Finished npPlace at level 1, CPU:5.120, REAL:5.123, MEM:1288.7M
[04/28 18:17:12    124s] no activity file in design. spp won't run.
[04/28 18:17:12    124s] NP #FI/FS/SF FL/PI: 0/0/0 4317/0
[04/28 18:17:12    124s] no activity file in design. spp won't run.
[04/28 18:17:12    124s] OPERPROF: Starting npPlace at level 1, MEM:1288.7M
[04/28 18:17:12    124s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[04/28 18:17:12    124s] No instances found in the vector
[04/28 18:17:12    124s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1288.7M, DRC: 0)
[04/28 18:17:12    124s] 0 (out of 0) MH cells were successfully legalized.
[04/28 18:17:17    130s] Iteration  8: Total net bbox = 8.592e+04 (4.20e+04 4.40e+04)
[04/28 18:17:17    130s]               Est.  stn bbox = 1.061e+05 (5.17e+04 5.44e+04)
[04/28 18:17:17    130s]               cpu = 0:00:05.7 real = 0:00:05.0 mem = 1285.7M
[04/28 18:17:17    130s] OPERPROF: Finished npPlace at level 1, CPU:5.750, REAL:5.729, MEM:1285.7M
[04/28 18:17:17    130s] no activity file in design. spp won't run.
[04/28 18:17:17    130s] NP #FI/FS/SF FL/PI: 0/0/0 4317/0
[04/28 18:17:17    130s] no activity file in design. spp won't run.
[04/28 18:17:17    130s] OPERPROF: Starting npPlace at level 1, MEM:1285.7M
[04/28 18:17:17    130s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[04/28 18:17:17    130s] No instances found in the vector
[04/28 18:17:17    130s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1285.7M, DRC: 0)
[04/28 18:17:17    130s] 0 (out of 0) MH cells were successfully legalized.
[04/28 18:17:23    135s] Iteration  9: Total net bbox = 9.173e+04 (4.41e+04 4.76e+04)
[04/28 18:17:23    135s]               Est.  stn bbox = 1.115e+05 (5.38e+04 5.77e+04)
[04/28 18:17:23    135s]               cpu = 0:00:05.7 real = 0:00:06.0 mem = 1282.7M
[04/28 18:17:23    135s] OPERPROF: Finished npPlace at level 1, CPU:5.670, REAL:5.657, MEM:1282.7M
[04/28 18:17:23    135s] Move report: Timing Driven Placement moves 4317 insts, mean move: 10.29 um, max move: 191.24 um
[04/28 18:17:23    135s] 	Max move on inst (FE_OFC208_n1646): (132.94, 220.99) --> (222.99, 119.80)
[04/28 18:17:23    135s] no activity file in design. spp won't run.
[04/28 18:17:23    135s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1282.7M
[04/28 18:17:23    135s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1282.7M
[04/28 18:17:23    135s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.001, MEM:1282.7M
[04/28 18:17:23    135s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1282.7M
[04/28 18:17:23    135s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1282.5M
[04/28 18:17:23    135s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.010, REAL:0.006, MEM:1282.5M
[04/28 18:17:23    135s] 
[04/28 18:17:23    135s] Finished Incremental Placement (cpu=0:00:23.7, real=0:00:24.0, mem=1282.5M)
[04/28 18:17:23    135s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/28 18:17:23    135s] Type 'man IMPSP-9025' for more detail.
[04/28 18:17:23    135s] CongRepair sets shifter mode to gplace
[04/28 18:17:23    135s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1282.5M
[04/28 18:17:23    135s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1282.5M
[04/28 18:17:23    135s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1282.5M
[04/28 18:17:23    135s] #spOpts: minPadR=1.1 mergeVia=F 
[04/28 18:17:23    135s] All LLGs are deleted
[04/28 18:17:23    135s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1282.5M
[04/28 18:17:23    135s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1282.5M
[04/28 18:17:23    135s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1282.5M
[04/28 18:17:23    135s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1282.5M
[04/28 18:17:23    135s] Core basic site is TSM13SITE
[04/28 18:17:23    135s] SiteArray: non-trimmed site array dimensions = 68 x 552
[04/28 18:17:23    135s] SiteArray: use 208,896 bytes
[04/28 18:17:23    135s] SiteArray: current memory after site array memory allocation 1282.7M
[04/28 18:17:23    135s] SiteArray: FP blocked sites are writable
[04/28 18:17:23    135s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 18:17:23    135s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1282.7M
[04/28 18:17:23    135s] Process 213 wires and vias for routing blockage and capacity analysis
[04/28 18:17:23    135s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.000, MEM:1282.7M
[04/28 18:17:23    135s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.070, REAL:0.065, MEM:1282.7M
[04/28 18:17:23    135s] OPERPROF:         Starting CMU at level 5, MEM:1282.7M
[04/28 18:17:23    135s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:1282.7M
[04/28 18:17:23    135s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.070, REAL:0.067, MEM:1282.7M
[04/28 18:17:23    135s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1282.7MB).
[04/28 18:17:23    135s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.080, REAL:0.076, MEM:1282.7M
[04/28 18:17:23    135s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.080, REAL:0.077, MEM:1282.7M
[04/28 18:17:23    135s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9554.2
[04/28 18:17:23    135s] OPERPROF:   Starting RefinePlace at level 2, MEM:1282.7M
[04/28 18:17:23    135s] *** Starting refinePlace (0:02:16 mem=1282.7M) ***
[04/28 18:17:23    135s] Total net bbox length = 9.490e+04 (4.670e+04 4.820e+04) (ext = 1.447e+04)
[04/28 18:17:23    135s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:17:23    135s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1282.7M
[04/28 18:17:23    135s] Starting refinePlace ...
[04/28 18:17:23    135s] ** Cut row section cpu time 0:00:00.0.
[04/28 18:17:23    135s]    Spread Effort: high, pre-route mode, useDDP on.
[04/28 18:17:23    135s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1282.7MB) @(0:02:16 - 0:02:16).
[04/28 18:17:23    135s] Move report: preRPlace moves 4317 insts, mean move: 1.21 um, max move: 4.16 um
[04/28 18:17:23    135s] 	Max move on inst (r417/U1485): (241.47, 115.78) --> (239.20, 117.67)
[04/28 18:17:23    135s] 	Length: 3 sites, height: 1 rows, site name: TSM13SITE, cell type: NAND2XL
[04/28 18:17:23    135s] wireLenOptFixPriorityInst 0 inst fixed
[04/28 18:17:23    135s] Placement tweakage begins.
[04/28 18:17:23    136s] wire length = 1.177e+05
[04/28 18:17:24    136s] wire length = 1.117e+05
[04/28 18:17:24    136s] Placement tweakage ends.
[04/28 18:17:24    136s] Move report: tweak moves 905 insts, mean move: 2.52 um, max move: 29.44 um
[04/28 18:17:24    136s] 	Max move on inst (FE_OFC0_iot_in_7): (89.70, 235.75) --> (60.26, 235.75)
[04/28 18:17:24    136s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.5, real=0:00:01.0, mem=1282.7MB) @(0:02:16 - 0:02:16).
[04/28 18:17:24    136s] 
[04/28 18:17:24    136s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[04/28 18:17:24    136s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:17:24    136s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1282.7MB) @(0:02:16 - 0:02:17).
[04/28 18:17:24    136s] Move report: Detail placement moves 4317 insts, mean move: 1.57 um, max move: 30.19 um
[04/28 18:17:24    136s] 	Max move on inst (FE_OFC0_iot_in_7): (88.90, 234.20) --> (60.26, 235.75)
[04/28 18:17:24    136s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1282.7MB
[04/28 18:17:24    136s] Statistics of distance of Instance movement in refine placement:
[04/28 18:17:24    136s]   maximum (X+Y) =        30.19 um
[04/28 18:17:24    136s]   inst (FE_OFC0_iot_in_7) with max move: (88.9025, 234.2) -> (60.26, 235.75)
[04/28 18:17:24    136s]   mean    (X+Y) =         1.57 um
[04/28 18:17:24    136s] Summary Report:
[04/28 18:17:24    136s] Instances move: 4317 (out of 4317 movable)
[04/28 18:17:24    136s] Instances flipped: 0
[04/28 18:17:24    136s] Mean displacement: 1.57 um
[04/28 18:17:24    136s] Max displacement: 30.19 um (Instance: FE_OFC0_iot_in_7) (88.9025, 234.2) -> (60.26, 235.75)
[04/28 18:17:24    136s] 	Length: 4 sites, height: 1 rows, site name: TSM13SITE, cell type: CLKBUFX3
[04/28 18:17:24    136s] Total instances moved : 4317
[04/28 18:17:24    136s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.650, REAL:0.647, MEM:1282.7M
[04/28 18:17:24    136s] Total net bbox length = 9.118e+04 (4.224e+04 4.893e+04) (ext = 1.452e+04)
[04/28 18:17:24    136s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1282.7MB
[04/28 18:17:24    136s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=1282.7MB) @(0:02:16 - 0:02:17).
[04/28 18:17:24    136s] *** Finished refinePlace (0:02:17 mem=1282.7M) ***
[04/28 18:17:24    136s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9554.2
[04/28 18:17:24    136s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.660, REAL:0.661, MEM:1282.7M
[04/28 18:17:24    136s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.750, REAL:0.747, MEM:1282.7M
[04/28 18:17:24    136s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1282.7M
[04/28 18:17:24    136s] Starting Early Global Route congestion estimation: mem = 1282.7M
[04/28 18:17:24    136s] (I)       Started Loading and Dumping File ( Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Reading DB...
[04/28 18:17:24    136s] (I)       Read data from FE... (mem=1282.7M)
[04/28 18:17:24    136s] (I)       Read nodes and places... (mem=1282.7M)
[04/28 18:17:24    136s] (I)       Done Read nodes and places (cpu=0.000s, mem=1282.7M)
[04/28 18:17:24    136s] (I)       Read nets... (mem=1282.7M)
[04/28 18:17:24    136s] (I)       Done Read nets (cpu=0.010s, mem=1282.7M)
[04/28 18:17:24    136s] (I)       Done Read data from FE (cpu=0.010s, mem=1282.7M)
[04/28 18:17:24    136s] (I)       before initializing RouteDB syMemory usage = 1282.7 MB
[04/28 18:17:24    136s] (I)       Honor MSV route constraint: false
[04/28 18:17:24    136s] (I)       Maximum routing layer  : 127
[04/28 18:17:24    136s] (I)       Minimum routing layer  : 2
[04/28 18:17:24    136s] (I)       Supply scale factor H  : 1.00
[04/28 18:17:24    136s] (I)       Supply scale factor V  : 1.00
[04/28 18:17:24    136s] (I)       Tracks used by clock wire: 0
[04/28 18:17:24    136s] (I)       Reverse direction      : 
[04/28 18:17:24    136s] (I)       Honor partition pin guides: true
[04/28 18:17:24    136s] (I)       Route selected nets only: false
[04/28 18:17:24    136s] (I)       Route secondary PG pins: false
[04/28 18:17:24    136s] (I)       Second PG max fanout   : 2147483647
[04/28 18:17:24    136s] (I)       Apply function for special wires: true
[04/28 18:17:24    136s] (I)       Layer by layer blockage reading: true
[04/28 18:17:24    136s] (I)       Offset calculation fix : true
[04/28 18:17:24    136s] (I)       Route stripe layer range: 
[04/28 18:17:24    136s] (I)       Honor partition fences : 
[04/28 18:17:24    136s] (I)       Honor partition pin    : 
[04/28 18:17:24    136s] (I)       Honor partition fences with feedthrough: 
[04/28 18:17:24    136s] (I)       Counted 655 PG shapes. We will not process PG shapes layer by layer.
[04/28 18:17:24    136s] (I)       build grid graph
[04/28 18:17:24    136s] (I)       build grid graph start
[04/28 18:17:24    136s] [NR-eGR] Track table information for default rule: 
[04/28 18:17:24    136s] [NR-eGR] METAL1 has no routable track
[04/28 18:17:24    136s] [NR-eGR] METAL2 has single uniform track structure
[04/28 18:17:24    136s] [NR-eGR] METAL3 has single uniform track structure
[04/28 18:17:24    136s] [NR-eGR] METAL4 has single uniform track structure
[04/28 18:17:24    136s] [NR-eGR] METAL5 has single uniform track structure
[04/28 18:17:24    136s] [NR-eGR] METAL6 has single uniform track structure
[04/28 18:17:24    136s] [NR-eGR] METAL7 has single uniform track structure
[04/28 18:17:24    136s] [NR-eGR] METAL8 has single uniform track structure
[04/28 18:17:24    136s] (I)       build grid graph end
[04/28 18:17:24    136s] (I)       ===========================================================================
[04/28 18:17:24    136s] (I)       == Report All Rule Vias ==
[04/28 18:17:24    136s] (I)       ===========================================================================
[04/28 18:17:24    136s] (I)        Via Rule : (Default)
[04/28 18:17:24    136s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/28 18:17:24    136s] (I)       ---------------------------------------------------------------------------
[04/28 18:17:24    136s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[04/28 18:17:24    136s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[04/28 18:17:24    136s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[04/28 18:17:24    136s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[04/28 18:17:24    136s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[04/28 18:17:24    136s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[04/28 18:17:24    136s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[04/28 18:17:24    136s] (I)        8    0 : ---                         0 : ---                      
[04/28 18:17:24    136s] (I)       ===========================================================================
[04/28 18:17:24    136s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Num PG vias on layer 1 : 0
[04/28 18:17:24    136s] (I)       Num PG vias on layer 2 : 0
[04/28 18:17:24    136s] (I)       Num PG vias on layer 3 : 0
[04/28 18:17:24    136s] (I)       Num PG vias on layer 4 : 0
[04/28 18:17:24    136s] (I)       Num PG vias on layer 5 : 0
[04/28 18:17:24    136s] (I)       Num PG vias on layer 6 : 0
[04/28 18:17:24    136s] (I)       Num PG vias on layer 7 : 0
[04/28 18:17:24    136s] (I)       Num PG vias on layer 8 : 0
[04/28 18:17:24    136s] [NR-eGR] Read 744 PG shapes
[04/28 18:17:24    136s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] [NR-eGR] #Routing Blockages  : 0
[04/28 18:17:24    136s] [NR-eGR] #Instance Blockages : 0
[04/28 18:17:24    136s] [NR-eGR] #PG Blockages       : 744
[04/28 18:17:24    136s] [NR-eGR] #Bump Blockages     : 0
[04/28 18:17:24    136s] [NR-eGR] #Boundary Blockages : 0
[04/28 18:17:24    136s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/28 18:17:24    136s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 18:17:24    136s] (I)       readDataFromPlaceDB
[04/28 18:17:24    136s] (I)       Read net information..
[04/28 18:17:24    136s] [NR-eGR] Read numTotalNets=4855  numIgnoredNets=0
[04/28 18:17:24    136s] (I)       Read testcase time = 0.000 seconds
[04/28 18:17:24    136s] 
[04/28 18:17:24    136s] (I)       early_global_route_priority property id does not exist.
[04/28 18:17:24    136s] (I)       Start initializing grid graph
[04/28 18:17:24    136s] (I)       End initializing grid graph
[04/28 18:17:24    136s] (I)       Model blockages into capacity
[04/28 18:17:24    136s] (I)       Read Num Blocks=744  Num Prerouted Wires=0  Num CS=0
[04/28 18:17:24    136s] (I)       Started Modeling ( Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Started Modeling Layer 1 ( Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Started Modeling Layer 2 ( Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Layer 1 (V) : #blockages 276 : #preroutes 0
[04/28 18:17:24    136s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Started Modeling Layer 3 ( Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Layer 2 (H) : #blockages 276 : #preroutes 0
[04/28 18:17:24    136s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Started Modeling Layer 4 ( Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Layer 3 (V) : #blockages 168 : #preroutes 0
[04/28 18:17:24    136s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Started Modeling Layer 5 ( Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 0
[04/28 18:17:24    136s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Started Modeling Layer 6 ( Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[04/28 18:17:24    136s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Started Modeling Layer 7 ( Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[04/28 18:17:24    136s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Started Modeling Layer 8 ( Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[04/28 18:17:24    136s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Number of ignored nets = 0
[04/28 18:17:24    136s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/28 18:17:24    136s] (I)       Number of clock nets = 1.  Ignored: No
[04/28 18:17:24    136s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/28 18:17:24    136s] (I)       Number of special nets = 0.  Ignored: Yes
[04/28 18:17:24    136s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/28 18:17:24    136s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/28 18:17:24    136s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/28 18:17:24    136s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/28 18:17:24    136s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 18:17:24    136s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/28 18:17:24    136s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1282.7 MB
[04/28 18:17:24    136s] (I)       Ndr track 0 does not exist
[04/28 18:17:24    136s] (I)       Layer1  viaCost=200.00
[04/28 18:17:24    136s] (I)       Layer2  viaCost=200.00
[04/28 18:17:24    136s] (I)       Layer3  viaCost=200.00
[04/28 18:17:24    136s] (I)       Layer4  viaCost=200.00
[04/28 18:17:24    136s] (I)       Layer5  viaCost=200.00
[04/28 18:17:24    136s] (I)       Layer6  viaCost=200.00
[04/28 18:17:24    136s] (I)       Layer7  viaCost=200.00
[04/28 18:17:24    136s] (I)       ---------------------Grid Graph Info--------------------
[04/28 18:17:24    136s] (I)       Routing area        : (0, 0) - (667920, 662560)
[04/28 18:17:24    136s] (I)       Core area           : (80040, 80360) - (587880, 582200)
[04/28 18:17:24    136s] (I)       Site width          :   920  (dbu)
[04/28 18:17:24    136s] (I)       Row height          :  7380  (dbu)
[04/28 18:17:24    136s] (I)       GCell width         :  7380  (dbu)
[04/28 18:17:24    136s] (I)       GCell height        :  7380  (dbu)
[04/28 18:17:24    136s] (I)       Grid                :    90    89     8
[04/28 18:17:24    136s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[04/28 18:17:24    136s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/28 18:17:24    136s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/28 18:17:24    136s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/28 18:17:24    136s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/28 18:17:24    136s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[04/28 18:17:24    136s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/28 18:17:24    136s] (I)       First track coord   :     0   460   410   460   410   460   410  2300
[04/28 18:17:24    136s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/28 18:17:24    136s] (I)       Total num of tracks :     0   726   808   726   808   726   808   290
[04/28 18:17:24    136s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/28 18:17:24    136s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/28 18:17:24    136s] (I)       --------------------------------------------------------
[04/28 18:17:24    136s] 
[04/28 18:17:24    136s] [NR-eGR] ============ Routing rule table ============
[04/28 18:17:24    136s] [NR-eGR] Rule id: 0  Nets: 4855 
[04/28 18:17:24    136s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/28 18:17:24    136s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/28 18:17:24    136s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:17:24    136s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:17:24    136s] [NR-eGR] ========================================
[04/28 18:17:24    136s] [NR-eGR] 
[04/28 18:17:24    136s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/28 18:17:24    136s] (I)       blocked tracks on layer2 : = 1520 / 64614 (2.35%)
[04/28 18:17:24    136s] (I)       blocked tracks on layer3 : = 484 / 72720 (0.67%)
[04/28 18:17:24    136s] (I)       blocked tracks on layer4 : = 4298 / 64614 (6.65%)
[04/28 18:17:24    136s] (I)       blocked tracks on layer5 : = 1956 / 72720 (2.69%)
[04/28 18:17:24    136s] (I)       blocked tracks on layer6 : = 0 / 64614 (0.00%)
[04/28 18:17:24    136s] (I)       blocked tracks on layer7 : = 0 / 72720 (0.00%)
[04/28 18:17:24    136s] (I)       blocked tracks on layer8 : = 0 / 25810 (0.00%)
[04/28 18:17:24    136s] (I)       After initializing earlyGlobalRoute syMemory usage = 1282.7 MB
[04/28 18:17:24    136s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Started Global Routing ( Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       ============= Initialization =============
[04/28 18:17:24    136s] (I)       totalPins=15638  totalGlobalPin=14345 (91.73%)
[04/28 18:17:24    136s] (I)       Started Build MST ( Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Generate topology with single threads
[04/28 18:17:24    136s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       total 2D Cap : 430416 = (215728 H, 214688 V)
[04/28 18:17:24    136s] [NR-eGR] Layer group 1: route 4855 net(s) in layer range [2, 8]
[04/28 18:17:24    136s] (I)       ============  Phase 1a Route ============
[04/28 18:17:24    136s] (I)       Started Phase 1a ( Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Usage: 29019 = (13682 H, 15337 V) = (6.34% H, 7.14% V) = (5.049e+04um H, 5.659e+04um V)
[04/28 18:17:24    136s] (I)       
[04/28 18:17:24    136s] (I)       ============  Phase 1b Route ============
[04/28 18:17:24    136s] (I)       Usage: 29019 = (13682 H, 15337 V) = (6.34% H, 7.14% V) = (5.049e+04um H, 5.659e+04um V)
[04/28 18:17:24    136s] (I)       
[04/28 18:17:24    136s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.070801e+05um
[04/28 18:17:24    136s] (I)       ============  Phase 1c Route ============
[04/28 18:17:24    136s] (I)       Usage: 29019 = (13682 H, 15337 V) = (6.34% H, 7.14% V) = (5.049e+04um H, 5.659e+04um V)
[04/28 18:17:24    136s] (I)       
[04/28 18:17:24    136s] (I)       ============  Phase 1d Route ============
[04/28 18:17:24    136s] (I)       Usage: 29019 = (13682 H, 15337 V) = (6.34% H, 7.14% V) = (5.049e+04um H, 5.659e+04um V)
[04/28 18:17:24    136s] (I)       
[04/28 18:17:24    136s] (I)       ============  Phase 1e Route ============
[04/28 18:17:24    136s] (I)       Started Phase 1e ( Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Usage: 29019 = (13682 H, 15337 V) = (6.34% H, 7.14% V) = (5.049e+04um H, 5.659e+04um V)
[04/28 18:17:24    136s] (I)       
[04/28 18:17:24    136s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.070801e+05um
[04/28 18:17:24    136s] [NR-eGR] 
[04/28 18:17:24    136s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Run Multi-thread layer assignment with 1 threads
[04/28 18:17:24    136s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       ============  Phase 1l Route ============
[04/28 18:17:24    136s] (I)       
[04/28 18:17:24    136s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 18:17:24    136s] [NR-eGR]                        OverCon            
[04/28 18:17:24    136s] [NR-eGR]                         #Gcell     %Gcell
[04/28 18:17:24    136s] [NR-eGR]       Layer                (1)    OverCon 
[04/28 18:17:24    136s] [NR-eGR] ----------------------------------------------
[04/28 18:17:24    136s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[04/28 18:17:24    136s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[04/28 18:17:24    136s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[04/28 18:17:24    136s] [NR-eGR]  METAL4  (4)        10( 0.13%)   ( 0.13%) 
[04/28 18:17:24    136s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[04/28 18:17:24    136s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[04/28 18:17:24    136s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[04/28 18:17:24    136s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[04/28 18:17:24    136s] [NR-eGR] ----------------------------------------------
[04/28 18:17:24    136s] [NR-eGR] Total               10( 0.02%)   ( 0.02%) 
[04/28 18:17:24    136s] [NR-eGR] 
[04/28 18:17:24    136s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       total 2D Cap : 430712 = (215872 H, 214840 V)
[04/28 18:17:24    136s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/28 18:17:24    136s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/28 18:17:24    136s] Early Global Route congestion estimation runtime: 0.07 seconds, mem = 1282.7M
[04/28 18:17:24    136s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.070, REAL:0.077, MEM:1282.7M
[04/28 18:17:24    136s] OPERPROF: Starting HotSpotCal at level 1, MEM:1282.7M
[04/28 18:17:24    136s] [hotspot] +------------+---------------+---------------+
[04/28 18:17:24    136s] [hotspot] |            |   max hotspot | total hotspot |
[04/28 18:17:24    136s] [hotspot] +------------+---------------+---------------+
[04/28 18:17:24    136s] [hotspot] | normalized |          0.00 |          0.00 |
[04/28 18:17:24    136s] [hotspot] +------------+---------------+---------------+
[04/28 18:17:24    136s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/28 18:17:24    136s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/28 18:17:24    136s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1282.7M
[04/28 18:17:24    136s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1282.7M
[04/28 18:17:24    136s] Starting Early Global Route wiring: mem = 1282.7M
[04/28 18:17:24    136s] (I)       ============= track Assignment ============
[04/28 18:17:24    136s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Started Greedy Track Assignment ( Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/28 18:17:24    136s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] (I)       Run Multi-thread track assignment
[04/28 18:17:24    136s] (I)       Finished Greedy Track Assignment ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1282.66 MB )
[04/28 18:17:24    136s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:17:24    136s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 15494
[04/28 18:17:24    136s] [NR-eGR] METAL2  (2V) length: 4.069483e+04um, number of vias: 20212
[04/28 18:17:24    136s] [NR-eGR] METAL3  (3H) length: 4.797767e+04um, number of vias: 1911
[04/28 18:17:24    136s] [NR-eGR] METAL4  (4V) length: 1.848198e+04um, number of vias: 308
[04/28 18:17:24    136s] [NR-eGR] METAL5  (5H) length: 3.894210e+03um, number of vias: 100
[04/28 18:17:24    136s] [NR-eGR] METAL6  (6V) length: 1.394615e+03um, number of vias: 2
[04/28 18:17:24    136s] [NR-eGR] METAL7  (7H) length: 2.300000e+00um, number of vias: 0
[04/28 18:17:24    136s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[04/28 18:17:24    136s] [NR-eGR] Total length: 1.124456e+05um, number of vias: 38027
[04/28 18:17:24    136s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:17:24    136s] [NR-eGR] Total eGR-routed clock nets wire length: 3.957365e+03um 
[04/28 18:17:24    136s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:17:24    136s] Early Global Route wiring runtime: 0.10 seconds, mem = 1282.7M
[04/28 18:17:24    136s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.100, REAL:0.097, MEM:1282.7M
[04/28 18:17:24    136s] 0 delay mode for cte disabled.
[04/28 18:17:24    136s] SKP cleared!
[04/28 18:17:24    136s] 
[04/28 18:17:24    136s] *** Finished incrementalPlace (cpu=0:00:24.8, real=0:00:25.0)***
[04/28 18:17:24    136s] All LLGs are deleted
[04/28 18:17:24    136s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1282.7M
[04/28 18:17:24    136s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1282.5M
[04/28 18:17:24    136s] Start to check current routing status for nets...
[04/28 18:17:24    136s] All nets are already routed correctly.
[04/28 18:17:24    136s] End to check current routing status for nets (mem=1282.5M)
[04/28 18:17:24    136s] Extraction called for design 'IOTDF' of instances=4317 and nets=4878 using extraction engine 'preRoute' .
[04/28 18:17:24    136s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/28 18:17:24    136s] Type 'man IMPEXT-3530' for more detail.
[04/28 18:17:24    136s] PreRoute RC Extraction called for design IOTDF.
[04/28 18:17:24    136s] RC Extraction called in multi-corner(1) mode.
[04/28 18:17:24    136s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/28 18:17:24    136s] Type 'man IMPEXT-6197' for more detail.
[04/28 18:17:24    136s] RCMode: PreRoute
[04/28 18:17:24    136s]       RC Corner Indexes            0   
[04/28 18:17:24    136s] Capacitance Scaling Factor   : 1.00000 
[04/28 18:17:24    136s] Resistance Scaling Factor    : 1.00000 
[04/28 18:17:24    136s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 18:17:24    136s] Clock Res. Scaling Factor    : 1.00000 
[04/28 18:17:24    136s] Shrink Factor                : 1.00000
[04/28 18:17:24    136s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/28 18:17:24    136s] LayerId::1 widthSet size::1
[04/28 18:17:24    136s] LayerId::2 widthSet size::1
[04/28 18:17:24    136s] LayerId::3 widthSet size::1
[04/28 18:17:24    136s] LayerId::4 widthSet size::1
[04/28 18:17:24    136s] LayerId::5 widthSet size::1
[04/28 18:17:24    136s] LayerId::6 widthSet size::1
[04/28 18:17:24    136s] LayerId::7 widthSet size::1
[04/28 18:17:24    136s] LayerId::8 widthSet size::1
[04/28 18:17:24    136s] Updating RC grid for preRoute extraction ...
[04/28 18:17:24    136s] Initializing multi-corner resistance tables ...
[04/28 18:17:24    136s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1282.465M)
[04/28 18:17:24    137s] Compute RC Scale Done ...
[04/28 18:17:24    137s] **optDesign ... cpu = 0:01:02, real = 0:01:02, mem = 997.1M, totSessionCpu=0:02:17 **
[04/28 18:17:24    137s] #################################################################################
[04/28 18:17:24    137s] # Design Stage: PreRoute
[04/28 18:17:24    137s] # Design Name: IOTDF
[04/28 18:17:24    137s] # Design Mode: 90nm
[04/28 18:17:24    137s] # Analysis Mode: MMMC Non-OCV 
[04/28 18:17:24    137s] # Parasitics Mode: No SPEF/RCDB
[04/28 18:17:24    137s] # Signoff Settings: SI Off 
[04/28 18:17:24    137s] #################################################################################
[04/28 18:17:25    137s] Calculate delays in Single mode...
[04/28 18:17:25    137s] Topological Sorting (REAL = 0:00:00.0, MEM = 1276.5M, InitMEM = 1276.5M)
[04/28 18:17:25    137s] Start delay calculation (fullDC) (1 T). (MEM=1276.48)
[04/28 18:17:25    137s] End AAE Lib Interpolated Model. (MEM=1292.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:17:26    138s] Total number of fetched objects 4858
[04/28 18:17:26    138s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:17:26    138s] End delay calculation. (MEM=1309.11 CPU=0:00:00.9 REAL=0:00:01.0)
[04/28 18:17:26    138s] End delay calculation (fullDC). (MEM=1309.11 CPU=0:00:01.5 REAL=0:00:01.0)
[04/28 18:17:26    138s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 1309.1M) ***
[04/28 18:17:26    139s] *** Timing NOT met, worst failing slack is -0.132
[04/28 18:17:26    139s] *** Check timing (0:00:00.0)
[04/28 18:17:26    139s] Deleting Lib Analyzer.
[04/28 18:17:26    139s] Begin: GigaOpt Optimization in WNS mode
[04/28 18:17:26    139s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[04/28 18:17:26    139s] Info: 1 clock net  excluded from IPO operation.
[04/28 18:17:26    139s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:19.3/0:04:53.4 (0.5), mem = 1325.1M
[04/28 18:17:26    139s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9554.6
[04/28 18:17:26    139s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 18:17:26    139s] ### Creating PhyDesignMc. totSessionCpu=0:02:19 mem=1325.1M
[04/28 18:17:26    139s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/28 18:17:26    139s] OPERPROF: Starting DPlace-Init at level 1, MEM:1325.1M
[04/28 18:17:26    139s] #spOpts: minPadR=1.1 
[04/28 18:17:26    139s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1325.1M
[04/28 18:17:26    139s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1325.1M
[04/28 18:17:26    139s] Core basic site is TSM13SITE
[04/28 18:17:27    139s] SiteArray: non-trimmed site array dimensions = 68 x 552
[04/28 18:17:27    139s] SiteArray: use 208,896 bytes
[04/28 18:17:27    139s] SiteArray: current memory after site array memory allocation 1325.3M
[04/28 18:17:27    139s] SiteArray: FP blocked sites are writable
[04/28 18:17:27    139s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 18:17:27    139s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1325.3M
[04/28 18:17:27    139s] Process 213 wires and vias for routing blockage and capacity analysis
[04/28 18:17:27    139s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1325.3M
[04/28 18:17:27    139s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.053, MEM:1325.3M
[04/28 18:17:27    139s] OPERPROF:     Starting CMU at level 3, MEM:1325.3M
[04/28 18:17:27    139s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1325.3M
[04/28 18:17:27    139s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.055, MEM:1325.3M
[04/28 18:17:27    139s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1325.3MB).
[04/28 18:17:27    139s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.064, MEM:1325.3M
[04/28 18:17:27    139s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:19 mem=1325.3M
[04/28 18:17:27    139s] 
[04/28 18:17:27    139s] Creating Lib Analyzer ...
[04/28 18:17:27    139s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[04/28 18:17:27    139s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[04/28 18:17:27    139s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[04/28 18:17:27    139s] 
[04/28 18:17:28    140s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:21 mem=1325.3M
[04/28 18:17:28    140s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:21 mem=1325.3M
[04/28 18:17:28    140s] Creating Lib Analyzer, finished. 
[04/28 18:17:28    140s] 
[04/28 18:17:28    140s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.8500} {8, 0.071, 0.8500} 
[04/28 18:17:28    140s] ### Creating LA Mngr. totSessionCpu=0:02:21 mem=1325.3M
[04/28 18:17:28    140s] ### Creating LA Mngr, finished. totSessionCpu=0:02:21 mem=1325.3M
[04/28 18:17:34    146s] *info: 1 clock net excluded
[04/28 18:17:34    146s] *info: 2 special nets excluded.
[04/28 18:17:34    146s] *info: 23 no-driver nets excluded.
[04/28 18:17:36    148s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9554.1
[04/28 18:17:36    148s] PathGroup :  in2out  TargetSlack : 0.0348 
[04/28 18:17:36    148s] PathGroup :  in2reg  TargetSlack : 0.0348 
[04/28 18:17:36    148s] PathGroup :  reg2out  TargetSlack : 0.0348 
[04/28 18:17:36    148s] PathGroup :  reg2reg  TargetSlack : 0.0348 
[04/28 18:17:36    148s] ** GigaOpt Optimizer WNS Slack -0.133 TNS Slack -20.162 Density 70.18
[04/28 18:17:36    148s] Optimizer WNS Pass 0
[04/28 18:17:36    148s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS 6.108 TNS 0.000; reg2reg* WNS -0.133 TNS -20.162; HEPG WNS -0.133 TNS -20.162; all paths WNS -0.133 TNS -20.162
[04/28 18:17:36    148s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1344.4M
[04/28 18:17:36    148s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1344.4M
[04/28 18:17:36    148s] Active Path Group: reg2reg  
[04/28 18:17:36    148s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+--------------------------+
[04/28 18:17:36    148s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|        End Point         |
[04/28 18:17:36    148s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+--------------------------+
[04/28 18:17:36    148s] |  -0.133|   -0.133| -20.162|  -20.162|    70.18%|   0:00:00.0| 1360.4M|av_func_mode|  reg2reg| iot_out_base_reg[111]/D  |
[04/28 18:17:36    149s] |  -0.104|   -0.104| -15.605|  -15.605|    70.19%|   0:00:00.0| 1360.4M|av_func_mode|  reg2reg| iot_out_reg[126]/D       |
[04/28 18:17:36    149s] |   0.002|    0.002|   0.000|    0.000|    70.21%|   0:00:00.0| 1368.4M|av_func_mode|  reg2reg| iot_out_reg[126]/D       |
[04/28 18:17:37    149s] |   0.022|    0.022|   0.000|    0.000|    70.22%|   0:00:01.0| 1368.4M|av_func_mode|  reg2reg| iot_out_reg[126]/D       |
[04/28 18:17:37    149s] |   0.052|    0.056|   0.000|    0.000|    70.25%|   0:00:00.0| 1368.4M|          NA|       NA| NA                       |
[04/28 18:17:37    149s] |   0.052|    0.056|   0.000|    0.000|    70.25%|   0:00:00.0| 1368.4M|av_func_mode|       NA| NA                       |
[04/28 18:17:37    149s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+--------------------------+
[04/28 18:17:37    149s] 
[04/28 18:17:37    149s] *** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=1368.4M) ***
[04/28 18:17:37    149s] 
[04/28 18:17:37    149s] *** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:01.0 mem=1368.4M) ***
[04/28 18:17:37    149s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS 6.123 TNS 0.000; reg2reg* WNS 0.056 TNS 0.000; HEPG WNS 0.056 TNS 0.000; all paths WNS 0.056 TNS 0.000
[04/28 18:17:37    149s] ** GigaOpt Optimizer WNS Slack 0.052 TNS Slack 0.000 Density 70.25
[04/28 18:17:37    149s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.9554.1
[04/28 18:17:37    149s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1368.4M
[04/28 18:17:37    149s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1368.4M
[04/28 18:17:37    149s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1368.4M
[04/28 18:17:37    149s] OPERPROF:       Starting CMU at level 4, MEM:1368.4M
[04/28 18:17:37    149s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1368.4M
[04/28 18:17:37    149s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.055, MEM:1368.4M
[04/28 18:17:37    149s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.063, MEM:1368.4M
[04/28 18:17:37    149s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.063, MEM:1368.4M
[04/28 18:17:37    149s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9554.3
[04/28 18:17:37    149s] OPERPROF: Starting RefinePlace at level 1, MEM:1368.4M
[04/28 18:17:37    149s] *** Starting refinePlace (0:02:30 mem=1368.4M) ***
[04/28 18:17:37    149s] Total net bbox length = 9.118e+04 (4.225e+04 4.893e+04) (ext = 1.452e+04)
[04/28 18:17:37    149s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:17:37    149s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1368.4M
[04/28 18:17:37    149s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1368.4M
[04/28 18:17:37    149s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.002, MEM:1368.4M
[04/28 18:17:37    149s] default core: bins with density > 0.750 = 44.90 % ( 22 / 49 )
[04/28 18:17:37    149s] Density distribution unevenness ratio = 6.104%
[04/28 18:17:37    149s] RPlace IncrNP Skipped
[04/28 18:17:37    149s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1368.4MB) @(0:02:30 - 0:02:30).
[04/28 18:17:37    149s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.010, REAL:0.004, MEM:1368.4M
[04/28 18:17:37    149s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1368.4M
[04/28 18:17:37    149s] Starting refinePlace ...
[04/28 18:17:37    149s]   Spread Effort: high, pre-route mode, useDDP on.
[04/28 18:17:37    149s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1368.4MB) @(0:02:30 - 0:02:30).
[04/28 18:17:37    149s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:17:37    149s] wireLenOptFixPriorityInst 0 inst fixed
[04/28 18:17:37    149s] 
[04/28 18:17:37    149s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[04/28 18:17:37    149s] Move report: legalization moves 9 insts, mean move: 1.43 um, max move: 4.15 um
[04/28 18:17:37    149s] 	Max move on inst (U1596): (273.70, 95.53) --> (273.24, 99.22)
[04/28 18:17:37    149s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1368.4MB) @(0:02:30 - 0:02:30).
[04/28 18:17:37    149s] Move report: Detail placement moves 9 insts, mean move: 1.43 um, max move: 4.15 um
[04/28 18:17:37    149s] 	Max move on inst (U1596): (273.70, 95.53) --> (273.24, 99.22)
[04/28 18:17:37    149s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1368.4MB
[04/28 18:17:37    149s] Statistics of distance of Instance movement in refine placement:
[04/28 18:17:37    149s]   maximum (X+Y) =         4.15 um
[04/28 18:17:37    149s]   inst (U1596) with max move: (273.7, 95.53) -> (273.24, 99.22)
[04/28 18:17:37    149s]   mean    (X+Y) =         1.43 um
[04/28 18:17:37    149s] Summary Report:
[04/28 18:17:37    149s] Instances move: 9 (out of 4318 movable)
[04/28 18:17:37    149s] Instances flipped: 0
[04/28 18:17:37    149s] Mean displacement: 1.43 um
[04/28 18:17:37    149s] Max displacement: 4.15 um (Instance: U1596) (273.7, 95.53) -> (273.24, 99.22)
[04/28 18:17:37    149s] 	Length: 8 sites, height: 1 rows, site name: TSM13SITE, cell type: OAI222XL
[04/28 18:17:37    149s] Total instances moved : 9
[04/28 18:17:37    149s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.100, REAL:0.099, MEM:1368.4M
[04/28 18:17:37    149s] Total net bbox length = 9.118e+04 (4.225e+04 4.893e+04) (ext = 1.452e+04)
[04/28 18:17:37    149s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1368.4MB
[04/28 18:17:37    149s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1368.4MB) @(0:02:30 - 0:02:30).
[04/28 18:17:37    149s] *** Finished refinePlace (0:02:30 mem=1368.4M) ***
[04/28 18:17:37    149s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9554.3
[04/28 18:17:37    149s] OPERPROF: Finished RefinePlace at level 1, CPU:0.120, REAL:0.114, MEM:1368.4M
[04/28 18:17:37    149s] *** maximum move = 4.15 um ***
[04/28 18:17:37    149s] *** Finished re-routing un-routed nets (1368.4M) ***
[04/28 18:17:37    149s] OPERPROF: Starting DPlace-Init at level 1, MEM:1368.4M
[04/28 18:17:37    149s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1368.4M
[04/28 18:17:37    149s] OPERPROF:     Starting CMU at level 3, MEM:1368.4M
[04/28 18:17:37    149s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1368.4M
[04/28 18:17:37    149s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.056, MEM:1368.4M
[04/28 18:17:37    149s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.063, MEM:1368.4M
[04/28 18:17:37    149s] 
[04/28 18:17:37    149s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1368.4M) ***
[04/28 18:17:37    149s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.9554.1
[04/28 18:17:37    149s] ** GigaOpt Optimizer WNS Slack 0.052 TNS Slack 0.000 Density 70.25
[04/28 18:17:37    149s] **** Begin NDR-Layer Usage Statistics ****
[04/28 18:17:37    149s] 0 Ndr or Layer constraints added by optimization 
[04/28 18:17:37    149s] **** End NDR-Layer Usage Statistics ****
[04/28 18:17:37    149s] 
[04/28 18:17:37    149s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=1368.4M) ***
[04/28 18:17:37    149s] 
[04/28 18:17:37    149s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9554.1
[04/28 18:17:37    149s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9554.6
[04/28 18:17:37    149s] *** SetupOpt [finish] : cpu/real = 0:00:10.6/0:00:10.7 (1.0), totSession cpu/real = 0:02:29.9/0:05:04.1 (0.5), mem = 1349.3M
[04/28 18:17:37    149s] End: GigaOpt Optimization in WNS mode
[04/28 18:17:37    149s] *** Timing Is met
[04/28 18:17:37    149s] *** Check timing (0:00:00.0)
[04/28 18:17:37    149s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/28 18:17:37    149s] Info: 1 clock net  excluded from IPO operation.
[04/28 18:17:37    149s] ### Creating LA Mngr. totSessionCpu=0:02:30 mem=1299.3M
[04/28 18:17:37    149s] ### Creating LA Mngr, finished. totSessionCpu=0:02:30 mem=1299.3M
[04/28 18:17:37    149s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 18:17:37    149s] ### Creating PhyDesignMc. totSessionCpu=0:02:30 mem=1318.4M
[04/28 18:17:37    149s] OPERPROF: Starting DPlace-Init at level 1, MEM:1318.4M
[04/28 18:17:37    149s] #spOpts: minPadR=1.1 mergeVia=F 
[04/28 18:17:37    149s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1318.4M
[04/28 18:17:37    150s] OPERPROF:     Starting CMU at level 3, MEM:1318.4M
[04/28 18:17:37    150s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1318.4M
[04/28 18:17:37    150s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:1318.4M
[04/28 18:17:37    150s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1318.4MB).
[04/28 18:17:37    150s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.063, MEM:1318.4M
[04/28 18:17:37    150s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:30 mem=1318.4M
[04/28 18:17:37    150s] Begin: Area Reclaim Optimization
[04/28 18:17:37    150s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:30.1/0:05:04.3 (0.5), mem = 1318.4M
[04/28 18:17:37    150s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9554.7
[04/28 18:17:37    150s] 
[04/28 18:17:37    150s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[04/28 18:17:37    150s] ### Creating LA Mngr. totSessionCpu=0:02:30 mem=1318.4M
[04/28 18:17:37    150s] ### Creating LA Mngr, finished. totSessionCpu=0:02:30 mem=1318.4M
[04/28 18:17:38    150s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1318.4M
[04/28 18:17:38    150s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1318.4M
[04/28 18:17:38    151s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.25
[04/28 18:17:38    151s] +----------+---------+--------+--------+------------+--------+
[04/28 18:17:38    151s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/28 18:17:38    151s] +----------+---------+--------+--------+------------+--------+
[04/28 18:17:38    151s] |    70.25%|        -|   0.000|   0.000|   0:00:00.0| 1318.4M|
[04/28 18:17:38    151s] #optDebug: <stH: 3.6900 MiSeL: 72.9435>
[04/28 18:17:38    151s] |    70.25%|        0|   0.000|   0.000|   0:00:00.0| 1318.4M|
[04/28 18:17:39    151s] |    70.18%|        7|   0.000|   0.000|   0:00:01.0| 1356.6M|
[04/28 18:17:40    152s] |    70.10%|       19|   0.000|   0.000|   0:00:01.0| 1356.6M|
[04/28 18:17:40    152s] |    70.10%|        0|   0.000|   0.000|   0:00:00.0| 1356.6M|
[04/28 18:17:40    152s] #optDebug: <stH: 3.6900 MiSeL: 72.9435>
[04/28 18:17:40    152s] |    70.10%|        0|   0.000|   0.000|   0:00:00.0| 1356.6M|
[04/28 18:17:40    152s] +----------+---------+--------+--------+------------+--------+
[04/28 18:17:40    152s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.10
[04/28 18:17:40    152s] 
[04/28 18:17:40    152s] ** Summary: Restruct = 0 Buffer Deletion = 6 Declone = 1 Resize = 18 **
[04/28 18:17:40    152s] --------------------------------------------------------------
[04/28 18:17:40    152s] |                                   | Total     | Sequential |
[04/28 18:17:40    152s] --------------------------------------------------------------
[04/28 18:17:40    152s] | Num insts resized                 |      18  |       2    |
[04/28 18:17:40    152s] | Num insts undone                  |       1  |       0    |
[04/28 18:17:40    152s] | Num insts Downsized               |      18  |       2    |
[04/28 18:17:40    152s] | Num insts Samesized               |       0  |       0    |
[04/28 18:17:40    152s] | Num insts Upsized                 |       0  |       0    |
[04/28 18:17:40    152s] | Num multiple commits+uncommits    |       0  |       -    |
[04/28 18:17:40    152s] --------------------------------------------------------------
[04/28 18:17:40    152s] **** Begin NDR-Layer Usage Statistics ****
[04/28 18:17:40    152s] 0 Ndr or Layer constraints added by optimization 
[04/28 18:17:40    152s] **** End NDR-Layer Usage Statistics ****
[04/28 18:17:40    152s] End: Core Area Reclaim Optimization (cpu = 0:00:02.5) (real = 0:00:03.0) **
[04/28 18:17:40    152s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1356.6M
[04/28 18:17:40    152s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1356.6M
[04/28 18:17:40    152s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1356.6M
[04/28 18:17:40    152s] OPERPROF:       Starting CMU at level 4, MEM:1356.6M
[04/28 18:17:40    152s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1356.6M
[04/28 18:17:40    152s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.056, MEM:1356.6M
[04/28 18:17:40    152s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1356.6M
[04/28 18:17:40    152s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1356.6M
[04/28 18:17:40    152s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.063, MEM:1356.6M
[04/28 18:17:40    152s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.063, MEM:1356.6M
[04/28 18:17:40    152s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9554.4
[04/28 18:17:40    152s] OPERPROF: Starting RefinePlace at level 1, MEM:1356.6M
[04/28 18:17:40    152s] *** Starting refinePlace (0:02:33 mem=1356.6M) ***
[04/28 18:17:40    152s] Total net bbox length = 9.117e+04 (4.224e+04 4.893e+04) (ext = 1.455e+04)
[04/28 18:17:40    152s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:17:40    152s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1356.6M
[04/28 18:17:40    152s] Starting refinePlace ...
[04/28 18:17:40    152s] 
[04/28 18:17:40    152s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[04/28 18:17:40    152s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:17:40    152s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1356.6MB) @(0:02:33 - 0:02:33).
[04/28 18:17:40    152s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:17:40    152s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1356.6MB
[04/28 18:17:40    152s] Statistics of distance of Instance movement in refine placement:
[04/28 18:17:40    152s]   maximum (X+Y) =         0.00 um
[04/28 18:17:40    152s]   mean    (X+Y) =         0.00 um
[04/28 18:17:40    152s] Summary Report:
[04/28 18:17:40    152s] Instances move: 0 (out of 4311 movable)
[04/28 18:17:40    152s] Instances flipped: 0
[04/28 18:17:40    152s] Mean displacement: 0.00 um
[04/28 18:17:40    152s] Max displacement: 0.00 um 
[04/28 18:17:40    152s] Total instances moved : 0
[04/28 18:17:40    152s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.080, REAL:0.080, MEM:1356.6M
[04/28 18:17:40    152s] Total net bbox length = 9.117e+04 (4.224e+04 4.893e+04) (ext = 1.455e+04)
[04/28 18:17:40    152s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1356.6MB
[04/28 18:17:40    152s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1356.6MB) @(0:02:33 - 0:02:33).
[04/28 18:17:40    152s] *** Finished refinePlace (0:02:33 mem=1356.6M) ***
[04/28 18:17:40    152s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9554.4
[04/28 18:17:40    152s] OPERPROF: Finished RefinePlace at level 1, CPU:0.090, REAL:0.091, MEM:1356.6M
[04/28 18:17:40    152s] *** maximum move = 0.00 um ***
[04/28 18:17:40    152s] *** Finished re-routing un-routed nets (1356.6M) ***
[04/28 18:17:40    152s] OPERPROF: Starting DPlace-Init at level 1, MEM:1356.6M
[04/28 18:17:40    152s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1356.6M
[04/28 18:17:40    152s] OPERPROF:     Starting CMU at level 3, MEM:1356.6M
[04/28 18:17:40    152s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1356.6M
[04/28 18:17:40    152s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.055, MEM:1356.6M
[04/28 18:17:40    152s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1356.6M
[04/28 18:17:40    152s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1356.6M
[04/28 18:17:40    152s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.063, MEM:1356.6M
[04/28 18:17:40    152s] 
[04/28 18:17:40    152s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1356.6M) ***
[04/28 18:17:40    152s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9554.7
[04/28 18:17:40    152s] *** AreaOpt [finish] : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:02:32.9/0:05:07.1 (0.5), mem = 1356.6M
[04/28 18:17:40    152s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1299.48M, totSessionCpu=0:02:33).
[04/28 18:17:40    152s] **INFO: Flow update: Design timing is met.
[04/28 18:17:40    153s] 
[04/28 18:17:40    153s] Active setup views:
[04/28 18:17:40    153s]  av_func_mode
[04/28 18:17:40    153s]   Dominating endpoints: 0
[04/28 18:17:40    153s]   Dominating TNS: -0.000
[04/28 18:17:40    153s] 
[04/28 18:17:40    153s] Extraction called for design 'IOTDF' of instances=4311 and nets=4872 using extraction engine 'preRoute' .
[04/28 18:17:40    153s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/28 18:17:40    153s] Type 'man IMPEXT-3530' for more detail.
[04/28 18:17:40    153s] PreRoute RC Extraction called for design IOTDF.
[04/28 18:17:40    153s] RC Extraction called in multi-corner(1) mode.
[04/28 18:17:40    153s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/28 18:17:40    153s] Type 'man IMPEXT-6197' for more detail.
[04/28 18:17:40    153s] RCMode: PreRoute
[04/28 18:17:40    153s]       RC Corner Indexes            0   
[04/28 18:17:40    153s] Capacitance Scaling Factor   : 1.00000 
[04/28 18:17:40    153s] Resistance Scaling Factor    : 1.00000 
[04/28 18:17:40    153s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 18:17:40    153s] Clock Res. Scaling Factor    : 1.00000 
[04/28 18:17:40    153s] Shrink Factor                : 1.00000
[04/28 18:17:40    153s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/28 18:17:40    153s] RC Grid backup saved.
[04/28 18:17:40    153s] LayerId::1 widthSet size::1
[04/28 18:17:40    153s] LayerId::2 widthSet size::1
[04/28 18:17:40    153s] LayerId::3 widthSet size::1
[04/28 18:17:40    153s] LayerId::4 widthSet size::1
[04/28 18:17:40    153s] LayerId::5 widthSet size::1
[04/28 18:17:40    153s] LayerId::6 widthSet size::1
[04/28 18:17:40    153s] LayerId::7 widthSet size::1
[04/28 18:17:40    153s] LayerId::8 widthSet size::1
[04/28 18:17:40    153s] Skipped RC grid update for preRoute extraction.
[04/28 18:17:40    153s] Initializing multi-corner resistance tables ...
[04/28 18:17:40    153s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1285.273M)
[04/28 18:17:40    153s] Skewing Data Summary (End_of_FINAL)
[04/28 18:17:40    153s] --------------------------------------------------
[04/28 18:17:40    153s]  Total skewed count:0
[04/28 18:17:40    153s] --------------------------------------------------
[04/28 18:17:40    153s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1285.27 MB )
[04/28 18:17:40    153s] (I)       Started Loading and Dumping File ( Curr Mem: 1285.27 MB )
[04/28 18:17:40    153s] (I)       Reading DB...
[04/28 18:17:40    153s] (I)       Read data from FE... (mem=1285.3M)
[04/28 18:17:40    153s] (I)       Read nodes and places... (mem=1285.3M)
[04/28 18:17:40    153s] (I)       Done Read nodes and places (cpu=0.000s, mem=1285.3M)
[04/28 18:17:40    153s] (I)       Read nets... (mem=1285.3M)
[04/28 18:17:40    153s] (I)       Done Read nets (cpu=0.010s, mem=1285.3M)
[04/28 18:17:40    153s] (I)       Done Read data from FE (cpu=0.010s, mem=1285.3M)
[04/28 18:17:40    153s] (I)       before initializing RouteDB syMemory usage = 1285.3 MB
[04/28 18:17:40    153s] (I)       Build term to term wires: false
[04/28 18:17:40    153s] (I)       Honor MSV route constraint: false
[04/28 18:17:40    153s] (I)       Maximum routing layer  : 127
[04/28 18:17:40    153s] (I)       Minimum routing layer  : 2
[04/28 18:17:40    153s] (I)       Supply scale factor H  : 1.00
[04/28 18:17:40    153s] (I)       Supply scale factor V  : 1.00
[04/28 18:17:40    153s] (I)       Tracks used by clock wire: 0
[04/28 18:17:40    153s] (I)       Reverse direction      : 
[04/28 18:17:40    153s] (I)       Honor partition pin guides: true
[04/28 18:17:40    153s] (I)       Route selected nets only: false
[04/28 18:17:40    153s] (I)       Route secondary PG pins: false
[04/28 18:17:40    153s] (I)       Second PG max fanout   : 2147483647
[04/28 18:17:40    153s] (I)       Apply function for special wires: true
[04/28 18:17:40    153s] (I)       Layer by layer blockage reading: true
[04/28 18:17:40    153s] (I)       Offset calculation fix : true
[04/28 18:17:40    153s] (I)       Route stripe layer range: 
[04/28 18:17:40    153s] (I)       Honor partition fences : 
[04/28 18:17:40    153s] (I)       Honor partition pin    : 
[04/28 18:17:40    153s] (I)       Honor partition fences with feedthrough: 
[04/28 18:17:40    153s] (I)       Counted 655 PG shapes. We will not process PG shapes layer by layer.
[04/28 18:17:40    153s] (I)       build grid graph
[04/28 18:17:40    153s] (I)       build grid graph start
[04/28 18:17:40    153s] [NR-eGR] Track table information for default rule: 
[04/28 18:17:40    153s] [NR-eGR] METAL1 has no routable track
[04/28 18:17:40    153s] [NR-eGR] METAL2 has single uniform track structure
[04/28 18:17:40    153s] [NR-eGR] METAL3 has single uniform track structure
[04/28 18:17:40    153s] [NR-eGR] METAL4 has single uniform track structure
[04/28 18:17:40    153s] [NR-eGR] METAL5 has single uniform track structure
[04/28 18:17:40    153s] [NR-eGR] METAL6 has single uniform track structure
[04/28 18:17:40    153s] [NR-eGR] METAL7 has single uniform track structure
[04/28 18:17:40    153s] [NR-eGR] METAL8 has single uniform track structure
[04/28 18:17:40    153s] (I)       build grid graph end
[04/28 18:17:40    153s] (I)       ===========================================================================
[04/28 18:17:40    153s] (I)       == Report All Rule Vias ==
[04/28 18:17:40    153s] (I)       ===========================================================================
[04/28 18:17:40    153s] (I)        Via Rule : (Default)
[04/28 18:17:40    153s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/28 18:17:40    153s] (I)       ---------------------------------------------------------------------------
[04/28 18:17:40    153s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[04/28 18:17:40    153s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[04/28 18:17:40    153s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[04/28 18:17:40    153s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[04/28 18:17:40    153s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[04/28 18:17:40    153s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[04/28 18:17:40    153s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[04/28 18:17:40    153s] (I)        8    0 : ---                         0 : ---                      
[04/28 18:17:40    153s] (I)       ===========================================================================
[04/28 18:17:40    153s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1285.27 MB )
[04/28 18:17:40    153s] (I)       Num PG vias on layer 1 : 0
[04/28 18:17:40    153s] (I)       Num PG vias on layer 2 : 0
[04/28 18:17:40    153s] (I)       Num PG vias on layer 3 : 0
[04/28 18:17:40    153s] (I)       Num PG vias on layer 4 : 0
[04/28 18:17:40    153s] (I)       Num PG vias on layer 5 : 0
[04/28 18:17:40    153s] (I)       Num PG vias on layer 6 : 0
[04/28 18:17:40    153s] (I)       Num PG vias on layer 7 : 0
[04/28 18:17:40    153s] (I)       Num PG vias on layer 8 : 0
[04/28 18:17:40    153s] [NR-eGR] Read 744 PG shapes
[04/28 18:17:40    153s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.27 MB )
[04/28 18:17:40    153s] [NR-eGR] #Routing Blockages  : 0
[04/28 18:17:40    153s] [NR-eGR] #Instance Blockages : 0
[04/28 18:17:40    153s] [NR-eGR] #PG Blockages       : 744
[04/28 18:17:40    153s] [NR-eGR] #Bump Blockages     : 0
[04/28 18:17:40    153s] [NR-eGR] #Boundary Blockages : 0
[04/28 18:17:40    153s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/28 18:17:40    153s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 18:17:40    153s] (I)       readDataFromPlaceDB
[04/28 18:17:40    153s] (I)       Read net information..
[04/28 18:17:40    153s] [NR-eGR] Read numTotalNets=4849  numIgnoredNets=0
[04/28 18:17:40    153s] (I)       Read testcase time = 0.000 seconds
[04/28 18:17:40    153s] 
[04/28 18:17:40    153s] (I)       early_global_route_priority property id does not exist.
[04/28 18:17:40    153s] (I)       Start initializing grid graph
[04/28 18:17:40    153s] (I)       End initializing grid graph
[04/28 18:17:40    153s] (I)       Model blockages into capacity
[04/28 18:17:40    153s] (I)       Read Num Blocks=744  Num Prerouted Wires=0  Num CS=0
[04/28 18:17:40    153s] (I)       Started Modeling ( Curr Mem: 1285.27 MB )
[04/28 18:17:40    153s] (I)       Started Modeling Layer 1 ( Curr Mem: 1285.27 MB )
[04/28 18:17:40    153s] (I)       Started Modeling Layer 2 ( Curr Mem: 1285.27 MB )
[04/28 18:17:40    153s] (I)       Layer 1 (V) : #blockages 276 : #preroutes 0
[04/28 18:17:40    153s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.27 MB )
[04/28 18:17:40    153s] (I)       Started Modeling Layer 3 ( Curr Mem: 1285.27 MB )
[04/28 18:17:40    153s] (I)       Layer 2 (H) : #blockages 276 : #preroutes 0
[04/28 18:17:40    153s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.27 MB )
[04/28 18:17:40    153s] (I)       Started Modeling Layer 4 ( Curr Mem: 1285.27 MB )
[04/28 18:17:40    153s] (I)       Layer 3 (V) : #blockages 168 : #preroutes 0
[04/28 18:17:40    153s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.27 MB )
[04/28 18:17:40    153s] (I)       Started Modeling Layer 5 ( Curr Mem: 1285.27 MB )
[04/28 18:17:40    153s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 0
[04/28 18:17:40    153s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.27 MB )
[04/28 18:17:40    153s] (I)       Started Modeling Layer 6 ( Curr Mem: 1285.27 MB )
[04/28 18:17:40    153s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[04/28 18:17:40    153s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.27 MB )
[04/28 18:17:40    153s] (I)       Started Modeling Layer 7 ( Curr Mem: 1285.27 MB )
[04/28 18:17:40    153s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[04/28 18:17:40    153s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1285.27 MB )
[04/28 18:17:40    153s] (I)       Started Modeling Layer 8 ( Curr Mem: 1285.27 MB )
[04/28 18:17:40    153s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[04/28 18:17:40    153s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.27 MB )
[04/28 18:17:40    153s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1285.27 MB )
[04/28 18:17:40    153s] (I)       Number of ignored nets = 0
[04/28 18:17:40    153s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/28 18:17:40    153s] (I)       Number of clock nets = 1.  Ignored: No
[04/28 18:17:40    153s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/28 18:17:40    153s] (I)       Number of special nets = 0.  Ignored: Yes
[04/28 18:17:40    153s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/28 18:17:40    153s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/28 18:17:40    153s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/28 18:17:40    153s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/28 18:17:40    153s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 18:17:40    153s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/28 18:17:40    153s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1285.3 MB
[04/28 18:17:40    153s] (I)       Ndr track 0 does not exist
[04/28 18:17:40    153s] (I)       Layer1  viaCost=200.00
[04/28 18:17:40    153s] (I)       Layer2  viaCost=200.00
[04/28 18:17:40    153s] (I)       Layer3  viaCost=200.00
[04/28 18:17:40    153s] (I)       Layer4  viaCost=200.00
[04/28 18:17:40    153s] (I)       Layer5  viaCost=200.00
[04/28 18:17:40    153s] (I)       Layer6  viaCost=200.00
[04/28 18:17:40    153s] (I)       Layer7  viaCost=200.00
[04/28 18:17:40    153s] (I)       ---------------------Grid Graph Info--------------------
[04/28 18:17:40    153s] (I)       Routing area        : (0, 0) - (667920, 662560)
[04/28 18:17:40    153s] (I)       Core area           : (80040, 80360) - (587880, 582200)
[04/28 18:17:40    153s] (I)       Site width          :   920  (dbu)
[04/28 18:17:40    153s] (I)       Row height          :  7380  (dbu)
[04/28 18:17:40    153s] (I)       GCell width         :  7380  (dbu)
[04/28 18:17:40    153s] (I)       GCell height        :  7380  (dbu)
[04/28 18:17:40    153s] (I)       Grid                :    90    89     8
[04/28 18:17:40    153s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[04/28 18:17:40    153s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/28 18:17:40    153s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/28 18:17:40    153s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/28 18:17:40    153s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/28 18:17:40    153s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[04/28 18:17:40    153s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/28 18:17:40    153s] (I)       First track coord   :     0   460   410   460   410   460   410  2300
[04/28 18:17:40    153s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/28 18:17:40    153s] (I)       Total num of tracks :     0   726   808   726   808   726   808   290
[04/28 18:17:40    153s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/28 18:17:41    153s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/28 18:17:41    153s] (I)       --------------------------------------------------------
[04/28 18:17:41    153s] 
[04/28 18:17:41    153s] [NR-eGR] ============ Routing rule table ============
[04/28 18:17:41    153s] [NR-eGR] Rule id: 0  Nets: 4849 
[04/28 18:17:41    153s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/28 18:17:41    153s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/28 18:17:41    153s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:17:41    153s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:17:41    153s] [NR-eGR] ========================================
[04/28 18:17:41    153s] [NR-eGR] 
[04/28 18:17:41    153s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/28 18:17:41    153s] (I)       blocked tracks on layer2 : = 1520 / 64614 (2.35%)
[04/28 18:17:41    153s] (I)       blocked tracks on layer3 : = 484 / 72720 (0.67%)
[04/28 18:17:41    153s] (I)       blocked tracks on layer4 : = 4298 / 64614 (6.65%)
[04/28 18:17:41    153s] (I)       blocked tracks on layer5 : = 1956 / 72720 (2.69%)
[04/28 18:17:41    153s] (I)       blocked tracks on layer6 : = 0 / 64614 (0.00%)
[04/28 18:17:41    153s] (I)       blocked tracks on layer7 : = 0 / 72720 (0.00%)
[04/28 18:17:41    153s] (I)       blocked tracks on layer8 : = 0 / 25810 (0.00%)
[04/28 18:17:41    153s] (I)       After initializing earlyGlobalRoute syMemory usage = 1285.3 MB
[04/28 18:17:41    153s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1285.27 MB )
[04/28 18:17:41    153s] (I)       Started Global Routing ( Curr Mem: 1285.27 MB )
[04/28 18:17:41    153s] (I)       ============= Initialization =============
[04/28 18:17:41    153s] (I)       totalPins=15626  totalGlobalPin=14338 (91.76%)
[04/28 18:17:41    153s] (I)       Started Build MST ( Curr Mem: 1285.27 MB )
[04/28 18:17:41    153s] (I)       Generate topology with single threads
[04/28 18:17:41    153s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.27 MB )
[04/28 18:17:41    153s] (I)       total 2D Cap : 430416 = (215728 H, 214688 V)
[04/28 18:17:41    153s] [NR-eGR] Layer group 1: route 4849 net(s) in layer range [2, 8]
[04/28 18:17:41    153s] (I)       ============  Phase 1a Route ============
[04/28 18:17:41    153s] (I)       Started Phase 1a ( Curr Mem: 1285.27 MB )
[04/28 18:17:41    153s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1285.27 MB )
[04/28 18:17:41    153s] (I)       Usage: 29020 = (13684 H, 15336 V) = (6.34% H, 7.14% V) = (5.049e+04um H, 5.659e+04um V)
[04/28 18:17:41    153s] (I)       
[04/28 18:17:41    153s] (I)       ============  Phase 1b Route ============
[04/28 18:17:41    153s] (I)       Usage: 29020 = (13684 H, 15336 V) = (6.34% H, 7.14% V) = (5.049e+04um H, 5.659e+04um V)
[04/28 18:17:41    153s] (I)       
[04/28 18:17:41    153s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.070838e+05um
[04/28 18:17:41    153s] (I)       ============  Phase 1c Route ============
[04/28 18:17:41    153s] (I)       Usage: 29020 = (13684 H, 15336 V) = (6.34% H, 7.14% V) = (5.049e+04um H, 5.659e+04um V)
[04/28 18:17:41    153s] (I)       
[04/28 18:17:41    153s] (I)       ============  Phase 1d Route ============
[04/28 18:17:41    153s] (I)       Usage: 29020 = (13684 H, 15336 V) = (6.34% H, 7.14% V) = (5.049e+04um H, 5.659e+04um V)
[04/28 18:17:41    153s] (I)       
[04/28 18:17:41    153s] (I)       ============  Phase 1e Route ============
[04/28 18:17:41    153s] (I)       Started Phase 1e ( Curr Mem: 1285.27 MB )
[04/28 18:17:41    153s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.27 MB )
[04/28 18:17:41    153s] (I)       Usage: 29020 = (13684 H, 15336 V) = (6.34% H, 7.14% V) = (5.049e+04um H, 5.659e+04um V)
[04/28 18:17:41    153s] (I)       
[04/28 18:17:41    153s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.070838e+05um
[04/28 18:17:41    153s] [NR-eGR] 
[04/28 18:17:41    153s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1285.27 MB )
[04/28 18:17:41    153s] (I)       Run Multi-thread layer assignment with 1 threads
[04/28 18:17:41    153s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1285.27 MB )
[04/28 18:17:41    153s] (I)       ============  Phase 1l Route ============
[04/28 18:17:41    153s] (I)       
[04/28 18:17:41    153s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 18:17:41    153s] [NR-eGR]                        OverCon            
[04/28 18:17:41    153s] [NR-eGR]                         #Gcell     %Gcell
[04/28 18:17:41    153s] [NR-eGR]       Layer                (1)    OverCon 
[04/28 18:17:41    153s] [NR-eGR] ----------------------------------------------
[04/28 18:17:41    153s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[04/28 18:17:41    153s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[04/28 18:17:41    153s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[04/28 18:17:41    153s] [NR-eGR]  METAL4  (4)        11( 0.14%)   ( 0.14%) 
[04/28 18:17:41    153s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[04/28 18:17:41    153s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[04/28 18:17:41    153s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[04/28 18:17:41    153s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[04/28 18:17:41    153s] [NR-eGR] ----------------------------------------------
[04/28 18:17:41    153s] [NR-eGR] Total               11( 0.02%)   ( 0.02%) 
[04/28 18:17:41    153s] [NR-eGR] 
[04/28 18:17:41    153s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1285.27 MB )
[04/28 18:17:41    153s] (I)       total 2D Cap : 430712 = (215872 H, 214840 V)
[04/28 18:17:41    153s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/28 18:17:41    153s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/28 18:17:41    153s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 1285.27 MB )
[04/28 18:17:41    153s] OPERPROF: Starting HotSpotCal at level 1, MEM:1285.3M
[04/28 18:17:41    153s] [hotspot] +------------+---------------+---------------+
[04/28 18:17:41    153s] [hotspot] |            |   max hotspot | total hotspot |
[04/28 18:17:41    153s] [hotspot] +------------+---------------+---------------+
[04/28 18:17:41    153s] [hotspot] | normalized |          0.00 |          0.00 |
[04/28 18:17:41    153s] [hotspot] +------------+---------------+---------------+
[04/28 18:17:41    153s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/28 18:17:41    153s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/28 18:17:41    153s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1285.3M
[04/28 18:17:41    153s] Starting delay calculation for Setup views
[04/28 18:17:41    153s] #################################################################################
[04/28 18:17:41    153s] # Design Stage: PreRoute
[04/28 18:17:41    153s] # Design Name: IOTDF
[04/28 18:17:41    153s] # Design Mode: 90nm
[04/28 18:17:41    153s] # Analysis Mode: MMMC Non-OCV 
[04/28 18:17:41    153s] # Parasitics Mode: No SPEF/RCDB
[04/28 18:17:41    153s] # Signoff Settings: SI Off 
[04/28 18:17:41    153s] #################################################################################
[04/28 18:17:41    153s] Calculate delays in Single mode...
[04/28 18:17:41    153s] Topological Sorting (REAL = 0:00:00.0, MEM = 1275.3M, InitMEM = 1275.3M)
[04/28 18:17:41    153s] Start delay calculation (fullDC) (1 T). (MEM=1275.27)
[04/28 18:17:41    153s] End AAE Lib Interpolated Model. (MEM=1291.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:17:42    154s] Total number of fetched objects 4852
[04/28 18:17:42    154s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:17:42    154s] End delay calculation. (MEM=1307.16 CPU=0:00:00.9 REAL=0:00:01.0)
[04/28 18:17:42    154s] End delay calculation (fullDC). (MEM=1307.16 CPU=0:00:01.4 REAL=0:00:01.0)
[04/28 18:17:42    154s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 1307.2M) ***
[04/28 18:17:42    155s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:01.0 totSessionCpu=0:02:35 mem=1307.2M)
[04/28 18:17:42    155s] Reported timing to dir ./timingReports
[04/28 18:17:42    155s] **optDesign ... cpu = 0:01:20, real = 0:01:20, mem = 1028.6M, totSessionCpu=0:02:35 **
[04/28 18:17:42    155s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1260.2M
[04/28 18:17:42    155s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.054, MEM:1260.2M
[04/28 18:17:44    155s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.006  |  0.006  |  6.039  |  8.020  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1056   |   527   |   788   |   130   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.101%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:21, real = 0:01:22, mem = 1029.2M, totSessionCpu=0:02:36 **
[04/28 18:17:44    155s] *** Finished optDesign ***
[04/28 18:17:44    155s] 
[04/28 18:17:44    155s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:25 real=  0:01:26)
[04/28 18:17:44    155s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.2 real=0:00:03.2)
[04/28 18:17:44    155s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:14.3 real=0:00:14.3)
[04/28 18:17:44    155s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:08.2 real=0:00:08.2)
[04/28 18:17:44    155s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:25.2 real=0:00:25.1)
[04/28 18:17:44    155s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:10.6 real=0:00:10.7)
[04/28 18:17:44    155s] Info: pop threads available for lower-level modules during optimization.
[04/28 18:17:44    155s] Deleting Lib Analyzer.
[04/28 18:17:44    155s] clean pInstBBox. size 0
[04/28 18:17:44    155s] All LLGs are deleted
[04/28 18:17:44    155s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1275.4M
[04/28 18:17:44    155s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1275.2M
[04/28 18:17:44    156s] #optDebug: fT-D <X 1 0 0 0>
[04/28 18:17:44    156s] VSMManager cleared!
[04/28 18:17:44    156s] **place_opt_design ... cpu = 0:01:21, real = 0:01:22, mem = 1216.2M **
[04/28 18:17:44    156s] *** Finished GigaPlace ***
[04/28 18:17:44    156s] 
[04/28 18:17:44    156s] *** Summary of all messages that are not suppressed in this session:
[04/28 18:17:44    156s] Severity  ID               Count  Summary                                  
[04/28 18:17:44    156s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[04/28 18:17:44    156s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[04/28 18:17:44    156s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/28 18:17:44    156s] *** Message Summary: 7 warning(s), 0 error(s)
[04/28 18:17:44    156s] 
[04/28 18:18:00    157s] <CMD> saveDesign placement.enc
[04/28 18:18:00    157s] #% Begin save design ... (date=04/28 18:18:00, mem=963.2M)
[04/28 18:18:00    157s] % Begin Save ccopt configuration ... (date=04/28 18:18:00, mem=963.2M)
[04/28 18:18:00    157s] % End Save ccopt configuration ... (date=04/28 18:18:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=963.9M, current mem=963.9M)
[04/28 18:18:00    158s] % Begin Save netlist data ... (date=04/28 18:18:00, mem=963.9M)
[04/28 18:18:00    158s] Writing Binary DB to placement.enc.dat/IOTDF.v.bin in single-threaded mode...
[04/28 18:18:00    158s] % End Save netlist data ... (date=04/28 18:18:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=964.2M, current mem=964.2M)
[04/28 18:18:00    158s] Saving congestion map file placement.enc.dat/IOTDF.route.congmap.gz ...
[04/28 18:18:01    158s] % Begin Save AAE data ... (date=04/28 18:18:01, mem=964.8M)
[04/28 18:18:01    158s] Saving AAE Data ...
[04/28 18:18:01    158s] % End Save AAE data ... (date=04/28 18:18:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=964.8M, current mem=964.8M)
[04/28 18:18:01    158s] % Begin Save clock tree data ... (date=04/28 18:18:01, mem=965.2M)
[04/28 18:18:01    158s] % End Save clock tree data ... (date=04/28 18:18:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=965.2M, current mem=965.2M)
[04/28 18:18:01    158s] Saving preference file placement.enc.dat/gui.pref.tcl ...
[04/28 18:18:01    158s] Saving mode setting ...
[04/28 18:18:01    158s] Saving global file ...
[04/28 18:18:01    158s] % Begin Save floorplan data ... (date=04/28 18:18:01, mem=965.5M)
[04/28 18:18:01    158s] Saving floorplan file ...
[04/28 18:18:01    158s] % End Save floorplan data ... (date=04/28 18:18:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=965.9M, current mem=965.9M)
[04/28 18:18:01    158s] Saving PG file placement.enc.dat/IOTDF.pg.gz
[04/28 18:18:01    158s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1218.3M) ***
[04/28 18:18:01    158s] Saving Drc markers ...
[04/28 18:18:01    158s] ... No Drc file written since there is no markers found.
[04/28 18:18:01    158s] % Begin Save placement data ... (date=04/28 18:18:01, mem=966.0M)
[04/28 18:18:01    158s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/28 18:18:01    158s] Save Adaptive View Pruing View Names to Binary file
[04/28 18:18:01    158s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1221.3M) ***
[04/28 18:18:01    158s] % End Save placement data ... (date=04/28 18:18:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=966.0M, current mem=966.0M)
[04/28 18:18:01    158s] % Begin Save routing data ... (date=04/28 18:18:01, mem=966.0M)
[04/28 18:18:01    158s] Saving route file ...
[04/28 18:18:02    158s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1218.3M) ***
[04/28 18:18:02    158s] % End Save routing data ... (date=04/28 18:18:02, total cpu=0:00:00.1, real=0:00:01.0, peak res=966.2M, current mem=966.2M)
[04/28 18:18:02    158s] Saving property file placement.enc.dat/IOTDF.prop
[04/28 18:18:02    158s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1221.3M) ***
[04/28 18:18:02    158s] Saving rc congestion map placement.enc.dat/IOTDF.congmap.gz ...
[04/28 18:18:02    158s] % Begin Save power constraints data ... (date=04/28 18:18:02, mem=966.5M)
[04/28 18:18:02    158s] % End Save power constraints data ... (date=04/28 18:18:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=966.6M, current mem=966.6M)
[04/28 18:18:04    160s] Generated self-contained design placement.enc.dat
[04/28 18:18:04    160s] #% End save design ... (date=04/28 18:18:04, total cpu=0:00:02.3, real=0:00:04.0, peak res=969.5M, current mem=969.5M)
[04/28 18:18:04    160s] *** Message Summary: 0 warning(s), 0 error(s)
[04/28 18:18:04    160s] 
[04/28 18:18:52    166s] <CMD> set_ccopt_property update_io_latency false
[04/28 18:19:12    169s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[04/28 18:19:12    169s] Creating clock tree spec for modes (timing configs): func_mode
[04/28 18:19:12    169s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[04/28 18:19:12    169s] Reset timing graph...
[04/28 18:19:12    169s] Ignoring AAE DB Resetting ...
[04/28 18:19:12    169s] Reset timing graph done.
[04/28 18:19:13    169s] Ignoring AAE DB Resetting ...
[04/28 18:19:13    169s] Analyzing clock structure...
[04/28 18:19:13    169s] Analyzing clock structure done.
[04/28 18:19:13    169s] Reset timing graph...
[04/28 18:19:13    169s] Ignoring AAE DB Resetting ...
[04/28 18:19:13    169s] Reset timing graph done.
[04/28 18:19:13    169s] Wrote: ccopt.spec
[04/28 18:19:18    170s] <CMD> get_ccopt_clock_trees
[04/28 18:19:18    170s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[04/28 18:19:18    170s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[04/28 18:19:18    170s] Extracting original clock gating for clk...
[04/28 18:19:18    170s]   clock_tree clk contains 527 sinks and 0 clock gates.
[04/28 18:19:18    170s]   Extraction for clk complete.
[04/28 18:19:18    170s] Extracting original clock gating for clk done.
[04/28 18:19:18    170s] <CMD> set_ccopt_property clock_period -pin clk 10
[04/28 18:19:18    170s] <CMD> create_ccopt_skew_group -name clk/func_mode -sources clk -auto_sinks
[04/28 18:19:18    170s] The skew group clk/func_mode was created. It contains 527 sinks and 1 sources.
[04/28 18:19:18    170s] <CMD> set_ccopt_property include_source_latency -skew_group clk/func_mode true
[04/28 18:19:18    170s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk/func_mode 1.000
[04/28 18:19:18    170s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/func_mode clk
[04/28 18:19:18    170s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/func_mode func_mode
[04/28 18:19:18    170s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/func_mode {DC_max DC_max}
[04/28 18:19:18    170s] <CMD> check_ccopt_clock_tree_convergence
[04/28 18:19:18    170s] Checking clock tree convergence...
[04/28 18:19:18    170s] Checking clock tree convergence done.
[04/28 18:19:18    170s] <CMD> get_ccopt_property auto_design_state_for_ilms
[04/28 18:19:31    172s] <CMD> ccopt_design
[04/28 18:19:31    172s] #% Begin ccopt_design (date=04/28 18:19:31, mem=940.6M)
[04/28 18:19:31    172s] Setting ::DelayCal::PrerouteDcFastMode 0
[04/28 18:19:31    172s] Runtime...
[04/28 18:19:31    172s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[04/28 18:19:31    172s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[04/28 18:19:31    172s] Set place::cacheFPlanSiteMark to 1
[04/28 18:19:31    172s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[04/28 18:19:31    172s] Using CCOpt effort standard.
[04/28 18:19:31    172s] CCOpt::Phase::Initialization...
[04/28 18:19:31    172s] Check Prerequisites...
[04/28 18:19:31    172s] Leaving CCOpt scope - CheckPlace...
[04/28 18:19:31    172s] OPERPROF: Starting checkPlace at level 1, MEM:1236.7M
[04/28 18:19:31    172s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1236.7M
[04/28 18:19:31    172s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1236.7M
[04/28 18:19:31    172s] Core basic site is TSM13SITE
[04/28 18:19:31    172s] SiteArray: non-trimmed site array dimensions = 68 x 552
[04/28 18:19:31    172s] SiteArray: use 208,896 bytes
[04/28 18:19:31    172s] SiteArray: current memory after site array memory allocation 1236.9M
[04/28 18:19:31    172s] SiteArray: FP blocked sites are writable
[04/28 18:19:31    172s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.002, MEM:1236.9M
[04/28 18:19:31    172s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1236.9M
[04/28 18:19:31    172s] Begin checking placement ... (start mem=1236.7M, init mem=1236.9M)
[04/28 18:19:31    172s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1236.9M
[04/28 18:19:31    172s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1236.9M
[04/28 18:19:31    172s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1236.9M
[04/28 18:19:31    172s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.001, MEM:1236.9M
[04/28 18:19:31    172s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1236.9M
[04/28 18:19:31    172s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.020, REAL:0.021, MEM:1236.9M
[04/28 18:19:31    172s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1236.9M
[04/28 18:19:31    172s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.003, MEM:1236.9M
[04/28 18:19:31    172s] *info: Placed = 4311          
[04/28 18:19:31    172s] *info: Unplaced = 0           
[04/28 18:19:31    172s] Placement Density:70.10%(44664/63714)
[04/28 18:19:31    172s] Placement Density (including fixed std cells):70.10%(44664/63714)
[04/28 18:19:31    172s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1236.9M
[04/28 18:19:31    172s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1236.7M
[04/28 18:19:31    172s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1236.7M)
[04/28 18:19:31    172s] OPERPROF: Finished checkPlace at level 1, CPU:0.060, REAL:0.048, MEM:1236.7M
[04/28 18:19:31    172s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.1)
[04/28 18:19:31    172s] Validating CTS configuration...
[04/28 18:19:31    172s] Checking module port directions...
[04/28 18:19:31    172s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:31    172s] Non-default CCOpt properties:
[04/28 18:19:31    172s] route_type is set for at least one key
[04/28 18:19:31    172s] target_insertion_delay is set for at least one key
[04/28 18:19:31    172s] update_io_latency: 0 (default: true)
[04/28 18:19:31    172s] Using cell based legalization.
[04/28 18:19:31    172s] OPERPROF: Starting DPlace-Init at level 1, MEM:1236.7M
[04/28 18:19:31    172s] All LLGs are deleted
[04/28 18:19:31    172s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1236.7M
[04/28 18:19:31    172s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1236.7M
[04/28 18:19:31    172s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1236.7M
[04/28 18:19:31    172s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1236.7M
[04/28 18:19:31    172s] Core basic site is TSM13SITE
[04/28 18:19:31    172s] SiteArray: non-trimmed site array dimensions = 68 x 552
[04/28 18:19:31    172s] SiteArray: use 208,896 bytes
[04/28 18:19:31    172s] SiteArray: current memory after site array memory allocation 1236.9M
[04/28 18:19:31    172s] SiteArray: FP blocked sites are writable
[04/28 18:19:31    172s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 18:19:31    172s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1236.9M
[04/28 18:19:31    172s] Process 213 wires and vias for routing blockage and capacity analysis
[04/28 18:19:31    172s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1236.9M
[04/28 18:19:31    172s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.066, MEM:1236.9M
[04/28 18:19:31    172s] OPERPROF:     Starting CMU at level 3, MEM:1236.9M
[04/28 18:19:31    172s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1236.9M
[04/28 18:19:31    172s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.068, MEM:1236.9M
[04/28 18:19:31    172s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1236.9MB).
[04/28 18:19:31    172s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.077, MEM:1236.9M
[04/28 18:19:31    172s] (I)       Load db... (mem=1236.9M)
[04/28 18:19:31    172s] (I)       Read data from FE... (mem=1236.9M)
[04/28 18:19:31    172s] (I)       Read nodes and places... (mem=1236.9M)
[04/28 18:19:31    172s] (I)       Number of ignored instance 0
[04/28 18:19:31    172s] (I)       Number of inbound cells 0
[04/28 18:19:31    172s] (I)       numMoveCells=4311, numMacros=0  numPads=144  numMultiRowHeightInsts=0
[04/28 18:19:31    172s] (I)       cell height: 7380, count: 4311
[04/28 18:19:31    172s] (I)       Done Read nodes and places (cpu=0.010s, mem=1236.9M)
[04/28 18:19:31    172s] (I)       Read rows... (mem=1236.9M)
[04/28 18:19:31    172s] (I)       Done Read rows (cpu=0.000s, mem=1236.9M)
[04/28 18:19:31    172s] (I)       Done Read data from FE (cpu=0.010s, mem=1236.9M)
[04/28 18:19:31    172s] (I)       Done Load db (cpu=0.010s, mem=1236.9M)
[04/28 18:19:31    172s] (I)       Constructing placeable region... (mem=1236.9M)
[04/28 18:19:31    172s] (I)       Constructing bin map
[04/28 18:19:31    172s] (I)       Initialize bin information with width=73800 height=73800
[04/28 18:19:31    172s] (I)       Done constructing bin map
[04/28 18:19:31    172s] (I)       Removing 0 blocked bin with high fixed inst density
[04/28 18:19:32    172s] (I)       Compute region effective width... (mem=1236.9M)
[04/28 18:19:32    172s] (I)       Done Compute region effective width (cpu=0.000s, mem=1236.9M)
[04/28 18:19:32    172s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1236.9M)
[04/28 18:19:32    172s] Route type trimming info:
[04/28 18:19:32    172s]   No route type modifications were made.
[04/28 18:19:32    172s] Accumulated time to calculate placeable region: 0
[04/28 18:19:32    172s] (I)       Initializing Steiner engine. 
[04/28 18:19:32    172s] End AAE Lib Interpolated Model. (MEM=1236.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:19:32    172s] Library trimming buffers in power domain auto-default and half-corner DC_max:setup.late removed 0 of 8 cells
[04/28 18:19:32    172s] Original list had 8 cells:
[04/28 18:19:32    172s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[04/28 18:19:32    172s] Library trimming was not able to trim any cells:
[04/28 18:19:32    172s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[04/28 18:19:32    172s] Accumulated time to calculate placeable region: 0
[04/28 18:19:32    172s] Library trimming inverters in power domain auto-default and half-corner DC_max:setup.late removed 1 of 8 cells
[04/28 18:19:32    172s] Original list had 8 cells:
[04/28 18:19:32    172s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX2 CLKINVX1 
[04/28 18:19:32    172s] New trimmed list has 7 cells:
[04/28 18:19:32    172s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX1 
[04/28 18:19:32    172s] Accumulated time to calculate placeable region: 0
[04/28 18:19:32    172s] Accumulated time to calculate placeable region: 0
[04/28 18:19:34    174s] Clock tree balancer configuration for clock_tree clk:
[04/28 18:19:34    174s] Non-default CCOpt properties:
[04/28 18:19:34    174s]   route_type (leaf): default_route_type_leaf (default: default)
[04/28 18:19:34    174s]   route_type (trunk): default_route_type_nonleaf (default: default)
[04/28 18:19:34    174s]   route_type (top): default_route_type_nonleaf (default: default)
[04/28 18:19:34    174s] For power domain auto-default:
[04/28 18:19:34    174s]   Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[04/28 18:19:34    174s]   Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX1}
[04/28 18:19:34    174s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[04/28 18:19:34    174s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[04/28 18:19:34    174s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 63713.606um^2
[04/28 18:19:34    174s] Top Routing info:
[04/28 18:19:34    174s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[04/28 18:19:34    174s]   Unshielded; Mask Constraint: 0; Source: route_type.
[04/28 18:19:34    174s] Trunk Routing info:
[04/28 18:19:34    174s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[04/28 18:19:34    174s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/28 18:19:34    174s] Leaf Routing info:
[04/28 18:19:34    174s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
[04/28 18:19:34    174s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/28 18:19:34    174s] For timing_corner DC_max:setup, late and power domain auto-default:
[04/28 18:19:34    174s]   Slew time target (leaf):    0.234ns
[04/28 18:19:34    174s]   Slew time target (trunk):   0.234ns
[04/28 18:19:34    174s]   Slew time target (top):     0.235ns (Note: no nets are considered top nets in this clock tree)
[04/28 18:19:34    174s]   Buffer unit delay: 0.141ns
[04/28 18:19:34    174s]   Buffer max distance: 1710.811um
[04/28 18:19:34    174s] Fastest wire driving cells and distances:
[04/28 18:19:34    174s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=1710.811um, saturatedSlew=0.207ns, speed=6557.344um per ns, cellArea=28.773um^2 per 1000um}
[04/28 18:19:34    174s]   Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=1408.143um, saturatedSlew=0.204ns, speed=8191.641um per ns, cellArea=22.903um^2 per 1000um}
[04/28 18:19:34    174s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=1778.667um, saturatedSlew=0.205ns, speed=3561.608um per ns, cellArea=41.990um^2 per 1000um}
[04/28 18:19:34    174s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=1753.067um, saturatedSlew=0.205ns, speed=3514.569um per ns, cellArea=38.730um^2 per 1000um}
[04/28 18:19:34    174s] 
[04/28 18:19:34    174s] 
[04/28 18:19:34    174s] Logic Sizing Table:
[04/28 18:19:34    174s] 
[04/28 18:19:34    174s] ----------------------------------------------------------
[04/28 18:19:34    174s] Cell    Instance count    Source    Eligible library cells
[04/28 18:19:34    174s] ----------------------------------------------------------
[04/28 18:19:34    174s]   (empty table)
[04/28 18:19:34    174s] ----------------------------------------------------------
[04/28 18:19:34    174s] 
[04/28 18:19:34    174s] 
[04/28 18:19:34    174s] Clock tree timing engine global stage delay update for DC_max:setup.late...
[04/28 18:19:34    174s] Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:34    174s] Clock tree balancer configuration for skew_group clk/func_mode:
[04/28 18:19:34    174s]   Sources:                     pin clk
[04/28 18:19:34    174s]   Total number of sinks:       527
[04/28 18:19:34    174s]   Delay constrained sinks:     527
[04/28 18:19:34    174s]   Non-leaf sinks:              0
[04/28 18:19:34    174s]   Ignore pins:                 0
[04/28 18:19:34    174s]  Timing corner DC_max:setup.late:
[04/28 18:19:34    174s]   Skew target:                 0.141ns
[04/28 18:19:34    174s]   Insertion delay target:      1.000ns
[04/28 18:19:34    174s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/28 18:19:34    174s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/28 18:19:34    174s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/28 18:19:34    174s] Primary reporting skew groups are:
[04/28 18:19:34    174s] skew_group clk/func_mode with 527 clock sinks
[04/28 18:19:34    174s] 
[04/28 18:19:34    174s] Via Selection for Estimated Routes (rule default):
[04/28 18:19:34    174s] 
[04/28 18:19:34    174s] -----------------------------------------------------------------------
[04/28 18:19:34    174s] Layer            Via Cell       Res.     Cap.     RC       Top of Stack
[04/28 18:19:34    174s] Range                           (Ohm)    (fF)     (fs)     Only
[04/28 18:19:34    174s] -----------------------------------------------------------------------
[04/28 18:19:34    174s] METAL1-METAL2    VIA12_XR       1.020    0.000    0.000    false
[04/28 18:19:34    174s] METAL2-METAL3    VIA23_V        1.020    0.000    0.000    false
[04/28 18:19:34    174s] METAL2-METAL3    VIA23_TOS      1.020    0.000    0.000    true
[04/28 18:19:34    174s] METAL3-METAL4    VIA34_H        1.020    0.000    0.000    false
[04/28 18:19:34    174s] METAL3-METAL4    VIA34_TOS_E    1.020    0.000    0.000    true
[04/28 18:19:34    174s] METAL4-METAL5    VIA45_V        1.020    0.000    0.000    false
[04/28 18:19:34    174s] METAL4-METAL5    VIA45_TOS      1.020    0.000    0.000    true
[04/28 18:19:34    174s] METAL5-METAL6    VIA56_H        1.020    0.000    0.000    false
[04/28 18:19:34    174s] METAL5-METAL6    VIA56_TOS_E    1.020    0.000    0.000    true
[04/28 18:19:34    174s] METAL6-METAL7    VIA67_V        1.020    0.000    0.000    false
[04/28 18:19:34    174s] METAL6-METAL7    VIA67_TOS      1.020    0.000    0.000    true
[04/28 18:19:34    174s] METAL7-METAL8    VIA78_V        0.630    0.000    0.000    false
[04/28 18:19:34    174s] -----------------------------------------------------------------------
[04/28 18:19:34    174s] 
[04/28 18:19:34    174s] No ideal or dont_touch nets found in the clock tree
[04/28 18:19:34    174s] No dont_touch hnets found in the clock tree
[04/28 18:19:34    174s] 
[04/28 18:19:34    174s] Filtering reasons for cell type: buffer
[04/28 18:19:34    174s] =======================================
[04/28 18:19:34    174s] 
[04/28 18:19:34    174s] --------------------------------------------------------------------------------------------------------------------
[04/28 18:19:34    174s] Clock trees    Power domain    Reason                         Library cells
[04/28 18:19:34    174s] --------------------------------------------------------------------------------------------------------------------
[04/28 18:19:34    174s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 }
[04/28 18:19:34    174s] --------------------------------------------------------------------------------------------------------------------
[04/28 18:19:34    174s] 
[04/28 18:19:34    174s] Filtering reasons for cell type: inverter
[04/28 18:19:34    174s] =========================================
[04/28 18:19:34    174s] 
[04/28 18:19:34    174s] -----------------------------------------------------------------------------------------------------------------------------------------
[04/28 18:19:34    174s] Clock trees    Power domain    Reason                         Library cells
[04/28 18:19:34    174s] -----------------------------------------------------------------------------------------------------------------------------------------
[04/28 18:19:34    174s] all            auto-default    Library trimming               { CLKINVX2 }
[04/28 18:19:34    174s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX4 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL }
[04/28 18:19:34    174s] -----------------------------------------------------------------------------------------------------------------------------------------
[04/28 18:19:34    174s] 
[04/28 18:19:34    174s] 
[04/28 18:19:34    174s] Validating CTS configuration done. (took cpu=0:00:02.3 real=0:00:02.3)
[04/28 18:19:34    174s] CCOpt configuration status: all checks passed.
[04/28 18:19:34    174s] External - Set all clocks to propagated mode...
[04/28 18:19:34    174s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[04/28 18:19:34    174s]  * CCOpt property update_io_latency is false
[04/28 18:19:34    174s] 
[04/28 18:19:34    174s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:34    174s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[04/28 18:19:34    174s] 
[04/28 18:19:34    174s] 
[04/28 18:19:34    174s] 
[04/28 18:19:34    174s] Check Prerequisites done. (took cpu=0:00:02.3 real=0:00:02.3)
[04/28 18:19:34    174s] CCOpt::Phase::Initialization done. (took cpu=0:00:02.3 real=0:00:02.3)
[04/28 18:19:34    174s] Executing ccopt post-processing.
[04/28 18:19:34    174s] Synthesizing clock trees with CCOpt...
[04/28 18:19:34    174s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/28 18:19:34    174s] CCOpt::Phase::PreparingToBalance...
[04/28 18:19:34    174s] Leaving CCOpt scope - Initializing power interface...
[04/28 18:19:34    174s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:34    174s] 
[04/28 18:19:34    174s] Positive (advancing) pin insertion delays
[04/28 18:19:34    174s] =========================================
[04/28 18:19:34    174s] 
[04/28 18:19:34    174s] Found 0 pin insertion delay advances (0 of 527 clock tree sinks)
[04/28 18:19:34    174s] 
[04/28 18:19:34    174s] Negative (delaying) pin insertion delays
[04/28 18:19:34    174s] ========================================
[04/28 18:19:34    174s] 
[04/28 18:19:34    174s] Found 0 pin insertion delay delays (0 of 527 clock tree sinks)
[04/28 18:19:34    174s] Notify start of optimization...
[04/28 18:19:34    174s] Notify start of optimization done.
[04/28 18:19:34    174s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[04/28 18:19:34    174s] All LLGs are deleted
[04/28 18:19:34    174s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1275.0M
[04/28 18:19:34    174s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1274.8M
[04/28 18:19:34    174s] ### Creating LA Mngr. totSessionCpu=0:02:55 mem=1274.8M
[04/28 18:19:34    174s] ### Creating LA Mngr, finished. totSessionCpu=0:02:55 mem=1274.8M
[04/28 18:19:34    174s] (I)       Started Loading and Dumping File ( Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Reading DB...
[04/28 18:19:34    174s] (I)       Read data from FE... (mem=1274.8M)
[04/28 18:19:34    174s] (I)       Read nodes and places... (mem=1274.8M)
[04/28 18:19:34    174s] (I)       Done Read nodes and places (cpu=0.010s, mem=1274.8M)
[04/28 18:19:34    174s] (I)       Read nets... (mem=1274.8M)
[04/28 18:19:34    174s] (I)       Done Read nets (cpu=0.010s, mem=1274.8M)
[04/28 18:19:34    174s] (I)       Done Read data from FE (cpu=0.020s, mem=1274.8M)
[04/28 18:19:34    174s] (I)       before initializing RouteDB syMemory usage = 1274.8 MB
[04/28 18:19:34    174s] (I)       Honor MSV route constraint: false
[04/28 18:19:34    174s] (I)       Maximum routing layer  : 127
[04/28 18:19:34    174s] (I)       Minimum routing layer  : 2
[04/28 18:19:34    174s] (I)       Supply scale factor H  : 1.00
[04/28 18:19:34    174s] (I)       Supply scale factor V  : 1.00
[04/28 18:19:34    174s] (I)       Tracks used by clock wire: 0
[04/28 18:19:34    174s] (I)       Reverse direction      : 
[04/28 18:19:34    174s] (I)       Honor partition pin guides: true
[04/28 18:19:34    174s] (I)       Route selected nets only: false
[04/28 18:19:34    174s] (I)       Route secondary PG pins: false
[04/28 18:19:34    174s] (I)       Second PG max fanout   : 2147483647
[04/28 18:19:34    174s] (I)       Apply function for special wires: true
[04/28 18:19:34    174s] (I)       Layer by layer blockage reading: true
[04/28 18:19:34    174s] (I)       Offset calculation fix : true
[04/28 18:19:34    174s] (I)       Route stripe layer range: 
[04/28 18:19:34    174s] (I)       Honor partition fences : 
[04/28 18:19:34    174s] (I)       Honor partition pin    : 
[04/28 18:19:34    174s] (I)       Honor partition fences with feedthrough: 
[04/28 18:19:34    174s] (I)       Counted 655 PG shapes. We will not process PG shapes layer by layer.
[04/28 18:19:34    174s] (I)       build grid graph
[04/28 18:19:34    174s] (I)       build grid graph start
[04/28 18:19:34    174s] [NR-eGR] Track table information for default rule: 
[04/28 18:19:34    174s] [NR-eGR] METAL1 has no routable track
[04/28 18:19:34    174s] [NR-eGR] METAL2 has single uniform track structure
[04/28 18:19:34    174s] [NR-eGR] METAL3 has single uniform track structure
[04/28 18:19:34    174s] [NR-eGR] METAL4 has single uniform track structure
[04/28 18:19:34    174s] [NR-eGR] METAL5 has single uniform track structure
[04/28 18:19:34    174s] [NR-eGR] METAL6 has single uniform track structure
[04/28 18:19:34    174s] [NR-eGR] METAL7 has single uniform track structure
[04/28 18:19:34    174s] [NR-eGR] METAL8 has single uniform track structure
[04/28 18:19:34    174s] (I)       build grid graph end
[04/28 18:19:34    174s] (I)       ===========================================================================
[04/28 18:19:34    174s] (I)       == Report All Rule Vias ==
[04/28 18:19:34    174s] (I)       ===========================================================================
[04/28 18:19:34    174s] (I)        Via Rule : (Default)
[04/28 18:19:34    174s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/28 18:19:34    174s] (I)       ---------------------------------------------------------------------------
[04/28 18:19:34    174s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[04/28 18:19:34    174s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[04/28 18:19:34    174s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[04/28 18:19:34    174s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[04/28 18:19:34    174s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[04/28 18:19:34    174s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[04/28 18:19:34    174s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[04/28 18:19:34    174s] (I)        8    0 : ---                         0 : ---                      
[04/28 18:19:34    174s] (I)       ===========================================================================
[04/28 18:19:34    174s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Num PG vias on layer 1 : 0
[04/28 18:19:34    174s] (I)       Num PG vias on layer 2 : 0
[04/28 18:19:34    174s] (I)       Num PG vias on layer 3 : 0
[04/28 18:19:34    174s] (I)       Num PG vias on layer 4 : 0
[04/28 18:19:34    174s] (I)       Num PG vias on layer 5 : 0
[04/28 18:19:34    174s] (I)       Num PG vias on layer 6 : 0
[04/28 18:19:34    174s] (I)       Num PG vias on layer 7 : 0
[04/28 18:19:34    174s] (I)       Num PG vias on layer 8 : 0
[04/28 18:19:34    174s] [NR-eGR] Read 744 PG shapes
[04/28 18:19:34    174s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] [NR-eGR] #Routing Blockages  : 0
[04/28 18:19:34    174s] [NR-eGR] #Instance Blockages : 0
[04/28 18:19:34    174s] [NR-eGR] #PG Blockages       : 744
[04/28 18:19:34    174s] [NR-eGR] #Bump Blockages     : 0
[04/28 18:19:34    174s] [NR-eGR] #Boundary Blockages : 0
[04/28 18:19:34    174s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/28 18:19:34    174s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 18:19:34    174s] (I)       readDataFromPlaceDB
[04/28 18:19:34    174s] (I)       Read net information..
[04/28 18:19:34    174s] [NR-eGR] Read numTotalNets=4849  numIgnoredNets=0
[04/28 18:19:34    174s] (I)       Read testcase time = 0.000 seconds
[04/28 18:19:34    174s] 
[04/28 18:19:34    174s] (I)       early_global_route_priority property id does not exist.
[04/28 18:19:34    174s] (I)       Start initializing grid graph
[04/28 18:19:34    174s] (I)       End initializing grid graph
[04/28 18:19:34    174s] (I)       Model blockages into capacity
[04/28 18:19:34    174s] (I)       Read Num Blocks=744  Num Prerouted Wires=0  Num CS=0
[04/28 18:19:34    174s] (I)       Started Modeling ( Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Started Modeling Layer 1 ( Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Started Modeling Layer 2 ( Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Layer 1 (V) : #blockages 276 : #preroutes 0
[04/28 18:19:34    174s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Started Modeling Layer 3 ( Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Layer 2 (H) : #blockages 276 : #preroutes 0
[04/28 18:19:34    174s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Started Modeling Layer 4 ( Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Layer 3 (V) : #blockages 168 : #preroutes 0
[04/28 18:19:34    174s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Started Modeling Layer 5 ( Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 0
[04/28 18:19:34    174s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Started Modeling Layer 6 ( Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[04/28 18:19:34    174s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Started Modeling Layer 7 ( Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[04/28 18:19:34    174s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Started Modeling Layer 8 ( Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[04/28 18:19:34    174s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Number of ignored nets = 0
[04/28 18:19:34    174s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/28 18:19:34    174s] (I)       Number of clock nets = 1.  Ignored: No
[04/28 18:19:34    174s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/28 18:19:34    174s] (I)       Number of special nets = 0.  Ignored: Yes
[04/28 18:19:34    174s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/28 18:19:34    174s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/28 18:19:34    174s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/28 18:19:34    174s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/28 18:19:34    174s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 18:19:34    174s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/28 18:19:34    174s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1274.8 MB
[04/28 18:19:34    174s] (I)       Ndr track 0 does not exist
[04/28 18:19:34    174s] (I)       Layer1  viaCost=200.00
[04/28 18:19:34    174s] (I)       Layer2  viaCost=200.00
[04/28 18:19:34    174s] (I)       Layer3  viaCost=200.00
[04/28 18:19:34    174s] (I)       Layer4  viaCost=200.00
[04/28 18:19:34    174s] (I)       Layer5  viaCost=200.00
[04/28 18:19:34    174s] (I)       Layer6  viaCost=200.00
[04/28 18:19:34    174s] (I)       Layer7  viaCost=200.00
[04/28 18:19:34    174s] (I)       ---------------------Grid Graph Info--------------------
[04/28 18:19:34    174s] (I)       Routing area        : (0, 0) - (667920, 662560)
[04/28 18:19:34    174s] (I)       Core area           : (80040, 80360) - (587880, 582200)
[04/28 18:19:34    174s] (I)       Site width          :   920  (dbu)
[04/28 18:19:34    174s] (I)       Row height          :  7380  (dbu)
[04/28 18:19:34    174s] (I)       GCell width         :  7380  (dbu)
[04/28 18:19:34    174s] (I)       GCell height        :  7380  (dbu)
[04/28 18:19:34    174s] (I)       Grid                :    90    89     8
[04/28 18:19:34    174s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[04/28 18:19:34    174s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/28 18:19:34    174s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/28 18:19:34    174s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/28 18:19:34    174s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/28 18:19:34    174s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[04/28 18:19:34    174s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/28 18:19:34    174s] (I)       First track coord   :     0   460   410   460   410   460   410  2300
[04/28 18:19:34    174s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/28 18:19:34    174s] (I)       Total num of tracks :     0   726   808   726   808   726   808   290
[04/28 18:19:34    174s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/28 18:19:34    174s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/28 18:19:34    174s] (I)       --------------------------------------------------------
[04/28 18:19:34    174s] 
[04/28 18:19:34    174s] [NR-eGR] ============ Routing rule table ============
[04/28 18:19:34    174s] [NR-eGR] Rule id: 0  Nets: 4849 
[04/28 18:19:34    174s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/28 18:19:34    174s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/28 18:19:34    174s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:19:34    174s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:19:34    174s] [NR-eGR] ========================================
[04/28 18:19:34    174s] [NR-eGR] 
[04/28 18:19:34    174s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/28 18:19:34    174s] (I)       blocked tracks on layer2 : = 1520 / 64614 (2.35%)
[04/28 18:19:34    174s] (I)       blocked tracks on layer3 : = 484 / 72720 (0.67%)
[04/28 18:19:34    174s] (I)       blocked tracks on layer4 : = 4298 / 64614 (6.65%)
[04/28 18:19:34    174s] (I)       blocked tracks on layer5 : = 1956 / 72720 (2.69%)
[04/28 18:19:34    174s] (I)       blocked tracks on layer6 : = 0 / 64614 (0.00%)
[04/28 18:19:34    174s] (I)       blocked tracks on layer7 : = 0 / 72720 (0.00%)
[04/28 18:19:34    174s] (I)       blocked tracks on layer8 : = 0 / 25810 (0.00%)
[04/28 18:19:34    174s] (I)       After initializing earlyGlobalRoute syMemory usage = 1274.8 MB
[04/28 18:19:34    174s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Started Global Routing ( Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       ============= Initialization =============
[04/28 18:19:34    174s] (I)       totalPins=15626  totalGlobalPin=14338 (91.76%)
[04/28 18:19:34    174s] (I)       Started Build MST ( Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Generate topology with single threads
[04/28 18:19:34    174s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       total 2D Cap : 430416 = (215728 H, 214688 V)
[04/28 18:19:34    174s] [NR-eGR] Layer group 1: route 4849 net(s) in layer range [2, 8]
[04/28 18:19:34    174s] (I)       ============  Phase 1a Route ============
[04/28 18:19:34    174s] (I)       Started Phase 1a ( Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Usage: 29020 = (13684 H, 15336 V) = (6.34% H, 7.14% V) = (5.049e+04um H, 5.659e+04um V)
[04/28 18:19:34    174s] (I)       
[04/28 18:19:34    174s] (I)       ============  Phase 1b Route ============
[04/28 18:19:34    174s] (I)       Usage: 29020 = (13684 H, 15336 V) = (6.34% H, 7.14% V) = (5.049e+04um H, 5.659e+04um V)
[04/28 18:19:34    174s] (I)       
[04/28 18:19:34    174s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.070838e+05um
[04/28 18:19:34    174s] (I)       ============  Phase 1c Route ============
[04/28 18:19:34    174s] (I)       Usage: 29020 = (13684 H, 15336 V) = (6.34% H, 7.14% V) = (5.049e+04um H, 5.659e+04um V)
[04/28 18:19:34    174s] (I)       
[04/28 18:19:34    174s] (I)       ============  Phase 1d Route ============
[04/28 18:19:34    174s] (I)       Usage: 29020 = (13684 H, 15336 V) = (6.34% H, 7.14% V) = (5.049e+04um H, 5.659e+04um V)
[04/28 18:19:34    174s] (I)       
[04/28 18:19:34    174s] (I)       ============  Phase 1e Route ============
[04/28 18:19:34    174s] (I)       Started Phase 1e ( Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Usage: 29020 = (13684 H, 15336 V) = (6.34% H, 7.14% V) = (5.049e+04um H, 5.659e+04um V)
[04/28 18:19:34    174s] (I)       
[04/28 18:19:34    174s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.070838e+05um
[04/28 18:19:34    174s] [NR-eGR] 
[04/28 18:19:34    174s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Run Multi-thread layer assignment with 1 threads
[04/28 18:19:34    174s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       ============  Phase 1l Route ============
[04/28 18:19:34    174s] (I)       
[04/28 18:19:34    174s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 18:19:34    174s] [NR-eGR]                        OverCon            
[04/28 18:19:34    174s] [NR-eGR]                         #Gcell     %Gcell
[04/28 18:19:34    174s] [NR-eGR]       Layer                (1)    OverCon 
[04/28 18:19:34    174s] [NR-eGR] ----------------------------------------------
[04/28 18:19:34    174s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:34    174s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:34    174s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:34    174s] [NR-eGR]  METAL4  (4)        11( 0.14%)   ( 0.14%) 
[04/28 18:19:34    174s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:34    174s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:34    174s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:34    174s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:34    174s] [NR-eGR] ----------------------------------------------
[04/28 18:19:34    174s] [NR-eGR] Total               11( 0.02%)   ( 0.02%) 
[04/28 18:19:34    174s] [NR-eGR] 
[04/28 18:19:34    174s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       total 2D Cap : 430712 = (215872 H, 214840 V)
[04/28 18:19:34    174s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/28 18:19:34    174s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/28 18:19:34    174s] (I)       ============= track Assignment ============
[04/28 18:19:34    174s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Started Greedy Track Assignment ( Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/28 18:19:34    174s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] (I)       Run Multi-thread track assignment
[04/28 18:19:34    174s] (I)       Finished Greedy Track Assignment ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:19:34    174s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 15482
[04/28 18:19:34    174s] [NR-eGR] METAL2  (2V) length: 4.068896e+04um, number of vias: 20200
[04/28 18:19:34    174s] [NR-eGR] METAL3  (3H) length: 4.815261e+04um, number of vias: 1905
[04/28 18:19:34    174s] [NR-eGR] METAL4  (4V) length: 1.846906e+04um, number of vias: 301
[04/28 18:19:34    174s] [NR-eGR] METAL5  (5H) length: 3.719730e+03um, number of vias: 101
[04/28 18:19:34    174s] [NR-eGR] METAL6  (6V) length: 1.394000e+03um, number of vias: 2
[04/28 18:19:34    174s] [NR-eGR] METAL7  (7H) length: 2.300000e+00um, number of vias: 0
[04/28 18:19:34    174s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[04/28 18:19:34    174s] [NR-eGR] Total length: 1.124267e+05um, number of vias: 37991
[04/28 18:19:34    174s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:19:34    174s] [NR-eGR] Total eGR-routed clock nets wire length: 3.945485e+03um 
[04/28 18:19:34    174s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:19:34    174s] Saved RC grid cleaned up.
[04/28 18:19:34    174s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.18 sec, Curr Mem: 1274.85 MB )
[04/28 18:19:34    174s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/28 18:19:34    174s] Rebuilding timing graph...
[04/28 18:19:34    175s] Rebuilding timing graph done.
[04/28 18:19:34    175s] Legalization setup...
[04/28 18:19:34    175s] Using cell based legalization.
[04/28 18:19:34    175s] OPERPROF: Starting DPlace-Init at level 1, MEM:1274.8M
[04/28 18:19:34    175s] #spOpts: mergeVia=F 
[04/28 18:19:34    175s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1274.8M
[04/28 18:19:34    175s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1274.8M
[04/28 18:19:34    175s] Core basic site is TSM13SITE
[04/28 18:19:34    175s] SiteArray: non-trimmed site array dimensions = 68 x 552
[04/28 18:19:34    175s] SiteArray: use 208,896 bytes
[04/28 18:19:34    175s] SiteArray: current memory after site array memory allocation 1275.0M
[04/28 18:19:34    175s] SiteArray: FP blocked sites are writable
[04/28 18:19:34    175s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 18:19:34    175s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1275.0M
[04/28 18:19:34    175s] Process 213 wires and vias for routing blockage and capacity analysis
[04/28 18:19:34    175s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1275.0M
[04/28 18:19:34    175s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.054, MEM:1275.0M
[04/28 18:19:34    175s] OPERPROF:     Starting CMU at level 3, MEM:1275.0M
[04/28 18:19:34    175s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1275.0M
[04/28 18:19:34    175s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.056, MEM:1275.0M
[04/28 18:19:34    175s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1275.0MB).
[04/28 18:19:34    175s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.064, MEM:1275.0M
[04/28 18:19:34    175s] (I)       Load db... (mem=1275.0M)
[04/28 18:19:34    175s] (I)       Read data from FE... (mem=1275.0M)
[04/28 18:19:34    175s] (I)       Read nodes and places... (mem=1275.0M)
[04/28 18:19:34    175s] (I)       Number of ignored instance 0
[04/28 18:19:34    175s] (I)       Number of inbound cells 0
[04/28 18:19:34    175s] (I)       numMoveCells=4311, numMacros=0  numPads=144  numMultiRowHeightInsts=0
[04/28 18:19:34    175s] (I)       cell height: 7380, count: 4311
[04/28 18:19:34    175s] (I)       Done Read nodes and places (cpu=0.010s, mem=1275.0M)
[04/28 18:19:34    175s] (I)       Read rows... (mem=1275.0M)
[04/28 18:19:34    175s] (I)       Done Read rows (cpu=0.000s, mem=1275.0M)
[04/28 18:19:34    175s] (I)       Done Read data from FE (cpu=0.010s, mem=1275.0M)
[04/28 18:19:34    175s] (I)       Done Load db (cpu=0.010s, mem=1275.0M)
[04/28 18:19:34    175s] (I)       Constructing placeable region... (mem=1275.0M)
[04/28 18:19:34    175s] (I)       Constructing bin map
[04/28 18:19:34    175s] (I)       Initialize bin information with width=73800 height=73800
[04/28 18:19:34    175s] (I)       Done constructing bin map
[04/28 18:19:34    175s] (I)       Removing 0 blocked bin with high fixed inst density
[04/28 18:19:34    175s] (I)       Compute region effective width... (mem=1275.0M)
[04/28 18:19:34    175s] (I)       Done Compute region effective width (cpu=0.000s, mem=1275.0M)
[04/28 18:19:34    175s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1275.0M)
[04/28 18:19:34    175s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 18:19:34    175s] Validating CTS configuration...
[04/28 18:19:34    175s] Checking module port directions...
[04/28 18:19:34    175s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:34    175s] Non-default CCOpt properties:
[04/28 18:19:34    175s] cts_merge_clock_gates is set for at least one key
[04/28 18:19:34    175s] cts_merge_clock_logic is set for at least one key
[04/28 18:19:34    175s] route_type is set for at least one key
[04/28 18:19:34    175s] target_insertion_delay is set for at least one key
[04/28 18:19:34    175s] update_io_latency: 0 (default: true)
[04/28 18:19:34    175s] Route type trimming info:
[04/28 18:19:34    175s]   No route type modifications were made.
[04/28 18:19:34    175s] Accumulated time to calculate placeable region: 0
[04/28 18:19:34    175s] (I)       Initializing Steiner engine. 
[04/28 18:19:34    175s] LayerId::1 widthSet size::1
[04/28 18:19:34    175s] LayerId::2 widthSet size::1
[04/28 18:19:34    175s] LayerId::3 widthSet size::1
[04/28 18:19:34    175s] LayerId::4 widthSet size::1
[04/28 18:19:34    175s] LayerId::5 widthSet size::1
[04/28 18:19:34    175s] LayerId::6 widthSet size::1
[04/28 18:19:34    175s] LayerId::7 widthSet size::1
[04/28 18:19:34    175s] LayerId::8 widthSet size::1
[04/28 18:19:34    175s] Updating RC grid for preRoute extraction ...
[04/28 18:19:34    175s] Initializing multi-corner resistance tables ...
[04/28 18:19:34    175s] End AAE Lib Interpolated Model. (MEM=1275.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:19:34    175s] Library trimming buffers in power domain auto-default and half-corner DC_max:setup.late removed 0 of 8 cells
[04/28 18:19:34    175s] Original list had 8 cells:
[04/28 18:19:34    175s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[04/28 18:19:34    175s] Library trimming was not able to trim any cells:
[04/28 18:19:34    175s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[04/28 18:19:34    175s] Accumulated time to calculate placeable region: 0
[04/28 18:19:34    175s] Library trimming inverters in power domain auto-default and half-corner DC_max:setup.late removed 1 of 8 cells
[04/28 18:19:34    175s] Original list had 8 cells:
[04/28 18:19:34    175s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX2 CLKINVX1 
[04/28 18:19:34    175s] New trimmed list has 7 cells:
[04/28 18:19:34    175s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX1 
[04/28 18:19:34    175s] Accumulated time to calculate placeable region: 0
[04/28 18:19:34    175s] Accumulated time to calculate placeable region: 0
[04/28 18:19:36    177s] Clock tree balancer configuration for clock_tree clk:
[04/28 18:19:36    177s] Non-default CCOpt properties:
[04/28 18:19:36    177s]   cts_merge_clock_gates: true (default: false)
[04/28 18:19:36    177s]   cts_merge_clock_logic: true (default: false)
[04/28 18:19:36    177s]   route_type (leaf): default_route_type_leaf (default: default)
[04/28 18:19:36    177s]   route_type (trunk): default_route_type_nonleaf (default: default)
[04/28 18:19:36    177s]   route_type (top): default_route_type_nonleaf (default: default)
[04/28 18:19:36    177s] For power domain auto-default:
[04/28 18:19:36    177s]   Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[04/28 18:19:36    177s]   Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX1}
[04/28 18:19:36    177s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[04/28 18:19:36    177s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[04/28 18:19:36    177s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 63713.606um^2
[04/28 18:19:36    177s] Top Routing info:
[04/28 18:19:36    177s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[04/28 18:19:36    177s]   Unshielded; Mask Constraint: 0; Source: route_type.
[04/28 18:19:36    177s] Trunk Routing info:
[04/28 18:19:36    177s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[04/28 18:19:36    177s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/28 18:19:36    177s] Leaf Routing info:
[04/28 18:19:36    177s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
[04/28 18:19:36    177s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/28 18:19:36    177s] For timing_corner DC_max:setup, late and power domain auto-default:
[04/28 18:19:36    177s]   Slew time target (leaf):    0.234ns
[04/28 18:19:36    177s]   Slew time target (trunk):   0.234ns
[04/28 18:19:36    177s]   Slew time target (top):     0.235ns (Note: no nets are considered top nets in this clock tree)
[04/28 18:19:36    177s]   Buffer unit delay: 0.141ns
[04/28 18:19:36    177s]   Buffer max distance: 1710.811um
[04/28 18:19:36    177s] Fastest wire driving cells and distances:
[04/28 18:19:36    177s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=1710.811um, saturatedSlew=0.207ns, speed=6557.344um per ns, cellArea=28.773um^2 per 1000um}
[04/28 18:19:36    177s]   Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=1408.143um, saturatedSlew=0.204ns, speed=8191.641um per ns, cellArea=22.903um^2 per 1000um}
[04/28 18:19:36    177s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=1778.667um, saturatedSlew=0.205ns, speed=3561.608um per ns, cellArea=41.990um^2 per 1000um}
[04/28 18:19:36    177s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=1753.067um, saturatedSlew=0.205ns, speed=3514.569um per ns, cellArea=38.730um^2 per 1000um}
[04/28 18:19:36    177s] 
[04/28 18:19:36    177s] 
[04/28 18:19:36    177s] Logic Sizing Table:
[04/28 18:19:36    177s] 
[04/28 18:19:36    177s] ----------------------------------------------------------
[04/28 18:19:36    177s] Cell    Instance count    Source    Eligible library cells
[04/28 18:19:36    177s] ----------------------------------------------------------
[04/28 18:19:36    177s]   (empty table)
[04/28 18:19:36    177s] ----------------------------------------------------------
[04/28 18:19:36    177s] 
[04/28 18:19:36    177s] 
[04/28 18:19:36    177s] Clock tree timing engine global stage delay update for DC_max:setup.late...
[04/28 18:19:36    177s] Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:36    177s] Clock tree balancer configuration for skew_group clk/func_mode:
[04/28 18:19:36    177s]   Sources:                     pin clk
[04/28 18:19:36    177s]   Total number of sinks:       527
[04/28 18:19:36    177s]   Delay constrained sinks:     527
[04/28 18:19:36    177s]   Non-leaf sinks:              0
[04/28 18:19:36    177s]   Ignore pins:                 0
[04/28 18:19:36    177s]  Timing corner DC_max:setup.late:
[04/28 18:19:36    177s]   Skew target:                 0.141ns
[04/28 18:19:36    177s]   Insertion delay target:      1.000ns
[04/28 18:19:36    177s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/28 18:19:36    177s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/28 18:19:36    177s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/28 18:19:36    177s] Primary reporting skew groups are:
[04/28 18:19:36    177s] skew_group clk/func_mode with 527 clock sinks
[04/28 18:19:36    177s] 
[04/28 18:19:36    177s] Via Selection for Estimated Routes (rule default):
[04/28 18:19:36    177s] 
[04/28 18:19:36    177s] -----------------------------------------------------------------------
[04/28 18:19:36    177s] Layer            Via Cell       Res.     Cap.     RC       Top of Stack
[04/28 18:19:36    177s] Range                           (Ohm)    (fF)     (fs)     Only
[04/28 18:19:36    177s] -----------------------------------------------------------------------
[04/28 18:19:36    177s] METAL1-METAL2    VIA12_XR       1.020    0.000    0.000    false
[04/28 18:19:36    177s] METAL2-METAL3    VIA23_V        1.020    0.000    0.000    false
[04/28 18:19:36    177s] METAL2-METAL3    VIA23_TOS      1.020    0.000    0.000    true
[04/28 18:19:36    177s] METAL3-METAL4    VIA34_H        1.020    0.000    0.000    false
[04/28 18:19:36    177s] METAL3-METAL4    VIA34_TOS_E    1.020    0.000    0.000    true
[04/28 18:19:36    177s] METAL4-METAL5    VIA45_V        1.020    0.000    0.000    false
[04/28 18:19:36    177s] METAL4-METAL5    VIA45_TOS      1.020    0.000    0.000    true
[04/28 18:19:36    177s] METAL5-METAL6    VIA56_H        1.020    0.000    0.000    false
[04/28 18:19:36    177s] METAL5-METAL6    VIA56_TOS_E    1.020    0.000    0.000    true
[04/28 18:19:36    177s] METAL6-METAL7    VIA67_V        1.020    0.000    0.000    false
[04/28 18:19:36    177s] METAL6-METAL7    VIA67_TOS      1.020    0.000    0.000    true
[04/28 18:19:36    177s] METAL7-METAL8    VIA78_V        0.630    0.000    0.000    false
[04/28 18:19:36    177s] -----------------------------------------------------------------------
[04/28 18:19:36    177s] 
[04/28 18:19:36    177s] No ideal or dont_touch nets found in the clock tree
[04/28 18:19:36    177s] No dont_touch hnets found in the clock tree
[04/28 18:19:36    177s] 
[04/28 18:19:36    177s] Filtering reasons for cell type: buffer
[04/28 18:19:36    177s] =======================================
[04/28 18:19:36    177s] 
[04/28 18:19:36    177s] --------------------------------------------------------------------------------------------------------------------
[04/28 18:19:36    177s] Clock trees    Power domain    Reason                         Library cells
[04/28 18:19:36    177s] --------------------------------------------------------------------------------------------------------------------
[04/28 18:19:36    177s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 }
[04/28 18:19:36    177s] --------------------------------------------------------------------------------------------------------------------
[04/28 18:19:36    177s] 
[04/28 18:19:36    177s] Filtering reasons for cell type: inverter
[04/28 18:19:36    177s] =========================================
[04/28 18:19:36    177s] 
[04/28 18:19:36    177s] -----------------------------------------------------------------------------------------------------------------------------------------
[04/28 18:19:36    177s] Clock trees    Power domain    Reason                         Library cells
[04/28 18:19:36    177s] -----------------------------------------------------------------------------------------------------------------------------------------
[04/28 18:19:36    177s] all            auto-default    Library trimming               { CLKINVX2 }
[04/28 18:19:36    177s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX4 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL }
[04/28 18:19:36    177s] -----------------------------------------------------------------------------------------------------------------------------------------
[04/28 18:19:36    177s] 
[04/28 18:19:36    177s] 
[04/28 18:19:36    177s] Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:01.9)
[04/28 18:19:36    177s] CCOpt configuration status: all checks passed.
[04/28 18:19:36    177s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[04/28 18:19:36    177s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[04/28 18:19:36    177s]   No exclusion drivers are needed.
[04/28 18:19:36    177s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[04/28 18:19:36    177s] Antenna diode management...
[04/28 18:19:36    177s]   Found 0 antenna diodes in the clock trees.
[04/28 18:19:36    177s]   
[04/28 18:19:36    177s] Antenna diode management done.
[04/28 18:19:36    177s] Adding driver cells for primary IOs...
[04/28 18:19:36    177s]   
[04/28 18:19:36    177s]   ----------------------------------------------------------------------------------------------
[04/28 18:19:36    177s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[04/28 18:19:36    177s]   ----------------------------------------------------------------------------------------------
[04/28 18:19:36    177s]     (empty table)
[04/28 18:19:36    177s]   ----------------------------------------------------------------------------------------------
[04/28 18:19:36    177s]   
[04/28 18:19:36    177s]   
[04/28 18:19:36    177s] Adding driver cells for primary IOs done.
[04/28 18:19:36    177s] Adding driver cell for primary IO roots...
[04/28 18:19:36    177s] Adding driver cell for primary IO roots done.
[04/28 18:19:36    177s] Maximizing clock DAG abstraction...
[04/28 18:19:36    177s] Maximizing clock DAG abstraction done.
[04/28 18:19:36    177s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.4 real=0:00:02.4)
[04/28 18:19:36    177s] Synthesizing clock trees...
[04/28 18:19:36    177s]   Preparing To Balance...
[04/28 18:19:36    177s] OPERPROF: Starting DPlace-Init at level 1, MEM:1303.7M
[04/28 18:19:36    177s] #spOpts: mergeVia=F 
[04/28 18:19:36    177s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1303.7M
[04/28 18:19:36    177s] OPERPROF:     Starting CMU at level 3, MEM:1303.7M
[04/28 18:19:36    177s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1303.7M
[04/28 18:19:36    177s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:1303.7M
[04/28 18:19:36    177s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1303.7MB).
[04/28 18:19:36    177s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.062, MEM:1303.7M
[04/28 18:19:36    177s]   Checking for inverting clock gates...
[04/28 18:19:36    177s]   Checking for inverting clock gates done.
[04/28 18:19:36    177s]   Merging duplicate siblings in DAG...
[04/28 18:19:36    177s]     Clock DAG stats before merging:
[04/28 18:19:36    177s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[04/28 18:19:36    177s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 18:19:36    177s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 18:19:36    177s]     Resynthesising clock tree into netlist...
[04/28 18:19:36    177s]       Reset timing graph...
[04/28 18:19:36    177s] Ignoring AAE DB Resetting ...
[04/28 18:19:36    177s]       Reset timing graph done.
[04/28 18:19:36    177s]     Resynthesising clock tree into netlist done.
[04/28 18:19:36    177s]     
[04/28 18:19:36    177s]     Disconnecting clock tree from netlist...
[04/28 18:19:36    177s]     Disconnecting clock tree from netlist done.
[04/28 18:19:36    177s]   Merging duplicate siblings in DAG done.
[04/28 18:19:36    177s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 18:19:36    177s]   CCOpt::Phase::Construction...
[04/28 18:19:36    177s]   Stage::Clustering...
[04/28 18:19:36    177s]   Clustering...
[04/28 18:19:36    177s]     Initialize for clustering...
[04/28 18:19:36    177s]     Clock DAG stats before clustering:
[04/28 18:19:36    177s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[04/28 18:19:36    177s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 18:19:36    177s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 18:19:36    177s]     Computing max distances from locked parents...
[04/28 18:19:36    177s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[04/28 18:19:36    177s]     Computing max distances from locked parents done.
[04/28 18:19:36    177s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:36    177s]     Bottom-up phase...
[04/28 18:19:36    177s]     Clustering clock_tree clk...
[04/28 18:19:36    177s] End AAE Lib Interpolated Model. (MEM=1294.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:19:36    177s] Accumulated time to calculate placeable region: 0
[04/28 18:19:36    177s]     Clustering clock_tree clk done.
[04/28 18:19:36    177s]     Clock DAG stats after bottom-up phase:
[04/28 18:19:36    177s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[04/28 18:19:36    177s]       cell areas       : b=201.991um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=201.991um^2
[04/28 18:19:36    177s]       hp wire lengths  : top=0.000um, trunk=126.760um, leaf=1107.520um, total=1234.280um
[04/28 18:19:36    177s]     Clock DAG library cell distribution after bottom-up phase {count}:
[04/28 18:19:36    177s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 6 
[04/28 18:19:36    177s]     Bottom-up phase done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/28 18:19:36    177s]     Legalizing clock trees...
[04/28 18:19:36    177s]     Resynthesising clock tree into netlist...
[04/28 18:19:36    177s]       Reset timing graph...
[04/28 18:19:36    177s] Ignoring AAE DB Resetting ...
[04/28 18:19:36    177s]       Reset timing graph done.
[04/28 18:19:36    177s]     Resynthesising clock tree into netlist done.
[04/28 18:19:36    177s]     Commiting net attributes....
[04/28 18:19:36    177s]     Commiting net attributes. done.
[04/28 18:19:36    177s]     Leaving CCOpt scope - ClockRefiner...
[04/28 18:19:37    177s] Assigned high priority to 534 cells.
[04/28 18:19:37    177s]     Performing a single pass refine place with FGC disabled for clock sinks and datapath.
[04/28 18:19:37    177s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Short Checks only, Datapath : Short Checks Only
[04/28 18:19:37    177s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1294.1M
[04/28 18:19:37    177s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1294.1M
[04/28 18:19:37    177s] #spOpts: mergeVia=F 
[04/28 18:19:37    177s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1294.1M
[04/28 18:19:37    177s] OPERPROF:       Starting CMU at level 4, MEM:1294.1M
[04/28 18:19:37    177s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:1294.1M
[04/28 18:19:37    177s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.054, MEM:1294.1M
[04/28 18:19:37    177s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1294.1MB).
[04/28 18:19:37    177s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.062, MEM:1294.1M
[04/28 18:19:37    177s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.062, MEM:1294.1M
[04/28 18:19:37    177s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9554.5
[04/28 18:19:37    177s] OPERPROF: Starting RefinePlace at level 1, MEM:1294.1M
[04/28 18:19:37    177s] *** Starting refinePlace (0:02:58 mem=1294.1M) ***
[04/28 18:19:37    177s] Total net bbox length = 9.212e+04 (4.280e+04 4.933e+04) (ext = 1.471e+04)
[04/28 18:19:37    177s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:19:37    177s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1294.1M
[04/28 18:19:37    177s] Starting refinePlace ...
[04/28 18:19:37    177s]   Spread Effort: high, standalone mode, useDDP on.
[04/28 18:19:37    177s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1294.1MB) @(0:02:58 - 0:02:58).
[04/28 18:19:37    177s] Move report: preRPlace moves 1 insts, mean move: 7.38 um, max move: 7.38 um
[04/28 18:19:37    177s] 	Max move on inst (CTS_ccl_a_buf_00018): (151.80, 213.61) --> (151.80, 206.23)
[04/28 18:19:37    177s] 	Length: 15 sites, height: 1 rows, site name: TSM13SITE, cell type: CLKBUFX12
[04/28 18:19:37    177s] wireLenOptFixPriorityInst 527 inst fixed
[04/28 18:19:37    177s] 
[04/28 18:19:37    177s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[04/28 18:19:37    177s] Move report: legalization moves 46 insts, mean move: 3.32 um, max move: 9.22 um
[04/28 18:19:37    177s] 	Max move on inst (r417/U1980): (152.26, 191.47) --> (154.10, 184.09)
[04/28 18:19:37    177s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1294.1MB) @(0:02:58 - 0:02:58).
[04/28 18:19:37    177s] Move report: Detail placement moves 47 insts, mean move: 3.41 um, max move: 9.22 um
[04/28 18:19:37    177s] 	Max move on inst (r417/U1980): (152.26, 191.47) --> (154.10, 184.09)
[04/28 18:19:37    177s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1294.1MB
[04/28 18:19:37    177s] Statistics of distance of Instance movement in refine placement:
[04/28 18:19:37    177s]   maximum (X+Y) =         9.22 um
[04/28 18:19:37    177s]   inst (r417/U1980) with max move: (152.26, 191.47) -> (154.1, 184.09)
[04/28 18:19:37    177s]   mean    (X+Y) =         3.41 um
[04/28 18:19:37    177s] Summary Report:
[04/28 18:19:37    177s] Instances move: 47 (out of 4318 movable)
[04/28 18:19:37    177s] Instances flipped: 0
[04/28 18:19:37    177s] Mean displacement: 3.41 um
[04/28 18:19:37    177s] Max displacement: 9.22 um (Instance: r417/U1980) (152.26, 191.47) -> (154.1, 184.09)
[04/28 18:19:37    177s] 	Length: 3 sites, height: 1 rows, site name: TSM13SITE, cell type: NOR2X1
[04/28 18:19:37    177s] Total instances moved : 47
[04/28 18:19:37    177s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.100, REAL:0.101, MEM:1294.1M
[04/28 18:19:37    177s] Total net bbox length = 9.223e+04 (4.288e+04 4.936e+04) (ext = 1.471e+04)
[04/28 18:19:37    177s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1294.1MB
[04/28 18:19:37    177s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1294.1MB) @(0:02:58 - 0:02:58).
[04/28 18:19:37    177s] *** Finished refinePlace (0:02:58 mem=1294.1M) ***
[04/28 18:19:37    177s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9554.5
[04/28 18:19:37    177s] OPERPROF: Finished RefinePlace at level 1, CPU:0.120, REAL:0.112, MEM:1294.1M
[04/28 18:19:37    177s]     Moved 5, flipped 2 and cell swapped 0 of 534 clock instance(s) during refinement.
[04/28 18:19:37    177s]     The largest move was 7.38 microns for CTS_ccl_a_buf_00018.
[04/28 18:19:37    177s] Moved 1 and flipped 0 of 7 clock instances (excluding sinks) during refinement
[04/28 18:19:37    177s] The largest move for clock insts (excluding sinks) was 7.38 microns. The inst with this movement was CTS_ccl_a_buf_00018
[04/28 18:19:37    177s] Moved 4 and flipped 2 of 527 clock sinks during refinement.
[04/28 18:19:37    177s] The largest move for clock sinks was 6.9 microns. The inst with this movement was input_data_reg[2][5]
[04/28 18:19:37    177s] Revert refine place priority changes on 0 cells.
[04/28 18:19:37    177s] OPERPROF: Starting DPlace-Init at level 1, MEM:1294.1M
[04/28 18:19:37    177s] #spOpts: mergeVia=F 
[04/28 18:19:37    177s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1294.1M
[04/28 18:19:37    177s] OPERPROF:     Starting CMU at level 3, MEM:1294.1M
[04/28 18:19:37    177s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1294.1M
[04/28 18:19:37    177s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.055, MEM:1294.1M
[04/28 18:19:37    177s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1294.1MB).
[04/28 18:19:37    177s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.063, MEM:1294.1M
[04/28 18:19:37    177s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/28 18:19:37    177s]     Disconnecting clock tree from netlist...
[04/28 18:19:37    177s]     Disconnecting clock tree from netlist done.
[04/28 18:19:37    177s] OPERPROF: Starting DPlace-Init at level 1, MEM:1294.1M
[04/28 18:19:37    177s] #spOpts: mergeVia=F 
[04/28 18:19:37    177s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1294.1M
[04/28 18:19:37    177s] OPERPROF:     Starting CMU at level 3, MEM:1294.1M
[04/28 18:19:37    177s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1294.1M
[04/28 18:19:37    177s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.055, MEM:1294.1M
[04/28 18:19:37    177s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1294.1MB).
[04/28 18:19:37    177s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.063, MEM:1294.1M
[04/28 18:19:37    177s]     Clock tree timing engine global stage delay update for DC_max:setup.late...
[04/28 18:19:37    177s] End AAE Lib Interpolated Model. (MEM=1294.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:19:37    177s]     Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:37    177s]     
[04/28 18:19:37    177s]     Clock tree legalization - Histogram:
[04/28 18:19:37    177s]     ====================================
[04/28 18:19:37    177s]     
[04/28 18:19:37    177s]     ----------------------------------
[04/28 18:19:37    177s]     Movement (um)      Number of cells
[04/28 18:19:37    177s]     ----------------------------------
[04/28 18:19:37    177s]     [7.38,7.4538)             1
[04/28 18:19:37    177s]     [7.4538,7.5276)           0
[04/28 18:19:37    177s]     [7.5276,7.6014)           0
[04/28 18:19:37    177s]     [7.6014,7.6752)           0
[04/28 18:19:37    177s]     [7.6752,7.749)            0
[04/28 18:19:37    177s]     [7.749,7.8228)            0
[04/28 18:19:37    177s]     [7.8228,7.8966)           0
[04/28 18:19:37    177s]     [7.8966,7.9704)           0
[04/28 18:19:37    177s]     [7.9704,8.0442)           0
[04/28 18:19:37    177s]     [8.0442,8.118)            0
[04/28 18:19:37    177s]     ----------------------------------
[04/28 18:19:37    177s]     
[04/28 18:19:37    177s]     
[04/28 18:19:37    177s]     Clock tree legalization - Top 10 Movements:
[04/28 18:19:37    177s]     ===========================================
[04/28 18:19:37    177s]     
[04/28 18:19:37    177s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 18:19:37    177s]     Movement (um)    Desired              Achieved             Node
[04/28 18:19:37    177s]                      location             location             
[04/28 18:19:37    177s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 18:19:37    177s]         7.38         (151.800,213.610)    (151.800,206.230)    ccl_a clock buffer, uid:A4828 (a lib_cell CLKBUFX12) at (151.800,206.230), in power domain auto-default
[04/28 18:19:37    177s]         0            (183.972,192.755)    (183.972,192.755)    ccl_a clock buffer, uid:A4823 (a lib_cell CLKBUFX12) at (179.860,191.470), in power domain auto-default
[04/28 18:19:37    177s]         0            (155.912,207.515)    (155.912,207.515)    ccl_a clock buffer, uid:A4828 (a lib_cell CLKBUFX12) at (151.800,206.230), in power domain auto-default
[04/28 18:19:37    177s]         0            (186.732,214.895)    (186.732,214.895)    ccl_a clock buffer, uid:A4825 (a lib_cell CLKBUFX12) at (182.620,213.610), in power domain auto-default
[04/28 18:19:37    177s]         0            (155.912,192.755)    (155.912,192.755)    ccl_a clock buffer, uid:A4824 (a lib_cell CLKBUFX12) at (151.800,191.470), in power domain auto-default
[04/28 18:19:37    177s]         0            (156.373,133.715)    (156.373,133.715)    ccl_a clock buffer, uid:A4827 (a lib_cell CLKBUFX12) at (152.260,132.430), in power domain auto-default
[04/28 18:19:37    177s]         0            (174.773,118.955)    (174.773,118.955)    ccl_a clock buffer, uid:A4826 (a lib_cell CLKBUFX12) at (170.660,117.670), in power domain auto-default
[04/28 18:19:37    177s]         0            (159.595,214.820)    (159.595,214.820)    ccl_a clock buffer, uid:A482a (a lib_cell CLKBUFX20) at (151.800,213.610), in power domain auto-default
[04/28 18:19:37    177s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 18:19:37    177s]     
[04/28 18:19:37    177s]     Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.4)
[04/28 18:19:37    177s]     Clock DAG stats after 'Clustering':
[04/28 18:19:37    177s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[04/28 18:19:37    177s]       cell areas       : b=201.991um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=201.991um^2
[04/28 18:19:37    177s]       cell capacitance : b=0.094pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.094pF
[04/28 18:19:37    177s]       sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:37    177s]       wire capacitance : top=0.000pF, trunk=0.052pF, leaf=0.491pF, total=0.542pF
[04/28 18:19:37    177s]       wire lengths     : top=0.000um, trunk=437.075um, leaf=4096.398um, total=4533.472um
[04/28 18:19:37    177s]       hp wire lengths  : top=0.000um, trunk=126.760um, leaf=1113.055um, total=1239.815um
[04/28 18:19:37    177s]     Clock DAG net violations after 'Clustering': none
[04/28 18:19:37    177s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[04/28 18:19:37    177s]       Trunk : target=0.234ns count=2 avg=0.037ns sd=0.037ns min=0.011ns max=0.063ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:37    177s]       Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:37    177s]     Clock DAG library cell distribution after 'Clustering' {count}:
[04/28 18:19:37    177s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 6 
[04/28 18:19:37    177s]     Primary reporting skew groups after 'Clustering':
[04/28 18:19:37    177s]       skew_group clk/func_mode: insertion delay [min=0.284, max=0.294, avg=0.291, sd=0.002], skew [0.010 vs 0.141], 100% {0.284, 0.294} (wid=0.013 ws=0.008) (gid=0.283 gs=0.004)
[04/28 18:19:37    177s]       min path sink: sum_reg[111]/CK
[04/28 18:19:37    177s]       max path sink: iot_out_reg[65]/CK
[04/28 18:19:37    177s]     Skew group summary after 'Clustering':
[04/28 18:19:37    177s]       skew_group clk/func_mode: insertion delay [min=0.284, max=0.294, avg=0.291, sd=0.002], skew [0.010 vs 0.141], 100% {0.284, 0.294} (wid=0.013 ws=0.008) (gid=0.283 gs=0.004)
[04/28 18:19:37    177s]     Legalizer API calls during this step: 87 succeeded with high effort: 87 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:37    177s]   Clustering done. (took cpu=0:00:00.8 real=0:00:00.8)
[04/28 18:19:37    177s] 
[04/28 18:19:37    177s] Post-Clustering Statistics Report
[04/28 18:19:37    177s] =================================
[04/28 18:19:37    177s] 
[04/28 18:19:37    177s] Fanout Statistics:
[04/28 18:19:37    177s] 
[04/28 18:19:37    177s] ----------------------------------------------------------------------------------------------------
[04/28 18:19:37    177s] Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[04/28 18:19:37    177s]                      Fanout    Fanout    Fanout    Fanout       Distribution
[04/28 18:19:37    177s] ----------------------------------------------------------------------------------------------------
[04/28 18:19:37    177s] Trunk         3       2.667       1         6        2.887      {2 <= 2, 1 <= 6}
[04/28 18:19:37    177s] Leaf          6      87.833      86        90        1.835      {2 <= 86, 1 <= 87, 1 <= 88, 2 <= 90}
[04/28 18:19:37    177s] ----------------------------------------------------------------------------------------------------
[04/28 18:19:37    177s] 
[04/28 18:19:37    177s] Clustering Failure Statistics:
[04/28 18:19:37    177s] 
[04/28 18:19:37    177s] --------------------------------
[04/28 18:19:37    177s] Net Type    Clusters    Clusters
[04/28 18:19:37    177s]             Tried       Failed
[04/28 18:19:37    177s] --------------------------------
[04/28 18:19:37    177s] Trunk          1           0
[04/28 18:19:37    177s] Leaf           6           0
[04/28 18:19:37    177s] --------------------------------
[04/28 18:19:37    177s] 
[04/28 18:19:37    177s] Clustering Partition Statistics:
[04/28 18:19:37    177s] 
[04/28 18:19:37    177s] -------------------------------------------------------------------------------------
[04/28 18:19:37    177s] Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[04/28 18:19:37    177s]             Fraction    Fraction    Count        Size       Size    Size    Size
[04/28 18:19:37    177s] -------------------------------------------------------------------------------------
[04/28 18:19:37    177s] Trunk        0.000       1.000          1          6.000      6       6       0.000
[04/28 18:19:37    177s] Leaf         0.000       1.000          1        527.000    527     527       0.000
[04/28 18:19:37    177s] -------------------------------------------------------------------------------------
[04/28 18:19:37    177s] 
[04/28 18:19:37    177s] 
[04/28 18:19:37    177s]   Looking for fanout violations...
[04/28 18:19:37    177s]   Looking for fanout violations done.
[04/28 18:19:37    177s]   CongRepair After Initial Clustering...
[04/28 18:19:37    177s]   Reset timing graph...
[04/28 18:19:37    177s] Ignoring AAE DB Resetting ...
[04/28 18:19:37    177s]   Reset timing graph done.
[04/28 18:19:37    178s]   Leaving CCOpt scope - Early Global Route...
[04/28 18:19:37    178s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1294.1M
[04/28 18:19:37    178s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1293.9M
[04/28 18:19:37    178s] All LLGs are deleted
[04/28 18:19:37    178s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1293.9M
[04/28 18:19:37    178s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1293.9M
[04/28 18:19:37    178s]   Clock implementation routing...
[04/28 18:19:37    178s] Net route status summary:
[04/28 18:19:37    178s]   Clock:         8 (unrouted=8, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 18:19:37    178s]   Non-clock:  4871 (unrouted=23, trialRouted=4848, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=23, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 18:19:37    178s]     Routing using eGR only...
[04/28 18:19:37    178s]       Early Global Route - eGR->NR step...
[04/28 18:19:37    178s] (ccopt eGR): There are 8 nets for routing of which 8 have one or more fixed wires.
[04/28 18:19:37    178s] (ccopt eGR): Start to route 8 all nets
[04/28 18:19:37    178s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Loading and Dumping File ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Reading DB...
[04/28 18:19:37    178s] (I)       Read data from FE... (mem=1293.9M)
[04/28 18:19:37    178s] (I)       Read nodes and places... (mem=1293.9M)
[04/28 18:19:37    178s] (I)       Done Read nodes and places (cpu=0.000s, mem=1293.9M)
[04/28 18:19:37    178s] (I)       Read nets... (mem=1293.9M)
[04/28 18:19:37    178s] (I)       Done Read nets (cpu=0.010s, mem=1293.9M)
[04/28 18:19:37    178s] (I)       Done Read data from FE (cpu=0.010s, mem=1293.9M)
[04/28 18:19:37    178s] (I)       before initializing RouteDB syMemory usage = 1293.9 MB
[04/28 18:19:37    178s] (I)       Clean congestion better: true
[04/28 18:19:37    178s] (I)       Estimate vias on DPT layer: true
[04/28 18:19:37    178s] (I)       Clean congestion LA rounds: 5
[04/28 18:19:37    178s] (I)       Layer constraints as soft constraints: true
[04/28 18:19:37    178s] (I)       Soft top layer         : true
[04/28 18:19:37    178s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[04/28 18:19:37    178s] (I)       Better NDR handling    : true
[04/28 18:19:37    178s] (I)       Routing cost fix for NDR handling: true
[04/28 18:19:37    178s] (I)       Update initial WL after Phase 1a: true
[04/28 18:19:37    178s] (I)       Block tracks for preroutes: true
[04/28 18:19:37    178s] (I)       Assign IRoute by net group key: true
[04/28 18:19:37    178s] (I)       Block unroutable channels: true
[04/28 18:19:37    178s] (I)       Block unroutable channel fix: true
[04/28 18:19:37    178s] (I)       Block unroutable channels 3D: true
[04/28 18:19:37    178s] (I)       Check blockage within NDR space in TA: true
[04/28 18:19:37    178s] (I)       Handle EOL spacing     : true
[04/28 18:19:37    178s] (I)       Honor MSV route constraint: false
[04/28 18:19:37    178s] (I)       Maximum routing layer  : 127
[04/28 18:19:37    178s] (I)       Minimum routing layer  : 2
[04/28 18:19:37    178s] (I)       Supply scale factor H  : 1.00
[04/28 18:19:37    178s] (I)       Supply scale factor V  : 1.00
[04/28 18:19:37    178s] (I)       Tracks used by clock wire: 0
[04/28 18:19:37    178s] (I)       Reverse direction      : 
[04/28 18:19:37    178s] (I)       Honor partition pin guides: true
[04/28 18:19:37    178s] (I)       Route selected nets only: true
[04/28 18:19:37    178s] (I)       Route secondary PG pins: false
[04/28 18:19:37    178s] (I)       Second PG max fanout   : 2147483647
[04/28 18:19:37    178s] (I)       Refine MST             : true
[04/28 18:19:37    178s] (I)       Honor PRL              : true
[04/28 18:19:37    178s] (I)       Strong congestion aware: true
[04/28 18:19:37    178s] (I)       Improved initial location for IRoutes: true
[04/28 18:19:37    178s] (I)       Multi panel TA         : true
[04/28 18:19:37    178s] (I)       Penalize wire overlap  : true
[04/28 18:19:37    178s] (I)       Expand small instance blockage: true
[04/28 18:19:37    178s] (I)       Reduce via in TA       : true
[04/28 18:19:37    178s] (I)       SS-aware routing       : true
[04/28 18:19:37    178s] (I)       Improve tree edge sharing: true
[04/28 18:19:37    178s] (I)       Improve 2D via estimation: true
[04/28 18:19:37    178s] (I)       Refine Steiner tree    : true
[04/28 18:19:37    178s] (I)       Build spine tree       : true
[04/28 18:19:37    178s] (I)       Model pass through capacity: true
[04/28 18:19:37    178s] (I)       Extend blockages by a half GCell: true
[04/28 18:19:37    178s] (I)       Partial layer blockage modeling: true
[04/28 18:19:37    178s] (I)       Consider pin shapes    : true
[04/28 18:19:37    178s] (I)       Consider pin shapes for all nodes: true
[04/28 18:19:37    178s] (I)       Consider NR APA        : true
[04/28 18:19:37    178s] (I)       Consider IO pin shape  : true
[04/28 18:19:37    178s] (I)       Fix pin connection bug : true
[04/28 18:19:37    178s] (I)       Consider layer RC for local wires: true
[04/28 18:19:37    178s] (I)       LA-aware pin escape length: 2
[04/28 18:19:37    178s] (I)       Split for must join    : true
[04/28 18:19:37    178s] (I)       Route guide main branches file: /tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/.rgfbr1YNY.trunk.1
[04/28 18:19:37    178s] (I)       Route guide min downstream WL type: SUBTREE
[04/28 18:19:37    178s] (I)       Routing effort level   : 10000
[04/28 18:19:37    178s] (I)       Special modeling for N7: 0
[04/28 18:19:37    178s] (I)       Special modeling for N6: 0
[04/28 18:19:37    178s] (I)       N3 special modeling    : 0
[04/28 18:19:37    178s] (I)       Special modeling for N5 v6: 0
[04/28 18:19:37    178s] (I)       Special settings for S4 designs: 0
[04/28 18:19:37    178s] (I)       Special settings for S5 designs v2: 0
[04/28 18:19:37    178s] (I)       Special settings for S7 designs: 0
[04/28 18:19:37    178s] (I)       Special settings for S8 designs: 0
[04/28 18:19:37    178s] (I)       Prefer layer length threshold: 8
[04/28 18:19:37    178s] (I)       Overflow penalty cost  : 10
[04/28 18:19:37    178s] (I)       A-star cost            : 0.30
[04/28 18:19:37    178s] (I)       Misalignment cost      : 10.00
[04/28 18:19:37    178s] (I)       Threshold for short IRoute: 6
[04/28 18:19:37    178s] (I)       Via cost during post routing: 1.00
[04/28 18:19:37    178s] (I)       Layer congestion ratio : 1.00
[04/28 18:19:37    178s] (I)       source-to-sink ratio   : 0.30
[04/28 18:19:37    178s] (I)       Scenic ratio bound     : 3.00
[04/28 18:19:37    178s] (I)       Segment layer relax scenic ratio: 1.25
[04/28 18:19:37    178s] (I)       Source-sink aware LA ratio: 0.50
[04/28 18:19:37    178s] (I)       PG-aware similar topology routing: true
[04/28 18:19:37    178s] (I)       Maze routing via cost fix: true
[04/28 18:19:37    178s] (I)       Apply PRL on PG terms  : true
[04/28 18:19:37    178s] (I)       Apply PRL on obs objects: true
[04/28 18:19:37    178s] (I)       Handle range-type spacing rules: true
[04/28 18:19:37    178s] (I)       Apply function for special wires: true
[04/28 18:19:37    178s] (I)       Layer by layer blockage reading: true
[04/28 18:19:37    178s] (I)       Offset calculation fix : true
[04/28 18:19:37    178s] (I)       Parallel spacing query fix: true
[04/28 18:19:37    178s] (I)       Force source to root IR: true
[04/28 18:19:37    178s] (I)       Layer Weights          : L2:4 L3:2.5
[04/28 18:19:37    178s] (I)       Route stripe layer range: 
[04/28 18:19:37    178s] (I)       Honor partition fences : 
[04/28 18:19:37    178s] (I)       Honor partition pin    : 
[04/28 18:19:37    178s] (I)       Honor partition fences with feedthrough: 
[04/28 18:19:37    178s] (I)       Do not relax to DPT layer: true
[04/28 18:19:37    178s] (I)       Pass through capacity modeling: true
[04/28 18:19:37    178s] (I)       Counted 655 PG shapes. We will not process PG shapes layer by layer.
[04/28 18:19:37    178s] (I)       build grid graph
[04/28 18:19:37    178s] (I)       build grid graph start
[04/28 18:19:37    178s] [NR-eGR] Track table information for default rule: 
[04/28 18:19:37    178s] [NR-eGR] METAL1 has no routable track
[04/28 18:19:37    178s] [NR-eGR] METAL2 has single uniform track structure
[04/28 18:19:37    178s] [NR-eGR] METAL3 has single uniform track structure
[04/28 18:19:37    178s] [NR-eGR] METAL4 has single uniform track structure
[04/28 18:19:37    178s] [NR-eGR] METAL5 has single uniform track structure
[04/28 18:19:37    178s] [NR-eGR] METAL6 has single uniform track structure
[04/28 18:19:37    178s] [NR-eGR] METAL7 has single uniform track structure
[04/28 18:19:37    178s] [NR-eGR] METAL8 has single uniform track structure
[04/28 18:19:37    178s] (I)       build grid graph end
[04/28 18:19:37    178s] (I)       ===========================================================================
[04/28 18:19:37    178s] (I)       == Report All Rule Vias ==
[04/28 18:19:37    178s] (I)       ===========================================================================
[04/28 18:19:37    178s] (I)        Via Rule : (Default)
[04/28 18:19:37    178s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/28 18:19:37    178s] (I)       ---------------------------------------------------------------------------
[04/28 18:19:37    178s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[04/28 18:19:37    178s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[04/28 18:19:37    178s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[04/28 18:19:37    178s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[04/28 18:19:37    178s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[04/28 18:19:37    178s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[04/28 18:19:37    178s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[04/28 18:19:37    178s] (I)        8    0 : ---                         0 : ---                      
[04/28 18:19:37    178s] (I)       ===========================================================================
[04/28 18:19:37    178s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Num PG vias on layer 1 : 0
[04/28 18:19:37    178s] (I)       Num PG vias on layer 2 : 0
[04/28 18:19:37    178s] (I)       Num PG vias on layer 3 : 0
[04/28 18:19:37    178s] (I)       Num PG vias on layer 4 : 0
[04/28 18:19:37    178s] (I)       Num PG vias on layer 5 : 0
[04/28 18:19:37    178s] (I)       Num PG vias on layer 6 : 0
[04/28 18:19:37    178s] (I)       Num PG vias on layer 7 : 0
[04/28 18:19:37    178s] (I)       Num PG vias on layer 8 : 0
[04/28 18:19:37    178s] [NR-eGR] Read 744 PG shapes
[04/28 18:19:37    178s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] [NR-eGR] #Routing Blockages  : 0
[04/28 18:19:37    178s] [NR-eGR] #Instance Blockages : 0
[04/28 18:19:37    178s] [NR-eGR] #PG Blockages       : 744
[04/28 18:19:37    178s] [NR-eGR] #Bump Blockages     : 0
[04/28 18:19:37    178s] [NR-eGR] #Boundary Blockages : 0
[04/28 18:19:37    178s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/28 18:19:37    178s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 18:19:37    178s] (I)       readDataFromPlaceDB
[04/28 18:19:37    178s] (I)       Read net information..
[04/28 18:19:37    178s] [NR-eGR] Read numTotalNets=4856  numIgnoredNets=4848
[04/28 18:19:37    178s] (I)       Read testcase time = 0.000 seconds
[04/28 18:19:37    178s] 
[04/28 18:19:37    178s] [NR-eGR] Connected 0 must-join pins/ports
[04/28 18:19:37    178s] (I)       early_global_route_priority property id does not exist.
[04/28 18:19:37    178s] (I)       Start initializing grid graph
[04/28 18:19:37    178s] (I)       End initializing grid graph
[04/28 18:19:37    178s] (I)       Model blockages into capacity
[04/28 18:19:37    178s] (I)       Read Num Blocks=744  Num Prerouted Wires=0  Num CS=0
[04/28 18:19:37    178s] (I)       Started Modeling ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Modeling Layer 1 ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Modeling Layer 2 ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Layer 1 (V) : #blockages 276 : #preroutes 0
[04/28 18:19:37    178s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Modeling Layer 3 ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Layer 2 (H) : #blockages 276 : #preroutes 0
[04/28 18:19:37    178s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Modeling Layer 4 ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Layer 3 (V) : #blockages 168 : #preroutes 0
[04/28 18:19:37    178s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Modeling Layer 5 ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 0
[04/28 18:19:37    178s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Modeling Layer 6 ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[04/28 18:19:37    178s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Modeling Layer 7 ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[04/28 18:19:37    178s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Modeling Layer 8 ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[04/28 18:19:37    178s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Moved 0 terms for better access 
[04/28 18:19:37    178s] (I)       Number of ignored nets = 0
[04/28 18:19:37    178s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/28 18:19:37    178s] (I)       Number of clock nets = 8.  Ignored: No
[04/28 18:19:37    178s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/28 18:19:37    178s] (I)       Number of special nets = 0.  Ignored: Yes
[04/28 18:19:37    178s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/28 18:19:37    178s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/28 18:19:37    178s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/28 18:19:37    178s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/28 18:19:37    178s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 18:19:37    178s] [NR-eGR] There are 8 clock nets ( 8 with NDR ).
[04/28 18:19:37    178s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1293.9 MB
[04/28 18:19:37    178s] (I)       Ndr track 0 does not exist
[04/28 18:19:37    178s] (I)       Ndr track 0 does not exist
[04/28 18:19:37    178s] (I)       Layer1  viaCost=200.00
[04/28 18:19:37    178s] (I)       Layer2  viaCost=200.00
[04/28 18:19:37    178s] (I)       Layer3  viaCost=200.00
[04/28 18:19:37    178s] (I)       Layer4  viaCost=200.00
[04/28 18:19:37    178s] (I)       Layer5  viaCost=200.00
[04/28 18:19:37    178s] (I)       Layer6  viaCost=200.00
[04/28 18:19:37    178s] (I)       Layer7  viaCost=200.00
[04/28 18:19:37    178s] (I)       ---------------------Grid Graph Info--------------------
[04/28 18:19:37    178s] (I)       Routing area        : (0, 0) - (667920, 662560)
[04/28 18:19:37    178s] (I)       Core area           : (80040, 80360) - (587880, 582200)
[04/28 18:19:37    178s] (I)       Site width          :   920  (dbu)
[04/28 18:19:37    178s] (I)       Row height          :  7380  (dbu)
[04/28 18:19:37    178s] (I)       GCell width         :  7380  (dbu)
[04/28 18:19:37    178s] (I)       GCell height        :  7380  (dbu)
[04/28 18:19:37    178s] (I)       Grid                :    90    89     8
[04/28 18:19:37    178s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[04/28 18:19:37    178s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/28 18:19:37    178s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/28 18:19:37    178s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/28 18:19:37    178s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/28 18:19:37    178s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[04/28 18:19:37    178s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/28 18:19:37    178s] (I)       First track coord   :     0   460   410   460   410   460   410  2300
[04/28 18:19:37    178s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/28 18:19:37    178s] (I)       Total num of tracks :     0   726   808   726   808   726   808   290
[04/28 18:19:37    178s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/28 18:19:37    178s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/28 18:19:37    178s] (I)       --------------------------------------------------------
[04/28 18:19:37    178s] 
[04/28 18:19:37    178s] [NR-eGR] ============ Routing rule table ============
[04/28 18:19:37    178s] [NR-eGR] Rule id: 0  Nets: 8 
[04/28 18:19:37    178s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[04/28 18:19:37    178s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[04/28 18:19:37    178s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[04/28 18:19:37    178s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:19:37    178s] [NR-eGR] Rule id: 1  Nets: 0 
[04/28 18:19:37    178s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/28 18:19:37    178s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/28 18:19:37    178s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:19:37    178s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:19:37    178s] [NR-eGR] ========================================
[04/28 18:19:37    178s] [NR-eGR] 
[04/28 18:19:37    178s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/28 18:19:37    178s] (I)       blocked tracks on layer2 : = 1520 / 64614 (2.35%)
[04/28 18:19:37    178s] (I)       blocked tracks on layer3 : = 484 / 72720 (0.67%)
[04/28 18:19:37    178s] (I)       blocked tracks on layer4 : = 4460 / 64614 (6.90%)
[04/28 18:19:37    178s] (I)       blocked tracks on layer5 : = 1958 / 72720 (2.69%)
[04/28 18:19:37    178s] (I)       blocked tracks on layer6 : = 0 / 64614 (0.00%)
[04/28 18:19:37    178s] (I)       blocked tracks on layer7 : = 0 / 72720 (0.00%)
[04/28 18:19:37    178s] (I)       blocked tracks on layer8 : = 0 / 25810 (0.00%)
[04/28 18:19:37    178s] (I)       After initializing earlyGlobalRoute syMemory usage = 1293.9 MB
[04/28 18:19:37    178s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Global Routing ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       ============= Initialization =============
[04/28 18:19:37    178s] (I)       totalPins=542  totalGlobalPin=540 (99.63%)
[04/28 18:19:37    178s] (I)       Started Build MST ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Generate topology with single threads
[04/28 18:19:37    178s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       total 2D Cap : 132406 = (72236 H, 60170 V)
[04/28 18:19:37    178s] [NR-eGR] Layer group 1: route 8 net(s) in layer range [3, 4]
[04/28 18:19:37    178s] (I)       ============  Phase 1a Route ============
[04/28 18:19:37    178s] (I)       Started Phase 1a ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[04/28 18:19:37    178s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Usage: 1175 = (569 H, 606 V) = (0.79% H, 1.01% V) = (2.100e+03um H, 2.236e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       ============  Phase 1b Route ============
[04/28 18:19:37    178s] (I)       Started Phase 1b ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Usage: 1174 = (568 H, 606 V) = (0.79% H, 1.01% V) = (2.096e+03um H, 2.236e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 4.332060e+03um
[04/28 18:19:37    178s] (I)       ============  Phase 1c Route ============
[04/28 18:19:37    178s] (I)       Started Phase 1c ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Level2 Grid: 18 x 18
[04/28 18:19:37    178s] (I)       Started Two Level Routing ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Usage: 1174 = (568 H, 606 V) = (0.79% H, 1.01% V) = (2.096e+03um H, 2.236e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       ============  Phase 1d Route ============
[04/28 18:19:37    178s] (I)       Started Phase 1d ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Usage: 1178 = (573 H, 605 V) = (0.79% H, 1.01% V) = (2.114e+03um H, 2.232e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       ============  Phase 1e Route ============
[04/28 18:19:37    178s] (I)       Started Phase 1e ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Usage: 1178 = (573 H, 605 V) = (0.79% H, 1.01% V) = (2.114e+03um H, 2.232e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 4.346820e+03um
[04/28 18:19:37    178s] [NR-eGR] 
[04/28 18:19:37    178s] (I)       ============  Phase 1f Route ============
[04/28 18:19:37    178s] (I)       Started Phase 1f ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Usage: 1178 = (572 H, 606 V) = (0.79% H, 1.01% V) = (2.111e+03um H, 2.236e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       ============  Phase 1g Route ============
[04/28 18:19:37    178s] (I)       Started Post Routing ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Usage: 1176 = (572 H, 604 V) = (0.79% H, 1.00% V) = (2.111e+03um H, 2.229e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       numNets=8  numFullyRipUpNets=6  numPartialRipUpNets=6 routedWL=116
[04/28 18:19:37    178s] [NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[04/28 18:19:37    178s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Run Multi-thread layer assignment with 1 threads
[04/28 18:19:37    178s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Build MST ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Generate topology with single threads
[04/28 18:19:37    178s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       total 2D Cap : 267802 = (143006 H, 124796 V)
[04/28 18:19:37    178s] [NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[04/28 18:19:37    178s] (I)       ============  Phase 1a Route ============
[04/28 18:19:37    178s] (I)       Started Phase 1a ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Usage: 2234 = (1086 H, 1148 V) = (0.76% H, 0.92% V) = (4.007e+03um H, 4.236e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       ============  Phase 1b Route ============
[04/28 18:19:37    178s] (I)       Usage: 2234 = (1086 H, 1148 V) = (0.76% H, 0.92% V) = (4.007e+03um H, 4.236e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.243460e+03um
[04/28 18:19:37    178s] (I)       ============  Phase 1c Route ============
[04/28 18:19:37    178s] (I)       Usage: 2234 = (1086 H, 1148 V) = (0.76% H, 0.92% V) = (4.007e+03um H, 4.236e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       ============  Phase 1d Route ============
[04/28 18:19:37    178s] (I)       Usage: 2234 = (1086 H, 1148 V) = (0.76% H, 0.92% V) = (4.007e+03um H, 4.236e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       ============  Phase 1e Route ============
[04/28 18:19:37    178s] (I)       Started Phase 1e ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Usage: 2234 = (1086 H, 1148 V) = (0.76% H, 0.92% V) = (4.007e+03um H, 4.236e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.243460e+03um
[04/28 18:19:37    178s] [NR-eGR] 
[04/28 18:19:37    178s] (I)       ============  Phase 1f Route ============
[04/28 18:19:37    178s] (I)       Usage: 2234 = (1086 H, 1148 V) = (0.76% H, 0.92% V) = (4.007e+03um H, 4.236e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       ============  Phase 1g Route ============
[04/28 18:19:37    178s] (I)       Started Post Routing ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Usage: 2230 = (1085 H, 1145 V) = (0.76% H, 0.92% V) = (4.004e+03um H, 4.225e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       numNets=6  numFullyRipUpNets=4  numPartialRipUpNets=4 routedWL=354
[04/28 18:19:37    178s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 8]
[04/28 18:19:37    178s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Run Multi-thread layer assignment with 1 threads
[04/28 18:19:37    178s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Build MST ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Generate topology with single threads
[04/28 18:19:37    178s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       total 2D Cap : 366332 = (215726 H, 150606 V)
[04/28 18:19:37    178s] [NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 8]
[04/28 18:19:37    178s] (I)       ============  Phase 1a Route ============
[04/28 18:19:37    178s] (I)       Started Phase 1a ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Usage: 2933 = (1420 H, 1513 V) = (0.66% H, 1.00% V) = (5.240e+03um H, 5.583e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       ============  Phase 1b Route ============
[04/28 18:19:37    178s] (I)       Usage: 2933 = (1420 H, 1513 V) = (0.66% H, 1.00% V) = (5.240e+03um H, 5.583e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.082277e+04um
[04/28 18:19:37    178s] (I)       ============  Phase 1c Route ============
[04/28 18:19:37    178s] (I)       Usage: 2933 = (1420 H, 1513 V) = (0.66% H, 1.00% V) = (5.240e+03um H, 5.583e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       ============  Phase 1d Route ============
[04/28 18:19:37    178s] (I)       Usage: 2933 = (1420 H, 1513 V) = (0.66% H, 1.00% V) = (5.240e+03um H, 5.583e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       ============  Phase 1e Route ============
[04/28 18:19:37    178s] (I)       Started Phase 1e ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Usage: 2933 = (1420 H, 1513 V) = (0.66% H, 1.00% V) = (5.240e+03um H, 5.583e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.082277e+04um
[04/28 18:19:37    178s] [NR-eGR] 
[04/28 18:19:37    178s] (I)       ============  Phase 1f Route ============
[04/28 18:19:37    178s] (I)       Usage: 2933 = (1420 H, 1513 V) = (0.66% H, 1.00% V) = (5.240e+03um H, 5.583e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       ============  Phase 1g Route ============
[04/28 18:19:37    178s] (I)       Started Post Routing ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Usage: 2930 = (1421 H, 1509 V) = (0.66% H, 1.00% V) = (5.243e+03um H, 5.568e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       numNets=4  numFullyRipUpNets=0  numPartialRipUpNets=3 routedWL=174
[04/28 18:19:37    178s] [NR-eGR] Create a new net group with 3 nets and layer range [2, 8]
[04/28 18:19:37    178s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Run Multi-thread layer assignment with 1 threads
[04/28 18:19:37    178s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Build MST ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Generate topology with single threads
[04/28 18:19:37    178s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       total 2D Cap : 430261 = (215726 H, 214535 V)
[04/28 18:19:37    178s] [NR-eGR] Layer group 4: route 3 net(s) in layer range [2, 8]
[04/28 18:19:37    178s] (I)       ============  Phase 1a Route ============
[04/28 18:19:37    178s] (I)       Started Phase 1a ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Usage: 3974 = (1922 H, 2052 V) = (0.89% H, 0.96% V) = (7.092e+03um H, 7.572e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       ============  Phase 1b Route ============
[04/28 18:19:37    178s] (I)       Usage: 3974 = (1922 H, 2052 V) = (0.89% H, 0.96% V) = (7.092e+03um H, 7.572e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.466406e+04um
[04/28 18:19:37    178s] (I)       ============  Phase 1c Route ============
[04/28 18:19:37    178s] (I)       Usage: 3974 = (1922 H, 2052 V) = (0.89% H, 0.96% V) = (7.092e+03um H, 7.572e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       ============  Phase 1d Route ============
[04/28 18:19:37    178s] (I)       Usage: 3974 = (1922 H, 2052 V) = (0.89% H, 0.96% V) = (7.092e+03um H, 7.572e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       ============  Phase 1e Route ============
[04/28 18:19:37    178s] (I)       Started Phase 1e ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Usage: 3974 = (1922 H, 2052 V) = (0.89% H, 0.96% V) = (7.092e+03um H, 7.572e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.466406e+04um
[04/28 18:19:37    178s] [NR-eGR] 
[04/28 18:19:37    178s] (I)       ============  Phase 1f Route ============
[04/28 18:19:37    178s] (I)       Usage: 3974 = (1922 H, 2052 V) = (0.89% H, 0.96% V) = (7.092e+03um H, 7.572e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       ============  Phase 1g Route ============
[04/28 18:19:37    178s] (I)       Started Post Routing ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Usage: 3972 = (1922 H, 2050 V) = (0.89% H, 0.96% V) = (7.092e+03um H, 7.564e+03um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Run Multi-thread layer assignment with 1 threads
[04/28 18:19:37    178s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 18:19:37    178s] [NR-eGR]                        OverCon            
[04/28 18:19:37    178s] [NR-eGR]                         #Gcell     %Gcell
[04/28 18:19:37    178s] [NR-eGR]       Layer                (1)    OverCon 
[04/28 18:19:37    178s] [NR-eGR] ----------------------------------------------
[04/28 18:19:37    178s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:37    178s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:37    178s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:37    178s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:37    178s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:37    178s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:37    178s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:37    178s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:37    178s] [NR-eGR] ----------------------------------------------
[04/28 18:19:37    178s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[04/28 18:19:37    178s] [NR-eGR] 
[04/28 18:19:37    178s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       total 2D Cap : 430557 = (215870 H, 214687 V)
[04/28 18:19:37    178s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/28 18:19:37    178s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/28 18:19:37    178s] (I)       ============= track Assignment ============
[04/28 18:19:37    178s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Greedy Track Assignment ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/28 18:19:37    178s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Run single-thread track assignment
[04/28 18:19:37    178s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:19:37    178s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 15496
[04/28 18:19:37    178s] [NR-eGR] METAL2  (2V) length: 3.988822e+04um, number of vias: 19853
[04/28 18:19:37    178s] [NR-eGR] METAL3  (3H) length: 4.831821e+04um, number of vias: 2116
[04/28 18:19:37    178s] [NR-eGR] METAL4  (4V) length: 1.960558e+04um, number of vias: 316
[04/28 18:19:37    178s] [NR-eGR] METAL5  (5H) length: 3.742410e+03um, number of vias: 107
[04/28 18:19:37    178s] [NR-eGR] METAL6  (6V) length: 1.408350e+03um, number of vias: 2
[04/28 18:19:37    178s] [NR-eGR] METAL7  (7H) length: 2.300000e+00um, number of vias: 0
[04/28 18:19:37    178s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[04/28 18:19:37    178s] [NR-eGR] Total length: 1.129651e+05um, number of vias: 37890
[04/28 18:19:37    178s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:19:37    178s] [NR-eGR] Total eGR-routed clock nets wire length: 4.483905e+03um 
[04/28 18:19:37    178s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:19:37    178s] [NR-eGR] Report for selected net(s) only.
[04/28 18:19:37    178s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 541
[04/28 18:19:37    178s] [NR-eGR] METAL2  (2V) length: 1.132625e+03um, number of vias: 665
[04/28 18:19:37    178s] [NR-eGR] METAL3  (3H) length: 2.163380e+03um, number of vias: 227
[04/28 18:19:37    178s] [NR-eGR] METAL4  (4V) length: 1.150870e+03um, number of vias: 15
[04/28 18:19:37    178s] [NR-eGR] METAL5  (5H) length: 2.268000e+01um, number of vias: 6
[04/28 18:19:37    178s] [NR-eGR] METAL6  (6V) length: 1.435000e+01um, number of vias: 0
[04/28 18:19:37    178s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[04/28 18:19:37    178s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[04/28 18:19:37    178s] [NR-eGR] Total length: 4.483905e+03um, number of vias: 1454
[04/28 18:19:37    178s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:19:37    178s] [NR-eGR] Total routed clock nets wire length: 4.483905e+03um, number of vias: 1454
[04/28 18:19:37    178s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:19:37    178s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/.rgfbr1YNY
[04/28 18:19:37    178s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 18:19:37    178s]     Routing using eGR only done.
[04/28 18:19:37    178s] Net route status summary:
[04/28 18:19:37    178s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 18:19:37    178s]   Non-clock:  4871 (unrouted=23, trialRouted=4848, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=23, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 18:19:37    178s] 
[04/28 18:19:37    178s] CCOPT: Done with clock implementation routing.
[04/28 18:19:37    178s] 
[04/28 18:19:37    178s]   Clock implementation routing done.
[04/28 18:19:37    178s] Fixed 8 wires.
[04/28 18:19:37    178s]   CCOpt: Starting congestion repair using flow wrapper...
[04/28 18:19:37    178s]     Congestion Repair...
[04/28 18:19:37    178s] 
[04/28 18:19:37    178s] Starting congRepair ...
[04/28 18:19:37    178s] User Input Parameters:
[04/28 18:19:37    178s] - Congestion Driven    : On
[04/28 18:19:37    178s] - Timing Driven        : Off
[04/28 18:19:37    178s] - Area-Violation Based : On
[04/28 18:19:37    178s] - Start Rollback Level : -5
[04/28 18:19:37    178s] - Legalized            : On
[04/28 18:19:37    178s] - Window Based         : Off
[04/28 18:19:37    178s] - eDen incr mode       : Off
[04/28 18:19:37    178s] 
[04/28 18:19:37    178s] Collecting buffer chain nets ...
[04/28 18:19:37    178s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1293.9M
[04/28 18:19:37    178s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.004, MEM:1293.9M
[04/28 18:19:37    178s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1293.9M
[04/28 18:19:37    178s] Starting Early Global Route congestion estimation: mem = 1293.9M
[04/28 18:19:37    178s] (I)       Started Loading and Dumping File ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Reading DB...
[04/28 18:19:37    178s] (I)       Read data from FE... (mem=1293.9M)
[04/28 18:19:37    178s] (I)       Read nodes and places... (mem=1293.9M)
[04/28 18:19:37    178s] (I)       Done Read nodes and places (cpu=0.000s, mem=1293.9M)
[04/28 18:19:37    178s] (I)       Read nets... (mem=1293.9M)
[04/28 18:19:37    178s] (I)       Done Read nets (cpu=0.020s, mem=1293.9M)
[04/28 18:19:37    178s] (I)       Done Read data from FE (cpu=0.020s, mem=1293.9M)
[04/28 18:19:37    178s] (I)       before initializing RouteDB syMemory usage = 1293.9 MB
[04/28 18:19:37    178s] (I)       Honor MSV route constraint: false
[04/28 18:19:37    178s] (I)       Maximum routing layer  : 127
[04/28 18:19:37    178s] (I)       Minimum routing layer  : 2
[04/28 18:19:37    178s] (I)       Supply scale factor H  : 1.00
[04/28 18:19:37    178s] (I)       Supply scale factor V  : 1.00
[04/28 18:19:37    178s] (I)       Tracks used by clock wire: 0
[04/28 18:19:37    178s] (I)       Reverse direction      : 
[04/28 18:19:37    178s] (I)       Honor partition pin guides: true
[04/28 18:19:37    178s] (I)       Route selected nets only: false
[04/28 18:19:37    178s] (I)       Route secondary PG pins: false
[04/28 18:19:37    178s] (I)       Second PG max fanout   : 2147483647
[04/28 18:19:37    178s] (I)       Apply function for special wires: true
[04/28 18:19:37    178s] (I)       Layer by layer blockage reading: true
[04/28 18:19:37    178s] (I)       Offset calculation fix : true
[04/28 18:19:37    178s] (I)       Route stripe layer range: 
[04/28 18:19:37    178s] (I)       Honor partition fences : 
[04/28 18:19:37    178s] (I)       Honor partition pin    : 
[04/28 18:19:37    178s] (I)       Honor partition fences with feedthrough: 
[04/28 18:19:37    178s] (I)       Counted 655 PG shapes. We will not process PG shapes layer by layer.
[04/28 18:19:37    178s] (I)       build grid graph
[04/28 18:19:37    178s] (I)       build grid graph start
[04/28 18:19:37    178s] [NR-eGR] Track table information for default rule: 
[04/28 18:19:37    178s] [NR-eGR] METAL1 has no routable track
[04/28 18:19:37    178s] [NR-eGR] METAL2 has single uniform track structure
[04/28 18:19:37    178s] [NR-eGR] METAL3 has single uniform track structure
[04/28 18:19:37    178s] [NR-eGR] METAL4 has single uniform track structure
[04/28 18:19:37    178s] [NR-eGR] METAL5 has single uniform track structure
[04/28 18:19:37    178s] [NR-eGR] METAL6 has single uniform track structure
[04/28 18:19:37    178s] [NR-eGR] METAL7 has single uniform track structure
[04/28 18:19:37    178s] [NR-eGR] METAL8 has single uniform track structure
[04/28 18:19:37    178s] (I)       build grid graph end
[04/28 18:19:37    178s] (I)       ===========================================================================
[04/28 18:19:37    178s] (I)       == Report All Rule Vias ==
[04/28 18:19:37    178s] (I)       ===========================================================================
[04/28 18:19:37    178s] (I)        Via Rule : (Default)
[04/28 18:19:37    178s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/28 18:19:37    178s] (I)       ---------------------------------------------------------------------------
[04/28 18:19:37    178s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[04/28 18:19:37    178s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[04/28 18:19:37    178s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[04/28 18:19:37    178s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[04/28 18:19:37    178s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[04/28 18:19:37    178s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[04/28 18:19:37    178s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[04/28 18:19:37    178s] (I)        8    0 : ---                         0 : ---                      
[04/28 18:19:37    178s] (I)       ===========================================================================
[04/28 18:19:37    178s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Num PG vias on layer 1 : 0
[04/28 18:19:37    178s] (I)       Num PG vias on layer 2 : 0
[04/28 18:19:37    178s] (I)       Num PG vias on layer 3 : 0
[04/28 18:19:37    178s] (I)       Num PG vias on layer 4 : 0
[04/28 18:19:37    178s] (I)       Num PG vias on layer 5 : 0
[04/28 18:19:37    178s] (I)       Num PG vias on layer 6 : 0
[04/28 18:19:37    178s] (I)       Num PG vias on layer 7 : 0
[04/28 18:19:37    178s] (I)       Num PG vias on layer 8 : 0
[04/28 18:19:37    178s] [NR-eGR] Read 744 PG shapes
[04/28 18:19:37    178s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] [NR-eGR] #Routing Blockages  : 0
[04/28 18:19:37    178s] [NR-eGR] #Instance Blockages : 0
[04/28 18:19:37    178s] [NR-eGR] #PG Blockages       : 744
[04/28 18:19:37    178s] [NR-eGR] #Bump Blockages     : 0
[04/28 18:19:37    178s] [NR-eGR] #Boundary Blockages : 0
[04/28 18:19:37    178s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/28 18:19:37    178s] [NR-eGR] Num Prerouted Nets = 8  Num Prerouted Wires = 1455
[04/28 18:19:37    178s] (I)       readDataFromPlaceDB
[04/28 18:19:37    178s] (I)       Read net information..
[04/28 18:19:37    178s] [NR-eGR] Read numTotalNets=4856  numIgnoredNets=8
[04/28 18:19:37    178s] (I)       Read testcase time = 0.000 seconds
[04/28 18:19:37    178s] 
[04/28 18:19:37    178s] (I)       early_global_route_priority property id does not exist.
[04/28 18:19:37    178s] (I)       Start initializing grid graph
[04/28 18:19:37    178s] (I)       End initializing grid graph
[04/28 18:19:37    178s] (I)       Model blockages into capacity
[04/28 18:19:37    178s] (I)       Read Num Blocks=744  Num Prerouted Wires=1455  Num CS=0
[04/28 18:19:37    178s] (I)       Started Modeling ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Modeling Layer 1 ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Modeling Layer 2 ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Layer 1 (V) : #blockages 276 : #preroutes 844
[04/28 18:19:37    178s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Modeling Layer 3 ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Layer 2 (H) : #blockages 276 : #preroutes 511
[04/28 18:19:37    178s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Modeling Layer 4 ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Layer 3 (V) : #blockages 168 : #preroutes 84
[04/28 18:19:37    178s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Modeling Layer 5 ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 13
[04/28 18:19:37    178s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Modeling Layer 6 ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 3
[04/28 18:19:37    178s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Modeling Layer 7 ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[04/28 18:19:37    178s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Modeling Layer 8 ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[04/28 18:19:37    178s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Number of ignored nets = 8
[04/28 18:19:37    178s] (I)       Number of fixed nets = 8.  Ignored: Yes
[04/28 18:19:37    178s] (I)       Number of clock nets = 8.  Ignored: No
[04/28 18:19:37    178s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/28 18:19:37    178s] (I)       Number of special nets = 0.  Ignored: Yes
[04/28 18:19:37    178s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/28 18:19:37    178s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/28 18:19:37    178s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/28 18:19:37    178s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/28 18:19:37    178s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 18:19:37    178s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1293.9 MB
[04/28 18:19:37    178s] (I)       Ndr track 0 does not exist
[04/28 18:19:37    178s] (I)       Ndr track 0 does not exist
[04/28 18:19:37    178s] (I)       Layer1  viaCost=200.00
[04/28 18:19:37    178s] (I)       Layer2  viaCost=200.00
[04/28 18:19:37    178s] (I)       Layer3  viaCost=200.00
[04/28 18:19:37    178s] (I)       Layer4  viaCost=200.00
[04/28 18:19:37    178s] (I)       Layer5  viaCost=200.00
[04/28 18:19:37    178s] (I)       Layer6  viaCost=200.00
[04/28 18:19:37    178s] (I)       Layer7  viaCost=200.00
[04/28 18:19:37    178s] (I)       ---------------------Grid Graph Info--------------------
[04/28 18:19:37    178s] (I)       Routing area        : (0, 0) - (667920, 662560)
[04/28 18:19:37    178s] (I)       Core area           : (80040, 80360) - (587880, 582200)
[04/28 18:19:37    178s] (I)       Site width          :   920  (dbu)
[04/28 18:19:37    178s] (I)       Row height          :  7380  (dbu)
[04/28 18:19:37    178s] (I)       GCell width         :  7380  (dbu)
[04/28 18:19:37    178s] (I)       GCell height        :  7380  (dbu)
[04/28 18:19:37    178s] (I)       Grid                :    90    89     8
[04/28 18:19:37    178s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[04/28 18:19:37    178s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/28 18:19:37    178s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/28 18:19:37    178s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/28 18:19:37    178s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/28 18:19:37    178s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[04/28 18:19:37    178s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/28 18:19:37    178s] (I)       First track coord   :     0   460   410   460   410   460   410  2300
[04/28 18:19:37    178s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/28 18:19:37    178s] (I)       Total num of tracks :     0   726   808   726   808   726   808   290
[04/28 18:19:37    178s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/28 18:19:37    178s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/28 18:19:37    178s] (I)       --------------------------------------------------------
[04/28 18:19:37    178s] 
[04/28 18:19:37    178s] [NR-eGR] ============ Routing rule table ============
[04/28 18:19:37    178s] [NR-eGR] Rule id: 0  Nets: 0 
[04/28 18:19:37    178s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[04/28 18:19:37    178s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[04/28 18:19:37    178s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[04/28 18:19:37    178s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:19:37    178s] [NR-eGR] Rule id: 1  Nets: 4848 
[04/28 18:19:37    178s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/28 18:19:37    178s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/28 18:19:37    178s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:19:37    178s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:19:37    178s] [NR-eGR] ========================================
[04/28 18:19:37    178s] [NR-eGR] 
[04/28 18:19:37    178s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/28 18:19:37    178s] (I)       blocked tracks on layer2 : = 1520 / 64614 (2.35%)
[04/28 18:19:37    178s] (I)       blocked tracks on layer3 : = 484 / 72720 (0.67%)
[04/28 18:19:37    178s] (I)       blocked tracks on layer4 : = 4298 / 64614 (6.65%)
[04/28 18:19:37    178s] (I)       blocked tracks on layer5 : = 1956 / 72720 (2.69%)
[04/28 18:19:37    178s] (I)       blocked tracks on layer6 : = 0 / 64614 (0.00%)
[04/28 18:19:37    178s] (I)       blocked tracks on layer7 : = 0 / 72720 (0.00%)
[04/28 18:19:37    178s] (I)       blocked tracks on layer8 : = 0 / 25810 (0.00%)
[04/28 18:19:37    178s] (I)       After initializing earlyGlobalRoute syMemory usage = 1293.9 MB
[04/28 18:19:37    178s] (I)       Finished Loading and Dumping File ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Global Routing ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       ============= Initialization =============
[04/28 18:19:37    178s] (I)       totalPins=15098  totalGlobalPin=13809 (91.46%)
[04/28 18:19:37    178s] (I)       Started Build MST ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Generate topology with single threads
[04/28 18:19:37    178s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       total 2D Cap : 430416 = (215728 H, 214688 V)
[04/28 18:19:37    178s] [NR-eGR] Layer group 1: route 4848 net(s) in layer range [2, 8]
[04/28 18:19:37    178s] (I)       ============  Phase 1a Route ============
[04/28 18:19:37    178s] (I)       Started Phase 1a ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Usage: 28064 = (13196 H, 14868 V) = (6.12% H, 6.93% V) = (4.869e+04um H, 5.486e+04um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       ============  Phase 1b Route ============
[04/28 18:19:37    178s] (I)       Usage: 28064 = (13196 H, 14868 V) = (6.12% H, 6.93% V) = (4.869e+04um H, 5.486e+04um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.035562e+05um
[04/28 18:19:37    178s] (I)       ============  Phase 1c Route ============
[04/28 18:19:37    178s] (I)       Usage: 28064 = (13196 H, 14868 V) = (6.12% H, 6.93% V) = (4.869e+04um H, 5.486e+04um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       ============  Phase 1d Route ============
[04/28 18:19:37    178s] (I)       Usage: 28064 = (13196 H, 14868 V) = (6.12% H, 6.93% V) = (4.869e+04um H, 5.486e+04um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] (I)       ============  Phase 1e Route ============
[04/28 18:19:37    178s] (I)       Started Phase 1e ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Usage: 28064 = (13196 H, 14868 V) = (6.12% H, 6.93% V) = (4.869e+04um H, 5.486e+04um V)
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.035562e+05um
[04/28 18:19:37    178s] [NR-eGR] 
[04/28 18:19:37    178s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Run Multi-thread layer assignment with 1 threads
[04/28 18:19:37    178s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       ============  Phase 1l Route ============
[04/28 18:19:37    178s] (I)       
[04/28 18:19:37    178s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 18:19:37    178s] [NR-eGR]                        OverCon            
[04/28 18:19:37    178s] [NR-eGR]                         #Gcell     %Gcell
[04/28 18:19:37    178s] [NR-eGR]       Layer                (2)    OverCon 
[04/28 18:19:37    178s] [NR-eGR] ----------------------------------------------
[04/28 18:19:37    178s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:37    178s] [NR-eGR]  METAL2  (2)        11( 0.14%)   ( 0.14%) 
[04/28 18:19:37    178s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:37    178s] [NR-eGR]  METAL4  (4)        11( 0.14%)   ( 0.14%) 
[04/28 18:19:37    178s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:37    178s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:37    178s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:37    178s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:37    178s] [NR-eGR] ----------------------------------------------
[04/28 18:19:37    178s] [NR-eGR] Total               22( 0.04%)   ( 0.04%) 
[04/28 18:19:37    178s] [NR-eGR] 
[04/28 18:19:37    178s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       total 2D Cap : 430712 = (215872 H, 214840 V)
[04/28 18:19:37    178s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/28 18:19:37    178s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/28 18:19:37    178s] Early Global Route congestion estimation runtime: 0.08 seconds, mem = 1293.9M
[04/28 18:19:37    178s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.080, REAL:0.073, MEM:1293.9M
[04/28 18:19:37    178s] OPERPROF: Starting HotSpotCal at level 1, MEM:1293.9M
[04/28 18:19:37    178s] [hotspot] +------------+---------------+---------------+
[04/28 18:19:37    178s] [hotspot] |            |   max hotspot | total hotspot |
[04/28 18:19:37    178s] [hotspot] +------------+---------------+---------------+
[04/28 18:19:37    178s] [hotspot] | normalized |          0.00 |          0.00 |
[04/28 18:19:37    178s] [hotspot] +------------+---------------+---------------+
[04/28 18:19:37    178s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/28 18:19:37    178s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/28 18:19:37    178s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1293.9M
[04/28 18:19:37    178s] Skipped repairing congestion.
[04/28 18:19:37    178s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1293.9M
[04/28 18:19:37    178s] Starting Early Global Route wiring: mem = 1293.9M
[04/28 18:19:37    178s] (I)       ============= track Assignment ============
[04/28 18:19:37    178s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Started Greedy Track Assignment ( Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/28 18:19:37    178s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] (I)       Run Multi-thread track assignment
[04/28 18:19:37    178s] (I)       Finished Greedy Track Assignment ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 1293.93 MB )
[04/28 18:19:37    178s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:19:37    178s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 15496
[04/28 18:19:37    178s] [NR-eGR] METAL2  (2V) length: 3.938896e+04um, number of vias: 19734
[04/28 18:19:37    178s] [NR-eGR] METAL3  (3H) length: 4.626306e+04um, number of vias: 2268
[04/28 18:19:37    178s] [NR-eGR] METAL4  (4V) length: 1.954962e+04um, number of vias: 505
[04/28 18:19:37    178s] [NR-eGR] METAL5  (5H) length: 5.874240e+03um, number of vias: 159
[04/28 18:19:37    178s] [NR-eGR] METAL6  (6V) length: 1.970050e+03um, number of vias: 2
[04/28 18:19:37    178s] [NR-eGR] METAL7  (7H) length: 2.300000e+00um, number of vias: 0
[04/28 18:19:37    178s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[04/28 18:19:37    178s] [NR-eGR] Total length: 1.130482e+05um, number of vias: 38164
[04/28 18:19:37    178s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:19:37    178s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[04/28 18:19:37    178s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:19:37    178s] Early Global Route wiring runtime: 0.10 seconds, mem = 1293.9M
[04/28 18:19:37    178s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.100, REAL:0.099, MEM:1293.9M
[04/28 18:19:37    178s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[04/28 18:19:37    178s]     Congestion Repair done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/28 18:19:37    178s]   CCOpt: Starting congestion repair using flow wrapper done.
[04/28 18:19:37    178s] OPERPROF: Starting DPlace-Init at level 1, MEM:1293.9M
[04/28 18:19:37    178s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1293.9M
[04/28 18:19:37    178s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1293.9M
[04/28 18:19:37    178s] Core basic site is TSM13SITE
[04/28 18:19:37    178s] SiteArray: non-trimmed site array dimensions = 68 x 552
[04/28 18:19:37    178s] SiteArray: use 208,896 bytes
[04/28 18:19:37    178s] SiteArray: current memory after site array memory allocation 1294.1M
[04/28 18:19:37    178s] SiteArray: FP blocked sites are writable
[04/28 18:19:37    178s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 18:19:37    178s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1294.1M
[04/28 18:19:37    178s] Process 213 wires and vias for routing blockage and capacity analysis
[04/28 18:19:37    178s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1294.1M
[04/28 18:19:37    178s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.054, MEM:1294.1M
[04/28 18:19:37    178s] OPERPROF:     Starting CMU at level 3, MEM:1294.1M
[04/28 18:19:37    178s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1294.1M
[04/28 18:19:37    178s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.057, MEM:1294.1M
[04/28 18:19:37    178s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1294.1MB).
[04/28 18:19:37    178s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.065, MEM:1294.1M
[04/28 18:19:37    178s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.5 real=0:00:00.5)
[04/28 18:19:37    178s]   Leaving CCOpt scope - extractRC...
[04/28 18:19:37    178s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/28 18:19:37    178s] Extraction called for design 'IOTDF' of instances=4318 and nets=4879 using extraction engine 'preRoute' .
[04/28 18:19:37    178s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/28 18:19:37    178s] Type 'man IMPEXT-3530' for more detail.
[04/28 18:19:37    178s] PreRoute RC Extraction called for design IOTDF.
[04/28 18:19:37    178s] RC Extraction called in multi-corner(1) mode.
[04/28 18:19:37    178s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/28 18:19:37    178s] Type 'man IMPEXT-6197' for more detail.
[04/28 18:19:37    178s] RCMode: PreRoute
[04/28 18:19:37    178s]       RC Corner Indexes            0   
[04/28 18:19:37    178s] Capacitance Scaling Factor   : 1.00000 
[04/28 18:19:37    178s] Resistance Scaling Factor    : 1.00000 
[04/28 18:19:37    178s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 18:19:37    178s] Clock Res. Scaling Factor    : 1.00000 
[04/28 18:19:37    178s] Shrink Factor                : 1.00000
[04/28 18:19:37    178s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/28 18:19:37    178s] LayerId::1 widthSet size::1
[04/28 18:19:37    178s] LayerId::2 widthSet size::1
[04/28 18:19:37    178s] LayerId::3 widthSet size::1
[04/28 18:19:37    178s] LayerId::4 widthSet size::1
[04/28 18:19:37    178s] LayerId::5 widthSet size::1
[04/28 18:19:37    178s] LayerId::6 widthSet size::1
[04/28 18:19:37    178s] LayerId::7 widthSet size::1
[04/28 18:19:37    178s] LayerId::8 widthSet size::1
[04/28 18:19:37    178s] Updating RC grid for preRoute extraction ...
[04/28 18:19:37    178s] Initializing multi-corner resistance tables ...
[04/28 18:19:37    178s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1294.125M)
[04/28 18:19:37    178s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/28 18:19:37    178s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:37    178s] Not writing Steiner routes to the DB after clustering cong repair call.
[04/28 18:19:37    178s]   Clock tree timing engine global stage delay update for DC_max:setup.late...
[04/28 18:19:37    178s] End AAE Lib Interpolated Model. (MEM=1294.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:19:38    178s]   Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:38    178s]   Clock DAG stats after clustering cong repair call:
[04/28 18:19:38    178s]     cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[04/28 18:19:38    178s]     cell areas       : b=201.991um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=201.991um^2
[04/28 18:19:38    178s]     cell capacitance : b=0.094pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.094pF
[04/28 18:19:38    178s]     sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:38    178s]     wire capacitance : top=0.000pF, trunk=0.052pF, leaf=0.490pF, total=0.542pF
[04/28 18:19:38    178s]     wire lengths     : top=0.000um, trunk=437.075um, leaf=4096.398um, total=4533.472um
[04/28 18:19:38    178s]     hp wire lengths  : top=0.000um, trunk=126.760um, leaf=1113.055um, total=1239.815um
[04/28 18:19:38    178s]   Clock DAG net violations after clustering cong repair call: none
[04/28 18:19:38    178s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[04/28 18:19:38    178s]     Trunk : target=0.234ns count=2 avg=0.037ns sd=0.037ns min=0.011ns max=0.063ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:38    178s]     Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:38    178s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[04/28 18:19:38    178s]      Bufs: CLKBUFX20: 1 CLKBUFX12: 6 
[04/28 18:19:38    178s]   Primary reporting skew groups after clustering cong repair call:
[04/28 18:19:38    178s]     skew_group clk/func_mode: insertion delay [min=0.284, max=0.294, avg=0.291, sd=0.002], skew [0.010 vs 0.141], 100% {0.284, 0.294} (wid=0.013 ws=0.008) (gid=0.283 gs=0.004)
[04/28 18:19:38    178s]       min path sink: sum_reg[111]/CK
[04/28 18:19:38    178s]       max path sink: iot_out_base_reg[64]/CK
[04/28 18:19:38    178s]   Skew group summary after clustering cong repair call:
[04/28 18:19:38    178s]     skew_group clk/func_mode: insertion delay [min=0.284, max=0.294, avg=0.291, sd=0.002], skew [0.010 vs 0.141], 100% {0.284, 0.294} (wid=0.013 ws=0.008) (gid=0.283 gs=0.004)
[04/28 18:19:38    178s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.6 real=0:00:00.6)
[04/28 18:19:38    178s]   Stage::Clustering done. (took cpu=0:00:01.4 real=0:00:01.4)
[04/28 18:19:38    178s]   Stage::DRV Fixing...
[04/28 18:19:38    178s]   Fixing clock tree slew time and max cap violations...
[04/28 18:19:38    178s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/28 18:19:38    178s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[04/28 18:19:38    178s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[04/28 18:19:38    178s]       cell areas       : b=201.991um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=201.991um^2
[04/28 18:19:38    178s]       cell capacitance : b=0.094pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.094pF
[04/28 18:19:38    178s]       sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:38    178s]       wire capacitance : top=0.000pF, trunk=0.052pF, leaf=0.490pF, total=0.542pF
[04/28 18:19:38    178s]       wire lengths     : top=0.000um, trunk=437.075um, leaf=4096.398um, total=4533.472um
[04/28 18:19:38    178s]       hp wire lengths  : top=0.000um, trunk=126.760um, leaf=1113.055um, total=1239.815um
[04/28 18:19:38    178s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[04/28 18:19:38    178s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[04/28 18:19:38    178s]       Trunk : target=0.234ns count=2 avg=0.037ns sd=0.037ns min=0.011ns max=0.063ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:38    178s]       Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:38    178s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[04/28 18:19:38    178s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 6 
[04/28 18:19:38    178s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[04/28 18:19:38    178s]       skew_group clk/func_mode: insertion delay [min=0.284, max=0.294], skew [0.010 vs 0.141]
[04/28 18:19:38    178s]       min path sink: sum_reg[111]/CK
[04/28 18:19:38    178s]       max path sink: iot_out_base_reg[64]/CK
[04/28 18:19:38    178s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[04/28 18:19:38    178s]       skew_group clk/func_mode: insertion delay [min=0.284, max=0.294], skew [0.010 vs 0.141]
[04/28 18:19:38    178s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:38    178s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:38    178s]   Fixing clock tree slew time and max cap violations - detailed pass...
[04/28 18:19:38    178s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/28 18:19:38    178s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/28 18:19:38    178s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[04/28 18:19:38    178s]       cell areas       : b=201.991um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=201.991um^2
[04/28 18:19:38    178s]       cell capacitance : b=0.094pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.094pF
[04/28 18:19:38    178s]       sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:38    178s]       wire capacitance : top=0.000pF, trunk=0.052pF, leaf=0.490pF, total=0.542pF
[04/28 18:19:38    178s]       wire lengths     : top=0.000um, trunk=437.075um, leaf=4096.398um, total=4533.472um
[04/28 18:19:38    178s]       hp wire lengths  : top=0.000um, trunk=126.760um, leaf=1113.055um, total=1239.815um
[04/28 18:19:38    178s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[04/28 18:19:38    178s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/28 18:19:38    178s]       Trunk : target=0.234ns count=2 avg=0.037ns sd=0.037ns min=0.011ns max=0.063ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:38    178s]       Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:38    178s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[04/28 18:19:38    178s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 6 
[04/28 18:19:38    178s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/28 18:19:38    178s]       skew_group clk/func_mode: insertion delay [min=0.284, max=0.294, avg=0.291, sd=0.002], skew [0.010 vs 0.141], 100% {0.284, 0.294} (wid=0.013 ws=0.008) (gid=0.283 gs=0.004)
[04/28 18:19:38    178s]       min path sink: sum_reg[111]/CK
[04/28 18:19:38    178s]       max path sink: iot_out_base_reg[64]/CK
[04/28 18:19:38    178s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/28 18:19:38    178s]       skew_group clk/func_mode: insertion delay [min=0.284, max=0.294, avg=0.291, sd=0.002], skew [0.010 vs 0.141], 100% {0.284, 0.294} (wid=0.013 ws=0.008) (gid=0.283 gs=0.004)
[04/28 18:19:38    178s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:38    178s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:38    178s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:38    178s]   Stage::Insertion Delay Reduction...
[04/28 18:19:38    178s]   Removing unnecessary root buffering...
[04/28 18:19:38    178s] Accumulated time to calculate placeable region: 0
[04/28 18:19:38    179s]     Clock DAG stats after 'Removing unnecessary root buffering':
[04/28 18:19:38    179s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[04/28 18:19:38    179s]       cell areas       : b=201.991um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=201.991um^2
[04/28 18:19:38    179s]       cell capacitance : b=0.094pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.094pF
[04/28 18:19:38    179s]       sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:38    179s]       wire capacitance : top=0.000pF, trunk=0.052pF, leaf=0.490pF, total=0.542pF
[04/28 18:19:38    179s]       wire lengths     : top=0.000um, trunk=437.075um, leaf=4096.398um, total=4533.472um
[04/28 18:19:38    179s]       hp wire lengths  : top=0.000um, trunk=126.760um, leaf=1113.055um, total=1239.815um
[04/28 18:19:38    179s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[04/28 18:19:38    179s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[04/28 18:19:38    179s]       Trunk : target=0.234ns count=2 avg=0.037ns sd=0.037ns min=0.011ns max=0.063ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:38    179s]       Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:38    179s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[04/28 18:19:38    179s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 6 
[04/28 18:19:38    179s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[04/28 18:19:38    179s]       skew_group clk/func_mode: insertion delay [min=0.284, max=0.294], skew [0.010 vs 0.141]
[04/28 18:19:38    179s]       min path sink: sum_reg[111]/CK
[04/28 18:19:38    179s]       max path sink: iot_out_base_reg[64]/CK
[04/28 18:19:38    179s]     Skew group summary after 'Removing unnecessary root buffering':
[04/28 18:19:38    179s]       skew_group clk/func_mode: insertion delay [min=0.284, max=0.294], skew [0.010 vs 0.141]
[04/28 18:19:38    179s]     Legalizer API calls during this step: 56 succeeded with high effort: 56 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:38    179s]   Removing unnecessary root buffering done. (took cpu=0:00:00.4 real=0:00:00.4)
[04/28 18:19:38    179s]   Removing unconstrained drivers...
[04/28 18:19:38    179s]     Clock DAG stats after 'Removing unconstrained drivers':
[04/28 18:19:38    179s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[04/28 18:19:38    179s]       cell areas       : b=201.991um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=201.991um^2
[04/28 18:19:38    179s]       cell capacitance : b=0.094pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.094pF
[04/28 18:19:38    179s]       sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:38    179s]       wire capacitance : top=0.000pF, trunk=0.052pF, leaf=0.490pF, total=0.542pF
[04/28 18:19:38    179s]       wire lengths     : top=0.000um, trunk=437.075um, leaf=4096.398um, total=4533.472um
[04/28 18:19:38    179s]       hp wire lengths  : top=0.000um, trunk=126.760um, leaf=1113.055um, total=1239.815um
[04/28 18:19:38    179s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[04/28 18:19:38    179s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[04/28 18:19:38    179s]       Trunk : target=0.234ns count=2 avg=0.037ns sd=0.037ns min=0.011ns max=0.063ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:38    179s]       Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:38    179s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[04/28 18:19:38    179s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 6 
[04/28 18:19:38    179s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[04/28 18:19:38    179s]       skew_group clk/func_mode: insertion delay [min=0.284, max=0.294], skew [0.010 vs 0.141]
[04/28 18:19:38    179s]       min path sink: sum_reg[111]/CK
[04/28 18:19:38    179s]       max path sink: iot_out_base_reg[64]/CK
[04/28 18:19:38    179s]     Skew group summary after 'Removing unconstrained drivers':
[04/28 18:19:38    179s]       skew_group clk/func_mode: insertion delay [min=0.284, max=0.294], skew [0.010 vs 0.141]
[04/28 18:19:38    179s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:38    179s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:38    179s]   Checking for inverting clock gates...
[04/28 18:19:38    179s]   Checking for inverting clock gates done.
[04/28 18:19:38    179s]   Reducing insertion delay 1...
[04/28 18:19:38    179s] Accumulated time to calculate placeable region: 0
[04/28 18:19:38    179s] Accumulated time to calculate placeable region: 0
[04/28 18:19:38    179s] Accumulated time to calculate placeable region: 0
[04/28 18:19:38    179s] Accumulated time to calculate placeable region: 0
[04/28 18:19:38    179s] Accumulated time to calculate placeable region: 0
[04/28 18:19:38    179s]     Clock DAG stats after 'Reducing insertion delay 1':
[04/28 18:19:38    179s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[04/28 18:19:38    179s]       cell areas       : b=201.991um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=201.991um^2
[04/28 18:19:38    179s]       cell capacitance : b=0.094pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.094pF
[04/28 18:19:38    179s]       sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:38    179s]       wire capacitance : top=0.000pF, trunk=0.052pF, leaf=0.490pF, total=0.542pF
[04/28 18:19:38    179s]       wire lengths     : top=0.000um, trunk=437.075um, leaf=4096.398um, total=4533.472um
[04/28 18:19:38    179s]       hp wire lengths  : top=0.000um, trunk=126.760um, leaf=1113.055um, total=1239.815um
[04/28 18:19:38    179s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[04/28 18:19:38    179s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[04/28 18:19:38    179s]       Trunk : target=0.234ns count=2 avg=0.037ns sd=0.037ns min=0.011ns max=0.063ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:38    179s]       Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:38    179s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[04/28 18:19:38    179s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 6 
[04/28 18:19:38    179s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[04/28 18:19:38    179s]       skew_group clk/func_mode: insertion delay [min=0.284, max=0.294], skew [0.010 vs 0.141]
[04/28 18:19:38    179s]       min path sink: sum_reg[111]/CK
[04/28 18:19:38    179s]       max path sink: iot_out_base_reg[64]/CK
[04/28 18:19:38    179s]     Skew group summary after 'Reducing insertion delay 1':
[04/28 18:19:38    179s]       skew_group clk/func_mode: insertion delay [min=0.284, max=0.294], skew [0.010 vs 0.141]
[04/28 18:19:38    179s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:38    179s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:38    179s]   Removing longest path buffering...
[04/28 18:19:38    179s]     Clock DAG stats after 'Removing longest path buffering':
[04/28 18:19:38    179s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[04/28 18:19:38    179s]       cell areas       : b=201.991um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=201.991um^2
[04/28 18:19:38    179s]       cell capacitance : b=0.094pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.094pF
[04/28 18:19:38    179s]       sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:38    179s]       wire capacitance : top=0.000pF, trunk=0.052pF, leaf=0.490pF, total=0.542pF
[04/28 18:19:38    179s]       wire lengths     : top=0.000um, trunk=437.075um, leaf=4096.398um, total=4533.472um
[04/28 18:19:38    179s]       hp wire lengths  : top=0.000um, trunk=126.760um, leaf=1113.055um, total=1239.815um
[04/28 18:19:38    179s]     Clock DAG net violations after 'Removing longest path buffering': none
[04/28 18:19:38    179s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[04/28 18:19:38    179s]       Trunk : target=0.234ns count=2 avg=0.037ns sd=0.037ns min=0.011ns max=0.063ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:38    179s]       Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:38    179s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[04/28 18:19:38    179s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 6 
[04/28 18:19:38    179s]     Primary reporting skew groups after 'Removing longest path buffering':
[04/28 18:19:38    179s]       skew_group clk/func_mode: insertion delay [min=0.284, max=0.294], skew [0.010 vs 0.141]
[04/28 18:19:38    179s]       min path sink: sum_reg[111]/CK
[04/28 18:19:38    179s]       max path sink: iot_out_base_reg[64]/CK
[04/28 18:19:38    179s]     Skew group summary after 'Removing longest path buffering':
[04/28 18:19:38    179s]       skew_group clk/func_mode: insertion delay [min=0.284, max=0.294], skew [0.010 vs 0.141]
[04/28 18:19:38    179s]     Legalizer API calls during this step: 56 succeeded with high effort: 56 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:38    179s]   Removing longest path buffering done. (took cpu=0:00:00.4 real=0:00:00.4)
[04/28 18:19:38    179s]   Reducing insertion delay 2...
[04/28 18:19:39    180s] Path optimization required 160 stage delay updates 
[04/28 18:19:39    180s]     Clock DAG stats after 'Reducing insertion delay 2':
[04/28 18:19:39    180s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[04/28 18:19:39    180s]       cell areas       : b=201.991um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=201.991um^2
[04/28 18:19:39    180s]       cell capacitance : b=0.094pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.094pF
[04/28 18:19:39    180s]       sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:39    180s]       wire capacitance : top=0.000pF, trunk=0.052pF, leaf=0.490pF, total=0.542pF
[04/28 18:19:39    180s]       wire lengths     : top=0.000um, trunk=437.075um, leaf=4096.398um, total=4533.472um
[04/28 18:19:39    180s]       hp wire lengths  : top=0.000um, trunk=126.760um, leaf=1113.055um, total=1239.815um
[04/28 18:19:39    180s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[04/28 18:19:39    180s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[04/28 18:19:39    180s]       Trunk : target=0.234ns count=2 avg=0.037ns sd=0.037ns min=0.011ns max=0.063ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:39    180s]       Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:39    180s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[04/28 18:19:39    180s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 6 
[04/28 18:19:39    180s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[04/28 18:19:39    180s]       skew_group clk/func_mode: insertion delay [min=0.284, max=0.294, avg=0.291, sd=0.002], skew [0.010 vs 0.141], 100% {0.284, 0.294} (wid=0.013 ws=0.008) (gid=0.283 gs=0.004)
[04/28 18:19:39    180s]       min path sink: sum_reg[111]/CK
[04/28 18:19:39    180s]       max path sink: iot_out_base_reg[64]/CK
[04/28 18:19:39    180s]     Skew group summary after 'Reducing insertion delay 2':
[04/28 18:19:39    180s]       skew_group clk/func_mode: insertion delay [min=0.284, max=0.294, avg=0.291, sd=0.002], skew [0.010 vs 0.141], 100% {0.284, 0.294} (wid=0.013 ws=0.008) (gid=0.283 gs=0.004)
[04/28 18:19:39    180s]     Legalizer API calls during this step: 70 succeeded with high effort: 70 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:39    180s]   Reducing insertion delay 2 done. (took cpu=0:00:00.5 real=0:00:00.5)
[04/28 18:19:39    180s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.4 real=0:00:01.4)
[04/28 18:19:39    180s]   CCOpt::Phase::Construction done. (took cpu=0:00:02.8 real=0:00:02.8)
[04/28 18:19:39    180s]   CCOpt::Phase::Implementation...
[04/28 18:19:39    180s]   Stage::Reducing Power...
[04/28 18:19:39    180s]   Improving clock tree routing...
[04/28 18:19:39    180s]     Iteration 1...
[04/28 18:19:39    180s]     Iteration 1 done.
[04/28 18:19:39    180s]     Clock DAG stats after 'Improving clock tree routing':
[04/28 18:19:39    180s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[04/28 18:19:39    180s]       cell areas       : b=201.991um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=201.991um^2
[04/28 18:19:39    180s]       cell capacitance : b=0.094pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.094pF
[04/28 18:19:39    180s]       sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:39    180s]       wire capacitance : top=0.000pF, trunk=0.052pF, leaf=0.490pF, total=0.542pF
[04/28 18:19:39    180s]       wire lengths     : top=0.000um, trunk=437.075um, leaf=4096.398um, total=4533.472um
[04/28 18:19:39    180s]       hp wire lengths  : top=0.000um, trunk=126.760um, leaf=1113.055um, total=1239.815um
[04/28 18:19:39    180s]     Clock DAG net violations after 'Improving clock tree routing': none
[04/28 18:19:39    180s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[04/28 18:19:39    180s]       Trunk : target=0.234ns count=2 avg=0.037ns sd=0.037ns min=0.011ns max=0.063ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:39    180s]       Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:39    180s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[04/28 18:19:39    180s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 6 
[04/28 18:19:39    180s]     Primary reporting skew groups after 'Improving clock tree routing':
[04/28 18:19:39    180s]       skew_group clk/func_mode: insertion delay [min=0.284, max=0.294], skew [0.010 vs 0.141]
[04/28 18:19:39    180s]       min path sink: sum_reg[111]/CK
[04/28 18:19:39    180s]       max path sink: iot_out_base_reg[64]/CK
[04/28 18:19:39    180s]     Skew group summary after 'Improving clock tree routing':
[04/28 18:19:39    180s]       skew_group clk/func_mode: insertion delay [min=0.284, max=0.294], skew [0.010 vs 0.141]
[04/28 18:19:39    180s]     Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:39    180s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:39    180s]   Reducing clock tree power 1...
[04/28 18:19:39    180s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/28 18:19:39    180s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:39    180s]     100% 
[04/28 18:19:39    180s]     Clock DAG stats after 'Reducing clock tree power 1':
[04/28 18:19:39    180s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[04/28 18:19:39    180s]       cell areas       : b=164.648um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=164.648um^2
[04/28 18:19:39    180s]       cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.078pF
[04/28 18:19:39    180s]       sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:39    180s]       wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.490pF, total=0.542pF
[04/28 18:19:39    180s]       wire lengths     : top=0.000um, trunk=436.615um, leaf=4096.398um, total=4533.012um
[04/28 18:19:39    180s]       hp wire lengths  : top=0.000um, trunk=126.760um, leaf=1113.055um, total=1239.815um
[04/28 18:19:39    180s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[04/28 18:19:39    180s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[04/28 18:19:39    180s]       Trunk : target=0.234ns count=2 avg=0.096ns sd=0.125ns min=0.007ns max=0.184ns {1 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:39    180s]       Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:39    180s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[04/28 18:19:39    180s]        Bufs: CLKBUFX12: 6 CLKBUFX8: 1 
[04/28 18:19:39    180s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[04/28 18:19:39    180s]       skew_group clk/func_mode: insertion delay [min=0.390, max=0.400], skew [0.010 vs 0.141]
[04/28 18:19:39    180s]       min path sink: sum_reg[111]/CK
[04/28 18:19:39    180s]       max path sink: iot_out_reg[65]/CK
[04/28 18:19:39    180s]     Skew group summary after 'Reducing clock tree power 1':
[04/28 18:19:39    180s]       skew_group clk/func_mode: insertion delay [min=0.390, max=0.400], skew [0.010 vs 0.141]
[04/28 18:19:39    180s]     Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:39    180s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 18:19:39    180s]   Reducing clock tree power 2...
[04/28 18:19:39    180s] Path optimization required 0 stage delay updates 
[04/28 18:19:39    180s]     Clock DAG stats after 'Reducing clock tree power 2':
[04/28 18:19:39    180s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[04/28 18:19:39    180s]       cell areas       : b=164.648um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=164.648um^2
[04/28 18:19:39    180s]       cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.078pF
[04/28 18:19:39    180s]       sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:39    180s]       wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.490pF, total=0.542pF
[04/28 18:19:39    180s]       wire lengths     : top=0.000um, trunk=436.615um, leaf=4096.398um, total=4533.012um
[04/28 18:19:39    180s]       hp wire lengths  : top=0.000um, trunk=126.760um, leaf=1113.055um, total=1239.815um
[04/28 18:19:39    180s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[04/28 18:19:39    180s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[04/28 18:19:39    180s]       Trunk : target=0.234ns count=2 avg=0.096ns sd=0.125ns min=0.007ns max=0.184ns {1 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:39    180s]       Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:39    180s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[04/28 18:19:39    180s]        Bufs: CLKBUFX12: 6 CLKBUFX8: 1 
[04/28 18:19:39    180s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[04/28 18:19:39    180s]       skew_group clk/func_mode: insertion delay [min=0.390, max=0.400, avg=0.397, sd=0.002], skew [0.010 vs 0.141], 100% {0.390, 0.400} (wid=0.011 ws=0.008) (gid=0.391 gs=0.004)
[04/28 18:19:39    180s]       min path sink: sum_reg[111]/CK
[04/28 18:19:39    180s]       max path sink: iot_out_reg[65]/CK
[04/28 18:19:39    180s]     Skew group summary after 'Reducing clock tree power 2':
[04/28 18:19:39    180s]       skew_group clk/func_mode: insertion delay [min=0.390, max=0.400, avg=0.397, sd=0.002], skew [0.010 vs 0.141], 100% {0.390, 0.400} (wid=0.011 ws=0.008) (gid=0.391 gs=0.004)
[04/28 18:19:39    180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:39    180s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:39    180s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 18:19:39    180s]   Stage::Balancing...
[04/28 18:19:39    180s]   Approximately balancing fragments step...
[04/28 18:19:39    180s]     Resolve constraints - Approximately balancing fragments...
[04/28 18:19:39    180s]     Resolving skew group constraints...
[04/28 18:19:39    180s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[04/28 18:19:39    180s]     Resolving skew group constraints done.
[04/28 18:19:39    180s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 18:19:39    180s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[04/28 18:19:39    180s]     Trial balancer estimated the amount of delay to be added in balancing: 0.539ns
[04/28 18:19:39    180s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:39    180s]     Approximately balancing fragments...
[04/28 18:19:39    180s]       Moving gates to improve sub-tree skew...
[04/28 18:19:39    180s]         Tried: 9 Succeeded: 0
[04/28 18:19:39    180s]         Topology Tried: 0 Succeeded: 0
[04/28 18:19:39    180s]         0 Succeeded with SS ratio
[04/28 18:19:39    180s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[04/28 18:19:39    180s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[04/28 18:19:39    180s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[04/28 18:19:39    180s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[04/28 18:19:39    180s]           cell areas       : b=164.648um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=164.648um^2
[04/28 18:19:39    180s]           cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.078pF
[04/28 18:19:39    180s]           sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:39    180s]           wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.490pF, total=0.542pF
[04/28 18:19:39    180s]           wire lengths     : top=0.000um, trunk=436.615um, leaf=4096.398um, total=4533.012um
[04/28 18:19:39    180s]           hp wire lengths  : top=0.000um, trunk=126.760um, leaf=1113.055um, total=1239.815um
[04/28 18:19:39    180s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[04/28 18:19:39    180s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[04/28 18:19:39    180s]           Trunk : target=0.234ns count=2 avg=0.096ns sd=0.125ns min=0.007ns max=0.184ns {1 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:39    180s]           Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:39    180s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[04/28 18:19:39    180s]            Bufs: CLKBUFX12: 6 CLKBUFX8: 1 
[04/28 18:19:39    180s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:39    180s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:39    180s]       Approximately balancing fragments bottom up...
[04/28 18:19:39    180s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[04/28 18:19:39    180s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[04/28 18:19:39    180s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[04/28 18:19:39    180s]           cell areas       : b=164.648um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=164.648um^2
[04/28 18:19:39    180s]           cell capacitance : b=0.078pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.078pF
[04/28 18:19:39    180s]           sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:39    180s]           wire capacitance : top=0.000pF, trunk=0.051pF, leaf=0.490pF, total=0.542pF
[04/28 18:19:39    180s]           wire lengths     : top=0.000um, trunk=436.615um, leaf=4096.398um, total=4533.012um
[04/28 18:19:39    180s]           hp wire lengths  : top=0.000um, trunk=126.760um, leaf=1113.055um, total=1239.815um
[04/28 18:19:39    180s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[04/28 18:19:39    180s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[04/28 18:19:39    180s]           Trunk : target=0.234ns count=2 avg=0.096ns sd=0.125ns min=0.007ns max=0.184ns {1 <= 0.140ns, 1 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:39    180s]           Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:39    180s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[04/28 18:19:39    180s]            Bufs: CLKBUFX12: 6 CLKBUFX8: 1 
[04/28 18:19:39    180s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:39    180s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:39    180s]       Approximately balancing fragments, wire and cell delays...
[04/28 18:19:39    180s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[04/28 18:19:40    180s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/28 18:19:40    180s]           cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:40    180s]           cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:40    180s]           cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:40    180s]           sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:40    180s]           wire capacitance : top=0.000pF, trunk=0.107pF, leaf=0.490pF, total=0.597pF
[04/28 18:19:40    180s]           wire lengths     : top=0.000um, trunk=894.915um, leaf=4096.398um, total=4991.312um
[04/28 18:19:40    180s]           hp wire lengths  : top=0.000um, trunk=655.240um, leaf=1113.055um, total=1768.295um
[04/28 18:19:40    180s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[04/28 18:19:40    180s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/28 18:19:40    180s]           Trunk : target=0.234ns count=4 avg=0.165ns sd=0.107ns min=0.005ns max=0.232ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[04/28 18:19:40    180s]           Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:40    180s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[04/28 18:19:40    180s]            Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX2: 2 
[04/28 18:19:40    180s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[04/28 18:19:40    180s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[04/28 18:19:40    180s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[04/28 18:19:40    180s]           cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:40    180s]           cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:40    180s]           cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:40    180s]           sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:40    180s]           wire capacitance : top=0.000pF, trunk=0.107pF, leaf=0.490pF, total=0.597pF
[04/28 18:19:40    180s]           wire lengths     : top=0.000um, trunk=894.915um, leaf=4096.398um, total=4991.312um
[04/28 18:19:40    180s]           hp wire lengths  : top=0.000um, trunk=655.240um, leaf=1113.055um, total=1768.295um
[04/28 18:19:40    180s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[04/28 18:19:40    180s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[04/28 18:19:40    180s]           Trunk : target=0.234ns count=4 avg=0.165ns sd=0.107ns min=0.005ns max=0.232ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[04/28 18:19:40    180s]           Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:40    180s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[04/28 18:19:40    180s]            Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX2: 2 
[04/28 18:19:40    180s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[04/28 18:19:40    180s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.6 real=0:00:00.6)
[04/28 18:19:40    180s]     Approximately balancing fragments done.
[04/28 18:19:40    180s]     Clock DAG stats after 'Approximately balancing fragments step':
[04/28 18:19:40    180s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:40    180s]       cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:40    180s]       cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:40    180s]       sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:40    180s]       wire capacitance : top=0.000pF, trunk=0.107pF, leaf=0.490pF, total=0.597pF
[04/28 18:19:40    180s]       wire lengths     : top=0.000um, trunk=894.915um, leaf=4096.398um, total=4991.312um
[04/28 18:19:40    180s]       hp wire lengths  : top=0.000um, trunk=655.240um, leaf=1113.055um, total=1768.295um
[04/28 18:19:40    180s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[04/28 18:19:40    180s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[04/28 18:19:40    180s]       Trunk : target=0.234ns count=4 avg=0.165ns sd=0.107ns min=0.005ns max=0.232ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[04/28 18:19:40    180s]       Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:40    180s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[04/28 18:19:40    180s]        Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX2: 2 
[04/28 18:19:40    180s]     Legalizer API calls during this step: 128 succeeded with high effort: 128 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:40    180s]   Approximately balancing fragments step done. (took cpu=0:00:00.7 real=0:00:00.7)
[04/28 18:19:40    180s]   Clock DAG stats after Approximately balancing fragments:
[04/28 18:19:40    180s]     cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:40    180s]     cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:40    180s]     cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:40    180s]     sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:40    180s]     wire capacitance : top=0.000pF, trunk=0.107pF, leaf=0.490pF, total=0.597pF
[04/28 18:19:40    180s]     wire lengths     : top=0.000um, trunk=894.915um, leaf=4096.398um, total=4991.312um
[04/28 18:19:40    180s]     hp wire lengths  : top=0.000um, trunk=655.240um, leaf=1113.055um, total=1768.295um
[04/28 18:19:40    180s]   Clock DAG net violations after Approximately balancing fragments: none
[04/28 18:19:40    180s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[04/28 18:19:40    180s]     Trunk : target=0.234ns count=4 avg=0.165ns sd=0.107ns min=0.005ns max=0.232ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[04/28 18:19:40    180s]     Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:40    180s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[04/28 18:19:40    180s]      Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX2: 2 
[04/28 18:19:40    180s]   Primary reporting skew groups after Approximately balancing fragments:
[04/28 18:19:40    180s]     skew_group clk/func_mode: insertion delay [min=0.934, max=0.944], skew [0.009 vs 0.141]
[04/28 18:19:40    180s]       min path sink: sum_reg[111]/CK
[04/28 18:19:40    180s]       max path sink: iot_out_base_reg[64]/CK
[04/28 18:19:40    180s]   Skew group summary after Approximately balancing fragments:
[04/28 18:19:40    180s]     skew_group clk/func_mode: insertion delay [min=0.934, max=0.944], skew [0.009 vs 0.141]
[04/28 18:19:40    180s]   Improving fragments clock skew...
[04/28 18:19:40    180s]     Clock DAG stats after 'Improving fragments clock skew':
[04/28 18:19:40    180s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:40    180s]       cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:40    180s]       cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:40    180s]       sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:40    180s]       wire capacitance : top=0.000pF, trunk=0.107pF, leaf=0.490pF, total=0.597pF
[04/28 18:19:40    180s]       wire lengths     : top=0.000um, trunk=894.915um, leaf=4096.398um, total=4991.312um
[04/28 18:19:40    180s]       hp wire lengths  : top=0.000um, trunk=655.240um, leaf=1113.055um, total=1768.295um
[04/28 18:19:40    180s]     Clock DAG net violations after 'Improving fragments clock skew': none
[04/28 18:19:40    180s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[04/28 18:19:40    180s]       Trunk : target=0.234ns count=4 avg=0.165ns sd=0.107ns min=0.005ns max=0.232ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[04/28 18:19:40    180s]       Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:40    180s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[04/28 18:19:40    180s]        Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX2: 2 
[04/28 18:19:40    180s]     Primary reporting skew groups after 'Improving fragments clock skew':
[04/28 18:19:40    180s]       skew_group clk/func_mode: insertion delay [min=0.934, max=0.944], skew [0.009 vs 0.141]
[04/28 18:19:40    180s]       min path sink: sum_reg[111]/CK
[04/28 18:19:40    180s]       max path sink: iot_out_base_reg[64]/CK
[04/28 18:19:40    180s]     Skew group summary after 'Improving fragments clock skew':
[04/28 18:19:40    180s]       skew_group clk/func_mode: insertion delay [min=0.934, max=0.944], skew [0.009 vs 0.141]
[04/28 18:19:40    180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:40    180s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:40    180s]   Approximately balancing step...
[04/28 18:19:40    180s]     Resolve constraints - Approximately balancing...
[04/28 18:19:40    180s]     Resolving skew group constraints...
[04/28 18:19:40    180s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[04/28 18:19:40    180s]     Resolving skew group constraints done.
[04/28 18:19:40    180s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:40    180s]     Approximately balancing...
[04/28 18:19:40    180s]       Approximately balancing, wire and cell delays...
[04/28 18:19:40    180s]       Approximately balancing, wire and cell delays, iteration 1...
[04/28 18:19:40    180s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[04/28 18:19:40    180s]           cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:40    180s]           cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:40    180s]           cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:40    180s]           sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:40    180s]           wire capacitance : top=0.000pF, trunk=0.107pF, leaf=0.490pF, total=0.597pF
[04/28 18:19:40    180s]           wire lengths     : top=0.000um, trunk=894.915um, leaf=4096.398um, total=4991.312um
[04/28 18:19:40    180s]           hp wire lengths  : top=0.000um, trunk=655.240um, leaf=1113.055um, total=1768.295um
[04/28 18:19:40    180s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[04/28 18:19:40    180s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[04/28 18:19:40    180s]           Trunk : target=0.234ns count=4 avg=0.165ns sd=0.107ns min=0.005ns max=0.232ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[04/28 18:19:40    180s]           Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:40    180s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[04/28 18:19:40    180s]            Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX2: 2 
[04/28 18:19:40    180s]       Approximately balancing, wire and cell delays, iteration 1 done.
[04/28 18:19:40    180s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:40    180s]     Approximately balancing done.
[04/28 18:19:40    180s]     Clock DAG stats after 'Approximately balancing step':
[04/28 18:19:40    180s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:40    180s]       cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:40    180s]       cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:40    180s]       sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:40    180s]       wire capacitance : top=0.000pF, trunk=0.107pF, leaf=0.490pF, total=0.597pF
[04/28 18:19:40    180s]       wire lengths     : top=0.000um, trunk=894.915um, leaf=4096.398um, total=4991.312um
[04/28 18:19:40    180s]       hp wire lengths  : top=0.000um, trunk=655.240um, leaf=1113.055um, total=1768.295um
[04/28 18:19:40    180s]     Clock DAG net violations after 'Approximately balancing step': none
[04/28 18:19:40    180s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[04/28 18:19:40    180s]       Trunk : target=0.234ns count=4 avg=0.165ns sd=0.107ns min=0.005ns max=0.232ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[04/28 18:19:40    180s]       Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:40    180s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[04/28 18:19:40    180s]        Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX2: 2 
[04/28 18:19:40    180s]     Primary reporting skew groups after 'Approximately balancing step':
[04/28 18:19:40    180s]       skew_group clk/func_mode: insertion delay [min=0.934, max=0.944], skew [0.009 vs 0.141]
[04/28 18:19:40    180s]       min path sink: sum_reg[111]/CK
[04/28 18:19:40    180s]       max path sink: iot_out_base_reg[64]/CK
[04/28 18:19:40    180s]     Skew group summary after 'Approximately balancing step':
[04/28 18:19:40    180s]       skew_group clk/func_mode: insertion delay [min=0.934, max=0.944], skew [0.009 vs 0.141]
[04/28 18:19:40    180s]     BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
[04/28 18:19:40    180s]     {clk/func_mode,WC: 1.071 -> 1.072}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:40    180s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 18:19:40    180s]   Fixing clock tree overload...
[04/28 18:19:40    180s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/28 18:19:40    180s]     Clock DAG stats after 'Fixing clock tree overload':
[04/28 18:19:40    180s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:40    180s]       cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:40    180s]       cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:40    180s]       sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:40    180s]       wire capacitance : top=0.000pF, trunk=0.107pF, leaf=0.490pF, total=0.597pF
[04/28 18:19:40    180s]       wire lengths     : top=0.000um, trunk=894.915um, leaf=4096.398um, total=4991.312um
[04/28 18:19:40    180s]       hp wire lengths  : top=0.000um, trunk=655.240um, leaf=1113.055um, total=1768.295um
[04/28 18:19:40    180s]     Clock DAG net violations after 'Fixing clock tree overload': none
[04/28 18:19:40    180s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[04/28 18:19:40    180s]       Trunk : target=0.234ns count=4 avg=0.165ns sd=0.107ns min=0.005ns max=0.232ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[04/28 18:19:40    180s]       Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:40    180s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[04/28 18:19:40    180s]        Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX2: 2 
[04/28 18:19:40    180s]     Primary reporting skew groups after 'Fixing clock tree overload':
[04/28 18:19:40    180s]       skew_group clk/func_mode: insertion delay [min=0.934, max=0.944], skew [0.009 vs 0.141]
[04/28 18:19:40    180s]       min path sink: sum_reg[111]/CK
[04/28 18:19:40    180s]       max path sink: iot_out_base_reg[64]/CK
[04/28 18:19:40    180s]     Skew group summary after 'Fixing clock tree overload':
[04/28 18:19:40    180s]       skew_group clk/func_mode: insertion delay [min=0.934, max=0.944], skew [0.009 vs 0.141]
[04/28 18:19:40    180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:40    180s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:40    180s]   Approximately balancing paths...
[04/28 18:19:40    180s]     Added 0 buffers.
[04/28 18:19:40    180s]     Clock DAG stats after 'Approximately balancing paths':
[04/28 18:19:40    180s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:40    180s]       cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:40    180s]       cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:40    180s]       sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:40    180s]       wire capacitance : top=0.000pF, trunk=0.107pF, leaf=0.490pF, total=0.597pF
[04/28 18:19:40    180s]       wire lengths     : top=0.000um, trunk=894.915um, leaf=4096.398um, total=4991.312um
[04/28 18:19:40    180s]       hp wire lengths  : top=0.000um, trunk=655.240um, leaf=1113.055um, total=1768.295um
[04/28 18:19:40    180s]     Clock DAG net violations after 'Approximately balancing paths': none
[04/28 18:19:40    180s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[04/28 18:19:40    180s]       Trunk : target=0.234ns count=4 avg=0.165ns sd=0.107ns min=0.005ns max=0.232ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[04/28 18:19:40    180s]       Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:40    180s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[04/28 18:19:40    180s]        Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX2: 2 
[04/28 18:19:40    180s]     Primary reporting skew groups after 'Approximately balancing paths':
[04/28 18:19:40    180s]       skew_group clk/func_mode: insertion delay [min=0.934, max=0.944, avg=0.941, sd=0.002], skew [0.009 vs 0.141], 100% {0.934, 0.944} (wid=0.017 ws=0.007) (gid=0.928 gs=0.004)
[04/28 18:19:40    180s]       min path sink: sum_reg[111]/CK
[04/28 18:19:40    180s]       max path sink: iot_out_base_reg[64]/CK
[04/28 18:19:40    180s]     Skew group summary after 'Approximately balancing paths':
[04/28 18:19:40    180s]       skew_group clk/func_mode: insertion delay [min=0.934, max=0.944, avg=0.941, sd=0.002], skew [0.009 vs 0.141], 100% {0.934, 0.944} (wid=0.017 ws=0.007) (gid=0.928 gs=0.004)
[04/28 18:19:40    180s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:40    180s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:40    180s]   Stage::Balancing done. (took cpu=0:00:00.8 real=0:00:00.8)
[04/28 18:19:40    180s]   Stage::Polishing...
[04/28 18:19:40    180s]   Merging balancing drivers for power...
[04/28 18:19:40    180s]     Clock tree timing engine global stage delay update for DC_max:setup.late...
[04/28 18:19:40    181s]     Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:40    181s]     Tried: 11 Succeeded: 0
[04/28 18:19:40    181s]     Clock DAG stats after 'Merging balancing drivers for power':
[04/28 18:19:40    181s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:40    181s]       cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:40    181s]       cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:40    181s]       sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:40    181s]       wire capacitance : top=0.000pF, trunk=0.107pF, leaf=0.490pF, total=0.597pF
[04/28 18:19:40    181s]       wire lengths     : top=0.000um, trunk=894.915um, leaf=4096.398um, total=4991.312um
[04/28 18:19:40    181s]       hp wire lengths  : top=0.000um, trunk=655.240um, leaf=1113.055um, total=1768.295um
[04/28 18:19:40    181s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[04/28 18:19:40    181s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[04/28 18:19:40    181s]       Trunk : target=0.234ns count=4 avg=0.165ns sd=0.107ns min=0.005ns max=0.232ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[04/28 18:19:40    181s]       Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:40    181s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[04/28 18:19:40    181s]        Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX2: 2 
[04/28 18:19:40    181s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[04/28 18:19:40    181s]       skew_group clk/func_mode: insertion delay [min=0.935, max=0.944], skew [0.009 vs 0.141]
[04/28 18:19:40    181s]       min path sink: sum_reg[111]/CK
[04/28 18:19:40    181s]       max path sink: iot_out_reg[66]/CK
[04/28 18:19:40    181s]     Skew group summary after 'Merging balancing drivers for power':
[04/28 18:19:40    181s]       skew_group clk/func_mode: insertion delay [min=0.935, max=0.944], skew [0.009 vs 0.141]
[04/28 18:19:40    181s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:40    181s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:40    181s]   Checking for inverting clock gates...
[04/28 18:19:40    181s]   Checking for inverting clock gates done.
[04/28 18:19:40    181s]   Improving clock skew...
[04/28 18:19:40    181s]     Clock DAG stats after 'Improving clock skew':
[04/28 18:19:40    181s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:40    181s]       cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:40    181s]       cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:40    181s]       sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:40    181s]       wire capacitance : top=0.000pF, trunk=0.107pF, leaf=0.490pF, total=0.597pF
[04/28 18:19:40    181s]       wire lengths     : top=0.000um, trunk=894.915um, leaf=4096.398um, total=4991.312um
[04/28 18:19:40    181s]       hp wire lengths  : top=0.000um, trunk=655.240um, leaf=1113.055um, total=1768.295um
[04/28 18:19:40    181s]     Clock DAG net violations after 'Improving clock skew': none
[04/28 18:19:40    181s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[04/28 18:19:40    181s]       Trunk : target=0.234ns count=4 avg=0.165ns sd=0.107ns min=0.005ns max=0.232ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[04/28 18:19:40    181s]       Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:40    181s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[04/28 18:19:40    181s]        Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX2: 2 
[04/28 18:19:40    181s]     Primary reporting skew groups after 'Improving clock skew':
[04/28 18:19:40    181s]       skew_group clk/func_mode: insertion delay [min=0.935, max=0.944, avg=0.941, sd=0.002], skew [0.009 vs 0.141], 100% {0.935, 0.944} (wid=0.017 ws=0.007) (gid=0.929 gs=0.004)
[04/28 18:19:40    181s]       min path sink: sum_reg[111]/CK
[04/28 18:19:40    181s]       max path sink: iot_out_reg[66]/CK
[04/28 18:19:40    181s]     Skew group summary after 'Improving clock skew':
[04/28 18:19:40    181s]       skew_group clk/func_mode: insertion delay [min=0.935, max=0.944, avg=0.941, sd=0.002], skew [0.009 vs 0.141], 100% {0.935, 0.944} (wid=0.017 ws=0.007) (gid=0.929 gs=0.004)
[04/28 18:19:40    181s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:40    181s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:40    181s]   Reducing clock tree power 3...
[04/28 18:19:40    181s]     Initial gate capacitance is (rise=0.798pF fall=0.798pF).
[04/28 18:19:40    181s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/28 18:19:40    181s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:40    181s]     100% 
[04/28 18:19:40    181s]     Clock DAG stats after 'Reducing clock tree power 3':
[04/28 18:19:40    181s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:40    181s]       cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:40    181s]       cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:40    181s]       sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:40    181s]       wire capacitance : top=0.000pF, trunk=0.107pF, leaf=0.490pF, total=0.597pF
[04/28 18:19:40    181s]       wire lengths     : top=0.000um, trunk=894.915um, leaf=4096.398um, total=4991.312um
[04/28 18:19:40    181s]       hp wire lengths  : top=0.000um, trunk=655.240um, leaf=1113.055um, total=1768.295um
[04/28 18:19:40    181s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[04/28 18:19:40    181s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[04/28 18:19:40    181s]       Trunk : target=0.234ns count=4 avg=0.165ns sd=0.107ns min=0.005ns max=0.232ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[04/28 18:19:40    181s]       Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:40    181s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[04/28 18:19:40    181s]        Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX2: 2 
[04/28 18:19:40    181s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[04/28 18:19:40    181s]       skew_group clk/func_mode: insertion delay [min=0.935, max=0.944, avg=0.941, sd=0.002], skew [0.009 vs 0.141], 100% {0.935, 0.944} (wid=0.017 ws=0.007) (gid=0.929 gs=0.004)
[04/28 18:19:40    181s]       min path sink: sum_reg[111]/CK
[04/28 18:19:40    181s]       max path sink: iot_out_reg[66]/CK
[04/28 18:19:40    181s]     Skew group summary after 'Reducing clock tree power 3':
[04/28 18:19:40    181s]       skew_group clk/func_mode: insertion delay [min=0.935, max=0.944, avg=0.941, sd=0.002], skew [0.009 vs 0.141], 100% {0.935, 0.944} (wid=0.017 ws=0.007) (gid=0.929 gs=0.004)
[04/28 18:19:40    181s]     Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:40    181s]   Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 18:19:40    181s]   Improving insertion delay...
[04/28 18:19:40    181s]     Clock DAG stats after 'Improving insertion delay':
[04/28 18:19:40    181s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:40    181s]       cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:40    181s]       cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:40    181s]       sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:40    181s]       wire capacitance : top=0.000pF, trunk=0.107pF, leaf=0.490pF, total=0.597pF
[04/28 18:19:40    181s]       wire lengths     : top=0.000um, trunk=894.915um, leaf=4096.398um, total=4991.312um
[04/28 18:19:40    181s]       hp wire lengths  : top=0.000um, trunk=655.240um, leaf=1113.055um, total=1768.295um
[04/28 18:19:40    181s]     Clock DAG net violations after 'Improving insertion delay': none
[04/28 18:19:40    181s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[04/28 18:19:40    181s]       Trunk : target=0.234ns count=4 avg=0.165ns sd=0.107ns min=0.005ns max=0.232ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[04/28 18:19:40    181s]       Leaf  : target=0.234ns count=6 avg=0.158ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:40    181s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[04/28 18:19:40    181s]        Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX2: 2 
[04/28 18:19:40    181s]     Primary reporting skew groups after 'Improving insertion delay':
[04/28 18:19:40    181s]       skew_group clk/func_mode: insertion delay [min=0.935, max=0.944, avg=0.941, sd=0.002], skew [0.009 vs 0.141], 100% {0.935, 0.944} (wid=0.017 ws=0.007) (gid=0.929 gs=0.004)
[04/28 18:19:40    181s]       min path sink: sum_reg[111]/CK
[04/28 18:19:40    181s]       max path sink: iot_out_reg[66]/CK
[04/28 18:19:40    181s]     Skew group summary after 'Improving insertion delay':
[04/28 18:19:40    181s]       skew_group clk/func_mode: insertion delay [min=0.935, max=0.944, avg=0.941, sd=0.002], skew [0.009 vs 0.141], 100% {0.935, 0.944} (wid=0.017 ws=0.007) (gid=0.929 gs=0.004)
[04/28 18:19:40    181s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:40    181s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:40    181s]   Wire Opt OverFix...
[04/28 18:19:40    181s]     Wire Reduction extra effort...
[04/28 18:19:40    181s]       Artificially removing short and long paths...
[04/28 18:19:40    181s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:40    181s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:40    181s]       Global shorten wires A0...
[04/28 18:19:40    181s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:40    181s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:40    181s]       Move For Wirelength - core...
[04/28 18:19:40    181s]         Move for wirelength. considered=10, filtered=10, permitted=9, cannotCompute=0, computed=9, moveTooSmall=0, resolved=9, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=9, accepted=0
[04/28 18:19:40    181s]         Max accepted move=0.000um, total accepted move=0.000um
[04/28 18:19:40    181s]         Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:40    181s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 18:19:40    181s]       Global shorten wires A1...
[04/28 18:19:40    181s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:40    181s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:40    181s]       Move For Wirelength - core...
[04/28 18:19:40    181s]         Move for wirelength. considered=10, filtered=10, permitted=9, cannotCompute=0, computed=9, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[04/28 18:19:40    181s]         Max accepted move=0.000um, total accepted move=0.000um
[04/28 18:19:40    181s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:40    181s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:40    181s]       Global shorten wires B...
[04/28 18:19:40    181s]         Modifying slew-target multiplier from 1 to 0.95
[04/28 18:19:40    181s]         Reverting slew-target multiplier from 0.95 to 1
[04/28 18:19:40    181s]         Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:40    181s]       Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 18:19:40    181s]       Move For Wirelength - branch...
[04/28 18:19:40    181s]         Move for wirelength. considered=10, filtered=10, permitted=9, cannotCompute=0, computed=9, moveTooSmall=0, resolved=3, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=1
[04/28 18:19:40    181s]         Max accepted move=17.960um, total accepted move=17.960um, average move=17.960um
[04/28 18:19:40    181s]         Move for wirelength. considered=10, filtered=10, permitted=9, cannotCompute=0, computed=9, moveTooSmall=0, resolved=2, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[04/28 18:19:40    181s]         Max accepted move=0.000um, total accepted move=0.000um
[04/28 18:19:40    181s]         Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:40    181s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:40    181s]       Clock DAG stats after 'Wire Reduction extra effort':
[04/28 18:19:40    181s]         cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:40    181s]         cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:40    181s]         cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:40    181s]         sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:40    181s]         wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.488pF, total=0.593pF
[04/28 18:19:40    181s]         wire lengths     : top=0.000um, trunk=881.495um, leaf=4076.228um, total=4957.723um
[04/28 18:19:40    181s]         hp wire lengths  : top=0.000um, trunk=646.520um, leaf=1107.520um, total=1754.040um
[04/28 18:19:40    181s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[04/28 18:19:40    181s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[04/28 18:19:40    181s]         Trunk : target=0.234ns count=4 avg=0.164ns sd=0.106ns min=0.005ns max=0.232ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[04/28 18:19:40    181s]         Leaf  : target=0.234ns count=6 avg=0.157ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:40    181s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[04/28 18:19:40    181s]          Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX2: 2 
[04/28 18:19:40    181s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[04/28 18:19:40    181s]         skew_group clk/func_mode: insertion delay [min=0.930, max=0.939, avg=0.936, sd=0.003], skew [0.009 vs 0.141], 100% {0.930, 0.939} (wid=0.016 ws=0.011) (gid=0.926 gs=0.005)
[04/28 18:19:40    181s]       min path sink: sum_reg[111]/CK
[04/28 18:19:40    181s]       max path sink: iot_out_reg[66]/CK
[04/28 18:19:40    181s]       Skew group summary after 'Wire Reduction extra effort':
[04/28 18:19:40    181s]         skew_group clk/func_mode: insertion delay [min=0.930, max=0.939, avg=0.936, sd=0.003], skew [0.009 vs 0.141], 100% {0.930, 0.939} (wid=0.016 ws=0.011) (gid=0.926 gs=0.005)
[04/28 18:19:40    181s]       Legalizer API calls during this step: 51 succeeded with high effort: 51 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:40    181s]     Wire Reduction extra effort done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/28 18:19:40    181s]     Optimizing orientation...
[04/28 18:19:40    181s]     FlipOpt...
[04/28 18:19:40    181s]     Optimizing orientation on clock cells...
[04/28 18:19:40    181s]       Orientation Wirelength Optimization: Attempted = 11 , Succeeded = 1 , Wirelength increased = 8 , CannotMove = 2 , Illegal = 0 , Other = 0
[04/28 18:19:40    181s]     Optimizing orientation on clock cells done.
[04/28 18:19:40    181s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:40    181s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:40    181s]     Clock DAG stats after 'Wire Opt OverFix':
[04/28 18:19:40    181s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:40    181s]       cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:40    181s]       cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:40    181s]       sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:40    181s]       wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.488pF, total=0.593pF
[04/28 18:19:40    181s]       wire lengths     : top=0.000um, trunk=880.515um, leaf=4077.053um, total=4957.568um
[04/28 18:19:40    181s]       hp wire lengths  : top=0.000um, trunk=646.520um, leaf=1107.520um, total=1754.040um
[04/28 18:19:40    181s]     Clock DAG net violations after 'Wire Opt OverFix': none
[04/28 18:19:40    181s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[04/28 18:19:40    181s]       Trunk : target=0.234ns count=4 avg=0.164ns sd=0.106ns min=0.005ns max=0.232ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[04/28 18:19:40    181s]       Leaf  : target=0.234ns count=6 avg=0.157ns sd=0.002ns min=0.154ns max=0.160ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:40    181s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[04/28 18:19:40    181s]        Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX2: 2 
[04/28 18:19:40    181s]     Primary reporting skew groups after 'Wire Opt OverFix':
[04/28 18:19:40    181s]       skew_group clk/func_mode: insertion delay [min=0.930, max=0.940, avg=0.936, sd=0.003], skew [0.010 vs 0.141], 100% {0.930, 0.940} (wid=0.016 ws=0.011) (gid=0.926 gs=0.005)
[04/28 18:19:40    181s]       min path sink: sum_reg[111]/CK
[04/28 18:19:40    181s]       max path sink: iot_out_reg[66]/CK
[04/28 18:19:40    181s]     Skew group summary after 'Wire Opt OverFix':
[04/28 18:19:40    181s]       skew_group clk/func_mode: insertion delay [min=0.930, max=0.940, avg=0.936, sd=0.003], skew [0.010 vs 0.141], 100% {0.930, 0.940} (wid=0.016 ws=0.011) (gid=0.926 gs=0.005)
[04/28 18:19:40    181s]     Legalizer API calls during this step: 51 succeeded with high effort: 51 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:40    181s]   Wire Opt OverFix done. (took cpu=0:00:00.4 real=0:00:00.4)
[04/28 18:19:40    181s]   Total capacitance is (rise=1.391pF fall=1.391pF), of which (rise=0.593pF fall=0.593pF) is wire, and (rise=0.798pF fall=0.798pF) is gate.
[04/28 18:19:40    181s]   Stage::Polishing done. (took cpu=0:00:00.5 real=0:00:00.6)
[04/28 18:19:40    181s]   Stage::Updating netlist...
[04/28 18:19:40    181s]   Reset timing graph...
[04/28 18:19:40    181s] Ignoring AAE DB Resetting ...
[04/28 18:19:40    181s]   Reset timing graph done.
[04/28 18:19:40    181s]   Setting non-default rules before calling refine place.
[04/28 18:19:41    181s]   Leaving CCOpt scope - ClockRefiner...
[04/28 18:19:41    181s] Assigned high priority to 9 cells.
[04/28 18:19:41    181s]   Performing Clock Only Refine Place.
[04/28 18:19:41    181s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Skipped, Datapath : Skipped
[04/28 18:19:41    181s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1294.1M
[04/28 18:19:41    181s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1294.1M
[04/28 18:19:41    181s] #spOpts: mergeVia=F 
[04/28 18:19:41    181s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1294.1M
[04/28 18:19:41    181s] Info: 9 insts are soft-fixed.
[04/28 18:19:41    181s] OPERPROF:       Starting CMU at level 4, MEM:1294.1M
[04/28 18:19:41    181s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1294.1M
[04/28 18:19:41    181s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.055, MEM:1294.1M
[04/28 18:19:41    181s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1294.1MB).
[04/28 18:19:41    181s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.062, MEM:1294.1M
[04/28 18:19:41    181s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.063, MEM:1294.1M
[04/28 18:19:41    181s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9554.6
[04/28 18:19:41    181s] OPERPROF: Starting RefinePlace at level 1, MEM:1294.1M
[04/28 18:19:41    181s] *** Starting refinePlace (0:03:02 mem=1294.1M) ***
[04/28 18:19:41    181s] Total net bbox length = 9.267e+04 (4.317e+04 4.951e+04) (ext = 1.465e+04)
[04/28 18:19:41    181s] Info: 9 insts are soft-fixed.
[04/28 18:19:41    181s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:19:41    181s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:19:41    181s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1294.1M
[04/28 18:19:41    181s] Starting refinePlace ...
[04/28 18:19:41    181s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:19:41    181s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1294.1MB
[04/28 18:19:41    181s] Statistics of distance of Instance movement in refine placement:
[04/28 18:19:41    181s]   maximum (X+Y) =         0.00 um
[04/28 18:19:41    181s]   mean    (X+Y) =         0.00 um
[04/28 18:19:41    181s] Summary Report:
[04/28 18:19:41    181s] Instances move: 0 (out of 4320 movable)
[04/28 18:19:41    181s] Instances flipped: 0
[04/28 18:19:41    181s] Mean displacement: 0.00 um
[04/28 18:19:41    181s] Max displacement: 0.00 um 
[04/28 18:19:41    181s] Total instances moved : 0
[04/28 18:19:41    181s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.003, MEM:1294.1M
[04/28 18:19:41    181s] Total net bbox length = 9.267e+04 (4.317e+04 4.951e+04) (ext = 1.465e+04)
[04/28 18:19:41    181s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1294.1MB
[04/28 18:19:41    181s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1294.1MB) @(0:03:02 - 0:03:02).
[04/28 18:19:41    181s] *** Finished refinePlace (0:03:02 mem=1294.1M) ***
[04/28 18:19:41    181s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9554.6
[04/28 18:19:41    181s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.016, MEM:1294.1M
[04/28 18:19:41    181s]   Moved 0, flipped 0 and cell swapped 0 of 536 clock instance(s) during refinement.
[04/28 18:19:41    181s]   The largest move was 0 microns for .
[04/28 18:19:41    181s] Moved 0 and flipped 0 of 9 clock instances (excluding sinks) during refinement
[04/28 18:19:41    181s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[04/28 18:19:41    181s] Moved 0 and flipped 0 of 527 clock sinks during refinement.
[04/28 18:19:41    181s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[04/28 18:19:41    181s] Revert refine place priority changes on 0 cells.
[04/28 18:19:41    181s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 18:19:41    181s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 18:19:41    181s]   CCOpt::Phase::Implementation done. (took cpu=0:00:01.6 real=0:00:01.7)
[04/28 18:19:41    181s]   CCOpt::Phase::eGRPC...
[04/28 18:19:41    181s]   eGR Post Conditioning loop iteration 0...
[04/28 18:19:41    181s]     Clock implementation routing...
[04/28 18:19:41    181s]       Leaving CCOpt scope - Routing Tools...
[04/28 18:19:41    181s] Net route status summary:
[04/28 18:19:41    181s]   Clock:        10 (unrouted=10, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 18:19:41    181s]   Non-clock:  4871 (unrouted=23, trialRouted=4848, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=23, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 18:19:41    181s]       Routing using eGR only...
[04/28 18:19:41    181s]         Early Global Route - eGR->NR step...
[04/28 18:19:41    181s] (ccopt eGR): There are 10 nets for routing of which 10 have one or more fixed wires.
[04/28 18:19:41    181s] (ccopt eGR): Start to route 10 all nets
[04/28 18:19:41    181s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Started Loading and Dumping File ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Reading DB...
[04/28 18:19:41    181s] (I)       Read data from FE... (mem=1294.1M)
[04/28 18:19:41    181s] (I)       Read nodes and places... (mem=1294.1M)
[04/28 18:19:41    181s] (I)       Done Read nodes and places (cpu=0.000s, mem=1294.1M)
[04/28 18:19:41    181s] (I)       Read nets... (mem=1294.1M)
[04/28 18:19:41    181s] (I)       Done Read nets (cpu=0.010s, mem=1294.1M)
[04/28 18:19:41    181s] (I)       Done Read data from FE (cpu=0.010s, mem=1294.1M)
[04/28 18:19:41    181s] (I)       before initializing RouteDB syMemory usage = 1294.1 MB
[04/28 18:19:41    181s] (I)       Clean congestion better: true
[04/28 18:19:41    181s] (I)       Estimate vias on DPT layer: true
[04/28 18:19:41    181s] (I)       Clean congestion LA rounds: 5
[04/28 18:19:41    181s] (I)       Layer constraints as soft constraints: true
[04/28 18:19:41    181s] (I)       Soft top layer         : true
[04/28 18:19:41    181s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[04/28 18:19:41    181s] (I)       Better NDR handling    : true
[04/28 18:19:41    181s] (I)       Routing cost fix for NDR handling: true
[04/28 18:19:41    181s] (I)       Update initial WL after Phase 1a: true
[04/28 18:19:41    181s] (I)       Block tracks for preroutes: true
[04/28 18:19:41    181s] (I)       Assign IRoute by net group key: true
[04/28 18:19:41    181s] (I)       Block unroutable channels: true
[04/28 18:19:41    181s] (I)       Block unroutable channel fix: true
[04/28 18:19:41    181s] (I)       Block unroutable channels 3D: true
[04/28 18:19:41    181s] (I)       Check blockage within NDR space in TA: true
[04/28 18:19:41    181s] (I)       Handle EOL spacing     : true
[04/28 18:19:41    181s] (I)       Honor MSV route constraint: false
[04/28 18:19:41    181s] (I)       Maximum routing layer  : 127
[04/28 18:19:41    181s] (I)       Minimum routing layer  : 2
[04/28 18:19:41    181s] (I)       Supply scale factor H  : 1.00
[04/28 18:19:41    181s] (I)       Supply scale factor V  : 1.00
[04/28 18:19:41    181s] (I)       Tracks used by clock wire: 0
[04/28 18:19:41    181s] (I)       Reverse direction      : 
[04/28 18:19:41    181s] (I)       Honor partition pin guides: true
[04/28 18:19:41    181s] (I)       Route selected nets only: true
[04/28 18:19:41    181s] (I)       Route secondary PG pins: false
[04/28 18:19:41    181s] (I)       Second PG max fanout   : 2147483647
[04/28 18:19:41    181s] (I)       Refine MST             : true
[04/28 18:19:41    181s] (I)       Honor PRL              : true
[04/28 18:19:41    181s] (I)       Strong congestion aware: true
[04/28 18:19:41    181s] (I)       Improved initial location for IRoutes: true
[04/28 18:19:41    181s] (I)       Multi panel TA         : true
[04/28 18:19:41    181s] (I)       Penalize wire overlap  : true
[04/28 18:19:41    181s] (I)       Expand small instance blockage: true
[04/28 18:19:41    181s] (I)       Reduce via in TA       : true
[04/28 18:19:41    181s] (I)       SS-aware routing       : true
[04/28 18:19:41    181s] (I)       Improve tree edge sharing: true
[04/28 18:19:41    181s] (I)       Improve 2D via estimation: true
[04/28 18:19:41    181s] (I)       Refine Steiner tree    : true
[04/28 18:19:41    181s] (I)       Build spine tree       : true
[04/28 18:19:41    181s] (I)       Model pass through capacity: true
[04/28 18:19:41    181s] (I)       Extend blockages by a half GCell: true
[04/28 18:19:41    181s] (I)       Partial layer blockage modeling: true
[04/28 18:19:41    181s] (I)       Consider pin shapes    : true
[04/28 18:19:41    181s] (I)       Consider pin shapes for all nodes: true
[04/28 18:19:41    181s] (I)       Consider NR APA        : true
[04/28 18:19:41    181s] (I)       Consider IO pin shape  : true
[04/28 18:19:41    181s] (I)       Fix pin connection bug : true
[04/28 18:19:41    181s] (I)       Consider layer RC for local wires: true
[04/28 18:19:41    181s] (I)       LA-aware pin escape length: 2
[04/28 18:19:41    181s] (I)       Split for must join    : true
[04/28 18:19:41    181s] (I)       Route guide main branches file: /tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/.rgfW0JyK9.trunk.1
[04/28 18:19:41    181s] (I)       Route guide min downstream WL type: SUBTREE
[04/28 18:19:41    181s] (I)       Routing effort level   : 10000
[04/28 18:19:41    181s] (I)       Special modeling for N7: 0
[04/28 18:19:41    181s] (I)       Special modeling for N6: 0
[04/28 18:19:41    181s] (I)       N3 special modeling    : 0
[04/28 18:19:41    181s] (I)       Special modeling for N5 v6: 0
[04/28 18:19:41    181s] (I)       Special settings for S4 designs: 0
[04/28 18:19:41    181s] (I)       Special settings for S5 designs v2: 0
[04/28 18:19:41    181s] (I)       Special settings for S7 designs: 0
[04/28 18:19:41    181s] (I)       Special settings for S8 designs: 0
[04/28 18:19:41    181s] (I)       Prefer layer length threshold: 8
[04/28 18:19:41    181s] (I)       Overflow penalty cost  : 10
[04/28 18:19:41    181s] (I)       A-star cost            : 0.30
[04/28 18:19:41    181s] (I)       Misalignment cost      : 10.00
[04/28 18:19:41    181s] (I)       Threshold for short IRoute: 6
[04/28 18:19:41    181s] (I)       Via cost during post routing: 1.00
[04/28 18:19:41    181s] (I)       Layer congestion ratio : 1.00
[04/28 18:19:41    181s] (I)       source-to-sink ratio   : 0.30
[04/28 18:19:41    181s] (I)       Scenic ratio bound     : 3.00
[04/28 18:19:41    181s] (I)       Segment layer relax scenic ratio: 1.25
[04/28 18:19:41    181s] (I)       Source-sink aware LA ratio: 0.50
[04/28 18:19:41    181s] (I)       PG-aware similar topology routing: true
[04/28 18:19:41    181s] (I)       Maze routing via cost fix: true
[04/28 18:19:41    181s] (I)       Apply PRL on PG terms  : true
[04/28 18:19:41    181s] (I)       Apply PRL on obs objects: true
[04/28 18:19:41    181s] (I)       Handle range-type spacing rules: true
[04/28 18:19:41    181s] (I)       Apply function for special wires: true
[04/28 18:19:41    181s] (I)       Layer by layer blockage reading: true
[04/28 18:19:41    181s] (I)       Offset calculation fix : true
[04/28 18:19:41    181s] (I)       Parallel spacing query fix: true
[04/28 18:19:41    181s] (I)       Force source to root IR: true
[04/28 18:19:41    181s] (I)       Layer Weights          : L2:4 L3:2.5
[04/28 18:19:41    181s] (I)       Route stripe layer range: 
[04/28 18:19:41    181s] (I)       Honor partition fences : 
[04/28 18:19:41    181s] (I)       Honor partition pin    : 
[04/28 18:19:41    181s] (I)       Honor partition fences with feedthrough: 
[04/28 18:19:41    181s] (I)       Do not relax to DPT layer: true
[04/28 18:19:41    181s] (I)       Pass through capacity modeling: true
[04/28 18:19:41    181s] (I)       Counted 655 PG shapes. We will not process PG shapes layer by layer.
[04/28 18:19:41    181s] (I)       build grid graph
[04/28 18:19:41    181s] (I)       build grid graph start
[04/28 18:19:41    181s] [NR-eGR] Track table information for default rule: 
[04/28 18:19:41    181s] [NR-eGR] METAL1 has no routable track
[04/28 18:19:41    181s] [NR-eGR] METAL2 has single uniform track structure
[04/28 18:19:41    181s] [NR-eGR] METAL3 has single uniform track structure
[04/28 18:19:41    181s] [NR-eGR] METAL4 has single uniform track structure
[04/28 18:19:41    181s] [NR-eGR] METAL5 has single uniform track structure
[04/28 18:19:41    181s] [NR-eGR] METAL6 has single uniform track structure
[04/28 18:19:41    181s] [NR-eGR] METAL7 has single uniform track structure
[04/28 18:19:41    181s] [NR-eGR] METAL8 has single uniform track structure
[04/28 18:19:41    181s] (I)       build grid graph end
[04/28 18:19:41    181s] (I)       ===========================================================================
[04/28 18:19:41    181s] (I)       == Report All Rule Vias ==
[04/28 18:19:41    181s] (I)       ===========================================================================
[04/28 18:19:41    181s] (I)        Via Rule : (Default)
[04/28 18:19:41    181s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/28 18:19:41    181s] (I)       ---------------------------------------------------------------------------
[04/28 18:19:41    181s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[04/28 18:19:41    181s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[04/28 18:19:41    181s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[04/28 18:19:41    181s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[04/28 18:19:41    181s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[04/28 18:19:41    181s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[04/28 18:19:41    181s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[04/28 18:19:41    181s] (I)        8    0 : ---                         0 : ---                      
[04/28 18:19:41    181s] (I)       ===========================================================================
[04/28 18:19:41    181s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Num PG vias on layer 1 : 0
[04/28 18:19:41    181s] (I)       Num PG vias on layer 2 : 0
[04/28 18:19:41    181s] (I)       Num PG vias on layer 3 : 0
[04/28 18:19:41    181s] (I)       Num PG vias on layer 4 : 0
[04/28 18:19:41    181s] (I)       Num PG vias on layer 5 : 0
[04/28 18:19:41    181s] (I)       Num PG vias on layer 6 : 0
[04/28 18:19:41    181s] (I)       Num PG vias on layer 7 : 0
[04/28 18:19:41    181s] (I)       Num PG vias on layer 8 : 0
[04/28 18:19:41    181s] [NR-eGR] Read 744 PG shapes
[04/28 18:19:41    181s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] [NR-eGR] #Routing Blockages  : 0
[04/28 18:19:41    181s] [NR-eGR] #Instance Blockages : 0
[04/28 18:19:41    181s] [NR-eGR] #PG Blockages       : 744
[04/28 18:19:41    181s] [NR-eGR] #Bump Blockages     : 0
[04/28 18:19:41    181s] [NR-eGR] #Boundary Blockages : 0
[04/28 18:19:41    181s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/28 18:19:41    181s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 18:19:41    181s] (I)       readDataFromPlaceDB
[04/28 18:19:41    181s] (I)       Read net information..
[04/28 18:19:41    181s] [NR-eGR] Read numTotalNets=4858  numIgnoredNets=4848
[04/28 18:19:41    181s] (I)       Read testcase time = 0.000 seconds
[04/28 18:19:41    181s] 
[04/28 18:19:41    181s] [NR-eGR] Connected 0 must-join pins/ports
[04/28 18:19:41    181s] (I)       early_global_route_priority property id does not exist.
[04/28 18:19:41    181s] (I)       Start initializing grid graph
[04/28 18:19:41    181s] (I)       End initializing grid graph
[04/28 18:19:41    181s] (I)       Model blockages into capacity
[04/28 18:19:41    181s] (I)       Read Num Blocks=744  Num Prerouted Wires=0  Num CS=0
[04/28 18:19:41    181s] (I)       Started Modeling ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Started Modeling Layer 1 ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Started Modeling Layer 2 ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Layer 1 (V) : #blockages 276 : #preroutes 0
[04/28 18:19:41    181s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Started Modeling Layer 3 ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Layer 2 (H) : #blockages 276 : #preroutes 0
[04/28 18:19:41    181s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Started Modeling Layer 4 ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Layer 3 (V) : #blockages 168 : #preroutes 0
[04/28 18:19:41    181s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Started Modeling Layer 5 ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 0
[04/28 18:19:41    181s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Started Modeling Layer 6 ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[04/28 18:19:41    181s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Started Modeling Layer 7 ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[04/28 18:19:41    181s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Started Modeling Layer 8 ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[04/28 18:19:41    181s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Moved 0 terms for better access 
[04/28 18:19:41    181s] (I)       Number of ignored nets = 0
[04/28 18:19:41    181s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/28 18:19:41    181s] (I)       Number of clock nets = 10.  Ignored: No
[04/28 18:19:41    181s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/28 18:19:41    181s] (I)       Number of special nets = 0.  Ignored: Yes
[04/28 18:19:41    181s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/28 18:19:41    181s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/28 18:19:41    181s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/28 18:19:41    181s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/28 18:19:41    181s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 18:19:41    181s] [NR-eGR] There are 10 clock nets ( 10 with NDR ).
[04/28 18:19:41    181s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1294.1 MB
[04/28 18:19:41    181s] (I)       Ndr track 0 does not exist
[04/28 18:19:41    181s] (I)       Ndr track 0 does not exist
[04/28 18:19:41    181s] (I)       Layer1  viaCost=200.00
[04/28 18:19:41    181s] (I)       Layer2  viaCost=200.00
[04/28 18:19:41    181s] (I)       Layer3  viaCost=200.00
[04/28 18:19:41    181s] (I)       Layer4  viaCost=200.00
[04/28 18:19:41    181s] (I)       Layer5  viaCost=200.00
[04/28 18:19:41    181s] (I)       Layer6  viaCost=200.00
[04/28 18:19:41    181s] (I)       Layer7  viaCost=200.00
[04/28 18:19:41    181s] (I)       ---------------------Grid Graph Info--------------------
[04/28 18:19:41    181s] (I)       Routing area        : (0, 0) - (667920, 662560)
[04/28 18:19:41    181s] (I)       Core area           : (80040, 80360) - (587880, 582200)
[04/28 18:19:41    181s] (I)       Site width          :   920  (dbu)
[04/28 18:19:41    181s] (I)       Row height          :  7380  (dbu)
[04/28 18:19:41    181s] (I)       GCell width         :  7380  (dbu)
[04/28 18:19:41    181s] (I)       GCell height        :  7380  (dbu)
[04/28 18:19:41    181s] (I)       Grid                :    90    89     8
[04/28 18:19:41    181s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[04/28 18:19:41    181s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/28 18:19:41    181s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/28 18:19:41    181s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/28 18:19:41    181s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/28 18:19:41    181s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[04/28 18:19:41    181s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/28 18:19:41    181s] (I)       First track coord   :     0   460   410   460   410   460   410  2300
[04/28 18:19:41    181s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/28 18:19:41    181s] (I)       Total num of tracks :     0   726   808   726   808   726   808   290
[04/28 18:19:41    181s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/28 18:19:41    181s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/28 18:19:41    181s] (I)       --------------------------------------------------------
[04/28 18:19:41    181s] 
[04/28 18:19:41    181s] [NR-eGR] ============ Routing rule table ============
[04/28 18:19:41    181s] [NR-eGR] Rule id: 0  Nets: 10 
[04/28 18:19:41    181s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[04/28 18:19:41    181s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[04/28 18:19:41    181s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[04/28 18:19:41    181s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:19:41    181s] [NR-eGR] Rule id: 1  Nets: 0 
[04/28 18:19:41    181s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/28 18:19:41    181s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/28 18:19:41    181s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:19:41    181s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:19:41    181s] [NR-eGR] ========================================
[04/28 18:19:41    181s] [NR-eGR] 
[04/28 18:19:41    181s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/28 18:19:41    181s] (I)       blocked tracks on layer2 : = 1520 / 64614 (2.35%)
[04/28 18:19:41    181s] (I)       blocked tracks on layer3 : = 484 / 72720 (0.67%)
[04/28 18:19:41    181s] (I)       blocked tracks on layer4 : = 4460 / 64614 (6.90%)
[04/28 18:19:41    181s] (I)       blocked tracks on layer5 : = 1958 / 72720 (2.69%)
[04/28 18:19:41    181s] (I)       blocked tracks on layer6 : = 0 / 64614 (0.00%)
[04/28 18:19:41    181s] (I)       blocked tracks on layer7 : = 0 / 72720 (0.00%)
[04/28 18:19:41    181s] (I)       blocked tracks on layer8 : = 0 / 25810 (0.00%)
[04/28 18:19:41    181s] (I)       After initializing earlyGlobalRoute syMemory usage = 1294.1 MB
[04/28 18:19:41    181s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Started Global Routing ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       ============= Initialization =============
[04/28 18:19:41    181s] (I)       totalPins=546  totalGlobalPin=544 (99.63%)
[04/28 18:19:41    181s] (I)       Started Build MST ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Generate topology with single threads
[04/28 18:19:41    181s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       total 2D Cap : 132406 = (72236 H, 60170 V)
[04/28 18:19:41    181s] [NR-eGR] Layer group 1: route 10 net(s) in layer range [3, 4]
[04/28 18:19:41    181s] (I)       ============  Phase 1a Route ============
[04/28 18:19:41    181s] (I)       Started Phase 1a ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 3
[04/28 18:19:41    181s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Usage: 1290 = (656 H, 634 V) = (0.91% H, 1.05% V) = (2.421e+03um H, 2.339e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] (I)       ============  Phase 1b Route ============
[04/28 18:19:41    181s] (I)       Started Phase 1b ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Usage: 1289 = (655 H, 634 V) = (0.91% H, 1.05% V) = (2.417e+03um H, 2.339e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 4.756410e+03um
[04/28 18:19:41    181s] (I)       ============  Phase 1c Route ============
[04/28 18:19:41    181s] (I)       Started Phase 1c ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Level2 Grid: 18 x 18
[04/28 18:19:41    181s] (I)       Started Two Level Routing ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Usage: 1289 = (655 H, 634 V) = (0.91% H, 1.05% V) = (2.417e+03um H, 2.339e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] (I)       ============  Phase 1d Route ============
[04/28 18:19:41    181s] (I)       Started Phase 1d ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Usage: 1293 = (659 H, 634 V) = (0.91% H, 1.05% V) = (2.432e+03um H, 2.339e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] (I)       ============  Phase 1e Route ============
[04/28 18:19:41    181s] (I)       Started Phase 1e ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Usage: 1293 = (659 H, 634 V) = (0.91% H, 1.05% V) = (2.432e+03um H, 2.339e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 4.771170e+03um
[04/28 18:19:41    181s] [NR-eGR] 
[04/28 18:19:41    181s] (I)       ============  Phase 1f Route ============
[04/28 18:19:41    181s] (I)       Started Phase 1f ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Usage: 1293 = (658 H, 635 V) = (0.91% H, 1.06% V) = (2.428e+03um H, 2.343e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] (I)       ============  Phase 1g Route ============
[04/28 18:19:41    181s] (I)       Started Post Routing ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Usage: 1292 = (660 H, 632 V) = (0.91% H, 1.05% V) = (2.435e+03um H, 2.332e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] (I)       numNets=10  numFullyRipUpNets=7  numPartialRipUpNets=7 routedWL=166
[04/28 18:19:41    181s] [NR-eGR] Create a new net group with 7 nets and layer range [3, 6]
[04/28 18:19:41    181s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Run Multi-thread layer assignment with 1 threads
[04/28 18:19:41    181s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Started Build MST ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Generate topology with single threads
[04/28 18:19:41    181s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       total 2D Cap : 267802 = (143006 H, 124796 V)
[04/28 18:19:41    181s] [NR-eGR] Layer group 2: route 7 net(s) in layer range [3, 6]
[04/28 18:19:41    181s] (I)       ============  Phase 1a Route ============
[04/28 18:19:41    181s] (I)       Started Phase 1a ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Usage: 2415 = (1211 H, 1204 V) = (0.85% H, 0.96% V) = (4.469e+03um H, 4.443e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] (I)       ============  Phase 1b Route ============
[04/28 18:19:41    181s] (I)       Usage: 2415 = (1211 H, 1204 V) = (0.85% H, 0.96% V) = (4.469e+03um H, 4.443e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.911350e+03um
[04/28 18:19:41    181s] (I)       ============  Phase 1c Route ============
[04/28 18:19:41    181s] (I)       Usage: 2415 = (1211 H, 1204 V) = (0.85% H, 0.96% V) = (4.469e+03um H, 4.443e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] (I)       ============  Phase 1d Route ============
[04/28 18:19:41    181s] (I)       Usage: 2415 = (1211 H, 1204 V) = (0.85% H, 0.96% V) = (4.469e+03um H, 4.443e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] (I)       ============  Phase 1e Route ============
[04/28 18:19:41    181s] (I)       Started Phase 1e ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Usage: 2415 = (1211 H, 1204 V) = (0.85% H, 0.96% V) = (4.469e+03um H, 4.443e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.911350e+03um
[04/28 18:19:41    181s] [NR-eGR] 
[04/28 18:19:41    181s] (I)       ============  Phase 1f Route ============
[04/28 18:19:41    181s] (I)       Usage: 2415 = (1211 H, 1204 V) = (0.85% H, 0.96% V) = (4.469e+03um H, 4.443e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] (I)       ============  Phase 1g Route ============
[04/28 18:19:41    181s] (I)       Started Post Routing ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Usage: 2412 = (1211 H, 1201 V) = (0.85% H, 0.96% V) = (4.469e+03um H, 4.432e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] (I)       numNets=7  numFullyRipUpNets=5  numPartialRipUpNets=5 routedWL=354
[04/28 18:19:41    181s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 8]
[04/28 18:19:41    181s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Run Multi-thread layer assignment with 1 threads
[04/28 18:19:41    181s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Started Build MST ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Generate topology with single threads
[04/28 18:19:41    181s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       total 2D Cap : 366332 = (215726 H, 150606 V)
[04/28 18:19:41    181s] [NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 8]
[04/28 18:19:41    181s] (I)       ============  Phase 1a Route ============
[04/28 18:19:41    181s] (I)       Started Phase 1a ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Usage: 3180 = (1583 H, 1597 V) = (0.73% H, 1.06% V) = (5.841e+03um H, 5.893e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] (I)       ============  Phase 1b Route ============
[04/28 18:19:41    181s] (I)       Usage: 3180 = (1583 H, 1597 V) = (0.73% H, 1.06% V) = (5.841e+03um H, 5.893e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.173420e+04um
[04/28 18:19:41    181s] (I)       ============  Phase 1c Route ============
[04/28 18:19:41    181s] (I)       Usage: 3180 = (1583 H, 1597 V) = (0.73% H, 1.06% V) = (5.841e+03um H, 5.893e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] (I)       ============  Phase 1d Route ============
[04/28 18:19:41    181s] (I)       Usage: 3180 = (1583 H, 1597 V) = (0.73% H, 1.06% V) = (5.841e+03um H, 5.893e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] (I)       ============  Phase 1e Route ============
[04/28 18:19:41    181s] (I)       Started Phase 1e ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Usage: 3180 = (1583 H, 1597 V) = (0.73% H, 1.06% V) = (5.841e+03um H, 5.893e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.173420e+04um
[04/28 18:19:41    181s] [NR-eGR] 
[04/28 18:19:41    181s] (I)       ============  Phase 1f Route ============
[04/28 18:19:41    181s] (I)       Usage: 3180 = (1583 H, 1597 V) = (0.73% H, 1.06% V) = (5.841e+03um H, 5.893e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] (I)       ============  Phase 1g Route ============
[04/28 18:19:41    181s] (I)       Started Post Routing ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Usage: 3178 = (1585 H, 1593 V) = (0.73% H, 1.06% V) = (5.849e+03um H, 5.878e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] (I)       numNets=5  numFullyRipUpNets=0  numPartialRipUpNets=2 routedWL=420
[04/28 18:19:41    181s] [NR-eGR] Create a new net group with 2 nets and layer range [2, 8]
[04/28 18:19:41    181s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Run Multi-thread layer assignment with 1 threads
[04/28 18:19:41    181s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Started Build MST ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Generate topology with single threads
[04/28 18:19:41    181s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       total 2D Cap : 430261 = (215726 H, 214535 V)
[04/28 18:19:41    181s] [NR-eGR] Layer group 4: route 2 net(s) in layer range [2, 8]
[04/28 18:19:41    181s] (I)       ============  Phase 1a Route ============
[04/28 18:19:41    181s] (I)       Started Phase 1a ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Usage: 3863 = (1911 H, 1952 V) = (0.89% H, 0.91% V) = (7.052e+03um H, 7.203e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] (I)       ============  Phase 1b Route ============
[04/28 18:19:41    181s] (I)       Usage: 3863 = (1911 H, 1952 V) = (0.89% H, 0.91% V) = (7.052e+03um H, 7.203e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.425447e+04um
[04/28 18:19:41    181s] (I)       ============  Phase 1c Route ============
[04/28 18:19:41    181s] (I)       Usage: 3863 = (1911 H, 1952 V) = (0.89% H, 0.91% V) = (7.052e+03um H, 7.203e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] (I)       ============  Phase 1d Route ============
[04/28 18:19:41    181s] (I)       Usage: 3863 = (1911 H, 1952 V) = (0.89% H, 0.91% V) = (7.052e+03um H, 7.203e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] (I)       ============  Phase 1e Route ============
[04/28 18:19:41    181s] (I)       Started Phase 1e ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Usage: 3863 = (1911 H, 1952 V) = (0.89% H, 0.91% V) = (7.052e+03um H, 7.203e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.425447e+04um
[04/28 18:19:41    181s] [NR-eGR] 
[04/28 18:19:41    181s] (I)       ============  Phase 1f Route ============
[04/28 18:19:41    181s] (I)       Usage: 3863 = (1911 H, 1952 V) = (0.89% H, 0.91% V) = (7.052e+03um H, 7.203e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] (I)       ============  Phase 1g Route ============
[04/28 18:19:41    181s] (I)       Started Post Routing ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Usage: 3863 = (1912 H, 1951 V) = (0.89% H, 0.91% V) = (7.055e+03um H, 7.199e+03um V)
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Run Multi-thread layer assignment with 1 threads
[04/28 18:19:41    181s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       
[04/28 18:19:41    181s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 18:19:41    181s] [NR-eGR]                        OverCon            
[04/28 18:19:41    181s] [NR-eGR]                         #Gcell     %Gcell
[04/28 18:19:41    181s] [NR-eGR]       Layer                (1)    OverCon 
[04/28 18:19:41    181s] [NR-eGR] ----------------------------------------------
[04/28 18:19:41    181s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:41    181s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:41    181s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:41    181s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:41    181s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:41    181s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:41    181s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:41    181s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:41    181s] [NR-eGR] ----------------------------------------------
[04/28 18:19:41    181s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[04/28 18:19:41    181s] [NR-eGR] 
[04/28 18:19:41    181s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       total 2D Cap : 430557 = (215870 H, 214687 V)
[04/28 18:19:41    181s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/28 18:19:41    181s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/28 18:19:41    181s] (I)       ============= track Assignment ============
[04/28 18:19:41    181s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Started Greedy Track Assignment ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/28 18:19:41    181s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] (I)       Run single-thread track assignment
[04/28 18:19:41    181s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:19:41    181s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 15500
[04/28 18:19:41    181s] [NR-eGR] METAL2  (2V) length: 3.937748e+04um, number of vias: 19736
[04/28 18:19:41    181s] [NR-eGR] METAL3  (3H) length: 4.658184e+04um, number of vias: 2256
[04/28 18:19:41    181s] [NR-eGR] METAL4  (4V) length: 1.964802e+04um, number of vias: 509
[04/28 18:19:41    181s] [NR-eGR] METAL5  (5H) length: 5.881410e+03um, number of vias: 160
[04/28 18:19:41    181s] [NR-eGR] METAL6  (6V) length: 1.976610e+03um, number of vias: 2
[04/28 18:19:41    181s] [NR-eGR] METAL7  (7H) length: 2.300000e+00um, number of vias: 0
[04/28 18:19:41    181s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[04/28 18:19:41    181s] [NR-eGR] Total length: 1.134677e+05um, number of vias: 38163
[04/28 18:19:41    181s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:19:41    181s] [NR-eGR] Total eGR-routed clock nets wire length: 4.903335e+03um 
[04/28 18:19:41    181s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:19:41    181s] [NR-eGR] Report for selected net(s) only.
[04/28 18:19:41    181s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 545
[04/28 18:19:41    181s] [NR-eGR] METAL2  (2V) length: 1.121145e+03um, number of vias: 667
[04/28 18:19:41    181s] [NR-eGR] METAL3  (3H) length: 2.482160e+03um, number of vias: 215
[04/28 18:19:41    181s] [NR-eGR] METAL4  (4V) length: 1.249270e+03um, number of vias: 19
[04/28 18:19:41    181s] [NR-eGR] METAL5  (5H) length: 2.985000e+01um, number of vias: 7
[04/28 18:19:41    181s] [NR-eGR] METAL6  (6V) length: 2.091000e+01um, number of vias: 0
[04/28 18:19:41    181s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[04/28 18:19:41    181s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[04/28 18:19:41    181s] [NR-eGR] Total length: 4.903335e+03um, number of vias: 1453
[04/28 18:19:41    181s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:19:41    181s] [NR-eGR] Total routed clock nets wire length: 4.903335e+03um, number of vias: 1453
[04/28 18:19:41    181s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:19:41    181s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    181s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/.rgfW0JyK9
[04/28 18:19:41    181s]         Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 18:19:41    181s] Set FIXED routing status on 10 net(s)
[04/28 18:19:41    181s]       Routing using eGR only done.
[04/28 18:19:41    181s] Net route status summary:
[04/28 18:19:41    181s]   Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=10, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 18:19:41    181s]   Non-clock:  4871 (unrouted=23, trialRouted=4848, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=23, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 18:19:41    181s] 
[04/28 18:19:41    181s] CCOPT: Done with clock implementation routing.
[04/28 18:19:41    181s] 
[04/28 18:19:41    181s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/28 18:19:41    181s]     Clock implementation routing done.
[04/28 18:19:41    181s]     Leaving CCOpt scope - extractRC...
[04/28 18:19:41    181s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/28 18:19:41    181s] Extraction called for design 'IOTDF' of instances=4320 and nets=4881 using extraction engine 'preRoute' .
[04/28 18:19:41    181s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/28 18:19:41    181s] Type 'man IMPEXT-3530' for more detail.
[04/28 18:19:41    181s] PreRoute RC Extraction called for design IOTDF.
[04/28 18:19:41    181s] RC Extraction called in multi-corner(1) mode.
[04/28 18:19:41    181s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/28 18:19:41    181s] Type 'man IMPEXT-6197' for more detail.
[04/28 18:19:41    181s] RCMode: PreRoute
[04/28 18:19:41    181s]       RC Corner Indexes            0   
[04/28 18:19:41    181s] Capacitance Scaling Factor   : 1.00000 
[04/28 18:19:41    181s] Resistance Scaling Factor    : 1.00000 
[04/28 18:19:41    181s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 18:19:41    181s] Clock Res. Scaling Factor    : 1.00000 
[04/28 18:19:41    181s] Shrink Factor                : 1.00000
[04/28 18:19:41    181s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/28 18:19:41    181s] LayerId::1 widthSet size::1
[04/28 18:19:41    181s] LayerId::2 widthSet size::1
[04/28 18:19:41    181s] LayerId::3 widthSet size::1
[04/28 18:19:41    181s] LayerId::4 widthSet size::1
[04/28 18:19:41    181s] LayerId::5 widthSet size::1
[04/28 18:19:41    181s] LayerId::6 widthSet size::1
[04/28 18:19:41    181s] LayerId::7 widthSet size::1
[04/28 18:19:41    181s] LayerId::8 widthSet size::1
[04/28 18:19:41    181s] Updating RC grid for preRoute extraction ...
[04/28 18:19:41    181s] Initializing multi-corner resistance tables ...
[04/28 18:19:41    181s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1294.125M)
[04/28 18:19:41    181s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/28 18:19:41    181s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:41    181s] OPERPROF: Starting DPlace-Init at level 1, MEM:1294.1M
[04/28 18:19:41    181s] #spOpts: mergeVia=F 
[04/28 18:19:41    181s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1294.1M
[04/28 18:19:41    181s] OPERPROF:     Starting CMU at level 3, MEM:1294.1M
[04/28 18:19:41    181s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1294.1M
[04/28 18:19:41    181s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.055, MEM:1294.1M
[04/28 18:19:41    181s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1294.1MB).
[04/28 18:19:41    181s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.062, MEM:1294.1M
[04/28 18:19:41    181s]     Calling post conditioning for eGRPC...
[04/28 18:19:41    181s]       eGRPC...
[04/28 18:19:41    181s]         eGRPC active optimizations:
[04/28 18:19:41    181s]          - Move Down
[04/28 18:19:41    181s]          - Downsizing before DRV sizing
[04/28 18:19:41    181s]          - DRV fixing with cell sizing
[04/28 18:19:41    181s]          - Move to fanout
[04/28 18:19:41    181s]          - Cloning
[04/28 18:19:41    181s]         
[04/28 18:19:41    181s]         Currently running CTS, using active skew data
[04/28 18:19:41    181s]         Reset bufferability constraints...
[04/28 18:19:41    181s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[04/28 18:19:41    181s]         Clock tree timing engine global stage delay update for DC_max:setup.late...
[04/28 18:19:41    181s] End AAE Lib Interpolated Model. (MEM=1294.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:19:41    182s]         Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:41    182s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:41    182s]         Clock DAG stats eGRPC initial state:
[04/28 18:19:41    182s]           cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:41    182s]           cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:41    182s]           cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:41    182s]           sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:41    182s]           wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.485pF, total=0.590pF
[04/28 18:19:41    182s]           wire lengths     : top=0.000um, trunk=884.255um, leaf=4019.080um, total=4903.335um
[04/28 18:19:41    182s]           hp wire lengths  : top=0.000um, trunk=646.520um, leaf=1107.520um, total=1754.040um
[04/28 18:19:41    182s]         Clock DAG net violations eGRPC initial state: none
[04/28 18:19:41    182s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[04/28 18:19:41    182s]           Trunk : target=0.234ns count=4 avg=0.164ns sd=0.106ns min=0.005ns max=0.233ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[04/28 18:19:41    182s]           Leaf  : target=0.234ns count=6 avg=0.156ns sd=0.003ns min=0.152ns max=0.161ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:41    182s]         Clock DAG library cell distribution eGRPC initial state {count}:
[04/28 18:19:41    182s]            Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX2: 2 
[04/28 18:19:41    182s]         Primary reporting skew groups eGRPC initial state:
[04/28 18:19:41    182s]           skew_group clk/func_mode: insertion delay [min=0.928, max=0.939, avg=0.934, sd=0.003], skew [0.011 vs 0.141], 100% {0.928, 0.939} (wid=0.015 ws=0.011) (gid=0.924 gs=0.003)
[04/28 18:19:41    182s]       min path sink: sum_reg[74]/CK
[04/28 18:19:41    182s]       max path sink: iot_out_reg[66]/CK
[04/28 18:19:41    182s]         Skew group summary eGRPC initial state:
[04/28 18:19:41    182s]           skew_group clk/func_mode: insertion delay [min=0.928, max=0.939, avg=0.934, sd=0.003], skew [0.011 vs 0.141], 100% {0.928, 0.939} (wid=0.015 ws=0.011) (gid=0.924 gs=0.003)
[04/28 18:19:41    182s]         Moving buffers...
[04/28 18:19:41    182s]         Violation analysis...
[04/28 18:19:41    182s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:41    182s]         Clock DAG stats eGRPC after moving buffers:
[04/28 18:19:41    182s]           cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:41    182s]           cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:41    182s]           cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:41    182s]           sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:41    182s]           wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.485pF, total=0.590pF
[04/28 18:19:41    182s]           wire lengths     : top=0.000um, trunk=884.255um, leaf=4019.080um, total=4903.335um
[04/28 18:19:41    182s]           hp wire lengths  : top=0.000um, trunk=646.520um, leaf=1107.520um, total=1754.040um
[04/28 18:19:41    182s]         Clock DAG net violations eGRPC after moving buffers: none
[04/28 18:19:41    182s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[04/28 18:19:41    182s]           Trunk : target=0.234ns count=4 avg=0.164ns sd=0.106ns min=0.005ns max=0.233ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[04/28 18:19:41    182s]           Leaf  : target=0.234ns count=6 avg=0.156ns sd=0.003ns min=0.152ns max=0.161ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:41    182s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[04/28 18:19:41    182s]            Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX2: 2 
[04/28 18:19:41    182s]         Primary reporting skew groups eGRPC after moving buffers:
[04/28 18:19:41    182s]           skew_group clk/func_mode: insertion delay [min=0.928, max=0.939, avg=0.934, sd=0.003], skew [0.011 vs 0.141], 100% {0.928, 0.939} (wid=0.015 ws=0.011) (gid=0.924 gs=0.003)
[04/28 18:19:41    182s]       min path sink: sum_reg[74]/CK
[04/28 18:19:41    182s]       max path sink: iot_out_reg[66]/CK
[04/28 18:19:41    182s]         Skew group summary eGRPC after moving buffers:
[04/28 18:19:41    182s]           skew_group clk/func_mode: insertion delay [min=0.928, max=0.939, avg=0.934, sd=0.003], skew [0.011 vs 0.141], 100% {0.928, 0.939} (wid=0.015 ws=0.011) (gid=0.924 gs=0.003)
[04/28 18:19:41    182s]         Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:41    182s]         Initial Pass of Downsizing Clock Tree Cells...
[04/28 18:19:41    182s]         Artificially removing long paths...
[04/28 18:19:41    182s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 18:19:41    182s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:41    182s]         Modifying slew-target multiplier from 1 to 0.9
[04/28 18:19:41    182s]         Downsizing prefiltering...
[04/28 18:19:41    182s]         Downsizing prefiltering done.
[04/28 18:19:41    182s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[04/28 18:19:41    182s]         DoDownSizing Summary : numSized = 0, numUnchanged = 4, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 3, numSkippedDueToCloseToSkewTarget = 3
[04/28 18:19:41    182s]         CCOpt-eGRPC Downsizing: considered: 4, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 0
[04/28 18:19:41    182s]         Reverting slew-target multiplier from 0.9 to 1
[04/28 18:19:41    182s]         Clock DAG stats eGRPC after downsizing:
[04/28 18:19:41    182s]           cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:41    182s]           cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:41    182s]           cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:41    182s]           sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:41    182s]           wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.485pF, total=0.590pF
[04/28 18:19:41    182s]           wire lengths     : top=0.000um, trunk=884.255um, leaf=4019.080um, total=4903.335um
[04/28 18:19:41    182s]           hp wire lengths  : top=0.000um, trunk=646.520um, leaf=1107.520um, total=1754.040um
[04/28 18:19:41    182s]         Clock DAG net violations eGRPC after downsizing: none
[04/28 18:19:41    182s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[04/28 18:19:41    182s]           Trunk : target=0.234ns count=4 avg=0.164ns sd=0.106ns min=0.005ns max=0.233ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[04/28 18:19:41    182s]           Leaf  : target=0.234ns count=6 avg=0.156ns sd=0.003ns min=0.152ns max=0.161ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:41    182s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[04/28 18:19:41    182s]            Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX2: 2 
[04/28 18:19:41    182s]         Primary reporting skew groups eGRPC after downsizing:
[04/28 18:19:41    182s]           skew_group clk/func_mode: insertion delay [min=0.928, max=0.939, avg=0.934, sd=0.003], skew [0.011 vs 0.141], 100% {0.928, 0.939} (wid=0.015 ws=0.011) (gid=0.924 gs=0.003)
[04/28 18:19:41    182s]       min path sink: sum_reg[74]/CK
[04/28 18:19:41    182s]       max path sink: iot_out_reg[66]/CK
[04/28 18:19:41    182s]         Skew group summary eGRPC after downsizing:
[04/28 18:19:41    182s]           skew_group clk/func_mode: insertion delay [min=0.928, max=0.939, avg=0.934, sd=0.003], skew [0.011 vs 0.141], 100% {0.928, 0.939} (wid=0.015 ws=0.011) (gid=0.924 gs=0.003)
[04/28 18:19:41    182s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 18:19:41    182s]         Fixing DRVs...
[04/28 18:19:41    182s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/28 18:19:41    182s]         CCOpt-eGRPC: considered: 10, tested: 10, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/28 18:19:41    182s]         
[04/28 18:19:41    182s]         PRO Statistics: Fix DRVs (cell sizing):
[04/28 18:19:41    182s]         =======================================
[04/28 18:19:41    182s]         
[04/28 18:19:41    182s]         Cell changes by Net Type:
[04/28 18:19:41    182s]         
[04/28 18:19:41    182s]         -------------------------------------------------------------------------------------------------
[04/28 18:19:41    182s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/28 18:19:41    182s]         -------------------------------------------------------------------------------------------------
[04/28 18:19:41    182s]         top                0            0           0            0                    0                0
[04/28 18:19:41    182s]         trunk              0            0           0            0                    0                0
[04/28 18:19:41    182s]         leaf               0            0           0            0                    0                0
[04/28 18:19:41    182s]         -------------------------------------------------------------------------------------------------
[04/28 18:19:41    182s]         Total              0            0           0            0                    0                0
[04/28 18:19:41    182s]         -------------------------------------------------------------------------------------------------
[04/28 18:19:41    182s]         
[04/28 18:19:41    182s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/28 18:19:41    182s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/28 18:19:41    182s]         
[04/28 18:19:41    182s]         Clock DAG stats eGRPC after DRV fixing:
[04/28 18:19:41    182s]           cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:41    182s]           cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:41    182s]           cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:41    182s]           sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:41    182s]           wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.485pF, total=0.590pF
[04/28 18:19:41    182s]           wire lengths     : top=0.000um, trunk=884.255um, leaf=4019.080um, total=4903.335um
[04/28 18:19:41    182s]           hp wire lengths  : top=0.000um, trunk=646.520um, leaf=1107.520um, total=1754.040um
[04/28 18:19:41    182s]         Clock DAG net violations eGRPC after DRV fixing: none
[04/28 18:19:41    182s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[04/28 18:19:41    182s]           Trunk : target=0.234ns count=4 avg=0.164ns sd=0.106ns min=0.005ns max=0.233ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[04/28 18:19:41    182s]           Leaf  : target=0.234ns count=6 avg=0.156ns sd=0.003ns min=0.152ns max=0.161ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:41    182s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[04/28 18:19:41    182s]            Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX2: 2 
[04/28 18:19:41    182s]         Primary reporting skew groups eGRPC after DRV fixing:
[04/28 18:19:41    182s]           skew_group clk/func_mode: insertion delay [min=0.928, max=0.939, avg=0.934, sd=0.003], skew [0.011 vs 0.141], 100% {0.928, 0.939} (wid=0.015 ws=0.011) (gid=0.924 gs=0.003)
[04/28 18:19:41    182s]       min path sink: sum_reg[74]/CK
[04/28 18:19:41    182s]       max path sink: iot_out_reg[66]/CK
[04/28 18:19:41    182s]         Skew group summary eGRPC after DRV fixing:
[04/28 18:19:41    182s]           skew_group clk/func_mode: insertion delay [min=0.928, max=0.939, avg=0.934, sd=0.003], skew [0.011 vs 0.141], 100% {0.928, 0.939} (wid=0.015 ws=0.011) (gid=0.924 gs=0.003)
[04/28 18:19:41    182s]         Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:41    182s] 
[04/28 18:19:41    182s] Slew Diagnostics: After DRV fixing
[04/28 18:19:41    182s] ==================================
[04/28 18:19:41    182s] 
[04/28 18:19:41    182s] Global Causes:
[04/28 18:19:41    182s] 
[04/28 18:19:41    182s] -------------------------------------
[04/28 18:19:41    182s] Cause
[04/28 18:19:41    182s] -------------------------------------
[04/28 18:19:41    182s] DRV fixing with buffering is disabled
[04/28 18:19:41    182s] -------------------------------------
[04/28 18:19:41    182s] 
[04/28 18:19:41    182s] Top 5 overslews:
[04/28 18:19:41    182s] 
[04/28 18:19:41    182s] ---------------------------------
[04/28 18:19:41    182s] Overslew    Causes    Driving Pin
[04/28 18:19:41    182s] ---------------------------------
[04/28 18:19:41    182s]   (empty table)
[04/28 18:19:41    182s] ---------------------------------
[04/28 18:19:41    182s] 
[04/28 18:19:41    182s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[04/28 18:19:41    182s] 
[04/28 18:19:41    182s] -------------------
[04/28 18:19:41    182s] Cause    Occurences
[04/28 18:19:41    182s] -------------------
[04/28 18:19:41    182s]   (empty table)
[04/28 18:19:41    182s] -------------------
[04/28 18:19:41    182s] 
[04/28 18:19:41    182s] Violation diagnostics counts from the 0 nodes that have violations:
[04/28 18:19:41    182s] 
[04/28 18:19:41    182s] -------------------
[04/28 18:19:41    182s] Cause    Occurences
[04/28 18:19:41    182s] -------------------
[04/28 18:19:41    182s]   (empty table)
[04/28 18:19:41    182s] -------------------
[04/28 18:19:41    182s] 
[04/28 18:19:41    182s]         Reconnecting optimized routes...
[04/28 18:19:41    182s]         Reset timing graph...
[04/28 18:19:41    182s] Ignoring AAE DB Resetting ...
[04/28 18:19:41    182s]         Reset timing graph done.
[04/28 18:19:41    182s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:41    182s]         Violation analysis...
[04/28 18:19:41    182s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:41    182s] Clock instances to consider for cloning: 0
[04/28 18:19:41    182s]         Reset timing graph...
[04/28 18:19:41    182s] Ignoring AAE DB Resetting ...
[04/28 18:19:41    182s]         Reset timing graph done.
[04/28 18:19:41    182s]         Set dirty flag on 5 insts, 10 nets
[04/28 18:19:41    182s]         Clock DAG stats before routing clock trees:
[04/28 18:19:41    182s]           cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:41    182s]           cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:41    182s]           cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:41    182s]           sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:41    182s]           wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.485pF, total=0.590pF
[04/28 18:19:41    182s]           wire lengths     : top=0.000um, trunk=884.255um, leaf=4019.080um, total=4903.335um
[04/28 18:19:41    182s]           hp wire lengths  : top=0.000um, trunk=646.520um, leaf=1107.520um, total=1754.040um
[04/28 18:19:41    182s]         Clock DAG net violations before routing clock trees: none
[04/28 18:19:41    182s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[04/28 18:19:41    182s]           Trunk : target=0.234ns count=4 avg=0.164ns sd=0.106ns min=0.005ns max=0.233ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[04/28 18:19:41    182s]           Leaf  : target=0.234ns count=6 avg=0.156ns sd=0.003ns min=0.152ns max=0.161ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:41    182s]         Clock DAG library cell distribution before routing clock trees {count}:
[04/28 18:19:41    182s]            Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX2: 2 
[04/28 18:19:41    182s]         Primary reporting skew groups before routing clock trees:
[04/28 18:19:41    182s]           skew_group clk/func_mode: insertion delay [min=0.928, max=0.939, avg=0.934, sd=0.003], skew [0.011 vs 0.141], 100% {0.928, 0.939} (wid=0.015 ws=0.011) (gid=0.924 gs=0.003)
[04/28 18:19:41    182s]       min path sink: sum_reg[74]/CK
[04/28 18:19:41    182s]       max path sink: iot_out_reg[66]/CK
[04/28 18:19:41    182s]         Skew group summary before routing clock trees:
[04/28 18:19:41    182s]           skew_group clk/func_mode: insertion delay [min=0.928, max=0.939, avg=0.934, sd=0.003], skew [0.011 vs 0.141], 100% {0.928, 0.939} (wid=0.015 ws=0.011) (gid=0.924 gs=0.003)
[04/28 18:19:41    182s]       eGRPC done.
[04/28 18:19:41    182s]     Calling post conditioning for eGRPC done.
[04/28 18:19:41    182s]   eGR Post Conditioning loop iteration 0 done.
[04/28 18:19:41    182s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[04/28 18:19:41    182s]   Leaving CCOpt scope - ClockRefiner...
[04/28 18:19:41    182s] Assigned high priority to 0 cells.
[04/28 18:19:41    182s]   Performing Single Pass Refine Place.
[04/28 18:19:41    182s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[04/28 18:19:41    182s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1294.1M
[04/28 18:19:41    182s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1294.1M
[04/28 18:19:41    182s] #spOpts: mergeVia=F 
[04/28 18:19:41    182s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1294.1M
[04/28 18:19:41    182s] Info: 9 insts are soft-fixed.
[04/28 18:19:41    182s] OPERPROF:       Starting CMU at level 4, MEM:1294.1M
[04/28 18:19:41    182s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1294.1M
[04/28 18:19:41    182s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.054, MEM:1294.1M
[04/28 18:19:41    182s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1294.1MB).
[04/28 18:19:41    182s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.062, MEM:1294.1M
[04/28 18:19:41    182s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.062, MEM:1294.1M
[04/28 18:19:41    182s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9554.7
[04/28 18:19:41    182s] OPERPROF: Starting RefinePlace at level 1, MEM:1294.1M
[04/28 18:19:41    182s] *** Starting refinePlace (0:03:02 mem=1294.1M) ***
[04/28 18:19:41    182s] Total net bbox length = 9.267e+04 (4.317e+04 4.951e+04) (ext = 1.465e+04)
[04/28 18:19:41    182s] Info: 9 insts are soft-fixed.
[04/28 18:19:41    182s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:19:41    182s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:19:41    182s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1294.1M
[04/28 18:19:41    182s] Starting refinePlace ...
[04/28 18:19:41    182s]   Spread Effort: high, standalone mode, useDDP on.
[04/28 18:19:41    182s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1294.1MB) @(0:03:02 - 0:03:02).
[04/28 18:19:41    182s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:19:41    182s] wireLenOptFixPriorityInst 527 inst fixed
[04/28 18:19:41    182s] 
[04/28 18:19:41    182s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[04/28 18:19:41    182s] Move report: legalization moves 14 insts, mean move: 2.30 um, max move: 5.07 um
[04/28 18:19:41    182s] 	Max move on inst (r417/U1688): (101.20, 254.20) --> (102.58, 250.51)
[04/28 18:19:41    182s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1294.1MB) @(0:03:02 - 0:03:02).
[04/28 18:19:41    182s] Move report: Detail placement moves 14 insts, mean move: 2.30 um, max move: 5.07 um
[04/28 18:19:41    182s] 	Max move on inst (r417/U1688): (101.20, 254.20) --> (102.58, 250.51)
[04/28 18:19:41    182s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1294.1MB
[04/28 18:19:41    182s] Statistics of distance of Instance movement in refine placement:
[04/28 18:19:41    182s]   maximum (X+Y) =         5.07 um
[04/28 18:19:41    182s]   inst (r417/U1688) with max move: (101.2, 254.2) -> (102.58, 250.51)
[04/28 18:19:41    182s]   mean    (X+Y) =         2.30 um
[04/28 18:19:41    182s] Summary Report:
[04/28 18:19:41    182s] Instances move: 14 (out of 4320 movable)
[04/28 18:19:41    182s] Instances flipped: 0
[04/28 18:19:41    182s] Mean displacement: 2.30 um
[04/28 18:19:41    182s] Max displacement: 5.07 um (Instance: r417/U1688) (101.2, 254.2) -> (102.58, 250.51)
[04/28 18:19:41    182s] 	Length: 3 sites, height: 1 rows, site name: TSM13SITE, cell type: NOR2X1
[04/28 18:19:41    182s] 	Violation at original loc: Placement Blockage Violation
[04/28 18:19:41    182s] Total instances moved : 14
[04/28 18:19:41    182s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.100, REAL:0.098, MEM:1294.1M
[04/28 18:19:41    182s] Total net bbox length = 9.271e+04 (4.319e+04 4.951e+04) (ext = 1.465e+04)
[04/28 18:19:41    182s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1294.1MB
[04/28 18:19:41    182s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1294.1MB) @(0:03:02 - 0:03:02).
[04/28 18:19:41    182s] *** Finished refinePlace (0:03:02 mem=1294.1M) ***
[04/28 18:19:41    182s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9554.7
[04/28 18:19:41    182s] OPERPROF: Finished RefinePlace at level 1, CPU:0.110, REAL:0.111, MEM:1294.1M
[04/28 18:19:41    182s]   Moved 0, flipped 0 and cell swapped 0 of 536 clock instance(s) during refinement.
[04/28 18:19:41    182s]   The largest move was 0 microns for .
[04/28 18:19:41    182s] Moved 0 and flipped 0 of 9 clock instances (excluding sinks) during refinement
[04/28 18:19:41    182s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[04/28 18:19:41    182s] Moved 0 and flipped 0 of 527 clock sinks during refinement.
[04/28 18:19:41    182s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[04/28 18:19:41    182s] Revert refine place priority changes on 0 cells.
[04/28 18:19:41    182s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/28 18:19:41    182s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.7 real=0:00:00.7)
[04/28 18:19:41    182s]   CCOpt::Phase::Routing...
[04/28 18:19:41    182s]   Clock implementation routing...
[04/28 18:19:41    182s]     Leaving CCOpt scope - Routing Tools...
[04/28 18:19:41    182s] Net route status summary:
[04/28 18:19:41    182s]   Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=10, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 18:19:41    182s]   Non-clock:  4871 (unrouted=23, trialRouted=4848, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=23, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 18:19:41    182s]     Routing using eGR in eGR->NR Step...
[04/28 18:19:41    182s]       Early Global Route - eGR->NR step...
[04/28 18:19:41    182s] (ccopt eGR): There are 10 nets for routing of which 10 have one or more fixed wires.
[04/28 18:19:41    182s] (ccopt eGR): Start to route 10 all nets
[04/28 18:19:41    182s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Started Loading and Dumping File ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Reading DB...
[04/28 18:19:41    182s] (I)       Read data from FE... (mem=1294.1M)
[04/28 18:19:41    182s] (I)       Read nodes and places... (mem=1294.1M)
[04/28 18:19:41    182s] (I)       Done Read nodes and places (cpu=0.010s, mem=1294.1M)
[04/28 18:19:41    182s] (I)       Read nets... (mem=1294.1M)
[04/28 18:19:41    182s] (I)       Done Read nets (cpu=0.010s, mem=1294.1M)
[04/28 18:19:41    182s] (I)       Done Read data from FE (cpu=0.020s, mem=1294.1M)
[04/28 18:19:41    182s] (I)       before initializing RouteDB syMemory usage = 1294.1 MB
[04/28 18:19:41    182s] (I)       Clean congestion better: true
[04/28 18:19:41    182s] (I)       Estimate vias on DPT layer: true
[04/28 18:19:41    182s] (I)       Clean congestion LA rounds: 5
[04/28 18:19:41    182s] (I)       Layer constraints as soft constraints: true
[04/28 18:19:41    182s] (I)       Soft top layer         : true
[04/28 18:19:41    182s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[04/28 18:19:41    182s] (I)       Better NDR handling    : true
[04/28 18:19:41    182s] (I)       Routing cost fix for NDR handling: true
[04/28 18:19:41    182s] (I)       Update initial WL after Phase 1a: true
[04/28 18:19:41    182s] (I)       Block tracks for preroutes: true
[04/28 18:19:41    182s] (I)       Assign IRoute by net group key: true
[04/28 18:19:41    182s] (I)       Block unroutable channels: true
[04/28 18:19:41    182s] (I)       Block unroutable channel fix: true
[04/28 18:19:41    182s] (I)       Block unroutable channels 3D: true
[04/28 18:19:41    182s] (I)       Check blockage within NDR space in TA: true
[04/28 18:19:41    182s] (I)       Handle EOL spacing     : true
[04/28 18:19:41    182s] (I)       Honor MSV route constraint: false
[04/28 18:19:41    182s] (I)       Maximum routing layer  : 127
[04/28 18:19:41    182s] (I)       Minimum routing layer  : 2
[04/28 18:19:41    182s] (I)       Supply scale factor H  : 1.00
[04/28 18:19:41    182s] (I)       Supply scale factor V  : 1.00
[04/28 18:19:41    182s] (I)       Tracks used by clock wire: 0
[04/28 18:19:41    182s] (I)       Reverse direction      : 
[04/28 18:19:41    182s] (I)       Honor partition pin guides: true
[04/28 18:19:41    182s] (I)       Route selected nets only: true
[04/28 18:19:41    182s] (I)       Route secondary PG pins: false
[04/28 18:19:41    182s] (I)       Second PG max fanout   : 2147483647
[04/28 18:19:41    182s] (I)       Refine MST             : true
[04/28 18:19:41    182s] (I)       Honor PRL              : true
[04/28 18:19:41    182s] (I)       Strong congestion aware: true
[04/28 18:19:41    182s] (I)       Improved initial location for IRoutes: true
[04/28 18:19:41    182s] (I)       Multi panel TA         : true
[04/28 18:19:41    182s] (I)       Penalize wire overlap  : true
[04/28 18:19:41    182s] (I)       Expand small instance blockage: true
[04/28 18:19:41    182s] (I)       Reduce via in TA       : true
[04/28 18:19:41    182s] (I)       SS-aware routing       : true
[04/28 18:19:41    182s] (I)       Improve tree edge sharing: true
[04/28 18:19:41    182s] (I)       Improve 2D via estimation: true
[04/28 18:19:41    182s] (I)       Refine Steiner tree    : true
[04/28 18:19:41    182s] (I)       Build spine tree       : true
[04/28 18:19:41    182s] (I)       Model pass through capacity: true
[04/28 18:19:41    182s] (I)       Extend blockages by a half GCell: true
[04/28 18:19:41    182s] (I)       Partial layer blockage modeling: true
[04/28 18:19:41    182s] (I)       Consider pin shapes    : true
[04/28 18:19:41    182s] (I)       Consider pin shapes for all nodes: true
[04/28 18:19:41    182s] (I)       Consider NR APA        : true
[04/28 18:19:41    182s] (I)       Consider IO pin shape  : true
[04/28 18:19:41    182s] (I)       Fix pin connection bug : true
[04/28 18:19:41    182s] (I)       Consider layer RC for local wires: true
[04/28 18:19:41    182s] (I)       LA-aware pin escape length: 2
[04/28 18:19:41    182s] (I)       Split for must join    : true
[04/28 18:19:41    182s] (I)       Route guide main branches file: /tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/.rgfSFoUum.trunk.1
[04/28 18:19:41    182s] (I)       Route guide min downstream WL type: SUBTREE
[04/28 18:19:41    182s] (I)       Routing effort level   : 10000
[04/28 18:19:41    182s] (I)       Special modeling for N7: 0
[04/28 18:19:41    182s] (I)       Special modeling for N6: 0
[04/28 18:19:41    182s] (I)       N3 special modeling    : 0
[04/28 18:19:41    182s] (I)       Special modeling for N5 v6: 0
[04/28 18:19:41    182s] (I)       Special settings for S4 designs: 0
[04/28 18:19:41    182s] (I)       Special settings for S5 designs v2: 0
[04/28 18:19:41    182s] (I)       Special settings for S7 designs: 0
[04/28 18:19:41    182s] (I)       Special settings for S8 designs: 0
[04/28 18:19:41    182s] (I)       Prefer layer length threshold: 8
[04/28 18:19:41    182s] (I)       Overflow penalty cost  : 10
[04/28 18:19:41    182s] (I)       A-star cost            : 0.30
[04/28 18:19:41    182s] (I)       Misalignment cost      : 10.00
[04/28 18:19:41    182s] (I)       Threshold for short IRoute: 6
[04/28 18:19:41    182s] (I)       Via cost during post routing: 1.00
[04/28 18:19:41    182s] (I)       Layer congestion ratio : 1.00
[04/28 18:19:41    182s] (I)       source-to-sink ratio   : 0.30
[04/28 18:19:41    182s] (I)       Scenic ratio bound     : 3.00
[04/28 18:19:41    182s] (I)       Segment layer relax scenic ratio: 1.25
[04/28 18:19:41    182s] (I)       Source-sink aware LA ratio: 0.50
[04/28 18:19:41    182s] (I)       PG-aware similar topology routing: true
[04/28 18:19:41    182s] (I)       Maze routing via cost fix: true
[04/28 18:19:41    182s] (I)       Apply PRL on PG terms  : true
[04/28 18:19:41    182s] (I)       Apply PRL on obs objects: true
[04/28 18:19:41    182s] (I)       Handle range-type spacing rules: true
[04/28 18:19:41    182s] (I)       Apply function for special wires: true
[04/28 18:19:41    182s] (I)       Layer by layer blockage reading: true
[04/28 18:19:41    182s] (I)       Offset calculation fix : true
[04/28 18:19:41    182s] (I)       Parallel spacing query fix: true
[04/28 18:19:41    182s] (I)       Force source to root IR: true
[04/28 18:19:41    182s] (I)       Layer Weights          : L2:4 L3:2.5
[04/28 18:19:41    182s] (I)       Route stripe layer range: 
[04/28 18:19:41    182s] (I)       Honor partition fences : 
[04/28 18:19:41    182s] (I)       Honor partition pin    : 
[04/28 18:19:41    182s] (I)       Honor partition fences with feedthrough: 
[04/28 18:19:41    182s] (I)       Do not relax to DPT layer: true
[04/28 18:19:41    182s] (I)       Pass through capacity modeling: true
[04/28 18:19:41    182s] (I)       Counted 655 PG shapes. We will not process PG shapes layer by layer.
[04/28 18:19:41    182s] (I)       build grid graph
[04/28 18:19:41    182s] (I)       build grid graph start
[04/28 18:19:41    182s] [NR-eGR] Track table information for default rule: 
[04/28 18:19:41    182s] [NR-eGR] METAL1 has no routable track
[04/28 18:19:41    182s] [NR-eGR] METAL2 has single uniform track structure
[04/28 18:19:41    182s] [NR-eGR] METAL3 has single uniform track structure
[04/28 18:19:41    182s] [NR-eGR] METAL4 has single uniform track structure
[04/28 18:19:41    182s] [NR-eGR] METAL5 has single uniform track structure
[04/28 18:19:41    182s] [NR-eGR] METAL6 has single uniform track structure
[04/28 18:19:41    182s] [NR-eGR] METAL7 has single uniform track structure
[04/28 18:19:41    182s] [NR-eGR] METAL8 has single uniform track structure
[04/28 18:19:41    182s] (I)       build grid graph end
[04/28 18:19:41    182s] (I)       ===========================================================================
[04/28 18:19:41    182s] (I)       == Report All Rule Vias ==
[04/28 18:19:41    182s] (I)       ===========================================================================
[04/28 18:19:41    182s] (I)        Via Rule : (Default)
[04/28 18:19:41    182s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/28 18:19:41    182s] (I)       ---------------------------------------------------------------------------
[04/28 18:19:41    182s] (I)        1    4 : VIA12_XR                   36 : VIA12_2CUT_W             
[04/28 18:19:41    182s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[04/28 18:19:41    182s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[04/28 18:19:41    182s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[04/28 18:19:41    182s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[04/28 18:19:41    182s] (I)        6   22 : VIA67_V                    58 : VIA67_2CUT_S             
[04/28 18:19:41    182s] (I)        7   26 : VIA78_V                    60 : VIA78_2CUT_W             
[04/28 18:19:41    182s] (I)        8    0 : ---                         0 : ---                      
[04/28 18:19:41    182s] (I)       ===========================================================================
[04/28 18:19:41    182s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Num PG vias on layer 1 : 0
[04/28 18:19:41    182s] (I)       Num PG vias on layer 2 : 0
[04/28 18:19:41    182s] (I)       Num PG vias on layer 3 : 0
[04/28 18:19:41    182s] (I)       Num PG vias on layer 4 : 0
[04/28 18:19:41    182s] (I)       Num PG vias on layer 5 : 0
[04/28 18:19:41    182s] (I)       Num PG vias on layer 6 : 0
[04/28 18:19:41    182s] (I)       Num PG vias on layer 7 : 0
[04/28 18:19:41    182s] (I)       Num PG vias on layer 8 : 0
[04/28 18:19:41    182s] [NR-eGR] Read 744 PG shapes
[04/28 18:19:41    182s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] [NR-eGR] #Routing Blockages  : 0
[04/28 18:19:41    182s] [NR-eGR] #Instance Blockages : 0
[04/28 18:19:41    182s] [NR-eGR] #PG Blockages       : 744
[04/28 18:19:41    182s] [NR-eGR] #Bump Blockages     : 0
[04/28 18:19:41    182s] [NR-eGR] #Boundary Blockages : 0
[04/28 18:19:41    182s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/28 18:19:41    182s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 18:19:41    182s] (I)       readDataFromPlaceDB
[04/28 18:19:41    182s] (I)       Read net information..
[04/28 18:19:41    182s] [NR-eGR] Read numTotalNets=4858  numIgnoredNets=4848
[04/28 18:19:41    182s] (I)       Read testcase time = 0.000 seconds
[04/28 18:19:41    182s] 
[04/28 18:19:41    182s] [NR-eGR] Connected 0 must-join pins/ports
[04/28 18:19:41    182s] (I)       early_global_route_priority property id does not exist.
[04/28 18:19:41    182s] (I)       Start initializing grid graph
[04/28 18:19:41    182s] (I)       End initializing grid graph
[04/28 18:19:41    182s] (I)       Model blockages into capacity
[04/28 18:19:41    182s] (I)       Read Num Blocks=744  Num Prerouted Wires=0  Num CS=0
[04/28 18:19:41    182s] (I)       Started Modeling ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Started Modeling Layer 1 ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Started Modeling Layer 2 ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Layer 1 (V) : #blockages 276 : #preroutes 0
[04/28 18:19:41    182s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Started Modeling Layer 3 ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Layer 2 (H) : #blockages 276 : #preroutes 0
[04/28 18:19:41    182s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Started Modeling Layer 4 ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Layer 3 (V) : #blockages 168 : #preroutes 0
[04/28 18:19:41    182s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Started Modeling Layer 5 ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 0
[04/28 18:19:41    182s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Started Modeling Layer 6 ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[04/28 18:19:41    182s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Started Modeling Layer 7 ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[04/28 18:19:41    182s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Started Modeling Layer 8 ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[04/28 18:19:41    182s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Moved 0 terms for better access 
[04/28 18:19:41    182s] (I)       Number of ignored nets = 0
[04/28 18:19:41    182s] (I)       Number of fixed nets = 0.  Ignored: Yes
[04/28 18:19:41    182s] (I)       Number of clock nets = 10.  Ignored: No
[04/28 18:19:41    182s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/28 18:19:41    182s] (I)       Number of special nets = 0.  Ignored: Yes
[04/28 18:19:41    182s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/28 18:19:41    182s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/28 18:19:41    182s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/28 18:19:41    182s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/28 18:19:41    182s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 18:19:41    182s] [NR-eGR] There are 10 clock nets ( 10 with NDR ).
[04/28 18:19:41    182s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1294.1 MB
[04/28 18:19:41    182s] (I)       Ndr track 0 does not exist
[04/28 18:19:41    182s] (I)       Ndr track 0 does not exist
[04/28 18:19:41    182s] (I)       Layer1  viaCost=200.00
[04/28 18:19:41    182s] (I)       Layer2  viaCost=200.00
[04/28 18:19:41    182s] (I)       Layer3  viaCost=200.00
[04/28 18:19:41    182s] (I)       Layer4  viaCost=200.00
[04/28 18:19:41    182s] (I)       Layer5  viaCost=200.00
[04/28 18:19:41    182s] (I)       Layer6  viaCost=200.00
[04/28 18:19:41    182s] (I)       Layer7  viaCost=200.00
[04/28 18:19:41    182s] (I)       ---------------------Grid Graph Info--------------------
[04/28 18:19:41    182s] (I)       Routing area        : (0, 0) - (667920, 662560)
[04/28 18:19:41    182s] (I)       Core area           : (80040, 80360) - (587880, 582200)
[04/28 18:19:41    182s] (I)       Site width          :   920  (dbu)
[04/28 18:19:41    182s] (I)       Row height          :  7380  (dbu)
[04/28 18:19:41    182s] (I)       GCell width         :  7380  (dbu)
[04/28 18:19:41    182s] (I)       GCell height        :  7380  (dbu)
[04/28 18:19:41    182s] (I)       Grid                :    90    89     8
[04/28 18:19:41    182s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[04/28 18:19:41    182s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/28 18:19:41    182s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/28 18:19:41    182s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/28 18:19:41    182s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/28 18:19:41    182s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[04/28 18:19:41    182s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/28 18:19:41    182s] (I)       First track coord   :     0   460   410   460   410   460   410  2300
[04/28 18:19:41    182s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/28 18:19:41    182s] (I)       Total num of tracks :     0   726   808   726   808   726   808   290
[04/28 18:19:41    182s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/28 18:19:41    182s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/28 18:19:41    182s] (I)       --------------------------------------------------------
[04/28 18:19:41    182s] 
[04/28 18:19:41    182s] [NR-eGR] ============ Routing rule table ============
[04/28 18:19:41    182s] [NR-eGR] Rule id: 0  Nets: 10 
[04/28 18:19:41    182s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[04/28 18:19:41    182s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[04/28 18:19:41    182s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[04/28 18:19:41    182s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:19:41    182s] [NR-eGR] Rule id: 1  Nets: 0 
[04/28 18:19:41    182s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/28 18:19:41    182s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/28 18:19:41    182s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:19:41    182s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:19:41    182s] [NR-eGR] ========================================
[04/28 18:19:41    182s] [NR-eGR] 
[04/28 18:19:41    182s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/28 18:19:41    182s] (I)       blocked tracks on layer2 : = 1520 / 64614 (2.35%)
[04/28 18:19:41    182s] (I)       blocked tracks on layer3 : = 484 / 72720 (0.67%)
[04/28 18:19:41    182s] (I)       blocked tracks on layer4 : = 4460 / 64614 (6.90%)
[04/28 18:19:41    182s] (I)       blocked tracks on layer5 : = 1958 / 72720 (2.69%)
[04/28 18:19:41    182s] (I)       blocked tracks on layer6 : = 0 / 64614 (0.00%)
[04/28 18:19:41    182s] (I)       blocked tracks on layer7 : = 0 / 72720 (0.00%)
[04/28 18:19:41    182s] (I)       blocked tracks on layer8 : = 0 / 25810 (0.00%)
[04/28 18:19:41    182s] (I)       After initializing earlyGlobalRoute syMemory usage = 1294.1 MB
[04/28 18:19:41    182s] (I)       Finished Loading and Dumping File ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Started Global Routing ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       ============= Initialization =============
[04/28 18:19:41    182s] (I)       totalPins=546  totalGlobalPin=544 (99.63%)
[04/28 18:19:41    182s] (I)       Started Build MST ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Generate topology with single threads
[04/28 18:19:41    182s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       total 2D Cap : 132406 = (72236 H, 60170 V)
[04/28 18:19:41    182s] [NR-eGR] Layer group 1: route 10 net(s) in layer range [3, 4]
[04/28 18:19:41    182s] (I)       ============  Phase 1a Route ============
[04/28 18:19:41    182s] (I)       Started Phase 1a ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 3
[04/28 18:19:41    182s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Usage: 1290 = (656 H, 634 V) = (0.91% H, 1.05% V) = (2.421e+03um H, 2.339e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] (I)       ============  Phase 1b Route ============
[04/28 18:19:41    182s] (I)       Started Phase 1b ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Usage: 1289 = (655 H, 634 V) = (0.91% H, 1.05% V) = (2.417e+03um H, 2.339e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 4.756410e+03um
[04/28 18:19:41    182s] (I)       ============  Phase 1c Route ============
[04/28 18:19:41    182s] (I)       Started Phase 1c ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Level2 Grid: 18 x 18
[04/28 18:19:41    182s] (I)       Started Two Level Routing ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Usage: 1289 = (655 H, 634 V) = (0.91% H, 1.05% V) = (2.417e+03um H, 2.339e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] (I)       ============  Phase 1d Route ============
[04/28 18:19:41    182s] (I)       Started Phase 1d ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Usage: 1293 = (659 H, 634 V) = (0.91% H, 1.05% V) = (2.432e+03um H, 2.339e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] (I)       ============  Phase 1e Route ============
[04/28 18:19:41    182s] (I)       Started Phase 1e ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Usage: 1293 = (659 H, 634 V) = (0.91% H, 1.05% V) = (2.432e+03um H, 2.339e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 4.771170e+03um
[04/28 18:19:41    182s] [NR-eGR] 
[04/28 18:19:41    182s] (I)       ============  Phase 1f Route ============
[04/28 18:19:41    182s] (I)       Started Phase 1f ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Finished Phase 1f ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Usage: 1293 = (658 H, 635 V) = (0.91% H, 1.06% V) = (2.428e+03um H, 2.343e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] (I)       ============  Phase 1g Route ============
[04/28 18:19:41    182s] (I)       Started Post Routing ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Usage: 1292 = (660 H, 632 V) = (0.91% H, 1.05% V) = (2.435e+03um H, 2.332e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] (I)       numNets=10  numFullyRipUpNets=7  numPartialRipUpNets=7 routedWL=166
[04/28 18:19:41    182s] [NR-eGR] Create a new net group with 7 nets and layer range [3, 6]
[04/28 18:19:41    182s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Run Multi-thread layer assignment with 1 threads
[04/28 18:19:41    182s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Started Build MST ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Generate topology with single threads
[04/28 18:19:41    182s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       total 2D Cap : 267802 = (143006 H, 124796 V)
[04/28 18:19:41    182s] [NR-eGR] Layer group 2: route 7 net(s) in layer range [3, 6]
[04/28 18:19:41    182s] (I)       ============  Phase 1a Route ============
[04/28 18:19:41    182s] (I)       Started Phase 1a ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Usage: 2415 = (1211 H, 1204 V) = (0.85% H, 0.96% V) = (4.469e+03um H, 4.443e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] (I)       ============  Phase 1b Route ============
[04/28 18:19:41    182s] (I)       Usage: 2415 = (1211 H, 1204 V) = (0.85% H, 0.96% V) = (4.469e+03um H, 4.443e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.911350e+03um
[04/28 18:19:41    182s] (I)       ============  Phase 1c Route ============
[04/28 18:19:41    182s] (I)       Usage: 2415 = (1211 H, 1204 V) = (0.85% H, 0.96% V) = (4.469e+03um H, 4.443e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] (I)       ============  Phase 1d Route ============
[04/28 18:19:41    182s] (I)       Usage: 2415 = (1211 H, 1204 V) = (0.85% H, 0.96% V) = (4.469e+03um H, 4.443e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] (I)       ============  Phase 1e Route ============
[04/28 18:19:41    182s] (I)       Started Phase 1e ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Usage: 2415 = (1211 H, 1204 V) = (0.85% H, 0.96% V) = (4.469e+03um H, 4.443e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.911350e+03um
[04/28 18:19:41    182s] [NR-eGR] 
[04/28 18:19:41    182s] (I)       ============  Phase 1f Route ============
[04/28 18:19:41    182s] (I)       Usage: 2415 = (1211 H, 1204 V) = (0.85% H, 0.96% V) = (4.469e+03um H, 4.443e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] (I)       ============  Phase 1g Route ============
[04/28 18:19:41    182s] (I)       Started Post Routing ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Usage: 2412 = (1211 H, 1201 V) = (0.85% H, 0.96% V) = (4.469e+03um H, 4.432e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] (I)       numNets=7  numFullyRipUpNets=5  numPartialRipUpNets=5 routedWL=354
[04/28 18:19:41    182s] [NR-eGR] Create a new net group with 5 nets and layer range [3, 8]
[04/28 18:19:41    182s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Run Multi-thread layer assignment with 1 threads
[04/28 18:19:41    182s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Started Build MST ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Generate topology with single threads
[04/28 18:19:41    182s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       total 2D Cap : 366332 = (215726 H, 150606 V)
[04/28 18:19:41    182s] [NR-eGR] Layer group 3: route 5 net(s) in layer range [3, 8]
[04/28 18:19:41    182s] (I)       ============  Phase 1a Route ============
[04/28 18:19:41    182s] (I)       Started Phase 1a ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Usage: 3180 = (1583 H, 1597 V) = (0.73% H, 1.06% V) = (5.841e+03um H, 5.893e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] (I)       ============  Phase 1b Route ============
[04/28 18:19:41    182s] (I)       Usage: 3180 = (1583 H, 1597 V) = (0.73% H, 1.06% V) = (5.841e+03um H, 5.893e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.173420e+04um
[04/28 18:19:41    182s] (I)       ============  Phase 1c Route ============
[04/28 18:19:41    182s] (I)       Usage: 3180 = (1583 H, 1597 V) = (0.73% H, 1.06% V) = (5.841e+03um H, 5.893e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] (I)       ============  Phase 1d Route ============
[04/28 18:19:41    182s] (I)       Usage: 3180 = (1583 H, 1597 V) = (0.73% H, 1.06% V) = (5.841e+03um H, 5.893e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] (I)       ============  Phase 1e Route ============
[04/28 18:19:41    182s] (I)       Started Phase 1e ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Usage: 3180 = (1583 H, 1597 V) = (0.73% H, 1.06% V) = (5.841e+03um H, 5.893e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.173420e+04um
[04/28 18:19:41    182s] [NR-eGR] 
[04/28 18:19:41    182s] (I)       ============  Phase 1f Route ============
[04/28 18:19:41    182s] (I)       Usage: 3180 = (1583 H, 1597 V) = (0.73% H, 1.06% V) = (5.841e+03um H, 5.893e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] (I)       ============  Phase 1g Route ============
[04/28 18:19:41    182s] (I)       Started Post Routing ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Usage: 3178 = (1585 H, 1593 V) = (0.73% H, 1.06% V) = (5.849e+03um H, 5.878e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] (I)       numNets=5  numFullyRipUpNets=0  numPartialRipUpNets=2 routedWL=420
[04/28 18:19:41    182s] [NR-eGR] Create a new net group with 2 nets and layer range [2, 8]
[04/28 18:19:41    182s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Run Multi-thread layer assignment with 1 threads
[04/28 18:19:41    182s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Started Build MST ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Generate topology with single threads
[04/28 18:19:41    182s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       total 2D Cap : 430261 = (215726 H, 214535 V)
[04/28 18:19:41    182s] [NR-eGR] Layer group 4: route 2 net(s) in layer range [2, 8]
[04/28 18:19:41    182s] (I)       ============  Phase 1a Route ============
[04/28 18:19:41    182s] (I)       Started Phase 1a ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Usage: 3863 = (1911 H, 1952 V) = (0.89% H, 0.91% V) = (7.052e+03um H, 7.203e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] (I)       ============  Phase 1b Route ============
[04/28 18:19:41    182s] (I)       Usage: 3863 = (1911 H, 1952 V) = (0.89% H, 0.91% V) = (7.052e+03um H, 7.203e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.425447e+04um
[04/28 18:19:41    182s] (I)       ============  Phase 1c Route ============
[04/28 18:19:41    182s] (I)       Usage: 3863 = (1911 H, 1952 V) = (0.89% H, 0.91% V) = (7.052e+03um H, 7.203e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] (I)       ============  Phase 1d Route ============
[04/28 18:19:41    182s] (I)       Usage: 3863 = (1911 H, 1952 V) = (0.89% H, 0.91% V) = (7.052e+03um H, 7.203e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] (I)       ============  Phase 1e Route ============
[04/28 18:19:41    182s] (I)       Started Phase 1e ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Usage: 3863 = (1911 H, 1952 V) = (0.89% H, 0.91% V) = (7.052e+03um H, 7.203e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.425447e+04um
[04/28 18:19:41    182s] [NR-eGR] 
[04/28 18:19:41    182s] (I)       ============  Phase 1f Route ============
[04/28 18:19:41    182s] (I)       Usage: 3863 = (1911 H, 1952 V) = (0.89% H, 0.91% V) = (7.052e+03um H, 7.203e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] (I)       ============  Phase 1g Route ============
[04/28 18:19:41    182s] (I)       Started Post Routing ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Usage: 3863 = (1912 H, 1951 V) = (0.89% H, 0.91% V) = (7.055e+03um H, 7.199e+03um V)
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Run Multi-thread layer assignment with 1 threads
[04/28 18:19:41    182s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       
[04/28 18:19:41    182s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 18:19:41    182s] [NR-eGR]                        OverCon            
[04/28 18:19:41    182s] [NR-eGR]                         #Gcell     %Gcell
[04/28 18:19:41    182s] [NR-eGR]       Layer                (1)    OverCon 
[04/28 18:19:41    182s] [NR-eGR] ----------------------------------------------
[04/28 18:19:41    182s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:41    182s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:41    182s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:41    182s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:41    182s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:41    182s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:41    182s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:41    182s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:41    182s] [NR-eGR] ----------------------------------------------
[04/28 18:19:41    182s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[04/28 18:19:41    182s] [NR-eGR] 
[04/28 18:19:41    182s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       total 2D Cap : 430557 = (215870 H, 214687 V)
[04/28 18:19:41    182s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/28 18:19:41    182s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/28 18:19:41    182s] (I)       ============= track Assignment ============
[04/28 18:19:41    182s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Started Greedy Track Assignment ( Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/28 18:19:41    182s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] (I)       Run single-thread track assignment
[04/28 18:19:41    182s] (I)       Finished Greedy Track Assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:19:41    182s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 15500
[04/28 18:19:41    182s] [NR-eGR] METAL2  (2V) length: 3.937748e+04um, number of vias: 19736
[04/28 18:19:41    182s] [NR-eGR] METAL3  (3H) length: 4.658184e+04um, number of vias: 2256
[04/28 18:19:41    182s] [NR-eGR] METAL4  (4V) length: 1.964802e+04um, number of vias: 509
[04/28 18:19:41    182s] [NR-eGR] METAL5  (5H) length: 5.881410e+03um, number of vias: 160
[04/28 18:19:41    182s] [NR-eGR] METAL6  (6V) length: 1.976610e+03um, number of vias: 2
[04/28 18:19:41    182s] [NR-eGR] METAL7  (7H) length: 2.300000e+00um, number of vias: 0
[04/28 18:19:41    182s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[04/28 18:19:41    182s] [NR-eGR] Total length: 1.134677e+05um, number of vias: 38163
[04/28 18:19:41    182s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:19:41    182s] [NR-eGR] Total eGR-routed clock nets wire length: 4.903335e+03um 
[04/28 18:19:41    182s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:19:41    182s] [NR-eGR] Report for selected net(s) only.
[04/28 18:19:41    182s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 545
[04/28 18:19:41    182s] [NR-eGR] METAL2  (2V) length: 1.121145e+03um, number of vias: 667
[04/28 18:19:41    182s] [NR-eGR] METAL3  (3H) length: 2.482160e+03um, number of vias: 215
[04/28 18:19:41    182s] [NR-eGR] METAL4  (4V) length: 1.249270e+03um, number of vias: 19
[04/28 18:19:41    182s] [NR-eGR] METAL5  (5H) length: 2.985000e+01um, number of vias: 7
[04/28 18:19:41    182s] [NR-eGR] METAL6  (6V) length: 2.091000e+01um, number of vias: 0
[04/28 18:19:41    182s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[04/28 18:19:41    182s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[04/28 18:19:41    182s] [NR-eGR] Total length: 4.903335e+03um, number of vias: 1453
[04/28 18:19:41    182s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:19:41    182s] [NR-eGR] Total routed clock nets wire length: 4.903335e+03um, number of vias: 1453
[04/28 18:19:41    182s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:19:41    182s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1294.12 MB )
[04/28 18:19:41    182s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/.rgfSFoUum
[04/28 18:19:42    182s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.2)
[04/28 18:19:42    182s]     Routing using eGR in eGR->NR Step done.
[04/28 18:19:42    182s]     Routing using NR in eGR->NR Step...
[04/28 18:19:42    182s] 
[04/28 18:19:42    182s] CCOPT: Preparing to route 10 clock nets with NanoRoute.
[04/28 18:19:42    182s]   All net are default rule.
[04/28 18:19:42    182s]   Removed pre-existing routes for 10 nets.
[04/28 18:19:42    182s]   Preferred NanoRoute mode settings: Current
[04/28 18:19:42    182s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/28 18:19:42    182s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[04/28 18:19:42    182s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[04/28 18:19:42    182s]       Clock detailed routing...
[04/28 18:19:42    182s]         NanoRoute...
[04/28 18:19:42    182s] % Begin globalDetailRoute (date=04/28 18:19:42, mem=953.3M)
[04/28 18:19:42    182s] 
[04/28 18:19:42    182s] globalDetailRoute
[04/28 18:19:42    182s] 
[04/28 18:19:42    182s] #setNanoRouteMode -drouteAutoStop false
[04/28 18:19:42    182s] #setNanoRouteMode -drouteEndIteration 20
[04/28 18:19:42    182s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[04/28 18:19:42    182s] #setNanoRouteMode -routeSelectedNetOnly true
[04/28 18:19:42    182s] #setNanoRouteMode -routeWithEco true
[04/28 18:19:42    182s] #setNanoRouteMode -routeWithSiDriven false
[04/28 18:19:42    182s] #setNanoRouteMode -routeWithTimingDriven false
[04/28 18:19:42    182s] ### Time Record (globalDetailRoute) is installed.
[04/28 18:19:42    182s] #Start globalDetailRoute on Thu Apr 28 18:19:42 2022
[04/28 18:19:42    182s] #
[04/28 18:19:42    182s] ### Time Record (Pre Callback) is installed.
[04/28 18:19:42    182s] ### Time Record (Pre Callback) is uninstalled.
[04/28 18:19:42    182s] ### Time Record (DB Import) is installed.
[04/28 18:19:42    182s] ### Time Record (Timing Data Generation) is installed.
[04/28 18:19:42    182s] ### Time Record (Timing Data Generation) is uninstalled.
[04/28 18:19:42    182s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[04/28 18:19:42    182s] ### Net info: total nets: 4881
[04/28 18:19:42    182s] ### Net info: dirty nets: 10
[04/28 18:19:42    182s] ### Net info: marked as disconnected nets: 0
[04/28 18:19:42    182s] #num needed restored net=0
[04/28 18:19:42    182s] #need_extraction net=0 (total=4881)
[04/28 18:19:42    182s] ### Net info: fully routed nets: 0
[04/28 18:19:42    182s] ### Net info: trivial (< 2 pins) nets: 23
[04/28 18:19:42    182s] ### Net info: unrouted nets: 4858
[04/28 18:19:42    182s] ### Net info: re-extraction nets: 0
[04/28 18:19:42    182s] ### Net info: selected nets: 10
[04/28 18:19:42    182s] ### Net info: ignored nets: 0
[04/28 18:19:42    182s] ### Net info: skip routing nets: 0
[04/28 18:19:42    182s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[04/28 18:19:42    182s] ### Time Record (DB Import) is uninstalled.
[04/28 18:19:42    182s] #NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
[04/28 18:19:42    182s] #RTESIG:78da8d92cb4ec330104559f315a3b48b20d1c463c7af254865c9a30fb6562bb921521247
[04/28 18:19:42    182s] #       b153e0ef31b08d92cc768ece5c5d7bb57edfee20419d21dd78a2a44178dea146428b0d2a
[04/28 18:19:42    182s] #       2273d426ae8e8fc9ed6afdf27a4046e072aabd85f4ec5c7d0f83b73d781b42d59677ff0c
[04/28 18:19:42    182s] #       450194405ab5c196b61f671487d00f539a42684882eb5cedcaef04521ffab81c4515aad9
[04/28 18:19:42    182s] #       54bae051174f46956d87661cd2722e1652a180159922bf03e9a576a7304e322266632163
[04/28 18:19:42    182s] #       6c01c497988480240f4d97576debae8337c1369dd19c17a6f2f5e9fc254c402299209432
[04/28 18:19:42    182s] #       b3ff78fb7cd8e6595f5ef64fee3834d31d63c1e27bfc85986a103961905cd98c4cc66ae6
[04/28 18:19:42    182s] #       8a96822d601678249f2f4fcac92f74f3039fe9f721
[04/28 18:19:42    182s] #
[04/28 18:19:42    182s] #Skip comparing routing design signature in db-snapshot flow
[04/28 18:19:42    182s] #RTESIG:78da8d92cb4ec330104559f315a3b48b20d1c463c7af254865c9a30fb6562bb921521247
[04/28 18:19:42    182s] #       b153e0ef31b08d92cc768ece5c5d7bb57edfee20419d21dd78a2a44178dea146428b0d2a
[04/28 18:19:42    182s] #       2273d426ae8e8fc9ed6afdf27a4046e072aabd85f4ec5c7d0f83b73d781b42d59677ff0c
[04/28 18:19:42    182s] #       450194405ab5c196b61f671487d00f539a42684882eb5cedcaef04521ffab81c4515aad9
[04/28 18:19:42    182s] #       54bae051174f46956d87661cd2722e1652a180159922bf03e9a576a7304e322266632163
[04/28 18:19:42    182s] #       6c01c497988480240f4d97576debae8337c1369dd19c17a6f2f5e9fc254c402299209432
[04/28 18:19:42    182s] #       b3ff78fb7cd8e6595f5ef64fee3834d31d63c1e27bfc85986a103961905cd98c4cc66ae6
[04/28 18:19:42    182s] #       8a96822d601678249f2f4fcac92f74f3039fe9f721
[04/28 18:19:42    182s] #
[04/28 18:19:42    182s] ### Time Record (Data Preparation) is installed.
[04/28 18:19:42    182s] #Start routing data preparation on Thu Apr 28 18:19:42 2022
[04/28 18:19:42    182s] #
[04/28 18:19:42    182s] #Minimum voltage of a net in the design = 0.000.
[04/28 18:19:42    182s] #Maximum voltage of a net in the design = 1.080.
[04/28 18:19:42    182s] #Voltage range [0.000 - 1.080] has 4872 nets.
[04/28 18:19:42    182s] #Voltage range [1.080 - 1.080] has 1 net.
[04/28 18:19:42    182s] #Voltage range [0.000 - 0.000] has 8 nets.
[04/28 18:19:42    182s] ### Time Record (Cell Pin Access) is installed.
[04/28 18:19:44    184s] ### Time Record (Cell Pin Access) is uninstalled.
[04/28 18:19:44    184s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[04/28 18:19:44    184s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[04/28 18:19:44    184s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[04/28 18:19:44    184s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[04/28 18:19:44    184s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[04/28 18:19:44    184s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[04/28 18:19:44    184s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[04/28 18:19:44    184s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[04/28 18:19:44    184s] #Regenerating Ggrids automatically.
[04/28 18:19:44    184s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[04/28 18:19:44    184s] #Using automatically generated G-grids.
[04/28 18:19:44    184s] #Done routing data preparation.
[04/28 18:19:44    184s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 964.69 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    184s] ### Time Record (Data Preparation) is uninstalled.
[04/28 18:19:44    184s] ### Time Record (Special Wire Merging) is installed.
[04/28 18:19:44    184s] #Merging special wires: starts on Thu Apr 28 18:19:44 2022 with memory = 964.77 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    184s] #
[04/28 18:19:44    184s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:964.9 MB, peak:1.0 GB
[04/28 18:19:44    184s] ### Time Record (Special Wire Merging) is uninstalled.
[04/28 18:19:44    185s] #reading routing guides ......
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #Finished routing data preparation on Thu Apr 28 18:19:44 2022
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #Cpu time = 00:00:02
[04/28 18:19:44    185s] #Elapsed time = 00:00:02
[04/28 18:19:44    185s] #Increased memory = 10.45 (MB)
[04/28 18:19:44    185s] #Total memory = 964.95 (MB)
[04/28 18:19:44    185s] #Peak memory = 1057.06 (MB)
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] ### Time Record (Global Routing) is installed.
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #Start global routing on Thu Apr 28 18:19:44 2022
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #Start global routing initialization on Thu Apr 28 18:19:44 2022
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #Number of eco nets is 0
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #Start global routing data preparation on Thu Apr 28 18:19:44 2022
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] ### build_merged_routing_blockage_rect_list starts on Thu Apr 28 18:19:44 2022 with memory = 965.02 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:965.0 MB, peak:1.0 GB
[04/28 18:19:44    185s] #Start routing resource analysis on Thu Apr 28 18:19:44 2022
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] ### init_is_bin_blocked starts on Thu Apr 28 18:19:44 2022 with memory = 965.04 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:965.0 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Apr 28 18:19:44 2022 with memory = 965.61 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:965.7 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### adjust_flow_cap starts on Thu Apr 28 18:19:44 2022 with memory = 965.73 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:965.7 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### adjust_partial_route_blockage starts on Thu Apr 28 18:19:44 2022 with memory = 965.73 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:965.7 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### set_via_blocked starts on Thu Apr 28 18:19:44 2022 with memory = 965.73 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:965.7 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### copy_flow starts on Thu Apr 28 18:19:44 2022 with memory = 965.73 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:965.7 MB, peak:1.0 GB
[04/28 18:19:44    185s] #Routing resource analysis is done on Thu Apr 28 18:19:44 2022
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] ### report_flow_cap starts on Thu Apr 28 18:19:44 2022 with memory = 965.74 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] #  Resource Analysis:
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/28 18:19:44    185s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/28 18:19:44    185s] #  --------------------------------------------------------------
[04/28 18:19:44    185s] #  METAL1         H         808           0        2916    49.83%
[04/28 18:19:44    185s] #  METAL2         V         726           0        2916     0.00%
[04/28 18:19:44    185s] #  METAL3         H         808           0        2916     0.00%
[04/28 18:19:44    185s] #  METAL4         V         676          50        2916     0.00%
[04/28 18:19:44    185s] #  METAL5         H         785          23        2916     0.00%
[04/28 18:19:44    185s] #  METAL6         V         726           0        2916     0.00%
[04/28 18:19:44    185s] #  METAL7         H         808           0        2916     0.00%
[04/28 18:19:44    185s] #  METAL8         V         290           0        2916     0.00%
[04/28 18:19:44    185s] #  --------------------------------------------------------------
[04/28 18:19:44    185s] #  Total                   5628       1.20%       23328     6.23%
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #  10 nets (0.20%) with 1 preferred extra spacing.
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:965.7 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### analyze_m2_tracks starts on Thu Apr 28 18:19:44 2022 with memory = 965.75 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:965.7 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### report_initial_resource starts on Thu Apr 28 18:19:44 2022 with memory = 965.75 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:965.8 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### mark_pg_pins_accessibility starts on Thu Apr 28 18:19:44 2022 with memory = 965.75 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:965.8 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### set_net_region starts on Thu Apr 28 18:19:44 2022 with memory = 965.75 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:965.8 MB, peak:1.0 GB
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #Global routing data preparation is done on Thu Apr 28 18:19:44 2022
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 965.75 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] ### prepare_level starts on Thu Apr 28 18:19:44 2022 with memory = 965.76 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] #Routing guide is on.
[04/28 18:19:44    185s] ### init level 1 starts on Thu Apr 28 18:19:44 2022 with memory = 965.77 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:965.8 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### Level 1 hgrid = 54 X 54
[04/28 18:19:44    185s] ### prepare_level_flow starts on Thu Apr 28 18:19:44 2022 with memory = 965.83 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:965.8 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:965.8 MB, peak:1.0 GB
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #Global routing initialization is done on Thu Apr 28 18:19:44 2022
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 965.84 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #start global routing iteration 1...
[04/28 18:19:44    185s] ### init_flow_edge starts on Thu Apr 28 18:19:44 2022 with memory = 965.88 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:969.1 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### routing at level 1 (topmost level) iter 0
[04/28 18:19:44    185s] ### measure_qor starts on Thu Apr 28 18:19:44 2022 with memory = 969.90 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### measure_congestion starts on Thu Apr 28 18:19:44 2022 with memory = 969.90 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:969.9 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:969.9 MB, peak:1.0 GB
[04/28 18:19:44    185s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 969.91 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #start global routing iteration 2...
[04/28 18:19:44    185s] ### routing at level 1 (topmost level) iter 1
[04/28 18:19:44    185s] ### measure_qor starts on Thu Apr 28 18:19:44 2022 with memory = 970.00 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### measure_congestion starts on Thu Apr 28 18:19:44 2022 with memory = 970.00 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:970.0 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:970.0 MB, peak:1.0 GB
[04/28 18:19:44    185s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 970.00 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] ### route_end starts on Thu Apr 28 18:19:44 2022 with memory = 970.00 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #Total number of trivial nets (e.g. < 2 pins) = 23 (skipped).
[04/28 18:19:44    185s] #Total number of selected nets for routing = 10.
[04/28 18:19:44    185s] #Total number of unselected nets (but routable) for routing = 4848 (skipped).
[04/28 18:19:44    185s] #Total number of nets in the design = 4881.
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #4848 skipped nets do not have any wires.
[04/28 18:19:44    185s] #10 routable nets have only global wires.
[04/28 18:19:44    185s] #10 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #Routed net constraints summary:
[04/28 18:19:44    185s] #------------------------------------------------
[04/28 18:19:44    185s] #        Rules   Pref Extra Space   Unconstrained  
[04/28 18:19:44    185s] #------------------------------------------------
[04/28 18:19:44    185s] #      Default                 10               0  
[04/28 18:19:44    185s] #------------------------------------------------
[04/28 18:19:44    185s] #        Total                 10               0  
[04/28 18:19:44    185s] #------------------------------------------------
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #Routing constraints summary of the whole design:
[04/28 18:19:44    185s] #------------------------------------------------
[04/28 18:19:44    185s] #        Rules   Pref Extra Space   Unconstrained  
[04/28 18:19:44    185s] #------------------------------------------------
[04/28 18:19:44    185s] #      Default                 10            4848  
[04/28 18:19:44    185s] #------------------------------------------------
[04/28 18:19:44    185s] #        Total                 10            4848  
[04/28 18:19:44    185s] #------------------------------------------------
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] ### cal_base_flow starts on Thu Apr 28 18:19:44 2022 with memory = 970.01 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### init_flow_edge starts on Thu Apr 28 18:19:44 2022 with memory = 970.01 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:970.9 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### cal_flow starts on Thu Apr 28 18:19:44 2022 with memory = 970.87 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:970.9 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:970.9 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### report_overcon starts on Thu Apr 28 18:19:44 2022 with memory = 970.89 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #                 OverCon          
[04/28 18:19:44    185s] #                  #Gcell    %Gcell
[04/28 18:19:44    185s] #     Layer           (1)   OverCon  Flow/Cap
[04/28 18:19:44    185s] #  ----------------------------------------------
[04/28 18:19:44    185s] #  METAL1        0(0.00%)   (0.00%)     0.32  
[04/28 18:19:44    185s] #  METAL2        0(0.00%)   (0.00%)     0.04  
[04/28 18:19:44    185s] #  METAL3        0(0.00%)   (0.00%)     0.03  
[04/28 18:19:44    185s] #  METAL4        0(0.00%)   (0.00%)     0.01  
[04/28 18:19:44    185s] #  METAL5        0(0.00%)   (0.00%)     0.00  
[04/28 18:19:44    185s] #  METAL6        0(0.00%)   (0.00%)     0.00  
[04/28 18:19:44    185s] #  METAL7        0(0.00%)   (0.00%)     0.00  
[04/28 18:19:44    185s] #  METAL8        0(0.00%)   (0.00%)     0.00  
[04/28 18:19:44    185s] #  ----------------------------------------------
[04/28 18:19:44    185s] #     Total      0(0.00%)   (0.00%)
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/28 18:19:44    185s] #  Overflow after GR: 0.00% H + 0.00% V
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:970.9 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### cal_base_flow starts on Thu Apr 28 18:19:44 2022 with memory = 970.90 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### init_flow_edge starts on Thu Apr 28 18:19:44 2022 with memory = 970.90 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:970.9 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### cal_flow starts on Thu Apr 28 18:19:44 2022 with memory = 970.90 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:970.9 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:970.9 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### export_cong_map starts on Thu Apr 28 18:19:44 2022 with memory = 970.91 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### PDZT_Export::export_cong_map starts on Thu Apr 28 18:19:44 2022 with memory = 970.91 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:970.9 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:970.9 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### import_cong_map starts on Thu Apr 28 18:19:44 2022 with memory = 970.91 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:970.9 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### update starts on Thu Apr 28 18:19:44 2022 with memory = 970.91 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] #Complete Global Routing.
[04/28 18:19:44    185s] #Total number of nets with non-default rule or having extra spacing = 10
[04/28 18:19:44    185s] #Total wire length = 4760 um.
[04/28 18:19:44    185s] #Total half perimeter of net bounding box = 1965 um.
[04/28 18:19:44    185s] #Total wire length on LAYER METAL1 = 0 um.
[04/28 18:19:44    185s] #Total wire length on LAYER METAL2 = 1021 um.
[04/28 18:19:44    185s] #Total wire length on LAYER METAL3 = 2466 um.
[04/28 18:19:44    185s] #Total wire length on LAYER METAL4 = 1217 um.
[04/28 18:19:44    185s] #Total wire length on LAYER METAL5 = 25 um.
[04/28 18:19:44    185s] #Total wire length on LAYER METAL6 = 31 um.
[04/28 18:19:44    185s] #Total wire length on LAYER METAL7 = 0 um.
[04/28 18:19:44    185s] #Total wire length on LAYER METAL8 = 0 um.
[04/28 18:19:44    185s] #Total number of vias = 1148
[04/28 18:19:44    185s] #Up-Via Summary (total 1148):
[04/28 18:19:44    185s] #           
[04/28 18:19:44    185s] #-----------------------
[04/28 18:19:44    185s] # METAL1            545
[04/28 18:19:44    185s] # METAL2            413
[04/28 18:19:44    185s] # METAL3            169
[04/28 18:19:44    185s] # METAL4             13
[04/28 18:19:44    185s] # METAL5              8
[04/28 18:19:44    185s] #-----------------------
[04/28 18:19:44    185s] #                  1148 
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #Total number of involved priority nets 10
[04/28 18:19:44    185s] #Maximum src to sink distance for priority net 242.0
[04/28 18:19:44    185s] #Average of max src_to_sink distance for priority net 184.4
[04/28 18:19:44    185s] #Average of ave src_to_sink distance for priority net 132.4
[04/28 18:19:44    185s] ### update cpu:00:00:00, real:00:00:00, mem:971.4 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### report_overcon starts on Thu Apr 28 18:19:44 2022 with memory = 971.36 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:971.4 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### report_overcon starts on Thu Apr 28 18:19:44 2022 with memory = 971.36 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] #Max overcon = 0 track.
[04/28 18:19:44    185s] #Total overcon = 0.00%.
[04/28 18:19:44    185s] #Worst layer Gcell overcon rate = 0.00%.
[04/28 18:19:44    185s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:971.4 MB, peak:1.0 GB
[04/28 18:19:44    185s] ### route_end cpu:00:00:00, real:00:00:00, mem:971.4 MB, peak:1.0 GB
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #Global routing statistics:
[04/28 18:19:44    185s] #Cpu time = 00:00:01
[04/28 18:19:44    185s] #Elapsed time = 00:00:01
[04/28 18:19:44    185s] #Increased memory = 6.41 (MB)
[04/28 18:19:44    185s] #Total memory = 971.38 (MB)
[04/28 18:19:44    185s] #Peak memory = 1057.06 (MB)
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #Finished global routing on Thu Apr 28 18:19:44 2022
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] #
[04/28 18:19:44    185s] ### Time Record (Global Routing) is uninstalled.
[04/28 18:19:44    185s] ### Time Record (Track Assignment) is installed.
[04/28 18:19:44    185s] #reading routing guides ......
[04/28 18:19:44    185s] ### Time Record (Track Assignment) is uninstalled.
[04/28 18:19:44    185s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 970.52 (MB), peak = 1057.06 (MB)
[04/28 18:19:44    185s] ### Time Record (Track Assignment) is installed.
[04/28 18:19:44    185s] #Start Track Assignment.
[04/28 18:19:45    185s] #Done with 293 horizontal wires in 1 hboxes and 293 vertical wires in 1 hboxes.
[04/28 18:19:45    185s] #Done with 279 horizontal wires in 1 hboxes and 286 vertical wires in 1 hboxes.
[04/28 18:19:45    185s] #Complete Track Assignment.
[04/28 18:19:45    185s] #Total number of nets with non-default rule or having extra spacing = 10
[04/28 18:19:45    185s] #Total wire length = 5260 um.
[04/28 18:19:45    185s] #Total half perimeter of net bounding box = 1965 um.
[04/28 18:19:45    185s] #Total wire length on LAYER METAL1 = 480 um.
[04/28 18:19:45    185s] #Total wire length on LAYER METAL2 = 1010 um.
[04/28 18:19:45    185s] #Total wire length on LAYER METAL3 = 2461 um.
[04/28 18:19:45    185s] #Total wire length on LAYER METAL4 = 1259 um.
[04/28 18:19:45    185s] #Total wire length on LAYER METAL5 = 20 um.
[04/28 18:19:45    185s] #Total wire length on LAYER METAL6 = 32 um.
[04/28 18:19:45    185s] #Total wire length on LAYER METAL7 = 0 um.
[04/28 18:19:45    185s] #Total wire length on LAYER METAL8 = 0 um.
[04/28 18:19:45    185s] #Total number of vias = 1148
[04/28 18:19:45    185s] #Up-Via Summary (total 1148):
[04/28 18:19:45    185s] #           
[04/28 18:19:45    185s] #-----------------------
[04/28 18:19:45    185s] # METAL1            545
[04/28 18:19:45    185s] # METAL2            413
[04/28 18:19:45    185s] # METAL3            169
[04/28 18:19:45    185s] # METAL4             13
[04/28 18:19:45    185s] # METAL5              8
[04/28 18:19:45    185s] #-----------------------
[04/28 18:19:45    185s] #                  1148 
[04/28 18:19:45    185s] #
[04/28 18:19:45    185s] ### Time Record (Track Assignment) is uninstalled.
[04/28 18:19:45    185s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 972.65 (MB), peak = 1057.06 (MB)
[04/28 18:19:45    185s] #
[04/28 18:19:45    185s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/28 18:19:45    185s] #Cpu time = 00:00:03
[04/28 18:19:45    185s] #Elapsed time = 00:00:03
[04/28 18:19:45    185s] #Increased memory = 18.22 (MB)
[04/28 18:19:45    185s] #Total memory = 972.66 (MB)
[04/28 18:19:45    185s] #Peak memory = 1057.06 (MB)
[04/28 18:19:45    185s] ### Time Record (Detail Routing) is installed.
[04/28 18:19:45    185s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[04/28 18:19:45    185s] #
[04/28 18:19:45    185s] #Start Detail Routing..
[04/28 18:19:45    185s] #start initial detail routing ...
[04/28 18:19:45    185s] ### Design has 2 dirty nets
[04/28 18:19:48    188s] # ECO: 3.7% of the total area was rechecked for DRC, and 61.7% required routing.
[04/28 18:19:48    188s] #   number of violations = 0
[04/28 18:19:48    188s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1003.25 (MB), peak = 1057.06 (MB)
[04/28 18:19:48    188s] #Complete Detail Routing.
[04/28 18:19:48    188s] #Total number of nets with non-default rule or having extra spacing = 10
[04/28 18:19:48    188s] #Total wire length = 4994 um.
[04/28 18:19:48    188s] #Total half perimeter of net bounding box = 1965 um.
[04/28 18:19:48    188s] #Total wire length on LAYER METAL1 = 0 um.
[04/28 18:19:48    188s] #Total wire length on LAYER METAL2 = 70 um.
[04/28 18:19:48    188s] #Total wire length on LAYER METAL3 = 2729 um.
[04/28 18:19:48    188s] #Total wire length on LAYER METAL4 = 2158 um.
[04/28 18:19:48    188s] #Total wire length on LAYER METAL5 = 28 um.
[04/28 18:19:48    188s] #Total wire length on LAYER METAL6 = 9 um.
[04/28 18:19:48    188s] #Total wire length on LAYER METAL7 = 0 um.
[04/28 18:19:48    188s] #Total wire length on LAYER METAL8 = 0 um.
[04/28 18:19:48    188s] #Total number of vias = 1641
[04/28 18:19:48    188s] #Up-Via Summary (total 1641):
[04/28 18:19:48    188s] #           
[04/28 18:19:48    188s] #-----------------------
[04/28 18:19:48    188s] # METAL1            545
[04/28 18:19:48    188s] # METAL2            548
[04/28 18:19:48    188s] # METAL3            540
[04/28 18:19:48    188s] # METAL4              6
[04/28 18:19:48    188s] # METAL5              2
[04/28 18:19:48    188s] #-----------------------
[04/28 18:19:48    188s] #                  1641 
[04/28 18:19:48    188s] #
[04/28 18:19:48    188s] #Total number of DRC violations = 0
[04/28 18:19:48    188s] ### Time Record (Detail Routing) is uninstalled.
[04/28 18:19:48    188s] #Cpu time = 00:00:03
[04/28 18:19:48    188s] #Elapsed time = 00:00:03
[04/28 18:19:48    188s] #Increased memory = 3.81 (MB)
[04/28 18:19:48    188s] #Total memory = 976.48 (MB)
[04/28 18:19:48    188s] #Peak memory = 1057.06 (MB)
[04/28 18:19:48    188s] #detailRoute Statistics:
[04/28 18:19:48    188s] #Cpu time = 00:00:03
[04/28 18:19:48    188s] #Elapsed time = 00:00:03
[04/28 18:19:48    188s] #Increased memory = 3.84 (MB)
[04/28 18:19:48    188s] #Total memory = 976.50 (MB)
[04/28 18:19:48    188s] #Peak memory = 1057.06 (MB)
[04/28 18:19:48    188s] #Skip updating routing design signature in db-snapshot flow
[04/28 18:19:48    188s] ### Time Record (DB Export) is installed.
[04/28 18:19:48    188s] ### Time Record (DB Export) is uninstalled.
[04/28 18:19:48    188s] ### Time Record (Post Callback) is installed.
[04/28 18:19:48    188s] ### Time Record (Post Callback) is uninstalled.
[04/28 18:19:48    188s] #
[04/28 18:19:48    188s] #globalDetailRoute statistics:
[04/28 18:19:48    188s] #Cpu time = 00:00:06
[04/28 18:19:48    188s] #Elapsed time = 00:00:06
[04/28 18:19:48    188s] #Increased memory = 29.81 (MB)
[04/28 18:19:48    188s] #Total memory = 983.22 (MB)
[04/28 18:19:48    188s] #Peak memory = 1057.06 (MB)
[04/28 18:19:48    188s] #Number of warnings = 2
[04/28 18:19:48    188s] #Total number of warnings = 6
[04/28 18:19:48    188s] #Number of fails = 0
[04/28 18:19:48    188s] #Total number of fails = 0
[04/28 18:19:48    188s] #Complete globalDetailRoute on Thu Apr 28 18:19:48 2022
[04/28 18:19:48    188s] #
[04/28 18:19:48    188s] ### Time Record (globalDetailRoute) is uninstalled.
[04/28 18:19:48    188s] ### 
[04/28 18:19:48    188s] ###   Scalability Statistics
[04/28 18:19:48    188s] ### 
[04/28 18:19:48    188s] ### --------------------------------+----------------+----------------+----------------+
[04/28 18:19:48    188s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[04/28 18:19:48    188s] ### --------------------------------+----------------+----------------+----------------+
[04/28 18:19:48    188s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/28 18:19:48    188s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/28 18:19:48    188s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/28 18:19:48    188s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/28 18:19:48    188s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/28 18:19:48    188s] ###   Cell Pin Access               |        00:00:02|        00:00:02|             1.0|
[04/28 18:19:48    188s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[04/28 18:19:48    188s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/28 18:19:48    188s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[04/28 18:19:48    188s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/28 18:19:48    188s] ###   Detail Routing                |        00:00:03|        00:00:03|             1.0|
[04/28 18:19:48    188s] ###   Entire Command                |        00:00:06|        00:00:06|             1.0|
[04/28 18:19:48    188s] ### --------------------------------+----------------+----------------+----------------+
[04/28 18:19:48    188s] ### 
[04/28 18:19:48    188s] % End globalDetailRoute (date=04/28 18:19:48, total cpu=0:00:06.2, real=0:00:06.0, peak res=983.1M, current mem=983.1M)
[04/28 18:19:48    188s]         NanoRoute done. (took cpu=0:00:06.2 real=0:00:06.3)
[04/28 18:19:48    188s]       Clock detailed routing done.
[04/28 18:19:48    188s] Checking guided vs. routed lengths for 10 nets...
[04/28 18:19:48    188s] 
[04/28 18:19:48    188s]       
[04/28 18:19:48    188s]       Guided max path lengths
[04/28 18:19:48    188s]       =======================
[04/28 18:19:48    188s]       
[04/28 18:19:48    188s]       ---------------------------------------
[04/28 18:19:48    188s]       From (um)    To (um)    Number of paths
[04/28 18:19:48    188s]       ---------------------------------------
[04/28 18:19:48    188s]        100.000     150.000           2
[04/28 18:19:48    188s]        150.000     200.000           5
[04/28 18:19:48    188s]        200.000     250.000           3
[04/28 18:19:48    188s]       ---------------------------------------
[04/28 18:19:48    188s]       
[04/28 18:19:48    188s]       Deviation of routing from guided max path lengths
[04/28 18:19:48    188s]       =================================================
[04/28 18:19:48    188s]       
[04/28 18:19:48    188s]       -------------------------------------
[04/28 18:19:48    188s]       From (%)    To (%)    Number of paths
[04/28 18:19:48    188s]       -------------------------------------
[04/28 18:19:48    188s]       below       0.000            7
[04/28 18:19:48    188s]        0.000      1.000            1
[04/28 18:19:48    188s]        1.000      2.000            0
[04/28 18:19:48    188s]        2.000      3.000            0
[04/28 18:19:48    188s]        3.000      4.000            0
[04/28 18:19:48    188s]        4.000      5.000            1
[04/28 18:19:48    188s]        5.000      6.000            0
[04/28 18:19:48    188s]        6.000      7.000            1
[04/28 18:19:48    188s]       -------------------------------------
[04/28 18:19:48    188s]       
[04/28 18:19:48    188s] 
[04/28 18:19:48    188s]     Top 10 notable deviations of routed length from guided length
[04/28 18:19:48    188s]     =============================================================
[04/28 18:19:48    188s] 
[04/28 18:19:48    188s]     Net CTS_2 (88 terminals)
[04/28 18:19:48    188s]     Guided length:  max path =   185.060um, total =   669.948um
[04/28 18:19:48    188s]     Routed length:  max path =   159.930um, total =   772.180um
[04/28 18:19:48    188s]     Deviation:      max path =   -13.579%,  total =    15.260%
[04/28 18:19:48    188s] 
[04/28 18:19:48    188s]     Net CTS_3 (91 terminals)
[04/28 18:19:48    188s]     Guided length:  max path =   160.939um, total =   669.678um
[04/28 18:19:48    188s]     Routed length:  max path =   155.290um, total =   764.500um
[04/28 18:19:48    188s]     Deviation:      max path =    -3.510%,  total =    14.159%
[04/28 18:19:48    188s] 
[04/28 18:19:48    188s]     Net CTS_6 (87 terminals)
[04/28 18:19:48    188s]     Guided length:  max path =   201.101um, total =   661.443um
[04/28 18:19:48    188s]     Routed length:  max path =   175.870um, total =   748.350um
[04/28 18:19:48    188s]     Deviation:      max path =   -12.546%,  total =    13.139%
[04/28 18:19:48    188s] 
[04/28 18:19:48    188s]     Net CTS_7 (91 terminals)
[04/28 18:19:48    188s]     Guided length:  max path =   151.630um, total =   679.234um
[04/28 18:19:48    188s]     Routed length:  max path =   161.660um, total =   749.350um
[04/28 18:19:48    188s]     Deviation:      max path =     6.615%,  total =    10.323%
[04/28 18:19:48    188s] 
[04/28 18:19:48    188s]     Net CTS_1 (89 terminals)
[04/28 18:19:48    188s]     Guided length:  max path =   149.430um, total =   693.385um
[04/28 18:19:48    188s]     Routed length:  max path =   155.730um, total =   745.315um
[04/28 18:19:48    188s]     Deviation:      max path =     4.216%,  total =     7.489%
[04/28 18:19:48    188s] 
[04/28 18:19:48    188s]     Net CTS_4 (87 terminals)
[04/28 18:19:48    188s]     Guided length:  max path =   124.590um, total =   703.365um
[04/28 18:19:48    188s]     Routed length:  max path =   118.750um, total =   752.575um
[04/28 18:19:48    188s]     Deviation:      max path =    -4.687%,  total =     6.996%
[04/28 18:19:48    188s] 
[04/28 18:19:48    188s]     Net CTS_5 (7 terminals)
[04/28 18:19:48    188s]     Guided length:  max path =   198.150um, total =   258.330um
[04/28 18:19:48    188s]     Routed length:  max path =   198.150um, total =   263.200um
[04/28 18:19:48    188s]     Deviation:      max path =     0.000%,  total =     1.885%
[04/28 18:19:48    188s] 
[04/28 18:19:48    188s]     Net CTS_9 (2 terminals)
[04/28 18:19:48    188s]     Guided length:  max path =   234.290um, total =   234.290um
[04/28 18:19:48    188s]     Routed length:  max path =   235.930um, total =   237.280um
[04/28 18:19:48    188s]     Deviation:      max path =     0.700%,  total =     1.276%
[04/28 18:19:48    188s] 
[04/28 18:19:48    188s]     Net CTS_8 (2 terminals)
[04/28 18:19:48    188s]     Guided length:  max path =   185.180um, total =   185.180um
[04/28 18:19:48    188s]     Routed length:  max path =   185.180um, total =   187.205um
[04/28 18:19:48    188s]     Deviation:      max path =     0.000%,  total =     1.094%
[04/28 18:19:48    188s] 
[04/28 18:19:48    188s]     Net clk (2 terminals)
[04/28 18:19:48    188s]     Guided length:  max path =   202.715um, total =   202.715um
[04/28 18:19:48    188s]     Routed length:  max path =   202.100um, total =   202.365um
[04/28 18:19:48    188s]     Deviation:      max path =    -0.303%,  total =    -0.173%
[04/28 18:19:48    188s] 
[04/28 18:19:48    188s] Set FIXED routing status on 10 net(s)
[04/28 18:19:48    188s] Set FIXED placed status on 9 instance(s)
[04/28 18:19:48    188s]       Route Remaining Unrouted Nets...
[04/28 18:19:48    188s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[04/28 18:19:48    188s] All LLGs are deleted
[04/28 18:19:48    188s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1262.8M
[04/28 18:19:48    188s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1262.6M
[04/28 18:19:48    188s] ### Creating LA Mngr. totSessionCpu=0:03:09 mem=1262.6M
[04/28 18:19:48    188s] LayerId::1 widthSet size::1
[04/28 18:19:48    188s] LayerId::2 widthSet size::1
[04/28 18:19:48    188s] LayerId::3 widthSet size::1
[04/28 18:19:48    188s] LayerId::4 widthSet size::1
[04/28 18:19:48    188s] LayerId::5 widthSet size::1
[04/28 18:19:48    188s] LayerId::6 widthSet size::1
[04/28 18:19:48    188s] LayerId::7 widthSet size::1
[04/28 18:19:48    188s] LayerId::8 widthSet size::1
[04/28 18:19:48    188s] Updating RC grid for preRoute extraction ...
[04/28 18:19:48    188s] Initializing multi-corner resistance tables ...
[04/28 18:19:48    188s] ### Creating LA Mngr, finished. totSessionCpu=0:03:09 mem=1262.6M
[04/28 18:19:48    188s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Started Loading and Dumping File ( Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Reading DB...
[04/28 18:19:48    188s] (I)       Read data from FE... (mem=1262.6M)
[04/28 18:19:48    188s] (I)       Read nodes and places... (mem=1262.6M)
[04/28 18:19:48    188s] (I)       Done Read nodes and places (cpu=0.000s, mem=1262.6M)
[04/28 18:19:48    188s] (I)       Read nets... (mem=1262.6M)
[04/28 18:19:48    188s] (I)       Done Read nets (cpu=0.010s, mem=1262.6M)
[04/28 18:19:48    188s] (I)       Done Read data from FE (cpu=0.010s, mem=1262.6M)
[04/28 18:19:48    188s] (I)       before initializing RouteDB syMemory usage = 1262.6 MB
[04/28 18:19:48    188s] (I)       Honor MSV route constraint: false
[04/28 18:19:48    188s] (I)       Maximum routing layer  : 127
[04/28 18:19:48    188s] (I)       Minimum routing layer  : 2
[04/28 18:19:48    188s] (I)       Supply scale factor H  : 1.00
[04/28 18:19:48    188s] (I)       Supply scale factor V  : 1.00
[04/28 18:19:48    188s] (I)       Tracks used by clock wire: 0
[04/28 18:19:48    188s] (I)       Reverse direction      : 
[04/28 18:19:48    188s] (I)       Honor partition pin guides: true
[04/28 18:19:48    188s] (I)       Route selected nets only: false
[04/28 18:19:48    188s] (I)       Route secondary PG pins: false
[04/28 18:19:48    188s] (I)       Second PG max fanout   : 2147483647
[04/28 18:19:48    188s] (I)       Apply function for special wires: true
[04/28 18:19:48    188s] (I)       Layer by layer blockage reading: true
[04/28 18:19:48    188s] (I)       Offset calculation fix : true
[04/28 18:19:48    188s] (I)       Route stripe layer range: 
[04/28 18:19:48    188s] (I)       Honor partition fences : 
[04/28 18:19:48    188s] (I)       Honor partition pin    : 
[04/28 18:19:48    188s] (I)       Honor partition fences with feedthrough: 
[04/28 18:19:48    188s] (I)       Counted 655 PG shapes. We will not process PG shapes layer by layer.
[04/28 18:19:48    188s] (I)       build grid graph
[04/28 18:19:48    188s] (I)       build grid graph start
[04/28 18:19:48    188s] [NR-eGR] Track table information for default rule: 
[04/28 18:19:48    188s] [NR-eGR] METAL1 has no routable track
[04/28 18:19:48    188s] [NR-eGR] METAL2 has single uniform track structure
[04/28 18:19:48    188s] [NR-eGR] METAL3 has single uniform track structure
[04/28 18:19:48    188s] [NR-eGR] METAL4 has single uniform track structure
[04/28 18:19:48    188s] [NR-eGR] METAL5 has single uniform track structure
[04/28 18:19:48    188s] [NR-eGR] METAL6 has single uniform track structure
[04/28 18:19:48    188s] [NR-eGR] METAL7 has single uniform track structure
[04/28 18:19:48    188s] [NR-eGR] METAL8 has single uniform track structure
[04/28 18:19:48    188s] (I)       build grid graph end
[04/28 18:19:48    188s] (I)       ===========================================================================
[04/28 18:19:48    188s] (I)       == Report All Rule Vias ==
[04/28 18:19:48    188s] (I)       ===========================================================================
[04/28 18:19:48    188s] (I)        Via Rule : (Default)
[04/28 18:19:48    188s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/28 18:19:48    188s] (I)       ---------------------------------------------------------------------------
[04/28 18:19:48    188s] (I)        1    4 : VIA12_XR                   37 : VIA12_2CUT_N             
[04/28 18:19:48    188s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[04/28 18:19:48    188s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[04/28 18:19:48    188s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[04/28 18:19:48    188s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[04/28 18:19:48    188s] (I)        6   22 : VIA67_V                    57 : VIA67_2CUT_N             
[04/28 18:19:48    188s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[04/28 18:19:48    188s] (I)        8    0 : ---                         0 : ---                      
[04/28 18:19:48    188s] (I)       ===========================================================================
[04/28 18:19:48    188s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Num PG vias on layer 1 : 0
[04/28 18:19:48    188s] (I)       Num PG vias on layer 2 : 0
[04/28 18:19:48    188s] (I)       Num PG vias on layer 3 : 0
[04/28 18:19:48    188s] (I)       Num PG vias on layer 4 : 0
[04/28 18:19:48    188s] (I)       Num PG vias on layer 5 : 0
[04/28 18:19:48    188s] (I)       Num PG vias on layer 6 : 0
[04/28 18:19:48    188s] (I)       Num PG vias on layer 7 : 0
[04/28 18:19:48    188s] (I)       Num PG vias on layer 8 : 0
[04/28 18:19:48    188s] [NR-eGR] Read 744 PG shapes
[04/28 18:19:48    188s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] [NR-eGR] #Routing Blockages  : 0
[04/28 18:19:48    188s] [NR-eGR] #Instance Blockages : 0
[04/28 18:19:48    188s] [NR-eGR] #PG Blockages       : 744
[04/28 18:19:48    188s] [NR-eGR] #Bump Blockages     : 0
[04/28 18:19:48    188s] [NR-eGR] #Boundary Blockages : 0
[04/28 18:19:48    188s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/28 18:19:48    188s] [NR-eGR] Num Prerouted Nets = 10  Num Prerouted Wires = 1626
[04/28 18:19:48    188s] (I)       readDataFromPlaceDB
[04/28 18:19:48    188s] (I)       Read net information..
[04/28 18:19:48    188s] [NR-eGR] Read numTotalNets=4858  numIgnoredNets=10
[04/28 18:19:48    188s] (I)       Read testcase time = 0.010 seconds
[04/28 18:19:48    188s] 
[04/28 18:19:48    188s] (I)       early_global_route_priority property id does not exist.
[04/28 18:19:48    188s] (I)       Start initializing grid graph
[04/28 18:19:48    188s] (I)       End initializing grid graph
[04/28 18:19:48    188s] (I)       Model blockages into capacity
[04/28 18:19:48    188s] (I)       Read Num Blocks=744  Num Prerouted Wires=1626  Num CS=0
[04/28 18:19:48    188s] (I)       Started Modeling ( Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Started Modeling Layer 1 ( Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Started Modeling Layer 2 ( Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Layer 1 (V) : #blockages 276 : #preroutes 617
[04/28 18:19:48    188s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Started Modeling Layer 3 ( Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Layer 2 (H) : #blockages 276 : #preroutes 847
[04/28 18:19:48    188s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Started Modeling Layer 4 ( Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Layer 3 (V) : #blockages 168 : #preroutes 157
[04/28 18:19:48    188s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Started Modeling Layer 5 ( Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 4
[04/28 18:19:48    188s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Started Modeling Layer 6 ( Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 1
[04/28 18:19:48    188s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Started Modeling Layer 7 ( Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[04/28 18:19:48    188s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Started Modeling Layer 8 ( Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[04/28 18:19:48    188s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Number of ignored nets = 10
[04/28 18:19:48    188s] (I)       Number of fixed nets = 10.  Ignored: Yes
[04/28 18:19:48    188s] (I)       Number of clock nets = 10.  Ignored: No
[04/28 18:19:48    188s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/28 18:19:48    188s] (I)       Number of special nets = 0.  Ignored: Yes
[04/28 18:19:48    188s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/28 18:19:48    188s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/28 18:19:48    188s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/28 18:19:48    188s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/28 18:19:48    188s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 18:19:48    188s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1262.6 MB
[04/28 18:19:48    188s] (I)       Ndr track 0 does not exist
[04/28 18:19:48    188s] (I)       Ndr track 0 does not exist
[04/28 18:19:48    188s] (I)       Layer1  viaCost=200.00
[04/28 18:19:48    188s] (I)       Layer2  viaCost=200.00
[04/28 18:19:48    188s] (I)       Layer3  viaCost=200.00
[04/28 18:19:48    188s] (I)       Layer4  viaCost=200.00
[04/28 18:19:48    188s] (I)       Layer5  viaCost=200.00
[04/28 18:19:48    188s] (I)       Layer6  viaCost=200.00
[04/28 18:19:48    188s] (I)       Layer7  viaCost=200.00
[04/28 18:19:48    188s] (I)       ---------------------Grid Graph Info--------------------
[04/28 18:19:48    188s] (I)       Routing area        : (0, 0) - (667920, 662560)
[04/28 18:19:48    188s] (I)       Core area           : (80040, 80360) - (587880, 582200)
[04/28 18:19:48    188s] (I)       Site width          :   920  (dbu)
[04/28 18:19:48    188s] (I)       Row height          :  7380  (dbu)
[04/28 18:19:48    188s] (I)       GCell width         :  7380  (dbu)
[04/28 18:19:48    188s] (I)       GCell height        :  7380  (dbu)
[04/28 18:19:48    188s] (I)       Grid                :    90    89     8
[04/28 18:19:48    188s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[04/28 18:19:48    188s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/28 18:19:48    188s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/28 18:19:48    188s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/28 18:19:48    188s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/28 18:19:48    188s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[04/28 18:19:48    188s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/28 18:19:48    188s] (I)       First track coord   :     0   460   410   460   410   460   410  2300
[04/28 18:19:48    188s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/28 18:19:48    188s] (I)       Total num of tracks :     0   726   808   726   808   726   808   290
[04/28 18:19:48    188s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/28 18:19:48    188s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/28 18:19:48    188s] (I)       --------------------------------------------------------
[04/28 18:19:48    188s] 
[04/28 18:19:48    188s] [NR-eGR] ============ Routing rule table ============
[04/28 18:19:48    188s] [NR-eGR] Rule id: 0  Nets: 0 
[04/28 18:19:48    188s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[04/28 18:19:48    188s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[04/28 18:19:48    188s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[04/28 18:19:48    188s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:19:48    188s] [NR-eGR] Rule id: 1  Nets: 4848 
[04/28 18:19:48    188s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/28 18:19:48    188s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/28 18:19:48    188s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:19:48    188s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:19:48    188s] [NR-eGR] ========================================
[04/28 18:19:48    188s] [NR-eGR] 
[04/28 18:19:48    188s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/28 18:19:48    188s] (I)       blocked tracks on layer2 : = 1520 / 64614 (2.35%)
[04/28 18:19:48    188s] (I)       blocked tracks on layer3 : = 484 / 72720 (0.67%)
[04/28 18:19:48    188s] (I)       blocked tracks on layer4 : = 4298 / 64614 (6.65%)
[04/28 18:19:48    188s] (I)       blocked tracks on layer5 : = 1956 / 72720 (2.69%)
[04/28 18:19:48    188s] (I)       blocked tracks on layer6 : = 0 / 64614 (0.00%)
[04/28 18:19:48    188s] (I)       blocked tracks on layer7 : = 0 / 72720 (0.00%)
[04/28 18:19:48    188s] (I)       blocked tracks on layer8 : = 0 / 25810 (0.00%)
[04/28 18:19:48    188s] (I)       After initializing earlyGlobalRoute syMemory usage = 1262.6 MB
[04/28 18:19:48    188s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Started Global Routing ( Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       ============= Initialization =============
[04/28 18:19:48    188s] (I)       totalPins=15098  totalGlobalPin=13808 (91.46%)
[04/28 18:19:48    188s] (I)       Started Build MST ( Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Generate topology with single threads
[04/28 18:19:48    188s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       total 2D Cap : 430416 = (215728 H, 214688 V)
[04/28 18:19:48    188s] [NR-eGR] Layer group 1: route 4848 net(s) in layer range [2, 8]
[04/28 18:19:48    188s] (I)       ============  Phase 1a Route ============
[04/28 18:19:48    188s] (I)       Started Phase 1a ( Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Usage: 28070 = (13200 H, 14870 V) = (6.12% H, 6.93% V) = (4.871e+04um H, 5.487e+04um V)
[04/28 18:19:48    188s] (I)       
[04/28 18:19:48    188s] (I)       ============  Phase 1b Route ============
[04/28 18:19:48    188s] (I)       Usage: 28070 = (13200 H, 14870 V) = (6.12% H, 6.93% V) = (4.871e+04um H, 5.487e+04um V)
[04/28 18:19:48    188s] (I)       
[04/28 18:19:48    188s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.035783e+05um
[04/28 18:19:48    188s] (I)       ============  Phase 1c Route ============
[04/28 18:19:48    188s] (I)       Usage: 28070 = (13200 H, 14870 V) = (6.12% H, 6.93% V) = (4.871e+04um H, 5.487e+04um V)
[04/28 18:19:48    188s] (I)       
[04/28 18:19:48    188s] (I)       ============  Phase 1d Route ============
[04/28 18:19:48    188s] (I)       Usage: 28070 = (13200 H, 14870 V) = (6.12% H, 6.93% V) = (4.871e+04um H, 5.487e+04um V)
[04/28 18:19:48    188s] (I)       
[04/28 18:19:48    188s] (I)       ============  Phase 1e Route ============
[04/28 18:19:48    188s] (I)       Started Phase 1e ( Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Usage: 28070 = (13200 H, 14870 V) = (6.12% H, 6.93% V) = (4.871e+04um H, 5.487e+04um V)
[04/28 18:19:48    188s] (I)       
[04/28 18:19:48    188s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.035783e+05um
[04/28 18:19:48    188s] [NR-eGR] 
[04/28 18:19:48    188s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Run Multi-thread layer assignment with 1 threads
[04/28 18:19:48    188s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       ============  Phase 1l Route ============
[04/28 18:19:48    188s] (I)       
[04/28 18:19:48    188s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 18:19:48    188s] [NR-eGR]                        OverCon            
[04/28 18:19:48    188s] [NR-eGR]                         #Gcell     %Gcell
[04/28 18:19:48    188s] [NR-eGR]       Layer                (2)    OverCon 
[04/28 18:19:48    188s] [NR-eGR] ----------------------------------------------
[04/28 18:19:48    188s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:48    188s] [NR-eGR]  METAL2  (2)         2( 0.03%)   ( 0.03%) 
[04/28 18:19:48    188s] [NR-eGR]  METAL3  (3)         2( 0.03%)   ( 0.03%) 
[04/28 18:19:48    188s] [NR-eGR]  METAL4  (4)        20( 0.26%)   ( 0.26%) 
[04/28 18:19:48    188s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:48    188s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:48    188s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:48    188s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[04/28 18:19:48    188s] [NR-eGR] ----------------------------------------------
[04/28 18:19:48    188s] [NR-eGR] Total               24( 0.04%)   ( 0.04%) 
[04/28 18:19:48    188s] [NR-eGR] 
[04/28 18:19:48    188s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       total 2D Cap : 430712 = (215872 H, 214840 V)
[04/28 18:19:48    188s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/28 18:19:48    188s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/28 18:19:48    188s] (I)       ============= track Assignment ============
[04/28 18:19:48    188s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Started Greedy Track Assignment ( Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/28 18:19:48    188s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1262.65 MB )
[04/28 18:19:48    188s] (I)       Run Multi-thread track assignment
[04/28 18:19:48    188s] (I)       Finished Greedy Track Assignment ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1262.65 MB )
[04/28 18:19:48    189s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:19:48    189s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 15500
[04/28 18:19:48    189s] [NR-eGR] METAL2  (2V) length: 3.916599e+04um, number of vias: 19686
[04/28 18:19:48    189s] [NR-eGR] METAL3  (3H) length: 4.671182e+04um, number of vias: 2429
[04/28 18:19:48    189s] [NR-eGR] METAL4  (4V) length: 1.975265e+04um, number of vias: 523
[04/28 18:19:48    189s] [NR-eGR] METAL5  (5H) length: 5.982000e+03um, number of vias: 141
[04/28 18:19:48    189s] [NR-eGR] METAL6  (6V) length: 1.924745e+03um, number of vias: 2
[04/28 18:19:48    189s] [NR-eGR] METAL7  (7H) length: 2.300000e+00um, number of vias: 0
[04/28 18:19:48    189s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[04/28 18:19:48    189s] [NR-eGR] Total length: 1.135395e+05um, number of vias: 38281
[04/28 18:19:48    189s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:19:48    189s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[04/28 18:19:48    189s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:19:48    189s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 1262.65 MB )
[04/28 18:19:48    189s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/28 18:19:48    189s]     Routing using NR in eGR->NR Step done.
[04/28 18:19:48    189s] Net route status summary:
[04/28 18:19:48    189s]   Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=10, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 18:19:48    189s]   Non-clock:  4871 (unrouted=23, trialRouted=4848, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=23, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 18:19:48    189s] 
[04/28 18:19:48    189s] CCOPT: Done with clock implementation routing.
[04/28 18:19:48    189s] 
[04/28 18:19:48    189s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:06.6 real=0:00:06.6)
[04/28 18:19:48    189s]   Clock implementation routing done.
[04/28 18:19:48    189s]   Leaving CCOpt scope - extractRC...
[04/28 18:19:48    189s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[04/28 18:19:48    189s] Extraction called for design 'IOTDF' of instances=4320 and nets=4881 using extraction engine 'preRoute' .
[04/28 18:19:48    189s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/28 18:19:48    189s] Type 'man IMPEXT-3530' for more detail.
[04/28 18:19:48    189s] PreRoute RC Extraction called for design IOTDF.
[04/28 18:19:48    189s] RC Extraction called in multi-corner(1) mode.
[04/28 18:19:48    189s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/28 18:19:48    189s] Type 'man IMPEXT-6197' for more detail.
[04/28 18:19:48    189s] RCMode: PreRoute
[04/28 18:19:48    189s]       RC Corner Indexes            0   
[04/28 18:19:48    189s] Capacitance Scaling Factor   : 1.00000 
[04/28 18:19:48    189s] Resistance Scaling Factor    : 1.00000 
[04/28 18:19:48    189s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 18:19:48    189s] Clock Res. Scaling Factor    : 1.00000 
[04/28 18:19:48    189s] Shrink Factor                : 1.00000
[04/28 18:19:48    189s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/28 18:19:48    189s] LayerId::1 widthSet size::1
[04/28 18:19:48    189s] LayerId::2 widthSet size::1
[04/28 18:19:48    189s] LayerId::3 widthSet size::1
[04/28 18:19:48    189s] LayerId::4 widthSet size::1
[04/28 18:19:48    189s] LayerId::5 widthSet size::1
[04/28 18:19:48    189s] LayerId::6 widthSet size::1
[04/28 18:19:48    189s] LayerId::7 widthSet size::1
[04/28 18:19:48    189s] LayerId::8 widthSet size::1
[04/28 18:19:48    189s] Updating RC grid for preRoute extraction ...
[04/28 18:19:48    189s] Initializing multi-corner resistance tables ...
[04/28 18:19:48    189s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1262.648M)
[04/28 18:19:48    189s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[04/28 18:19:48    189s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:48    189s]   Clock tree timing engine global stage delay update for DC_max:setup.late...
[04/28 18:19:48    189s] End AAE Lib Interpolated Model. (MEM=1262.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:19:48    189s]   Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:48    189s]   Clock DAG stats after routing clock trees:
[04/28 18:19:48    189s]     cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:48    189s]     cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:48    189s]     cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:48    189s]     sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:48    189s]     wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.493pF, total=0.599pF
[04/28 18:19:48    189s]     wire lengths     : top=0.000um, trunk=882.360um, leaf=4111.330um, total=4993.690um
[04/28 18:19:48    189s]     hp wire lengths  : top=0.000um, trunk=646.520um, leaf=1107.520um, total=1754.040um
[04/28 18:19:48    189s]   Clock DAG net violations after routing clock trees:
[04/28 18:19:48    189s]     Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[04/28 18:19:48    189s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[04/28 18:19:48    189s]     Trunk : target=0.234ns count=4 avg=0.164ns sd=0.107ns min=0.005ns max=0.234ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 0 <= 0.234ns} {1 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 0 > 0.351ns}
[04/28 18:19:48    189s]     Leaf  : target=0.234ns count=6 avg=0.157ns sd=0.003ns min=0.153ns max=0.162ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:48    189s]   Clock DAG library cell distribution after routing clock trees {count}:
[04/28 18:19:48    189s]      Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX2: 2 
[04/28 18:19:48    189s]   Primary reporting skew groups after routing clock trees:
[04/28 18:19:48    189s]     skew_group clk/func_mode: insertion delay [min=0.930, max=0.940, avg=0.935, sd=0.003], skew [0.011 vs 0.141], 100% {0.930, 0.940} (wid=0.015 ws=0.010) (gid=0.925 gs=0.003)
[04/28 18:19:48    189s]       min path sink: sum_reg[73]/CK
[04/28 18:19:48    189s]       max path sink: iot_out_reg[66]/CK
[04/28 18:19:48    189s]   Skew group summary after routing clock trees:
[04/28 18:19:48    189s]     skew_group clk/func_mode: insertion delay [min=0.930, max=0.940, avg=0.935, sd=0.003], skew [0.011 vs 0.141], 100% {0.930, 0.940} (wid=0.015 ws=0.010) (gid=0.925 gs=0.003)
[04/28 18:19:48    189s]   CCOpt::Phase::Routing done. (took cpu=0:00:06.7 real=0:00:06.7)
[04/28 18:19:48    189s]   CCOpt::Phase::PostConditioning...
[04/28 18:19:48    189s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[04/28 18:19:48    189s] OPERPROF: Starting DPlace-Init at level 1, MEM:1310.3M
[04/28 18:19:48    189s] #spOpts: mergeVia=F 
[04/28 18:19:48    189s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1310.3M
[04/28 18:19:48    189s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1310.3M
[04/28 18:19:48    189s] Core basic site is TSM13SITE
[04/28 18:19:48    189s] SiteArray: non-trimmed site array dimensions = 68 x 552
[04/28 18:19:48    189s] SiteArray: use 208,896 bytes
[04/28 18:19:48    189s] SiteArray: current memory after site array memory allocation 1310.5M
[04/28 18:19:48    189s] SiteArray: FP blocked sites are writable
[04/28 18:19:48    189s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 18:19:48    189s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1310.5M
[04/28 18:19:48    189s] Process 213 wires and vias for routing blockage and capacity analysis
[04/28 18:19:48    189s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1310.5M
[04/28 18:19:48    189s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.054, MEM:1310.5M
[04/28 18:19:48    189s] OPERPROF:     Starting CMU at level 3, MEM:1310.5M
[04/28 18:19:48    189s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1310.5M
[04/28 18:19:48    189s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.057, MEM:1310.5M
[04/28 18:19:48    189s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1310.5MB).
[04/28 18:19:48    189s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.065, MEM:1310.5M
[04/28 18:19:48    189s]   Removing CTS place status from clock tree and sinks.
[04/28 18:19:48    189s] Removed CTS place status from 9 clock cells (out of 11 ) and 0 clock sinks (out of 0 ).
[04/28 18:19:48    189s]   Switching to inst based legalization.
[04/28 18:19:48    189s]   PostConditioning...
[04/28 18:19:48    189s]     PostConditioning active optimizations:
[04/28 18:19:48    189s]      - DRV fixing with cell sizing and buffering
[04/28 18:19:48    189s]      - Skew fixing with cell sizing
[04/28 18:19:48    189s]     
[04/28 18:19:48    189s]     Currently running CTS, using active skew data
[04/28 18:19:48    189s]     Reset bufferability constraints...
[04/28 18:19:48    189s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[04/28 18:19:48    189s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:48    189s]     Upsizing to fix DRVs...
[04/28 18:19:48    189s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[04/28 18:19:48    189s]     CCOpt-PostConditioning: considered: 10, tested: 10, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
[04/28 18:19:48    189s]     
[04/28 18:19:48    189s]     PRO Statistics: Fix DRVs (initial upsizing):
[04/28 18:19:48    189s]     ============================================
[04/28 18:19:48    189s]     
[04/28 18:19:48    189s]     Cell changes by Net Type:
[04/28 18:19:48    189s]     
[04/28 18:19:48    189s]     -------------------------------------------------------------------------------------------------------------------
[04/28 18:19:48    189s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed        Not Sized
[04/28 18:19:48    189s]     -------------------------------------------------------------------------------------------------------------------
[04/28 18:19:48    189s]     top                0                    0           0            0                    0                    0
[04/28 18:19:48    189s]     trunk              1 [100.0%]           0           0            1 (100.0%)           1 (100.0%)           0 (0.0%)
[04/28 18:19:48    189s]     leaf               0                    0           0            0                    0                    0
[04/28 18:19:48    189s]     -------------------------------------------------------------------------------------------------------------------
[04/28 18:19:48    189s]     Total              1 [100.0%]           0           0            1 (100.0%)           1 (100.0%)           0 (0.0%)
[04/28 18:19:48    189s]     -------------------------------------------------------------------------------------------------------------------
[04/28 18:19:48    189s]     
[04/28 18:19:48    189s]     Upsized: 0, Downsized: 0, Sized but same area: 1, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/28 18:19:48    189s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[04/28 18:19:48    189s]     
[04/28 18:19:48    189s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[04/28 18:19:48    189s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:48    189s]       cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:48    189s]       cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:48    189s]       sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:48    189s]       wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.493pF, total=0.599pF
[04/28 18:19:48    189s]       wire lengths     : top=0.000um, trunk=882.360um, leaf=4111.330um, total=4993.690um
[04/28 18:19:48    189s]       hp wire lengths  : top=0.000um, trunk=646.520um, leaf=1107.520um, total=1754.040um
[04/28 18:19:48    189s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
[04/28 18:19:48    189s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[04/28 18:19:48    189s]       Trunk : target=0.234ns count=4 avg=0.148ns sd=0.097ns min=0.005ns max=0.212ns {1 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:48    189s]       Leaf  : target=0.234ns count=6 avg=0.157ns sd=0.003ns min=0.153ns max=0.162ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:48    189s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[04/28 18:19:48    189s]        Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 1 CLKBUFX2: 1 
[04/28 18:19:48    189s]     Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
[04/28 18:19:48    189s]       skew_group clk/func_mode: insertion delay [min=0.874, max=0.884, avg=0.879, sd=0.003], skew [0.011 vs 0.141], 100% {0.874, 0.884} (wid=0.015 ws=0.010) (gid=0.869 gs=0.003)
[04/28 18:19:48    189s]       min path sink: sum_reg[73]/CK
[04/28 18:19:48    189s]       max path sink: iot_out_reg[66]/CK
[04/28 18:19:48    189s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[04/28 18:19:48    189s]       skew_group clk/func_mode: insertion delay [min=0.874, max=0.884, avg=0.879, sd=0.003], skew [0.011 vs 0.141], 100% {0.874, 0.884} (wid=0.015 ws=0.010) (gid=0.869 gs=0.003)
[04/28 18:19:48    189s]     Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:48    189s]     Recomputing CTS skew targets...
[04/28 18:19:48    189s]     Resolving skew group constraints...
[04/28 18:19:48    189s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[04/28 18:19:48    189s]     Resolving skew group constraints done.
[04/28 18:19:48    189s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:48    189s]     Fixing DRVs...
[04/28 18:19:48    189s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/28 18:19:48    189s]     CCOpt-PostConditioning: considered: 10, tested: 10, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/28 18:19:48    189s]     
[04/28 18:19:48    189s]     PRO Statistics: Fix DRVs (cell sizing):
[04/28 18:19:48    189s]     =======================================
[04/28 18:19:48    189s]     
[04/28 18:19:48    189s]     Cell changes by Net Type:
[04/28 18:19:48    189s]     
[04/28 18:19:48    189s]     -------------------------------------------------------------------------------------------------
[04/28 18:19:48    189s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/28 18:19:48    189s]     -------------------------------------------------------------------------------------------------
[04/28 18:19:48    189s]     top                0            0           0            0                    0                0
[04/28 18:19:48    189s]     trunk              0            0           0            0                    0                0
[04/28 18:19:48    189s]     leaf               0            0           0            0                    0                0
[04/28 18:19:48    189s]     -------------------------------------------------------------------------------------------------
[04/28 18:19:48    189s]     Total              0            0           0            0                    0                0
[04/28 18:19:48    189s]     -------------------------------------------------------------------------------------------------
[04/28 18:19:48    189s]     
[04/28 18:19:48    189s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/28 18:19:48    189s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/28 18:19:48    189s]     
[04/28 18:19:48    189s]     Clock DAG stats PostConditioning after DRV fixing:
[04/28 18:19:48    189s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:48    189s]       cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:48    189s]       cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:48    189s]       sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:48    189s]       wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.493pF, total=0.599pF
[04/28 18:19:48    189s]       wire lengths     : top=0.000um, trunk=882.360um, leaf=4111.330um, total=4993.690um
[04/28 18:19:48    189s]       hp wire lengths  : top=0.000um, trunk=646.520um, leaf=1107.520um, total=1754.040um
[04/28 18:19:48    189s]     Clock DAG net violations PostConditioning after DRV fixing: none
[04/28 18:19:48    189s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[04/28 18:19:48    189s]       Trunk : target=0.234ns count=4 avg=0.148ns sd=0.097ns min=0.005ns max=0.212ns {1 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:48    189s]       Leaf  : target=0.234ns count=6 avg=0.157ns sd=0.003ns min=0.153ns max=0.162ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:48    189s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[04/28 18:19:48    189s]        Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 1 CLKBUFX2: 1 
[04/28 18:19:48    189s]     Primary reporting skew groups PostConditioning after DRV fixing:
[04/28 18:19:48    189s]       skew_group clk/func_mode: insertion delay [min=0.874, max=0.884, avg=0.879, sd=0.003], skew [0.011 vs 0.141], 100% {0.874, 0.884} (wid=0.015 ws=0.010) (gid=0.869 gs=0.003)
[04/28 18:19:48    189s]       min path sink: sum_reg[73]/CK
[04/28 18:19:48    189s]       max path sink: iot_out_reg[66]/CK
[04/28 18:19:48    189s]     Skew group summary PostConditioning after DRV fixing:
[04/28 18:19:48    189s]       skew_group clk/func_mode: insertion delay [min=0.874, max=0.884, avg=0.879, sd=0.003], skew [0.011 vs 0.141], 100% {0.874, 0.884} (wid=0.015 ws=0.010) (gid=0.869 gs=0.003)
[04/28 18:19:48    189s]     Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:48    189s]     Buffering to fix DRVs...
[04/28 18:19:48    189s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[04/28 18:19:48    189s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/28 18:19:48    189s]     Inserted 0 buffers and inverters.
[04/28 18:19:48    189s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[04/28 18:19:48    189s]     CCOpt-PostConditioning: nets considered: 10, nets tested: 10, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[04/28 18:19:48    189s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[04/28 18:19:48    189s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:48    189s]       cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:48    189s]       cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:48    189s]       sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:48    189s]       wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.493pF, total=0.599pF
[04/28 18:19:48    189s]       wire lengths     : top=0.000um, trunk=882.360um, leaf=4111.330um, total=4993.690um
[04/28 18:19:48    189s]       hp wire lengths  : top=0.000um, trunk=646.520um, leaf=1107.520um, total=1754.040um
[04/28 18:19:48    189s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[04/28 18:19:48    189s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[04/28 18:19:48    189s]       Trunk : target=0.234ns count=4 avg=0.148ns sd=0.097ns min=0.005ns max=0.212ns {1 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:48    189s]       Leaf  : target=0.234ns count=6 avg=0.157ns sd=0.003ns min=0.153ns max=0.162ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:48    189s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[04/28 18:19:48    189s]        Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 1 CLKBUFX2: 1 
[04/28 18:19:48    189s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[04/28 18:19:48    189s]       skew_group clk/func_mode: insertion delay [min=0.874, max=0.884, avg=0.879, sd=0.003], skew [0.011 vs 0.141], 100% {0.874, 0.884} (wid=0.015 ws=0.010) (gid=0.869 gs=0.003)
[04/28 18:19:48    189s]       min path sink: sum_reg[73]/CK
[04/28 18:19:48    189s]       max path sink: iot_out_reg[66]/CK
[04/28 18:19:48    189s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[04/28 18:19:48    189s]       skew_group clk/func_mode: insertion delay [min=0.874, max=0.884, avg=0.879, sd=0.003], skew [0.011 vs 0.141], 100% {0.874, 0.884} (wid=0.015 ws=0.010) (gid=0.869 gs=0.003)
[04/28 18:19:48    189s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:48    189s] 
[04/28 18:19:48    189s] Slew Diagnostics: After DRV fixing
[04/28 18:19:48    189s] ==================================
[04/28 18:19:48    189s] 
[04/28 18:19:48    189s] Global Causes:
[04/28 18:19:48    189s] 
[04/28 18:19:48    189s] -----
[04/28 18:19:48    189s] Cause
[04/28 18:19:48    189s] -----
[04/28 18:19:48    189s]   (empty table)
[04/28 18:19:48    189s] -----
[04/28 18:19:48    189s] 
[04/28 18:19:48    189s] Top 5 overslews:
[04/28 18:19:48    189s] 
[04/28 18:19:48    189s] ---------------------------------
[04/28 18:19:48    189s] Overslew    Causes    Driving Pin
[04/28 18:19:48    189s] ---------------------------------
[04/28 18:19:48    189s]   (empty table)
[04/28 18:19:48    189s] ---------------------------------
[04/28 18:19:48    189s] 
[04/28 18:19:48    189s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[04/28 18:19:48    189s] 
[04/28 18:19:48    189s] -------------------
[04/28 18:19:48    189s] Cause    Occurences
[04/28 18:19:48    189s] -------------------
[04/28 18:19:48    189s]   (empty table)
[04/28 18:19:48    189s] -------------------
[04/28 18:19:48    189s] 
[04/28 18:19:48    189s] Violation diagnostics counts from the 0 nodes that have violations:
[04/28 18:19:48    189s] 
[04/28 18:19:48    189s] -------------------
[04/28 18:19:48    189s] Cause    Occurences
[04/28 18:19:48    189s] -------------------
[04/28 18:19:48    189s]   (empty table)
[04/28 18:19:48    189s] -------------------
[04/28 18:19:48    189s] 
[04/28 18:19:48    189s]     Fixing Skew by cell sizing...
[04/28 18:19:48    189s] Path optimization required 0 stage delay updates 
[04/28 18:19:48    189s]     Resized 0 clock insts to decrease delay.
[04/28 18:19:48    189s] Fixing short paths with downsize only
[04/28 18:19:48    189s] Path optimization required 0 stage delay updates 
[04/28 18:19:48    189s]     Resized 0 clock insts to increase delay.
[04/28 18:19:48    189s]     
[04/28 18:19:48    189s]     PRO Statistics: Fix Skew (cell sizing):
[04/28 18:19:48    189s]     =======================================
[04/28 18:19:48    189s]     
[04/28 18:19:48    189s]     Cell changes by Net Type:
[04/28 18:19:48    189s]     
[04/28 18:19:48    189s]     -------------------------------------------------------------------------------------------------
[04/28 18:19:48    189s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/28 18:19:48    189s]     -------------------------------------------------------------------------------------------------
[04/28 18:19:48    189s]     top                0            0           0            0                    0                0
[04/28 18:19:48    189s]     trunk              0            0           0            0                    0                0
[04/28 18:19:48    189s]     leaf               0            0           0            0                    0                0
[04/28 18:19:48    189s]     -------------------------------------------------------------------------------------------------
[04/28 18:19:48    189s]     Total              0            0           0            0                    0                0
[04/28 18:19:48    189s]     -------------------------------------------------------------------------------------------------
[04/28 18:19:48    189s]     
[04/28 18:19:48    189s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/28 18:19:48    189s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/28 18:19:48    189s]     
[04/28 18:19:48    189s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[04/28 18:19:48    189s]       cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:48    189s]       cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:48    189s]       cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:48    189s]       sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:48    189s]       wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.493pF, total=0.599pF
[04/28 18:19:48    189s]       wire lengths     : top=0.000um, trunk=882.360um, leaf=4111.330um, total=4993.690um
[04/28 18:19:48    189s]       hp wire lengths  : top=0.000um, trunk=646.520um, leaf=1107.520um, total=1754.040um
[04/28 18:19:48    189s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
[04/28 18:19:48    189s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[04/28 18:19:48    189s]       Trunk : target=0.234ns count=4 avg=0.148ns sd=0.097ns min=0.005ns max=0.212ns {1 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:48    189s]       Leaf  : target=0.234ns count=6 avg=0.157ns sd=0.003ns min=0.153ns max=0.162ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:48    189s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[04/28 18:19:48    189s]        Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 1 CLKBUFX2: 1 
[04/28 18:19:48    189s]     Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
[04/28 18:19:48    189s]       skew_group clk/func_mode: insertion delay [min=0.874, max=0.884, avg=0.879, sd=0.003], skew [0.011 vs 0.141], 100% {0.874, 0.884} (wid=0.015 ws=0.010) (gid=0.869 gs=0.003)
[04/28 18:19:48    189s]       min path sink: sum_reg[73]/CK
[04/28 18:19:48    189s]       max path sink: iot_out_reg[66]/CK
[04/28 18:19:48    189s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[04/28 18:19:48    189s]       skew_group clk/func_mode: insertion delay [min=0.874, max=0.884, avg=0.879, sd=0.003], skew [0.011 vs 0.141], 100% {0.874, 0.884} (wid=0.015 ws=0.010) (gid=0.869 gs=0.003)
[04/28 18:19:48    189s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:48    189s]     Reconnecting optimized routes...
[04/28 18:19:48    189s]     Reset timing graph...
[04/28 18:19:48    189s] Ignoring AAE DB Resetting ...
[04/28 18:19:48    189s]     Reset timing graph done.
[04/28 18:19:48    189s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:48    189s]     Leaving CCOpt scope - ClockRefiner...
[04/28 18:19:48    189s] Assigned high priority to 0 cells.
[04/28 18:19:48    189s]     Performing Single Pass Refine Place.
[04/28 18:19:48    189s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[04/28 18:19:48    189s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1301.0M
[04/28 18:19:48    189s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1301.0M
[04/28 18:19:48    189s] #spOpts: mergeVia=F 
[04/28 18:19:48    189s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1301.0M
[04/28 18:19:48    189s] Info: 9 insts are soft-fixed.
[04/28 18:19:48    189s] OPERPROF:       Starting CMU at level 4, MEM:1301.0M
[04/28 18:19:48    189s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1301.0M
[04/28 18:19:48    189s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.055, MEM:1301.0M
[04/28 18:19:48    189s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1301.0MB).
[04/28 18:19:48    189s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.062, MEM:1301.0M
[04/28 18:19:48    189s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.062, MEM:1301.0M
[04/28 18:19:48    189s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9554.8
[04/28 18:19:48    189s] OPERPROF: Starting RefinePlace at level 1, MEM:1301.0M
[04/28 18:19:48    189s] *** Starting refinePlace (0:03:09 mem=1301.0M) ***
[04/28 18:19:48    189s] Total net bbox length = 9.271e+04 (4.319e+04 4.951e+04) (ext = 1.465e+04)
[04/28 18:19:48    189s] Info: 9 insts are soft-fixed.
[04/28 18:19:48    189s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:19:48    189s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:19:48    189s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1301.0M
[04/28 18:19:48    189s] Starting refinePlace ...
[04/28 18:19:48    189s]   Spread Effort: high, standalone mode, useDDP on.
[04/28 18:19:48    189s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1301.0MB) @(0:03:09 - 0:03:10).
[04/28 18:19:48    189s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:19:48    189s] wireLenOptFixPriorityInst 527 inst fixed
[04/28 18:19:48    189s] 
[04/28 18:19:48    189s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[04/28 18:19:49    189s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:19:49    189s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1301.0MB) @(0:03:10 - 0:03:10).
[04/28 18:19:49    189s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:19:49    189s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1301.0MB
[04/28 18:19:49    189s] Statistics of distance of Instance movement in refine placement:
[04/28 18:19:49    189s]   maximum (X+Y) =         0.00 um
[04/28 18:19:49    189s]   mean    (X+Y) =         0.00 um
[04/28 18:19:49    189s] Summary Report:
[04/28 18:19:49    189s] Instances move: 0 (out of 4320 movable)
[04/28 18:19:49    189s] Instances flipped: 0
[04/28 18:19:49    189s] Mean displacement: 0.00 um
[04/28 18:19:49    189s] Max displacement: 0.00 um 
[04/28 18:19:49    189s] Total instances moved : 0
[04/28 18:19:49    189s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.090, REAL:0.095, MEM:1301.0M
[04/28 18:19:49    189s] Total net bbox length = 9.271e+04 (4.319e+04 4.951e+04) (ext = 1.465e+04)
[04/28 18:19:49    189s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1301.0MB
[04/28 18:19:49    189s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1301.0MB) @(0:03:09 - 0:03:10).
[04/28 18:19:49    189s] *** Finished refinePlace (0:03:10 mem=1301.0M) ***
[04/28 18:19:49    189s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9554.8
[04/28 18:19:49    189s] OPERPROF: Finished RefinePlace at level 1, CPU:0.100, REAL:0.108, MEM:1301.0M
[04/28 18:19:49    189s]     Moved 0, flipped 0 and cell swapped 0 of 536 clock instance(s) during refinement.
[04/28 18:19:49    189s]     The largest move was 0 microns for .
[04/28 18:19:49    189s] Moved 0 and flipped 0 of 9 clock instances (excluding sinks) during refinement
[04/28 18:19:49    189s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[04/28 18:19:49    189s] Moved 0 and flipped 0 of 527 clock sinks during refinement.
[04/28 18:19:49    189s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[04/28 18:19:49    189s] Revert refine place priority changes on 0 cells.
[04/28 18:19:49    189s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/28 18:19:49    189s]     Set dirty flag on 1 insts, 2 nets
[04/28 18:19:49    189s]   PostConditioning done.
[04/28 18:19:49    189s] Net route status summary:
[04/28 18:19:49    189s]   Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=10, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 18:19:49    189s]   Non-clock:  4871 (unrouted=23, trialRouted=4848, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=23, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 18:19:49    189s]   Update timing and DAG stats after post-conditioning...
[04/28 18:19:49    189s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:49    189s]   Clock tree timing engine global stage delay update for DC_max:setup.late...
[04/28 18:19:49    189s] End AAE Lib Interpolated Model. (MEM=1301 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:19:49    189s]   Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:49    189s]   Clock DAG stats after post-conditioning:
[04/28 18:19:49    189s]     cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:49    189s]     cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:49    189s]     cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:49    189s]     sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:49    189s]     wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.493pF, total=0.599pF
[04/28 18:19:49    189s]     wire lengths     : top=0.000um, trunk=882.360um, leaf=4111.330um, total=4993.690um
[04/28 18:19:49    189s]     hp wire lengths  : top=0.000um, trunk=646.520um, leaf=1107.520um, total=1754.040um
[04/28 18:19:49    189s]   Clock DAG net violations after post-conditioning: none
[04/28 18:19:49    189s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[04/28 18:19:49    189s]     Trunk : target=0.234ns count=4 avg=0.148ns sd=0.097ns min=0.005ns max=0.212ns {1 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:49    189s]     Leaf  : target=0.234ns count=6 avg=0.157ns sd=0.003ns min=0.153ns max=0.162ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:49    189s]   Clock DAG library cell distribution after post-conditioning {count}:
[04/28 18:19:49    189s]      Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 1 CLKBUFX2: 1 
[04/28 18:19:49    189s]   Primary reporting skew groups after post-conditioning:
[04/28 18:19:49    189s]     skew_group clk/func_mode: insertion delay [min=0.874, max=0.884, avg=0.879, sd=0.003], skew [0.011 vs 0.141], 100% {0.874, 0.884} (wid=0.015 ws=0.010) (gid=0.869 gs=0.003)
[04/28 18:19:49    189s]       min path sink: sum_reg[73]/CK
[04/28 18:19:49    189s]       max path sink: iot_out_reg[66]/CK
[04/28 18:19:49    189s]   Skew group summary after post-conditioning:
[04/28 18:19:49    189s]     skew_group clk/func_mode: insertion delay [min=0.874, max=0.884, avg=0.879, sd=0.003], skew [0.011 vs 0.141], 100% {0.874, 0.884} (wid=0.015 ws=0.010) (gid=0.869 gs=0.003)
[04/28 18:19:49    189s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.5 real=0:00:00.5)
[04/28 18:19:49    189s]   Setting CTS place status to fixed for clock tree and sinks.
[04/28 18:19:49    189s] numClockCells = 11, numClockCellsFixed = 11, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[04/28 18:19:49    189s]   Post-balance tidy up or trial balance steps...
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   Clock DAG stats at end of CTS:
[04/28 18:19:49    189s]   ==============================
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   -------------------------------------------------------------
[04/28 18:19:49    189s]   Cell type                     Count    Area       Capacitance
[04/28 18:19:49    189s]   -------------------------------------------------------------
[04/28 18:19:49    189s]   Buffers                         9      178.227       0.082
[04/28 18:19:49    189s]   Inverters                       0        0.000       0.000
[04/28 18:19:49    189s]   Integrated Clock Gates          0        0.000       0.000
[04/28 18:19:49    189s]   Non-Integrated Clock Gates      0        0.000       0.000
[04/28 18:19:49    189s]   Clock Logic                     0        0.000       0.000
[04/28 18:19:49    189s]   All                             9      178.227       0.082
[04/28 18:19:49    189s]   -------------------------------------------------------------
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   Clock DAG wire lengths at end of CTS:
[04/28 18:19:49    189s]   =====================================
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   --------------------
[04/28 18:19:49    189s]   Type     Wire Length
[04/28 18:19:49    189s]   --------------------
[04/28 18:19:49    189s]   Top          0.000
[04/28 18:19:49    189s]   Trunk      882.360
[04/28 18:19:49    189s]   Leaf      4111.330
[04/28 18:19:49    189s]   Total     4993.690
[04/28 18:19:49    189s]   --------------------
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   Clock DAG hp wire lengths at end of CTS:
[04/28 18:19:49    189s]   ========================================
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   -----------------------
[04/28 18:19:49    189s]   Type     hp Wire Length
[04/28 18:19:49    189s]   -----------------------
[04/28 18:19:49    189s]   Top            0.000
[04/28 18:19:49    189s]   Trunk        646.520
[04/28 18:19:49    189s]   Leaf        1107.520
[04/28 18:19:49    189s]   Total       1754.040
[04/28 18:19:49    189s]   -----------------------
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   Clock DAG capacitances at end of CTS:
[04/28 18:19:49    189s]   =====================================
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   --------------------------------
[04/28 18:19:49    189s]   Type     Gate     Wire     Total
[04/28 18:19:49    189s]   --------------------------------
[04/28 18:19:49    189s]   Top      0.000    0.000    0.000
[04/28 18:19:49    189s]   Trunk    0.082    0.105    0.187
[04/28 18:19:49    189s]   Leaf     0.716    0.493    1.209
[04/28 18:19:49    189s]   Total    0.798    0.599    1.397
[04/28 18:19:49    189s]   --------------------------------
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   Clock DAG sink capacitances at end of CTS:
[04/28 18:19:49    189s]   ==========================================
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   --------------------------------------------------------
[04/28 18:19:49    189s]   Count    Total    Average    Std. Dev.    Min      Max
[04/28 18:19:49    189s]   --------------------------------------------------------
[04/28 18:19:49    189s]    527     0.716     0.001       0.000      0.001    0.002
[04/28 18:19:49    189s]   --------------------------------------------------------
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   Clock DAG net violations at end of CTS:
[04/28 18:19:49    189s]   =======================================
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   None
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   Clock DAG primary half-corner transition distribution at end of CTS:
[04/28 18:19:49    189s]   ====================================================================
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 18:19:49    189s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[04/28 18:19:49    189s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 18:19:49    189s]   Trunk       0.234       4       0.148       0.097      0.005    0.212    {1 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 0 <= 0.234ns}         -
[04/28 18:19:49    189s]   Leaf        0.234       6       0.157       0.003      0.153    0.162    {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}         -
[04/28 18:19:49    189s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   Clock DAG library cell distribution at end of CTS:
[04/28 18:19:49    189s]   ==================================================
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   ------------------------------------------
[04/28 18:19:49    189s]   Name         Type      Inst     Inst Area 
[04/28 18:19:49    189s]                          Count    (um^2)
[04/28 18:19:49    189s]   ------------------------------------------
[04/28 18:19:49    189s]   CLKBUFX12    buffer      6       152.766
[04/28 18:19:49    189s]   CLKBUFX8     buffer      1        11.882
[04/28 18:19:49    189s]   CLKBUFX3     buffer      1         6.790
[04/28 18:19:49    189s]   CLKBUFX2     buffer      1         6.790
[04/28 18:19:49    189s]   ------------------------------------------
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   Primary reporting skew groups summary at end of CTS:
[04/28 18:19:49    189s]   ====================================================
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 18:19:49    189s]   Half-corner          Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[04/28 18:19:49    189s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 18:19:49    189s]   DC_max:setup.late    clk/func_mode    0.874     0.884     0.011       0.141         0.010           0.006           0.879        0.003     100% {0.874, 0.884}
[04/28 18:19:49    189s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   Skew group summary at end of CTS:
[04/28 18:19:49    189s]   =================================
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 18:19:49    189s]   Half-corner          Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[04/28 18:19:49    189s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 18:19:49    189s]   DC_max:setup.late    clk/func_mode    0.874     0.884     0.011       0.141         0.010           0.006           0.879        0.003     100% {0.874, 0.884}
[04/28 18:19:49    189s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   Found a total of 0 clock tree pins with a slew violation.
[04/28 18:19:49    189s]   
[04/28 18:19:49    189s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:19:49    189s] Synthesizing clock trees done.
[04/28 18:19:49    189s] Tidy Up And Update Timing...
[04/28 18:19:49    189s] External - Set all clocks to propagated mode...
[04/28 18:19:49    189s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[04/28 18:19:49    189s]  * CCOpt property update_io_latency is false
[04/28 18:19:49    189s] 
[04/28 18:19:49    189s] Setting all clocks to propagated mode.
[04/28 18:19:49    189s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/28 18:19:49    189s] Clock DAG stats after update timingGraph:
[04/28 18:19:49    189s]   cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:19:49    189s]   cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:19:49    189s]   cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:19:49    189s]   sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:19:49    189s]   wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.493pF, total=0.599pF
[04/28 18:19:49    189s]   wire lengths     : top=0.000um, trunk=882.360um, leaf=4111.330um, total=4993.690um
[04/28 18:19:49    189s]   hp wire lengths  : top=0.000um, trunk=646.520um, leaf=1107.520um, total=1754.040um
[04/28 18:19:49    189s] Clock DAG net violations after update timingGraph: none
[04/28 18:19:49    189s] Clock DAG primary half-corner transition distribution after update timingGraph:
[04/28 18:19:49    189s]   Trunk : target=0.234ns count=4 avg=0.148ns sd=0.097ns min=0.005ns max=0.212ns {1 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:49    189s]   Leaf  : target=0.234ns count=6 avg=0.157ns sd=0.003ns min=0.153ns max=0.162ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:19:49    189s] Clock DAG library cell distribution after update timingGraph {count}:
[04/28 18:19:49    189s]    Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 1 CLKBUFX2: 1 
[04/28 18:19:49    189s] Primary reporting skew groups after update timingGraph:
[04/28 18:19:49    189s]   skew_group clk/func_mode: insertion delay [min=0.874, max=0.884, avg=0.879, sd=0.003], skew [0.011 vs 0.141], 100% {0.874, 0.884} (wid=0.015 ws=0.010) (gid=0.869 gs=0.003)
[04/28 18:19:49    189s]       min path sink: sum_reg[73]/CK
[04/28 18:19:49    189s]       max path sink: iot_out_reg[66]/CK
[04/28 18:19:49    189s] Skew group summary after update timingGraph:
[04/28 18:19:49    189s]   skew_group clk/func_mode: insertion delay [min=0.874, max=0.884, avg=0.879, sd=0.003], skew [0.011 vs 0.141], 100% {0.874, 0.884} (wid=0.015 ws=0.010) (gid=0.869 gs=0.003)
[04/28 18:19:49    189s] Logging CTS constraint violations...
[04/28 18:19:49    189s]   No violations found.
[04/28 18:19:49    189s] Logging CTS constraint violations done.
[04/28 18:19:49    189s] Tidy Up And Update Timing done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/28 18:19:49    189s] Runtime done. (took cpu=0:00:17.5 real=0:00:17.6)
[04/28 18:19:49    189s] Runtime Report Coverage % = 99.4
[04/28 18:19:49    189s] Runtime Summary
[04/28 18:19:49    189s] ===============
[04/28 18:19:49    189s] Clock Runtime:  (50%) Core CTS           8.88 (Init 4.55, Construction 1.90, Implementation 1.56, eGRPC 0.36, PostConditioning 0.36, Other 0.15)
[04/28 18:19:49    189s] Clock Runtime:  (44%) CTS services       7.72 (RefinePlace 0.79, EarlyGlobalClock 0.58, NanoRoute 6.25, ExtractRC 0.10, TimingAnalysis 0.00)
[04/28 18:19:49    189s] Clock Runtime:   (4%) Other CTS          0.84 (Init 0.24, CongRepair/EGR-DP 0.43, TimingUpdate 0.17, Other 0.00)
[04/28 18:19:49    189s] Clock Runtime: (100%) Total             17.45
[04/28 18:19:49    189s] 
[04/28 18:19:49    189s] 
[04/28 18:19:49    189s] Runtime Summary:
[04/28 18:19:49    189s] ================
[04/28 18:19:49    189s] 
[04/28 18:19:49    189s] ------------------------------------------------------------------------------------------------------------------
[04/28 18:19:49    189s] wall   % time  children  called  name
[04/28 18:19:49    189s] ------------------------------------------------------------------------------------------------------------------
[04/28 18:19:49    189s] 17.55  100.00   17.55      0       
[04/28 18:19:49    189s] 17.55  100.00   17.45      1     Runtime
[04/28 18:19:49    189s]  2.33   13.27    2.33      1     CCOpt::Phase::Initialization
[04/28 18:19:49    189s]  2.33   13.27    2.33      1       Check Prerequisites
[04/28 18:19:49    189s]  0.05    0.29    0.00      1         Leaving CCOpt scope - CheckPlace
[04/28 18:19:49    189s]  2.28   12.97    0.00      1         Validating CTS configuration
[04/28 18:19:49    189s]  0.00    0.00    0.00      1           Checking module port directions
[04/28 18:19:49    189s]  0.00    0.02    0.00      1           Clock tree timing engine global stage delay update for DC_max:setup.late
[04/28 18:19:49    189s]  0.00    0.00    0.00      1         External - Set all clocks to propagated mode
[04/28 18:19:49    189s]  2.37   13.48    2.18      1     CCOpt::Phase::PreparingToBalance
[04/28 18:19:49    189s]  0.00    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[04/28 18:19:49    189s]  0.19    1.09    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[04/28 18:19:49    189s]  0.11    0.63    0.00      1       Legalization setup
[04/28 18:19:49    189s]  1.88   10.70    0.00      1       Validating CTS configuration
[04/28 18:19:49    189s]  0.00    0.00    0.00      1         Checking module port directions
[04/28 18:19:49    189s]  0.00    0.01    0.00      1         Clock tree timing engine global stage delay update for DC_max:setup.late
[04/28 18:19:49    189s]  0.09    0.53    0.00      1     Preparing To Balance
[04/28 18:19:49    189s]  2.81   15.99    2.81      1     CCOpt::Phase::Construction
[04/28 18:19:49    189s]  1.39    7.90    1.38      1       Stage::Clustering
[04/28 18:19:49    189s]  0.76    4.32    0.73      1         Clustering
[04/28 18:19:49    189s]  0.00    0.00    0.00      1           Initialize for clustering
[04/28 18:19:49    189s]  0.28    1.62    0.00      1           Bottom-up phase
[04/28 18:19:49    189s]  0.44    2.53    0.35      1           Legalizing clock trees
[04/28 18:19:49    189s]  0.33    1.90    0.00      1             Leaving CCOpt scope - ClockRefiner
[04/28 18:19:49    189s]  0.02    0.12    0.00      1             Clock tree timing engine global stage delay update for DC_max:setup.late
[04/28 18:19:49    189s]  0.62    3.55    0.59      1         CongRepair After Initial Clustering
[04/28 18:19:49    189s]  0.53    3.04    0.40      1           Leaving CCOpt scope - Early Global Route
[04/28 18:19:49    189s]  0.15    0.85    0.00      1             Early Global Route - eGR->NR step
[04/28 18:19:49    189s]  0.25    1.43    0.00      1             Congestion Repair
[04/28 18:19:49    189s]  0.03    0.20    0.00      1           Leaving CCOpt scope - extractRC
[04/28 18:19:49    189s]  0.02    0.12    0.00      1           Clock tree timing engine global stage delay update for DC_max:setup.late
[04/28 18:19:49    189s]  0.04    0.20    0.03      1       Stage::DRV Fixing
[04/28 18:19:49    189s]  0.01    0.08    0.00      1         Fixing clock tree slew time and max cap violations
[04/28 18:19:49    189s]  0.02    0.12    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[04/28 18:19:49    189s]  1.39    7.89    1.38      1       Stage::Insertion Delay Reduction
[04/28 18:19:49    189s]  0.40    2.26    0.00      1         Removing unnecessary root buffering
[04/28 18:19:49    189s]  0.01    0.05    0.00      1         Removing unconstrained drivers
[04/28 18:19:49    189s]  0.04    0.23    0.00      1         Reducing insertion delay 1
[04/28 18:19:49    189s]  0.39    2.24    0.00      1         Removing longest path buffering
[04/28 18:19:49    189s]  0.55    3.11    0.00      1         Reducing insertion delay 2
[04/28 18:19:49    189s]  1.65    9.41    1.65      1     CCOpt::Phase::Implementation
[04/28 18:19:49    189s]  0.11    0.64    0.11      1       Stage::Reducing Power
[04/28 18:19:49    189s]  0.01    0.06    0.00      1         Improving clock tree routing
[04/28 18:19:49    189s]  0.08    0.46    0.00      1         Reducing clock tree power 1
[04/28 18:19:49    189s]  0.00    0.00    0.00      1           Legalizing clock trees
[04/28 18:19:49    189s]  0.02    0.10    0.00      1         Reducing clock tree power 2
[04/28 18:19:49    189s]  0.84    4.79    0.82      1       Stage::Balancing
[04/28 18:19:49    189s]  0.72    4.08    0.71      1         Approximately balancing fragments step
[04/28 18:19:49    189s]  0.07    0.38    0.00      1           Resolve constraints - Approximately balancing fragments
[04/28 18:19:49    189s]  0.03    0.16    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[04/28 18:19:49    189s]  0.01    0.07    0.00      1           Moving gates to improve sub-tree skew
[04/28 18:19:49    189s]  0.05    0.28    0.00      1           Approximately balancing fragments bottom up
[04/28 18:19:49    189s]  0.55    3.15    0.00      1           Approximately balancing fragments, wire and cell delays
[04/28 18:19:49    189s]  0.02    0.10    0.00      1         Improving fragments clock skew
[04/28 18:19:49    189s]  0.06    0.35    0.05      1         Approximately balancing step
[04/28 18:19:49    189s]  0.04    0.23    0.00      1           Resolve constraints - Approximately balancing
[04/28 18:19:49    189s]  0.01    0.07    0.00      1           Approximately balancing, wire and cell delays
[04/28 18:19:49    189s]  0.01    0.06    0.00      1         Fixing clock tree overload
[04/28 18:19:49    189s]  0.02    0.11    0.00      1         Approximately balancing paths
[04/28 18:19:49    189s]  0.55    3.14    0.55      1       Stage::Polishing
[04/28 18:19:49    189s]  0.04    0.20    0.02      1         Merging balancing drivers for power
[04/28 18:19:49    189s]  0.02    0.10    0.00      1           Clock tree timing engine global stage delay update for DC_max:setup.late
[04/28 18:19:49    189s]  0.02    0.12    0.00      1         Improving clock skew
[04/28 18:19:49    189s]  0.08    0.44    0.00      1         Reducing clock tree power 3
[04/28 18:19:49    189s]  0.00    0.00    0.00      1           Legalizing clock trees
[04/28 18:19:49    189s]  0.02    0.11    0.00      1         Improving insertion delay
[04/28 18:19:49    189s]  0.40    2.26    0.36      1         Wire Opt OverFix
[04/28 18:19:49    189s]  0.34    1.94    0.32      1           Wire Reduction extra effort
[04/28 18:19:49    189s]  0.01    0.04    0.00      1             Artificially removing short and long paths
[04/28 18:19:49    189s]  0.03    0.19    0.00      1             Global shorten wires A0
[04/28 18:19:49    189s]  0.11    0.65    0.00      2             Move For Wirelength - core
[04/28 18:19:49    189s]  0.03    0.19    0.00      1             Global shorten wires A1
[04/28 18:19:49    189s]  0.11    0.62    0.00      1             Global shorten wires B
[04/28 18:19:49    189s]  0.02    0.12    0.00      1             Move For Wirelength - branch
[04/28 18:19:49    189s]  0.01    0.08    0.01      1           Optimizing orientation
[04/28 18:19:49    189s]  0.01    0.08    0.00      1             FlipOpt
[04/28 18:19:49    189s]  0.15    0.84    0.09      1       Stage::Updating netlist
[04/28 18:19:49    189s]  0.09    0.50    0.00      1         Leaving CCOpt scope - ClockRefiner
[04/28 18:19:49    189s]  0.72    4.08    0.51      1     CCOpt::Phase::eGRPC
[04/28 18:19:49    189s]  0.16    0.92    0.15      1       Leaving CCOpt scope - Routing Tools
[04/28 18:19:49    189s]  0.15    0.83    0.00      1         Early Global Route - eGR->NR step
[04/28 18:19:49    189s]  0.03    0.19    0.00      1       Leaving CCOpt scope - extractRC
[04/28 18:19:49    189s]  0.02    0.11    0.02      1       Reset bufferability constraints
[04/28 18:19:49    189s]  0.02    0.11    0.00      1         Clock tree timing engine global stage delay update for DC_max:setup.late
[04/28 18:19:49    189s]  0.02    0.13    0.00      1       Moving buffers
[04/28 18:19:49    189s]  0.00    0.03    0.00      1         Violation analysis
[04/28 18:19:49    189s]  0.06    0.35    0.00      1       Initial Pass of Downsizing Clock Tree Cells
[04/28 18:19:49    189s]  0.00    0.01    0.00      1         Artificially removing long paths
[04/28 18:19:49    189s]  0.02    0.13    0.00      1       Fixing DRVs
[04/28 18:19:49    189s]  0.00    0.02    0.00      1       Reconnecting optimized routes
[04/28 18:19:49    189s]  0.00    0.02    0.00      1       Violation analysis
[04/28 18:19:49    189s]  0.18    1.04    0.00      1       Leaving CCOpt scope - ClockRefiner
[04/28 18:19:49    189s]  6.73   38.32    6.69      1     CCOpt::Phase::Routing
[04/28 18:19:49    189s]  6.64   37.81    6.59      1       Leaving CCOpt scope - Routing Tools
[04/28 18:19:49    189s]  0.15    0.88    0.00      1         Early Global Route - eGR->NR step
[04/28 18:19:49    189s]  6.25   35.63    0.00      1         NanoRoute
[04/28 18:19:49    189s]  0.18    1.04    0.00      1         Route Remaining Unrouted Nets
[04/28 18:19:49    189s]  0.03    0.19    0.00      1       Leaving CCOpt scope - extractRC
[04/28 18:19:49    189s]  0.02    0.13    0.00      1       Clock tree timing engine global stage delay update for DC_max:setup.late
[04/28 18:19:49    189s]  0.54    3.10    0.36      1     CCOpt::Phase::PostConditioning
[04/28 18:19:49    189s]  0.00    0.00    0.00      1       Reset bufferability constraints
[04/28 18:19:49    189s]  0.04    0.24    0.00      1       Upsizing to fix DRVs
[04/28 18:19:49    189s]  0.05    0.28    0.00      1       Recomputing CTS skew targets
[04/28 18:19:49    189s]  0.02    0.12    0.00      1       Fixing DRVs
[04/28 18:19:49    189s]  0.02    0.11    0.00      1       Buffering to fix DRVs
[04/28 18:19:49    189s]  0.02    0.11    0.00      1       Fixing Skew by cell sizing
[04/28 18:19:49    189s]  0.00    0.03    0.00      1       Reconnecting optimized routes
[04/28 18:19:49    189s]  0.18    1.03    0.00      1       Leaving CCOpt scope - ClockRefiner
[04/28 18:19:49    189s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[04/28 18:19:49    189s]  0.02    0.13    0.00      1       Clock tree timing engine global stage delay update for DC_max:setup.late
[04/28 18:19:49    189s]  0.02    0.13    0.00      1     Post-balance tidy up or trial balance steps
[04/28 18:19:49    189s]  0.19    1.09    0.17      1     Tidy Up And Update Timing
[04/28 18:19:49    189s]  0.17    0.94    0.00      1       External - Set all clocks to propagated mode
[04/28 18:19:49    189s] ------------------------------------------------------------------------------------------------------------------
[04/28 18:19:49    189s] 
[04/28 18:19:49    189s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/28 18:19:49    189s] Synthesizing clock trees with CCOpt done.
[04/28 18:19:49    189s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/28 18:19:49    189s] Type 'man IMPSP-9025' for more detail.
[04/28 18:19:49    189s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 995.2M, totSessionCpu=0:03:10 **
[04/28 18:19:49    189s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/28 18:19:49    189s] Need call spDPlaceInit before registerPrioInstLoc.
[04/28 18:19:49    189s] GigaOpt running with 1 threads.
[04/28 18:19:49    189s] Info: 1 threads available for lower-level modules during optimization.
[04/28 18:19:49    189s] OPERPROF: Starting DPlace-Init at level 1, MEM:1268.8M
[04/28 18:19:49    189s] #spOpts: mergeVia=F 
[04/28 18:19:49    189s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1268.8M
[04/28 18:19:49    189s] OPERPROF:     Starting CMU at level 3, MEM:1268.8M
[04/28 18:19:49    189s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1268.8M
[04/28 18:19:49    189s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.056, MEM:1268.8M
[04/28 18:19:49    189s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1268.8MB).
[04/28 18:19:49    189s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.064, MEM:1268.8M
[04/28 18:19:49    189s] 
[04/28 18:19:49    189s] Creating Lib Analyzer ...
[04/28 18:19:49    190s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[04/28 18:19:49    190s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[04/28 18:19:49    190s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[04/28 18:19:49    190s] 
[04/28 18:19:50    191s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:11 mem=1273.5M
[04/28 18:19:50    191s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:11 mem=1273.5M
[04/28 18:19:50    191s] Creating Lib Analyzer, finished. 
[04/28 18:19:50    191s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 997.9M, totSessionCpu=0:03:11 **
[04/28 18:19:50    191s] *** optDesign -postCTS ***
[04/28 18:19:50    191s] DRC Margin: user margin 0.0; extra margin 0.2
[04/28 18:19:50    191s] Hold Target Slack: user slack 0
[04/28 18:19:50    191s] Setup Target Slack: user slack 0; extra slack 0.0
[04/28 18:19:50    191s] setUsefulSkewMode -ecoRoute false
[04/28 18:19:50    191s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1273.5M
[04/28 18:19:50    191s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.053, MEM:1273.5M
[04/28 18:19:50    191s] Deleting Cell Server ...
[04/28 18:19:50    191s] Deleting Lib Analyzer.
[04/28 18:19:50    191s] Multi-VT timing optimization disabled based on library information.
[04/28 18:19:50    191s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/28 18:19:50    191s] Creating Cell Server ...(0, 0, 0, 0)
[04/28 18:19:50    191s] Summary for sequential cells identification: 
[04/28 18:19:50    191s]   Identified SBFF number: 112
[04/28 18:19:50    191s]   Identified MBFF number: 0
[04/28 18:19:50    191s]   Identified SB Latch number: 0
[04/28 18:19:50    191s]   Identified MB Latch number: 0
[04/28 18:19:50    191s]   Not identified SBFF number: 8
[04/28 18:19:50    191s]   Not identified MBFF number: 0
[04/28 18:19:50    191s]   Not identified SB Latch number: 0
[04/28 18:19:50    191s]   Not identified MB Latch number: 0
[04/28 18:19:50    191s]   Number of sequential cells which are not FFs: 34
[04/28 18:19:50    191s]  Visiting view : av_func_mode
[04/28 18:19:50    191s]    : PowerDomain = none : Weighted F : unweighted  = 34.80 (1.000) with rcCorner = 0
[04/28 18:19:50    191s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[04/28 18:19:50    191s]  Visiting view : av_func_mode
[04/28 18:19:50    191s]    : PowerDomain = none : Weighted F : unweighted  = 34.80 (1.000) with rcCorner = 0
[04/28 18:19:50    191s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[04/28 18:19:50    191s]  Setting StdDelay to 34.80
[04/28 18:19:50    191s] Creating Cell Server, finished. 
[04/28 18:19:50    191s] 
[04/28 18:19:50    191s] Deleting Cell Server ...
[04/28 18:19:50    191s] All LLGs are deleted
[04/28 18:19:50    191s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1273.5M
[04/28 18:19:50    191s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1273.3M
[04/28 18:19:50    191s] Start to check current routing status for nets...
[04/28 18:19:50    191s] All nets are already routed correctly.
[04/28 18:19:50    191s] End to check current routing status for nets (mem=1273.3M)
[04/28 18:19:50    191s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1273.3M
[04/28 18:19:50    191s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1273.3M
[04/28 18:19:50    191s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1273.5M
[04/28 18:19:50    191s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1273.5M
[04/28 18:19:50    191s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:1273.5M
[04/28 18:19:50    191s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.055, MEM:1273.5M
[04/28 18:19:51    191s] Starting delay calculation for Setup views
[04/28 18:19:51    191s] #################################################################################
[04/28 18:19:51    191s] # Design Stage: PreRoute
[04/28 18:19:51    191s] # Design Name: IOTDF
[04/28 18:19:51    191s] # Design Mode: 90nm
[04/28 18:19:51    191s] # Analysis Mode: MMMC Non-OCV 
[04/28 18:19:51    191s] # Parasitics Mode: No SPEF/RCDB
[04/28 18:19:51    191s] # Signoff Settings: SI Off 
[04/28 18:19:51    191s] #################################################################################
[04/28 18:19:51    191s] Calculate delays in Single mode...
[04/28 18:19:51    191s] Topological Sorting (REAL = 0:00:00.0, MEM = 1271.5M, InitMEM = 1271.5M)
[04/28 18:19:51    191s] Start delay calculation (fullDC) (1 T). (MEM=1271.54)
[04/28 18:19:51    191s] End AAE Lib Interpolated Model. (MEM=1287.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:19:52    192s] Total number of fetched objects 4861
[04/28 18:19:52    192s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:19:52    192s] End delay calculation. (MEM=1309.43 CPU=0:00:00.9 REAL=0:00:01.0)
[04/28 18:19:52    192s] End delay calculation (fullDC). (MEM=1309.43 CPU=0:00:01.2 REAL=0:00:01.0)
[04/28 18:19:52    192s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 1309.4M) ***
[04/28 18:19:52    193s] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:03:13 mem=1307.4M)
[04/28 18:19:52    193s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.002  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  1056   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.380%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1012.2M, totSessionCpu=0:03:13 **
[04/28 18:19:52    193s] ** INFO : this run is activating low effort ccoptDesign flow
[04/28 18:19:52    193s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 18:19:52    193s] ### Creating PhyDesignMc. totSessionCpu=0:03:13 mem=1271.7M
[04/28 18:19:52    193s] OPERPROF: Starting DPlace-Init at level 1, MEM:1271.7M
[04/28 18:19:52    193s] #spOpts: mergeVia=F 
[04/28 18:19:52    193s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1271.7M
[04/28 18:19:52    193s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:1271.7M
[04/28 18:19:52    193s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1271.7MB).
[04/28 18:19:52    193s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:1271.7M
[04/28 18:19:52    193s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:13 mem=1271.7M
[04/28 18:19:52    193s] #optDebug: fT-E <X 2 0 0 1>
[04/28 18:19:52    193s] *** Starting optimizing excluded clock nets MEM= 1271.7M) ***
[04/28 18:19:52    193s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1271.7M) ***
[04/28 18:19:52    193s] *** Starting optimizing excluded clock nets MEM= 1271.7M) ***
[04/28 18:19:52    193s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1271.7M) ***
[04/28 18:19:52    193s] Info: Done creating the CCOpt slew target map.
[04/28 18:19:52    193s] Begin: GigaOpt high fanout net optimization
[04/28 18:19:52    193s] GigaOpt HFN: use maxLocalDensity 1.2
[04/28 18:19:52    193s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/28 18:19:52    193s] Info: 10 nets with fixed/cover wires excluded.
[04/28 18:19:52    193s] Info: 10 clock nets excluded from IPO operation.
[04/28 18:19:52    193s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:13.5/0:07:19.4 (0.4), mem = 1271.7M
[04/28 18:19:52    193s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9554.8
[04/28 18:19:52    193s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 18:19:52    193s] ### Creating PhyDesignMc. totSessionCpu=0:03:13 mem=1279.7M
[04/28 18:19:52    193s] OPERPROF: Starting DPlace-Init at level 1, MEM:1279.7M
[04/28 18:19:52    193s] #spOpts: mergeVia=F 
[04/28 18:19:52    193s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1279.7M
[04/28 18:19:52    193s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:1279.7M
[04/28 18:19:52    193s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1279.7MB).
[04/28 18:19:52    193s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:1279.7M
[04/28 18:19:53    193s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:14 mem=1279.7M
[04/28 18:19:53    193s] ### Creating LA Mngr. totSessionCpu=0:03:14 mem=1403.1M
[04/28 18:19:54    194s] ### Creating LA Mngr, finished. totSessionCpu=0:03:15 mem=1419.1M
[04/28 18:19:54    194s] 
[04/28 18:19:54    194s] Creating Lib Analyzer ...
[04/28 18:19:54    194s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[04/28 18:19:54    194s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[04/28 18:19:54    194s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[04/28 18:19:54    194s] 
[04/28 18:19:55    196s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:16 mem=1419.1M
[04/28 18:19:55    196s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:16 mem=1419.1M
[04/28 18:19:55    196s] Creating Lib Analyzer, finished. 
[04/28 18:19:55    196s] 
[04/28 18:19:55    196s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[04/28 18:19:55    196s] ### Creating LA Mngr. totSessionCpu=0:03:16 mem=1419.1M
[04/28 18:19:55    196s] ### Creating LA Mngr, finished. totSessionCpu=0:03:16 mem=1419.1M
[04/28 18:19:58    198s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 18:19:58    198s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9554.8
[04/28 18:19:58    198s] *** DrvOpt [finish] : cpu/real = 0:00:05.4/0:00:05.4 (1.0), totSession cpu/real = 0:03:18.9/0:07:24.8 (0.4), mem = 1419.1M
[04/28 18:19:58    198s] GigaOpt HFN: restore maxLocalDensity to 0.98
[04/28 18:19:58    198s] End: GigaOpt high fanout net optimization
[04/28 18:19:58    199s] *** Timing Is met
[04/28 18:19:58    199s] *** Check timing (0:00:00.0)
[04/28 18:19:58    199s] Deleting Lib Analyzer.
[04/28 18:19:58    199s] **INFO: Flow update: Design timing is met.
[04/28 18:19:58    199s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/28 18:19:58    199s] **INFO: Flow update: Design timing is met.
[04/28 18:19:58    199s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/28 18:19:58    199s] Info: 10 nets with fixed/cover wires excluded.
[04/28 18:19:58    199s] Info: 10 clock nets excluded from IPO operation.
[04/28 18:19:58    199s] ### Creating LA Mngr. totSessionCpu=0:03:19 mem=1351.1M
[04/28 18:19:58    199s] ### Creating LA Mngr, finished. totSessionCpu=0:03:19 mem=1351.1M
[04/28 18:19:58    199s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 18:19:58    199s] ### Creating PhyDesignMc. totSessionCpu=0:03:19 mem=1370.2M
[04/28 18:19:58    199s] OPERPROF: Starting DPlace-Init at level 1, MEM:1370.2M
[04/28 18:19:58    199s] #spOpts: mergeVia=F 
[04/28 18:19:58    199s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1370.2M
[04/28 18:19:58    199s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:1370.2M
[04/28 18:19:58    199s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1370.2MB).
[04/28 18:19:58    199s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.062, MEM:1370.2M
[04/28 18:19:58    199s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:19 mem=1370.2M
[04/28 18:19:58    199s] Begin: Area Reclaim Optimization
[04/28 18:19:58    199s] 
[04/28 18:19:58    199s] Creating Lib Analyzer ...
[04/28 18:19:58    199s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[04/28 18:19:58    199s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[04/28 18:19:58    199s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[04/28 18:19:58    199s] 
[04/28 18:20:00    200s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:21 mem=1374.2M
[04/28 18:20:00    200s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:21 mem=1374.2M
[04/28 18:20:00    200s] Creating Lib Analyzer, finished. 
[04/28 18:20:00    200s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:20.7/0:07:26.6 (0.4), mem = 1374.2M
[04/28 18:20:00    200s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9554.9
[04/28 18:20:00    200s] 
[04/28 18:20:00    200s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[04/28 18:20:00    200s] ### Creating LA Mngr. totSessionCpu=0:03:21 mem=1374.2M
[04/28 18:20:00    200s] ### Creating LA Mngr, finished. totSessionCpu=0:03:21 mem=1374.2M
[04/28 18:20:00    200s] Usable buffer cells for single buffer setup transform:
[04/28 18:20:00    200s] CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20 
[04/28 18:20:00    200s] Number of usable buffer cells above: 16
[04/28 18:20:01    201s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1374.2M
[04/28 18:20:01    201s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1374.2M
[04/28 18:20:01    201s] Reclaim Optimization WNS Slack 0.003  TNS Slack 0.000 Density 70.38
[04/28 18:20:01    201s] +----------+---------+--------+--------+------------+--------+
[04/28 18:20:01    201s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/28 18:20:01    201s] +----------+---------+--------+--------+------------+--------+
[04/28 18:20:01    201s] |    70.38%|        -|   0.003|   0.000|   0:00:00.0| 1374.2M|
[04/28 18:20:01    202s] |    70.38%|        1|   0.002|   0.000|   0:00:00.0| 1413.9M|
[04/28 18:20:01    202s] #optDebug: <stH: 3.6900 MiSeL: 72.9435>
[04/28 18:20:01    202s] |    70.38%|        0|   0.002|   0.000|   0:00:00.0| 1413.9M|
[04/28 18:20:01    202s] |    70.38%|        0|   0.002|   0.000|   0:00:00.0| 1413.9M|
[04/28 18:20:02    202s] |    70.38%|        0|   0.002|   0.000|   0:00:01.0| 1413.9M|
[04/28 18:20:02    202s] #optDebug: <stH: 3.6900 MiSeL: 72.9435>
[04/28 18:20:02    202s] |    70.38%|        0|   0.002|   0.000|   0:00:00.0| 1413.9M|
[04/28 18:20:02    202s] +----------+---------+--------+--------+------------+--------+
[04/28 18:20:02    202s] Reclaim Optimization End WNS Slack 0.003  TNS Slack 0.000 Density 70.38
[04/28 18:20:02    202s] 
[04/28 18:20:02    202s] ** Summary: Restruct = 1 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/28 18:20:02    202s] --------------------------------------------------------------
[04/28 18:20:02    202s] |                                   | Total     | Sequential |
[04/28 18:20:02    202s] --------------------------------------------------------------
[04/28 18:20:02    202s] | Num insts resized                 |       0  |       0    |
[04/28 18:20:02    202s] | Num insts undone                  |       0  |       0    |
[04/28 18:20:02    202s] | Num insts Downsized               |       0  |       0    |
[04/28 18:20:02    202s] | Num insts Samesized               |       0  |       0    |
[04/28 18:20:02    202s] | Num insts Upsized                 |       0  |       0    |
[04/28 18:20:02    202s] | Num multiple commits+uncommits    |       0  |       -    |
[04/28 18:20:02    202s] --------------------------------------------------------------
[04/28 18:20:02    202s] **** Begin NDR-Layer Usage Statistics ****
[04/28 18:20:02    202s] Layer 3 has 10 constrained nets 
[04/28 18:20:02    202s] **** End NDR-Layer Usage Statistics ****
[04/28 18:20:02    202s] End: Core Area Reclaim Optimization (cpu = 0:00:03.3) (real = 0:00:04.0) **
[04/28 18:20:02    202s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1413.9M
[04/28 18:20:02    202s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1413.9M
[04/28 18:20:02    202s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1413.9M
[04/28 18:20:02    202s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.066, MEM:1413.9M
[04/28 18:20:02    202s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1413.9M
[04/28 18:20:02    202s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1413.9M
[04/28 18:20:02    202s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.075, MEM:1413.9M
[04/28 18:20:02    202s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.075, MEM:1413.9M
[04/28 18:20:02    202s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9554.9
[04/28 18:20:02    202s] OPERPROF: Starting RefinePlace at level 1, MEM:1413.9M
[04/28 18:20:02    202s] *** Starting refinePlace (0:03:23 mem=1413.9M) ***
[04/28 18:20:02    202s] Total net bbox length = 9.271e+04 (4.320e+04 4.951e+04) (ext = 1.465e+04)
[04/28 18:20:02    202s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:20:02    202s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1413.9M
[04/28 18:20:02    202s] Starting refinePlace ...
[04/28 18:20:02    202s] 
[04/28 18:20:02    202s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[04/28 18:20:02    202s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:20:02    202s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1413.9MB) @(0:03:23 - 0:03:23).
[04/28 18:20:02    202s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:20:02    202s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1413.9MB
[04/28 18:20:02    202s] Statistics of distance of Instance movement in refine placement:
[04/28 18:20:02    202s]   maximum (X+Y) =         0.00 um
[04/28 18:20:02    202s]   mean    (X+Y) =         0.00 um
[04/28 18:20:02    202s] Summary Report:
[04/28 18:20:02    202s] Instances move: 0 (out of 4311 movable)
[04/28 18:20:02    202s] Instances flipped: 0
[04/28 18:20:02    202s] Mean displacement: 0.00 um
[04/28 18:20:02    202s] Max displacement: 0.00 um 
[04/28 18:20:02    202s] Total instances moved : 0
[04/28 18:20:02    202s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.090, REAL:0.093, MEM:1413.9M
[04/28 18:20:02    202s] Total net bbox length = 9.271e+04 (4.320e+04 4.951e+04) (ext = 1.465e+04)
[04/28 18:20:02    202s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1413.9MB
[04/28 18:20:02    202s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1413.9MB) @(0:03:23 - 0:03:23).
[04/28 18:20:02    202s] *** Finished refinePlace (0:03:23 mem=1413.9M) ***
[04/28 18:20:02    202s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9554.9
[04/28 18:20:02    202s] OPERPROF: Finished RefinePlace at level 1, CPU:0.100, REAL:0.106, MEM:1413.9M
[04/28 18:20:02    203s] *** maximum move = 0.00 um ***
[04/28 18:20:02    203s] *** Finished re-routing un-routed nets (1413.9M) ***
[04/28 18:20:02    203s] OPERPROF: Starting DPlace-Init at level 1, MEM:1413.9M
[04/28 18:20:02    203s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1413.9M
[04/28 18:20:02    203s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:1413.9M
[04/28 18:20:02    203s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1413.9M
[04/28 18:20:02    203s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1413.9M
[04/28 18:20:02    203s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.062, MEM:1413.9M
[04/28 18:20:02    203s] 
[04/28 18:20:02    203s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1413.9M) ***
[04/28 18:20:02    203s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9554.9
[04/28 18:20:02    203s] *** AreaOpt [finish] : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:03:23.1/0:07:29.0 (0.5), mem = 1413.9M
[04/28 18:20:02    203s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1356.80M, totSessionCpu=0:03:23).
[04/28 18:20:02    203s] All LLGs are deleted
[04/28 18:20:02    203s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1356.8M
[04/28 18:20:02    203s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1356.6M
[04/28 18:20:02    203s] ### Creating LA Mngr. totSessionCpu=0:03:23 mem=1356.6M
[04/28 18:20:02    203s] ### Creating LA Mngr, finished. totSessionCpu=0:03:23 mem=1356.6M
[04/28 18:20:02    203s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Started Loading and Dumping File ( Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Reading DB...
[04/28 18:20:02    203s] (I)       Read data from FE... (mem=1356.6M)
[04/28 18:20:02    203s] (I)       Read nodes and places... (mem=1356.6M)
[04/28 18:20:02    203s] (I)       Done Read nodes and places (cpu=0.000s, mem=1356.6M)
[04/28 18:20:02    203s] (I)       Read nets... (mem=1356.6M)
[04/28 18:20:02    203s] (I)       Done Read nets (cpu=0.010s, mem=1356.6M)
[04/28 18:20:02    203s] (I)       Done Read data from FE (cpu=0.010s, mem=1356.6M)
[04/28 18:20:02    203s] (I)       before initializing RouteDB syMemory usage = 1356.6 MB
[04/28 18:20:02    203s] (I)       Honor MSV route constraint: false
[04/28 18:20:02    203s] (I)       Maximum routing layer  : 127
[04/28 18:20:02    203s] (I)       Minimum routing layer  : 2
[04/28 18:20:02    203s] (I)       Supply scale factor H  : 1.00
[04/28 18:20:02    203s] (I)       Supply scale factor V  : 1.00
[04/28 18:20:02    203s] (I)       Tracks used by clock wire: 0
[04/28 18:20:02    203s] (I)       Reverse direction      : 
[04/28 18:20:02    203s] (I)       Honor partition pin guides: true
[04/28 18:20:02    203s] (I)       Route selected nets only: false
[04/28 18:20:02    203s] (I)       Route secondary PG pins: false
[04/28 18:20:02    203s] (I)       Second PG max fanout   : 2147483647
[04/28 18:20:02    203s] (I)       Apply function for special wires: true
[04/28 18:20:02    203s] (I)       Layer by layer blockage reading: true
[04/28 18:20:02    203s] (I)       Offset calculation fix : true
[04/28 18:20:02    203s] (I)       Route stripe layer range: 
[04/28 18:20:02    203s] (I)       Honor partition fences : 
[04/28 18:20:02    203s] (I)       Honor partition pin    : 
[04/28 18:20:02    203s] (I)       Honor partition fences with feedthrough: 
[04/28 18:20:02    203s] (I)       Counted 655 PG shapes. We will not process PG shapes layer by layer.
[04/28 18:20:02    203s] (I)       build grid graph
[04/28 18:20:02    203s] (I)       build grid graph start
[04/28 18:20:02    203s] [NR-eGR] Track table information for default rule: 
[04/28 18:20:02    203s] [NR-eGR] METAL1 has no routable track
[04/28 18:20:02    203s] [NR-eGR] METAL2 has single uniform track structure
[04/28 18:20:02    203s] [NR-eGR] METAL3 has single uniform track structure
[04/28 18:20:02    203s] [NR-eGR] METAL4 has single uniform track structure
[04/28 18:20:02    203s] [NR-eGR] METAL5 has single uniform track structure
[04/28 18:20:02    203s] [NR-eGR] METAL6 has single uniform track structure
[04/28 18:20:02    203s] [NR-eGR] METAL7 has single uniform track structure
[04/28 18:20:02    203s] [NR-eGR] METAL8 has single uniform track structure
[04/28 18:20:02    203s] (I)       build grid graph end
[04/28 18:20:02    203s] (I)       ===========================================================================
[04/28 18:20:02    203s] (I)       == Report All Rule Vias ==
[04/28 18:20:02    203s] (I)       ===========================================================================
[04/28 18:20:02    203s] (I)        Via Rule : (Default)
[04/28 18:20:02    203s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/28 18:20:02    203s] (I)       ---------------------------------------------------------------------------
[04/28 18:20:02    203s] (I)        1    4 : VIA12_XR                   37 : VIA12_2CUT_N             
[04/28 18:20:02    203s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[04/28 18:20:02    203s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[04/28 18:20:02    203s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[04/28 18:20:02    203s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[04/28 18:20:02    203s] (I)        6   22 : VIA67_V                    57 : VIA67_2CUT_N             
[04/28 18:20:02    203s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[04/28 18:20:02    203s] (I)        8    0 : ---                         0 : ---                      
[04/28 18:20:02    203s] (I)       ===========================================================================
[04/28 18:20:02    203s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Num PG vias on layer 1 : 0
[04/28 18:20:02    203s] (I)       Num PG vias on layer 2 : 0
[04/28 18:20:02    203s] (I)       Num PG vias on layer 3 : 0
[04/28 18:20:02    203s] (I)       Num PG vias on layer 4 : 0
[04/28 18:20:02    203s] (I)       Num PG vias on layer 5 : 0
[04/28 18:20:02    203s] (I)       Num PG vias on layer 6 : 0
[04/28 18:20:02    203s] (I)       Num PG vias on layer 7 : 0
[04/28 18:20:02    203s] (I)       Num PG vias on layer 8 : 0
[04/28 18:20:02    203s] [NR-eGR] Read 744 PG shapes
[04/28 18:20:02    203s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] [NR-eGR] #Routing Blockages  : 0
[04/28 18:20:02    203s] [NR-eGR] #Instance Blockages : 0
[04/28 18:20:02    203s] [NR-eGR] #PG Blockages       : 744
[04/28 18:20:02    203s] [NR-eGR] #Bump Blockages     : 0
[04/28 18:20:02    203s] [NR-eGR] #Boundary Blockages : 0
[04/28 18:20:02    203s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/28 18:20:02    203s] [NR-eGR] Num Prerouted Nets = 10  Num Prerouted Wires = 1629
[04/28 18:20:02    203s] (I)       readDataFromPlaceDB
[04/28 18:20:02    203s] (I)       Read net information..
[04/28 18:20:02    203s] [NR-eGR] Read numTotalNets=4858  numIgnoredNets=10
[04/28 18:20:02    203s] (I)       Read testcase time = 0.010 seconds
[04/28 18:20:02    203s] 
[04/28 18:20:02    203s] (I)       early_global_route_priority property id does not exist.
[04/28 18:20:02    203s] (I)       Start initializing grid graph
[04/28 18:20:02    203s] (I)       End initializing grid graph
[04/28 18:20:02    203s] (I)       Model blockages into capacity
[04/28 18:20:02    203s] (I)       Read Num Blocks=744  Num Prerouted Wires=1629  Num CS=0
[04/28 18:20:02    203s] (I)       Started Modeling ( Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Started Modeling Layer 1 ( Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Started Modeling Layer 2 ( Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Layer 1 (V) : #blockages 276 : #preroutes 618
[04/28 18:20:02    203s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Started Modeling Layer 3 ( Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Layer 2 (H) : #blockages 276 : #preroutes 849
[04/28 18:20:02    203s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Started Modeling Layer 4 ( Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Layer 3 (V) : #blockages 168 : #preroutes 157
[04/28 18:20:02    203s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Started Modeling Layer 5 ( Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 4
[04/28 18:20:02    203s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Started Modeling Layer 6 ( Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 1
[04/28 18:20:02    203s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Started Modeling Layer 7 ( Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[04/28 18:20:02    203s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Started Modeling Layer 8 ( Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[04/28 18:20:02    203s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Number of ignored nets = 10
[04/28 18:20:02    203s] (I)       Number of fixed nets = 10.  Ignored: Yes
[04/28 18:20:02    203s] (I)       Number of clock nets = 10.  Ignored: No
[04/28 18:20:02    203s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/28 18:20:02    203s] (I)       Number of special nets = 0.  Ignored: Yes
[04/28 18:20:02    203s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/28 18:20:02    203s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/28 18:20:02    203s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/28 18:20:02    203s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/28 18:20:02    203s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 18:20:02    203s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1356.6 MB
[04/28 18:20:02    203s] (I)       Ndr track 0 does not exist
[04/28 18:20:02    203s] (I)       Ndr track 0 does not exist
[04/28 18:20:02    203s] (I)       Layer1  viaCost=200.00
[04/28 18:20:02    203s] (I)       Layer2  viaCost=200.00
[04/28 18:20:02    203s] (I)       Layer3  viaCost=200.00
[04/28 18:20:02    203s] (I)       Layer4  viaCost=200.00
[04/28 18:20:02    203s] (I)       Layer5  viaCost=200.00
[04/28 18:20:02    203s] (I)       Layer6  viaCost=200.00
[04/28 18:20:02    203s] (I)       Layer7  viaCost=200.00
[04/28 18:20:02    203s] (I)       ---------------------Grid Graph Info--------------------
[04/28 18:20:02    203s] (I)       Routing area        : (0, 0) - (667920, 662560)
[04/28 18:20:02    203s] (I)       Core area           : (80040, 80360) - (587880, 582200)
[04/28 18:20:02    203s] (I)       Site width          :   920  (dbu)
[04/28 18:20:02    203s] (I)       Row height          :  7380  (dbu)
[04/28 18:20:02    203s] (I)       GCell width         :  7380  (dbu)
[04/28 18:20:02    203s] (I)       GCell height        :  7380  (dbu)
[04/28 18:20:02    203s] (I)       Grid                :    90    89     8
[04/28 18:20:02    203s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[04/28 18:20:02    203s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/28 18:20:02    203s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/28 18:20:02    203s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/28 18:20:02    203s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/28 18:20:02    203s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[04/28 18:20:02    203s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/28 18:20:02    203s] (I)       First track coord   :     0   460   410   460   410   460   410  2300
[04/28 18:20:02    203s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/28 18:20:02    203s] (I)       Total num of tracks :     0   726   808   726   808   726   808   290
[04/28 18:20:02    203s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/28 18:20:02    203s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/28 18:20:02    203s] (I)       --------------------------------------------------------
[04/28 18:20:02    203s] 
[04/28 18:20:02    203s] [NR-eGR] ============ Routing rule table ============
[04/28 18:20:02    203s] [NR-eGR] Rule id: 0  Nets: 0 
[04/28 18:20:02    203s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[04/28 18:20:02    203s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[04/28 18:20:02    203s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[04/28 18:20:02    203s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:20:02    203s] [NR-eGR] Rule id: 1  Nets: 4848 
[04/28 18:20:02    203s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/28 18:20:02    203s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/28 18:20:02    203s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:20:02    203s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:20:02    203s] [NR-eGR] ========================================
[04/28 18:20:02    203s] [NR-eGR] 
[04/28 18:20:02    203s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/28 18:20:02    203s] (I)       blocked tracks on layer2 : = 1520 / 64614 (2.35%)
[04/28 18:20:02    203s] (I)       blocked tracks on layer3 : = 484 / 72720 (0.67%)
[04/28 18:20:02    203s] (I)       blocked tracks on layer4 : = 4298 / 64614 (6.65%)
[04/28 18:20:02    203s] (I)       blocked tracks on layer5 : = 1956 / 72720 (2.69%)
[04/28 18:20:02    203s] (I)       blocked tracks on layer6 : = 0 / 64614 (0.00%)
[04/28 18:20:02    203s] (I)       blocked tracks on layer7 : = 0 / 72720 (0.00%)
[04/28 18:20:02    203s] (I)       blocked tracks on layer8 : = 0 / 25810 (0.00%)
[04/28 18:20:02    203s] (I)       After initializing earlyGlobalRoute syMemory usage = 1356.6 MB
[04/28 18:20:02    203s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Started Global Routing ( Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       ============= Initialization =============
[04/28 18:20:02    203s] (I)       totalPins=15097  totalGlobalPin=13808 (91.46%)
[04/28 18:20:02    203s] (I)       Started Build MST ( Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Generate topology with single threads
[04/28 18:20:02    203s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       total 2D Cap : 430416 = (215728 H, 214688 V)
[04/28 18:20:02    203s] [NR-eGR] Layer group 1: route 4848 net(s) in layer range [2, 8]
[04/28 18:20:02    203s] (I)       ============  Phase 1a Route ============
[04/28 18:20:02    203s] (I)       Started Phase 1a ( Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Usage: 28070 = (13200 H, 14870 V) = (6.12% H, 6.93% V) = (4.871e+04um H, 5.487e+04um V)
[04/28 18:20:02    203s] (I)       
[04/28 18:20:02    203s] (I)       ============  Phase 1b Route ============
[04/28 18:20:02    203s] (I)       Usage: 28070 = (13200 H, 14870 V) = (6.12% H, 6.93% V) = (4.871e+04um H, 5.487e+04um V)
[04/28 18:20:02    203s] (I)       
[04/28 18:20:02    203s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.035783e+05um
[04/28 18:20:02    203s] (I)       ============  Phase 1c Route ============
[04/28 18:20:02    203s] (I)       Usage: 28070 = (13200 H, 14870 V) = (6.12% H, 6.93% V) = (4.871e+04um H, 5.487e+04um V)
[04/28 18:20:02    203s] (I)       
[04/28 18:20:02    203s] (I)       ============  Phase 1d Route ============
[04/28 18:20:02    203s] (I)       Usage: 28070 = (13200 H, 14870 V) = (6.12% H, 6.93% V) = (4.871e+04um H, 5.487e+04um V)
[04/28 18:20:02    203s] (I)       
[04/28 18:20:02    203s] (I)       ============  Phase 1e Route ============
[04/28 18:20:02    203s] (I)       Started Phase 1e ( Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Usage: 28070 = (13200 H, 14870 V) = (6.12% H, 6.93% V) = (4.871e+04um H, 5.487e+04um V)
[04/28 18:20:02    203s] (I)       
[04/28 18:20:02    203s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.035783e+05um
[04/28 18:20:02    203s] [NR-eGR] 
[04/28 18:20:02    203s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Run Multi-thread layer assignment with 1 threads
[04/28 18:20:02    203s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       ============  Phase 1l Route ============
[04/28 18:20:02    203s] (I)       
[04/28 18:20:02    203s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 18:20:02    203s] [NR-eGR]                        OverCon            
[04/28 18:20:02    203s] [NR-eGR]                         #Gcell     %Gcell
[04/28 18:20:02    203s] [NR-eGR]       Layer                (2)    OverCon 
[04/28 18:20:02    203s] [NR-eGR] ----------------------------------------------
[04/28 18:20:02    203s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[04/28 18:20:02    203s] [NR-eGR]  METAL2  (2)         2( 0.03%)   ( 0.03%) 
[04/28 18:20:02    203s] [NR-eGR]  METAL3  (3)         2( 0.03%)   ( 0.03%) 
[04/28 18:20:02    203s] [NR-eGR]  METAL4  (4)        20( 0.26%)   ( 0.26%) 
[04/28 18:20:02    203s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[04/28 18:20:02    203s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[04/28 18:20:02    203s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[04/28 18:20:02    203s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[04/28 18:20:02    203s] [NR-eGR] ----------------------------------------------
[04/28 18:20:02    203s] [NR-eGR] Total               24( 0.04%)   ( 0.04%) 
[04/28 18:20:02    203s] [NR-eGR] 
[04/28 18:20:02    203s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       total 2D Cap : 430712 = (215872 H, 214840 V)
[04/28 18:20:02    203s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/28 18:20:02    203s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/28 18:20:02    203s] (I)       ============= track Assignment ============
[04/28 18:20:02    203s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Started Greedy Track Assignment ( Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[04/28 18:20:02    203s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] (I)       Run Multi-thread track assignment
[04/28 18:20:02    203s] (I)       Finished Greedy Track Assignment ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1356.60 MB )
[04/28 18:20:02    203s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:20:02    203s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 15499
[04/28 18:20:02    203s] [NR-eGR] METAL2  (2V) length: 3.916599e+04um, number of vias: 19686
[04/28 18:20:02    203s] [NR-eGR] METAL3  (3H) length: 4.671182e+04um, number of vias: 2429
[04/28 18:20:02    203s] [NR-eGR] METAL4  (4V) length: 1.975347e+04um, number of vias: 523
[04/28 18:20:02    203s] [NR-eGR] METAL5  (5H) length: 5.984300e+03um, number of vias: 141
[04/28 18:20:02    203s] [NR-eGR] METAL6  (6V) length: 1.924745e+03um, number of vias: 2
[04/28 18:20:02    203s] [NR-eGR] METAL7  (7H) length: 2.300000e+00um, number of vias: 0
[04/28 18:20:02    203s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[04/28 18:20:02    203s] [NR-eGR] Total length: 1.135426e+05um, number of vias: 38280
[04/28 18:20:02    203s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:20:02    203s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[04/28 18:20:02    203s] [NR-eGR] --------------------------------------------------------------------------
[04/28 18:20:02    203s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 1342.40 MB )
[04/28 18:20:02    203s] Extraction called for design 'IOTDF' of instances=4320 and nets=4881 using extraction engine 'preRoute' .
[04/28 18:20:02    203s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/28 18:20:02    203s] Type 'man IMPEXT-3530' for more detail.
[04/28 18:20:02    203s] PreRoute RC Extraction called for design IOTDF.
[04/28 18:20:02    203s] RC Extraction called in multi-corner(1) mode.
[04/28 18:20:02    203s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/28 18:20:02    203s] Type 'man IMPEXT-6197' for more detail.
[04/28 18:20:02    203s] RCMode: PreRoute
[04/28 18:20:02    203s]       RC Corner Indexes            0   
[04/28 18:20:02    203s] Capacitance Scaling Factor   : 1.00000 
[04/28 18:20:02    203s] Resistance Scaling Factor    : 1.00000 
[04/28 18:20:02    203s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 18:20:02    203s] Clock Res. Scaling Factor    : 1.00000 
[04/28 18:20:02    203s] Shrink Factor                : 1.00000
[04/28 18:20:02    203s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/28 18:20:02    203s] LayerId::1 widthSet size::1
[04/28 18:20:02    203s] LayerId::2 widthSet size::1
[04/28 18:20:02    203s] LayerId::3 widthSet size::1
[04/28 18:20:02    203s] LayerId::4 widthSet size::1
[04/28 18:20:02    203s] LayerId::5 widthSet size::1
[04/28 18:20:02    203s] LayerId::6 widthSet size::1
[04/28 18:20:02    203s] LayerId::7 widthSet size::1
[04/28 18:20:02    203s] LayerId::8 widthSet size::1
[04/28 18:20:02    203s] Updating RC grid for preRoute extraction ...
[04/28 18:20:02    203s] Initializing multi-corner resistance tables ...
[04/28 18:20:02    203s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1342.398M)
[04/28 18:20:03    203s] Compute RC Scale Done ...
[04/28 18:20:03    203s] OPERPROF: Starting HotSpotCal at level 1, MEM:1342.4M
[04/28 18:20:03    203s] [hotspot] +------------+---------------+---------------+
[04/28 18:20:03    203s] [hotspot] |            |   max hotspot | total hotspot |
[04/28 18:20:03    203s] [hotspot] +------------+---------------+---------------+
[04/28 18:20:03    203s] [hotspot] | normalized |          0.00 |          0.00 |
[04/28 18:20:03    203s] [hotspot] +------------+---------------+---------------+
[04/28 18:20:03    203s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/28 18:20:03    203s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/28 18:20:03    203s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1342.4M
[04/28 18:20:03    203s] #################################################################################
[04/28 18:20:03    203s] # Design Stage: PreRoute
[04/28 18:20:03    203s] # Design Name: IOTDF
[04/28 18:20:03    203s] # Design Mode: 90nm
[04/28 18:20:03    203s] # Analysis Mode: MMMC Non-OCV 
[04/28 18:20:03    203s] # Parasitics Mode: No SPEF/RCDB
[04/28 18:20:03    203s] # Signoff Settings: SI Off 
[04/28 18:20:03    203s] #################################################################################
[04/28 18:20:03    203s] Calculate delays in Single mode...
[04/28 18:20:03    203s] Topological Sorting (REAL = 0:00:00.0, MEM = 1340.4M, InitMEM = 1340.4M)
[04/28 18:20:03    203s] Start delay calculation (fullDC) (1 T). (MEM=1340.4)
[04/28 18:20:03    204s] End AAE Lib Interpolated Model. (MEM=1356.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:20:04    205s] Total number of fetched objects 4861
[04/28 18:20:04    205s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:20:04    205s] End delay calculation. (MEM=1373.03 CPU=0:00:00.9 REAL=0:00:01.0)
[04/28 18:20:04    205s] End delay calculation (fullDC). (MEM=1373.03 CPU=0:00:01.5 REAL=0:00:01.0)
[04/28 18:20:04    205s] *** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 1373.0M) ***
[04/28 18:20:04    205s] Begin: GigaOpt postEco DRV Optimization
[04/28 18:20:04    205s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS -max_fanout
[04/28 18:20:04    205s] Info: 10 nets with fixed/cover wires excluded.
[04/28 18:20:04    205s] Info: 10 clock nets excluded from IPO operation.
[04/28 18:20:04    205s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:25.5/0:07:31.5 (0.5), mem = 1373.0M
[04/28 18:20:04    205s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9554.10
[04/28 18:20:04    205s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 18:20:04    205s] ### Creating PhyDesignMc. totSessionCpu=0:03:26 mem=1373.0M
[04/28 18:20:04    205s] OPERPROF: Starting DPlace-Init at level 1, MEM:1373.0M
[04/28 18:20:04    205s] #spOpts: mergeVia=F 
[04/28 18:20:04    205s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1373.0M
[04/28 18:20:04    205s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1373.0M
[04/28 18:20:04    205s] Core basic site is TSM13SITE
[04/28 18:20:05    205s] SiteArray: non-trimmed site array dimensions = 68 x 552
[04/28 18:20:05    205s] SiteArray: use 208,896 bytes
[04/28 18:20:05    205s] SiteArray: current memory after site array memory allocation 1373.2M
[04/28 18:20:05    205s] SiteArray: FP blocked sites are writable
[04/28 18:20:05    205s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 18:20:05    205s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1373.2M
[04/28 18:20:05    205s] Process 213 wires and vias for routing blockage and capacity analysis
[04/28 18:20:05    205s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1373.2M
[04/28 18:20:05    205s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.053, MEM:1373.2M
[04/28 18:20:05    205s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.055, MEM:1373.2M
[04/28 18:20:05    205s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1373.2MB).
[04/28 18:20:05    205s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.063, MEM:1373.2M
[04/28 18:20:05    205s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:26 mem=1373.2M
[04/28 18:20:05    205s] 
[04/28 18:20:05    205s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[04/28 18:20:05    205s] ### Creating LA Mngr. totSessionCpu=0:03:26 mem=1373.2M
[04/28 18:20:05    205s] ### Creating LA Mngr, finished. totSessionCpu=0:03:26 mem=1373.2M
[04/28 18:20:07    208s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1407.6M
[04/28 18:20:07    208s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1407.6M
[04/28 18:20:07    208s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 18:20:07    208s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/28 18:20:07    208s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 18:20:07    208s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/28 18:20:07    208s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 18:20:07    208s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 18:20:07    208s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  70.38|          |         |
[04/28 18:20:07    208s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 18:20:07    208s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  70.38| 0:00:00.0|  1407.6M|
[04/28 18:20:07    208s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 18:20:07    208s] **** Begin NDR-Layer Usage Statistics ****
[04/28 18:20:07    208s] Layer 3 has 10 constrained nets 
[04/28 18:20:07    208s] **** End NDR-Layer Usage Statistics ****
[04/28 18:20:07    208s] 
[04/28 18:20:07    208s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1407.6M) ***
[04/28 18:20:07    208s] 
[04/28 18:20:07    208s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9554.10
[04/28 18:20:08    208s] *** DrvOpt [finish] : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:03:28.6/0:07:34.5 (0.5), mem = 1388.5M
[04/28 18:20:08    208s] End: GigaOpt postEco DRV Optimization
[04/28 18:20:08    208s] **INFO: Flow update: Design timing is met.
[04/28 18:20:08    208s] **INFO: Flow update: Design timing is met.
[04/28 18:20:08    208s] **INFO: Flow update: Design timing is met.
[04/28 18:20:08    208s] *** Steiner Routed Nets: 0.041%; Threshold: 100; Threshold for Hold: 100
[04/28 18:20:08    208s] ### Creating LA Mngr. totSessionCpu=0:03:29 mem=1388.5M
[04/28 18:20:08    208s] ### Creating LA Mngr, finished. totSessionCpu=0:03:29 mem=1388.5M
[04/28 18:20:08    208s] Re-routed 0 nets
[04/28 18:20:08    208s] #optDebug: fT-D <X 1 0 0 0>
[04/28 18:20:08    208s] 
[04/28 18:20:08    208s] Active setup views:
[04/28 18:20:08    208s]  av_func_mode
[04/28 18:20:08    208s]   Dominating endpoints: 0
[04/28 18:20:08    208s]   Dominating TNS: -0.000
[04/28 18:20:08    208s] 
[04/28 18:20:08    208s] Extraction called for design 'IOTDF' of instances=4320 and nets=4881 using extraction engine 'preRoute' .
[04/28 18:20:08    208s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/28 18:20:08    208s] Type 'man IMPEXT-3530' for more detail.
[04/28 18:20:08    208s] PreRoute RC Extraction called for design IOTDF.
[04/28 18:20:08    208s] RC Extraction called in multi-corner(1) mode.
[04/28 18:20:08    208s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/28 18:20:08    208s] Type 'man IMPEXT-6197' for more detail.
[04/28 18:20:08    208s] RCMode: PreRoute
[04/28 18:20:08    208s]       RC Corner Indexes            0   
[04/28 18:20:08    208s] Capacitance Scaling Factor   : 1.00000 
[04/28 18:20:08    208s] Resistance Scaling Factor    : 1.00000 
[04/28 18:20:08    208s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 18:20:08    208s] Clock Res. Scaling Factor    : 1.00000 
[04/28 18:20:08    208s] Shrink Factor                : 1.00000
[04/28 18:20:08    208s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/28 18:20:08    208s] RC Grid backup saved.
[04/28 18:20:08    208s] LayerId::1 widthSet size::1
[04/28 18:20:08    208s] LayerId::2 widthSet size::1
[04/28 18:20:08    208s] LayerId::3 widthSet size::1
[04/28 18:20:08    208s] LayerId::4 widthSet size::1
[04/28 18:20:08    208s] LayerId::5 widthSet size::1
[04/28 18:20:08    208s] LayerId::6 widthSet size::1
[04/28 18:20:08    208s] LayerId::7 widthSet size::1
[04/28 18:20:08    208s] LayerId::8 widthSet size::1
[04/28 18:20:08    208s] Skipped RC grid update for preRoute extraction.
[04/28 18:20:08    208s] Initializing multi-corner resistance tables ...
[04/28 18:20:08    208s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1374.289M)
[04/28 18:20:08    208s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Started Loading and Dumping File ( Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Reading DB...
[04/28 18:20:08    208s] (I)       Read data from FE... (mem=1374.3M)
[04/28 18:20:08    208s] (I)       Read nodes and places... (mem=1374.3M)
[04/28 18:20:08    208s] (I)       Done Read nodes and places (cpu=0.010s, mem=1374.3M)
[04/28 18:20:08    208s] (I)       Read nets... (mem=1374.3M)
[04/28 18:20:08    208s] (I)       Done Read nets (cpu=0.010s, mem=1374.3M)
[04/28 18:20:08    208s] (I)       Done Read data from FE (cpu=0.020s, mem=1374.3M)
[04/28 18:20:08    208s] (I)       before initializing RouteDB syMemory usage = 1374.3 MB
[04/28 18:20:08    208s] (I)       Build term to term wires: false
[04/28 18:20:08    208s] (I)       Honor MSV route constraint: false
[04/28 18:20:08    208s] (I)       Maximum routing layer  : 127
[04/28 18:20:08    208s] (I)       Minimum routing layer  : 2
[04/28 18:20:08    208s] (I)       Supply scale factor H  : 1.00
[04/28 18:20:08    208s] (I)       Supply scale factor V  : 1.00
[04/28 18:20:08    208s] (I)       Tracks used by clock wire: 0
[04/28 18:20:08    208s] (I)       Reverse direction      : 
[04/28 18:20:08    208s] (I)       Honor partition pin guides: true
[04/28 18:20:08    208s] (I)       Route selected nets only: false
[04/28 18:20:08    208s] (I)       Route secondary PG pins: false
[04/28 18:20:08    208s] (I)       Second PG max fanout   : 2147483647
[04/28 18:20:08    208s] (I)       Apply function for special wires: true
[04/28 18:20:08    208s] (I)       Layer by layer blockage reading: true
[04/28 18:20:08    208s] (I)       Offset calculation fix : true
[04/28 18:20:08    208s] (I)       Route stripe layer range: 
[04/28 18:20:08    208s] (I)       Honor partition fences : 
[04/28 18:20:08    208s] (I)       Honor partition pin    : 
[04/28 18:20:08    208s] (I)       Honor partition fences with feedthrough: 
[04/28 18:20:08    208s] (I)       Counted 655 PG shapes. We will not process PG shapes layer by layer.
[04/28 18:20:08    208s] (I)       build grid graph
[04/28 18:20:08    208s] (I)       build grid graph start
[04/28 18:20:08    208s] [NR-eGR] Track table information for default rule: 
[04/28 18:20:08    208s] [NR-eGR] METAL1 has no routable track
[04/28 18:20:08    208s] [NR-eGR] METAL2 has single uniform track structure
[04/28 18:20:08    208s] [NR-eGR] METAL3 has single uniform track structure
[04/28 18:20:08    208s] [NR-eGR] METAL4 has single uniform track structure
[04/28 18:20:08    208s] [NR-eGR] METAL5 has single uniform track structure
[04/28 18:20:08    208s] [NR-eGR] METAL6 has single uniform track structure
[04/28 18:20:08    208s] [NR-eGR] METAL7 has single uniform track structure
[04/28 18:20:08    208s] [NR-eGR] METAL8 has single uniform track structure
[04/28 18:20:08    208s] (I)       build grid graph end
[04/28 18:20:08    208s] (I)       ===========================================================================
[04/28 18:20:08    208s] (I)       == Report All Rule Vias ==
[04/28 18:20:08    208s] (I)       ===========================================================================
[04/28 18:20:08    208s] (I)        Via Rule : (Default)
[04/28 18:20:08    208s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[04/28 18:20:08    208s] (I)       ---------------------------------------------------------------------------
[04/28 18:20:08    208s] (I)        1    4 : VIA12_XR                   37 : VIA12_2CUT_N             
[04/28 18:20:08    208s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[04/28 18:20:08    208s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[04/28 18:20:08    208s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[04/28 18:20:08    208s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[04/28 18:20:08    208s] (I)        6   22 : VIA67_V                    57 : VIA67_2CUT_N             
[04/28 18:20:08    208s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[04/28 18:20:08    208s] (I)        8    0 : ---                         0 : ---                      
[04/28 18:20:08    208s] (I)       ===========================================================================
[04/28 18:20:08    208s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Num PG vias on layer 1 : 0
[04/28 18:20:08    208s] (I)       Num PG vias on layer 2 : 0
[04/28 18:20:08    208s] (I)       Num PG vias on layer 3 : 0
[04/28 18:20:08    208s] (I)       Num PG vias on layer 4 : 0
[04/28 18:20:08    208s] (I)       Num PG vias on layer 5 : 0
[04/28 18:20:08    208s] (I)       Num PG vias on layer 6 : 0
[04/28 18:20:08    208s] (I)       Num PG vias on layer 7 : 0
[04/28 18:20:08    208s] (I)       Num PG vias on layer 8 : 0
[04/28 18:20:08    208s] [NR-eGR] Read 744 PG shapes
[04/28 18:20:08    208s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] [NR-eGR] #Routing Blockages  : 0
[04/28 18:20:08    208s] [NR-eGR] #Instance Blockages : 0
[04/28 18:20:08    208s] [NR-eGR] #PG Blockages       : 744
[04/28 18:20:08    208s] [NR-eGR] #Bump Blockages     : 0
[04/28 18:20:08    208s] [NR-eGR] #Boundary Blockages : 0
[04/28 18:20:08    208s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[04/28 18:20:08    208s] [NR-eGR] Num Prerouted Nets = 10  Num Prerouted Wires = 1629
[04/28 18:20:08    208s] (I)       readDataFromPlaceDB
[04/28 18:20:08    208s] (I)       Read net information..
[04/28 18:20:08    208s] [NR-eGR] Read numTotalNets=4858  numIgnoredNets=10
[04/28 18:20:08    208s] (I)       Read testcase time = 0.000 seconds
[04/28 18:20:08    208s] 
[04/28 18:20:08    208s] (I)       early_global_route_priority property id does not exist.
[04/28 18:20:08    208s] (I)       Start initializing grid graph
[04/28 18:20:08    208s] (I)       End initializing grid graph
[04/28 18:20:08    208s] (I)       Model blockages into capacity
[04/28 18:20:08    208s] (I)       Read Num Blocks=744  Num Prerouted Wires=1629  Num CS=0
[04/28 18:20:08    208s] (I)       Started Modeling ( Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Started Modeling Layer 1 ( Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Started Modeling Layer 2 ( Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Layer 1 (V) : #blockages 276 : #preroutes 618
[04/28 18:20:08    208s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Started Modeling Layer 3 ( Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Layer 2 (H) : #blockages 276 : #preroutes 849
[04/28 18:20:08    208s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Started Modeling Layer 4 ( Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Layer 3 (V) : #blockages 168 : #preroutes 157
[04/28 18:20:08    208s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Started Modeling Layer 5 ( Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 4
[04/28 18:20:08    208s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Started Modeling Layer 6 ( Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 1
[04/28 18:20:08    208s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Started Modeling Layer 7 ( Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[04/28 18:20:08    208s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Started Modeling Layer 8 ( Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[04/28 18:20:08    208s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Number of ignored nets = 10
[04/28 18:20:08    208s] (I)       Number of fixed nets = 10.  Ignored: Yes
[04/28 18:20:08    208s] (I)       Number of clock nets = 10.  Ignored: No
[04/28 18:20:08    208s] (I)       Number of analog nets = 0.  Ignored: Yes
[04/28 18:20:08    208s] (I)       Number of special nets = 0.  Ignored: Yes
[04/28 18:20:08    208s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[04/28 18:20:08    208s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[04/28 18:20:08    208s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[04/28 18:20:08    208s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[04/28 18:20:08    208s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 18:20:08    208s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1374.3 MB
[04/28 18:20:08    208s] (I)       Ndr track 0 does not exist
[04/28 18:20:08    208s] (I)       Ndr track 0 does not exist
[04/28 18:20:08    208s] (I)       Layer1  viaCost=200.00
[04/28 18:20:08    208s] (I)       Layer2  viaCost=200.00
[04/28 18:20:08    208s] (I)       Layer3  viaCost=200.00
[04/28 18:20:08    208s] (I)       Layer4  viaCost=200.00
[04/28 18:20:08    208s] (I)       Layer5  viaCost=200.00
[04/28 18:20:08    208s] (I)       Layer6  viaCost=200.00
[04/28 18:20:08    208s] (I)       Layer7  viaCost=200.00
[04/28 18:20:08    208s] (I)       ---------------------Grid Graph Info--------------------
[04/28 18:20:08    208s] (I)       Routing area        : (0, 0) - (667920, 662560)
[04/28 18:20:08    208s] (I)       Core area           : (80040, 80360) - (587880, 582200)
[04/28 18:20:08    208s] (I)       Site width          :   920  (dbu)
[04/28 18:20:08    208s] (I)       Row height          :  7380  (dbu)
[04/28 18:20:08    208s] (I)       GCell width         :  7380  (dbu)
[04/28 18:20:08    208s] (I)       GCell height        :  7380  (dbu)
[04/28 18:20:08    208s] (I)       Grid                :    90    89     8
[04/28 18:20:08    208s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[04/28 18:20:08    208s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[04/28 18:20:08    208s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[04/28 18:20:08    208s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[04/28 18:20:08    208s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[04/28 18:20:08    208s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[04/28 18:20:08    208s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[04/28 18:20:08    208s] (I)       First track coord   :     0   460   410   460   410   460   410  2300
[04/28 18:20:08    208s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[04/28 18:20:08    208s] (I)       Total num of tracks :     0   726   808   726   808   726   808   290
[04/28 18:20:08    208s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[04/28 18:20:08    208s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[04/28 18:20:08    208s] (I)       --------------------------------------------------------
[04/28 18:20:08    208s] 
[04/28 18:20:08    208s] [NR-eGR] ============ Routing rule table ============
[04/28 18:20:08    208s] [NR-eGR] Rule id: 0  Nets: 0 
[04/28 18:20:08    208s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[04/28 18:20:08    208s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[04/28 18:20:08    208s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[04/28 18:20:08    208s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:20:08    208s] [NR-eGR] Rule id: 1  Nets: 4848 
[04/28 18:20:08    208s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[04/28 18:20:08    208s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[04/28 18:20:08    208s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:20:08    208s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[04/28 18:20:08    208s] [NR-eGR] ========================================
[04/28 18:20:08    208s] [NR-eGR] 
[04/28 18:20:08    208s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[04/28 18:20:08    208s] (I)       blocked tracks on layer2 : = 1520 / 64614 (2.35%)
[04/28 18:20:08    208s] (I)       blocked tracks on layer3 : = 484 / 72720 (0.67%)
[04/28 18:20:08    208s] (I)       blocked tracks on layer4 : = 4298 / 64614 (6.65%)
[04/28 18:20:08    208s] (I)       blocked tracks on layer5 : = 1956 / 72720 (2.69%)
[04/28 18:20:08    208s] (I)       blocked tracks on layer6 : = 0 / 64614 (0.00%)
[04/28 18:20:08    208s] (I)       blocked tracks on layer7 : = 0 / 72720 (0.00%)
[04/28 18:20:08    208s] (I)       blocked tracks on layer8 : = 0 / 25810 (0.00%)
[04/28 18:20:08    208s] (I)       After initializing earlyGlobalRoute syMemory usage = 1374.3 MB
[04/28 18:20:08    208s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Started Global Routing ( Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       ============= Initialization =============
[04/28 18:20:08    208s] (I)       totalPins=15097  totalGlobalPin=13808 (91.46%)
[04/28 18:20:08    208s] (I)       Started Build MST ( Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Generate topology with single threads
[04/28 18:20:08    208s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       total 2D Cap : 430416 = (215728 H, 214688 V)
[04/28 18:20:08    208s] [NR-eGR] Layer group 1: route 4848 net(s) in layer range [2, 8]
[04/28 18:20:08    208s] (I)       ============  Phase 1a Route ============
[04/28 18:20:08    208s] (I)       Started Phase 1a ( Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Usage: 28070 = (13200 H, 14870 V) = (6.12% H, 6.93% V) = (4.871e+04um H, 5.487e+04um V)
[04/28 18:20:08    208s] (I)       
[04/28 18:20:08    208s] (I)       ============  Phase 1b Route ============
[04/28 18:20:08    208s] (I)       Usage: 28070 = (13200 H, 14870 V) = (6.12% H, 6.93% V) = (4.871e+04um H, 5.487e+04um V)
[04/28 18:20:08    208s] (I)       
[04/28 18:20:08    208s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.035783e+05um
[04/28 18:20:08    208s] (I)       ============  Phase 1c Route ============
[04/28 18:20:08    208s] (I)       Usage: 28070 = (13200 H, 14870 V) = (6.12% H, 6.93% V) = (4.871e+04um H, 5.487e+04um V)
[04/28 18:20:08    208s] (I)       
[04/28 18:20:08    208s] (I)       ============  Phase 1d Route ============
[04/28 18:20:08    208s] (I)       Usage: 28070 = (13200 H, 14870 V) = (6.12% H, 6.93% V) = (4.871e+04um H, 5.487e+04um V)
[04/28 18:20:08    208s] (I)       
[04/28 18:20:08    208s] (I)       ============  Phase 1e Route ============
[04/28 18:20:08    208s] (I)       Started Phase 1e ( Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Usage: 28070 = (13200 H, 14870 V) = (6.12% H, 6.93% V) = (4.871e+04um H, 5.487e+04um V)
[04/28 18:20:08    208s] (I)       
[04/28 18:20:08    208s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.035783e+05um
[04/28 18:20:08    208s] [NR-eGR] 
[04/28 18:20:08    208s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       Run Multi-thread layer assignment with 1 threads
[04/28 18:20:08    208s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       ============  Phase 1l Route ============
[04/28 18:20:08    208s] (I)       
[04/28 18:20:08    208s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 18:20:08    208s] [NR-eGR]                        OverCon            
[04/28 18:20:08    208s] [NR-eGR]                         #Gcell     %Gcell
[04/28 18:20:08    208s] [NR-eGR]       Layer                (2)    OverCon 
[04/28 18:20:08    208s] [NR-eGR] ----------------------------------------------
[04/28 18:20:08    208s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[04/28 18:20:08    208s] [NR-eGR]  METAL2  (2)         2( 0.03%)   ( 0.03%) 
[04/28 18:20:08    208s] [NR-eGR]  METAL3  (3)         2( 0.03%)   ( 0.03%) 
[04/28 18:20:08    208s] [NR-eGR]  METAL4  (4)        20( 0.26%)   ( 0.26%) 
[04/28 18:20:08    208s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[04/28 18:20:08    208s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[04/28 18:20:08    208s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[04/28 18:20:08    208s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[04/28 18:20:08    208s] [NR-eGR] ----------------------------------------------
[04/28 18:20:08    208s] [NR-eGR] Total               24( 0.04%)   ( 0.04%) 
[04/28 18:20:08    208s] [NR-eGR] 
[04/28 18:20:08    208s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] (I)       total 2D Cap : 430712 = (215872 H, 214840 V)
[04/28 18:20:08    208s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[04/28 18:20:08    208s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[04/28 18:20:08    208s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1374.29 MB )
[04/28 18:20:08    208s] OPERPROF: Starting HotSpotCal at level 1, MEM:1374.3M
[04/28 18:20:08    208s] [hotspot] +------------+---------------+---------------+
[04/28 18:20:08    208s] [hotspot] |            |   max hotspot | total hotspot |
[04/28 18:20:08    208s] [hotspot] +------------+---------------+---------------+
[04/28 18:20:08    208s] [hotspot] | normalized |          0.00 |          0.00 |
[04/28 18:20:08    208s] [hotspot] +------------+---------------+---------------+
[04/28 18:20:08    208s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/28 18:20:08    208s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/28 18:20:08    208s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1374.3M
[04/28 18:20:08    208s] Starting delay calculation for Setup views
[04/28 18:20:08    208s] #################################################################################
[04/28 18:20:08    208s] # Design Stage: PreRoute
[04/28 18:20:08    208s] # Design Name: IOTDF
[04/28 18:20:08    208s] # Design Mode: 90nm
[04/28 18:20:08    208s] # Analysis Mode: MMMC Non-OCV 
[04/28 18:20:08    208s] # Parasitics Mode: No SPEF/RCDB
[04/28 18:20:08    208s] # Signoff Settings: SI Off 
[04/28 18:20:08    208s] #################################################################################
[04/28 18:20:08    208s] Calculate delays in Single mode...
[04/28 18:20:08    208s] Topological Sorting (REAL = 0:00:00.0, MEM = 1372.3M, InitMEM = 1372.3M)
[04/28 18:20:08    208s] Start delay calculation (fullDC) (1 T). (MEM=1372.29)
[04/28 18:20:08    209s] End AAE Lib Interpolated Model. (MEM=1388.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:20:09    210s] Total number of fetched objects 4861
[04/28 18:20:09    210s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:20:09    210s] End delay calculation. (MEM=1373.23 CPU=0:00:00.9 REAL=0:00:01.0)
[04/28 18:20:09    210s] End delay calculation (fullDC). (MEM=1373.23 CPU=0:00:01.4 REAL=0:00:01.0)
[04/28 18:20:09    210s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 1373.2M) ***
[04/28 18:20:09    210s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:01.0 totSessionCpu=0:03:31 mem=1373.2M)
[04/28 18:20:09    210s] Reported timing to dir ./timingReports
[04/28 18:20:09    210s] **optDesign ... cpu = 0:00:21, real = 0:00:20, mem = 1089.7M, totSessionCpu=0:03:31 **
[04/28 18:20:10    210s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1326.2M
[04/28 18:20:10    210s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.054, MEM:1326.2M
[04/28 18:20:12    211s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  5.932  |  8.120  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1056   |   527   |   788   |   130   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.378%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:23, mem = 1088.9M, totSessionCpu=0:03:32 **
[04/28 18:20:12    211s] *** Finished optDesign ***
[04/28 18:20:12    211s] 
[04/28 18:20:12    211s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:29.8 real=0:00:31.0)
[04/28 18:20:12    211s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:03.8 real=0:00:03.8)
[04/28 18:20:12    211s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:04.9 real=0:00:04.9)
[04/28 18:20:12    211s] Info: pop threads available for lower-level modules during optimization.
[04/28 18:20:12    211s] Deleting Lib Analyzer.
[04/28 18:20:12    211s] Info: Destroy the CCOpt slew target map.
[04/28 18:20:12    211s] clean pInstBBox. size 0
[04/28 18:20:12    211s] Set place::cacheFPlanSiteMark to 0
[04/28 18:20:12    211s] All LLGs are deleted
[04/28 18:20:12    211s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1341.5M
[04/28 18:20:12    211s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1341.3M
[04/28 18:20:12    211s] 
[04/28 18:20:12    211s] *** Summary of all messages that are not suppressed in this session:
[04/28 18:20:12    211s] Severity  ID               Count  Summary                                  
[04/28 18:20:12    211s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[04/28 18:20:12    211s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[04/28 18:20:12    211s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/28 18:20:12    211s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[04/28 18:20:12    211s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[04/28 18:20:12    211s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[04/28 18:20:12    211s] *** Message Summary: 20 warning(s), 0 error(s)
[04/28 18:20:12    211s] 
[04/28 18:20:12    211s] #% End ccopt_design (date=04/28 18:20:12, total cpu=0:00:39.4, real=0:00:41.0, peak res=1098.8M, current mem=1021.7M)
[04/28 18:20:25    213s] <CMD> saveDesign cts.enc
[04/28 18:20:25    213s] #% Begin save design ... (date=04/28 18:20:25, mem=1021.7M)
[04/28 18:20:25    213s] % Begin Save ccopt configuration ... (date=04/28 18:20:25, mem=1021.7M)
[04/28 18:20:25    213s] % End Save ccopt configuration ... (date=04/28 18:20:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=1022.7M, current mem=1022.7M)
[04/28 18:20:25    213s] % Begin Save netlist data ... (date=04/28 18:20:25, mem=1022.7M)
[04/28 18:20:25    213s] Writing Binary DB to cts.enc.dat.tmp/IOTDF.v.bin in single-threaded mode...
[04/28 18:20:25    213s] % End Save netlist data ... (date=04/28 18:20:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1022.7M, current mem=1022.7M)
[04/28 18:20:25    213s] Saving congestion map file cts.enc.dat.tmp/IOTDF.route.congmap.gz ...
[04/28 18:20:25    213s] % Begin Save AAE data ... (date=04/28 18:20:25, mem=1023.1M)
[04/28 18:20:25    213s] Saving AAE Data ...
[04/28 18:20:25    213s] % End Save AAE data ... (date=04/28 18:20:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1023.1M, current mem=1023.1M)
[04/28 18:20:25    213s] % Begin Save clock tree data ... (date=04/28 18:20:25, mem=1023.2M)
[04/28 18:20:26    213s] % End Save clock tree data ... (date=04/28 18:20:25, total cpu=0:00:00.0, real=0:00:01.0, peak res=1023.2M, current mem=1023.2M)
[04/28 18:20:26    213s] Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
[04/28 18:20:26    213s] Saving mode setting ...
[04/28 18:20:26    213s] Saving global file ...
[04/28 18:20:26    213s] % Begin Save floorplan data ... (date=04/28 18:20:26, mem=1023.3M)
[04/28 18:20:26    213s] Saving floorplan file ...
[04/28 18:20:26    213s] % End Save floorplan data ... (date=04/28 18:20:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1023.3M, current mem=1023.3M)
[04/28 18:20:26    213s] Saving PG file cts.enc.dat.tmp/IOTDF.pg.gz
[04/28 18:20:26    213s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1276.5M) ***
[04/28 18:20:26    213s] Saving Drc markers ...
[04/28 18:20:26    213s] ... No Drc file written since there is no markers found.
[04/28 18:20:26    213s] % Begin Save placement data ... (date=04/28 18:20:26, mem=1022.8M)
[04/28 18:20:26    213s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/28 18:20:26    213s] Save Adaptive View Pruing View Names to Binary file
[04/28 18:20:26    213s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1279.5M) ***
[04/28 18:20:26    213s] % End Save placement data ... (date=04/28 18:20:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1022.8M, current mem=1022.8M)
[04/28 18:20:26    213s] % Begin Save routing data ... (date=04/28 18:20:26, mem=1022.8M)
[04/28 18:20:26    213s] Saving route file ...
[04/28 18:20:26    213s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1276.5M) ***
[04/28 18:20:26    213s] % End Save routing data ... (date=04/28 18:20:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=1023.0M, current mem=1023.0M)
[04/28 18:20:26    213s] Saving property file cts.enc.dat.tmp/IOTDF.prop
[04/28 18:20:26    213s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1279.5M) ***
[04/28 18:20:26    213s] #Saving pin access data to file cts.enc.dat.tmp/IOTDF.apa ...
[04/28 18:20:27    214s] #
[04/28 18:20:27    214s] Saving rc congestion map cts.enc.dat.tmp/IOTDF.congmap.gz ...
[04/28 18:20:27    214s] % Begin Save power constraints data ... (date=04/28 18:20:27, mem=1023.0M)
[04/28 18:20:27    214s] % End Save power constraints data ... (date=04/28 18:20:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1023.0M, current mem=1023.0M)
[04/28 18:20:29    215s] Generated self-contained design cts.enc.dat.tmp
[04/28 18:20:29    215s] #% End save design ... (date=04/28 18:20:29, total cpu=0:00:02.8, real=0:00:04.0, peak res=1023.3M, current mem=1023.3M)
[04/28 18:20:29    215s] *** Message Summary: 0 warning(s), 0 error(s)
[04/28 18:20:29    215s] 
[04/28 18:20:37    216s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[04/28 18:20:37    216s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix IOTDF_postCTS -outDir timingReports
[04/28 18:20:37    216s] All LLGs are deleted
[04/28 18:20:37    216s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1284.9M
[04/28 18:20:37    216s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1284.9M
[04/28 18:20:37    216s] Start to check current routing status for nets...
[04/28 18:20:37    216s] All nets are already routed correctly.
[04/28 18:20:37    216s] End to check current routing status for nets (mem=1284.9M)
[04/28 18:20:37    216s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1284.9M
[04/28 18:20:37    216s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1284.9M
[04/28 18:20:37    216s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1285.1M
[04/28 18:20:37    216s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1285.1M
[04/28 18:20:37    216s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.065, MEM:1285.1M
[04/28 18:20:37    216s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.067, MEM:1285.1M
[04/28 18:20:37    216s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1285.1M
[04/28 18:20:37    216s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1284.9M
[04/28 18:20:39    217s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  5.932  |  8.120  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1056   |   527   |   788   |   130   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.378%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[04/28 18:20:39    217s] Total CPU time: 1.2 sec
[04/28 18:20:39    217s] Total Real time: 2.0 sec
[04/28 18:20:39    217s] Total Memory Usage: 1284.878906 Mbytes
[04/28 18:20:39    217s] 
[04/28 18:20:39    217s] =============================================================================================
[04/28 18:20:39    217s]  Final TAT Report for timeDesign
[04/28 18:20:39    217s] =============================================================================================
[04/28 18:20:39    217s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 18:20:39    217s] ---------------------------------------------------------------------------------------------
[04/28 18:20:39    217s] [ TimingUpdate           ]      1   0:00:00.2  (   9.6 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 18:20:39    217s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 18:20:39    217s] [ TimingReport           ]      2   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 18:20:39    217s] [ DrvReport              ]      1   0:00:01.5  (  64.0 % )     0:00:01.5 /  0:00:00.3    0.2
[04/28 18:20:39    217s] [ MISC                   ]          0:00:00.6  (  23.4 % )     0:00:00.6 /  0:00:00.6    1.0
[04/28 18:20:39    217s] ---------------------------------------------------------------------------------------------
[04/28 18:20:39    217s]  timeDesign TOTAL                   0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:01.1    0.5
[04/28 18:20:39    217s] ---------------------------------------------------------------------------------------------
[04/28 18:20:39    217s] 
[04/28 18:20:39    217s] Info: pop threads available for lower-level modules during optimization.
[04/28 18:20:53    219s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[04/28 18:20:53    219s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix IOTDF_postCTS -outDir timingReports
[04/28 18:20:53    219s] All LLGs are deleted
[04/28 18:20:53    219s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1266.7M
[04/28 18:20:53    219s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1266.7M
[04/28 18:20:53    219s] Start to check current routing status for nets...
[04/28 18:20:53    219s] All nets are already routed correctly.
[04/28 18:20:53    219s] End to check current routing status for nets (mem=1266.7M)
[04/28 18:20:53    219s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1266.7M
[04/28 18:20:53    219s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1266.7M
[04/28 18:20:54    219s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1266.9M
[04/28 18:20:54    219s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1266.9M
[04/28 18:20:54    219s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.067, MEM:1266.9M
[04/28 18:20:54    219s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.068, MEM:1266.9M
[04/28 18:20:54    219s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1266.9M
[04/28 18:20:54    219s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1266.7M
[04/28 18:20:54    219s] Starting delay calculation for Hold views
[04/28 18:20:54    219s] #################################################################################
[04/28 18:20:54    219s] # Design Stage: PreRoute
[04/28 18:20:54    219s] # Design Name: IOTDF
[04/28 18:20:54    219s] # Design Mode: 90nm
[04/28 18:20:54    219s] # Analysis Mode: MMMC Non-OCV 
[04/28 18:20:54    219s] # Parasitics Mode: No SPEF/RCDB
[04/28 18:20:54    219s] # Signoff Settings: SI Off 
[04/28 18:20:54    219s] #################################################################################
[04/28 18:20:54    219s] Calculate delays in Single mode...
[04/28 18:20:54    219s] Topological Sorting (REAL = 0:00:00.0, MEM = 1266.7M, InitMEM = 1266.7M)
[04/28 18:20:54    219s] Start delay calculation (fullDC) (1 T). (MEM=1266.7)
[04/28 18:20:54    219s] End AAE Lib Interpolated Model. (MEM=1282.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:20:55    220s] Total number of fetched objects 4861
[04/28 18:20:55    221s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:20:55    221s] End delay calculation. (MEM=1315.33 CPU=0:00:00.9 REAL=0:00:01.0)
[04/28 18:20:55    221s] End delay calculation (fullDC). (MEM=1315.33 CPU=0:00:01.4 REAL=0:00:01.0)
[04/28 18:20:55    221s] *** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 1315.3M) ***
[04/28 18:20:55    221s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:01.0 totSessionCpu=0:03:41 mem=1315.3M)
[04/28 18:20:56    221s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.118  |  0.352  |  0.118  |  0.303  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1056   |   527   |   788   |   130   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 70.378%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[04/28 18:20:56    221s] Total CPU time: 2.37 sec
[04/28 18:20:56    221s] Total Real time: 3.0 sec
[04/28 18:20:56    221s] Total Memory Usage: 1252.125 Mbytes
[04/28 18:20:56    221s] 
[04/28 18:20:56    221s] =============================================================================================
[04/28 18:20:56    221s]  Final TAT Report for timeDesign
[04/28 18:20:56    221s] =============================================================================================
[04/28 18:20:56    221s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 18:20:56    221s] ---------------------------------------------------------------------------------------------
[04/28 18:20:56    221s] [ TimingUpdate           ]      1   0:00:00.2  (   7.3 % )     0:00:01.8 /  0:00:01.8    1.0
[04/28 18:20:56    221s] [ FullDelayCalc          ]      1   0:00:01.7  (  72.1 % )     0:00:01.7 /  0:00:01.7    1.0
[04/28 18:20:56    221s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 18:20:56    221s] [ TimingReport           ]      2   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    1.1
[04/28 18:20:56    221s] [ MISC                   ]          0:00:00.4  (  17.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/28 18:20:56    221s] ---------------------------------------------------------------------------------------------
[04/28 18:20:56    221s]  timeDesign TOTAL                   0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.3    1.0
[04/28 18:20:56    221s] ---------------------------------------------------------------------------------------------
[04/28 18:20:56    221s] 
[04/28 18:21:08    223s] <CMD> saveDesign postcts.enc
[04/28 18:21:08    223s] #% Begin save design ... (date=04/28 18:21:08, mem=989.9M)
[04/28 18:21:08    223s] % Begin Save ccopt configuration ... (date=04/28 18:21:08, mem=989.9M)
[04/28 18:21:08    223s] % End Save ccopt configuration ... (date=04/28 18:21:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=989.9M, current mem=989.9M)
[04/28 18:21:08    223s] % Begin Save netlist data ... (date=04/28 18:21:08, mem=989.9M)
[04/28 18:21:08    223s] Writing Binary DB to postcts.enc.dat.tmp/IOTDF.v.bin in single-threaded mode...
[04/28 18:21:08    223s] % End Save netlist data ... (date=04/28 18:21:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=989.9M, current mem=989.9M)
[04/28 18:21:08    223s] Saving congestion map file postcts.enc.dat.tmp/IOTDF.route.congmap.gz ...
[04/28 18:21:08    223s] % Begin Save AAE data ... (date=04/28 18:21:08, mem=989.9M)
[04/28 18:21:08    223s] Saving AAE Data ...
[04/28 18:21:08    223s] % End Save AAE data ... (date=04/28 18:21:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=989.9M, current mem=989.9M)
[04/28 18:21:08    223s] % Begin Save clock tree data ... (date=04/28 18:21:08, mem=989.9M)
[04/28 18:21:08    223s] % End Save clock tree data ... (date=04/28 18:21:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=989.9M, current mem=989.9M)
[04/28 18:21:08    223s] Saving preference file postcts.enc.dat.tmp/gui.pref.tcl ...
[04/28 18:21:08    223s] Saving mode setting ...
[04/28 18:21:08    223s] Saving global file ...
[04/28 18:21:09    223s] % Begin Save floorplan data ... (date=04/28 18:21:09, mem=989.9M)
[04/28 18:21:09    223s] Saving floorplan file ...
[04/28 18:21:09    223s] % End Save floorplan data ... (date=04/28 18:21:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=989.9M, current mem=989.9M)
[04/28 18:21:09    223s] Saving PG file postcts.enc.dat.tmp/IOTDF.pg.gz
[04/28 18:21:09    223s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1249.1M) ***
[04/28 18:21:09    223s] Saving Drc markers ...
[04/28 18:21:09    223s] ... No Drc file written since there is no markers found.
[04/28 18:21:09    223s] % Begin Save placement data ... (date=04/28 18:21:09, mem=989.9M)
[04/28 18:21:09    223s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/28 18:21:09    223s] Save Adaptive View Pruing View Names to Binary file
[04/28 18:21:09    223s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1252.1M) ***
[04/28 18:21:09    223s] % End Save placement data ... (date=04/28 18:21:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=989.9M, current mem=989.9M)
[04/28 18:21:09    223s] % Begin Save routing data ... (date=04/28 18:21:09, mem=989.9M)
[04/28 18:21:09    223s] Saving route file ...
[04/28 18:21:09    223s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1249.1M) ***
[04/28 18:21:09    223s] % End Save routing data ... (date=04/28 18:21:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=989.9M, current mem=989.9M)
[04/28 18:21:09    223s] Saving property file postcts.enc.dat.tmp/IOTDF.prop
[04/28 18:21:09    223s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1252.1M) ***
[04/28 18:21:09    223s] #Saving pin access data to file postcts.enc.dat.tmp/IOTDF.apa ...
[04/28 18:21:10    224s] #
[04/28 18:21:10    224s] Saving rc congestion map postcts.enc.dat.tmp/IOTDF.congmap.gz ...
[04/28 18:21:10    224s] % Begin Save power constraints data ... (date=04/28 18:21:10, mem=989.9M)
[04/28 18:21:10    224s] % End Save power constraints data ... (date=04/28 18:21:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=989.9M, current mem=989.9M)
[04/28 18:21:12    225s] Generated self-contained design postcts.enc.dat.tmp
[04/28 18:21:12    225s] #% End save design ... (date=04/28 18:21:12, total cpu=0:00:02.8, real=0:00:04.0, peak res=989.9M, current mem=989.9M)
[04/28 18:21:12    225s] *** Message Summary: 0 warning(s), 0 error(s)
[04/28 18:21:12    225s] 
[04/28 18:21:27    227s] <CMD> addTieHiLo -cell {TIELO TIEHI} -prefix LTIE
[04/28 18:21:27    227s] OPERPROF: Starting DPlace-Init at level 1, MEM:1249.1M
[04/28 18:21:27    227s] #spOpts: mergeVia=F 
[04/28 18:21:27    227s] All LLGs are deleted
[04/28 18:21:27    227s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1249.1M
[04/28 18:21:27    227s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1249.1M
[04/28 18:21:27    227s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1249.1M
[04/28 18:21:27    227s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1249.1M
[04/28 18:21:27    227s] Core basic site is TSM13SITE
[04/28 18:21:27    227s] SiteArray: non-trimmed site array dimensions = 68 x 552
[04/28 18:21:27    227s] SiteArray: use 208,896 bytes
[04/28 18:21:27    227s] SiteArray: current memory after site array memory allocation 1249.3M
[04/28 18:21:27    227s] SiteArray: FP blocked sites are writable
[04/28 18:21:27    227s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 18:21:27    227s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1249.3M
[04/28 18:21:27    227s] Process 213 wires and vias for routing blockage and capacity analysis
[04/28 18:21:27    227s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1249.3M
[04/28 18:21:27    227s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.066, MEM:1249.3M
[04/28 18:21:27    227s] OPERPROF:     Starting CMU at level 3, MEM:1249.3M
[04/28 18:21:27    227s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1249.3M
[04/28 18:21:27    227s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.069, MEM:1249.3M
[04/28 18:21:27    227s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1249.3MB).
[04/28 18:21:27    227s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.083, MEM:1249.3M
[04/28 18:21:27    227s] Options: No distance constraint, No Fan-out constraint.
[04/28 18:21:27    227s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1249.3M
[04/28 18:21:27    227s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1249.3M
[04/28 18:21:27    227s] INFO: Total Number of Tie Cells (TIELO) placed: 0  
[04/28 18:21:27    227s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1249.3M
[04/28 18:21:27    227s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1249.3M
[04/28 18:21:27    227s] INFO: Total Number of Tie Cells (TIEHI) placed: 0  
[04/28 18:21:27    227s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1249.3M
[04/28 18:21:27    227s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1249.1M
[04/28 18:21:27    227s] All LLGs are deleted
[04/28 18:21:27    227s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1249.1M
[04/28 18:21:27    227s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1249.1M
[04/28 18:21:47    228s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[04/28 18:21:47    228s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
[04/28 18:21:47    228s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[04/28 18:21:47    228s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[04/28 18:21:47    228s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[04/28 18:21:47    228s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[04/28 18:21:47    228s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[04/28 18:21:47    228s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[04/28 18:21:47    228s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/28 18:21:47    228s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[04/28 18:21:47    228s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[04/28 18:21:47    228s] Running Native NanoRoute ...
[04/28 18:21:47    228s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[04/28 18:21:47    228s] ### Time Record (routeDesign) is installed.
[04/28 18:21:47    228s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 994.90 (MB), peak = 1098.84 (MB)
[04/28 18:21:47    228s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[04/28 18:21:47    228s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[04/28 18:21:47    228s] #default_rc_corner has no qx tech file defined
[04/28 18:21:47    228s] #No active RC corner or QRC tech file is missing.
[04/28 18:21:47    228s] #**INFO: setDesignMode -flowEffort standard
[04/28 18:21:47    228s] #**INFO: multi-cut via swapping will not be performed after routing.
[04/28 18:21:47    228s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[04/28 18:21:47    228s] OPERPROF: Starting checkPlace at level 1, MEM:1249.1M
[04/28 18:21:47    228s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1249.1M
[04/28 18:21:47    228s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1249.1M
[04/28 18:21:47    228s] Core basic site is TSM13SITE
[04/28 18:21:47    228s] SiteArray: non-trimmed site array dimensions = 68 x 552
[04/28 18:21:47    228s] SiteArray: use 208,896 bytes
[04/28 18:21:47    228s] SiteArray: current memory after site array memory allocation 1249.3M
[04/28 18:21:47    228s] SiteArray: FP blocked sites are writable
[04/28 18:21:47    228s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.002, MEM:1249.3M
[04/28 18:21:47    228s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1249.3M
[04/28 18:21:47    228s] Begin checking placement ... (start mem=1249.1M, init mem=1249.3M)
[04/28 18:21:47    228s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1249.3M
[04/28 18:21:47    228s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1249.3M
[04/28 18:21:47    228s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1249.3M
[04/28 18:21:47    228s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1249.3M
[04/28 18:21:47    228s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1249.3M
[04/28 18:21:47    228s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.020, REAL:0.018, MEM:1249.3M
[04/28 18:21:47    228s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1249.3M
[04/28 18:21:47    228s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.003, MEM:1249.3M
[04/28 18:21:47    228s] *info: Placed = 4320           (Fixed = 9)
[04/28 18:21:47    228s] *info: Unplaced = 0           
[04/28 18:21:47    228s] Placement Density:70.38%(44840/63714)
[04/28 18:21:47    228s] Placement Density (including fixed std cells):70.38%(44840/63714)
[04/28 18:21:47    228s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1249.3M
[04/28 18:21:47    228s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:1249.1M
[04/28 18:21:47    228s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1249.1M)
[04/28 18:21:47    228s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.042, MEM:1249.1M
[04/28 18:21:47    228s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[04/28 18:21:47    228s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[04/28 18:21:47    228s] 
[04/28 18:21:47    228s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/28 18:21:47    228s] *** Changed status on (10) nets in Clock.
[04/28 18:21:47    228s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1249.1M) ***
[04/28 18:21:47    228s] 
[04/28 18:21:47    228s] globalDetailRoute
[04/28 18:21:47    228s] 
[04/28 18:21:47    228s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[04/28 18:21:47    228s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[04/28 18:21:47    228s] #setNanoRouteMode -routeInsertAntennaDiode true
[04/28 18:21:47    228s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[04/28 18:21:47    228s] #setNanoRouteMode -routeWithSiDriven true
[04/28 18:21:47    228s] #setNanoRouteMode -routeWithTimingDriven true
[04/28 18:21:47    228s] ### Time Record (globalDetailRoute) is installed.
[04/28 18:21:47    228s] #Start globalDetailRoute on Thu Apr 28 18:21:47 2022
[04/28 18:21:47    228s] #
[04/28 18:21:47    228s] ### Time Record (Pre Callback) is installed.
[04/28 18:21:47    228s] ### Time Record (Pre Callback) is uninstalled.
[04/28 18:21:47    228s] ### Time Record (DB Import) is installed.
[04/28 18:21:47    228s] ### Time Record (Timing Data Generation) is installed.
[04/28 18:21:47    228s] #Generating timing data, please wait...
[04/28 18:21:47    228s] #4858 total nets, 10 already routed, 10 will ignore in trialRoute
[04/28 18:21:47    228s] ### run_trial_route starts on Thu Apr 28 18:21:47 2022 with memory = 994.98 (MB), peak = 1098.84 (MB)
[04/28 18:21:47    229s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:999.2 MB, peak:1.1 GB
[04/28 18:21:47    229s] ### dump_timing_file starts on Thu Apr 28 18:21:47 2022 with memory = 999.25 (MB), peak = 1098.84 (MB)
[04/28 18:21:47    229s] ### extractRC starts on Thu Apr 28 18:21:47 2022 with memory = 999.25 (MB), peak = 1098.84 (MB)
[04/28 18:21:47    229s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/28 18:21:47    229s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/28 18:21:48    229s] ### extractRC cpu:00:00:00, real:00:00:00, mem:999.3 MB, peak:1.1 GB
[04/28 18:21:48    229s] #Dump tif for version 2.1
[04/28 18:21:48    229s] End AAE Lib Interpolated Model. (MEM=1280.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:21:49    230s] Total number of fetched objects 4861
[04/28 18:21:49    230s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:21:49    230s] End delay calculation. (MEM=1318.07 CPU=0:00:00.9 REAL=0:00:01.0)
[04/28 18:21:50    231s] #Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1019.07 (MB), peak = 1098.84 (MB)
[04/28 18:21:50    231s] ### dump_timing_file cpu:00:00:03, real:00:00:03, mem:1019.1 MB, peak:1.1 GB
[04/28 18:21:50    231s] #Done generating timing data.
[04/28 18:21:50    231s] ### Time Record (Timing Data Generation) is uninstalled.
[04/28 18:21:50    231s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[04/28 18:21:50    231s] ### Net info: total nets: 4881
[04/28 18:21:50    231s] ### Net info: dirty nets: 2
[04/28 18:21:50    231s] ### Net info: marked as disconnected nets: 0
[04/28 18:21:50    231s] #num needed restored net=0
[04/28 18:21:50    231s] #need_extraction net=0 (total=4881)
[04/28 18:21:50    231s] ### Net info: fully routed nets: 10
[04/28 18:21:50    231s] ### Net info: trivial (< 2 pins) nets: 23
[04/28 18:21:50    231s] ### Net info: unrouted nets: 4848
[04/28 18:21:50    231s] ### Net info: re-extraction nets: 0
[04/28 18:21:50    231s] ### Net info: ignored nets: 0
[04/28 18:21:50    231s] ### Net info: skip routing nets: 0
[04/28 18:21:50    231s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[04/28 18:21:50    231s] #Start reading timing information from file .timing_file_9554.tif.gz ...
[04/28 18:21:50    231s] #Read in timing information for 144 ports, 4320 instances from timing file .timing_file_9554.tif.gz.
[04/28 18:21:50    231s] ### Time Record (DB Import) is uninstalled.
[04/28 18:21:50    231s] #NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
[04/28 18:21:50    231s] #RTESIG:78da8dcdbd0a83301405e0ce7d8a4b74b0506dae8926192db8da22b6ab58883f200a26be
[04/28 18:21:50    231s] #       7f2d5dabf6ace7e31cc77da63910540186bea1529408598e0a69c87d94545c50954bf5b8
[04/28 18:21:50    231s] #       92a3e3deee05130a2878dd6075a3a733cc464f60b4b5ddd09cbe44a284baea8d06ef358e
[04/28 18:21:50    231s] #       fd4f83612c81f140d24fc0abfbb1b22b52e1fe1c8be27dc439039264459a650901cfd869
[04/28 18:21:50    231s] #       295768140169bba6dd71b10cc14ef3e6ada06cdf88e80f2337cce10defd28818
[04/28 18:21:50    231s] #
[04/28 18:21:50    231s] #RTESIG:78da8dcdbd0a83301405e0ce7d8a4b74b0506dae8926192db8da22b6ab58883f200a26be
[04/28 18:21:50    231s] #       7f2d5dabf6ace7e31cc77da63910540186bea1529408598e0a69c87d94545c50954bf5b8
[04/28 18:21:50    231s] #       92a3e3deee05130a2878dd6075a3a733cc464f60b4b5ddd09cbe44a284baea8d06ef358e
[04/28 18:21:50    231s] #       fd4f83612c81f140d24fc0abfbb1b22b52e1fe1c8be27dc439039264459a650901cfd869
[04/28 18:21:50    231s] #       295768140169bba6dd71b10cc14ef3e6ada06cdf88e80f2337cce10defd28818
[04/28 18:21:50    231s] #
[04/28 18:21:50    231s] ### Time Record (Data Preparation) is installed.
[04/28 18:21:50    231s] #Start routing data preparation on Thu Apr 28 18:21:50 2022
[04/28 18:21:50    231s] #
[04/28 18:21:50    231s] #Minimum voltage of a net in the design = 0.000.
[04/28 18:21:50    231s] #Maximum voltage of a net in the design = 1.080.
[04/28 18:21:50    231s] #Voltage range [0.000 - 1.080] has 4879 nets.
[04/28 18:21:50    231s] #Voltage range [1.080 - 1.080] has 1 net.
[04/28 18:21:50    231s] #Voltage range [0.000 - 0.000] has 1 net.
[04/28 18:21:50    231s] ### Time Record (Cell Pin Access) is installed.
[04/28 18:21:50    231s] ### Time Record (Cell Pin Access) is uninstalled.
[04/28 18:21:50    231s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[04/28 18:21:50    231s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[04/28 18:21:50    231s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[04/28 18:21:50    231s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[04/28 18:21:50    231s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[04/28 18:21:50    231s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[04/28 18:21:50    231s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[04/28 18:21:50    231s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[04/28 18:21:50    232s] #Regenerating Ggrids automatically.
[04/28 18:21:50    232s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[04/28 18:21:50    232s] #Using automatically generated G-grids.
[04/28 18:21:50    232s] #Done routing data preparation.
[04/28 18:21:50    232s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 997.57 (MB), peak = 1098.84 (MB)
[04/28 18:21:50    232s] ### Time Record (Data Preparation) is uninstalled.
[04/28 18:21:50    232s] ### Time Record (Special Wire Merging) is installed.
[04/28 18:21:50    232s] #Merging special wires: starts on Thu Apr 28 18:21:50 2022 with memory = 997.62 (MB), peak = 1098.84 (MB)
[04/28 18:21:50    232s] #
[04/28 18:21:50    232s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:997.7 MB, peak:1.1 GB
[04/28 18:21:50    232s] ### Time Record (Special Wire Merging) is uninstalled.
[04/28 18:21:50    232s] #
[04/28 18:21:50    232s] #Finished routing data preparation on Thu Apr 28 18:21:50 2022
[04/28 18:21:50    232s] #
[04/28 18:21:50    232s] #Cpu time = 00:00:00
[04/28 18:21:50    232s] #Elapsed time = 00:00:00
[04/28 18:21:50    232s] #Increased memory = 4.60 (MB)
[04/28 18:21:50    232s] #Total memory = 997.67 (MB)
[04/28 18:21:50    232s] #Peak memory = 1098.84 (MB)
[04/28 18:21:50    232s] #
[04/28 18:21:50    232s] ### Time Record (Global Routing) is installed.
[04/28 18:21:50    232s] #
[04/28 18:21:50    232s] #Start global routing on Thu Apr 28 18:21:50 2022
[04/28 18:21:50    232s] #
[04/28 18:21:50    232s] #
[04/28 18:21:50    232s] #Start global routing initialization on Thu Apr 28 18:21:50 2022
[04/28 18:21:50    232s] #
[04/28 18:21:50    232s] #Number of eco nets is 1
[04/28 18:21:50    232s] #
[04/28 18:21:50    232s] #Start global routing data preparation on Thu Apr 28 18:21:50 2022
[04/28 18:21:50    232s] #
[04/28 18:21:50    232s] ### build_merged_routing_blockage_rect_list starts on Thu Apr 28 18:21:50 2022 with memory = 997.86 (MB), peak = 1098.84 (MB)
[04/28 18:21:50    232s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:997.9 MB, peak:1.1 GB
[04/28 18:21:50    232s] #Start routing resource analysis on Thu Apr 28 18:21:50 2022
[04/28 18:21:50    232s] #
[04/28 18:21:50    232s] ### init_is_bin_blocked starts on Thu Apr 28 18:21:50 2022 with memory = 997.86 (MB), peak = 1098.84 (MB)
[04/28 18:21:50    232s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:997.9 MB, peak:1.1 GB
[04/28 18:21:50    232s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Apr 28 18:21:50 2022 with memory = 998.40 (MB), peak = 1098.84 (MB)
[04/28 18:21:50    232s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:998.5 MB, peak:1.1 GB
[04/28 18:21:50    232s] ### adjust_flow_cap starts on Thu Apr 28 18:21:50 2022 with memory = 998.46 (MB), peak = 1098.84 (MB)
[04/28 18:21:50    232s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:998.5 MB, peak:1.1 GB
[04/28 18:21:50    232s] ### adjust_partial_route_blockage starts on Thu Apr 28 18:21:50 2022 with memory = 998.46 (MB), peak = 1098.84 (MB)
[04/28 18:21:50    232s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:998.5 MB, peak:1.1 GB
[04/28 18:21:50    232s] ### set_via_blocked starts on Thu Apr 28 18:21:50 2022 with memory = 998.46 (MB), peak = 1098.84 (MB)
[04/28 18:21:50    232s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:998.5 MB, peak:1.1 GB
[04/28 18:21:50    232s] ### copy_flow starts on Thu Apr 28 18:21:50 2022 with memory = 998.46 (MB), peak = 1098.84 (MB)
[04/28 18:21:50    232s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:998.5 MB, peak:1.1 GB
[04/28 18:21:50    232s] #Routing resource analysis is done on Thu Apr 28 18:21:50 2022
[04/28 18:21:50    232s] #
[04/28 18:21:50    232s] ### report_flow_cap starts on Thu Apr 28 18:21:50 2022 with memory = 998.46 (MB), peak = 1098.84 (MB)
[04/28 18:21:50    232s] #  Resource Analysis:
[04/28 18:21:50    232s] #
[04/28 18:21:50    232s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/28 18:21:50    232s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/28 18:21:50    232s] #  --------------------------------------------------------------
[04/28 18:21:50    232s] #  METAL1         H         808           0        2916    49.83%
[04/28 18:21:50    232s] #  METAL2         V         726           0        2916     0.00%
[04/28 18:21:50    232s] #  METAL3         H         808           0        2916     0.00%
[04/28 18:21:50    232s] #  METAL4         V         676          50        2916     0.00%
[04/28 18:21:50    232s] #  METAL5         H         785          23        2916     0.00%
[04/28 18:21:50    232s] #  METAL6         V         726           0        2916     0.00%
[04/28 18:21:50    232s] #  METAL7         H         808           0        2916     0.00%
[04/28 18:21:50    232s] #  METAL8         V         290           0        2916     0.00%
[04/28 18:21:50    232s] #  --------------------------------------------------------------
[04/28 18:21:50    232s] #  Total                   5628       1.20%       23328     6.23%
[04/28 18:21:50    232s] #
[04/28 18:21:50    232s] #  10 nets (0.20%) with 1 preferred extra spacing.
[04/28 18:21:50    232s] #
[04/28 18:21:50    232s] #
[04/28 18:21:50    232s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:998.5 MB, peak:1.1 GB
[04/28 18:21:50    232s] ### analyze_m2_tracks starts on Thu Apr 28 18:21:50 2022 with memory = 998.46 (MB), peak = 1098.84 (MB)
[04/28 18:21:50    232s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:998.5 MB, peak:1.1 GB
[04/28 18:21:50    232s] ### report_initial_resource starts on Thu Apr 28 18:21:50 2022 with memory = 998.46 (MB), peak = 1098.84 (MB)
[04/28 18:21:50    232s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:998.5 MB, peak:1.1 GB
[04/28 18:21:50    232s] ### mark_pg_pins_accessibility starts on Thu Apr 28 18:21:50 2022 with memory = 998.46 (MB), peak = 1098.84 (MB)
[04/28 18:21:50    232s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:998.5 MB, peak:1.1 GB
[04/28 18:21:50    232s] ### set_net_region starts on Thu Apr 28 18:21:50 2022 with memory = 998.46 (MB), peak = 1098.84 (MB)
[04/28 18:21:50    232s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:998.5 MB, peak:1.1 GB
[04/28 18:21:50    232s] #
[04/28 18:21:50    232s] #Global routing data preparation is done on Thu Apr 28 18:21:50 2022
[04/28 18:21:50    232s] #
[04/28 18:21:50    232s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 998.46 (MB), peak = 1098.84 (MB)
[04/28 18:21:50    232s] #
[04/28 18:21:50    232s] ### prepare_level starts on Thu Apr 28 18:21:50 2022 with memory = 998.46 (MB), peak = 1098.84 (MB)
[04/28 18:21:50    232s] ### init level 1 starts on Thu Apr 28 18:21:50 2022 with memory = 998.46 (MB), peak = 1098.84 (MB)
[04/28 18:21:50    232s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:998.5 MB, peak:1.1 GB
[04/28 18:21:50    232s] ### Level 1 hgrid = 54 X 54
[04/28 18:21:50    232s] ### prepare_level_flow starts on Thu Apr 28 18:21:50 2022 with memory = 998.46 (MB), peak = 1098.84 (MB)
[04/28 18:21:50    232s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:998.5 MB, peak:1.1 GB
[04/28 18:21:50    232s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:998.5 MB, peak:1.1 GB
[04/28 18:21:50    232s] #
[04/28 18:21:50    232s] #Global routing initialization is done on Thu Apr 28 18:21:50 2022
[04/28 18:21:50    232s] #
[04/28 18:21:50    232s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 998.46 (MB), peak = 1098.84 (MB)
[04/28 18:21:50    232s] #
[04/28 18:21:50    232s] #start global routing iteration 1...
[04/28 18:21:50    232s] ### init_flow_edge starts on Thu Apr 28 18:21:50 2022 with memory = 998.46 (MB), peak = 1098.84 (MB)
[04/28 18:21:50    232s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1001.9 MB, peak:1.1 GB
[04/28 18:21:50    232s] ### routing at level 1 (topmost level) iter 0
[04/28 18:21:52    234s] ### measure_qor starts on Thu Apr 28 18:21:52 2022 with memory = 1014.15 (MB), peak = 1098.84 (MB)
[04/28 18:21:52    234s] ### measure_congestion starts on Thu Apr 28 18:21:52 2022 with memory = 1014.15 (MB), peak = 1098.84 (MB)
[04/28 18:21:52    234s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1014.2 MB, peak:1.1 GB
[04/28 18:21:52    234s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1014.2 MB, peak:1.1 GB
[04/28 18:21:52    234s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1014.15 (MB), peak = 1098.84 (MB)
[04/28 18:21:52    234s] #
[04/28 18:21:52    234s] #start global routing iteration 2...
[04/28 18:21:52    234s] ### routing at level 1 (topmost level) iter 1
[04/28 18:21:53    234s] ### measure_qor starts on Thu Apr 28 18:21:53 2022 with memory = 1015.09 (MB), peak = 1098.84 (MB)
[04/28 18:21:53    234s] ### measure_congestion starts on Thu Apr 28 18:21:53 2022 with memory = 1015.09 (MB), peak = 1098.84 (MB)
[04/28 18:21:53    234s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1015.1 MB, peak:1.1 GB
[04/28 18:21:53    234s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1015.1 MB, peak:1.1 GB
[04/28 18:21:53    234s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1015.09 (MB), peak = 1098.84 (MB)
[04/28 18:21:53    234s] #
[04/28 18:21:53    234s] ### route_end starts on Thu Apr 28 18:21:53 2022 with memory = 1015.09 (MB), peak = 1098.84 (MB)
[04/28 18:21:53    234s] #
[04/28 18:21:53    234s] #Total number of trivial nets (e.g. < 2 pins) = 23 (skipped).
[04/28 18:21:53    234s] #Total number of routable nets = 4858.
[04/28 18:21:53    234s] #Total number of nets in the design = 4881.
[04/28 18:21:53    234s] #
[04/28 18:21:53    234s] #4849 routable nets have only global wires.
[04/28 18:21:53    234s] #9 routable nets have only detail routed wires.
[04/28 18:21:53    234s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/28 18:21:53    234s] #9 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/28 18:21:53    234s] #
[04/28 18:21:53    234s] #Routed nets constraints summary:
[04/28 18:21:53    234s] #------------------------------------------------
[04/28 18:21:53    234s] #        Rules   Pref Extra Space   Unconstrained  
[04/28 18:21:53    234s] #------------------------------------------------
[04/28 18:21:53    234s] #      Default                  1            4848  
[04/28 18:21:53    234s] #------------------------------------------------
[04/28 18:21:53    234s] #        Total                  1            4848  
[04/28 18:21:53    234s] #------------------------------------------------
[04/28 18:21:53    234s] #
[04/28 18:21:53    234s] #Routing constraints summary of the whole design:
[04/28 18:21:53    234s] #------------------------------------------------
[04/28 18:21:53    234s] #        Rules   Pref Extra Space   Unconstrained  
[04/28 18:21:53    234s] #------------------------------------------------
[04/28 18:21:53    234s] #      Default                 10            4848  
[04/28 18:21:53    234s] #------------------------------------------------
[04/28 18:21:53    234s] #        Total                 10            4848  
[04/28 18:21:53    234s] #------------------------------------------------
[04/28 18:21:53    234s] #
[04/28 18:21:53    234s] ### cal_base_flow starts on Thu Apr 28 18:21:53 2022 with memory = 1015.09 (MB), peak = 1098.84 (MB)
[04/28 18:21:53    234s] ### init_flow_edge starts on Thu Apr 28 18:21:53 2022 with memory = 1015.09 (MB), peak = 1098.84 (MB)
[04/28 18:21:53    234s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1018.1 MB, peak:1.1 GB
[04/28 18:21:53    234s] ### cal_flow starts on Thu Apr 28 18:21:53 2022 with memory = 1018.08 (MB), peak = 1098.84 (MB)
[04/28 18:21:53    234s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1018.1 MB, peak:1.1 GB
[04/28 18:21:53    234s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1018.1 MB, peak:1.1 GB
[04/28 18:21:53    234s] ### report_overcon starts on Thu Apr 28 18:21:53 2022 with memory = 1018.08 (MB), peak = 1098.84 (MB)
[04/28 18:21:53    234s] #
[04/28 18:21:53    234s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/28 18:21:53    234s] #
[04/28 18:21:53    234s] #                 OverCon       OverCon       OverCon          
[04/28 18:21:53    234s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[04/28 18:21:53    234s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[04/28 18:21:53    234s] #  --------------------------------------------------------------------------
[04/28 18:21:53    234s] #  METAL1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.32  
[04/28 18:21:53    234s] #  METAL2        3(0.10%)      1(0.03%)      1(0.03%)   (0.17%)     0.37  
[04/28 18:21:53    234s] #  METAL3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.32  
[04/28 18:21:53    234s] #  METAL4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.14  
[04/28 18:21:53    234s] #  METAL5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[04/28 18:21:53    234s] #  METAL6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[04/28 18:21:53    234s] #  METAL7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[04/28 18:21:53    234s] #  METAL8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[04/28 18:21:53    234s] #  --------------------------------------------------------------------------
[04/28 18:21:53    234s] #     Total      3(0.01%)      1(0.00%)      1(0.00%)   (0.02%)
[04/28 18:21:53    234s] #
[04/28 18:21:53    234s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[04/28 18:21:53    234s] #  Overflow after GR: 0.00% H + 0.02% V
[04/28 18:21:53    234s] #
[04/28 18:21:53    234s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1018.1 MB, peak:1.1 GB
[04/28 18:21:53    234s] ### cal_base_flow starts on Thu Apr 28 18:21:53 2022 with memory = 1018.08 (MB), peak = 1098.84 (MB)
[04/28 18:21:53    234s] ### init_flow_edge starts on Thu Apr 28 18:21:53 2022 with memory = 1018.08 (MB), peak = 1098.84 (MB)
[04/28 18:21:53    234s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1018.1 MB, peak:1.1 GB
[04/28 18:21:53    234s] ### cal_flow starts on Thu Apr 28 18:21:53 2022 with memory = 1018.08 (MB), peak = 1098.84 (MB)
[04/28 18:21:53    234s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1018.1 MB, peak:1.1 GB
[04/28 18:21:53    234s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1018.1 MB, peak:1.1 GB
[04/28 18:21:53    234s] ### export_cong_map starts on Thu Apr 28 18:21:53 2022 with memory = 1018.08 (MB), peak = 1098.84 (MB)
[04/28 18:21:53    234s] ### PDZT_Export::export_cong_map starts on Thu Apr 28 18:21:53 2022 with memory = 1018.08 (MB), peak = 1098.84 (MB)
[04/28 18:21:53    234s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1018.1 MB, peak:1.1 GB
[04/28 18:21:53    234s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1018.1 MB, peak:1.1 GB
[04/28 18:21:53    234s] ### import_cong_map starts on Thu Apr 28 18:21:53 2022 with memory = 1018.08 (MB), peak = 1098.84 (MB)
[04/28 18:21:53    234s] #Hotspot report including placement blocked areas
[04/28 18:21:53    234s] OPERPROF: Starting HotSpotCal at level 1, MEM:1276.6M
[04/28 18:21:53    234s] [hotspot] +------------+---------------+---------------+
[04/28 18:21:53    234s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[04/28 18:21:53    234s] [hotspot] +------------+---------------+---------------+
[04/28 18:21:53    234s] [hotspot] |   METAL1(H)   |        178.00 |        185.00 |
[04/28 18:21:53    234s] [hotspot] |   METAL2(V)   |          0.00 |          0.00 |
[04/28 18:21:53    234s] [hotspot] |   METAL3(H)   |          0.00 |          0.00 |
[04/28 18:21:53    234s] [hotspot] |   METAL4(V)   |          0.00 |          0.00 |
[04/28 18:21:53    234s] [hotspot] |   METAL5(H)   |          0.00 |          0.00 |
[04/28 18:21:53    234s] [hotspot] |   METAL6(V)   |          0.00 |          0.00 |
[04/28 18:21:53    234s] [hotspot] |   METAL7(H)   |          0.00 |          0.00 |
[04/28 18:21:53    234s] [hotspot] |   METAL8(V)   |          0.00 |          0.00 |
[04/28 18:21:53    234s] [hotspot] +------------+---------------+---------------+
[04/28 18:21:53    234s] [hotspot] |   worst    |(METAL1   178.00 |(METAL1   185.00 |
[04/28 18:21:53    234s] [hotspot] +------------+---------------+---------------+
[04/28 18:21:53    234s] [hotspot] | all layers |          0.00 |          0.00 |
[04/28 18:21:53    234s] [hotspot] +------------+---------------+---------------+
[04/28 18:21:53    234s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/28 18:21:53    234s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[04/28 18:21:53    234s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/28 18:21:53    234s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.005, MEM:1276.6M
[04/28 18:21:53    234s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1018.1 MB, peak:1.1 GB
[04/28 18:21:53    234s] ### update starts on Thu Apr 28 18:21:53 2022 with memory = 1018.08 (MB), peak = 1098.84 (MB)
[04/28 18:21:53    234s] #Complete Global Routing.
[04/28 18:21:53    234s] #Total number of nets with non-default rule or having extra spacing = 10
[04/28 18:21:53    234s] #Total wire length = 104460 um.
[04/28 18:21:53    234s] #Total half perimeter of net bounding box = 101146 um.
[04/28 18:21:53    234s] #Total wire length on LAYER METAL1 = 739 um.
[04/28 18:21:53    234s] #Total wire length on LAYER METAL2 = 30836 um.
[04/28 18:21:53    234s] #Total wire length on LAYER METAL3 = 43575 um.
[04/28 18:21:53    234s] #Total wire length on LAYER METAL4 = 23837 um.
[04/28 18:21:53    234s] #Total wire length on LAYER METAL5 = 5409 um.
[04/28 18:21:53    234s] #Total wire length on LAYER METAL6 = 64 um.
[04/28 18:21:53    234s] #Total wire length on LAYER METAL7 = 0 um.
[04/28 18:21:53    234s] #Total wire length on LAYER METAL8 = 0 um.
[04/28 18:21:53    234s] #Total number of vias = 24924
[04/28 18:21:53    234s] #Up-Via Summary (total 24924):
[04/28 18:21:53    234s] #           
[04/28 18:21:53    234s] #-----------------------
[04/28 18:21:53    234s] # METAL1          14505
[04/28 18:21:53    234s] # METAL2           7963
[04/28 18:21:53    234s] # METAL3           2207
[04/28 18:21:53    234s] # METAL4            241
[04/28 18:21:53    234s] # METAL5              8
[04/28 18:21:53    234s] #-----------------------
[04/28 18:21:53    234s] #                 24924 
[04/28 18:21:53    234s] #
[04/28 18:21:53    234s] ### update cpu:00:00:00, real:00:00:00, mem:1018.5 MB, peak:1.1 GB
[04/28 18:21:53    234s] ### report_overcon starts on Thu Apr 28 18:21:53 2022 with memory = 1018.50 (MB), peak = 1098.84 (MB)
[04/28 18:21:53    234s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1018.5 MB, peak:1.1 GB
[04/28 18:21:53    234s] ### report_overcon starts on Thu Apr 28 18:21:53 2022 with memory = 1018.50 (MB), peak = 1098.84 (MB)
[04/28 18:21:53    234s] #Max overcon = 3 tracks.
[04/28 18:21:53    234s] #Total overcon = 0.02%.
[04/28 18:21:53    234s] #Worst layer Gcell overcon rate = 0.00%.
[04/28 18:21:53    234s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1018.5 MB, peak:1.1 GB
[04/28 18:21:53    234s] ### route_end cpu:00:00:00, real:00:00:00, mem:1018.5 MB, peak:1.1 GB
[04/28 18:21:53    234s] #
[04/28 18:21:53    234s] #Global routing statistics:
[04/28 18:21:53    234s] #Cpu time = 00:00:03
[04/28 18:21:53    234s] #Elapsed time = 00:00:03
[04/28 18:21:53    234s] #Increased memory = 20.84 (MB)
[04/28 18:21:53    234s] #Total memory = 1018.50 (MB)
[04/28 18:21:53    234s] #Peak memory = 1098.84 (MB)
[04/28 18:21:53    234s] #
[04/28 18:21:53    234s] #Finished global routing on Thu Apr 28 18:21:53 2022
[04/28 18:21:53    234s] #
[04/28 18:21:53    234s] #
[04/28 18:21:53    234s] ### Time Record (Global Routing) is uninstalled.
[04/28 18:21:53    234s] ### Time Record (Track Assignment) is installed.
[04/28 18:21:53    234s] ### Time Record (Track Assignment) is uninstalled.
[04/28 18:21:53    234s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1013.47 (MB), peak = 1098.84 (MB)
[04/28 18:21:53    234s] ### Time Record (Track Assignment) is installed.
[04/28 18:21:53    234s] #Start Track Assignment.
[04/28 18:21:54    235s] #Done with 4816 horizontal wires in 1 hboxes and 5289 vertical wires in 1 hboxes.
[04/28 18:21:54    235s] #Done with 1022 horizontal wires in 1 hboxes and 1312 vertical wires in 1 hboxes.
[04/28 18:21:54    235s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[04/28 18:21:54    235s] #
[04/28 18:21:54    235s] #Track assignment summary:
[04/28 18:21:54    235s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/28 18:21:54    235s] #------------------------------------------------------------------------
[04/28 18:21:54    235s] # METAL1       710.17 	  0.00%  	  0.00% 	  0.00%
[04/28 18:21:54    235s] # METAL2     30556.53 	  0.09%  	  0.00% 	  0.00%
[04/28 18:21:54    235s] # METAL3     40092.62 	  0.09%  	  0.00% 	  0.01%
[04/28 18:21:54    235s] # METAL4     21501.19 	  0.02%  	  0.00% 	  0.00%
[04/28 18:21:54    235s] # METAL5      5350.25 	  0.00%  	  0.00% 	  0.00%
[04/28 18:21:54    235s] # METAL6        54.10 	  0.00%  	  0.00% 	  0.00%
[04/28 18:21:54    235s] # METAL7         0.00 	  0.00%  	  0.00% 	  0.00%
[04/28 18:21:54    235s] # METAL8         0.00 	  0.00%  	  0.00% 	  0.00%
[04/28 18:21:54    235s] #------------------------------------------------------------------------
[04/28 18:21:54    235s] # All       98264.86  	  0.07% 	  0.00% 	  0.00%
[04/28 18:21:54    235s] #Complete Track Assignment.
[04/28 18:21:54    235s] #Total number of nets with non-default rule or having extra spacing = 10
[04/28 18:21:54    235s] #Total wire length = 110750 um.
[04/28 18:21:54    235s] #Total half perimeter of net bounding box = 101146 um.
[04/28 18:21:54    235s] #Total wire length on LAYER METAL1 = 5440 um.
[04/28 18:21:54    235s] #Total wire length on LAYER METAL2 = 30413 um.
[04/28 18:21:54    235s] #Total wire length on LAYER METAL3 = 45379 um.
[04/28 18:21:54    235s] #Total wire length on LAYER METAL4 = 24025 um.
[04/28 18:21:54    235s] #Total wire length on LAYER METAL5 = 5425 um.
[04/28 18:21:54    235s] #Total wire length on LAYER METAL6 = 67 um.
[04/28 18:21:54    235s] #Total wire length on LAYER METAL7 = 0 um.
[04/28 18:21:54    235s] #Total wire length on LAYER METAL8 = 0 um.
[04/28 18:21:54    235s] #Total number of vias = 24924
[04/28 18:21:54    235s] #Up-Via Summary (total 24924):
[04/28 18:21:54    235s] #           
[04/28 18:21:54    235s] #-----------------------
[04/28 18:21:54    235s] # METAL1          14505
[04/28 18:21:54    235s] # METAL2           7963
[04/28 18:21:54    235s] # METAL3           2207
[04/28 18:21:54    235s] # METAL4            241
[04/28 18:21:54    235s] # METAL5              8
[04/28 18:21:54    235s] #-----------------------
[04/28 18:21:54    235s] #                 24924 
[04/28 18:21:54    235s] #
[04/28 18:21:54    235s] ### Time Record (Track Assignment) is uninstalled.
[04/28 18:21:54    235s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1016.85 (MB), peak = 1098.84 (MB)
[04/28 18:21:54    235s] #
[04/28 18:21:54    235s] #number of short segments in preferred routing layers
[04/28 18:21:54    235s] #	
[04/28 18:21:54    235s] #	
[04/28 18:21:54    235s] #
[04/28 18:21:54    235s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/28 18:21:54    235s] #Cpu time = 00:00:04
[04/28 18:21:54    235s] #Elapsed time = 00:00:04
[04/28 18:21:54    235s] #Increased memory = 23.80 (MB)
[04/28 18:21:54    235s] #Total memory = 1016.87 (MB)
[04/28 18:21:54    235s] #Peak memory = 1098.84 (MB)
[04/28 18:21:54    235s] ### Time Record (Detail Routing) is installed.
[04/28 18:21:54    235s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[04/28 18:21:54    236s] #
[04/28 18:21:54    236s] #Start Detail Routing..
[04/28 18:21:54    236s] #start initial detail routing ...
[04/28 18:21:54    236s] ### Design has 4 dirty nets, 2513 dirty-areas)
[04/28 18:22:14    255s] #   number of violations = 6
[04/28 18:22:14    255s] #
[04/28 18:22:14    255s] #    By Layer and Type :
[04/28 18:22:14    255s] #	         MetSpc    Short   Totals
[04/28 18:22:14    255s] #	METAL1        3        0        3
[04/28 18:22:14    255s] #	METAL2        0        3        3
[04/28 18:22:14    255s] #	Totals        3        3        6
[04/28 18:22:14    255s] #2 out of 4320 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[04/28 18:22:14    255s] #1.1% of the total area is being checked for drcs
[04/28 18:22:14    255s] #1.1% of the total area was checked
[04/28 18:22:14    255s] #   number of violations = 6
[04/28 18:22:14    255s] #
[04/28 18:22:14    255s] #    By Layer and Type :
[04/28 18:22:14    255s] #	         MetSpc    Short   Totals
[04/28 18:22:14    255s] #	METAL1        3        0        3
[04/28 18:22:14    255s] #	METAL2        0        3        3
[04/28 18:22:14    255s] #	Totals        3        3        6
[04/28 18:22:14    255s] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1055.84 (MB), peak = 1098.84 (MB)
[04/28 18:22:14    255s] #start 1st optimization iteration ...
[04/28 18:22:14    256s] #   number of violations = 6
[04/28 18:22:14    256s] #
[04/28 18:22:14    256s] #    By Layer and Type :
[04/28 18:22:14    256s] #	         MetSpc    Short   Totals
[04/28 18:22:14    256s] #	METAL1        3        0        3
[04/28 18:22:14    256s] #	METAL2        0        3        3
[04/28 18:22:14    256s] #	Totals        3        3        6
[04/28 18:22:14    256s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1056.45 (MB), peak = 1098.84 (MB)
[04/28 18:22:14    256s] #start 2nd optimization iteration ...
[04/28 18:22:15    256s] #   number of violations = 7
[04/28 18:22:15    256s] #
[04/28 18:22:15    256s] #    By Layer and Type :
[04/28 18:22:15    256s] #	         MetSpc    Short   Totals
[04/28 18:22:15    256s] #	METAL1        3        0        3
[04/28 18:22:15    256s] #	METAL2        1        3        4
[04/28 18:22:15    256s] #	Totals        4        3        7
[04/28 18:22:15    256s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1056.56 (MB), peak = 1098.84 (MB)
[04/28 18:22:15    256s] #start 3rd optimization iteration ...
[04/28 18:22:15    256s] #   number of violations = 0
[04/28 18:22:15    256s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1057.25 (MB), peak = 1098.84 (MB)
[04/28 18:22:15    256s] #Complete Detail Routing.
[04/28 18:22:15    256s] #Total number of nets with non-default rule or having extra spacing = 10
[04/28 18:22:15    256s] #Total wire length = 115706 um.
[04/28 18:22:15    256s] #Total half perimeter of net bounding box = 101146 um.
[04/28 18:22:15    256s] #Total wire length on LAYER METAL1 = 4787 um.
[04/28 18:22:15    256s] #Total wire length on LAYER METAL2 = 39745 um.
[04/28 18:22:15    256s] #Total wire length on LAYER METAL3 = 40565 um.
[04/28 18:22:15    256s] #Total wire length on LAYER METAL4 = 24916 um.
[04/28 18:22:15    256s] #Total wire length on LAYER METAL5 = 5685 um.
[04/28 18:22:15    256s] #Total wire length on LAYER METAL6 = 9 um.
[04/28 18:22:15    256s] #Total wire length on LAYER METAL7 = 0 um.
[04/28 18:22:15    256s] #Total wire length on LAYER METAL8 = 0 um.
[04/28 18:22:15    256s] #Total number of vias = 26515
[04/28 18:22:15    256s] #Up-Via Summary (total 26515):
[04/28 18:22:15    256s] #           
[04/28 18:22:15    256s] #-----------------------
[04/28 18:22:15    256s] # METAL1          15176
[04/28 18:22:15    256s] # METAL2           8555
[04/28 18:22:15    256s] # METAL3           2475
[04/28 18:22:15    256s] # METAL4            307
[04/28 18:22:15    256s] # METAL5              2
[04/28 18:22:15    256s] #-----------------------
[04/28 18:22:15    256s] #                 26515 
[04/28 18:22:15    256s] #
[04/28 18:22:15    256s] #Total number of DRC violations = 0
[04/28 18:22:15    256s] ### Time Record (Detail Routing) is uninstalled.
[04/28 18:22:15    256s] #Cpu time = 00:00:21
[04/28 18:22:15    256s] #Elapsed time = 00:00:21
[04/28 18:22:15    256s] #Increased memory = -1.64 (MB)
[04/28 18:22:15    256s] #Total memory = 1015.23 (MB)
[04/28 18:22:15    256s] #Peak memory = 1098.84 (MB)
[04/28 18:22:15    256s] ### Time Record (Antenna Fixing) is installed.
[04/28 18:22:15    256s] #
[04/28 18:22:15    256s] #start routing for process antenna violation fix ...
[04/28 18:22:15    256s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[04/28 18:22:15    256s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1016.99 (MB), peak = 1098.84 (MB)
[04/28 18:22:15    256s] #
[04/28 18:22:15    256s] #Total number of nets with non-default rule or having extra spacing = 10
[04/28 18:22:15    256s] #Total wire length = 115706 um.
[04/28 18:22:15    256s] #Total half perimeter of net bounding box = 101146 um.
[04/28 18:22:15    256s] #Total wire length on LAYER METAL1 = 4787 um.
[04/28 18:22:15    256s] #Total wire length on LAYER METAL2 = 39745 um.
[04/28 18:22:15    256s] #Total wire length on LAYER METAL3 = 40565 um.
[04/28 18:22:15    256s] #Total wire length on LAYER METAL4 = 24916 um.
[04/28 18:22:15    256s] #Total wire length on LAYER METAL5 = 5685 um.
[04/28 18:22:15    256s] #Total wire length on LAYER METAL6 = 9 um.
[04/28 18:22:15    256s] #Total wire length on LAYER METAL7 = 0 um.
[04/28 18:22:15    256s] #Total wire length on LAYER METAL8 = 0 um.
[04/28 18:22:15    256s] #Total number of vias = 26515
[04/28 18:22:15    256s] #Up-Via Summary (total 26515):
[04/28 18:22:15    256s] #           
[04/28 18:22:15    256s] #-----------------------
[04/28 18:22:15    256s] # METAL1          15176
[04/28 18:22:15    256s] # METAL2           8555
[04/28 18:22:15    256s] # METAL3           2475
[04/28 18:22:15    256s] # METAL4            307
[04/28 18:22:15    256s] # METAL5              2
[04/28 18:22:15    256s] #-----------------------
[04/28 18:22:15    256s] #                 26515 
[04/28 18:22:15    256s] #
[04/28 18:22:15    256s] #Total number of DRC violations = 0
[04/28 18:22:15    256s] #Total number of net violated process antenna rule = 0
[04/28 18:22:15    256s] #
[04/28 18:22:15    257s] #
[04/28 18:22:15    257s] #Total number of nets with non-default rule or having extra spacing = 10
[04/28 18:22:15    257s] #Total wire length = 115706 um.
[04/28 18:22:15    257s] #Total half perimeter of net bounding box = 101146 um.
[04/28 18:22:15    257s] #Total wire length on LAYER METAL1 = 4787 um.
[04/28 18:22:15    257s] #Total wire length on LAYER METAL2 = 39745 um.
[04/28 18:22:15    257s] #Total wire length on LAYER METAL3 = 40565 um.
[04/28 18:22:15    257s] #Total wire length on LAYER METAL4 = 24916 um.
[04/28 18:22:15    257s] #Total wire length on LAYER METAL5 = 5685 um.
[04/28 18:22:15    257s] #Total wire length on LAYER METAL6 = 9 um.
[04/28 18:22:15    257s] #Total wire length on LAYER METAL7 = 0 um.
[04/28 18:22:15    257s] #Total wire length on LAYER METAL8 = 0 um.
[04/28 18:22:15    257s] #Total number of vias = 26515
[04/28 18:22:15    257s] #Up-Via Summary (total 26515):
[04/28 18:22:15    257s] #           
[04/28 18:22:15    257s] #-----------------------
[04/28 18:22:15    257s] # METAL1          15176
[04/28 18:22:15    257s] # METAL2           8555
[04/28 18:22:15    257s] # METAL3           2475
[04/28 18:22:15    257s] # METAL4            307
[04/28 18:22:15    257s] # METAL5              2
[04/28 18:22:15    257s] #-----------------------
[04/28 18:22:15    257s] #                 26515 
[04/28 18:22:15    257s] #
[04/28 18:22:15    257s] #Total number of DRC violations = 0
[04/28 18:22:15    257s] #Total number of net violated process antenna rule = 0
[04/28 18:22:15    257s] #
[04/28 18:22:15    257s] ### Time Record (Antenna Fixing) is uninstalled.
[04/28 18:22:16    257s] ### Time Record (Post Route Wire Spreading) is installed.
[04/28 18:22:16    257s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[04/28 18:22:16    257s] #
[04/28 18:22:16    257s] #Start Post Route wire spreading..
[04/28 18:22:16    257s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[04/28 18:22:16    257s] #
[04/28 18:22:16    257s] #Start DRC checking..
[04/28 18:22:18    259s] #   number of violations = 0
[04/28 18:22:18    259s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1042.84 (MB), peak = 1098.84 (MB)
[04/28 18:22:18    259s] #CELL_VIEW IOTDF,init has no DRC violation.
[04/28 18:22:18    259s] #Total number of DRC violations = 0
[04/28 18:22:18    259s] #Total number of net violated process antenna rule = 0
[04/28 18:22:18    259s] #
[04/28 18:22:18    259s] #Start data preparation for wire spreading...
[04/28 18:22:18    259s] #
[04/28 18:22:18    259s] #Data preparation is done on Thu Apr 28 18:22:18 2022
[04/28 18:22:18    259s] #
[04/28 18:22:18    259s] #
[04/28 18:22:18    259s] #Start Post Route Wire Spread.
[04/28 18:22:18    259s] #Done with 659 horizontal wires in 1 hboxes and 654 vertical wires in 1 hboxes.
[04/28 18:22:18    259s] #Complete Post Route Wire Spread.
[04/28 18:22:18    259s] #
[04/28 18:22:18    259s] #Total number of nets with non-default rule or having extra spacing = 10
[04/28 18:22:18    259s] #Total wire length = 116624 um.
[04/28 18:22:18    259s] #Total half perimeter of net bounding box = 101146 um.
[04/28 18:22:18    259s] #Total wire length on LAYER METAL1 = 4800 um.
[04/28 18:22:18    259s] #Total wire length on LAYER METAL2 = 39904 um.
[04/28 18:22:18    259s] #Total wire length on LAYER METAL3 = 40923 um.
[04/28 18:22:18    259s] #Total wire length on LAYER METAL4 = 25288 um.
[04/28 18:22:18    259s] #Total wire length on LAYER METAL5 = 5700 um.
[04/28 18:22:18    259s] #Total wire length on LAYER METAL6 = 9 um.
[04/28 18:22:18    259s] #Total wire length on LAYER METAL7 = 0 um.
[04/28 18:22:18    259s] #Total wire length on LAYER METAL8 = 0 um.
[04/28 18:22:18    259s] #Total number of vias = 26515
[04/28 18:22:18    259s] #Up-Via Summary (total 26515):
[04/28 18:22:18    259s] #           
[04/28 18:22:18    259s] #-----------------------
[04/28 18:22:18    259s] # METAL1          15176
[04/28 18:22:18    259s] # METAL2           8555
[04/28 18:22:18    259s] # METAL3           2475
[04/28 18:22:18    259s] # METAL4            307
[04/28 18:22:18    259s] # METAL5              2
[04/28 18:22:18    259s] #-----------------------
[04/28 18:22:18    259s] #                 26515 
[04/28 18:22:18    259s] #
[04/28 18:22:18    259s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[04/28 18:22:18    259s] #
[04/28 18:22:18    259s] #Start DRC checking..
[04/28 18:22:20    262s] #   number of violations = 0
[04/28 18:22:20    262s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1047.07 (MB), peak = 1098.84 (MB)
[04/28 18:22:20    262s] #CELL_VIEW IOTDF,init has no DRC violation.
[04/28 18:22:20    262s] #Total number of DRC violations = 0
[04/28 18:22:20    262s] #Total number of net violated process antenna rule = 0
[04/28 18:22:21    262s] #   number of violations = 0
[04/28 18:22:21    262s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1018.47 (MB), peak = 1098.84 (MB)
[04/28 18:22:21    262s] #CELL_VIEW IOTDF,init has no DRC violation.
[04/28 18:22:21    262s] #Total number of DRC violations = 0
[04/28 18:22:21    262s] #Total number of net violated process antenna rule = 0
[04/28 18:22:21    262s] #Post Route wire spread is done.
[04/28 18:22:21    262s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[04/28 18:22:21    262s] #Total number of nets with non-default rule or having extra spacing = 10
[04/28 18:22:21    262s] #Total wire length = 116624 um.
[04/28 18:22:21    262s] #Total half perimeter of net bounding box = 101146 um.
[04/28 18:22:21    262s] #Total wire length on LAYER METAL1 = 4800 um.
[04/28 18:22:21    262s] #Total wire length on LAYER METAL2 = 39904 um.
[04/28 18:22:21    262s] #Total wire length on LAYER METAL3 = 40923 um.
[04/28 18:22:21    262s] #Total wire length on LAYER METAL4 = 25288 um.
[04/28 18:22:21    262s] #Total wire length on LAYER METAL5 = 5700 um.
[04/28 18:22:21    262s] #Total wire length on LAYER METAL6 = 9 um.
[04/28 18:22:21    262s] #Total wire length on LAYER METAL7 = 0 um.
[04/28 18:22:21    262s] #Total wire length on LAYER METAL8 = 0 um.
[04/28 18:22:21    262s] #Total number of vias = 26515
[04/28 18:22:21    262s] #Up-Via Summary (total 26515):
[04/28 18:22:21    262s] #           
[04/28 18:22:21    262s] #-----------------------
[04/28 18:22:21    262s] # METAL1          15176
[04/28 18:22:21    262s] # METAL2           8555
[04/28 18:22:21    262s] # METAL3           2475
[04/28 18:22:21    262s] # METAL4            307
[04/28 18:22:21    262s] # METAL5              2
[04/28 18:22:21    262s] #-----------------------
[04/28 18:22:21    262s] #                 26515 
[04/28 18:22:21    262s] #
[04/28 18:22:21    262s] #detailRoute Statistics:
[04/28 18:22:21    262s] #Cpu time = 00:00:26
[04/28 18:22:21    262s] #Elapsed time = 00:00:26
[04/28 18:22:21    262s] #Increased memory = -0.13 (MB)
[04/28 18:22:21    262s] #Total memory = 1016.74 (MB)
[04/28 18:22:21    262s] #Peak memory = 1098.84 (MB)
[04/28 18:22:21    262s] ### Time Record (DB Export) is installed.
[04/28 18:22:21    262s] ### Time Record (DB Export) is uninstalled.
[04/28 18:22:21    262s] ### Time Record (Post Callback) is installed.
[04/28 18:22:21    262s] ### Time Record (Post Callback) is uninstalled.
[04/28 18:22:21    262s] #
[04/28 18:22:21    262s] #globalDetailRoute statistics:
[04/28 18:22:21    262s] #Cpu time = 00:00:33
[04/28 18:22:21    262s] #Elapsed time = 00:00:33
[04/28 18:22:21    262s] #Increased memory = 13.99 (MB)
[04/28 18:22:21    262s] #Total memory = 1008.96 (MB)
[04/28 18:22:21    262s] #Peak memory = 1098.84 (MB)
[04/28 18:22:21    262s] #Number of warnings = 2
[04/28 18:22:21    262s] #Total number of warnings = 13
[04/28 18:22:21    262s] #Number of fails = 0
[04/28 18:22:21    262s] #Total number of fails = 0
[04/28 18:22:21    262s] #Complete globalDetailRoute on Thu Apr 28 18:22:21 2022
[04/28 18:22:21    262s] #
[04/28 18:22:21    262s] ### Time Record (globalDetailRoute) is uninstalled.
[04/28 18:22:21    262s] #Default setup view is reset to av_func_mode.
[04/28 18:22:21    262s] 
[04/28 18:22:21    262s] detailRoute
[04/28 18:22:21    262s] 
[04/28 18:22:21    262s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[04/28 18:22:21    262s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[04/28 18:22:21    262s] #setNanoRouteMode -routeInsertAntennaDiode true
[04/28 18:22:21    262s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[04/28 18:22:21    262s] #setNanoRouteMode -routeWithSiDriven true
[04/28 18:22:21    262s] #setNanoRouteMode -routeWithTimingDriven true
[04/28 18:22:21    262s] ### Time Record (detailRoute) is installed.
[04/28 18:22:21    262s] #Start detailRoute on Thu Apr 28 18:22:21 2022
[04/28 18:22:21    262s] #
[04/28 18:22:21    262s] ### Time Record (Pre Callback) is installed.
[04/28 18:22:21    262s] ### Time Record (Pre Callback) is uninstalled.
[04/28 18:22:21    262s] ### Time Record (DB Import) is installed.
[04/28 18:22:21    262s] ### Time Record (Timing Data Generation) is installed.
[04/28 18:22:21    262s] ### Time Record (Timing Data Generation) is uninstalled.
[04/28 18:22:21    262s] LayerId::1 widthSet size::1
[04/28 18:22:21    262s] LayerId::2 widthSet size::1
[04/28 18:22:21    262s] LayerId::3 widthSet size::1
[04/28 18:22:21    262s] LayerId::4 widthSet size::1
[04/28 18:22:21    262s] LayerId::5 widthSet size::1
[04/28 18:22:21    262s] LayerId::6 widthSet size::1
[04/28 18:22:21    262s] LayerId::7 widthSet size::1
[04/28 18:22:21    262s] LayerId::8 widthSet size::1
[04/28 18:22:21    262s] Updating RC grid for preRoute extraction ...
[04/28 18:22:21    262s] Initializing multi-corner resistance tables ...
[04/28 18:22:21    262s] ### Net info: total nets: 4881
[04/28 18:22:21    262s] ### Net info: dirty nets: 0
[04/28 18:22:21    262s] ### Net info: marked as disconnected nets: 0
[04/28 18:22:21    262s] #num needed restored net=0
[04/28 18:22:21    262s] #need_extraction net=0 (total=4881)
[04/28 18:22:21    262s] ### Net info: fully routed nets: 4858
[04/28 18:22:21    262s] ### Net info: trivial (< 2 pins) nets: 23
[04/28 18:22:21    262s] ### Net info: unrouted nets: 0
[04/28 18:22:21    262s] ### Net info: re-extraction nets: 0
[04/28 18:22:21    262s] ### Net info: ignored nets: 0
[04/28 18:22:21    262s] ### Net info: skip routing nets: 0
[04/28 18:22:21    262s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[04/28 18:22:21    262s] #Start reading timing information from file .timing_file_9554.tif.gz ...
[04/28 18:22:21    262s] #Read in timing information for 144 ports, 4320 instances from timing file .timing_file_9554.tif.gz.
[04/28 18:22:21    262s] ### Time Record (DB Import) is uninstalled.
[04/28 18:22:21    262s] #NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
[04/28 18:22:21    262s] #RTESIG:78da8dcdcb0ac230140450d77ec5257551416b6e1e4db2ace0b68aa8db52217d40692189
[04/28 18:22:21    262s] #       ff6fd1ad1a673b879964753b9c81a0c9906d3dd5aa4228cf689032b1454dd50e4d3557d7
[04/28 18:22:21    262s] #       3d5926abe3e9824c0066f415489b61aac3061ede3af036847e6cd76fc7958119f463b0ad
[04/28 18:22:21    262s] #       751f89460d4d3d780be97d9a868f0659ae818b4c470f91198ccf7199c791101c48515e0e
[04/28 18:22:21    262s] #       655910487d7073f9854a09a4ebdb2ee272cd20b8c7cf5b4579dc20fbeb4f2919df52fa87
[04/28 18:22:21    262s] #       593c0137af9f86
[04/28 18:22:21    262s] #
[04/28 18:22:21    262s] ### Time Record (Data Preparation) is installed.
[04/28 18:22:21    262s] #Start routing data preparation on Thu Apr 28 18:22:21 2022
[04/28 18:22:21    262s] #
[04/28 18:22:21    262s] #Minimum voltage of a net in the design = 0.000.
[04/28 18:22:21    262s] #Maximum voltage of a net in the design = 1.080.
[04/28 18:22:21    262s] #Voltage range [0.000 - 1.080] has 4879 nets.
[04/28 18:22:21    262s] #Voltage range [1.080 - 1.080] has 1 net.
[04/28 18:22:21    262s] #Voltage range [0.000 - 0.000] has 1 net.
[04/28 18:22:21    262s] ### Time Record (Cell Pin Access) is installed.
[04/28 18:22:21    262s] ### Time Record (Cell Pin Access) is uninstalled.
[04/28 18:22:21    262s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[04/28 18:22:21    262s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[04/28 18:22:21    262s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[04/28 18:22:21    262s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[04/28 18:22:21    262s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[04/28 18:22:21    262s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[04/28 18:22:21    262s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[04/28 18:22:21    262s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[04/28 18:22:21    262s] #Regenerating Ggrids automatically.
[04/28 18:22:21    262s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[04/28 18:22:21    262s] #Using automatically generated G-grids.
[04/28 18:22:21    262s] #Done routing data preparation.
[04/28 18:22:21    262s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1002.75 (MB), peak = 1098.84 (MB)
[04/28 18:22:21    262s] ### Time Record (Data Preparation) is uninstalled.
[04/28 18:22:21    262s] ### Time Record (Detail Routing) is installed.
[04/28 18:22:21    262s] ### Time Record (Special Wire Merging) is installed.
[04/28 18:22:21    262s] #Merging special wires: starts on Thu Apr 28 18:22:21 2022 with memory = 1002.75 (MB), peak = 1098.84 (MB)
[04/28 18:22:21    262s] #
[04/28 18:22:21    262s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1002.8 MB, peak:1.1 GB
[04/28 18:22:21    262s] ### Time Record (Special Wire Merging) is uninstalled.
[04/28 18:22:21    262s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[04/28 18:22:22    263s] #
[04/28 18:22:22    263s] #Start Detail Routing..
[04/28 18:22:22    263s] #start 1st optimization iteration ...
[04/28 18:22:22    263s] #   number of violations = 0
[04/28 18:22:22    263s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1004.53 (MB), peak = 1098.84 (MB)
[04/28 18:22:22    263s] #Complete Detail Routing.
[04/28 18:22:22    263s] #Total number of nets with non-default rule or having extra spacing = 10
[04/28 18:22:22    263s] #Total wire length = 116624 um.
[04/28 18:22:22    263s] #Total half perimeter of net bounding box = 101146 um.
[04/28 18:22:22    263s] #Total wire length on LAYER METAL1 = 4800 um.
[04/28 18:22:22    263s] #Total wire length on LAYER METAL2 = 39904 um.
[04/28 18:22:22    263s] #Total wire length on LAYER METAL3 = 40923 um.
[04/28 18:22:22    263s] #Total wire length on LAYER METAL4 = 25288 um.
[04/28 18:22:22    263s] #Total wire length on LAYER METAL5 = 5700 um.
[04/28 18:22:22    263s] #Total wire length on LAYER METAL6 = 9 um.
[04/28 18:22:22    263s] #Total wire length on LAYER METAL7 = 0 um.
[04/28 18:22:22    263s] #Total wire length on LAYER METAL8 = 0 um.
[04/28 18:22:22    263s] #Total number of vias = 26515
[04/28 18:22:22    263s] #Up-Via Summary (total 26515):
[04/28 18:22:22    263s] #           
[04/28 18:22:22    263s] #-----------------------
[04/28 18:22:22    263s] # METAL1          15176
[04/28 18:22:22    263s] # METAL2           8555
[04/28 18:22:22    263s] # METAL3           2475
[04/28 18:22:22    263s] # METAL4            307
[04/28 18:22:22    263s] # METAL5              2
[04/28 18:22:22    263s] #-----------------------
[04/28 18:22:22    263s] #                 26515 
[04/28 18:22:22    263s] #
[04/28 18:22:22    263s] #Total number of DRC violations = 0
[04/28 18:22:22    263s] ### Time Record (Detail Routing) is uninstalled.
[04/28 18:22:22    263s] #Cpu time = 00:00:01
[04/28 18:22:22    263s] #Elapsed time = 00:00:01
[04/28 18:22:22    263s] #Increased memory = 3.81 (MB)
[04/28 18:22:22    263s] #Total memory = 1002.79 (MB)
[04/28 18:22:22    263s] #Peak memory = 1098.84 (MB)
[04/28 18:22:22    263s] ### Time Record (Antenna Fixing) is installed.
[04/28 18:22:22    263s] #
[04/28 18:22:22    263s] #start routing for process antenna violation fix ...
[04/28 18:22:22    263s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[04/28 18:22:22    263s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1004.53 (MB), peak = 1098.84 (MB)
[04/28 18:22:22    263s] #
[04/28 18:22:22    263s] #Total number of nets with non-default rule or having extra spacing = 10
[04/28 18:22:22    263s] #Total wire length = 116624 um.
[04/28 18:22:22    263s] #Total half perimeter of net bounding box = 101146 um.
[04/28 18:22:22    263s] #Total wire length on LAYER METAL1 = 4800 um.
[04/28 18:22:22    263s] #Total wire length on LAYER METAL2 = 39904 um.
[04/28 18:22:22    263s] #Total wire length on LAYER METAL3 = 40923 um.
[04/28 18:22:22    263s] #Total wire length on LAYER METAL4 = 25288 um.
[04/28 18:22:22    263s] #Total wire length on LAYER METAL5 = 5700 um.
[04/28 18:22:22    263s] #Total wire length on LAYER METAL6 = 9 um.
[04/28 18:22:22    263s] #Total wire length on LAYER METAL7 = 0 um.
[04/28 18:22:22    263s] #Total wire length on LAYER METAL8 = 0 um.
[04/28 18:22:22    263s] #Total number of vias = 26515
[04/28 18:22:22    263s] #Up-Via Summary (total 26515):
[04/28 18:22:22    263s] #           
[04/28 18:22:22    263s] #-----------------------
[04/28 18:22:22    263s] # METAL1          15176
[04/28 18:22:22    263s] # METAL2           8555
[04/28 18:22:22    263s] # METAL3           2475
[04/28 18:22:22    263s] # METAL4            307
[04/28 18:22:22    263s] # METAL5              2
[04/28 18:22:22    263s] #-----------------------
[04/28 18:22:22    263s] #                 26515 
[04/28 18:22:22    263s] #
[04/28 18:22:22    263s] #Total number of DRC violations = 0
[04/28 18:22:22    263s] #Total number of net violated process antenna rule = 0
[04/28 18:22:22    263s] #
[04/28 18:22:22    263s] #
[04/28 18:22:22    263s] #Total number of nets with non-default rule or having extra spacing = 10
[04/28 18:22:22    263s] #Total wire length = 116624 um.
[04/28 18:22:22    263s] #Total half perimeter of net bounding box = 101146 um.
[04/28 18:22:22    263s] #Total wire length on LAYER METAL1 = 4800 um.
[04/28 18:22:22    263s] #Total wire length on LAYER METAL2 = 39904 um.
[04/28 18:22:22    263s] #Total wire length on LAYER METAL3 = 40923 um.
[04/28 18:22:22    263s] #Total wire length on LAYER METAL4 = 25288 um.
[04/28 18:22:22    263s] #Total wire length on LAYER METAL5 = 5700 um.
[04/28 18:22:22    263s] #Total wire length on LAYER METAL6 = 9 um.
[04/28 18:22:22    263s] #Total wire length on LAYER METAL7 = 0 um.
[04/28 18:22:22    263s] #Total wire length on LAYER METAL8 = 0 um.
[04/28 18:22:22    263s] #Total number of vias = 26515
[04/28 18:22:22    263s] #Up-Via Summary (total 26515):
[04/28 18:22:22    263s] #           
[04/28 18:22:22    263s] #-----------------------
[04/28 18:22:22    263s] # METAL1          15176
[04/28 18:22:22    263s] # METAL2           8555
[04/28 18:22:22    263s] # METAL3           2475
[04/28 18:22:22    263s] # METAL4            307
[04/28 18:22:22    263s] # METAL5              2
[04/28 18:22:22    263s] #-----------------------
[04/28 18:22:22    263s] #                 26515 
[04/28 18:22:22    263s] #
[04/28 18:22:22    263s] #Total number of DRC violations = 0
[04/28 18:22:22    263s] #Total number of net violated process antenna rule = 0
[04/28 18:22:22    263s] #
[04/28 18:22:22    263s] ### Time Record (Antenna Fixing) is uninstalled.
[04/28 18:22:22    263s] ### Time Record (DB Export) is installed.
[04/28 18:22:22    263s] ### Time Record (DB Export) is uninstalled.
[04/28 18:22:22    263s] ### Time Record (Post Callback) is installed.
[04/28 18:22:22    263s] ### Time Record (Post Callback) is uninstalled.
[04/28 18:22:22    263s] #
[04/28 18:22:22    263s] #detailRoute statistics:
[04/28 18:22:22    263s] #Cpu time = 00:00:02
[04/28 18:22:22    263s] #Elapsed time = 00:00:02
[04/28 18:22:22    263s] #Increased memory = -2.89 (MB)
[04/28 18:22:22    263s] #Total memory = 1002.30 (MB)
[04/28 18:22:22    263s] #Peak memory = 1098.84 (MB)
[04/28 18:22:22    263s] #Number of warnings = 1
[04/28 18:22:22    263s] #Total number of warnings = 14
[04/28 18:22:22    263s] #Number of fails = 0
[04/28 18:22:22    263s] #Total number of fails = 0
[04/28 18:22:22    263s] #Complete detailRoute on Thu Apr 28 18:22:22 2022
[04/28 18:22:22    263s] #
[04/28 18:22:22    263s] ### Time Record (detailRoute) is uninstalled.
[04/28 18:22:22    263s] #routeDesign: cpu time = 00:00:35, elapsed time = 00:00:35, memory = 1002.24 (MB), peak = 1098.84 (MB)
[04/28 18:22:22    263s] 
[04/28 18:22:22    263s] *** Summary of all messages that are not suppressed in this session:
[04/28 18:22:22    263s] Severity  ID               Count  Summary                                  
[04/28 18:22:22    263s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[04/28 18:22:22    263s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[04/28 18:22:22    263s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[04/28 18:22:22    263s] *** Message Summary: 3 warning(s), 0 error(s)
[04/28 18:22:22    263s] 
[04/28 18:22:22    263s] ### Time Record (routeDesign) is uninstalled.
[04/28 18:22:22    263s] ### 
[04/28 18:22:22    263s] ###   Scalability Statistics
[04/28 18:22:22    263s] ### 
[04/28 18:22:22    263s] ### --------------------------------+----------------+----------------+----------------+
[04/28 18:22:22    263s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[04/28 18:22:22    263s] ### --------------------------------+----------------+----------------+----------------+
[04/28 18:22:22    263s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/28 18:22:22    263s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/28 18:22:22    263s] ###   Timing Data Generation        |        00:00:03|        00:00:03|             1.0|
[04/28 18:22:22    263s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/28 18:22:22    263s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/28 18:22:22    263s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/28 18:22:22    263s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[04/28 18:22:22    263s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/28 18:22:22    263s] ###   Global Routing                |        00:00:03|        00:00:03|             1.0|
[04/28 18:22:22    263s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[04/28 18:22:22    263s] ###   Post Route Wire Spreading     |        00:00:05|        00:00:05|             1.0|
[04/28 18:22:22    263s] ###   Detail Routing                |        00:00:21|        00:00:21|             1.0|
[04/28 18:22:22    263s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[04/28 18:22:22    263s] ###   Entire Command                |        00:00:35|        00:00:35|             1.0|
[04/28 18:22:22    263s] ### --------------------------------+----------------+----------------+----------------+
[04/28 18:22:22    263s] ### 
[04/28 18:22:49    267s] <CMD> saveDesign nanoroute.enc
[04/28 18:22:49    267s] #% Begin save design ... (date=04/28 18:22:49, mem=1002.7M)
[04/28 18:22:49    267s] % Begin Save ccopt configuration ... (date=04/28 18:22:49, mem=1002.7M)
[04/28 18:22:49    267s] % End Save ccopt configuration ... (date=04/28 18:22:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=1003.2M, current mem=1003.2M)
[04/28 18:22:49    267s] % Begin Save netlist data ... (date=04/28 18:22:49, mem=1003.2M)
[04/28 18:22:49    267s] Writing Binary DB to nanoroute.enc.dat.tmp/IOTDF.v.bin in single-threaded mode...
[04/28 18:22:49    267s] % End Save netlist data ... (date=04/28 18:22:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1003.2M, current mem=1003.2M)
[04/28 18:22:49    267s] Saving congestion map file nanoroute.enc.dat.tmp/IOTDF.route.congmap.gz ...
[04/28 18:22:50    267s] % Begin Save AAE data ... (date=04/28 18:22:50, mem=1003.7M)
[04/28 18:22:50    267s] Saving AAE Data ...
[04/28 18:22:50    267s] AAE DB initialization (MEM=1293.31 CPU=0:00:00.3 REAL=0:00:00.0) 
[04/28 18:22:50    267s] % End Save AAE data ... (date=04/28 18:22:50, total cpu=0:00:00.3, real=0:00:00.0, peak res=1004.2M, current mem=1004.2M)
[04/28 18:22:50    267s] % Begin Save clock tree data ... (date=04/28 18:22:50, mem=1004.2M)
[04/28 18:22:50    267s] % End Save clock tree data ... (date=04/28 18:22:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1004.2M, current mem=1004.2M)
[04/28 18:22:50    267s] Saving preference file nanoroute.enc.dat.tmp/gui.pref.tcl ...
[04/28 18:22:50    267s] Saving mode setting ...
[04/28 18:22:50    267s] Saving global file ...
[04/28 18:22:50    267s] % Begin Save floorplan data ... (date=04/28 18:22:50, mem=1004.4M)
[04/28 18:22:50    267s] Saving floorplan file ...
[04/28 18:22:50    268s] % End Save floorplan data ... (date=04/28 18:22:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1004.4M, current mem=1004.4M)
[04/28 18:22:50    268s] Saving PG file nanoroute.enc.dat.tmp/IOTDF.pg.gz
[04/28 18:22:51    268s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1293.3M) ***
[04/28 18:22:51    268s] Saving Drc markers ...
[04/28 18:22:51    268s] ... No Drc file written since there is no markers found.
[04/28 18:22:51    268s] % Begin Save placement data ... (date=04/28 18:22:51, mem=1004.3M)
[04/28 18:22:51    268s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/28 18:22:51    268s] Save Adaptive View Pruing View Names to Binary file
[04/28 18:22:51    268s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1296.3M) ***
[04/28 18:22:51    268s] % End Save placement data ... (date=04/28 18:22:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1004.3M, current mem=1004.3M)
[04/28 18:22:51    268s] % Begin Save routing data ... (date=04/28 18:22:51, mem=1004.3M)
[04/28 18:22:51    268s] Saving route file ...
[04/28 18:22:51    268s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1293.3M) ***
[04/28 18:22:51    268s] % End Save routing data ... (date=04/28 18:22:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=1004.3M, current mem=998.6M)
[04/28 18:22:51    268s] Saving property file nanoroute.enc.dat.tmp/IOTDF.prop
[04/28 18:22:51    268s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1296.3M) ***
[04/28 18:22:51    268s] #Saving pin access data to file nanoroute.enc.dat.tmp/IOTDF.apa ...
[04/28 18:22:51    268s] #
[04/28 18:22:51    268s] % Begin Save power constraints data ... (date=04/28 18:22:51, mem=998.7M)
[04/28 18:22:51    268s] % End Save power constraints data ... (date=04/28 18:22:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=998.7M, current mem=998.7M)
[04/28 18:22:53    270s] Generated self-contained design nanoroute.enc.dat.tmp
[04/28 18:22:53    270s] #% End save design ... (date=04/28 18:22:53, total cpu=0:00:03.1, real=0:00:04.0, peak res=1004.4M, current mem=999.0M)
[04/28 18:22:53    270s] *** Message Summary: 0 warning(s), 0 error(s)
[04/28 18:22:53    270s] 
[04/28 18:22:59    270s] <CMD> uiSetTool stretchWire
[04/28 18:23:00    270s] <CMD> setEditMode -type regular
[04/28 18:23:00    270s] <CMD> uiSetTool addWire
[04/28 18:23:03    271s] <CMD> uiSetTool select
[04/28 18:23:20    272s] <CMD> setAnalysisMode -analysisType onChipVariation
[04/28 18:23:20    272s] Deleting AAE DB due to SOCV option changes -------------------------------
[04/28 18:23:29    273s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[04/28 18:23:29    273s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix IOTDF_postRoute -outDir timingReports
[04/28 18:23:29    273s] Switching SI Aware to true by default in postroute mode   
[04/28 18:23:29    273s]  Reset EOS DB
[04/28 18:23:29    273s] Ignoring AAE DB Resetting ...
[04/28 18:23:29    273s] Extraction called for design 'IOTDF' of instances=4320 and nets=4881 using extraction engine 'postRoute' at effort level 'low' .
[04/28 18:23:29    273s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/28 18:23:29    273s] Type 'man IMPEXT-3530' for more detail.
[04/28 18:23:29    273s] PostRoute (effortLevel low) RC Extraction called for design IOTDF.
[04/28 18:23:29    273s] RC Extraction called in multi-corner(1) mode.
[04/28 18:23:29    273s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/28 18:23:29    273s] Type 'man IMPEXT-6197' for more detail.
[04/28 18:23:29    273s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[04/28 18:23:29    273s] * Layer Id             : 1 - M1
[04/28 18:23:29    273s]       Thickness        : 0.26
[04/28 18:23:29    273s]       Min Width        : 0.16
[04/28 18:23:29    273s]       Layer Dielectric : 4.1
[04/28 18:23:29    273s] * Layer Id             : 2 - M2
[04/28 18:23:29    273s]       Thickness        : 0.35
[04/28 18:23:29    273s]       Min Width        : 0.2
[04/28 18:23:29    273s]       Layer Dielectric : 4.1
[04/28 18:23:29    273s] * Layer Id             : 3 - M3
[04/28 18:23:29    273s]       Thickness        : 0.35
[04/28 18:23:29    273s]       Min Width        : 0.2
[04/28 18:23:29    273s]       Layer Dielectric : 4.1
[04/28 18:23:29    273s] * Layer Id             : 4 - M4
[04/28 18:23:29    273s]       Thickness        : 0.35
[04/28 18:23:29    273s]       Min Width        : 0.2
[04/28 18:23:29    273s]       Layer Dielectric : 4.1
[04/28 18:23:29    273s] * Layer Id             : 5 - M5
[04/28 18:23:29    273s]       Thickness        : 0.35
[04/28 18:23:29    273s]       Min Width        : 0.2
[04/28 18:23:29    273s]       Layer Dielectric : 4.1
[04/28 18:23:29    273s] * Layer Id             : 6 - M6
[04/28 18:23:29    273s]       Thickness        : 0.35
[04/28 18:23:29    273s]       Min Width        : 0.2
[04/28 18:23:29    273s]       Layer Dielectric : 4.1
[04/28 18:23:29    273s] * Layer Id             : 7 - M7
[04/28 18:23:29    273s]       Thickness        : 0.35
[04/28 18:23:29    273s]       Min Width        : 0.2
[04/28 18:23:29    273s]       Layer Dielectric : 4.1
[04/28 18:23:29    273s] * Layer Id             : 8 - M8
[04/28 18:23:29    273s]       Thickness        : 0.9
[04/28 18:23:29    273s]       Min Width        : 0.44
[04/28 18:23:29    273s]       Layer Dielectric : 4.1
[04/28 18:23:29    273s] extractDetailRC Option : -outfile /tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d  -basic
[04/28 18:23:29    273s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[04/28 18:23:29    273s]       RC Corner Indexes            0   
[04/28 18:23:29    273s] Capacitance Scaling Factor   : 1.00000 
[04/28 18:23:29    273s] Coupling Cap. Scaling Factor : 1.00000 
[04/28 18:23:29    273s] Resistance Scaling Factor    : 1.00000 
[04/28 18:23:29    273s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 18:23:29    273s] Clock Res. Scaling Factor    : 1.00000 
[04/28 18:23:29    273s] Shrink Factor                : 1.00000
[04/28 18:23:29    273s] LayerId::1 widthSet size::1
[04/28 18:23:29    273s] LayerId::2 widthSet size::1
[04/28 18:23:29    273s] LayerId::3 widthSet size::1
[04/28 18:23:29    273s] LayerId::4 widthSet size::1
[04/28 18:23:29    273s] LayerId::5 widthSet size::1
[04/28 18:23:29    273s] LayerId::6 widthSet size::1
[04/28 18:23:29    273s] LayerId::7 widthSet size::1
[04/28 18:23:29    273s] LayerId::8 widthSet size::1
[04/28 18:23:29    273s] Initializing multi-corner resistance tables ...
[04/28 18:23:29    273s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1293.3M)
[04/28 18:23:29    273s] Creating parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d' for storing RC.
[04/28 18:23:29    273s] Extracted 10.0037% (CPU Time= 0:00:00.1  MEM= 1343.4M)
[04/28 18:23:29    273s] Extracted 20.0048% (CPU Time= 0:00:00.1  MEM= 1343.4M)
[04/28 18:23:29    273s] Extracted 30.0032% (CPU Time= 0:00:00.1  MEM= 1343.4M)
[04/28 18:23:29    273s] Extracted 40.0042% (CPU Time= 0:00:00.2  MEM= 1343.4M)
[04/28 18:23:30    273s] Extracted 50.0053% (CPU Time= 0:00:00.2  MEM= 1343.4M)
[04/28 18:23:30    273s] Extracted 60.0037% (CPU Time= 0:00:00.2  MEM= 1343.4M)
[04/28 18:23:30    273s] Extracted 70.0048% (CPU Time= 0:00:00.3  MEM= 1343.4M)
[04/28 18:23:30    273s] Extracted 80.0032% (CPU Time= 0:00:00.3  MEM= 1343.4M)
[04/28 18:23:30    273s] Extracted 90.0042% (CPU Time= 0:00:00.4  MEM= 1343.4M)
[04/28 18:23:30    274s] Extracted 100% (CPU Time= 0:00:00.5  MEM= 1343.4M)
[04/28 18:23:30    274s] Number of Extracted Resistors     : 67809
[04/28 18:23:30    274s] Number of Extracted Ground Cap.   : 68720
[04/28 18:23:30    274s] Number of Extracted Coupling Cap. : 138464
[04/28 18:23:30    274s] Opening parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d' for reading (mem: 1307.332M)
[04/28 18:23:30    274s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/28 18:23:30    274s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1307.3M)
[04/28 18:23:30    274s] Creating parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb_Filter.rcdb.d' for storing RC.
[04/28 18:23:30    274s] Closing parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d': 4858 access done (mem: 1315.332M)
[04/28 18:23:31    274s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1315.332M)
[04/28 18:23:31    274s] Opening parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d' for reading (mem: 1315.332M)
[04/28 18:23:31    274s] processing rcdb (/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d) for hinst (top) of cell (IOTDF);
[04/28 18:23:31    274s] Closing parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d': 0 access done (mem: 1315.332M)
[04/28 18:23:31    274s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=1315.332M)
[04/28 18:23:31    274s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:02.0  MEM: 1315.332M)
[04/28 18:23:31    274s] Starting delay calculation for Setup views
[04/28 18:23:31    274s] AAE DB initialization (MEM=1313.33 CPU=0:00:00.3 REAL=0:00:00.0) 
[04/28 18:23:31    274s] Starting SI iteration 1 using Infinite Timing Windows
[04/28 18:23:31    275s] #################################################################################
[04/28 18:23:31    275s] # Design Stage: PostRoute
[04/28 18:23:31    275s] # Design Name: IOTDF
[04/28 18:23:31    275s] # Design Mode: 90nm
[04/28 18:23:31    275s] # Analysis Mode: MMMC OCV 
[04/28 18:23:31    275s] # Parasitics Mode: SPEF/RCDB
[04/28 18:23:31    275s] # Signoff Settings: SI On 
[04/28 18:23:31    275s] #################################################################################
[04/28 18:23:32    275s] AAE_INFO: 1 threads acquired from CTE.
[04/28 18:23:32    275s] Setting infinite Tws ...
[04/28 18:23:32    275s] First Iteration Infinite Tw... 
[04/28 18:23:32    275s] Calculate early delays in OCV mode...
[04/28 18:23:32    275s] Calculate late delays in OCV mode...
[04/28 18:23:32    275s] Topological Sorting (REAL = 0:00:00.0, MEM = 1313.3M, InitMEM = 1313.3M)
[04/28 18:23:32    275s] Start delay calculation (fullDC) (1 T). (MEM=1313.33)
[04/28 18:23:32    275s] LayerId::1 widthSet size::1
[04/28 18:23:32    275s] LayerId::2 widthSet size::1
[04/28 18:23:32    275s] LayerId::3 widthSet size::1
[04/28 18:23:32    275s] LayerId::4 widthSet size::1
[04/28 18:23:32    275s] LayerId::5 widthSet size::1
[04/28 18:23:32    275s] LayerId::6 widthSet size::1
[04/28 18:23:32    275s] LayerId::7 widthSet size::1
[04/28 18:23:32    275s] LayerId::8 widthSet size::1
[04/28 18:23:32    275s] Initializing multi-corner resistance tables ...
[04/28 18:23:32    275s] Start AAE Lib Loading. (MEM=1329.63)
[04/28 18:23:32    275s] End AAE Lib Loading. (MEM=1339.17 CPU=0:00:00.0 Real=0:00:00.0)
[04/28 18:23:32    275s] End AAE Lib Interpolated Model. (MEM=1339.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:23:32    275s] Opening parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d' for reading (mem: 1339.168M)
[04/28 18:23:32    275s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1341.2M)
[04/28 18:23:34    277s] Total number of fetched objects 4861
[04/28 18:23:34    277s] AAE_INFO-618: Total number of nets in the design is 4881,  100.0 percent of the nets selected for SI analysis
[04/28 18:23:34    277s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:23:34    277s] End delay calculation. (MEM=1366.85 CPU=0:00:01.6 REAL=0:00:02.0)
[04/28 18:23:34    277s] End delay calculation (fullDC). (MEM=1349.31 CPU=0:00:02.0 REAL=0:00:02.0)
[04/28 18:23:34    277s] *** CDM Built up (cpu=0:00:02.2  real=0:00:03.0  mem= 1349.3M) ***
[04/28 18:23:34    277s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1349.3M)
[04/28 18:23:34    277s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/28 18:23:34    277s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1349.3M)
[04/28 18:23:34    277s] Starting SI iteration 2
[04/28 18:23:34    277s] Calculate early delays in OCV mode...
[04/28 18:23:34    277s] Calculate late delays in OCV mode...
[04/28 18:23:34    277s] Start delay calculation (fullDC) (1 T). (MEM=1317.43)
[04/28 18:23:34    277s] End AAE Lib Interpolated Model. (MEM=1317.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:23:34    278s] Glitch Analysis: View av_func_mode -- Total Number of Nets Skipped = 1. 
[04/28 18:23:34    278s] Glitch Analysis: View av_func_mode -- Total Number of Nets Analyzed = 4861. 
[04/28 18:23:34    278s] Total number of fetched objects 4861
[04/28 18:23:34    278s] AAE_INFO-618: Total number of nets in the design is 4881,  7.3 percent of the nets selected for SI analysis
[04/28 18:23:34    278s] End delay calculation. (MEM=1355.59 CPU=0:00:00.2 REAL=0:00:00.0)
[04/28 18:23:34    278s] End delay calculation (fullDC). (MEM=1355.59 CPU=0:00:00.3 REAL=0:00:00.0)
[04/28 18:23:34    278s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1355.6M) ***
[04/28 18:23:35    278s] *** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:04.0 totSessionCpu=0:04:38 mem=1355.6M)
[04/28 18:23:35    278s] End AAE Lib Interpolated Model. (MEM=1317.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:23:35    278s] Begin: glitch net info
[04/28 18:23:35    278s] glitch slack range: number of glitch nets
[04/28 18:23:35    278s] glitch slack < -0.32 : 0
[04/28 18:23:35    278s] -0.32 < glitch slack < -0.28 : 0
[04/28 18:23:35    278s] -0.28 < glitch slack < -0.24 : 0
[04/28 18:23:35    278s] -0.24 < glitch slack < -0.2 : 0
[04/28 18:23:35    278s] -0.2 < glitch slack < -0.16 : 0
[04/28 18:23:35    278s] -0.16 < glitch slack < -0.12 : 0
[04/28 18:23:35    278s] -0.12 < glitch slack < -0.08 : 0
[04/28 18:23:35    278s] -0.08 < glitch slack < -0.04 : 0
[04/28 18:23:35    278s] -0.04 < glitch slack : 0
[04/28 18:23:35    278s] End: glitch net info
[04/28 18:23:35    278s] All LLGs are deleted
[04/28 18:23:35    278s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1317.6M
[04/28 18:23:35    278s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1317.6M
[04/28 18:23:35    278s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1317.6M
[04/28 18:23:35    278s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1317.6M
[04/28 18:23:35    278s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1317.8M
[04/28 18:23:35    278s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1317.8M
[04/28 18:23:35    278s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.065, MEM:1317.8M
[04/28 18:23:35    278s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.067, MEM:1317.8M
[04/28 18:23:35    278s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1317.8M
[04/28 18:23:35    278s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1317.6M
[04/28 18:23:37    279s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  5.944  |  8.037  |   N/A   |  0.000  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1056   |   527   |   788   |   130   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.378%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[04/28 18:23:37    279s] Total CPU time: 5.83 sec
[04/28 18:23:37    279s] Total Real time: 8.0 sec
[04/28 18:23:37    279s] Total Memory Usage: 1332.855469 Mbytes
[04/28 18:23:37    279s] Info: pop threads available for lower-level modules during optimization.
[04/28 18:23:37    279s] Reset AAE Options
[04/28 18:23:37    279s] 
[04/28 18:23:37    279s] =============================================================================================
[04/28 18:23:37    279s]  Final TAT Report for timeDesign
[04/28 18:23:37    279s] =============================================================================================
[04/28 18:23:37    279s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 18:23:37    279s] ---------------------------------------------------------------------------------------------
[04/28 18:23:37    279s] [ TimingUpdate           ]      2   0:00:00.1  (   1.8 % )     0:00:03.6 /  0:00:03.7    1.0
[04/28 18:23:37    279s] [ FullDelayCalc          ]      1   0:00:03.5  (  46.5 % )     0:00:03.5 /  0:00:03.5    1.0
[04/28 18:23:37    279s] [ Extraction             ]      1   0:00:01.6  (  21.3 % )     0:00:01.6 /  0:00:01.2    0.7
[04/28 18:23:37    279s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 18:23:37    279s] [ TimingReport           ]      2   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 18:23:37    279s] [ DrvReport              ]      1   0:00:01.4  (  19.0 % )     0:00:01.4 /  0:00:00.2    0.2
[04/28 18:23:37    279s] [ MISC                   ]          0:00:00.8  (  10.3 % )     0:00:00.8 /  0:00:00.6    0.8
[04/28 18:23:37    279s] ---------------------------------------------------------------------------------------------
[04/28 18:23:37    279s]  timeDesign TOTAL                   0:00:07.5  ( 100.0 % )     0:00:07.5 /  0:00:05.8    0.8
[04/28 18:23:37    279s] ---------------------------------------------------------------------------------------------
[04/28 18:23:37    279s] 
[04/28 18:23:51    280s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[04/28 18:23:51    280s] <CMD> setDelayCalMode -engine default -siAware true
[04/28 18:23:51    280s] <CMD> optDesign -postRoute
[04/28 18:23:51    280s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1068.4M, totSessionCpu=0:04:41 **
[04/28 18:23:51    280s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[04/28 18:23:51    280s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[04/28 18:23:51    280s] Need call spDPlaceInit before registerPrioInstLoc.
[04/28 18:23:51    280s] GigaOpt running with 1 threads.
[04/28 18:23:51    280s] Info: 1 threads available for lower-level modules during optimization.
[04/28 18:23:51    280s] OPERPROF: Starting DPlace-Init at level 1, MEM:1334.0M
[04/28 18:23:51    280s] #spOpts: mergeVia=F 
[04/28 18:23:51    280s] All LLGs are deleted
[04/28 18:23:51    280s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1334.0M
[04/28 18:23:51    280s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1334.0M
[04/28 18:23:51    280s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1334.0M
[04/28 18:23:51    280s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1334.0M
[04/28 18:23:51    280s] Core basic site is TSM13SITE
[04/28 18:23:51    280s] SiteArray: non-trimmed site array dimensions = 68 x 552
[04/28 18:23:51    280s] SiteArray: use 208,896 bytes
[04/28 18:23:51    280s] SiteArray: current memory after site array memory allocation 1334.2M
[04/28 18:23:51    280s] SiteArray: FP blocked sites are writable
[04/28 18:23:51    280s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 18:23:51    280s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1334.2M
[04/28 18:23:51    280s] Process 213 wires and vias for routing blockage and capacity analysis
[04/28 18:23:51    280s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1334.2M
[04/28 18:23:51    280s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.066, MEM:1334.2M
[04/28 18:23:51    280s] OPERPROF:     Starting CMU at level 3, MEM:1334.2M
[04/28 18:23:51    280s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1334.2M
[04/28 18:23:51    280s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.068, MEM:1334.2M
[04/28 18:23:51    280s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1334.2MB).
[04/28 18:23:51    280s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.080, MEM:1334.2M
[04/28 18:23:51    280s] 
[04/28 18:23:51    280s] Creating Lib Analyzer ...
[04/28 18:23:52    280s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[04/28 18:23:52    280s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[04/28 18:23:52    280s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[04/28 18:23:52    280s] 
[04/28 18:23:53    282s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:42 mem=1354.2M
[04/28 18:23:53    282s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:42 mem=1354.2M
[04/28 18:23:53    282s] Creating Lib Analyzer, finished. 
[04/28 18:23:53    282s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1073.5M, totSessionCpu=0:04:42 **
[04/28 18:23:53    282s] Existing Dirty Nets : 0
[04/28 18:23:53    282s] New Signature Flow (optDesignCheckOptions) ....
[04/28 18:23:53    282s] #Taking db snapshot
[04/28 18:23:53    282s] #Taking db snapshot ... done
[04/28 18:23:53    282s] OPERPROF: Starting checkPlace at level 1, MEM:1354.2M
[04/28 18:23:53    282s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1354.2M
[04/28 18:23:53    282s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.050, MEM:1354.2M
[04/28 18:23:53    282s] Begin checking placement ... (start mem=1354.2M, init mem=1354.2M)
[04/28 18:23:53    282s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1354.2M
[04/28 18:23:53    282s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1354.2M
[04/28 18:23:53    282s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1354.2M
[04/28 18:23:53    282s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.017, MEM:1354.2M
[04/28 18:23:53    282s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1354.2M
[04/28 18:23:53    282s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.003, MEM:1354.2M
[04/28 18:23:53    282s] *info: Placed = 4320           (Fixed = 9)
[04/28 18:23:53    282s] *info: Unplaced = 0           
[04/28 18:23:53    282s] Placement Density:70.38%(44840/63714)
[04/28 18:23:53    282s] Placement Density (including fixed std cells):70.38%(44840/63714)
[04/28 18:23:53    282s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1354.2M
[04/28 18:23:53    282s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1354.0M
[04/28 18:23:53    282s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1354.0M)
[04/28 18:23:53    282s] OPERPROF: Finished checkPlace at level 1, CPU:0.080, REAL:0.086, MEM:1354.0M
[04/28 18:23:53    282s]  Initial DC engine is -> aae
[04/28 18:23:53    282s]  
[04/28 18:23:53    282s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[04/28 18:23:53    282s]  
[04/28 18:23:53    282s]  
[04/28 18:23:53    282s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[04/28 18:23:53    282s]  
[04/28 18:23:53    282s] Reset EOS DB
[04/28 18:23:53    282s] Ignoring AAE DB Resetting ...
[04/28 18:23:53    282s]  Set Options for AAE Based Opt flow 
[04/28 18:23:53    282s] *** optDesign -postRoute ***
[04/28 18:23:53    282s] DRC Margin: user margin 0.0; extra margin 0
[04/28 18:23:53    282s] Setup Target Slack: user slack 0
[04/28 18:23:53    282s] Hold Target Slack: user slack 0
[04/28 18:23:53    282s] All LLGs are deleted
[04/28 18:23:53    282s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1354.0M
[04/28 18:23:53    282s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1354.0M
[04/28 18:23:53    282s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1354.0M
[04/28 18:23:53    282s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1354.0M
[04/28 18:23:53    282s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1354.2M
[04/28 18:23:53    282s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1354.2M
[04/28 18:23:53    282s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:1354.2M
[04/28 18:23:53    282s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.055, MEM:1354.2M
[04/28 18:23:53    282s] Deleting Cell Server ...
[04/28 18:23:53    282s] Deleting Lib Analyzer.
[04/28 18:23:53    282s] Multi-VT timing optimization disabled based on library information.
[04/28 18:23:53    282s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/28 18:23:53    282s] Creating Cell Server ...(0, 0, 0, 0)
[04/28 18:23:53    282s] Summary for sequential cells identification: 
[04/28 18:23:53    282s]   Identified SBFF number: 112
[04/28 18:23:53    282s]   Identified MBFF number: 0
[04/28 18:23:53    282s]   Identified SB Latch number: 0
[04/28 18:23:53    282s]   Identified MB Latch number: 0
[04/28 18:23:53    282s]   Not identified SBFF number: 8
[04/28 18:23:53    282s]   Not identified MBFF number: 0
[04/28 18:23:53    282s]   Not identified SB Latch number: 0
[04/28 18:23:53    282s]   Not identified MB Latch number: 0
[04/28 18:23:53    282s]   Number of sequential cells which are not FFs: 34
[04/28 18:23:53    282s]  Visiting view : av_func_mode
[04/28 18:23:53    282s]    : PowerDomain = none : Weighted F : unweighted  = 34.80 (1.000) with rcCorner = 0
[04/28 18:23:53    282s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[04/28 18:23:53    282s]  Visiting view : av_func_mode
[04/28 18:23:53    282s]    : PowerDomain = none : Weighted F : unweighted  = 34.80 (1.000) with rcCorner = 0
[04/28 18:23:53    282s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[04/28 18:23:53    282s]  Setting StdDelay to 34.80
[04/28 18:23:53    282s] Creating Cell Server, finished. 
[04/28 18:23:53    282s] 
[04/28 18:23:53    282s] Deleting Cell Server ...
[04/28 18:23:53    282s] ** INFO : this run is activating 'postRoute' automaton
[04/28 18:23:53    282s] Closing parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d': 4858 access done (mem: 1354.238M)
[04/28 18:23:53    282s] Extraction called for design 'IOTDF' of instances=4320 and nets=4881 using extraction engine 'postRoute' at effort level 'low' .
[04/28 18:23:53    282s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/28 18:23:53    282s] Type 'man IMPEXT-3530' for more detail.
[04/28 18:23:53    282s] PostRoute (effortLevel low) RC Extraction called for design IOTDF.
[04/28 18:23:53    282s] RC Extraction called in multi-corner(1) mode.
[04/28 18:23:53    282s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/28 18:23:53    282s] Type 'man IMPEXT-6197' for more detail.
[04/28 18:23:53    282s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[04/28 18:23:53    282s] * Layer Id             : 1 - M1
[04/28 18:23:53    282s]       Thickness        : 0.26
[04/28 18:23:53    282s]       Min Width        : 0.16
[04/28 18:23:53    282s]       Layer Dielectric : 4.1
[04/28 18:23:53    282s] * Layer Id             : 2 - M2
[04/28 18:23:53    282s]       Thickness        : 0.35
[04/28 18:23:53    282s]       Min Width        : 0.2
[04/28 18:23:53    282s]       Layer Dielectric : 4.1
[04/28 18:23:53    282s] * Layer Id             : 3 - M3
[04/28 18:23:53    282s]       Thickness        : 0.35
[04/28 18:23:53    282s]       Min Width        : 0.2
[04/28 18:23:53    282s]       Layer Dielectric : 4.1
[04/28 18:23:53    282s] * Layer Id             : 4 - M4
[04/28 18:23:53    282s]       Thickness        : 0.35
[04/28 18:23:53    282s]       Min Width        : 0.2
[04/28 18:23:53    282s]       Layer Dielectric : 4.1
[04/28 18:23:53    282s] * Layer Id             : 5 - M5
[04/28 18:23:53    282s]       Thickness        : 0.35
[04/28 18:23:53    282s]       Min Width        : 0.2
[04/28 18:23:53    282s]       Layer Dielectric : 4.1
[04/28 18:23:53    282s] * Layer Id             : 6 - M6
[04/28 18:23:53    282s]       Thickness        : 0.35
[04/28 18:23:53    282s]       Min Width        : 0.2
[04/28 18:23:53    282s]       Layer Dielectric : 4.1
[04/28 18:23:53    282s] * Layer Id             : 7 - M7
[04/28 18:23:53    282s]       Thickness        : 0.35
[04/28 18:23:53    282s]       Min Width        : 0.2
[04/28 18:23:53    282s]       Layer Dielectric : 4.1
[04/28 18:23:53    282s] * Layer Id             : 8 - M8
[04/28 18:23:53    282s]       Thickness        : 0.9
[04/28 18:23:53    282s]       Min Width        : 0.44
[04/28 18:23:53    282s]       Layer Dielectric : 4.1
[04/28 18:23:53    282s] extractDetailRC Option : -outfile /tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d -maxResLength 200  -basic
[04/28 18:23:53    282s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[04/28 18:23:53    282s]       RC Corner Indexes            0   
[04/28 18:23:53    282s] Capacitance Scaling Factor   : 1.00000 
[04/28 18:23:53    282s] Coupling Cap. Scaling Factor : 1.00000 
[04/28 18:23:53    282s] Resistance Scaling Factor    : 1.00000 
[04/28 18:23:53    282s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 18:23:53    282s] Clock Res. Scaling Factor    : 1.00000 
[04/28 18:23:53    282s] Shrink Factor                : 1.00000
[04/28 18:23:53    282s] LayerId::1 widthSet size::1
[04/28 18:23:53    282s] LayerId::2 widthSet size::1
[04/28 18:23:53    282s] LayerId::3 widthSet size::1
[04/28 18:23:53    282s] LayerId::4 widthSet size::1
[04/28 18:23:53    282s] LayerId::5 widthSet size::1
[04/28 18:23:53    282s] LayerId::6 widthSet size::1
[04/28 18:23:53    282s] LayerId::7 widthSet size::1
[04/28 18:23:53    282s] LayerId::8 widthSet size::1
[04/28 18:23:53    282s] Initializing multi-corner resistance tables ...
[04/28 18:23:53    282s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1354.2M)
[04/28 18:23:53    282s] Creating parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d' for storing RC.
[04/28 18:23:54    282s] Extracted 10.0037% (CPU Time= 0:00:00.1  MEM= 1416.3M)
[04/28 18:23:54    282s] Extracted 20.0048% (CPU Time= 0:00:00.1  MEM= 1416.3M)
[04/28 18:23:54    282s] Extracted 30.0032% (CPU Time= 0:00:00.1  MEM= 1416.3M)
[04/28 18:23:54    282s] Extracted 40.0042% (CPU Time= 0:00:00.2  MEM= 1416.3M)
[04/28 18:23:54    283s] Extracted 50.0053% (CPU Time= 0:00:00.2  MEM= 1416.3M)
[04/28 18:23:54    283s] Extracted 60.0037% (CPU Time= 0:00:00.3  MEM= 1416.3M)
[04/28 18:23:54    283s] Extracted 70.0048% (CPU Time= 0:00:00.3  MEM= 1416.3M)
[04/28 18:23:54    283s] Extracted 80.0032% (CPU Time= 0:00:00.3  MEM= 1416.3M)
[04/28 18:23:54    283s] Extracted 90.0042% (CPU Time= 0:00:00.4  MEM= 1416.3M)
[04/28 18:23:54    283s] Extracted 100% (CPU Time= 0:00:00.4  MEM= 1416.3M)
[04/28 18:23:54    283s] Number of Extracted Resistors     : 67809
[04/28 18:23:54    283s] Number of Extracted Ground Cap.   : 68720
[04/28 18:23:54    283s] Number of Extracted Coupling Cap. : 138464
[04/28 18:23:54    283s] Opening parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d' for reading (mem: 1372.984M)
[04/28 18:23:54    283s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/28 18:23:54    283s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1373.0M)
[04/28 18:23:54    283s] Creating parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb_Filter.rcdb.d' for storing RC.
[04/28 18:23:54    283s] Closing parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d': 4858 access done (mem: 1376.984M)
[04/28 18:23:54    283s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1376.984M)
[04/28 18:23:54    283s] Opening parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d' for reading (mem: 1376.984M)
[04/28 18:23:54    283s] processing rcdb (/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d) for hinst (top) of cell (IOTDF);
[04/28 18:23:55    283s] Closing parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d': 0 access done (mem: 1376.984M)
[04/28 18:23:55    283s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=1376.984M)
[04/28 18:23:55    283s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 1376.984M)
[04/28 18:23:55    283s] Opening parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d' for reading (mem: 1354.570M)
[04/28 18:23:55    283s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1354.6M)
[04/28 18:23:55    283s] LayerId::1 widthSet size::1
[04/28 18:23:55    283s] LayerId::2 widthSet size::1
[04/28 18:23:55    283s] LayerId::3 widthSet size::1
[04/28 18:23:55    283s] LayerId::4 widthSet size::1
[04/28 18:23:55    283s] LayerId::5 widthSet size::1
[04/28 18:23:55    283s] LayerId::6 widthSet size::1
[04/28 18:23:55    283s] LayerId::7 widthSet size::1
[04/28 18:23:55    283s] LayerId::8 widthSet size::1
[04/28 18:23:55    283s] Initializing multi-corner resistance tables ...
[04/28 18:23:55    284s] End AAE Lib Interpolated Model. (MEM=1354.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:23:55    284s] **INFO: Starting Blocking QThread with 1 CPU
[04/28 18:23:55    284s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[04/28 18:23:55    284s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
[04/28 18:23:55    284s] Starting delay calculation for Hold views
[04/28 18:23:55    284s] #################################################################################
[04/28 18:23:55    284s] # Design Stage: PostRoute
[04/28 18:23:55    284s] # Design Name: IOTDF
[04/28 18:23:55    284s] # Design Mode: 90nm
[04/28 18:23:55    284s] # Analysis Mode: MMMC OCV 
[04/28 18:23:55    284s] # Parasitics Mode: SPEF/RCDB
[04/28 18:23:55    284s] # Signoff Settings: SI Off 
[04/28 18:23:55    284s] #################################################################################
[04/28 18:23:55    284s] AAE_INFO: 1 threads acquired from CTE.
[04/28 18:23:55    284s] Calculate late delays in OCV mode...
[04/28 18:23:55    284s] Calculate early delays in OCV mode...
[04/28 18:23:55    284s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[04/28 18:23:55    284s] Start delay calculation (fullDC) (1 T). (MEM=0)
[04/28 18:23:55    284s] End AAE Lib Interpolated Model. (MEM=22.9883 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:23:55    284s] Glitch Analysis: View av_func_mode -- Total Number of Nets Skipped = 0. 
[04/28 18:23:55    284s] Glitch Analysis: View av_func_mode -- Total Number of Nets Analyzed = 4861. 
[04/28 18:23:55    284s] Total number of fetched objects 4861
[04/28 18:23:55    284s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:23:55    284s] End delay calculation. (MEM=0 CPU=0:00:01.0 REAL=0:00:01.0)
[04/28 18:23:55    284s] End delay calculation (fullDC). (MEM=0 CPU=0:00:01.3 REAL=0:00:01.0)
[04/28 18:23:55    284s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 0.0M) ***
[04/28 18:23:55    284s] *** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:01.0 totSessionCpu=0:00:02.1 mem=0.0M)
[04/28 18:23:55    284s] Done building cte hold timing graph (HoldAware) cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:00:02.1 mem=0.0M ***
[04/28 18:23:55    284s] *** QThread HoldInit [finish] : cpu/real = 0:00:02.2/0:00:02.2 (1.0), mem = 0.0M
[04/28 18:23:55    284s] 
[04/28 18:23:55    284s] =============================================================================================
[04/28 18:23:55    284s]  Step TAT Report for QThreadWorker #1
[04/28 18:23:55    284s] =============================================================================================
[04/28 18:23:55    284s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 18:23:55    284s] ---------------------------------------------------------------------------------------------
[04/28 18:23:55    284s] [ TimingUpdate           ]      1   0:00:00.2  (   8.7 % )     0:00:01.6 /  0:00:01.6    1.0
[04/28 18:23:55    284s] [ FullDelayCalc          ]      1   0:00:01.4  (  63.0 % )     0:00:01.4 /  0:00:01.4    1.0
[04/28 18:23:55    284s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 18:23:55    284s] [ BuildHoldTimer         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 18:23:55    284s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 18:23:55    284s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 18:23:55    284s] [ MISC                   ]          0:00:00.6  (  28.3 % )     0:00:00.6 /  0:00:00.6    1.0
[04/28 18:23:55    284s] ---------------------------------------------------------------------------------------------
[04/28 18:23:55    284s]  QThreadWorker #1 TOTAL             0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[04/28 18:23:55    284s] ---------------------------------------------------------------------------------------------
[04/28 18:23:55    284s] 
[04/28 18:23:57    286s]  
_______________________________________________________________________
[04/28 18:23:57    286s] Starting delay calculation for Setup views
[04/28 18:23:57    286s] Starting SI iteration 1 using Infinite Timing Windows
[04/28 18:23:57    286s] Begin IPO call back ...
[04/28 18:23:58    286s] End IPO call back ...
[04/28 18:23:58    287s] #################################################################################
[04/28 18:23:58    287s] # Design Stage: PostRoute
[04/28 18:23:58    287s] # Design Name: IOTDF
[04/28 18:23:58    287s] # Design Mode: 90nm
[04/28 18:23:58    287s] # Analysis Mode: MMMC OCV 
[04/28 18:23:58    287s] # Parasitics Mode: SPEF/RCDB
[04/28 18:23:58    287s] # Signoff Settings: SI On 
[04/28 18:23:58    287s] #################################################################################
[04/28 18:23:58    287s] AAE_INFO: 1 threads acquired from CTE.
[04/28 18:23:58    287s] Setting infinite Tws ...
[04/28 18:23:58    287s] First Iteration Infinite Tw... 
[04/28 18:23:58    287s] Calculate early delays in OCV mode...
[04/28 18:23:58    287s] Calculate late delays in OCV mode...
[04/28 18:23:58    287s] Topological Sorting (REAL = 0:00:00.0, MEM = 1352.6M, InitMEM = 1352.6M)
[04/28 18:23:58    287s] Start delay calculation (fullDC) (1 T). (MEM=1352.57)
[04/28 18:23:58    287s] End AAE Lib Interpolated Model. (MEM=1368.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:24:00    288s] Total number of fetched objects 4861
[04/28 18:24:00    288s] AAE_INFO-618: Total number of nets in the design is 4881,  100.0 percent of the nets selected for SI analysis
[04/28 18:24:00    289s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:24:00    289s] End delay calculation. (MEM=1386.55 CPU=0:00:01.5 REAL=0:00:01.0)
[04/28 18:24:00    289s] End delay calculation (fullDC). (MEM=1386.55 CPU=0:00:01.9 REAL=0:00:02.0)
[04/28 18:24:00    289s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 1386.6M) ***
[04/28 18:24:00    289s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1386.6M)
[04/28 18:24:00    289s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/28 18:24:01    289s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:01.0, MEM = 1386.6M)
[04/28 18:24:01    289s] 
[04/28 18:24:01    289s] Executing IPO callback for view pruning ..
[04/28 18:24:01    289s] Starting SI iteration 2
[04/28 18:24:01    289s] Calculate early delays in OCV mode...
[04/28 18:24:01    289s] Calculate late delays in OCV mode...
[04/28 18:24:01    289s] Start delay calculation (fullDC) (1 T). (MEM=1316.67)
[04/28 18:24:01    289s] End AAE Lib Interpolated Model. (MEM=1316.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:24:01    289s] Glitch Analysis: View av_func_mode -- Total Number of Nets Skipped = 1. 
[04/28 18:24:01    289s] Glitch Analysis: View av_func_mode -- Total Number of Nets Analyzed = 4861. 
[04/28 18:24:01    289s] Total number of fetched objects 4861
[04/28 18:24:01    289s] AAE_INFO-618: Total number of nets in the design is 4881,  7.3 percent of the nets selected for SI analysis
[04/28 18:24:01    289s] End delay calculation. (MEM=1354.82 CPU=0:00:00.2 REAL=0:00:00.0)
[04/28 18:24:01    289s] End delay calculation (fullDC). (MEM=1354.82 CPU=0:00:00.3 REAL=0:00:00.0)
[04/28 18:24:01    289s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1354.8M) ***
[04/28 18:24:01    290s] *** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:04.0 totSessionCpu=0:04:50 mem=1354.8M)
[04/28 18:24:01    290s] End AAE Lib Interpolated Model. (MEM=1354.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:24:01    290s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1354.8M
[04/28 18:24:01    290s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.054, MEM:1354.8M
[04/28 18:24:01    290s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  5.944  |  8.037  |   N/A   |  0.000  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1056   |   527   |   788   |   130   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.378%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1070.6M, totSessionCpu=0:04:50 **
[04/28 18:24:01    290s] Setting latch borrow mode to budget during optimization.
[04/28 18:24:02    290s] Info: Done creating the CCOpt slew target map.
[04/28 18:24:02    290s] Glitch fixing enabled
[04/28 18:24:02    290s] Running CCOpt-PRO on entire clock network
[04/28 18:24:02    290s] Net route status summary:
[04/28 18:24:02    290s]   Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=10, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 18:24:02    290s]   Non-clock:  4871 (unrouted=23, trialRouted=0, noStatus=0, routed=4848, fixed=0, [crossesIlmBoundary=0, tooFewTerms=23, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 18:24:02    290s] Clock tree cells fixed by user: 0 out of 9 (0%)
[04/28 18:24:02    290s] PRO...
[04/28 18:24:02    290s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[04/28 18:24:02    290s] Initializing clock structures...
[04/28 18:24:02    290s]   Creating own balancer
[04/28 18:24:02    290s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[04/28 18:24:02    290s]   Removing CTS place status from clock tree and sinks.
[04/28 18:24:02    290s] Removed CTS place status from 9 clock cells (out of 11 ) and 0 clock sinks (out of 0 ).
[04/28 18:24:02    290s]   Initializing legalizer
[04/28 18:24:02    290s]   Using cell based legalization.
[04/28 18:24:02    290s] OPERPROF: Starting DPlace-Init at level 1, MEM:1341.6M
[04/28 18:24:02    290s] #spOpts: mergeVia=F 
[04/28 18:24:02    290s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1341.6M
[04/28 18:24:02    290s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.054, MEM:1341.6M
[04/28 18:24:02    290s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1341.6MB).
[04/28 18:24:02    290s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.062, MEM:1341.6M
[04/28 18:24:02    290s] (I)       Load db... (mem=1341.6M)
[04/28 18:24:02    290s] (I)       Read data from FE... (mem=1341.6M)
[04/28 18:24:02    290s] (I)       Read nodes and places... (mem=1341.6M)
[04/28 18:24:02    290s] (I)       Number of ignored instance 0
[04/28 18:24:02    290s] (I)       Number of inbound cells 0
[04/28 18:24:02    290s] (I)       numMoveCells=4320, numMacros=0  numPads=144  numMultiRowHeightInsts=0
[04/28 18:24:02    290s] (I)       cell height: 7380, count: 4320
[04/28 18:24:02    290s] (I)       Done Read nodes and places (cpu=0.010s, mem=1341.6M)
[04/28 18:24:02    290s] (I)       Read rows... (mem=1341.6M)
[04/28 18:24:02    290s] (I)       Done Read rows (cpu=0.000s, mem=1341.6M)
[04/28 18:24:02    290s] (I)       Done Read data from FE (cpu=0.010s, mem=1341.6M)
[04/28 18:24:02    290s] (I)       Done Load db (cpu=0.010s, mem=1341.6M)
[04/28 18:24:02    290s] (I)       Constructing placeable region... (mem=1341.6M)
[04/28 18:24:02    290s] (I)       Constructing bin map
[04/28 18:24:02    290s] (I)       Initialize bin information with width=73800 height=73800
[04/28 18:24:02    290s] (I)       Done constructing bin map
[04/28 18:24:02    290s] (I)       Removing 0 blocked bin with high fixed inst density
[04/28 18:24:02    290s] (I)       Compute region effective width... (mem=1341.6M)
[04/28 18:24:02    290s] (I)       Done Compute region effective width (cpu=0.000s, mem=1341.6M)
[04/28 18:24:02    290s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1341.6M)
[04/28 18:24:02    290s] Accumulated time to calculate placeable region: 0
[04/28 18:24:02    290s] Accumulated time to calculate placeable region: 0
[04/28 18:24:02    290s] Accumulated time to calculate placeable region: 0
[04/28 18:24:02    290s] Accumulated time to calculate placeable region: 0
[04/28 18:24:02    290s]   Reconstructing clock tree datastructures...
[04/28 18:24:02    290s]     Validating CTS configuration...
[04/28 18:24:02    290s]     Checking module port directions...
[04/28 18:24:02    290s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:24:02    290s]     Non-default CCOpt properties:
[04/28 18:24:02    290s]     adjacent_rows_legal: true (default: false)
[04/28 18:24:02    290s]     allow_non_fterm_identical_swaps: 0 (default: true)
[04/28 18:24:02    290s]     cell_density is set for at least one key
[04/28 18:24:02    290s]     cell_halo_rows: 0 (default: 1)
[04/28 18:24:02    290s]     cell_halo_sites: 0 (default: 4)
[04/28 18:24:02    290s]     clock_nets_detailed_routed: 1 (default: false)
[04/28 18:24:02    290s]     force_design_routing_status: 1 (default: auto)
[04/28 18:24:02    290s]     primary_delay_corner: DC_max (default: )
[04/28 18:24:02    290s]     route_type is set for at least one key
[04/28 18:24:02    290s]     target_insertion_delay is set for at least one key
[04/28 18:24:02    290s]     target_skew is set for at least one key
[04/28 18:24:02    290s]     target_skew_wire is set for at least one key
[04/28 18:24:02    290s]     update_io_latency: 0 (default: true)
[04/28 18:24:02    290s]     Route type trimming info:
[04/28 18:24:02    290s]       No route type modifications were made.
[04/28 18:24:02    290s] Accumulated time to calculate placeable region: 0
[04/28 18:24:02    290s] (I)       Initializing Steiner engine. 
[04/28 18:24:02    290s] End AAE Lib Interpolated Model. (MEM=1342.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:24:02    290s]     Library trimming buffers in power domain auto-default and half-corner DC_max:setup.late removed 0 of 8 cells
[04/28 18:24:02    290s]     Original list had 8 cells:
[04/28 18:24:02    290s]     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[04/28 18:24:02    290s]     Library trimming was not able to trim any cells:
[04/28 18:24:02    290s]     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[04/28 18:24:02    290s] Accumulated time to calculate placeable region: 0
[04/28 18:24:02    290s]     Library trimming inverters in power domain auto-default and half-corner DC_max:setup.late removed 1 of 8 cells
[04/28 18:24:02    290s]     Original list had 8 cells:
[04/28 18:24:02    290s]     CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX2 CLKINVX1 
[04/28 18:24:02    290s]     New trimmed list has 7 cells:
[04/28 18:24:02    290s]     CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX1 
[04/28 18:24:02    290s] Accumulated time to calculate placeable region: 0
[04/28 18:24:02    290s] Accumulated time to calculate placeable region: 0
[04/28 18:24:04    292s]     Clock tree balancer configuration for clock_tree clk:
[04/28 18:24:04    292s]     Non-default CCOpt properties:
[04/28 18:24:04    292s]       cell_density: 1 (default: 0.75)
[04/28 18:24:04    292s]       route_type (leaf): default_route_type_leaf (default: default)
[04/28 18:24:04    292s]       route_type (trunk): default_route_type_nonleaf (default: default)
[04/28 18:24:04    292s]       route_type (top): default_route_type_nonleaf (default: default)
[04/28 18:24:04    292s]     For power domain auto-default:
[04/28 18:24:04    292s]       Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[04/28 18:24:04    292s]       Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX1}
[04/28 18:24:04    292s]       Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[04/28 18:24:04    292s]       Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[04/28 18:24:04    292s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 63713.606um^2
[04/28 18:24:04    292s]     Top Routing info:
[04/28 18:24:04    292s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[04/28 18:24:04    292s]       Unshielded; Mask Constraint: 0; Source: route_type.
[04/28 18:24:04    292s]     Trunk Routing info:
[04/28 18:24:04    292s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[04/28 18:24:04    292s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/28 18:24:04    292s]     Leaf Routing info:
[04/28 18:24:04    292s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
[04/28 18:24:04    292s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[04/28 18:24:04    292s]     For timing_corner DC_max:setup, late and power domain auto-default:
[04/28 18:24:04    292s]       Slew time target (leaf):    0.234ns
[04/28 18:24:04    292s]       Slew time target (trunk):   0.234ns
[04/28 18:24:04    292s]       Slew time target (top):     0.235ns (Note: no nets are considered top nets in this clock tree)
[04/28 18:24:04    292s]       Buffer unit delay: 0.141ns
[04/28 18:24:04    292s]       Buffer max distance: 1710.811um
[04/28 18:24:04    292s]     Fastest wire driving cells and distances:
[04/28 18:24:04    292s]       Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=1710.811um, saturatedSlew=0.207ns, speed=6557.344um per ns, cellArea=28.773um^2 per 1000um}
[04/28 18:24:04    292s]       Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=1408.143um, saturatedSlew=0.204ns, speed=8191.641um per ns, cellArea=22.903um^2 per 1000um}
[04/28 18:24:04    292s]       Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=1778.667um, saturatedSlew=0.205ns, speed=3561.608um per ns, cellArea=41.990um^2 per 1000um}
[04/28 18:24:04    292s]       Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=1753.067um, saturatedSlew=0.205ns, speed=3514.569um per ns, cellArea=38.730um^2 per 1000um}
[04/28 18:24:04    292s]     
[04/28 18:24:04    292s]     
[04/28 18:24:04    292s]     Logic Sizing Table:
[04/28 18:24:04    292s]     
[04/28 18:24:04    292s]     ----------------------------------------------------------
[04/28 18:24:04    292s]     Cell    Instance count    Source    Eligible library cells
[04/28 18:24:04    292s]     ----------------------------------------------------------
[04/28 18:24:04    292s]       (empty table)
[04/28 18:24:04    292s]     ----------------------------------------------------------
[04/28 18:24:04    292s]     
[04/28 18:24:04    292s]     
[04/28 18:24:04    292s]     Clock tree timing engine global stage delay update for DC_max:setup.late...
[04/28 18:24:04    292s]     Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:24:04    292s]     Clock tree balancer configuration for skew_group clk/func_mode:
[04/28 18:24:04    292s]       Sources:                     pin clk
[04/28 18:24:04    292s]       Total number of sinks:       527
[04/28 18:24:04    292s]       Delay constrained sinks:     527
[04/28 18:24:04    292s]       Non-leaf sinks:              0
[04/28 18:24:04    292s]       Ignore pins:                 0
[04/28 18:24:04    292s]      Timing corner DC_max:setup.late:
[04/28 18:24:04    292s]       Skew target:                 0.141ns
[04/28 18:24:04    292s]       Insertion delay target:      1.000ns
[04/28 18:24:04    292s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/28 18:24:04    292s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/28 18:24:04    292s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[04/28 18:24:04    292s]     Primary reporting skew groups are:
[04/28 18:24:04    292s]     skew_group clk/func_mode with 527 clock sinks
[04/28 18:24:04    292s]     
[04/28 18:24:04    292s]     Via Selection for Estimated Routes (rule default):
[04/28 18:24:04    292s]     
[04/28 18:24:04    292s]     -----------------------------------------------------------------------
[04/28 18:24:04    292s]     Layer            Via Cell       Res.     Cap.     RC       Top of Stack
[04/28 18:24:04    292s]     Range                           (Ohm)    (fF)     (fs)     Only
[04/28 18:24:04    292s]     -----------------------------------------------------------------------
[04/28 18:24:04    292s]     METAL1-METAL2    VIA12_X        1.020    0.000    0.000    false
[04/28 18:24:04    292s]     METAL2-METAL3    VIA23_X        1.020    0.000    0.000    false
[04/28 18:24:04    292s]     METAL2-METAL3    VIA23_TOS      1.020    0.000    0.000    true
[04/28 18:24:04    292s]     METAL3-METAL4    VIA34_X        1.020    0.000    0.000    false
[04/28 18:24:04    292s]     METAL3-METAL4    VIA34_TOS_E    1.020    0.000    0.000    true
[04/28 18:24:04    292s]     METAL4-METAL5    VIA45_X        1.020    0.000    0.000    false
[04/28 18:24:04    292s]     METAL4-METAL5    VIA45_TOS      1.020    0.000    0.000    true
[04/28 18:24:04    292s]     METAL5-METAL6    VIA56_X        1.020    0.000    0.000    false
[04/28 18:24:04    292s]     METAL5-METAL6    VIA56_TOS_E    1.020    0.000    0.000    true
[04/28 18:24:04    292s]     METAL6-METAL7    VIA67_X        1.020    0.000    0.000    false
[04/28 18:24:04    292s]     METAL6-METAL7    VIA67_TOS      1.020    0.000    0.000    true
[04/28 18:24:04    292s]     METAL7-METAL8    VIA78_H        0.630    0.000    0.000    false
[04/28 18:24:04    292s]     -----------------------------------------------------------------------
[04/28 18:24:04    292s]     
[04/28 18:24:04    292s]     No ideal or dont_touch nets found in the clock tree
[04/28 18:24:04    292s]     No dont_touch hnets found in the clock tree
[04/28 18:24:04    292s] 
[04/28 18:24:04    292s] Filtering reasons for cell type: buffer
[04/28 18:24:04    292s] =======================================
[04/28 18:24:04    292s] 
[04/28 18:24:04    292s] --------------------------------------------------------------------------------------------------------------------
[04/28 18:24:04    292s] Clock trees    Power domain    Reason                         Library cells
[04/28 18:24:04    292s] --------------------------------------------------------------------------------------------------------------------
[04/28 18:24:04    292s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 }
[04/28 18:24:04    292s] --------------------------------------------------------------------------------------------------------------------
[04/28 18:24:04    292s] 
[04/28 18:24:04    292s] Filtering reasons for cell type: inverter
[04/28 18:24:04    292s] =========================================
[04/28 18:24:04    292s] 
[04/28 18:24:04    292s] -----------------------------------------------------------------------------------------------------------------------------------------
[04/28 18:24:04    292s] Clock trees    Power domain    Reason                         Library cells
[04/28 18:24:04    292s] -----------------------------------------------------------------------------------------------------------------------------------------
[04/28 18:24:04    292s] all            auto-default    Library trimming               { CLKINVX2 }
[04/28 18:24:04    292s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX4 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL }
[04/28 18:24:04    292s] -----------------------------------------------------------------------------------------------------------------------------------------
[04/28 18:24:04    292s] 
[04/28 18:24:04    292s] 
[04/28 18:24:04    292s]     Validating CTS configuration done. (took cpu=0:00:02.0 real=0:00:02.0)
[04/28 18:24:04    292s]     CCOpt configuration status: all checks passed.
[04/28 18:24:04    292s]   Reconstructing clock tree datastructures done.
[04/28 18:24:04    292s] Initializing clock structures done.
[04/28 18:24:04    292s] PRO...
[04/28 18:24:04    292s]   PRO active optimizations:
[04/28 18:24:04    292s]    - DRV fixing with cell sizing
[04/28 18:24:04    292s]   
[04/28 18:24:04    292s]   Detected clock skew data from CTS
[04/28 18:24:04    292s]   Clock DAG stats PRO initial state:
[04/28 18:24:04    292s]     cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:24:04    292s]     cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:24:04    292s]     cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:24:04    292s]     sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:24:04    292s]     wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.578pF, total=0.683pF
[04/28 18:24:04    292s]     wire lengths     : top=0.000um, trunk=882.770um, leaf=4116.180um, total=4998.950um
[04/28 18:24:04    292s]     hp wire lengths  : top=0.000um, trunk=646.520um, leaf=1107.520um, total=1754.040um
[04/28 18:24:04    292s]   Clock DAG net violations PRO initial state: none
[04/28 18:24:04    292s]   Clock DAG primary half-corner transition distribution PRO initial state:
[04/28 18:24:04    292s]     Trunk : target=0.234ns count=4 avg=0.148ns sd=0.097ns min=0.005ns max=0.207ns {1 <= 0.140ns, 1 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:24:04    292s]     Leaf  : target=0.234ns count=6 avg=0.166ns sd=0.004ns min=0.162ns max=0.172ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:24:04    292s]   Clock DAG library cell distribution PRO initial state {count}:
[04/28 18:24:04    292s]      Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 1 CLKBUFX2: 1 
[04/28 18:24:04    292s]   Primary reporting skew groups PRO initial state:
[04/28 18:24:04    292s]     skew_group default.clk/func_mode: unconstrained
[04/28 18:24:04    292s]       min path sink: sum_reg[73]/CK
[04/28 18:24:04    292s]       max path sink: iot_out_reg[66]/CK
[04/28 18:24:04    292s]   Skew group summary PRO initial state:
[04/28 18:24:04    292s]     skew_group clk/func_mode: insertion delay [min=0.879, max=0.890, avg=0.884, sd=0.003], skew [0.011 vs 0.141], 100% {0.879, 0.890} (wid=0.016 ws=0.011) (gid=0.874 gs=0.003)
[04/28 18:24:04    292s]   Recomputing CTS skew targets...
[04/28 18:24:04    292s]   Resolving skew group constraints...
[04/28 18:24:04    292s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[04/28 18:24:04    292s]   Resolving skew group constraints done.
[04/28 18:24:04    292s]   Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 18:24:04    292s]   Fixing DRVs...
[04/28 18:24:04    292s]   Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/28 18:24:04    292s]   CCOpt-PRO: considered: 10, tested: 10, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/28 18:24:04    292s]   
[04/28 18:24:04    292s]   PRO Statistics: Fix DRVs (cell sizing):
[04/28 18:24:04    292s]   =======================================
[04/28 18:24:04    292s]   
[04/28 18:24:04    292s]   Cell changes by Net Type:
[04/28 18:24:04    292s]   
[04/28 18:24:04    292s]   -------------------------------------------------------------------------------------------------
[04/28 18:24:04    292s]   Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/28 18:24:04    292s]   -------------------------------------------------------------------------------------------------
[04/28 18:24:04    292s]   top                0            0           0            0                    0                0
[04/28 18:24:04    292s]   trunk              0            0           0            0                    0                0
[04/28 18:24:04    292s]   leaf               0            0           0            0                    0                0
[04/28 18:24:04    292s]   -------------------------------------------------------------------------------------------------
[04/28 18:24:04    292s]   Total              0            0           0            0                    0                0
[04/28 18:24:04    292s]   -------------------------------------------------------------------------------------------------
[04/28 18:24:04    292s]   
[04/28 18:24:04    292s]   Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[04/28 18:24:04    292s]   Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/28 18:24:04    292s]   
[04/28 18:24:04    292s]   Clock DAG stats PRO after DRV fixing:
[04/28 18:24:04    292s]     cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:24:04    292s]     cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:24:04    292s]     cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:24:04    292s]     sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:24:04    292s]     wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.578pF, total=0.683pF
[04/28 18:24:04    292s]     wire lengths     : top=0.000um, trunk=882.770um, leaf=4116.180um, total=4998.950um
[04/28 18:24:04    292s]     hp wire lengths  : top=0.000um, trunk=646.520um, leaf=1107.520um, total=1754.040um
[04/28 18:24:04    292s]   Clock DAG net violations PRO after DRV fixing: none
[04/28 18:24:04    292s]   Clock DAG primary half-corner transition distribution PRO after DRV fixing:
[04/28 18:24:04    292s]     Trunk : target=0.234ns count=4 avg=0.148ns sd=0.097ns min=0.005ns max=0.207ns {1 <= 0.140ns, 1 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:24:04    292s]     Leaf  : target=0.234ns count=6 avg=0.166ns sd=0.004ns min=0.162ns max=0.172ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:24:04    292s]   Clock DAG library cell distribution PRO after DRV fixing {count}:
[04/28 18:24:04    292s]      Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 1 CLKBUFX2: 1 
[04/28 18:24:04    292s]   Primary reporting skew groups PRO after DRV fixing:
[04/28 18:24:04    292s]     skew_group default.clk/func_mode: unconstrained
[04/28 18:24:04    292s]       min path sink: sum_reg[73]/CK
[04/28 18:24:04    292s]       max path sink: iot_out_reg[66]/CK
[04/28 18:24:04    292s]   Skew group summary PRO after DRV fixing:
[04/28 18:24:04    292s]     skew_group clk/func_mode: insertion delay [min=0.879, max=0.890, avg=0.884, sd=0.003], skew [0.011 vs 0.141], 100% {0.879, 0.890} (wid=0.016 ws=0.011) (gid=0.874 gs=0.003)
[04/28 18:24:04    292s]   Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:24:04    292s] 
[04/28 18:24:04    292s] Slew Diagnostics: After DRV fixing
[04/28 18:24:04    292s] ==================================
[04/28 18:24:04    292s] 
[04/28 18:24:04    292s] Global Causes:
[04/28 18:24:04    292s] 
[04/28 18:24:04    292s] -------------------------------------
[04/28 18:24:04    292s] Cause
[04/28 18:24:04    292s] -------------------------------------
[04/28 18:24:04    292s] DRV fixing with buffering is disabled
[04/28 18:24:04    292s] -------------------------------------
[04/28 18:24:04    292s] 
[04/28 18:24:04    292s] Top 5 overslews:
[04/28 18:24:04    292s] 
[04/28 18:24:04    292s] ---------------------------------
[04/28 18:24:04    292s] Overslew    Causes    Driving Pin
[04/28 18:24:04    292s] ---------------------------------
[04/28 18:24:04    292s]   (empty table)
[04/28 18:24:04    292s] ---------------------------------
[04/28 18:24:04    292s] 
[04/28 18:24:04    292s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[04/28 18:24:04    292s] 
[04/28 18:24:04    292s] -------------------
[04/28 18:24:04    292s] Cause    Occurences
[04/28 18:24:04    292s] -------------------
[04/28 18:24:04    292s]   (empty table)
[04/28 18:24:04    292s] -------------------
[04/28 18:24:04    292s] 
[04/28 18:24:04    292s] Violation diagnostics counts from the 0 nodes that have violations:
[04/28 18:24:04    292s] 
[04/28 18:24:04    292s] -------------------
[04/28 18:24:04    292s] Cause    Occurences
[04/28 18:24:04    292s] -------------------
[04/28 18:24:04    292s]   (empty table)
[04/28 18:24:04    292s] -------------------
[04/28 18:24:04    292s] 
[04/28 18:24:04    292s]   Reconnecting optimized routes...
[04/28 18:24:04    292s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:24:04    292s]   Set dirty flag on 0 insts, 0 nets
[04/28 18:24:04    292s]   Clock tree timing engine global stage delay update for DC_max:setup.late...
[04/28 18:24:04    292s] End AAE Lib Interpolated Model. (MEM=1380.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:24:04    292s]   Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 18:24:04    292s]   Clock DAG stats PRO final:
[04/28 18:24:04    292s]     cell counts      : b=9, i=0, icg=0, nicg=0, l=0, total=9
[04/28 18:24:04    292s]     cell areas       : b=178.227um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=178.227um^2
[04/28 18:24:04    292s]     cell capacitance : b=0.082pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.082pF
[04/28 18:24:04    292s]     sink capacitance : count=527, total=0.716pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.002pF
[04/28 18:24:04    292s]     wire capacitance : top=0.000pF, trunk=0.105pF, leaf=0.578pF, total=0.683pF
[04/28 18:24:04    292s]     wire lengths     : top=0.000um, trunk=882.770um, leaf=4116.180um, total=4998.950um
[04/28 18:24:04    292s]     hp wire lengths  : top=0.000um, trunk=646.520um, leaf=1107.520um, total=1754.040um
[04/28 18:24:04    292s]   Clock DAG net violations PRO final: none
[04/28 18:24:04    292s]   Clock DAG primary half-corner transition distribution PRO final:
[04/28 18:24:04    292s]     Trunk : target=0.234ns count=4 avg=0.148ns sd=0.097ns min=0.005ns max=0.207ns {1 <= 0.140ns, 1 <= 0.187ns, 2 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:24:04    292s]     Leaf  : target=0.234ns count=6 avg=0.166ns sd=0.004ns min=0.162ns max=0.172ns {0 <= 0.140ns, 6 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[04/28 18:24:04    292s]   Clock DAG library cell distribution PRO final {count}:
[04/28 18:24:04    292s]      Bufs: CLKBUFX12: 6 CLKBUFX8: 1 CLKBUFX3: 1 CLKBUFX2: 1 
[04/28 18:24:04    292s]   Primary reporting skew groups PRO final:
[04/28 18:24:04    292s]     skew_group default.clk/func_mode: unconstrained
[04/28 18:24:04    292s]       min path sink: sum_reg[73]/CK
[04/28 18:24:04    292s]       max path sink: iot_out_reg[66]/CK
[04/28 18:24:04    292s]   Skew group summary PRO final:
[04/28 18:24:04    292s]     skew_group clk/func_mode: insertion delay [min=0.879, max=0.890, avg=0.884, sd=0.003], skew [0.011 vs 0.141], 100% {0.879, 0.890} (wid=0.016 ws=0.011) (gid=0.874 gs=0.003)
[04/28 18:24:04    292s] PRO done.
[04/28 18:24:04    292s] Restoring CTS place status for unmodified clock tree cells and sinks.
[04/28 18:24:04    292s] numClockCells = 11, numClockCellsFixed = 0, numClockCellsRestored = 9, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[04/28 18:24:04    292s] Net route status summary:
[04/28 18:24:04    292s]   Clock:        10 (unrouted=0, trialRouted=0, noStatus=0, routed=10, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 18:24:04    292s]   Non-clock:  4871 (unrouted=23, trialRouted=0, noStatus=0, routed=4848, fixed=0, [crossesIlmBoundary=0, tooFewTerms=23, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 18:24:04    292s] Updating delays...
[04/28 18:24:04    292s] Updating delays done.
[04/28 18:24:04    292s] PRO done. (took cpu=0:00:02.3 real=0:00:02.3)
[04/28 18:24:04    293s] **INFO: Start fixing DRV (Mem = 1343.00M) ...
[04/28 18:24:04    293s] Begin: GigaOpt DRV Optimization
[04/28 18:24:04    293s] Glitch fixing enabled
[04/28 18:24:04    293s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[04/28 18:24:04    293s] Info: 10 clock nets excluded from IPO operation.
[04/28 18:24:04    293s] End AAE Lib Interpolated Model. (MEM=1343 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:24:04    293s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:53.3/0:11:31.4 (0.4), mem = 1343.0M
[04/28 18:24:04    293s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9554.11
[04/28 18:24:04    293s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 18:24:04    293s] ### Creating PhyDesignMc. totSessionCpu=0:04:53 mem=1343.0M
[04/28 18:24:04    293s] OPERPROF: Starting DPlace-Init at level 1, MEM:1343.0M
[04/28 18:24:04    293s] #spOpts: mergeVia=F 
[04/28 18:24:04    293s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1343.0M
[04/28 18:24:04    293s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.054, MEM:1343.0M
[04/28 18:24:04    293s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1343.0MB).
[04/28 18:24:04    293s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.062, MEM:1343.0M
[04/28 18:24:04    293s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:53 mem=1343.0M
[04/28 18:24:05    293s] ### Creating LA Mngr. totSessionCpu=0:04:53 mem=1475.8M
[04/28 18:24:06    294s] ### Creating LA Mngr, finished. totSessionCpu=0:04:55 mem=1491.8M
[04/28 18:24:06    294s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/28 18:24:06    294s] 
[04/28 18:24:06    294s] Creating Lib Analyzer ...
[04/28 18:24:06    294s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[04/28 18:24:06    294s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[04/28 18:24:06    294s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[04/28 18:24:06    294s] 
[04/28 18:24:07    295s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:56 mem=1491.8M
[04/28 18:24:07    295s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:56 mem=1491.8M
[04/28 18:24:07    295s] Creating Lib Analyzer, finished. 
[04/28 18:24:10    298s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[04/28 18:24:10    298s] **INFO: Disabling fanout fix in postRoute stage.
[04/28 18:24:10    298s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1510.9M
[04/28 18:24:10    298s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1510.9M
[04/28 18:24:10    298s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 18:24:10    298s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[04/28 18:24:10    298s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 18:24:10    298s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/28 18:24:10    298s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 18:24:10    298s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 18:24:10    298s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0|  70.38|          |         |
[04/28 18:24:10    298s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 18:24:10    298s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0|  70.38| 0:00:00.0|  1510.9M|
[04/28 18:24:10    298s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 18:24:10    298s] **** Begin NDR-Layer Usage Statistics ****
[04/28 18:24:10    298s] Layer 3 has 10 constrained nets 
[04/28 18:24:10    298s] **** End NDR-Layer Usage Statistics ****
[04/28 18:24:10    298s] 
[04/28 18:24:10    298s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1510.9M) ***
[04/28 18:24:10    298s] 
[04/28 18:24:10    298s] Begin: glitch net info
[04/28 18:24:10    298s] glitch slack range: number of glitch nets
[04/28 18:24:10    298s] glitch slack < -0.32 : 0
[04/28 18:24:10    298s] -0.32 < glitch slack < -0.28 : 0
[04/28 18:24:10    298s] -0.28 < glitch slack < -0.24 : 0
[04/28 18:24:10    298s] -0.24 < glitch slack < -0.2 : 0
[04/28 18:24:10    298s] -0.2 < glitch slack < -0.16 : 0
[04/28 18:24:10    298s] -0.16 < glitch slack < -0.12 : 0
[04/28 18:24:10    298s] -0.12 < glitch slack < -0.08 : 0
[04/28 18:24:10    298s] -0.08 < glitch slack < -0.04 : 0
[04/28 18:24:10    298s] -0.04 < glitch slack : 0
[04/28 18:24:10    298s] End: glitch net info
[04/28 18:24:10    298s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9554.11
[04/28 18:24:10    298s] *** DrvOpt [finish] : cpu/real = 0:00:05.5/0:00:05.5 (1.0), totSession cpu/real = 0:04:58.8/0:11:36.9 (0.4), mem = 1491.8M
[04/28 18:24:10    298s] 
[04/28 18:24:10    298s] =============================================================================================
[04/28 18:24:10    298s]  Step TAT Report for DrvOpt #1
[04/28 18:24:10    298s] =============================================================================================
[04/28 18:24:10    298s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 18:24:10    298s] ---------------------------------------------------------------------------------------------
[04/28 18:24:10    298s] [ DrvFindVioNets         ]      2   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 18:24:10    298s] [ DrvComputeSummary      ]      2   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 18:24:10    298s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[04/28 18:24:10    298s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.3
[04/28 18:24:10    298s] [ LibAnalyzerInit        ]      2   0:00:02.4  (  44.1 % )     0:00:02.4 /  0:00:02.4    1.0
[04/28 18:24:10    298s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 18:24:10    298s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[04/28 18:24:10    298s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:01.3 /  0:00:01.3    1.0
[04/28 18:24:10    298s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 18:24:10    298s] [ RptGlitchViolation     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.8
[04/28 18:24:10    298s] [ MISC                   ]          0:00:02.7  (  48.0 % )     0:00:02.7 /  0:00:02.6    1.0
[04/28 18:24:10    298s] ---------------------------------------------------------------------------------------------
[04/28 18:24:10    298s]  DrvOpt #1 TOTAL                    0:00:05.5  ( 100.0 % )     0:00:05.5 /  0:00:05.5    1.0
[04/28 18:24:10    298s] ---------------------------------------------------------------------------------------------
[04/28 18:24:10    298s] 
[04/28 18:24:10    298s] drv optimizer changes nothing and skips refinePlace
[04/28 18:24:10    298s] End: GigaOpt DRV Optimization
[04/28 18:24:10    298s] **optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1151.6M, totSessionCpu=0:04:59 **
[04/28 18:24:10    298s] *info:
[04/28 18:24:10    298s] **INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 1427.82M).
[04/28 18:24:10    298s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1427.8M
[04/28 18:24:10    298s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.054, MEM:1427.8M
[04/28 18:24:10    299s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.10min mem=1427.8M)                             
------------------------------------------------------------

Setup views included:
 av_func_mode 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  5.944  |  8.038  |   N/A   |  0.000  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1056   |   527   |   788   |   130   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.378%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1151.8M, totSessionCpu=0:04:59 **
[04/28 18:24:10    299s]   DRV Snapshot: (REF)
[04/28 18:24:10    299s]          Tran DRV: 0
[04/28 18:24:10    299s]           Cap DRV: 0
[04/28 18:24:10    299s]        Fanout DRV: 0
[04/28 18:24:10    299s]            Glitch: 0
[04/28 18:24:10    299s] *** Timing NOT met, worst failing slack is -0.001
[04/28 18:24:10    299s] *** Check timing (0:00:00.0)
[04/28 18:24:10    299s] Deleting Lib Analyzer.
[04/28 18:24:10    299s] Begin: GigaOpt Optimization in WNS mode
[04/28 18:24:10    299s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
[04/28 18:24:10    299s] Info: 10 clock nets excluded from IPO operation.
[04/28 18:24:10    299s] End AAE Lib Interpolated Model. (MEM=1418.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:24:10    299s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:59.2/0:11:37.3 (0.4), mem = 1418.3M
[04/28 18:24:10    299s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.9554.12
[04/28 18:24:10    299s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 18:24:10    299s] ### Creating PhyDesignMc. totSessionCpu=0:04:59 mem=1418.3M
[04/28 18:24:10    299s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/28 18:24:10    299s] OPERPROF: Starting DPlace-Init at level 1, MEM:1418.3M
[04/28 18:24:10    299s] #spOpts: mergeVia=F 
[04/28 18:24:10    299s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1418.3M
[04/28 18:24:10    299s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.053, MEM:1418.3M
[04/28 18:24:10    299s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1418.3MB).
[04/28 18:24:10    299s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.062, MEM:1418.3M
[04/28 18:24:10    299s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:59 mem=1418.3M
[04/28 18:24:10    299s] 
[04/28 18:24:10    299s] Creating Lib Analyzer ...
[04/28 18:24:10    299s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[04/28 18:24:10    299s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[04/28 18:24:10    299s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[04/28 18:24:10    299s] 
[04/28 18:24:12    300s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:01 mem=1418.3M
[04/28 18:24:12    300s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:01 mem=1418.3M
[04/28 18:24:12    300s] Creating Lib Analyzer, finished. 
[04/28 18:24:17    306s] *info: 10 clock nets excluded
[04/28 18:24:17    306s] *info: 2 special nets excluded.
[04/28 18:24:17    306s] *info: 23 no-driver nets excluded.
[04/28 18:24:19    308s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.9554.2
[04/28 18:24:19    308s] PathGroup :  in2out  TargetSlack : 0 
[04/28 18:24:19    308s] PathGroup :  in2reg  TargetSlack : 0 
[04/28 18:24:19    308s] PathGroup :  reg2out  TargetSlack : 0 
[04/28 18:24:19    308s] PathGroup :  reg2reg  TargetSlack : 0 
[04/28 18:24:19    308s] ** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.001 Density 70.38
[04/28 18:24:19    308s] Optimizer WNS Pass 0
[04/28 18:24:19    308s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS 5.944 TNS 0.000; reg2reg* WNS -0.001 TNS -0.001; HEPG WNS -0.001 TNS -0.001; all paths WNS -0.001 TNS -0.001
[04/28 18:24:19    308s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1437.4M
[04/28 18:24:19    308s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1437.4M
[04/28 18:24:20    308s] Active Path Group: reg2reg  
[04/28 18:24:20    308s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+--------------------------+
[04/28 18:24:20    308s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|        End Point         |
[04/28 18:24:20    308s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+--------------------------+
[04/28 18:24:20    308s] |  -0.001|   -0.001|  -0.001|   -0.001|    70.38%|   0:00:00.0| 1437.4M|av_func_mode|  reg2reg| iot_out_reg[126]/D       |
[04/28 18:24:20    308s] |   0.000|    0.043|   0.000|    0.000|    70.38%|   0:00:00.0| 1475.5M|av_func_mode|       NA| NA                       |
[04/28 18:24:20    308s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+--------------------------+
[04/28 18:24:20    308s] 
[04/28 18:24:20    308s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1475.5M) ***
[04/28 18:24:20    308s] 
[04/28 18:24:20    308s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1475.5M) ***
[04/28 18:24:20    308s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS 5.944 TNS 0.000; reg2reg* WNS 0.043 TNS 0.000; HEPG WNS 0.043 TNS 0.000; all paths WNS 0.043 TNS 0.000
[04/28 18:24:20    308s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 70.38
[04/28 18:24:20    308s] Update Timing Windows (Threshold 0.035) ...
[04/28 18:24:20    308s] Re Calculate Delays on 0 Nets
[04/28 18:24:20    308s] **** Begin NDR-Layer Usage Statistics ****
[04/28 18:24:20    308s] Layer 3 has 10 constrained nets 
[04/28 18:24:20    308s] **** End NDR-Layer Usage Statistics ****
[04/28 18:24:20    308s] 
[04/28 18:24:20    308s] *** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1475.5M) ***
[04/28 18:24:20    308s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.9554.2
[04/28 18:24:20    308s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.9554.12
[04/28 18:24:20    308s] *** SetupOpt [finish] : cpu/real = 0:00:09.3/0:00:09.3 (1.0), totSession cpu/real = 0:05:08.5/0:11:46.6 (0.4), mem = 1456.4M
[04/28 18:24:20    308s] 
[04/28 18:24:20    308s] =============================================================================================
[04/28 18:24:20    308s]  Step TAT Report for WnsOpt #1
[04/28 18:24:20    308s] =============================================================================================
[04/28 18:24:20    308s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 18:24:20    308s] ---------------------------------------------------------------------------------------------
[04/28 18:24:20    308s] [ OptEval                ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[04/28 18:24:20    308s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[04/28 18:24:20    308s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 18:24:20    308s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[04/28 18:24:20    308s] [ SpefRCNetCheck         ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 18:24:20    308s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[04/28 18:24:20    308s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  13.1 % )     0:00:01.2 /  0:00:01.2    1.0
[04/28 18:24:20    308s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 18:24:20    308s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 18:24:20    308s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[04/28 18:24:20    308s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 18:24:20    308s] [ MISC                   ]          0:00:07.8  (  84.0 % )     0:00:07.8 /  0:00:07.8    1.0
[04/28 18:24:20    308s] ---------------------------------------------------------------------------------------------
[04/28 18:24:20    308s]  WnsOpt #1 TOTAL                    0:00:09.3  ( 100.0 % )     0:00:09.3 /  0:00:09.3    1.0
[04/28 18:24:20    308s] ---------------------------------------------------------------------------------------------
[04/28 18:24:20    308s] 
[04/28 18:24:20    308s] Running refinePlace -preserveRouting true -hardFence false
[04/28 18:24:20    308s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1456.4M
[04/28 18:24:20    308s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1456.4M
[04/28 18:24:20    308s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1456.4M
[04/28 18:24:20    308s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1456.4M
[04/28 18:24:20    308s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.054, MEM:1456.4M
[04/28 18:24:20    308s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1456.4MB).
[04/28 18:24:20    308s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.061, MEM:1456.4M
[04/28 18:24:20    308s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.061, MEM:1456.4M
[04/28 18:24:20    308s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.9554.10
[04/28 18:24:20    308s] OPERPROF:   Starting RefinePlace at level 2, MEM:1456.4M
[04/28 18:24:20    308s] *** Starting refinePlace (0:05:09 mem=1456.4M) ***
[04/28 18:24:20    308s] Total net bbox length = 9.271e+04 (4.319e+04 4.951e+04) (ext = 1.465e+04)
[04/28 18:24:20    308s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1456.4M
[04/28 18:24:20    308s] Starting refinePlace ...
[04/28 18:24:20    308s]   Spread Effort: high, post-route mode, useDDP on.
[04/28 18:24:20    308s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1456.4MB) @(0:05:09 - 0:05:09).
[04/28 18:24:20    308s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:24:20    308s] wireLenOptFixPriorityInst 527 inst fixed
[04/28 18:24:20    308s] 
[04/28 18:24:20    308s] Running Spiral with 1 thread in Normal Mode  fetchWidth=9 
[04/28 18:24:20    308s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:24:20    308s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1456.4MB) @(0:05:09 - 0:05:09).
[04/28 18:24:20    308s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 18:24:20    308s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1456.4MB
[04/28 18:24:20    308s] Statistics of distance of Instance movement in refine placement:
[04/28 18:24:20    308s]   maximum (X+Y) =         0.00 um
[04/28 18:24:20    308s]   mean    (X+Y) =         0.00 um
[04/28 18:24:20    308s] Summary Report:
[04/28 18:24:20    308s] Instances move: 0 (out of 4311 movable)
[04/28 18:24:20    308s] Instances flipped: 0
[04/28 18:24:20    308s] Mean displacement: 0.00 um
[04/28 18:24:20    308s] Max displacement: 0.00 um 
[04/28 18:24:20    308s] Total instances moved : 0
[04/28 18:24:20    308s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.090, REAL:0.092, MEM:1456.4M
[04/28 18:24:20    308s] Total net bbox length = 9.271e+04 (4.319e+04 4.951e+04) (ext = 1.465e+04)
[04/28 18:24:20    308s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1456.4MB
[04/28 18:24:20    308s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1456.4MB) @(0:05:09 - 0:05:09).
[04/28 18:24:20    308s] *** Finished refinePlace (0:05:09 mem=1456.4M) ***
[04/28 18:24:20    308s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.9554.10
[04/28 18:24:20    308s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.100, REAL:0.104, MEM:1456.4M
[04/28 18:24:20    308s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.180, REAL:0.178, MEM:1456.4M
[04/28 18:24:20    308s] End: GigaOpt Optimization in WNS mode
[04/28 18:24:20    308s] Skipping post route harden opt
[04/28 18:24:20    308s] Deleting Lib Analyzer.
[04/28 18:24:20    308s] GigaOpt: target slack met, skip TNS optimization
[04/28 18:24:20    308s]   Timing Snapshot: (REF)
[04/28 18:24:20    308s]      Weighted WNS: 0.000
[04/28 18:24:20    308s]       All  PG WNS: 0.000
[04/28 18:24:20    308s]       High PG WNS: 0.000
[04/28 18:24:20    308s]       All  PG TNS: 0.000
[04/28 18:24:20    308s]       High PG TNS: 0.000
[04/28 18:24:20    308s]    Category Slack: { [L, 0.043] [H, 0.043] }
[04/28 18:24:20    308s] 
[04/28 18:24:20    308s] 
[04/28 18:24:20    308s] Creating Lib Analyzer ...
[04/28 18:24:20    308s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[04/28 18:24:20    308s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[04/28 18:24:20    308s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[04/28 18:24:20    308s] 
[04/28 18:24:21    310s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:10 mem=1418.5M
[04/28 18:24:21    310s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:10 mem=1418.5M
[04/28 18:24:21    310s] Creating Lib Analyzer, finished. 
[04/28 18:24:21    310s] Running postRoute recovery in preEcoRoute mode
[04/28 18:24:21    310s] **optDesign ... cpu = 0:00:29, real = 0:00:30, mem = 1151.6M, totSessionCpu=0:05:10 **
[04/28 18:24:21    310s]   DRV Snapshot: (TGT)
[04/28 18:24:21    310s]          Tran DRV: 0
[04/28 18:24:21    310s]           Cap DRV: 0
[04/28 18:24:21    310s]        Fanout DRV: 0
[04/28 18:24:21    310s]            Glitch: 0
[04/28 18:24:21    310s] Checking DRV degradation...
[04/28 18:24:21    310s] 
[04/28 18:24:21    310s] Recovery Manager:
[04/28 18:24:21    310s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/28 18:24:21    310s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/28 18:24:21    310s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[04/28 18:24:21    310s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[04/28 18:24:21    310s] 
[04/28 18:24:21    310s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/28 18:24:21    310s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1418.46M, totSessionCpu=0:05:10).
[04/28 18:24:21    310s] **optDesign ... cpu = 0:00:29, real = 0:00:30, mem = 1151.6M, totSessionCpu=0:05:10 **
[04/28 18:24:21    310s] 
[04/28 18:24:21    310s]   DRV Snapshot: (REF)
[04/28 18:24:21    310s]          Tran DRV: 0
[04/28 18:24:21    310s]           Cap DRV: 0
[04/28 18:24:21    310s]        Fanout DRV: 0
[04/28 18:24:21    310s]            Glitch: 0
[04/28 18:24:21    310s] Skipping post route harden opt
[04/28 18:24:21    310s] ### Creating LA Mngr. totSessionCpu=0:05:10 mem=1418.5M
[04/28 18:24:21    310s] ### Creating LA Mngr, finished. totSessionCpu=0:05:10 mem=1418.5M
[04/28 18:24:22    310s] Default Rule : ""
[04/28 18:24:22    310s] Non Default Rules :
[04/28 18:24:22    310s] Worst Slack : 0.043 ns
[04/28 18:24:22    310s] 
[04/28 18:24:22    310s] Start Layer Assignment ...
[04/28 18:24:22    310s] WNS(0.043ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[04/28 18:24:22    310s] 
[04/28 18:24:22    310s] Select 0 cadidates out of 4881.
[04/28 18:24:22    310s] No critical nets selected. Skipped !
[04/28 18:24:22    310s] GigaOpt: setting up router preferences
[04/28 18:24:22    310s] GigaOpt: 5 nets assigned router directives
[04/28 18:24:22    310s] 
[04/28 18:24:22    310s] Start Assign Priority Nets ...
[04/28 18:24:22    310s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[04/28 18:24:22    310s] Existing Priority Nets 0 (0.0%)
[04/28 18:24:22    310s] Total Assign Priority Nets 72 (1.5%)
[04/28 18:24:22    310s] ### Creating LA Mngr. totSessionCpu=0:05:10 mem=1418.5M
[04/28 18:24:22    310s] ### Creating LA Mngr, finished. totSessionCpu=0:05:10 mem=1418.5M
[04/28 18:24:22    310s] Default Rule : ""
[04/28 18:24:22    310s] Non Default Rules :
[04/28 18:24:22    310s] Worst Slack : 0.043 ns
[04/28 18:24:22    310s] 
[04/28 18:24:22    310s] Start Layer Assignment ...
[04/28 18:24:22    310s] WNS(0.043ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[04/28 18:24:22    310s] 
[04/28 18:24:22    310s] Select 0 cadidates out of 4881.
[04/28 18:24:22    310s] No critical nets selected. Skipped !
[04/28 18:24:22    310s] GigaOpt: setting up router preferences
[04/28 18:24:22    310s] GigaOpt: 0 nets assigned router directives
[04/28 18:24:22    310s] 
[04/28 18:24:22    310s] Start Assign Priority Nets ...
[04/28 18:24:22    310s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[04/28 18:24:22    310s] Existing Priority Nets 0 (0.0%)
[04/28 18:24:22    310s] Total Assign Priority Nets 72 (1.5%)
[04/28 18:24:22    310s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1488.8M
[04/28 18:24:22    310s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.054, MEM:1488.8M
[04/28 18:24:22    310s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.043  |  0.043  |  5.944  |  8.038  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1056   |   527   |   788   |   130   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.380%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:31, mem = 1089.8M, totSessionCpu=0:05:11 **
[04/28 18:24:22    310s] -routeWithEco false                       # bool, default=false
[04/28 18:24:22    310s] -routeWithEco true                        # bool, default=false, user setting
[04/28 18:24:22    310s] -routeSelectedNetOnly false               # bool, default=false
[04/28 18:24:22    310s] -routeWithTimingDriven true               # bool, default=false, user setting
[04/28 18:24:22    310s] -routeWithTimingDriven false              # bool, default=false
[04/28 18:24:22    310s] -routeWithSiDriven true                   # bool, default=false, user setting
[04/28 18:24:22    310s] -routeWithSiDriven false                  # bool, default=false, user setting
[04/28 18:24:22    310s] Existing Dirty Nets : 0
[04/28 18:24:22    310s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[04/28 18:24:22    310s] Reset Dirty Nets : 0
[04/28 18:24:22    310s] 
[04/28 18:24:22    310s] globalDetailRoute
[04/28 18:24:22    310s] 
[04/28 18:24:22    310s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[04/28 18:24:22    310s] #setNanoRouteMode -routeInsertAntennaDiode true
[04/28 18:24:22    310s] #setNanoRouteMode -routeWithEco true
[04/28 18:24:22    310s] #setNanoRouteMode -routeWithSiDriven false
[04/28 18:24:22    310s] ### Time Record (globalDetailRoute) is installed.
[04/28 18:24:22    310s] #Start globalDetailRoute on Thu Apr 28 18:24:22 2022
[04/28 18:24:22    310s] #
[04/28 18:24:22    310s] ### Time Record (Pre Callback) is installed.
[04/28 18:24:22    310s] Closing parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d': 9706 access done (mem: 1365.770M)
[04/28 18:24:22    310s] ### Time Record (Pre Callback) is uninstalled.
[04/28 18:24:22    310s] ### Time Record (DB Import) is installed.
[04/28 18:24:22    310s] ### Time Record (Timing Data Generation) is installed.
[04/28 18:24:22    310s] ### Time Record (Timing Data Generation) is uninstalled.
[04/28 18:24:22    310s] ### Net info: total nets: 4881
[04/28 18:24:22    310s] ### Net info: dirty nets: 0
[04/28 18:24:22    310s] ### Net info: marked as disconnected nets: 0
[04/28 18:24:22    311s] #num needed restored net=0
[04/28 18:24:22    311s] #need_extraction net=0 (total=4881)
[04/28 18:24:22    311s] ### Net info: fully routed nets: 4858
[04/28 18:24:22    311s] ### Net info: trivial (< 2 pins) nets: 23
[04/28 18:24:22    311s] ### Net info: unrouted nets: 0
[04/28 18:24:22    311s] ### Net info: re-extraction nets: 0
[04/28 18:24:22    311s] ### Net info: ignored nets: 0
[04/28 18:24:22    311s] ### Net info: skip routing nets: 0
[04/28 18:24:22    311s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[04/28 18:24:22    311s] #Processed 2 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[04/28 18:24:22    311s] #(1 inst marked dirty, reset pre-exisiting dirty flag on 1 inst, 6 nets marked need extraction)
[04/28 18:24:22    311s] ### Time Record (DB Import) is uninstalled.
[04/28 18:24:22    311s] #NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
[04/28 18:24:22    311s] #RTESIG:78da8dd0410b82401005e0cefd8a61f56090b6b3ebee8e4703af16525dc54023900477fd
[04/28 18:24:22    311s] #       ff195db375aeefe30dbc20bc151530cc1214b1e5646a84b2c20cb94863246e0e98d57374
[04/28 18:24:22    311s] #       3db26d109ece174282aee96d0bd17d18fa3d4cb61dc1b6ce3d5f8fddd7a0d004324d887f
[04/28 18:24:22    311s] #       0ea2ae1f1ab72033f4d749ae5720b502a5a904969797a22c73069175e31cfea64a2870e3
[04/28 18:24:22    311s] #       f4b74e91f61a2da4df90f01aa3fdbf8c51fe0d8c31de2242016c71a0cd1b16d6a933
[04/28 18:24:22    311s] #
[04/28 18:24:22    311s] #Skip comparing routing design signature in db-snapshot flow
[04/28 18:24:22    311s] #RTESIG:78da8dd0410b82401005e0cefd8a61f56090b6b3ebee8e4703af16525dc54023900477fd
[04/28 18:24:22    311s] #       ff195db375aeefe30dbc20bc151530cc1214b1e5646a84b2c20cb94863246e0e98d57374
[04/28 18:24:22    311s] #       3db26d109ece174282aee96d0bd17d18fa3d4cb61dc1b6ce3d5f8fddd7a0d004324d887f
[04/28 18:24:22    311s] #       0ea2ae1f1ab72033f4d749ae5720b502a5a904969797a22c73069175e31cfea64a2870e3
[04/28 18:24:22    311s] #       f4b74e91f61a2da4df90f01aa3fdbf8c51fe0d8c31de2242016c71a0cd1b16d6a933
[04/28 18:24:22    311s] #
[04/28 18:24:22    311s] ### Time Record (Data Preparation) is installed.
[04/28 18:24:22    311s] #Start routing data preparation on Thu Apr 28 18:24:22 2022
[04/28 18:24:22    311s] #
[04/28 18:24:22    311s] #Minimum voltage of a net in the design = 0.000.
[04/28 18:24:22    311s] #Maximum voltage of a net in the design = 1.080.
[04/28 18:24:22    311s] #Voltage range [0.000 - 1.080] has 4879 nets.
[04/28 18:24:22    311s] #Voltage range [1.080 - 1.080] has 1 net.
[04/28 18:24:22    311s] #Voltage range [0.000 - 0.000] has 1 net.
[04/28 18:24:22    311s] ### Time Record (Cell Pin Access) is installed.
[04/28 18:24:22    311s] ### Time Record (Cell Pin Access) is uninstalled.
[04/28 18:24:22    311s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[04/28 18:24:22    311s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[04/28 18:24:22    311s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[04/28 18:24:22    311s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[04/28 18:24:22    311s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[04/28 18:24:22    311s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[04/28 18:24:22    311s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[04/28 18:24:22    311s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[04/28 18:24:22    311s] #Regenerating Ggrids automatically.
[04/28 18:24:22    311s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[04/28 18:24:22    311s] #Using automatically generated G-grids.
[04/28 18:24:22    311s] #Done routing data preparation.
[04/28 18:24:22    311s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1086.44 (MB), peak = 1165.35 (MB)
[04/28 18:24:22    311s] ### Time Record (Data Preparation) is uninstalled.
[04/28 18:24:22    311s] ### Time Record (Special Wire Merging) is installed.
[04/28 18:24:22    311s] #Merging special wires: starts on Thu Apr 28 18:24:22 2022 with memory = 1086.44 (MB), peak = 1165.35 (MB)
[04/28 18:24:22    311s] #
[04/28 18:24:22    311s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:22    311s] ### Time Record (Special Wire Merging) is uninstalled.
[04/28 18:24:22    311s] #WARNING (NRDB-1005) Cannot establish connection to PIN A0 at ( 202.97000 93.57500 ) on METAL1 for NET r417/n550. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/28 18:24:22    311s] #WARNING (NRDB-1005) Cannot establish connection to PIN B0 at ( 202.24500 93.71500 ) on METAL1 for NET r417/n442. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/28 18:24:22    311s] #WARNING (NRDB-1005) Cannot establish connection to PIN Y at ( 202.18500 93.66000 ) on METAL1 for NET r417/n440. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[04/28 18:24:22    311s] #
[04/28 18:24:22    311s] #Connectivity extraction summary:
[04/28 18:24:22    311s] #4 routed nets are extracted.
[04/28 18:24:22    311s] #    3 (0.06%) extracted nets are partially routed.
[04/28 18:24:22    311s] #4854 routed net(s) are imported.
[04/28 18:24:22    311s] #23 nets are fixed|skipped|trivial (not extracted).
[04/28 18:24:22    311s] #Total number of nets = 4881.
[04/28 18:24:22    311s] #
[04/28 18:24:22    311s] #Found 0 nets for post-route si or timing fixing.
[04/28 18:24:22    311s] #
[04/28 18:24:22    311s] #Finished routing data preparation on Thu Apr 28 18:24:22 2022
[04/28 18:24:22    311s] #
[04/28 18:24:22    311s] #Cpu time = 00:00:00
[04/28 18:24:22    311s] #Elapsed time = 00:00:00
[04/28 18:24:22    311s] #Increased memory = 3.88 (MB)
[04/28 18:24:22    311s] #Total memory = 1086.49 (MB)
[04/28 18:24:22    311s] #Peak memory = 1165.35 (MB)
[04/28 18:24:22    311s] #
[04/28 18:24:22    311s] ### Time Record (Global Routing) is installed.
[04/28 18:24:22    311s] #
[04/28 18:24:22    311s] #Start global routing on Thu Apr 28 18:24:22 2022
[04/28 18:24:22    311s] #
[04/28 18:24:22    311s] #
[04/28 18:24:22    311s] #Start global routing initialization on Thu Apr 28 18:24:22 2022
[04/28 18:24:22    311s] #
[04/28 18:24:22    311s] #Number of eco nets is 3
[04/28 18:24:22    311s] #
[04/28 18:24:22    311s] #Start global routing data preparation on Thu Apr 28 18:24:22 2022
[04/28 18:24:22    311s] #
[04/28 18:24:22    311s] ### build_merged_routing_blockage_rect_list starts on Thu Apr 28 18:24:22 2022 with memory = 1086.49 (MB), peak = 1165.35 (MB)
[04/28 18:24:22    311s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:22    311s] #Start routing resource analysis on Thu Apr 28 18:24:22 2022
[04/28 18:24:22    311s] #
[04/28 18:24:22    311s] ### init_is_bin_blocked starts on Thu Apr 28 18:24:22 2022 with memory = 1086.49 (MB), peak = 1165.35 (MB)
[04/28 18:24:22    311s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:22    311s] ### PDHT_Row_Thread::compute_flow_cap starts on Thu Apr 28 18:24:22 2022 with memory = 1086.90 (MB), peak = 1165.35 (MB)
[04/28 18:24:22    311s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:22    311s] ### adjust_flow_cap starts on Thu Apr 28 18:24:22 2022 with memory = 1086.90 (MB), peak = 1165.35 (MB)
[04/28 18:24:22    311s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:22    311s] ### adjust_partial_route_blockage starts on Thu Apr 28 18:24:22 2022 with memory = 1086.90 (MB), peak = 1165.35 (MB)
[04/28 18:24:22    311s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:22    311s] ### set_via_blocked starts on Thu Apr 28 18:24:22 2022 with memory = 1086.90 (MB), peak = 1165.35 (MB)
[04/28 18:24:22    311s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:22    311s] ### copy_flow starts on Thu Apr 28 18:24:22 2022 with memory = 1086.90 (MB), peak = 1165.35 (MB)
[04/28 18:24:22    311s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:22    311s] #Routing resource analysis is done on Thu Apr 28 18:24:22 2022
[04/28 18:24:22    311s] #
[04/28 18:24:22    311s] ### report_flow_cap starts on Thu Apr 28 18:24:22 2022 with memory = 1086.90 (MB), peak = 1165.35 (MB)
[04/28 18:24:22    311s] #  Resource Analysis:
[04/28 18:24:22    311s] #
[04/28 18:24:22    311s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/28 18:24:22    311s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/28 18:24:22    311s] #  --------------------------------------------------------------
[04/28 18:24:22    311s] #  METAL1         H         808           0        2916    49.83%
[04/28 18:24:22    311s] #  METAL2         V         726           0        2916     0.00%
[04/28 18:24:22    311s] #  METAL3         H         808           0        2916     0.00%
[04/28 18:24:22    311s] #  METAL4         V         676          50        2916     0.00%
[04/28 18:24:22    311s] #  METAL5         H         785          23        2916     0.00%
[04/28 18:24:22    311s] #  METAL6         V         726           0        2916     0.00%
[04/28 18:24:22    311s] #  METAL7         H         808           0        2916     0.00%
[04/28 18:24:22    311s] #  METAL8         V         290           0        2916     0.00%
[04/28 18:24:22    311s] #  --------------------------------------------------------------
[04/28 18:24:22    311s] #  Total                   5628       1.20%       23328     6.23%
[04/28 18:24:22    311s] #
[04/28 18:24:22    311s] #  15 nets (0.31%) with 1 preferred extra spacing.
[04/28 18:24:22    311s] #
[04/28 18:24:22    311s] #
[04/28 18:24:22    311s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:22    311s] ### analyze_m2_tracks starts on Thu Apr 28 18:24:22 2022 with memory = 1086.90 (MB), peak = 1165.35 (MB)
[04/28 18:24:22    311s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:22    311s] ### report_initial_resource starts on Thu Apr 28 18:24:22 2022 with memory = 1086.90 (MB), peak = 1165.35 (MB)
[04/28 18:24:22    311s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:22    311s] ### mark_pg_pins_accessibility starts on Thu Apr 28 18:24:22 2022 with memory = 1086.90 (MB), peak = 1165.35 (MB)
[04/28 18:24:22    311s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:22    311s] ### set_net_region starts on Thu Apr 28 18:24:22 2022 with memory = 1086.90 (MB), peak = 1165.35 (MB)
[04/28 18:24:22    311s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:22    311s] #
[04/28 18:24:22    311s] #Global routing data preparation is done on Thu Apr 28 18:24:22 2022
[04/28 18:24:22    311s] #
[04/28 18:24:22    311s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1086.90 (MB), peak = 1165.35 (MB)
[04/28 18:24:22    311s] #
[04/28 18:24:22    311s] ### prepare_level starts on Thu Apr 28 18:24:22 2022 with memory = 1086.90 (MB), peak = 1165.35 (MB)
[04/28 18:24:22    311s] ### init level 1 starts on Thu Apr 28 18:24:22 2022 with memory = 1086.90 (MB), peak = 1165.35 (MB)
[04/28 18:24:22    311s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:22    311s] ### Level 1 hgrid = 54 X 54
[04/28 18:24:22    311s] ### prepare_level_flow starts on Thu Apr 28 18:24:22 2022 with memory = 1086.90 (MB), peak = 1165.35 (MB)
[04/28 18:24:22    311s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:22    311s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:23    311s] #
[04/28 18:24:23    311s] #Global routing initialization is done on Thu Apr 28 18:24:23 2022
[04/28 18:24:23    311s] #
[04/28 18:24:23    311s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1086.90 (MB), peak = 1165.35 (MB)
[04/28 18:24:23    311s] #
[04/28 18:24:23    311s] #start global routing iteration 1...
[04/28 18:24:23    311s] ### init_flow_edge starts on Thu Apr 28 18:24:23 2022 with memory = 1086.90 (MB), peak = 1165.35 (MB)
[04/28 18:24:23    311s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:23    311s] ### routing at level 1 (topmost level) iter 0
[04/28 18:24:23    311s] ### measure_qor starts on Thu Apr 28 18:24:23 2022 with memory = 1087.29 (MB), peak = 1165.35 (MB)
[04/28 18:24:23    311s] ### measure_congestion starts on Thu Apr 28 18:24:23 2022 with memory = 1087.29 (MB), peak = 1165.35 (MB)
[04/28 18:24:23    311s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:23    311s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:23    311s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1087.29 (MB), peak = 1165.35 (MB)
[04/28 18:24:23    311s] #
[04/28 18:24:23    311s] #start global routing iteration 2...
[04/28 18:24:23    311s] ### routing at level 1 (topmost level) iter 1
[04/28 18:24:23    311s] ### measure_qor starts on Thu Apr 28 18:24:23 2022 with memory = 1087.29 (MB), peak = 1165.35 (MB)
[04/28 18:24:23    311s] ### measure_congestion starts on Thu Apr 28 18:24:23 2022 with memory = 1087.29 (MB), peak = 1165.35 (MB)
[04/28 18:24:23    311s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:23    311s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:23    311s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1087.29 (MB), peak = 1165.35 (MB)
[04/28 18:24:23    311s] #
[04/28 18:24:23    311s] ### route_end starts on Thu Apr 28 18:24:23 2022 with memory = 1087.29 (MB), peak = 1165.35 (MB)
[04/28 18:24:23    311s] #
[04/28 18:24:23    311s] #Total number of trivial nets (e.g. < 2 pins) = 23 (skipped).
[04/28 18:24:23    311s] #Total number of routable nets = 4858.
[04/28 18:24:23    311s] #Total number of nets in the design = 4881.
[04/28 18:24:23    311s] #
[04/28 18:24:23    311s] #3 routable nets have only global wires.
[04/28 18:24:23    311s] #4855 routable nets have only detail routed wires.
[04/28 18:24:23    311s] #15 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[04/28 18:24:23    311s] #
[04/28 18:24:23    311s] #Routed nets constraints summary:
[04/28 18:24:23    311s] #-----------------------------
[04/28 18:24:23    311s] #        Rules   Unconstrained  
[04/28 18:24:23    311s] #-----------------------------
[04/28 18:24:23    311s] #      Default               3  
[04/28 18:24:23    311s] #-----------------------------
[04/28 18:24:23    311s] #        Total               3  
[04/28 18:24:23    311s] #-----------------------------
[04/28 18:24:23    311s] #
[04/28 18:24:23    311s] #Routing constraints summary of the whole design:
[04/28 18:24:23    311s] #------------------------------------------------
[04/28 18:24:23    311s] #        Rules   Pref Extra Space   Unconstrained  
[04/28 18:24:23    311s] #------------------------------------------------
[04/28 18:24:23    311s] #      Default                 15            4843  
[04/28 18:24:23    311s] #------------------------------------------------
[04/28 18:24:23    311s] #        Total                 15            4843  
[04/28 18:24:23    311s] #------------------------------------------------
[04/28 18:24:23    311s] #
[04/28 18:24:23    311s] ### cal_base_flow starts on Thu Apr 28 18:24:23 2022 with memory = 1087.29 (MB), peak = 1165.35 (MB)
[04/28 18:24:23    311s] ### init_flow_edge starts on Thu Apr 28 18:24:23 2022 with memory = 1087.29 (MB), peak = 1165.35 (MB)
[04/28 18:24:23    311s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:23    311s] ### cal_flow starts on Thu Apr 28 18:24:23 2022 with memory = 1087.29 (MB), peak = 1165.35 (MB)
[04/28 18:24:23    311s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:23    311s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:23    311s] ### report_overcon starts on Thu Apr 28 18:24:23 2022 with memory = 1087.29 (MB), peak = 1165.35 (MB)
[04/28 18:24:23    311s] #
[04/28 18:24:23    311s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/28 18:24:23    311s] #
[04/28 18:24:23    311s] #                 OverCon          
[04/28 18:24:23    311s] #                  #Gcell    %Gcell
[04/28 18:24:23    311s] #     Layer           (1)   OverCon  Flow/Cap
[04/28 18:24:23    311s] #  ----------------------------------------------
[04/28 18:24:23    311s] #  METAL1        0(0.00%)   (0.00%)     0.33  
[04/28 18:24:23    311s] #  METAL2        0(0.00%)   (0.00%)     0.47  
[04/28 18:24:23    311s] #  METAL3        0(0.00%)   (0.00%)     0.30  
[04/28 18:24:23    311s] #  METAL4        0(0.00%)   (0.00%)     0.17  
[04/28 18:24:23    311s] #  METAL5        0(0.00%)   (0.00%)     0.03  
[04/28 18:24:23    311s] #  METAL6        0(0.00%)   (0.00%)     0.00  
[04/28 18:24:23    311s] #  METAL7        0(0.00%)   (0.00%)     0.00  
[04/28 18:24:23    311s] #  METAL8        0(0.00%)   (0.00%)     0.00  
[04/28 18:24:23    311s] #  ----------------------------------------------
[04/28 18:24:23    311s] #     Total      0(0.00%)   (0.00%)
[04/28 18:24:23    311s] #
[04/28 18:24:23    311s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[04/28 18:24:23    311s] #  Overflow after GR: 0.00% H + 0.00% V
[04/28 18:24:23    311s] #
[04/28 18:24:23    311s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:23    311s] ### cal_base_flow starts on Thu Apr 28 18:24:23 2022 with memory = 1087.29 (MB), peak = 1165.35 (MB)
[04/28 18:24:23    311s] ### init_flow_edge starts on Thu Apr 28 18:24:23 2022 with memory = 1087.29 (MB), peak = 1165.35 (MB)
[04/28 18:24:23    311s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:23    311s] ### cal_flow starts on Thu Apr 28 18:24:23 2022 with memory = 1087.29 (MB), peak = 1165.35 (MB)
[04/28 18:24:23    311s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:23    311s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:23    311s] ### export_cong_map starts on Thu Apr 28 18:24:23 2022 with memory = 1087.29 (MB), peak = 1165.35 (MB)
[04/28 18:24:23    311s] ### PDZT_Export::export_cong_map starts on Thu Apr 28 18:24:23 2022 with memory = 1087.29 (MB), peak = 1165.35 (MB)
[04/28 18:24:23    311s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:23    311s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:23    311s] ### import_cong_map starts on Thu Apr 28 18:24:23 2022 with memory = 1087.29 (MB), peak = 1165.35 (MB)
[04/28 18:24:23    311s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:23    311s] ### update starts on Thu Apr 28 18:24:23 2022 with memory = 1087.29 (MB), peak = 1165.35 (MB)
[04/28 18:24:23    311s] #Complete Global Routing.
[04/28 18:24:23    311s] #Total number of nets with non-default rule or having extra spacing = 15
[04/28 18:24:23    311s] #Total wire length = 116613 um.
[04/28 18:24:23    311s] #Total half perimeter of net bounding box = 101146 um.
[04/28 18:24:23    311s] #Total wire length on LAYER METAL1 = 4798 um.
[04/28 18:24:23    311s] #Total wire length on LAYER METAL2 = 39899 um.
[04/28 18:24:23    311s] #Total wire length on LAYER METAL3 = 40919 um.
[04/28 18:24:23    311s] #Total wire length on LAYER METAL4 = 25288 um.
[04/28 18:24:23    311s] #Total wire length on LAYER METAL5 = 5700 um.
[04/28 18:24:23    311s] #Total wire length on LAYER METAL6 = 9 um.
[04/28 18:24:23    311s] #Total wire length on LAYER METAL7 = 0 um.
[04/28 18:24:23    311s] #Total wire length on LAYER METAL8 = 0 um.
[04/28 18:24:23    311s] #Total number of vias = 26512
[04/28 18:24:23    311s] #Up-Via Summary (total 26512):
[04/28 18:24:23    311s] #           
[04/28 18:24:23    311s] #-----------------------
[04/28 18:24:23    311s] # METAL1          15175
[04/28 18:24:23    311s] # METAL2           8553
[04/28 18:24:23    311s] # METAL3           2475
[04/28 18:24:23    311s] # METAL4            307
[04/28 18:24:23    311s] # METAL5              2
[04/28 18:24:23    311s] #-----------------------
[04/28 18:24:23    311s] #                 26512 
[04/28 18:24:23    311s] #
[04/28 18:24:23    311s] ### update cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:23    311s] ### report_overcon starts on Thu Apr 28 18:24:23 2022 with memory = 1087.71 (MB), peak = 1165.35 (MB)
[04/28 18:24:23    311s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:23    311s] ### report_overcon starts on Thu Apr 28 18:24:23 2022 with memory = 1087.71 (MB), peak = 1165.35 (MB)
[04/28 18:24:23    311s] #Max overcon = 0 track.
[04/28 18:24:23    311s] #Total overcon = 0.00%.
[04/28 18:24:23    311s] #Worst layer Gcell overcon rate = 0.00%.
[04/28 18:24:23    311s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:23    311s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
[04/28 18:24:23    311s] #
[04/28 18:24:23    311s] #Global routing statistics:
[04/28 18:24:23    311s] #Cpu time = 00:00:00
[04/28 18:24:23    311s] #Elapsed time = 00:00:00
[04/28 18:24:23    311s] #Increased memory = 1.22 (MB)
[04/28 18:24:23    311s] #Total memory = 1087.71 (MB)
[04/28 18:24:23    311s] #Peak memory = 1165.35 (MB)
[04/28 18:24:23    311s] #
[04/28 18:24:23    311s] #Finished global routing on Thu Apr 28 18:24:23 2022
[04/28 18:24:23    311s] #
[04/28 18:24:23    311s] #
[04/28 18:24:23    311s] ### Time Record (Global Routing) is uninstalled.
[04/28 18:24:23    311s] ### Time Record (Track Assignment) is installed.
[04/28 18:24:23    311s] ### Time Record (Track Assignment) is uninstalled.
[04/28 18:24:23    311s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1086.88 (MB), peak = 1165.35 (MB)
[04/28 18:24:23    311s] ### Time Record (Track Assignment) is installed.
[04/28 18:24:23    311s] #Start Track Assignment.
[04/28 18:24:23    311s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[04/28 18:24:23    311s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[04/28 18:24:23    311s] #Complete Track Assignment.
[04/28 18:24:23    311s] #Total number of nets with non-default rule or having extra spacing = 15
[04/28 18:24:23    311s] #Total wire length = 116613 um.
[04/28 18:24:23    311s] #Total half perimeter of net bounding box = 101146 um.
[04/28 18:24:23    311s] #Total wire length on LAYER METAL1 = 4798 um.
[04/28 18:24:23    311s] #Total wire length on LAYER METAL2 = 39899 um.
[04/28 18:24:23    311s] #Total wire length on LAYER METAL3 = 40919 um.
[04/28 18:24:23    311s] #Total wire length on LAYER METAL4 = 25288 um.
[04/28 18:24:23    311s] #Total wire length on LAYER METAL5 = 5700 um.
[04/28 18:24:23    311s] #Total wire length on LAYER METAL6 = 9 um.
[04/28 18:24:23    311s] #Total wire length on LAYER METAL7 = 0 um.
[04/28 18:24:23    311s] #Total wire length on LAYER METAL8 = 0 um.
[04/28 18:24:23    311s] #Total number of vias = 26512
[04/28 18:24:23    311s] #Up-Via Summary (total 26512):
[04/28 18:24:23    311s] #           
[04/28 18:24:23    311s] #-----------------------
[04/28 18:24:23    311s] # METAL1          15175
[04/28 18:24:23    311s] # METAL2           8553
[04/28 18:24:23    311s] # METAL3           2475
[04/28 18:24:23    311s] # METAL4            307
[04/28 18:24:23    311s] # METAL5              2
[04/28 18:24:23    311s] #-----------------------
[04/28 18:24:23    311s] #                 26512 
[04/28 18:24:23    311s] #
[04/28 18:24:23    311s] ### Time Record (Track Assignment) is uninstalled.
[04/28 18:24:23    311s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1087.36 (MB), peak = 1165.35 (MB)
[04/28 18:24:23    311s] #
[04/28 18:24:23    311s] #number of short segments in preferred routing layers
[04/28 18:24:23    311s] #	
[04/28 18:24:23    311s] #	
[04/28 18:24:23    311s] #
[04/28 18:24:23    311s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/28 18:24:23    311s] #Cpu time = 00:00:01
[04/28 18:24:23    311s] #Elapsed time = 00:00:01
[04/28 18:24:23    311s] #Increased memory = 4.86 (MB)
[04/28 18:24:23    311s] #Total memory = 1087.48 (MB)
[04/28 18:24:23    311s] #Peak memory = 1165.35 (MB)
[04/28 18:24:23    311s] ### Time Record (Detail Routing) is installed.
[04/28 18:24:23    311s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[04/28 18:24:23    311s] #
[04/28 18:24:23    311s] #Start Detail Routing..
[04/28 18:24:23    311s] #start initial detail routing ...
[04/28 18:24:23    311s] ### Design has 0 dirty nets, 11 dirty-areas)
[04/28 18:24:23    312s] # ECO: 0.0% of the total area was rechecked for DRC, and 1.2% required routing.
[04/28 18:24:23    312s] #   number of violations = 0
[04/28 18:24:23    312s] #1 out of 4320 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[04/28 18:24:23    312s] #0.0% of the total area is being checked for drcs
[04/28 18:24:23    312s] #0.0% of the total area was checked
[04/28 18:24:23    312s] #   number of violations = 0
[04/28 18:24:23    312s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1101.21 (MB), peak = 1165.35 (MB)
[04/28 18:24:23    312s] #Complete Detail Routing.
[04/28 18:24:23    312s] #Total number of nets with non-default rule or having extra spacing = 15
[04/28 18:24:23    312s] #Total wire length = 116622 um.
[04/28 18:24:23    312s] #Total half perimeter of net bounding box = 101146 um.
[04/28 18:24:23    312s] #Total wire length on LAYER METAL1 = 4798 um.
[04/28 18:24:23    312s] #Total wire length on LAYER METAL2 = 39901 um.
[04/28 18:24:23    312s] #Total wire length on LAYER METAL3 = 40926 um.
[04/28 18:24:23    312s] #Total wire length on LAYER METAL4 = 25288 um.
[04/28 18:24:23    312s] #Total wire length on LAYER METAL5 = 5700 um.
[04/28 18:24:23    312s] #Total wire length on LAYER METAL6 = 9 um.
[04/28 18:24:23    312s] #Total wire length on LAYER METAL7 = 0 um.
[04/28 18:24:23    312s] #Total wire length on LAYER METAL8 = 0 um.
[04/28 18:24:23    312s] #Total number of vias = 26519
[04/28 18:24:23    312s] #Up-Via Summary (total 26519):
[04/28 18:24:23    312s] #           
[04/28 18:24:23    312s] #-----------------------
[04/28 18:24:23    312s] # METAL1          15176
[04/28 18:24:23    312s] # METAL2           8559
[04/28 18:24:23    312s] # METAL3           2475
[04/28 18:24:23    312s] # METAL4            307
[04/28 18:24:23    312s] # METAL5              2
[04/28 18:24:23    312s] #-----------------------
[04/28 18:24:23    312s] #                 26519 
[04/28 18:24:23    312s] #
[04/28 18:24:23    312s] #Total number of DRC violations = 0
[04/28 18:24:23    312s] ### Time Record (Detail Routing) is uninstalled.
[04/28 18:24:23    312s] #Cpu time = 00:00:01
[04/28 18:24:23    312s] #Elapsed time = 00:00:01
[04/28 18:24:23    312s] #Increased memory = 1.06 (MB)
[04/28 18:24:23    312s] #Total memory = 1088.54 (MB)
[04/28 18:24:23    312s] #Peak memory = 1165.35 (MB)
[04/28 18:24:23    312s] ### Time Record (Antenna Fixing) is installed.
[04/28 18:24:23    312s] #
[04/28 18:24:23    312s] #start routing for process antenna violation fix ...
[04/28 18:24:23    312s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[04/28 18:24:24    312s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1090.39 (MB), peak = 1165.35 (MB)
[04/28 18:24:24    312s] #
[04/28 18:24:24    312s] #Total number of nets with non-default rule or having extra spacing = 15
[04/28 18:24:24    312s] #Total wire length = 116622 um.
[04/28 18:24:24    312s] #Total half perimeter of net bounding box = 101146 um.
[04/28 18:24:24    312s] #Total wire length on LAYER METAL1 = 4798 um.
[04/28 18:24:24    312s] #Total wire length on LAYER METAL2 = 39901 um.
[04/28 18:24:24    312s] #Total wire length on LAYER METAL3 = 40926 um.
[04/28 18:24:24    312s] #Total wire length on LAYER METAL4 = 25288 um.
[04/28 18:24:24    312s] #Total wire length on LAYER METAL5 = 5700 um.
[04/28 18:24:24    312s] #Total wire length on LAYER METAL6 = 9 um.
[04/28 18:24:24    312s] #Total wire length on LAYER METAL7 = 0 um.
[04/28 18:24:24    312s] #Total wire length on LAYER METAL8 = 0 um.
[04/28 18:24:24    312s] #Total number of vias = 26519
[04/28 18:24:24    312s] #Up-Via Summary (total 26519):
[04/28 18:24:24    312s] #           
[04/28 18:24:24    312s] #-----------------------
[04/28 18:24:24    312s] # METAL1          15176
[04/28 18:24:24    312s] # METAL2           8559
[04/28 18:24:24    312s] # METAL3           2475
[04/28 18:24:24    312s] # METAL4            307
[04/28 18:24:24    312s] # METAL5              2
[04/28 18:24:24    312s] #-----------------------
[04/28 18:24:24    312s] #                 26519 
[04/28 18:24:24    312s] #
[04/28 18:24:24    312s] #Total number of DRC violations = 0
[04/28 18:24:24    312s] #Total number of net violated process antenna rule = 0
[04/28 18:24:24    312s] #
[04/28 18:24:24    312s] #
[04/28 18:24:24    312s] #Total number of nets with non-default rule or having extra spacing = 15
[04/28 18:24:24    312s] #Total wire length = 116622 um.
[04/28 18:24:24    312s] #Total half perimeter of net bounding box = 101146 um.
[04/28 18:24:24    312s] #Total wire length on LAYER METAL1 = 4798 um.
[04/28 18:24:24    312s] #Total wire length on LAYER METAL2 = 39901 um.
[04/28 18:24:24    312s] #Total wire length on LAYER METAL3 = 40926 um.
[04/28 18:24:24    312s] #Total wire length on LAYER METAL4 = 25288 um.
[04/28 18:24:24    312s] #Total wire length on LAYER METAL5 = 5700 um.
[04/28 18:24:24    312s] #Total wire length on LAYER METAL6 = 9 um.
[04/28 18:24:24    312s] #Total wire length on LAYER METAL7 = 0 um.
[04/28 18:24:24    312s] #Total wire length on LAYER METAL8 = 0 um.
[04/28 18:24:24    312s] #Total number of vias = 26519
[04/28 18:24:24    312s] #Up-Via Summary (total 26519):
[04/28 18:24:24    312s] #           
[04/28 18:24:24    312s] #-----------------------
[04/28 18:24:24    312s] # METAL1          15176
[04/28 18:24:24    312s] # METAL2           8559
[04/28 18:24:24    312s] # METAL3           2475
[04/28 18:24:24    312s] # METAL4            307
[04/28 18:24:24    312s] # METAL5              2
[04/28 18:24:24    312s] #-----------------------
[04/28 18:24:24    312s] #                 26519 
[04/28 18:24:24    312s] #
[04/28 18:24:24    312s] #Total number of DRC violations = 0
[04/28 18:24:24    312s] #Total number of net violated process antenna rule = 0
[04/28 18:24:24    312s] #
[04/28 18:24:24    312s] ### Time Record (Antenna Fixing) is uninstalled.
[04/28 18:24:24    312s] ### Time Record (Post Route Wire Spreading) is installed.
[04/28 18:24:24    312s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[04/28 18:24:24    313s] #
[04/28 18:24:24    313s] #Start Post Route wire spreading..
[04/28 18:24:24    313s] #
[04/28 18:24:24    313s] #Start data preparation for wire spreading...
[04/28 18:24:24    313s] #
[04/28 18:24:24    313s] #Data preparation is done on Thu Apr 28 18:24:24 2022
[04/28 18:24:24    313s] #
[04/28 18:24:25    313s] #
[04/28 18:24:25    313s] #Start Post Route Wire Spread.
[04/28 18:24:25    313s] #Done with 126 horizontal wires in 1 hboxes and 55 vertical wires in 1 hboxes.
[04/28 18:24:25    313s] #Complete Post Route Wire Spread.
[04/28 18:24:25    313s] #
[04/28 18:24:25    313s] #Total number of nets with non-default rule or having extra spacing = 15
[04/28 18:24:25    313s] #Total wire length = 116655 um.
[04/28 18:24:25    313s] #Total half perimeter of net bounding box = 101146 um.
[04/28 18:24:25    313s] #Total wire length on LAYER METAL1 = 4798 um.
[04/28 18:24:25    313s] #Total wire length on LAYER METAL2 = 39911 um.
[04/28 18:24:25    313s] #Total wire length on LAYER METAL3 = 40937 um.
[04/28 18:24:25    313s] #Total wire length on LAYER METAL4 = 25300 um.
[04/28 18:24:25    313s] #Total wire length on LAYER METAL5 = 5700 um.
[04/28 18:24:25    313s] #Total wire length on LAYER METAL6 = 9 um.
[04/28 18:24:25    313s] #Total wire length on LAYER METAL7 = 0 um.
[04/28 18:24:25    313s] #Total wire length on LAYER METAL8 = 0 um.
[04/28 18:24:25    313s] #Total number of vias = 26519
[04/28 18:24:25    313s] #Up-Via Summary (total 26519):
[04/28 18:24:25    313s] #           
[04/28 18:24:25    313s] #-----------------------
[04/28 18:24:25    313s] # METAL1          15176
[04/28 18:24:25    313s] # METAL2           8559
[04/28 18:24:25    313s] # METAL3           2475
[04/28 18:24:25    313s] # METAL4            307
[04/28 18:24:25    313s] # METAL5              2
[04/28 18:24:25    313s] #-----------------------
[04/28 18:24:25    313s] #                 26519 
[04/28 18:24:25    313s] #
[04/28 18:24:25    313s] #   number of violations = 0
[04/28 18:24:25    313s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1105.51 (MB), peak = 1165.35 (MB)
[04/28 18:24:25    313s] #CELL_VIEW IOTDF,init has no DRC violation.
[04/28 18:24:25    313s] #Total number of DRC violations = 0
[04/28 18:24:25    313s] #Total number of net violated process antenna rule = 0
[04/28 18:24:25    313s] #Post Route wire spread is done.
[04/28 18:24:25    313s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[04/28 18:24:25    313s] #Total number of nets with non-default rule or having extra spacing = 15
[04/28 18:24:25    313s] #Total wire length = 116655 um.
[04/28 18:24:25    313s] #Total half perimeter of net bounding box = 101146 um.
[04/28 18:24:25    313s] #Total wire length on LAYER METAL1 = 4798 um.
[04/28 18:24:25    313s] #Total wire length on LAYER METAL2 = 39911 um.
[04/28 18:24:25    313s] #Total wire length on LAYER METAL3 = 40937 um.
[04/28 18:24:25    313s] #Total wire length on LAYER METAL4 = 25300 um.
[04/28 18:24:25    313s] #Total wire length on LAYER METAL5 = 5700 um.
[04/28 18:24:25    313s] #Total wire length on LAYER METAL6 = 9 um.
[04/28 18:24:25    313s] #Total wire length on LAYER METAL7 = 0 um.
[04/28 18:24:25    313s] #Total wire length on LAYER METAL8 = 0 um.
[04/28 18:24:25    313s] #Total number of vias = 26519
[04/28 18:24:25    313s] #Up-Via Summary (total 26519):
[04/28 18:24:25    313s] #           
[04/28 18:24:25    313s] #-----------------------
[04/28 18:24:25    313s] # METAL1          15176
[04/28 18:24:25    313s] # METAL2           8559
[04/28 18:24:25    313s] # METAL3           2475
[04/28 18:24:25    313s] # METAL4            307
[04/28 18:24:25    313s] # METAL5              2
[04/28 18:24:25    313s] #-----------------------
[04/28 18:24:25    313s] #                 26519 
[04/28 18:24:25    313s] #
[04/28 18:24:25    313s] #detailRoute Statistics:
[04/28 18:24:25    313s] #Cpu time = 00:00:02
[04/28 18:24:25    313s] #Elapsed time = 00:00:02
[04/28 18:24:25    313s] #Increased memory = 1.25 (MB)
[04/28 18:24:25    313s] #Total memory = 1088.73 (MB)
[04/28 18:24:25    313s] #Peak memory = 1165.35 (MB)
[04/28 18:24:25    313s] #Skip updating routing design signature in db-snapshot flow
[04/28 18:24:25    313s] ### Time Record (DB Export) is installed.
[04/28 18:24:25    313s] ### Time Record (DB Export) is uninstalled.
[04/28 18:24:25    313s] ### Time Record (Post Callback) is installed.
[04/28 18:24:25    313s] ### Time Record (Post Callback) is uninstalled.
[04/28 18:24:25    313s] #
[04/28 18:24:25    313s] #globalDetailRoute statistics:
[04/28 18:24:25    313s] #Cpu time = 00:00:03
[04/28 18:24:25    313s] #Elapsed time = 00:00:03
[04/28 18:24:25    313s] #Increased memory = -26.92 (MB)
[04/28 18:24:25    313s] #Total memory = 1062.84 (MB)
[04/28 18:24:25    313s] #Peak memory = 1165.35 (MB)
[04/28 18:24:25    313s] #Number of warnings = 4
[04/28 18:24:25    313s] #Total number of warnings = 18
[04/28 18:24:25    313s] #Number of fails = 0
[04/28 18:24:25    313s] #Total number of fails = 0
[04/28 18:24:25    313s] #Complete globalDetailRoute on Thu Apr 28 18:24:25 2022
[04/28 18:24:25    313s] #
[04/28 18:24:25    313s] ### Time Record (globalDetailRoute) is uninstalled.
[04/28 18:24:25    313s] ### 
[04/28 18:24:25    313s] ###   Scalability Statistics
[04/28 18:24:25    313s] ### 
[04/28 18:24:25    313s] ### --------------------------------+----------------+----------------+----------------+
[04/28 18:24:25    313s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[04/28 18:24:25    313s] ### --------------------------------+----------------+----------------+----------------+
[04/28 18:24:25    313s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/28 18:24:25    313s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/28 18:24:25    313s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/28 18:24:25    313s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/28 18:24:25    313s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/28 18:24:25    313s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[04/28 18:24:25    313s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[04/28 18:24:25    313s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[04/28 18:24:25    313s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[04/28 18:24:25    313s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[04/28 18:24:25    313s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[04/28 18:24:25    313s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[04/28 18:24:25    313s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[04/28 18:24:25    313s] ###   Entire Command                |        00:00:03|        00:00:03|             1.0|
[04/28 18:24:25    313s] ### --------------------------------+----------------+----------------+----------------+
[04/28 18:24:25    313s] ### 
[04/28 18:24:25    313s] **optDesign ... cpu = 0:00:33, real = 0:00:34, mem = 1038.4M, totSessionCpu=0:05:14 **
[04/28 18:24:25    313s] -routeWithEco false                       # bool, default=false
[04/28 18:24:25    313s] -routeSelectedNetOnly false               # bool, default=false
[04/28 18:24:25    313s] -routeWithTimingDriven true               # bool, default=false, user setting
[04/28 18:24:25    313s] -routeWithSiDriven true                   # bool, default=false, user setting
[04/28 18:24:25    313s] New Signature Flow (restoreNanoRouteOptions) ....
[04/28 18:24:25    313s] Extraction called for design 'IOTDF' of instances=4320 and nets=4881 using extraction engine 'postRoute' at effort level 'low' .
[04/28 18:24:25    313s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/28 18:24:25    313s] Type 'man IMPEXT-3530' for more detail.
[04/28 18:24:25    313s] PostRoute (effortLevel low) RC Extraction called for design IOTDF.
[04/28 18:24:25    313s] RC Extraction called in multi-corner(1) mode.
[04/28 18:24:25    313s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/28 18:24:25    313s] Type 'man IMPEXT-6197' for more detail.
[04/28 18:24:25    313s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[04/28 18:24:25    313s] * Layer Id             : 1 - M1
[04/28 18:24:25    313s]       Thickness        : 0.26
[04/28 18:24:25    313s]       Min Width        : 0.16
[04/28 18:24:25    313s]       Layer Dielectric : 4.1
[04/28 18:24:25    313s] * Layer Id             : 2 - M2
[04/28 18:24:25    313s]       Thickness        : 0.35
[04/28 18:24:25    313s]       Min Width        : 0.2
[04/28 18:24:25    313s]       Layer Dielectric : 4.1
[04/28 18:24:25    313s] * Layer Id             : 3 - M3
[04/28 18:24:25    313s]       Thickness        : 0.35
[04/28 18:24:25    313s]       Min Width        : 0.2
[04/28 18:24:25    313s]       Layer Dielectric : 4.1
[04/28 18:24:25    313s] * Layer Id             : 4 - M4
[04/28 18:24:25    313s]       Thickness        : 0.35
[04/28 18:24:25    313s]       Min Width        : 0.2
[04/28 18:24:25    313s]       Layer Dielectric : 4.1
[04/28 18:24:25    313s] * Layer Id             : 5 - M5
[04/28 18:24:25    313s]       Thickness        : 0.35
[04/28 18:24:25    313s]       Min Width        : 0.2
[04/28 18:24:25    313s]       Layer Dielectric : 4.1
[04/28 18:24:25    313s] * Layer Id             : 6 - M6
[04/28 18:24:25    313s]       Thickness        : 0.35
[04/28 18:24:25    313s]       Min Width        : 0.2
[04/28 18:24:25    313s]       Layer Dielectric : 4.1
[04/28 18:24:25    313s] * Layer Id             : 7 - M7
[04/28 18:24:25    313s]       Thickness        : 0.35
[04/28 18:24:25    313s]       Min Width        : 0.2
[04/28 18:24:25    313s]       Layer Dielectric : 4.1
[04/28 18:24:25    313s] * Layer Id             : 8 - M8
[04/28 18:24:25    313s]       Thickness        : 0.9
[04/28 18:24:25    313s]       Min Width        : 0.44
[04/28 18:24:25    313s]       Layer Dielectric : 4.1
[04/28 18:24:25    313s] extractDetailRC Option : -outfile /tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d -maxResLength 200  -basic
[04/28 18:24:25    313s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[04/28 18:24:25    313s]       RC Corner Indexes            0   
[04/28 18:24:25    313s] Capacitance Scaling Factor   : 1.00000 
[04/28 18:24:25    313s] Coupling Cap. Scaling Factor : 1.00000 
[04/28 18:24:25    313s] Resistance Scaling Factor    : 1.00000 
[04/28 18:24:25    313s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 18:24:25    313s] Clock Res. Scaling Factor    : 1.00000 
[04/28 18:24:25    313s] Shrink Factor                : 1.00000
[04/28 18:24:25    314s] LayerId::1 widthSet size::1
[04/28 18:24:25    314s] LayerId::2 widthSet size::1
[04/28 18:24:25    314s] LayerId::3 widthSet size::1
[04/28 18:24:25    314s] LayerId::4 widthSet size::1
[04/28 18:24:25    314s] LayerId::5 widthSet size::1
[04/28 18:24:25    314s] LayerId::6 widthSet size::1
[04/28 18:24:25    314s] LayerId::7 widthSet size::1
[04/28 18:24:25    314s] LayerId::8 widthSet size::1
[04/28 18:24:25    314s] Initializing multi-corner resistance tables ...
[04/28 18:24:25    314s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1331.6M)
[04/28 18:24:25    314s] Creating parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d' for storing RC.
[04/28 18:24:25    314s] Extracted 10.0029% (CPU Time= 0:00:00.1  MEM= 1393.6M)
[04/28 18:24:25    314s] Extracted 20.0031% (CPU Time= 0:00:00.1  MEM= 1393.6M)
[04/28 18:24:25    314s] Extracted 30.0034% (CPU Time= 0:00:00.2  MEM= 1393.6M)
[04/28 18:24:25    314s] Extracted 40.0037% (CPU Time= 0:00:00.2  MEM= 1393.6M)
[04/28 18:24:25    314s] Extracted 50.0039% (CPU Time= 0:00:00.2  MEM= 1393.6M)
[04/28 18:24:25    314s] Extracted 60.0042% (CPU Time= 0:00:00.3  MEM= 1393.6M)
[04/28 18:24:25    314s] Extracted 70.0045% (CPU Time= 0:00:00.3  MEM= 1393.6M)
[04/28 18:24:25    314s] Extracted 80.0047% (CPU Time= 0:00:00.3  MEM= 1393.6M)
[04/28 18:24:26    314s] Extracted 90.005% (CPU Time= 0:00:00.4  MEM= 1393.6M)
[04/28 18:24:26    314s] Extracted 100% (CPU Time= 0:00:00.5  MEM= 1393.6M)
[04/28 18:24:26    314s] Number of Extracted Resistors     : 68207
[04/28 18:24:26    314s] Number of Extracted Ground Cap.   : 69117
[04/28 18:24:26    314s] Number of Extracted Coupling Cap. : 139664
[04/28 18:24:26    314s] Opening parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d' for reading (mem: 1350.352M)
[04/28 18:24:26    314s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/28 18:24:26    314s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1350.4M)
[04/28 18:24:26    314s] Creating parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb_Filter.rcdb.d' for storing RC.
[04/28 18:24:26    314s] Closing parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d': 4858 access done (mem: 1358.352M)
[04/28 18:24:26    314s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1358.352M)
[04/28 18:24:26    314s] Opening parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d' for reading (mem: 1358.352M)
[04/28 18:24:26    314s] processing rcdb (/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d) for hinst (top) of cell (IOTDF);
[04/28 18:24:27    315s] Closing parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d': 0 access done (mem: 1358.352M)
[04/28 18:24:27    315s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:01.0, current mem=1358.352M)
[04/28 18:24:27    315s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 1358.352M)
[04/28 18:24:27    315s] **optDesign ... cpu = 0:00:34, real = 0:00:36, mem = 1039.3M, totSessionCpu=0:05:15 **
[04/28 18:24:27    315s] Starting delay calculation for Setup views
[04/28 18:24:27    315s] Starting SI iteration 1 using Infinite Timing Windows
[04/28 18:24:27    315s] Begin IPO call back ...
[04/28 18:24:27    315s] End IPO call back ...
[04/28 18:24:27    315s] #################################################################################
[04/28 18:24:27    315s] # Design Stage: PostRoute
[04/28 18:24:27    315s] # Design Name: IOTDF
[04/28 18:24:27    315s] # Design Mode: 90nm
[04/28 18:24:27    315s] # Analysis Mode: MMMC OCV 
[04/28 18:24:27    315s] # Parasitics Mode: SPEF/RCDB
[04/28 18:24:27    315s] # Signoff Settings: SI On 
[04/28 18:24:27    315s] #################################################################################
[04/28 18:24:28    316s] AAE_INFO: 1 threads acquired from CTE.
[04/28 18:24:28    316s] Setting infinite Tws ...
[04/28 18:24:28    316s] First Iteration Infinite Tw... 
[04/28 18:24:28    316s] Calculate early delays in OCV mode...
[04/28 18:24:28    316s] Calculate late delays in OCV mode...
[04/28 18:24:28    316s] Topological Sorting (REAL = 0:00:00.0, MEM = 1334.9M, InitMEM = 1334.9M)
[04/28 18:24:28    316s] Start delay calculation (fullDC) (1 T). (MEM=1334.88)
[04/28 18:24:28    316s] LayerId::1 widthSet size::1
[04/28 18:24:28    316s] LayerId::2 widthSet size::1
[04/28 18:24:28    316s] LayerId::3 widthSet size::1
[04/28 18:24:28    316s] LayerId::4 widthSet size::1
[04/28 18:24:28    316s] LayerId::5 widthSet size::1
[04/28 18:24:28    316s] LayerId::6 widthSet size::1
[04/28 18:24:28    316s] LayerId::7 widthSet size::1
[04/28 18:24:28    316s] LayerId::8 widthSet size::1
[04/28 18:24:28    316s] Initializing multi-corner resistance tables ...
[04/28 18:24:28    316s] End AAE Lib Interpolated Model. (MEM=1351.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:24:28    316s] Opening parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d' for reading (mem: 1351.172M)
[04/28 18:24:28    316s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1351.2M)
[04/28 18:24:30    318s] Total number of fetched objects 4861
[04/28 18:24:30    318s] AAE_INFO-618: Total number of nets in the design is 4881,  100.0 percent of the nets selected for SI analysis
[04/28 18:24:30    318s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:24:30    318s] End delay calculation. (MEM=1368.86 CPU=0:00:01.5 REAL=0:00:02.0)
[04/28 18:24:30    318s] End delay calculation (fullDC). (MEM=1368.86 CPU=0:00:02.0 REAL=0:00:02.0)
[04/28 18:24:30    318s] *** CDM Built up (cpu=0:00:02.2  real=0:00:03.0  mem= 1368.9M) ***
[04/28 18:24:30    318s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1368.9M)
[04/28 18:24:30    318s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/28 18:24:30    318s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1368.9M)
[04/28 18:24:30    318s] Starting SI iteration 2
[04/28 18:24:30    318s] Calculate early delays in OCV mode...
[04/28 18:24:30    318s] Calculate late delays in OCV mode...
[04/28 18:24:30    318s] Start delay calculation (fullDC) (1 T). (MEM=1333.97)
[04/28 18:24:30    318s] End AAE Lib Interpolated Model. (MEM=1333.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:24:30    318s] Glitch Analysis: View av_func_mode -- Total Number of Nets Skipped = 1. 
[04/28 18:24:30    318s] Glitch Analysis: View av_func_mode -- Total Number of Nets Analyzed = 4861. 
[04/28 18:24:30    318s] Total number of fetched objects 4861
[04/28 18:24:30    318s] AAE_INFO-618: Total number of nets in the design is 4881,  7.2 percent of the nets selected for SI analysis
[04/28 18:24:30    318s] End delay calculation. (MEM=1372.13 CPU=0:00:00.2 REAL=0:00:00.0)
[04/28 18:24:30    318s] End delay calculation (fullDC). (MEM=1372.13 CPU=0:00:00.3 REAL=0:00:00.0)
[04/28 18:24:30    318s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1372.1M) ***
[04/28 18:24:31    319s] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:05:19 mem=1372.1M)
[04/28 18:24:31    319s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1372.1M
[04/28 18:24:31    319s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.054, MEM:1372.1M
[04/28 18:24:31    319s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.045  |  0.045  |  5.945  |  8.039  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1056   |   527   |   788   |   130   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.380%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:40, mem = 1089.6M, totSessionCpu=0:05:20 **
[04/28 18:24:31    319s] **optDesign ... cpu = 0:00:39, real = 0:00:40, mem = 1089.6M, totSessionCpu=0:05:20 **
[04/28 18:24:31    319s] Executing marking Critical Nets1
[04/28 18:24:31    319s] *** Timing Is met
[04/28 18:24:31    319s] *** Check timing (0:00:00.0)
[04/28 18:24:31    319s] Running postRoute recovery in postEcoRoute mode
[04/28 18:24:31    319s] **optDesign ... cpu = 0:00:39, real = 0:00:40, mem = 1089.6M, totSessionCpu=0:05:20 **
[04/28 18:24:31    319s]   Timing/DRV Snapshot: (TGT)
[04/28 18:24:31    319s]      Weighted WNS: 0.000
[04/28 18:24:31    319s]       All  PG WNS: 0.000
[04/28 18:24:31    319s]       High PG WNS: 0.000
[04/28 18:24:31    319s]       All  PG TNS: 0.000
[04/28 18:24:31    319s]       High PG TNS: 0.000
[04/28 18:24:31    319s]          Tran DRV: 0
[04/28 18:24:31    319s]           Cap DRV: 0
[04/28 18:24:31    319s]        Fanout DRV: 0
[04/28 18:24:31    319s]            Glitch: 0
[04/28 18:24:31    319s]    Category Slack: { [L, 0.045] [H, 0.045] }
[04/28 18:24:31    319s] 
[04/28 18:24:31    319s] Checking setup slack degradation ...
[04/28 18:24:31    319s] 
[04/28 18:24:31    319s] Recovery Manager:
[04/28 18:24:31    319s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[04/28 18:24:31    319s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[04/28 18:24:31    319s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[04/28 18:24:31    319s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[04/28 18:24:31    319s] 
[04/28 18:24:31    319s] Checking DRV degradation...
[04/28 18:24:31    319s] 
[04/28 18:24:31    319s] Recovery Manager:
[04/28 18:24:31    319s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/28 18:24:31    319s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/28 18:24:31    319s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[04/28 18:24:31    319s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[04/28 18:24:31    319s] 
[04/28 18:24:31    319s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[04/28 18:24:31    319s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1349.39M, totSessionCpu=0:05:20).
[04/28 18:24:31    319s] **optDesign ... cpu = 0:00:39, real = 0:00:40, mem = 1089.6M, totSessionCpu=0:05:20 **
[04/28 18:24:31    319s] 
[04/28 18:24:31    319s] Latch borrow mode reset to max_borrow
[04/28 18:24:31    319s] Reported timing to dir ./timingReports
[04/28 18:24:31    319s] **optDesign ... cpu = 0:00:39, real = 0:00:40, mem = 1089.7M, totSessionCpu=0:05:20 **
[04/28 18:24:31    319s] End AAE Lib Interpolated Model. (MEM=1349.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:24:31    319s] Begin: glitch net info
[04/28 18:24:31    319s] glitch slack range: number of glitch nets
[04/28 18:24:31    319s] glitch slack < -0.32 : 0
[04/28 18:24:31    319s] -0.32 < glitch slack < -0.28 : 0
[04/28 18:24:31    319s] -0.28 < glitch slack < -0.24 : 0
[04/28 18:24:31    319s] -0.24 < glitch slack < -0.2 : 0
[04/28 18:24:31    319s] -0.2 < glitch slack < -0.16 : 0
[04/28 18:24:31    319s] -0.16 < glitch slack < -0.12 : 0
[04/28 18:24:31    319s] -0.12 < glitch slack < -0.08 : 0
[04/28 18:24:31    319s] -0.08 < glitch slack < -0.04 : 0
[04/28 18:24:31    319s] -0.04 < glitch slack : 0
[04/28 18:24:31    319s] End: glitch net info
[04/28 18:24:32    319s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1349.4M
[04/28 18:24:32    320s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.064, MEM:1349.4M
[04/28 18:24:34    320s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.045  |  0.045  |  5.945  |  8.039  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1056   |   527   |   788   |   130   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.380%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:40, real = 0:00:43, mem = 1089.7M, totSessionCpu=0:05:21 **
[04/28 18:24:34    320s]  ReSet Options after AAE Based Opt flow 
[04/28 18:24:34    320s] *** Finished optDesign ***
[04/28 18:24:34    320s] Info: pop threads available for lower-level modules during optimization.
[04/28 18:24:34    320s] Deleting Lib Analyzer.
[04/28 18:24:34    320s] Info: Destroy the CCOpt slew target map.
[04/28 18:24:34    320s] clean pInstBBox. size 0
[04/28 18:24:34    320s] All LLGs are deleted
[04/28 18:24:34    320s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1349.4M
[04/28 18:24:34    320s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1349.2M
[04/28 18:24:34    320s] 
[04/28 18:24:34    320s] =============================================================================================
[04/28 18:24:34    320s]  Final TAT Report for optDesign
[04/28 18:24:34    320s] =============================================================================================
[04/28 18:24:34    320s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 18:24:34    320s] ---------------------------------------------------------------------------------------------
[04/28 18:24:34    320s] [ WnsOpt                 ]      1   0:00:09.3  (  22.1 % )     0:00:09.3 /  0:00:09.3    1.0
[04/28 18:24:34    320s] [ DrvOpt                 ]      1   0:00:05.5  (  13.1 % )     0:00:05.5 /  0:00:05.5    1.0
[04/28 18:24:34    320s] [ ClockDrv               ]      1   0:00:02.3  (   5.5 % )     0:00:02.3 /  0:00:02.3    1.0
[04/28 18:24:34    320s] [ TimingUpdate           ]     12   0:00:01.1  (   2.7 % )     0:00:08.4 /  0:00:08.4    1.0
[04/28 18:24:34    320s] [ FullDelayCalc          ]      2   0:00:07.2  (  17.1 % )     0:00:07.3 /  0:00:07.3    1.0
[04/28 18:24:34    320s] [ Extraction             ]      2   0:00:03.1  (   7.3 % )     0:00:03.1 /  0:00:02.3    0.8
[04/28 18:24:34    320s] [ CheckPlace             ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 18:24:34    320s] [ RefinePlace            ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 18:24:34    320s] [ LayerAssignment        ]      2   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 18:24:34    320s] [ EcoRoute               ]      1   0:00:03.1  (   7.4 % )     0:00:03.1 /  0:00:03.1    1.0
[04/28 18:24:34    320s] [ ViewPruning            ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 18:24:34    320s] [ QThreadMaster          ]      1   0:00:02.2  (   5.3 % )     0:00:02.2 /  0:00:02.0    0.9
[04/28 18:24:34    320s] [ TimingReport           ]     10   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[04/28 18:24:34    320s] [ DrvReport              ]      5   0:00:01.9  (   4.4 % )     0:00:01.9 /  0:00:00.7    0.4
[04/28 18:24:34    320s] [ MISC                   ]          0:00:05.5  (  13.1 % )     0:00:05.5 /  0:00:05.4    1.0
[04/28 18:24:34    320s] ---------------------------------------------------------------------------------------------
[04/28 18:24:34    320s]  optDesign TOTAL                    0:00:42.3  ( 100.0 % )     0:00:42.3 /  0:00:40.0    0.9
[04/28 18:24:34    320s] ---------------------------------------------------------------------------------------------
[04/28 18:24:34    320s] 
[04/28 18:24:47    322s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[04/28 18:24:47    322s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix IOTDF_postRoute -outDir timingReports
[04/28 18:24:47    322s]  Reset EOS DB
[04/28 18:24:47    322s] Ignoring AAE DB Resetting ...
[04/28 18:24:47    322s] Closing parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d': 4858 access done (mem: 1349.199M)
[04/28 18:24:47    322s] Extraction called for design 'IOTDF' of instances=4320 and nets=4881 using extraction engine 'postRoute' at effort level 'low' .
[04/28 18:24:47    322s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[04/28 18:24:47    322s] Type 'man IMPEXT-3530' for more detail.
[04/28 18:24:47    322s] PostRoute (effortLevel low) RC Extraction called for design IOTDF.
[04/28 18:24:47    322s] RC Extraction called in multi-corner(1) mode.
[04/28 18:24:47    322s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[04/28 18:24:47    322s] Type 'man IMPEXT-6197' for more detail.
[04/28 18:24:47    322s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[04/28 18:24:47    322s] * Layer Id             : 1 - M1
[04/28 18:24:47    322s]       Thickness        : 0.26
[04/28 18:24:47    322s]       Min Width        : 0.16
[04/28 18:24:47    322s]       Layer Dielectric : 4.1
[04/28 18:24:47    322s] * Layer Id             : 2 - M2
[04/28 18:24:47    322s]       Thickness        : 0.35
[04/28 18:24:47    322s]       Min Width        : 0.2
[04/28 18:24:47    322s]       Layer Dielectric : 4.1
[04/28 18:24:47    322s] * Layer Id             : 3 - M3
[04/28 18:24:47    322s]       Thickness        : 0.35
[04/28 18:24:47    322s]       Min Width        : 0.2
[04/28 18:24:47    322s]       Layer Dielectric : 4.1
[04/28 18:24:47    322s] * Layer Id             : 4 - M4
[04/28 18:24:47    322s]       Thickness        : 0.35
[04/28 18:24:47    322s]       Min Width        : 0.2
[04/28 18:24:47    322s]       Layer Dielectric : 4.1
[04/28 18:24:47    322s] * Layer Id             : 5 - M5
[04/28 18:24:47    322s]       Thickness        : 0.35
[04/28 18:24:47    322s]       Min Width        : 0.2
[04/28 18:24:47    322s]       Layer Dielectric : 4.1
[04/28 18:24:47    322s] * Layer Id             : 6 - M6
[04/28 18:24:47    322s]       Thickness        : 0.35
[04/28 18:24:47    322s]       Min Width        : 0.2
[04/28 18:24:47    322s]       Layer Dielectric : 4.1
[04/28 18:24:47    322s] * Layer Id             : 7 - M7
[04/28 18:24:47    322s]       Thickness        : 0.35
[04/28 18:24:47    322s]       Min Width        : 0.2
[04/28 18:24:47    322s]       Layer Dielectric : 4.1
[04/28 18:24:47    322s] * Layer Id             : 8 - M8
[04/28 18:24:47    322s]       Thickness        : 0.9
[04/28 18:24:47    322s]       Min Width        : 0.44
[04/28 18:24:47    322s]       Layer Dielectric : 4.1
[04/28 18:24:47    322s] extractDetailRC Option : -outfile /tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d -maxResLength 200  -basic
[04/28 18:24:47    322s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[04/28 18:24:47    322s]       RC Corner Indexes            0   
[04/28 18:24:47    322s] Capacitance Scaling Factor   : 1.00000 
[04/28 18:24:47    322s] Coupling Cap. Scaling Factor : 1.00000 
[04/28 18:24:47    322s] Resistance Scaling Factor    : 1.00000 
[04/28 18:24:47    322s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 18:24:47    322s] Clock Res. Scaling Factor    : 1.00000 
[04/28 18:24:47    322s] Shrink Factor                : 1.00000
[04/28 18:24:47    322s] LayerId::1 widthSet size::1
[04/28 18:24:47    322s] LayerId::2 widthSet size::1
[04/28 18:24:47    322s] LayerId::3 widthSet size::1
[04/28 18:24:47    322s] LayerId::4 widthSet size::1
[04/28 18:24:47    322s] LayerId::5 widthSet size::1
[04/28 18:24:47    322s] LayerId::6 widthSet size::1
[04/28 18:24:47    322s] LayerId::7 widthSet size::1
[04/28 18:24:47    322s] LayerId::8 widthSet size::1
[04/28 18:24:47    322s] Initializing multi-corner resistance tables ...
[04/28 18:24:47    322s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1349.2M)
[04/28 18:24:47    322s] Creating parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d' for storing RC.
[04/28 18:24:47    322s] Extracted 10.0029% (CPU Time= 0:00:00.1  MEM= 1421.2M)
[04/28 18:24:47    322s] Extracted 20.0031% (CPU Time= 0:00:00.1  MEM= 1421.2M)
[04/28 18:24:47    322s] Extracted 30.0034% (CPU Time= 0:00:00.2  MEM= 1421.2M)
[04/28 18:24:47    322s] Extracted 40.0037% (CPU Time= 0:00:00.2  MEM= 1421.2M)
[04/28 18:24:47    322s] Extracted 50.0039% (CPU Time= 0:00:00.2  MEM= 1421.2M)
[04/28 18:24:47    322s] Extracted 60.0042% (CPU Time= 0:00:00.3  MEM= 1421.2M)
[04/28 18:24:47    322s] Extracted 70.0045% (CPU Time= 0:00:00.3  MEM= 1421.2M)
[04/28 18:24:47    322s] Extracted 80.0047% (CPU Time= 0:00:00.4  MEM= 1421.2M)
[04/28 18:24:47    322s] Extracted 90.005% (CPU Time= 0:00:00.4  MEM= 1421.2M)
[04/28 18:24:47    322s] Extracted 100% (CPU Time= 0:00:00.5  MEM= 1421.2M)
[04/28 18:24:48    322s] Number of Extracted Resistors     : 68207
[04/28 18:24:48    322s] Number of Extracted Ground Cap.   : 69117
[04/28 18:24:48    322s] Number of Extracted Coupling Cap. : 139664
[04/28 18:24:48    322s] Opening parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d' for reading (mem: 1383.949M)
[04/28 18:24:48    322s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[04/28 18:24:48    322s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1383.9M)
[04/28 18:24:48    322s] Creating parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb_Filter.rcdb.d' for storing RC.
[04/28 18:24:48    322s] Closing parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d': 4858 access done (mem: 1387.949M)
[04/28 18:24:48    322s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1387.949M)
[04/28 18:24:48    322s] Opening parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d' for reading (mem: 1387.949M)
[04/28 18:24:48    322s] processing rcdb (/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d) for hinst (top) of cell (IOTDF);
[04/28 18:24:48    323s] Closing parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d': 0 access done (mem: 1387.949M)
[04/28 18:24:48    323s] Lumped Parasitic Loading Completed (total cpu=0:00:00.5, real=0:00:00.0, current mem=1387.949M)
[04/28 18:24:48    323s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 1387.949M)
[04/28 18:24:48    323s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1325.5M
[04/28 18:24:48    323s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1325.5M
[04/28 18:24:49    323s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1325.7M
[04/28 18:24:49    323s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1325.7M
[04/28 18:24:49    323s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.065, MEM:1325.7M
[04/28 18:24:49    323s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.066, MEM:1325.7M
[04/28 18:24:49    323s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1325.7M
[04/28 18:24:49    323s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1325.5M
[04/28 18:24:49    323s] Starting delay calculation for Hold views
[04/28 18:24:49    323s] Starting SI iteration 1 using Infinite Timing Windows
[04/28 18:24:49    323s] Begin IPO call back ...
[04/28 18:24:49    323s] End IPO call back ...
[04/28 18:24:49    324s] #################################################################################
[04/28 18:24:49    324s] # Design Stage: PostRoute
[04/28 18:24:49    324s] # Design Name: IOTDF
[04/28 18:24:49    324s] # Design Mode: 90nm
[04/28 18:24:49    324s] # Analysis Mode: MMMC OCV 
[04/28 18:24:49    324s] # Parasitics Mode: SPEF/RCDB
[04/28 18:24:49    324s] # Signoff Settings: SI On 
[04/28 18:24:49    324s] #################################################################################
[04/28 18:24:49    324s] AAE_INFO: 1 threads acquired from CTE.
[04/28 18:24:49    324s] Setting infinite Tws ...
[04/28 18:24:49    324s] First Iteration Infinite Tw... 
[04/28 18:24:49    324s] Calculate late delays in OCV mode...
[04/28 18:24:49    324s] Calculate early delays in OCV mode...
[04/28 18:24:49    324s] Topological Sorting (REAL = 0:00:00.0, MEM = 1330.1M, InitMEM = 1330.1M)
[04/28 18:24:49    324s] Start delay calculation (fullDC) (1 T). (MEM=1330.06)
[04/28 18:24:50    324s] LayerId::1 widthSet size::1
[04/28 18:24:50    324s] LayerId::2 widthSet size::1
[04/28 18:24:50    324s] LayerId::3 widthSet size::1
[04/28 18:24:50    324s] LayerId::4 widthSet size::1
[04/28 18:24:50    324s] LayerId::5 widthSet size::1
[04/28 18:24:50    324s] LayerId::6 widthSet size::1
[04/28 18:24:50    324s] LayerId::7 widthSet size::1
[04/28 18:24:50    324s] LayerId::8 widthSet size::1
[04/28 18:24:50    324s] Initializing multi-corner resistance tables ...
[04/28 18:24:50    324s] End AAE Lib Interpolated Model. (MEM=1346.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:24:50    324s] Opening parasitic data file '/tmp/innovus_temp_9554_islabx6_t107360223_ShQwAE/IOTDF_9554_aMadDy.rcdb.d' for reading (mem: 1346.359M)
[04/28 18:24:50    324s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1346.4M)
[04/28 18:24:51    326s] Total number of fetched objects 4861
[04/28 18:24:51    326s] AAE_INFO-618: Total number of nets in the design is 4881,  100.0 percent of the nets selected for SI analysis
[04/28 18:24:51    326s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:24:51    326s] End delay calculation. (MEM=1364.04 CPU=0:00:01.5 REAL=0:00:01.0)
[04/28 18:24:51    326s] End delay calculation (fullDC). (MEM=1364.04 CPU=0:00:02.0 REAL=0:00:02.0)
[04/28 18:24:51    326s] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 1364.0M) ***
[04/28 18:24:52    326s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1364.0M)
[04/28 18:24:52    326s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/28 18:24:52    326s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1364.0M)
[04/28 18:24:52    326s] Starting SI iteration 2
[04/28 18:24:52    326s] Calculate late delays in OCV mode...
[04/28 18:24:52    326s] Calculate early delays in OCV mode...
[04/28 18:24:52    326s] Start delay calculation (fullDC) (1 T). (MEM=1329.16)
[04/28 18:24:52    326s] End AAE Lib Interpolated Model. (MEM=1329.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:24:52    326s] Glitch Analysis: View av_func_mode -- Total Number of Nets Skipped = 1. 
[04/28 18:24:52    326s] Glitch Analysis: View av_func_mode -- Total Number of Nets Analyzed = 4861. 
[04/28 18:24:52    326s] Total number of fetched objects 4861
[04/28 18:24:52    326s] AAE_INFO-618: Total number of nets in the design is 4881,  0.0 percent of the nets selected for SI analysis
[04/28 18:24:52    326s] End delay calculation. (MEM=1367.32 CPU=0:00:00.1 REAL=0:00:00.0)
[04/28 18:24:52    326s] End delay calculation (fullDC). (MEM=1367.32 CPU=0:00:00.1 REAL=0:00:00.0)
[04/28 18:24:52    326s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1367.3M) ***
[04/28 18:24:52    327s] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:03.0 totSessionCpu=0:05:27 mem=1367.3M)
[04/28 18:24:52    327s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.111  |  0.354  |  0.111  |  0.282  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|  1056   |   527   |   788   |   130   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 70.380%
------------------------------------------------------------
Reported timing to dir timingReports
[04/28 18:24:52    327s] Total CPU time: 5.34 sec
[04/28 18:24:52    327s] Total Real time: 5.0 sec
[04/28 18:24:52    327s] Total Memory Usage: 1297.898438 Mbytes
[04/28 18:24:52    327s] Reset AAE Options
[04/28 18:24:52    327s] 
[04/28 18:24:52    327s] =============================================================================================
[04/28 18:24:52    327s]  Final TAT Report for timeDesign
[04/28 18:24:52    327s] =============================================================================================
[04/28 18:24:52    327s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 18:24:52    327s] ---------------------------------------------------------------------------------------------
[04/28 18:24:52    327s] [ TimingUpdate           ]      1   0:00:00.1  (   2.3 % )     0:00:03.6 /  0:00:03.6    1.0
[04/28 18:24:52    327s] [ FullDelayCalc          ]      1   0:00:03.5  (  61.6 % )     0:00:03.5 /  0:00:03.5    1.0
[04/28 18:24:52    327s] [ Extraction             ]      1   0:00:01.6  (  28.6 % )     0:00:01.6 /  0:00:01.2    0.8
[04/28 18:24:52    327s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 18:24:52    327s] [ TimingReport           ]      2   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.1
[04/28 18:24:52    327s] [ MISC                   ]          0:00:00.3  (   6.1 % )     0:00:00.3 /  0:00:00.3    1.0
[04/28 18:24:52    327s] ---------------------------------------------------------------------------------------------
[04/28 18:24:52    327s]  timeDesign TOTAL                   0:00:05.7  ( 100.0 % )     0:00:05.7 /  0:00:05.3    0.9
[04/28 18:24:52    327s] ---------------------------------------------------------------------------------------------
[04/28 18:24:52    327s] 
[04/28 18:25:03    328s] <CMD> saveDesign postroute.enc
[04/28 18:25:03    328s] The in-memory database contained RC information but was not saved. To save 
[04/28 18:25:03    328s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[04/28 18:25:03    328s] so it should only be saved when it is really desired.
[04/28 18:25:03    328s] #% Begin save design ... (date=04/28 18:25:03, mem=1038.4M)
[04/28 18:25:03    328s] % Begin Save ccopt configuration ... (date=04/28 18:25:03, mem=1038.4M)
[04/28 18:25:03    328s] % End Save ccopt configuration ... (date=04/28 18:25:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=1038.6M, current mem=1038.6M)
[04/28 18:25:03    328s] % Begin Save netlist data ... (date=04/28 18:25:03, mem=1038.6M)
[04/28 18:25:03    328s] Writing Binary DB to postroute.enc.dat.tmp/IOTDF.v.bin in single-threaded mode...
[04/28 18:25:03    328s] % End Save netlist data ... (date=04/28 18:25:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1038.6M, current mem=1038.6M)
[04/28 18:25:03    328s] Saving congestion map file postroute.enc.dat.tmp/IOTDF.route.congmap.gz ...
[04/28 18:25:03    328s] % Begin Save AAE data ... (date=04/28 18:25:03, mem=1038.8M)
[04/28 18:25:03    328s] Saving AAE Data ...
[04/28 18:25:03    328s] % End Save AAE data ... (date=04/28 18:25:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1038.8M, current mem=1038.8M)
[04/28 18:25:03    328s] % Begin Save clock tree data ... (date=04/28 18:25:03, mem=1040.2M)
[04/28 18:25:04    328s] % End Save clock tree data ... (date=04/28 18:25:03, total cpu=0:00:00.0, real=0:00:01.0, peak res=1040.2M, current mem=1040.2M)
[04/28 18:25:04    328s] Saving preference file postroute.enc.dat.tmp/gui.pref.tcl ...
[04/28 18:25:04    328s] Saving mode setting ...
[04/28 18:25:04    328s] Saving global file ...
[04/28 18:25:04    328s] % Begin Save floorplan data ... (date=04/28 18:25:04, mem=1040.4M)
[04/28 18:25:04    328s] Saving floorplan file ...
[04/28 18:25:04    328s] % End Save floorplan data ... (date=04/28 18:25:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1040.4M, current mem=1040.4M)
[04/28 18:25:04    328s] Saving PG file postroute.enc.dat.tmp/IOTDF.pg.gz
[04/28 18:25:04    328s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1297.9M) ***
[04/28 18:25:04    328s] Saving Drc markers ...
[04/28 18:25:04    328s] ... No Drc file written since there is no markers found.
[04/28 18:25:04    328s] % Begin Save placement data ... (date=04/28 18:25:04, mem=1040.5M)
[04/28 18:25:04    328s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/28 18:25:04    328s] Save Adaptive View Pruing View Names to Binary file
[04/28 18:25:04    328s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1300.9M) ***
[04/28 18:25:04    328s] % End Save placement data ... (date=04/28 18:25:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1040.5M, current mem=1040.5M)
[04/28 18:25:04    329s] % Begin Save routing data ... (date=04/28 18:25:04, mem=1040.5M)
[04/28 18:25:04    329s] Saving route file ...
[04/28 18:25:04    329s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1297.9M) ***
[04/28 18:25:04    329s] % End Save routing data ... (date=04/28 18:25:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1040.6M, current mem=1040.6M)
[04/28 18:25:04    329s] Saving property file postroute.enc.dat.tmp/IOTDF.prop
[04/28 18:25:04    329s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1300.9M) ***
[04/28 18:25:04    329s] #Saving pin access data to file postroute.enc.dat.tmp/IOTDF.apa ...
[04/28 18:25:05    329s] #
[04/28 18:25:05    329s] % Begin Save power constraints data ... (date=04/28 18:25:05, mem=1040.6M)
[04/28 18:25:05    329s] % End Save power constraints data ... (date=04/28 18:25:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1040.6M, current mem=1040.6M)
[04/28 18:25:07    331s] Generated self-contained design postroute.enc.dat.tmp
[04/28 18:25:07    331s] #% End save design ... (date=04/28 18:25:07, total cpu=0:00:02.8, real=0:00:04.0, peak res=1040.6M, current mem=1039.4M)
[04/28 18:25:07    331s] *** Message Summary: 0 warning(s), 0 error(s)
[04/28 18:25:07    331s] 
[04/28 18:25:12    331s] <CMD> getFillerMode -quiet
[04/28 18:25:21    332s] <CMD> addFiller -cell FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64 -prefix FILLER
[04/28 18:25:21    332s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[04/28 18:25:21    332s] Type 'man IMPSP-5217' for more detail.
[04/28 18:25:21    332s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1297.9M
[04/28 18:25:21    332s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1297.9M
[04/28 18:25:21    332s] All LLGs are deleted
[04/28 18:25:21    332s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1297.9M
[04/28 18:25:21    332s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1297.9M
[04/28 18:25:21    332s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1297.9M
[04/28 18:25:21    332s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1297.9M
[04/28 18:25:21    332s] Core basic site is TSM13SITE
[04/28 18:25:21    332s] SiteArray: non-trimmed site array dimensions = 68 x 552
[04/28 18:25:21    332s] SiteArray: use 208,896 bytes
[04/28 18:25:21    332s] SiteArray: current memory after site array memory allocation 1298.1M
[04/28 18:25:21    332s] SiteArray: FP blocked sites are writable
[04/28 18:25:21    332s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 18:25:21    332s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1298.1M
[04/28 18:25:21    332s] Process 67617 wires and vias for routing blockage and capacity analysis
[04/28 18:25:21    332s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.030, REAL:0.029, MEM:1298.1M
[04/28 18:25:21    332s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.090, REAL:0.094, MEM:1298.1M
[04/28 18:25:21    332s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.096, MEM:1298.1M
[04/28 18:25:21    332s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1298.1MB).
[04/28 18:25:21    332s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.113, MEM:1298.1M
[04/28 18:25:21    332s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1298.1M
[04/28 18:25:21    332s]   Signal wire search tree: 68207 elements. (cpu=0:00:00.0, mem=0.0M)
[04/28 18:25:21    332s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.030, REAL:0.021, MEM:1298.1M
[04/28 18:25:21    332s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1298.1M
[04/28 18:25:21    332s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1298.1M
[04/28 18:25:21    332s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1298.1M
[04/28 18:25:21    332s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1298.1M
[04/28 18:25:21    332s] AddFiller init all instances time CPU:0.000, REAL:0.000
[04/28 18:25:21    332s] AddFiller main function time CPU:0.252, REAL:0.254
[04/28 18:25:21    332s] Filler instance commit time CPU:0.069, REAL:0.069
[04/28 18:25:21    332s] *INFO: Adding fillers to top-module.
[04/28 18:25:21    332s] *INFO:   Added 22 filler insts (cell FILL64 / prefix FILLER).
[04/28 18:25:21    332s] *INFO:   Added 21 filler insts (cell FILL32 / prefix FILLER).
[04/28 18:25:21    332s] *INFO:   Added 64 filler insts (cell FILL16 / prefix FILLER).
[04/28 18:25:21    332s] *INFO:   Added 165 filler insts (cell FILL8 / prefix FILLER).
[04/28 18:25:21    332s] *INFO:   Added 568 filler insts (cell FILL4 / prefix FILLER).
[04/28 18:25:21    332s] *INFO:   Added 1420 filler insts (cell FILL2 / prefix FILLER).
[04/28 18:25:21    332s] *INFO:   Added 1582 filler insts (cell FILL1 / prefix FILLER).
[04/28 18:25:21    332s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.250, REAL:0.255, MEM:1308.1M
[04/28 18:25:21    332s] *INFO: Total 3842 filler insts added - prefix FILLER (CPU: 0:00:00.4).
[04/28 18:25:21    332s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.250, REAL:0.255, MEM:1308.1M
[04/28 18:25:21    332s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1308.1M
[04/28 18:25:21    332s] For 3842 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[04/28 18:25:21    332s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.010, REAL:0.003, MEM:1308.1M
[04/28 18:25:21    332s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.260, REAL:0.259, MEM:1308.1M
[04/28 18:25:21    332s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.260, REAL:0.259, MEM:1308.1M
[04/28 18:25:21    332s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1308.1M
[04/28 18:25:21    332s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1307.9M
[04/28 18:25:21    332s] All LLGs are deleted
[04/28 18:25:21    332s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1307.9M
[04/28 18:25:21    332s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1307.9M
[04/28 18:25:21    332s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.420, REAL:0.423, MEM:1307.9M
[04/28 18:25:32    333s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[04/28 18:25:32    333s] <CMD> verifyGeometry
[04/28 18:25:32    333s]  *** Starting Verify Geometry (MEM: 1309.9) ***
[04/28 18:25:32    333s] 
[04/28 18:25:32    333s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[04/28 18:25:32    333s]   VERIFY GEOMETRY ...... Starting Verification
[04/28 18:25:32    333s]   VERIFY GEOMETRY ...... Initializing
[04/28 18:25:32    333s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[04/28 18:25:32    333s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[04/28 18:25:32    333s]                   ...... bin size: 8320
[04/28 18:25:32    333s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[04/28 18:25:35    336s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[04/28 18:25:35    336s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[04/28 18:25:35    336s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[04/28 18:25:35    336s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[04/28 18:25:35    336s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[04/28 18:25:35    336s] VG: elapsed time: 3.00
[04/28 18:25:35    336s] Begin Summary ...
[04/28 18:25:35    336s]   Cells       : 0
[04/28 18:25:35    336s]   SameNet     : 0
[04/28 18:25:35    336s]   Wiring      : 0
[04/28 18:25:35    336s]   Antenna     : 0
[04/28 18:25:35    336s]   Short       : 0
[04/28 18:25:35    336s]   Overlap     : 0
[04/28 18:25:35    336s] End Summary
[04/28 18:25:35    336s] 
[04/28 18:25:35    336s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/28 18:25:35    336s] 
[04/28 18:25:35    336s] **********End: VERIFY GEOMETRY**********
[04/28 18:25:35    336s]  *** verify geometry (CPU: 0:00:03.2  MEM: 159.9M)
[04/28 18:25:35    336s] 
[04/28 18:25:35    336s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[04/28 18:25:51    337s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[04/28 18:25:51    337s] VERIFY_CONNECTIVITY use new engine.
[04/28 18:25:51    337s] 
[04/28 18:25:51    337s] ******** Start: VERIFY CONNECTIVITY ********
[04/28 18:25:51    337s] Start Time: Thu Apr 28 18:25:51 2022
[04/28 18:25:51    337s] 
[04/28 18:25:51    337s] Design Name: IOTDF
[04/28 18:25:51    337s] Database Units: 2000
[04/28 18:25:51    337s] Design Boundary: (0.0000, 0.0000) (333.9600, 331.2800)
[04/28 18:25:51    337s] Error Limit = 1000; Warning Limit = 50
[04/28 18:25:51    337s] Check all nets
[04/28 18:25:51    337s] 
[04/28 18:25:51    337s] Begin Summary 
[04/28 18:25:51    337s]   Found no problems or warnings.
[04/28 18:25:51    337s] End Summary
[04/28 18:25:51    337s] 
[04/28 18:25:51    337s] End Time: Thu Apr 28 18:25:51 2022
[04/28 18:25:51    337s] Time Elapsed: 0:00:00.0
[04/28 18:25:51    337s] 
[04/28 18:25:51    337s] ******** End: VERIFY CONNECTIVITY ********
[04/28 18:25:51    337s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/28 18:25:51    337s]   (CPU Time: 0:00:00.4  MEM: 0.000M)
[04/28 18:25:51    337s] 
[04/28 18:26:01    338s] <CMD> verifyProcessAntenna -report IOTDF.antenna.rpt -error 1000
[04/28 18:26:01    338s] 
[04/28 18:26:01    338s] ******* START VERIFY ANTENNA ********
[04/28 18:26:01    338s] Report File: IOTDF.antenna.rpt
[04/28 18:26:01    338s] LEF Macro File: IOTDF.antenna.lef
[04/28 18:26:02    338s] Verification Complete: 0 Violations
[04/28 18:26:02    338s] ******* DONE VERIFY ANTENNA ********
[04/28 18:26:02    338s] (CPU Time: 0:00:00.4  MEM: 0.000M)
[04/28 18:26:02    338s] 
[04/28 18:26:20    340s] <CMD> saveNetlist IOTDF_pr.v
[04/28 18:26:20    340s] Writing Netlist "IOTDF_pr.v" ...
[04/28 18:26:25    341s] <CMD> all_hold_analysis_views 
[04/28 18:26:25    341s] <CMD> all_setup_analysis_views 
[04/28 18:26:32    341s] <CMD> write_sdf IOTDF_pr.sdf
[04/28 18:26:32    341s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[04/28 18:26:32    341s] Starting SI iteration 1 using Infinite Timing Windows
[04/28 18:26:32    341s] #################################################################################
[04/28 18:26:32    341s] # Design Stage: PostRoute
[04/28 18:26:32    341s] # Design Name: IOTDF
[04/28 18:26:32    341s] # Design Mode: 90nm
[04/28 18:26:32    341s] # Analysis Mode: MMMC OCV 
[04/28 18:26:32    341s] # Parasitics Mode: SPEF/RCDB
[04/28 18:26:32    341s] # Signoff Settings: SI On 
[04/28 18:26:32    341s] #################################################################################
[04/28 18:26:33    342s] AAE_INFO: 1 threads acquired from CTE.
[04/28 18:26:33    342s] Setting infinite Tws ...
[04/28 18:26:33    342s] First Iteration Infinite Tw... 
[04/28 18:26:33    342s] Topological Sorting (REAL = 0:00:00.0, MEM = 1467.8M, InitMEM = 1467.8M)
[04/28 18:26:33    342s] Start delay calculation (fullDC) (1 T). (MEM=1467.79)
[04/28 18:26:33    342s] End AAE Lib Interpolated Model. (MEM=1476 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:26:34    343s] Total number of fetched objects 4861
[04/28 18:26:34    343s] AAE_INFO-618: Total number of nets in the design is 4881,  100.0 percent of the nets selected for SI analysis
[04/28 18:26:34    344s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:26:34    344s] End delay calculation. (MEM=1504.15 CPU=0:00:01.5 REAL=0:00:01.0)
[04/28 18:26:34    344s] End delay calculation (fullDC). (MEM=1504.15 CPU=0:00:01.8 REAL=0:00:01.0)
[04/28 18:26:34    344s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 1504.1M) ***
[04/28 18:26:35    344s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1504.1M)
[04/28 18:26:35    344s] Add other clocks and setupCteToAAEClockMapping during iter 1
[04/28 18:26:35    344s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1504.1M)
[04/28 18:26:35    344s] Starting SI iteration 2
[04/28 18:26:35    344s] Start delay calculation (fullDC) (1 T). (MEM=1367.15)
[04/28 18:26:35    344s] End AAE Lib Interpolated Model. (MEM=1367.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 18:26:35    344s] Glitch Analysis: View av_func_mode -- Total Number of Nets Skipped = 1. 
[04/28 18:26:35    344s] Glitch Analysis: View av_func_mode -- Total Number of Nets Analyzed = 4861. 
[04/28 18:26:35    344s] Total number of fetched objects 4861
[04/28 18:26:35    344s] AAE_INFO-618: Total number of nets in the design is 4881,  7.2 percent of the nets selected for SI analysis
[04/28 18:26:35    344s] End delay calculation. (MEM=1405.3 CPU=0:00:00.2 REAL=0:00:00.0)
[04/28 18:26:35    344s] End delay calculation (fullDC). (MEM=1405.3 CPU=0:00:00.3 REAL=0:00:00.0)
[04/28 18:26:35    344s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1405.3M) ***
[04/28 18:27:18    349s] <CMD> streamOut IOTDF_pr.gds -mapFile streamOut.map -libName DesignLib -merge { ../../../../../../cell_lib/CBDK_IC_Contest_v2.5/Phantom/tsmc13gfsg_fram.gds } -outputMacros -units 1000 -mode ALL
[04/28 18:27:18    349s] Finding the highest version number among the merge files
[04/28 18:27:18    349s] Merge file: ../../../../../../cell_lib/CBDK_IC_Contest_v2.5/Phantom/tsmc13gfsg_fram.gds has version number: 5
[04/28 18:27:18    349s] 
[04/28 18:27:18    349s] Parse map file...
[04/28 18:27:18    349s] **WARN: (IMPOGDS-407):	Duplicate entry found in line 8, the same mapping is already specified before this line. Duplicate entries leads to duplicate write hence bigger file size. Remove the line from mapping file if not intended.
[04/28 18:27:18    349s] Writing GDSII file ...
[04/28 18:27:18    349s] 	****** db unit per micron = 2000 ******
[04/28 18:27:18    349s] 	****** output gds2 file unit per micron = 1000 ******
[04/28 18:27:18    349s] 	****** unit scaling factor = 0.5 ******
[04/28 18:27:18    349s] **WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
[04/28 18:27:18    349s] Output for instance
[04/28 18:27:18    349s] Output for bump
[04/28 18:27:18    349s] Output for physical terminals
[04/28 18:27:18    349s] Output for logical terminals
[04/28 18:27:18    349s] Output for regular nets
[04/28 18:27:19    349s] Output for special nets and metal fills
[04/28 18:27:19    349s] Output for via structure generation
[04/28 18:27:19    349s] Statistics for GDS generated (version 5)
[04/28 18:27:19    349s] ----------------------------------------
[04/28 18:27:19    349s] Stream Out Layer Mapping Information:
[04/28 18:27:19    349s] GDS Layer Number          GDS Layer Name
[04/28 18:27:19    349s] ----------------------------------------
[04/28 18:27:19    349s]     31                            METAL1
[04/28 18:27:19    349s]     32                            METAL2
[04/28 18:27:19    349s]     33                            METAL3
[04/28 18:27:19    349s]     34                            METAL4
[04/28 18:27:19    349s]     35                            METAL5
[04/28 18:27:19    349s]     36                            METAL6
[04/28 18:27:19    349s]     37                            METAL7
[04/28 18:27:19    349s]     38                            METAL8
[04/28 18:27:19    349s]     51                             VIA12
[04/28 18:27:19    349s]     52                             VIA23
[04/28 18:27:19    349s]     53                             VIA34
[04/28 18:27:19    349s]     54                             VIA45
[04/28 18:27:19    349s]     55                             VIA56
[04/28 18:27:19    349s]     56                             VIA67
[04/28 18:27:19    349s]     57                             VIA78
[04/28 18:27:19    349s]     131                           METAL1
[04/28 18:27:19    349s]     132                           METAL2
[04/28 18:27:19    349s]     133                           METAL3
[04/28 18:27:19    349s]     134                           METAL4
[04/28 18:27:19    349s]     135                           METAL5
[04/28 18:27:19    349s]     136                           METAL6
[04/28 18:27:19    349s]     137                           METAL7
[04/28 18:27:19    349s]     138                           METAL8
[04/28 18:27:19    349s] 
[04/28 18:27:19    349s] 
[04/28 18:27:19    349s] Stream Out Information Processed for GDS version 5:
[04/28 18:27:19    349s] Units: 1000 DBU
[04/28 18:27:19    349s] 
[04/28 18:27:19    349s] Object                             Count
[04/28 18:27:19    349s] ----------------------------------------
[04/28 18:27:19    349s] Instances                           8162
[04/28 18:27:19    349s] 
[04/28 18:27:19    349s] Ports/Pins                           144
[04/28 18:27:19    349s]     metal layer METAL2                72
[04/28 18:27:19    349s]     metal layer METAL3                72
[04/28 18:27:19    349s] 
[04/28 18:27:19    349s] Nets                               41688
[04/28 18:27:19    349s]     metal layer METAL1              3869
[04/28 18:27:19    349s]     metal layer METAL2             23620
[04/28 18:27:19    349s]     metal layer METAL3             10184
[04/28 18:27:19    349s]     metal layer METAL4              3744
[04/28 18:27:19    349s]     metal layer METAL5               270
[04/28 18:27:19    349s]     metal layer METAL6                 1
[04/28 18:27:19    349s] 
[04/28 18:27:19    349s]     Via Instances                  26519
[04/28 18:27:19    349s] 
[04/28 18:27:19    349s] Special Nets                         221
[04/28 18:27:19    349s]     metal layer METAL1               207
[04/28 18:27:19    349s]     metal layer METAL4                10
[04/28 18:27:19    349s]     metal layer METAL5                 4
[04/28 18:27:19    349s] 
[04/28 18:27:19    349s]     Via Instances                    434
[04/28 18:27:19    349s] 
[04/28 18:27:19    349s] Metal Fills                            0
[04/28 18:27:19    349s] 
[04/28 18:27:19    349s]     Via Instances                      0
[04/28 18:27:19    349s] 
[04/28 18:27:19    349s] Metal FillOPCs                         0
[04/28 18:27:19    349s] 
[04/28 18:27:19    349s]     Via Instances                      0
[04/28 18:27:19    349s] 
[04/28 18:27:19    349s] Metal FillDRCs                         0
[04/28 18:27:19    349s] 
[04/28 18:27:19    349s]     Via Instances                      0
[04/28 18:27:19    349s] 
[04/28 18:27:19    349s] Text                                 146
[04/28 18:27:19    349s]     metal layer METAL2                72
[04/28 18:27:19    349s]     metal layer METAL3                72
[04/28 18:27:19    349s]     metal layer METAL5                 2
[04/28 18:27:19    349s] 
[04/28 18:27:19    349s] 
[04/28 18:27:19    349s] Blockages                              0
[04/28 18:27:19    349s] 
[04/28 18:27:19    349s] 
[04/28 18:27:19    349s] Custom Text                            0
[04/28 18:27:19    349s] 
[04/28 18:27:19    349s] 
[04/28 18:27:19    349s] Custom Box                             0
[04/28 18:27:19    349s] 
[04/28 18:27:19    349s] Trim Metal                             0
[04/28 18:27:19    349s] 
[04/28 18:27:19    349s] Merging with GDS libraries
[04/28 18:27:19    349s] Scanning GDS file ../../../../../../cell_lib/CBDK_IC_Contest_v2.5/Phantom/tsmc13gfsg_fram.gds to register cell name ......
[04/28 18:27:19    349s] Merging GDS file ../../../../../../cell_lib/CBDK_IC_Contest_v2.5/Phantom/tsmc13gfsg_fram.gds ......
[04/28 18:27:19    349s] 	****** Merge file: ../../../../../../cell_lib/CBDK_IC_Contest_v2.5/Phantom/tsmc13gfsg_fram.gds has version number: 5.
[04/28 18:27:19    349s] 	****** Merge file: ../../../../../../cell_lib/CBDK_IC_Contest_v2.5/Phantom/tsmc13gfsg_fram.gds has units: 1000 per micron.
[04/28 18:27:19    349s] 	****** unit scaling factor = 1 ******
[04/28 18:27:19    350s] Output for cells
[04/28 18:27:19    350s] ######Streamout is finished!
[04/28 18:27:25    350s] <CMD> saveDesign chip.enc
[04/28 18:27:25    350s] The in-memory database contained RC information but was not saved. To save 
[04/28 18:27:25    350s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[04/28 18:27:25    350s] so it should only be saved when it is really desired.
[04/28 18:27:25    350s] #% Begin save design ... (date=04/28 18:27:25, mem=1061.5M)
[04/28 18:27:25    350s] % Begin Save ccopt configuration ... (date=04/28 18:27:25, mem=1061.5M)
[04/28 18:27:25    350s] % End Save ccopt configuration ... (date=04/28 18:27:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=1061.9M, current mem=1061.9M)
[04/28 18:27:25    350s] % Begin Save netlist data ... (date=04/28 18:27:25, mem=1061.9M)
[04/28 18:27:25    350s] Writing Binary DB to chip.enc.dat.tmp/IOTDF.v.bin in single-threaded mode...
[04/28 18:27:25    350s] % End Save netlist data ... (date=04/28 18:27:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1061.9M, current mem=1061.9M)
[04/28 18:27:25    350s] Saving congestion map file chip.enc.dat.tmp/IOTDF.route.congmap.gz ...
[04/28 18:27:26    350s] % Begin Save AAE data ... (date=04/28 18:27:26, mem=1062.3M)
[04/28 18:27:26    350s] Saving AAE Data ...
[04/28 18:27:26    350s] % End Save AAE data ... (date=04/28 18:27:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1062.3M, current mem=1062.3M)
[04/28 18:27:26    350s] % Begin Save clock tree data ... (date=04/28 18:27:26, mem=1063.8M)
[04/28 18:27:26    350s] % End Save clock tree data ... (date=04/28 18:27:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1063.8M, current mem=1063.8M)
[04/28 18:27:26    350s] Saving preference file chip.enc.dat.tmp/gui.pref.tcl ...
[04/28 18:27:26    350s] Saving mode setting ...
[04/28 18:27:26    350s] Saving global file ...
[04/28 18:27:26    350s] % Begin Save floorplan data ... (date=04/28 18:27:26, mem=1063.9M)
[04/28 18:27:26    350s] Saving floorplan file ...
[04/28 18:27:26    351s] % End Save floorplan data ... (date=04/28 18:27:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=1063.9M, current mem=1063.9M)
[04/28 18:27:26    351s] Saving PG file chip.enc.dat.tmp/IOTDF.pg.gz
[04/28 18:27:26    351s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1359.1M) ***
[04/28 18:27:26    351s] Saving Drc markers ...
[04/28 18:27:26    351s] ... No Drc file written since there is no markers found.
[04/28 18:27:26    351s] % Begin Save placement data ... (date=04/28 18:27:26, mem=1061.5M)
[04/28 18:27:26    351s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/28 18:27:26    351s] Save Adaptive View Pruing View Names to Binary file
[04/28 18:27:26    351s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1362.1M) ***
[04/28 18:27:26    351s] % End Save placement data ... (date=04/28 18:27:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1061.5M, current mem=1061.5M)
[04/28 18:27:26    351s] % Begin Save routing data ... (date=04/28 18:27:26, mem=1061.5M)
[04/28 18:27:26    351s] Saving route file ...
[04/28 18:27:27    351s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1359.1M) ***
[04/28 18:27:27    351s] % End Save routing data ... (date=04/28 18:27:27, total cpu=0:00:00.1, real=0:00:01.0, peak res=1061.5M, current mem=1061.5M)
[04/28 18:27:27    351s] Saving property file chip.enc.dat.tmp/IOTDF.prop
[04/28 18:27:27    351s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1362.1M) ***
[04/28 18:27:27    351s] #Saving pin access data to file chip.enc.dat.tmp/IOTDF.apa ...
[04/28 18:27:27    351s] #
[04/28 18:27:27    351s] % Begin Save power constraints data ... (date=04/28 18:27:27, mem=1061.5M)
[04/28 18:27:27    351s] % End Save power constraints data ... (date=04/28 18:27:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1061.5M, current mem=1061.5M)
[04/28 18:27:29    353s] Generated self-contained design chip.enc.dat.tmp
[04/28 18:27:29    353s] #% End save design ... (date=04/28 18:27:29, total cpu=0:00:02.8, real=0:00:04.0, peak res=1063.9M, current mem=1062.0M)
[04/28 18:27:29    353s] *** Message Summary: 0 warning(s), 0 error(s)
[04/28 18:27:29    353s] 
[04/28 18:27:31    353s] 
[04/28 18:27:31    353s] *** Memory Usage v#1 (Current mem = 1359.113M, initial mem = 289.535M) ***
[04/28 18:27:31    353s] 
[04/28 18:27:31    353s] *** Summary of all messages that are not suppressed in this session:
[04/28 18:27:31    353s] Severity  ID               Count  Summary                                  
[04/28 18:27:31    353s] WARNING   IMPLF-44            21  Macro '%s' has no SIZE statement or a ze...
[04/28 18:27:31    353s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[04/28 18:27:31    353s] WARNING   IMPLF-119           15  LAYER '%s' has been found in the databas...
[04/28 18:27:31    353s] WARNING   IMPOGDS-250          1  Specified unit is smaller than the one i...
[04/28 18:27:31    353s] WARNING   IMPOGDS-407          1  Duplicate entry found in line %d, the sa...
[04/28 18:27:31    353s] WARNING   IMPEXT-6197         14  The Cap table file is not specified. Thi...
[04/28 18:27:31    353s] WARNING   IMPEXT-2766          8  The sheet resistance for layer %s is not...
[04/28 18:27:31    353s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[04/28 18:27:31    353s] WARNING   IMPEXT-2776          7  The via resistance between layers %s and...
[04/28 18:27:31    353s] WARNING   IMPEXT-3530         14  The process node is not set. Use the com...
[04/28 18:27:31    353s] WARNING   IMPEXT-3032          4  Because the cap table file was not provi...
[04/28 18:27:31    353s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[04/28 18:27:31    353s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[04/28 18:27:31    353s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[04/28 18:27:31    353s] WARNING   IMPVFG-257           1  verifyGeometry command is replaced by ve...
[04/28 18:27:31    353s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[04/28 18:27:31    353s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[04/28 18:27:31    353s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[04/28 18:27:31    353s] WARNING   IMPOPT-3602          4  The specified path group name %s is not ...
[04/28 18:27:31    353s] WARNING   IMPCCOPT-1361        9  Routing configuration for %s nets in clo...
[04/28 18:27:31    353s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[04/28 18:27:31    353s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[04/28 18:27:31    353s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[04/28 18:27:31    353s] WARNING   SDF-808              1  The software is currently operating in a...
[04/28 18:27:31    353s] WARNING   TCLCMD-1013          1  The SDC set_operating_conditions asserti...
[04/28 18:27:31    353s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[04/28 18:27:31    353s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[04/28 18:27:31    353s] *** Message Summary: 1179 warning(s), 0 error(s)
[04/28 18:27:31    353s] 
[04/28 18:27:31    353s] --- Ending "Innovus" (totcpu=0:05:54, real=0:15:07, mem=1359.1M) ---
