SamuLevel	,	V_160
acp_clock_voltage_dependency_table	,	V_162
dpm_thermal	,	V_189
KV_MAX_DEEPSLEEP_DIVIDER_ID	,	V_270
sclk_frequency	,	V_109
RADEON_CG_BLOCK_UVD	,	V_219
kv_construct_max_power_limits_table	,	F_107
radeon_clock_voltage_dependency_table	,	V_97
SAMUInterval	,	V_159
uvd_v4_2_resume	,	F_87
radeon_ps	,	V_2
radeon_atom_get_clock_dividers	,	F_26
vid	,	V_73
DpmXNbPsHi_MASK	,	V_304
caps_sclk_throttle_low_notification	,	V_94
RADEON_CG_BLOCK_SDMA	,	V_180
PPSMC_MSG_NoForcedLevel	,	V_92
thermal	,	V_312
kv_notify_message_to_smu	,	F_15
soft_regs_start	,	V_49
samu_power_gated	,	V_198
cik_enter_rlc_safe_mode	,	F_12
kv_update_requested_ps	,	F_59
kv_dpm_powergate_samu	,	F_71
kv_enable_nb_dpm	,	F_91
"kv_enable_ulv failed\n"	,	L_13
nonClockInfoIndex	,	V_392
PPSMC_MSG_UVDDPM_SetEnabledMask	,	V_212
kv_calculate_dpm_settings	,	F_99
caps_sq_ramping	,	V_27
radeon_mode_info	,	V_313
EnabledForActivity	,	V_79
SMC_RAM_END	,	V_401
kv_start_am	,	F_38
dpm0_pg_nb_ps_hi	,	V_284
at	,	V_77
AT	,	V_78
high_voltage_t	,	V_122
"Unsupported IGP table: %d %d\n"	,	L_19
config_regs	,	V_15
CG_THERMAL_INT_CTRL	,	V_309
VClkBypassCntl	,	V_129
kv_apply_state_adjust_rules	,	F_95
acp_power_gated	,	V_199
new_mask	,	V_297
SMU__NUM_SCLK_DPM_STATE	,	V_410
KV_CONFIGREG_CACHE	,	V_20
kv_update_acp_boot_level	,	F_84
VCEInterval	,	V_150
bios	,	V_322
usEngineClockLow	,	V_359
graphics_voltage_change_enable	,	V_50
VceLevel	,	V_151
kv_reset_acp_boot_level	,	F_57
"kv_calculate_ds_divider failed\n"	,	L_17
RREG32	,	F_6
VclkDivider	,	V_131
GraphicsVoltageChangeEnable	,	V_52
kv_enable_new_levels	,	F_100
SMU7_Fusion_ExtClkLevel	,	V_152
vce_power_gated	,	V_197
_ATOM_PPLIB_NONCLOCK_INFO	,	V_340
clock_array_index	,	V_367
RESET_BUSY_CNT	,	V_85
"kv_enable_smc_cac failed\n"	,	L_15
DpmTable	,	V_45
AcpLevelCount	,	V_165
"kv_upload_dpm_settings failed\n"	,	L_4
ulSystemConfig	,	V_332
a	,	V_116
b	,	V_117
requested_state	,	V_415
kv_convert_2bit_index_to_voltage	,	F_29
i	,	V_96
irq	,	V_184
j	,	V_364
r600_dpm_print_cap_info	,	F_142
vddc_index	,	V_255
k	,	V_365
vce_level_count	,	V_141
m	,	V_405
v	,	V_123
enable_dpm	,	V_248
new_ps	,	V_173
voltage_drop_t	,	V_75
GENERAL_PWRMGT	,	V_80
"kv_enable_dpm_voltage_scaling failed\n"	,	L_10
kv_dpm_display_configuration_changed	,	F_147
acp_level_count	,	V_163
NB_DPM_CONFIG_1	,	V_300
kv_freeze_sclk_dpm	,	F_40
kv_populate_uvd_table	,	F_51
sumo_take_smu_control	,	F_104
kv_reset_am	,	F_39
kv_dpm_reset_asic	,	F_105
usStateArrayOffset	,	V_378
clockInfoIndex	,	V_394
GraphicsLevel	,	V_112
bapm_enable	,	V_178
DYNAMIC_PM_EN	,	V_86
kv_dpm_powergate_uvd	,	F_73
SMU7_Firmware_Header	,	V_44
sumo_convert_vid7_to_vid2	,	F_116
ret	,	V_36
enable_nb_dpm	,	V_238
"kv_populate_uvd_table failed\n"	,	L_5
PPSMC_MSG_DPM_ForceState	,	V_264
count	,	V_101
kv_enable_acp_dpm	,	F_79
sAvail_SCLK	,	V_339
kv_dpm_set_power_state	,	F_96
dpm0_pg_nb_ps_lo	,	V_283
samu_clock_voltage_dependency_table	,	V_154
sumo_sclk_voltage_mapping_table	,	V_106
SMU_VOLTAGE_CURRENT_LEVEL_SHIFT	,	V_413
DIDT_SQ_CTRL0	,	V_28
SMU7_Fusion_DpmTable	,	V_51
DRM_ERROR	,	F_62
kv_program_nbps_index_settings	,	F_101
ATOM_PPLIB_NONCLOCKINFO_VER1	,	V_348
kv_dpm_fini	,	F_145
kv_calculate_dfs_bypass_settings	,	F_55
VceLevelCount	,	V_148
states	,	V_384
requested_rps	,	V_176
caps_uvd_pg	,	V_218
PPSMC_MSG_UVDDPM_Disable	,	V_201
new_rps	,	V_231
le32_to_cpu	,	F_126
vclk	,	V_126
sclk_voltage_mapping_table	,	V_107
class	,	V_279
"kv_set_dpm_interval failed\n"	,	L_11
radeon_vce_clock_voltage_dependency_table	,	V_139
kv_dpm_print_power_state	,	F_140
kv_program_pt_config_registers	,	F_3
samu_level_count	,	V_155
PPSMC_MSG_SCLKDPM_SetEnabledMask	,	V_298
usBootUpNBVoltage	,	V_327
non_clock_array_index	,	V_366
UpH	,	V_295
GraphicsInterval	,	V_55
ulDCLK	,	V_350
kv_construct_boot_state	,	F_109
kv_populate_acp_table	,	F_54
kv_init_sclk_t	,	F_75
atom_context	,	V_321
dyn_state	,	V_99
graphics_dpm_level_count	,	V_102
kv_dpm_disable	,	F_74
gate	,	V_206
family	,	V_90
ucHtcHystLmt	,	V_330
stable_p_state_sclk	,	V_275
kv_smc_dpm_enable	,	F_36
acp_boot_level	,	V_172
_ClockInfoArray	,	V_370
ENOMEM	,	V_383
sram_end	,	V_46
video_start	,	V_278
DIG_THERM_INTL_MASK	,	V_311
ps_priv	,	V_5
kv_set_enabled_levels	,	F_44
samu_boot_level	,	V_213
SUMO_MAX_HARDWARE_POWERLEVELS	,	V_396
tmp	,	V_42
uvd_level	,	V_124
RADEON_CG_BLOCK_HDP	,	V_182
MinVoltage	,	V_145
clk	,	V_104
kv_set_dpm_interval	,	F_21
max_limits	,	V_276
vddc_dependency_on_sclk	,	V_100
index	,	V_59
didt_config_kv	,	V_37
kv_enable_dpm_voltage_scaling	,	F_19
kv_dpm_get_mclk	,	F_149
kv_parse_power_table	,	F_133
uvd_clock_voltage_dependency_table	,	V_120
nonClockInfo	,	V_393
SMU7_FIRMWARE_HEADER_LOCATION	,	V_43
igp_info	,	V_317
DIDT_TCP_CTRL0	,	V_35
kv_enable_ulv	,	F_56
PPSMC_MSG_ACPPowerOFF	,	V_229
kv_init_fps_limits	,	F_65
samu_level	,	V_156
kv_power_info	,	V_6
PPSMC_MSG_DisableULV	,	V_171
RADEON_DPM_FORCED_LEVEL_LOW	,	V_244
nb_dpm_enable	,	V_287
ClkBypassCntl	,	V_146
radeon_uvd_clock_voltage_dependency_table	,	V_119
dpm_table_start	,	V_47
uvd_power_gated	,	V_196
kv_enable_samu_dpm	,	F_78
crev	,	V_319
uvd_v1_0_stop	,	F_86
post_div	,	V_66
"kv_process_firmware_header failed\n"	,	L_2
DisplayWatermark	,	V_296
sumo_construct_sclk_voltage_mapping_table	,	F_128
u16	,	T_2
table	,	V_98
dpm	,	V_11
uvd_level_count	,	V_121
kv_dpm_powergate_vce	,	F_72
htc_tmp_lmt	,	V_329
UvdLevel	,	V_136
EnabledForThrottle	,	V_290
KV_CONFIGREG_SMC_IND	,	V_24
GraphicsBootLevel	,	V_56
caps_td_ramping	,	V_32
vce_level	,	V_142
"kv_enable_didt failed\n"	,	L_14
vid_8bit	,	V_70
MinVddNb	,	V_76
nbdpmconfig1	,	V_299
vce_interval	,	V_149
num_levels	,	V_234
kv_parse_pplib_non_clock_info	,	F_131
kv_enable_uvd_dpm	,	F_77
SMU7_MAX_LEVELS_UVD	,	V_138
SMU7_Fusion_GraphicsLevel	,	V_113
kv_get_pi	,	F_2
sclk_in_sr	,	V_291
info_8	,	V_323
requested_ps	,	V_177
max_clock_voltage_on_ac	,	V_277
RADEON_CG_BLOCK_GFX	,	V_179
kv_set_thermal_temperature_range	,	F_68
u32	,	T_1
highest_valid	,	V_235
caps_cac	,	V_38
limit	,	V_271
ulCapsAndSettings	,	V_344
usBackbiasTime	,	V_388
VclkFrequency	,	V_125
"kv_populate_acp_table failed\n"	,	L_8
PPSMC_MSG_SCLKDPM_FreezeLevel	,	V_88
max_temp	,	V_306
graphics_interval	,	V_54
kv_update_uvd_dpm	,	F_80
"The htcTmpLmt should be larger than htcHystLmt.\n"	,	L_20
current_ps	,	V_175
need_dfs_bypass	,	V_237
kv_init_powergate_state	,	F_76
backbias_response_time	,	V_387
kv_patch_boot_state	,	F_130
kv_get_clock_difference	,	F_49
level	,	V_242
mclk	,	V_252
radeon_irq_set	,	F_69
caps_uvd_dpm	,	V_207
kv_force_lowest_valid	,	F_41
kv_dpm_enable_bapm	,	F_60
boot_ps	,	V_190
lowest_valid	,	V_233
kv_update_acp_dpm	,	F_85
entries	,	V_103
"kv_set_dpm_boot_state failed\n"	,	L_12
boot_pl	,	V_105
kv_get_ps	,	F_1
RESET_SCLK_CNT	,	V_84
kv_populate_vce_table	,	F_52
kv_set_dpm_boot_state	,	F_22
ulVCLK	,	V_349
nb_dpm_enabled	,	V_239
caps_power_containment	,	V_402
GnbSlow	,	V_293
"kv_program_bootup_state failed\n"	,	L_3
kv_send_msg_to_smc_with_parameter	,	F_81
dividers	,	V_62
kv_update_samu_dpm	,	F_82
table_rev	,	V_342
ForceNbPs1	,	V_294
PPSMC_MSG_EnableCac	,	V_39
uvd_boot_level	,	V_209
r600_dpm_print_ps_status	,	F_144
int_thermal_type	,	V_186
clockInfo	,	V_397
"kv_populate_samu_table failed\n"	,	L_7
caps_sclk_ds	,	V_269
power_info	,	V_374
kv_enable_didt	,	F_11
num_max_dpm_entries	,	V_108
uvd_v1_0_start	,	F_88
caps_samu_pg	,	V_225
rps	,	V_3
current_rps	,	V_174
WREG32_DIDT	,	F_8
pi	,	V_9
pl	,	V_357
pm	,	V_10
Divider	,	V_147
AcpBootLevel	,	V_217
cpu_to_be32	,	F_27
SoftRegisters	,	V_48
ps	,	V_4
fps_low_t	,	V_194
kv_update_current_ps	,	F_58
power_state_offset	,	V_376
shift	,	V_22
sumo_get_sleep_divider_from_id	,	F_112
display_wm	,	V_261
dclk	,	V_128
old_rps	,	V_272
uvd_interval	,	V_134
freeze	,	V_87
SMU7_MAX_LEVELS_VCE	,	V_153
ulNbpStateNClkFreq	,	V_336
cache	,	V_17
WREG32_SMC	,	F_7
PPSMC_MSG_DisableCac	,	V_41
kv_calculate_nbps_level_settings	,	F_98
sclk_pwrmgt_cntl	,	V_82
kv_dpm_post_set_power_state	,	F_102
radeon_dpm_forced_level	,	V_241
"\tuvd    vclk: %d dclk: %d\n"	,	L_23
disable_nb_ps3_in_battery	,	V_289
TARGET_AND_CURRENT_PROFILE_INDEX	,	V_407
TRINITY_AT_DFLT	,	V_400
kv_dpm_powergate_acp	,	F_70
ulBootUpEngineClock	,	V_324
uint8_t	,	V_211
GFP_KERNEL	,	V_382
SYS_INFO_GPUCAPS__ENABEL_DFS_BYPASS	,	V_338
graphics_therm_throttle_enable	,	V_110
ucEngineClockHigh	,	V_360
sys_info	,	V_71
cac_config_regs	,	V_14
graphics_level	,	V_64
PPSMC_MSG_VCEPowerOFF	,	V_223
kv_get_sleep_divider_id_from_clock	,	F_111
atom_parse_data_header	,	F_125
kv_dpm_force_performance_level	,	F_92
frev	,	V_318
seq_printf	,	F_139
kv_patch_voltage_values	,	F_108
kv_enable_auto_thermal_throttling	,	F_47
min	,	V_267
DpmXNbPsHi	,	F_120
rdev	,	V_8
UvdLevelCount	,	V_133
RREG32_SMC	,	F_4
ATOM_PPLIB_CLASSIFICATION_UI_MASK	,	V_280
le16_to_cpu	,	F_127
htc_hyst_lmt	,	V_331
force_nbp_state	,	V_260
SMU_VOLTAGE_CURRENT_LEVEL_MASK	,	V_412
u8	,	V_53
pplib_power_state	,	V_362
seq_file	,	V_404
usClassification	,	V_345
CHIP_KABINI	,	V_91
acp_level	,	V_164
"\t\tpower level %d    sclk: %u vddc: %u\n"	,	L_24
DclkFrequency	,	V_127
kv_dpm_power_level_enable	,	F_34
voltage_response_time	,	V_389
power_state	,	V_363
DIDT_TD_CTRL0	,	V_33
min_sclk_in_sr	,	V_265
SamuLevelCount	,	V_157
R600_TEMP_RANGE_MIN	,	V_187
force_high	,	V_274
vce_clock_voltage_dependency_table	,	V_140
kv_unforce_levels	,	F_43
_NonClockInfoArray	,	V_372
caps_db_ramping	,	V_30
"kv_smc_bapm_enable failed\n"	,	L_1
Frequency	,	V_143
enable_auto_thermal_throttling	,	V_183
caps_fps	,	V_191
kv_get_high_voltage_limit	,	F_113
v2	,	V_391
SCLK_PWRMGT_CNTL	,	V_83
kv_dpm_enable	,	F_63
_StateArray	,	V_368
PPSMC_MSG_ACPDPM_Disable	,	V_205
kv_set_enabled_level	,	F_106
radeon_device	,	V_7
kv_set_divider_value	,	F_25
ulPlatformCaps	,	V_386
new_active_crtc_count	,	V_288
PPSMC_MSG_SCLKDPM_UnfreezeLevel	,	V_89
low_temp	,	V_307
SclkFrequency	,	V_67
PowerPlayInfo	,	V_375
kv_enable_smc_cac	,	F_14
kv_update_dfs_bypass_settings	,	F_90
kv_force_dpm_highest	,	F_93
kv_process_firmware_header	,	F_16
DIG_THERM_INTL	,	F_122
priv	,	V_12
DIDT_DB_CTRL0	,	V_31
caps_acp_pg	,	V_228
DIG_THERM_INTH	,	F_121
usClockInfoArrayOffset	,	V_379
kv_set_valid_clock_range	,	F_89
DIG_THERM_INTH_MASK	,	V_310
kv_dpm_power_level_enabled_for_throttle	,	F_114
ulNbpStateMemclkFreq	,	V_334
COMPUTE_ENGINE_PLL_PARAM	,	V_63
bootup_nb_voltage_index	,	V_256
mode_info	,	V_314
non_clock_info	,	V_341
class2	,	V_346
kv_parse_sys_info_table	,	F_123
CG_FTV_0	,	V_58
SMU7_Fusion_UvdLevel	,	V_137
idx	,	V_250
allow_gnb_slow	,	V_259
installed	,	V_185
kv_set_vid	,	F_31
WREG32	,	F_9
pplib_clock_info	,	V_354
printk	,	F_143
clock_info	,	V_355
DpmXNbPsLo	,	F_119
ucNumDPMLevels	,	V_395
PPSMC_MSG_SAMUDPM_SetEnabledMask	,	V_215
KV_MINIMUM_ENGINE_CLOCK	,	V_268
caps	,	V_343
kv_program_bootup_state	,	F_46
kzalloc	,	F_134
caps_enable_dfs_bypass	,	V_118
PPSMC_MSG_EnableULV	,	V_170
r600_dpm_print_class_info	,	F_141
cpu_to_be16	,	F_33
pplib	,	V_377
ucNumEntries	,	V_381
Dpm0PgNbPsLo_MASK	,	V_301
mask	,	V_23
CURR_SCLK_INDEX_MASK	,	V_408
SMU7_MAX_LEVELS_GRAPHICS	,	V_114
PPSMC_MSG_ACPPowerON	,	V_230
high_temp	,	V_308
r600_free_extended_power_table	,	F_146
sumo_convert_vid2_to_vid7	,	F_30
kv_stop_dpm	,	F_37
kv_smc_bapm_enable	,	F_61
kv_program_vc	,	F_23
voltage	,	V_68
clock_info_array	,	V_371
caps_tcp_ramping	,	V_34
kv_init_graphics_levels	,	F_66
ATOM_PPLIB_CLASSIFICATION_UI_BATTERY	,	V_281
KV_CONFIGREG_DIDT_IND	,	V_25
GraphicsDpmLevelCount	,	V_115
CURR_SCLK_INDEX_SHIFT	,	V_409
enable_mask	,	V_263
DclkDivider	,	V_132
r600_parse_extended_power_table	,	F_137
kv_upload_dpm_settings	,	F_48
ATOM_PPLIB_CLASSIFICATION_BOOT	,	V_351
PPSMC_MSG_ACPDPM_SetEnabledMask	,	V_216
dpmx_nb_ps_hi	,	V_286
AcpLevel	,	V_168
num_ps	,	V_399
DeepSleepDivId	,	V_292
graphics_boot_level	,	V_57
UVDInterval	,	V_135
ulGPUCapInfo	,	V_337
atom_clock_dividers	,	V_61
acp_interval	,	V_166
"kv_enable_auto_thermal_throttling failed\n"	,	L_9
"power level %d    sclk: %u vddc: %u\n"	,	L_22
enable	,	V_26
evclk	,	V_144
fps_high_t	,	V_192
PPSMC_MSG_UVDPowerOFF	,	V_220
FpsHighT	,	V_193
current_index	,	V_406
bootup_sclk	,	V_254
SMU7_MAX_LEVELS_SAMU	,	V_161
platform_caps	,	V_385
GraphicsThermThrottleEnable	,	V_111
caps_stable_p_state	,	V_208
RADEON_CG_BLOCK_BIF	,	V_181
be32_to_cpu	,	F_115
SMU7_MAX_LEVELS_ACP	,	V_169
radeon_clock_and_voltage_limits	,	V_249
usVoltageTime	,	V_390
kv_start_dpm	,	F_35
low_sclk_interrupt_t	,	V_93
DpmXNbPsLo_MASK	,	V_303
vid_2bit	,	V_69
kv_dpm_get_enable_mask	,	F_110
Dpm0PgNbPsLo	,	F_117
kv_update_sclk_t	,	F_45
PPSMC_MSG_VCEPowerON	,	V_224
PPSMC_MSG_NBDPM_Enable	,	V_240
PPSMC_MSG_ACPDPM_Enable	,	V_204
kfree	,	F_135
non_clock_info_array	,	V_373
kv_pl	,	V_356
kv_ps	,	V_1
GetIndexIntoMasterTable	,	F_124
kv_set_at	,	F_32
state_array	,	V_369
low	,	V_414
bootup_uma_clk	,	V_325
kv_dpm_pre_set_power_state	,	F_94
"kv_set_thermal_temperature_range failed\n"	,	L_16
offsetof	,	F_18
VoltageDownH	,	V_74
kv_get_clk_bypass	,	F_50
KV_NUM_NBPSTATES	,	V_333
FpsLowT	,	V_195
kv_do_enable_didt	,	F_10
R600_TEMP_RANGE_MAX	,	V_188
nbp_n_clock	,	V_335
usNonClockInfoArrayOffset	,	V_380
"invalid dpm profile %d\n"	,	L_21
kv_copy_bytes_to_smc	,	F_20
ucEntrySize	,	V_398
EINVAL	,	V_18
GLOBAL_PWRMGT_EN	,	V_81
kv_parse_pplib_clock_info	,	F_132
kv_dpm_init	,	F_136
ac_power	,	V_247
levels	,	V_232
DClkBypassCntl	,	V_130
PPSMC_MSG_SAMPowerON	,	V_227
IntegratedSystemInfo	,	V_316
data	,	V_16
dpmx_nb_ps_lo	,	V_285
cik_exit_rlc_safe_mode	,	F_13
uvd_ps	,	V_353
ulBootUpUMAClock	,	V_326
"invalid thermal range: %d - %d\n"	,	L_18
ucHtcTmpLmt	,	V_328
SMU_VOLTAGE_STATUS	,	V_411
nbp_memory_clock	,	V_253
cik_update_cg	,	F_64
"kv_populate_vce_table failed\n"	,	L_6
PPSMC_MSG_SAMUDPM_Enable	,	V_202
caps_vce_pg	,	V_222
vddc	,	V_251
SamuBootLevel	,	V_214
cac_enabled	,	V_40
kv_dpm_debugfs_print_current_performance_level	,	F_138
offset	,	V_19
RREG32_DIDT	,	F_5
kv_dpm_setup_asic	,	F_103
ss_divider_index	,	V_258
SclkDid	,	V_65
UvdBootLevel	,	V_210
PPSMC_MSG_SAMPowerOFF	,	V_226
Dpm0PgNbPsHi_MASK	,	V_302
sumo	,	V_358
vddcIndex	,	V_361
DATA	,	V_315
usClassification2	,	V_347
PPSMC_MSG_UVDDPM_Enable	,	V_200
kv_populate_samu_table	,	F_53
DIDT_CTRL_EN	,	V_29
PPSMC_MSG_UVDPowerON	,	V_221
forced_level	,	V_246
battery_state	,	V_282
kv_clear_vc	,	F_24
Dpm0PgNbPsHi	,	F_118
r600_is_internal_thermal_sensor	,	F_67
clk_bypass_cntl	,	V_236
kv_force_dpm_lowest	,	F_42
LowSclkInterruptT	,	V_95
kv_calculate_ds_divider	,	F_97
kv_convert_8bit_index_to_voltage	,	F_28
ATOM_PPLIB_CLASSIFICATION_UVDSTATE	,	V_352
ACPInterval	,	V_167
min_temp	,	V_305
value	,	V_21
RADEON_DPM_FORCED_LEVEL_AUTO	,	V_245
enable_didt	,	V_403
kv_get_acp_boot_level	,	F_83
vid_mapping_table	,	V_72
ds_divider_index	,	V_257
temp	,	V_266
vce_wm	,	V_262
PPSMC_MSG_SAMUDPM_Disable	,	V_203
RADEON_DPM_FORCED_LEVEL_HIGH	,	V_243
kv_read_smc_sram_dword	,	F_17
data_offset	,	V_320
samu_interval	,	V_158
min_sclk	,	V_273
sumo_construct_vid_mapping_table	,	F_129
kv_pt_config_reg	,	V_13
kv_dpm_get_sclk	,	F_148
sclk	,	V_60
