// Seed: 761164462
module module_0;
  wire id_2, id_3;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    input tri1 id_0
);
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    output supply0 id_1,
    output uwire id_2,
    input wire id_3,
    input wand id_4,
    output supply1 id_5,
    input wand id_6,
    input supply1 id_7
);
  always id_1 = -1'b0;
  wire id_9 = -1;
  wire id_10;
  and primCall (id_1, id_10, id_3, id_4, id_6, id_7, id_9);
  assign id_2 = {id_9, 1, 1};
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
