
Application.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000840  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  000008b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000012  00800060  00800060  000008b4  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000008b4  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000008e4  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000002a8  00000000  00000000  00000920  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001cec  00000000  00000000  00000bc8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000d1f  00000000  00000000  000028b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000012e6  00000000  00000000  000035d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000006f0  00000000  00000000  000048bc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000932  00000000  00000000  00004fac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000010f0  00000000  00000000  000058de  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000208  00000000  00000000  000069ce  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 79 02 	jmp	0x4f2	; 0x4f2 <__vector_1>
   8:	0c 94 a0 02 	jmp	0x540	; 0x540 <__vector_2>
   c:	0c 94 c7 02 	jmp	0x58e	; 0x58e <__vector_3>
  10:	0c 94 c4 03 	jmp	0x788	; 0x788 <__vector_4>
  14:	0c 94 9b 03 	jmp	0x736	; 0x736 <__vector_5>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 2c 03 	jmp	0x658	; 0x658 <__vector_10>
  2c:	0c 94 03 03 	jmp	0x606	; 0x606 <__vector_11>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 5f 01 	jmp	0x2be	; 0x2be <__vector_16>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e0 e4       	ldi	r30, 0x40	; 64
  68:	f8 e0       	ldi	r31, 0x08	; 8
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a0 36       	cpi	r26, 0x60	; 96
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	20 e0       	ldi	r18, 0x00	; 0
  78:	a0 e6       	ldi	r26, 0x60	; 96
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	a2 37       	cpi	r26, 0x72	; 114
  82:	b2 07       	cpc	r27, r18
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 49 00 	call	0x92	; 0x92 <main>
  8a:	0c 94 1e 04 	jmp	0x83c	; 0x83c <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <main>:


int main(void) {
		
	
	DC_MOTOR_voidMoveForward_1(90);
  92:	8a e5       	ldi	r24, 0x5A	; 90
  94:	0e 94 70 00 	call	0xe0	; 0xe0 <DC_MOTOR_voidMoveForward_1>
	DC_MOTOR_voidMoveForward_2(90);
  98:	8a e5       	ldi	r24, 0x5A	; 90
  9a:	0e 94 ad 00 	call	0x15a	; 0x15a <DC_MOTOR_voidMoveForward_2>
// 	
	
	while(1) {
		
		
		u16 dist = ULTRASONIC_u16GetDistance();
  9e:	0e 94 08 01 	call	0x210	; 0x210 <ULTRASONIC_u16GetDistance>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  a2:	2f ef       	ldi	r18, 0xFF	; 255
  a4:	31 ee       	ldi	r19, 0xE1	; 225
  a6:	44 e0       	ldi	r20, 0x04	; 4
  a8:	21 50       	subi	r18, 0x01	; 1
  aa:	30 40       	sbci	r19, 0x00	; 0
  ac:	40 40       	sbci	r20, 0x00	; 0
  ae:	e1 f7       	brne	.-8      	; 0xa8 <main+0x16>
  b0:	00 c0       	rjmp	.+0      	; 0xb2 <main+0x20>
  b2:	00 00       	nop
	
		
		_delay_ms(100);
		if (dist < 10)
  b4:	0a 97       	sbiw	r24, 0x0a	; 10
  b6:	48 f4       	brcc	.+18     	; 0xca <main+0x38>
		{
	
			DC_MOTOR_voidStop_1();
  b8:	0e 94 90 00 	call	0x120	; 0x120 <DC_MOTOR_voidStop_1>
			DC_MOTOR_voidStop_2();
  bc:	0e 94 cd 00 	call	0x19a	; 0x19a <DC_MOTOR_voidStop_2>
			LED_voidOn(DIO_PORTC,DIO_PIN2);
  c0:	62 e0       	ldi	r22, 0x02	; 2
  c2:	82 e0       	ldi	r24, 0x02	; 2
  c4:	0e 94 ea 00 	call	0x1d4	; 0x1d4 <LED_voidOn>
  c8:	ea cf       	rjmp	.-44     	; 0x9e <main+0xc>
			}else{
			DC_MOTOR_voidMoveForward_1(90);
  ca:	8a e5       	ldi	r24, 0x5A	; 90
  cc:	0e 94 70 00 	call	0xe0	; 0xe0 <DC_MOTOR_voidMoveForward_1>
			DC_MOTOR_voidMoveForward_2(90);
  d0:	8a e5       	ldi	r24, 0x5A	; 90
  d2:	0e 94 ad 00 	call	0x15a	; 0x15a <DC_MOTOR_voidMoveForward_2>
			LED_voidOff(DIO_PORTC,DIO_PIN2);
  d6:	62 e0       	ldi	r22, 0x02	; 2
  d8:	82 e0       	ldi	r24, 0x02	; 2
  da:	0e 94 f9 00 	call	0x1f2	; 0x1f2 <LED_voidOff>
  de:	df cf       	rjmp	.-66     	; 0x9e <main+0xc>

000000e0 <DC_MOTOR_voidMoveForward_1>:
	DIO_voidSetPinDir(DC_MOTOR_H_A4_PORT,DC_MOTOR_H_A4_PIN,OUTPUT);
	
	TIM0_voidFastPWM(copy_u8speed);
	DIO_voidSetPinVal(DC_MOTOR_H_A3_PORT,DC_MOTOR_H_A3_PIN,LOW);
	DIO_voidSetPinVal(DC_MOTOR_H_A4_PORT,DC_MOTOR_H_A4_PIN,HIGH);
}
  e0:	cf 93       	push	r28
  e2:	c8 2f       	mov	r28, r24
  e4:	41 e0       	ldi	r20, 0x01	; 1
  e6:	64 e0       	ldi	r22, 0x04	; 4
  e8:	83 e0       	ldi	r24, 0x03	; 3
  ea:	0e 94 93 01 	call	0x326	; 0x326 <DIO_voidSetPinDir>
  ee:	41 e0       	ldi	r20, 0x01	; 1
  f0:	63 e0       	ldi	r22, 0x03	; 3
  f2:	82 e0       	ldi	r24, 0x02	; 2
  f4:	0e 94 93 01 	call	0x326	; 0x326 <DIO_voidSetPinDir>
  f8:	41 e0       	ldi	r20, 0x01	; 1
  fa:	64 e0       	ldi	r22, 0x04	; 4
  fc:	82 e0       	ldi	r24, 0x02	; 2
  fe:	0e 94 93 01 	call	0x326	; 0x326 <DIO_voidSetPinDir>
 102:	8c 2f       	mov	r24, r28
 104:	0e 94 86 03 	call	0x70c	; 0x70c <TIM2_voidFastPWM>
 108:	41 e0       	ldi	r20, 0x01	; 1
 10a:	63 e0       	ldi	r22, 0x03	; 3
 10c:	82 e0       	ldi	r24, 0x02	; 2
 10e:	0e 94 06 02 	call	0x40c	; 0x40c <DIO_voidSetPinVal>
 112:	40 e0       	ldi	r20, 0x00	; 0
 114:	64 e0       	ldi	r22, 0x04	; 4
 116:	82 e0       	ldi	r24, 0x02	; 2
 118:	0e 94 06 02 	call	0x40c	; 0x40c <DIO_voidSetPinVal>
 11c:	cf 91       	pop	r28
 11e:	08 95       	ret

00000120 <DC_MOTOR_voidStop_1>:
 120:	41 e0       	ldi	r20, 0x01	; 1
 122:	64 e0       	ldi	r22, 0x04	; 4
 124:	83 e0       	ldi	r24, 0x03	; 3
 126:	0e 94 93 01 	call	0x326	; 0x326 <DIO_voidSetPinDir>
 12a:	41 e0       	ldi	r20, 0x01	; 1
 12c:	63 e0       	ldi	r22, 0x03	; 3
 12e:	82 e0       	ldi	r24, 0x02	; 2
 130:	0e 94 93 01 	call	0x326	; 0x326 <DIO_voidSetPinDir>
 134:	41 e0       	ldi	r20, 0x01	; 1
 136:	64 e0       	ldi	r22, 0x04	; 4
 138:	82 e0       	ldi	r24, 0x02	; 2
 13a:	0e 94 93 01 	call	0x326	; 0x326 <DIO_voidSetPinDir>
 13e:	80 e0       	ldi	r24, 0x00	; 0
 140:	0e 94 86 03 	call	0x70c	; 0x70c <TIM2_voidFastPWM>
 144:	40 e0       	ldi	r20, 0x00	; 0
 146:	63 e0       	ldi	r22, 0x03	; 3
 148:	82 e0       	ldi	r24, 0x02	; 2
 14a:	0e 94 06 02 	call	0x40c	; 0x40c <DIO_voidSetPinVal>
 14e:	40 e0       	ldi	r20, 0x00	; 0
 150:	64 e0       	ldi	r22, 0x04	; 4
 152:	82 e0       	ldi	r24, 0x02	; 2
 154:	0e 94 06 02 	call	0x40c	; 0x40c <DIO_voidSetPinVal>
 158:	08 95       	ret

0000015a <DC_MOTOR_voidMoveForward_2>:
 15a:	cf 93       	push	r28
 15c:	c8 2f       	mov	r28, r24
 15e:	41 e0       	ldi	r20, 0x01	; 1
 160:	63 e0       	ldi	r22, 0x03	; 3
 162:	81 e0       	ldi	r24, 0x01	; 1
 164:	0e 94 93 01 	call	0x326	; 0x326 <DIO_voidSetPinDir>
 168:	41 e0       	ldi	r20, 0x01	; 1
 16a:	65 e0       	ldi	r22, 0x05	; 5
 16c:	82 e0       	ldi	r24, 0x02	; 2
 16e:	0e 94 93 01 	call	0x326	; 0x326 <DIO_voidSetPinDir>
 172:	41 e0       	ldi	r20, 0x01	; 1
 174:	66 e0       	ldi	r22, 0x06	; 6
 176:	82 e0       	ldi	r24, 0x02	; 2
 178:	0e 94 93 01 	call	0x326	; 0x326 <DIO_voidSetPinDir>
 17c:	8c 2f       	mov	r24, r28
 17e:	0e 94 ee 02 	call	0x5dc	; 0x5dc <TIM0_voidFastPWM>
 182:	41 e0       	ldi	r20, 0x01	; 1
 184:	65 e0       	ldi	r22, 0x05	; 5
 186:	82 e0       	ldi	r24, 0x02	; 2
 188:	0e 94 06 02 	call	0x40c	; 0x40c <DIO_voidSetPinVal>
 18c:	40 e0       	ldi	r20, 0x00	; 0
 18e:	66 e0       	ldi	r22, 0x06	; 6
 190:	82 e0       	ldi	r24, 0x02	; 2
 192:	0e 94 06 02 	call	0x40c	; 0x40c <DIO_voidSetPinVal>
 196:	cf 91       	pop	r28
 198:	08 95       	ret

0000019a <DC_MOTOR_voidStop_2>:

void DC_MOTOR_voidStop_2(void){
	DIO_voidSetPinDir(DC_MOTOR_H_EN2_PORT,DC_MOTOR_H_EN2_PIN,OUTPUT);
 19a:	41 e0       	ldi	r20, 0x01	; 1
 19c:	63 e0       	ldi	r22, 0x03	; 3
 19e:	81 e0       	ldi	r24, 0x01	; 1
 1a0:	0e 94 93 01 	call	0x326	; 0x326 <DIO_voidSetPinDir>
	DIO_voidSetPinDir(DC_MOTOR_H_A3_PORT,DC_MOTOR_H_A3_PIN,OUTPUT);
 1a4:	41 e0       	ldi	r20, 0x01	; 1
 1a6:	65 e0       	ldi	r22, 0x05	; 5
 1a8:	82 e0       	ldi	r24, 0x02	; 2
 1aa:	0e 94 93 01 	call	0x326	; 0x326 <DIO_voidSetPinDir>
	DIO_voidSetPinDir(DC_MOTOR_H_A4_PORT,DC_MOTOR_H_A4_PIN,OUTPUT);
 1ae:	41 e0       	ldi	r20, 0x01	; 1
 1b0:	66 e0       	ldi	r22, 0x06	; 6
 1b2:	82 e0       	ldi	r24, 0x02	; 2
 1b4:	0e 94 93 01 	call	0x326	; 0x326 <DIO_voidSetPinDir>
	
	TIM0_voidFastPWM(0);
 1b8:	80 e0       	ldi	r24, 0x00	; 0
 1ba:	0e 94 ee 02 	call	0x5dc	; 0x5dc <TIM0_voidFastPWM>
	DIO_voidSetPinVal(DC_MOTOR_H_A3_PORT,DC_MOTOR_H_A3_PIN,LOW);
 1be:	40 e0       	ldi	r20, 0x00	; 0
 1c0:	65 e0       	ldi	r22, 0x05	; 5
 1c2:	82 e0       	ldi	r24, 0x02	; 2
 1c4:	0e 94 06 02 	call	0x40c	; 0x40c <DIO_voidSetPinVal>
	DIO_voidSetPinVal(DC_MOTOR_H_A4_PORT,DC_MOTOR_H_A4_PIN,LOW);
 1c8:	40 e0       	ldi	r20, 0x00	; 0
 1ca:	66 e0       	ldi	r22, 0x06	; 6
 1cc:	82 e0       	ldi	r24, 0x02	; 2
 1ce:	0e 94 06 02 	call	0x40c	; 0x40c <DIO_voidSetPinVal>
 1d2:	08 95       	ret

000001d4 <LED_voidOn>:
 1d4:	cf 93       	push	r28
 1d6:	df 93       	push	r29
 1d8:	c8 2f       	mov	r28, r24
 1da:	d6 2f       	mov	r29, r22
 1dc:	41 e0       	ldi	r20, 0x01	; 1
 1de:	0e 94 93 01 	call	0x326	; 0x326 <DIO_voidSetPinDir>
 1e2:	41 e0       	ldi	r20, 0x01	; 1
 1e4:	6d 2f       	mov	r22, r29
 1e6:	8c 2f       	mov	r24, r28
 1e8:	0e 94 06 02 	call	0x40c	; 0x40c <DIO_voidSetPinVal>
 1ec:	df 91       	pop	r29
 1ee:	cf 91       	pop	r28
 1f0:	08 95       	ret

000001f2 <LED_voidOff>:
 1f2:	cf 93       	push	r28
 1f4:	df 93       	push	r29
 1f6:	c8 2f       	mov	r28, r24
 1f8:	d6 2f       	mov	r29, r22
 1fa:	41 e0       	ldi	r20, 0x01	; 1
 1fc:	0e 94 93 01 	call	0x326	; 0x326 <DIO_voidSetPinDir>
 200:	40 e0       	ldi	r20, 0x00	; 0
 202:	6d 2f       	mov	r22, r29
 204:	8c 2f       	mov	r24, r28
 206:	0e 94 06 02 	call	0x40c	; 0x40c <DIO_voidSetPinVal>
 20a:	df 91       	pop	r29
 20c:	cf 91       	pop	r28
 20e:	08 95       	ret

00000210 <ULTRASONIC_u16GetDistance>:
 *  Author: youss
 */ 

#include "ULTRASONIC_interface.h"

u16 ULTRASONIC_u16GetDistance(void){
 210:	cf 93       	push	r28
 212:	df 93       	push	r29
 214:	00 d0       	rcall	.+0      	; 0x216 <ULTRASONIC_u16GetDistance+0x6>
 216:	00 d0       	rcall	.+0      	; 0x218 <ULTRASONIC_u16GetDistance+0x8>
 218:	cd b7       	in	r28, 0x3d	; 61
 21a:	de b7       	in	r29, 0x3e	; 62
	

	
	/* Clear ICF (Input Capture flag)  */
	SET_BIT(TIFR_REG,ICR1L_REG);
 21c:	26 b5       	in	r18, 0x26	; 38
 21e:	37 b5       	in	r19, 0x27	; 39
 220:	81 e0       	ldi	r24, 0x01	; 1
 222:	90 e0       	ldi	r25, 0x00	; 0
 224:	02 c0       	rjmp	.+4      	; 0x22a <ULTRASONIC_u16GetDistance+0x1a>
 226:	88 0f       	add	r24, r24
 228:	99 1f       	adc	r25, r25
 22a:	2a 95       	dec	r18
 22c:	e2 f7       	brpl	.-8      	; 0x226 <ULTRASONIC_u16GetDistance+0x16>
 22e:	98 b7       	in	r25, 0x38	; 56
 230:	89 2b       	or	r24, r25
 232:	88 bf       	out	0x38, r24	; 56
	
	// Configure TRIG as output and ECHO as input
	DIO_voidSetPinDir(DIO_PORTA, TRIG, OUTPUT);
 234:	41 e0       	ldi	r20, 0x01	; 1
 236:	60 e0       	ldi	r22, 0x00	; 0
 238:	80 e0       	ldi	r24, 0x00	; 0
 23a:	0e 94 93 01 	call	0x326	; 0x326 <DIO_voidSetPinDir>
	DIO_voidSetPinDir(US_PORT, ECHO, INPUT);
 23e:	40 e0       	ldi	r20, 0x00	; 0
 240:	66 e0       	ldi	r22, 0x06	; 6
 242:	83 e0       	ldi	r24, 0x03	; 3
 244:	0e 94 93 01 	call	0x326	; 0x326 <DIO_voidSetPinDir>


	// Send a 10us pulse to TRIG
	DIO_voidSetPinVal(DIO_PORTA, TRIG, HIGH);
 248:	41 e0       	ldi	r20, 0x01	; 1
 24a:	60 e0       	ldi	r22, 0x00	; 0
 24c:	80 e0       	ldi	r24, 0x00	; 0
 24e:	0e 94 06 02 	call	0x40c	; 0x40c <DIO_voidSetPinVal>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 252:	85 e3       	ldi	r24, 0x35	; 53
 254:	8a 95       	dec	r24
 256:	f1 f7       	brne	.-4      	; 0x254 <ULTRASONIC_u16GetDistance+0x44>
 258:	00 00       	nop
	_delay_us(10);
	DIO_voidSetPinVal(DIO_PORTA, TRIG, LOW);
 25a:	40 e0       	ldi	r20, 0x00	; 0
 25c:	60 e0       	ldi	r22, 0x00	; 0
 25e:	80 e0       	ldi	r24, 0x00	; 0
 260:	0e 94 06 02 	call	0x40c	; 0x40c <DIO_voidSetPinVal>


	// Start measuring echo pulse duration
	u16 t1 = 0,t2 = 0;
 264:	1a 82       	std	Y+2, r1	; 0x02
 266:	19 82       	std	Y+1, r1	; 0x01
 268:	1c 82       	std	Y+4, r1	; 0x04
 26a:	1b 82       	std	Y+3, r1	; 0x03
	TIM1_voidICUDutyCycle(&t1,&t2);
 26c:	be 01       	movw	r22, r28
 26e:	6d 5f       	subi	r22, 0xFD	; 253
 270:	7f 4f       	sbci	r23, 0xFF	; 255
 272:	ce 01       	movw	r24, r28
 274:	01 96       	adiw	r24, 0x01	; 1
 276:	0e 94 62 03 	call	0x6c4	; 0x6c4 <TIM1_voidICUDutyCycle>
	
	// Stop Timer
	TIM1_voidReset();
 27a:	0e 94 5f 03 	call	0x6be	; 0x6be <TIM1_voidReset>
	TIM1_voidStop(); 
 27e:	0e 94 55 03 	call	0x6aa	; 0x6aa <TIM1_voidStop>
	
	u16 Ton = t2 - t1;
 282:	2b 81       	ldd	r18, Y+3	; 0x03
 284:	3c 81       	ldd	r19, Y+4	; 0x04
 286:	89 81       	ldd	r24, Y+1	; 0x01
 288:	9a 81       	ldd	r25, Y+2	; 0x02
 28a:	28 1b       	sub	r18, r24
 28c:	39 0b       	sbc	r19, r25

	// Calculate distance in centimeters using integer arithmetic
	u16 distance = ((Ton * 34600) / (F_CPU * 2)); // 25°C
 28e:	a8 e2       	ldi	r26, 0x28	; 40
 290:	b7 e8       	ldi	r27, 0x87	; 135
 292:	0e 94 0f 04 	call	0x81e	; 0x81e <__umulhisi3>
 296:	20 e0       	ldi	r18, 0x00	; 0
 298:	38 e4       	ldi	r19, 0x48	; 72
 29a:	48 ee       	ldi	r20, 0xE8	; 232
 29c:	51 e0       	ldi	r21, 0x01	; 1
 29e:	0e 94 ed 03 	call	0x7da	; 0x7da <__udivmodsi4>
	
	if (distance >= 50)
 2a2:	22 33       	cpi	r18, 0x32	; 50
 2a4:	31 05       	cpc	r19, r1
 2a6:	18 f0       	brcs	.+6      	; 0x2ae <ULTRASONIC_u16GetDistance+0x9e>
	{
		return 50;
 2a8:	82 e3       	ldi	r24, 0x32	; 50
 2aa:	90 e0       	ldi	r25, 0x00	; 0
 2ac:	01 c0       	rjmp	.+2      	; 0x2b0 <ULTRASONIC_u16GetDistance+0xa0>
	}
	
	return distance;
 2ae:	c9 01       	movw	r24, r18
	
	
 2b0:	0f 90       	pop	r0
 2b2:	0f 90       	pop	r0
 2b4:	0f 90       	pop	r0
 2b6:	0f 90       	pop	r0
 2b8:	df 91       	pop	r29
 2ba:	cf 91       	pop	r28
 2bc:	08 95       	ret

000002be <__vector_16>:
 2be:	1f 92       	push	r1
 2c0:	0f 92       	push	r0
 2c2:	0f b6       	in	r0, 0x3f	; 63
 2c4:	0f 92       	push	r0
 2c6:	11 24       	eor	r1, r1
 2c8:	2f 93       	push	r18
 2ca:	3f 93       	push	r19
 2cc:	4f 93       	push	r20
 2ce:	5f 93       	push	r21
 2d0:	6f 93       	push	r22
 2d2:	7f 93       	push	r23
 2d4:	8f 93       	push	r24
 2d6:	9f 93       	push	r25
 2d8:	af 93       	push	r26
 2da:	bf 93       	push	r27
 2dc:	ef 93       	push	r30
 2de:	ff 93       	push	r31
 2e0:	e0 91 62 00 	lds	r30, 0x0062	; 0x800062 <ADC_INT_PTR>
 2e4:	f0 91 63 00 	lds	r31, 0x0063	; 0x800063 <ADC_INT_PTR+0x1>
 2e8:	30 97       	sbiw	r30, 0x00	; 0
 2ea:	61 f0       	breq	.+24     	; 0x304 <__vector_16+0x46>
 2ec:	a0 91 60 00 	lds	r26, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 2f0:	b0 91 61 00 	lds	r27, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
 2f4:	84 b1       	in	r24, 0x04	; 4
 2f6:	95 b1       	in	r25, 0x05	; 5
 2f8:	8d 93       	st	X+, r24
 2fa:	9c 93       	st	X, r25
 2fc:	09 95       	icall
 2fe:	86 b1       	in	r24, 0x06	; 6
 300:	87 7f       	andi	r24, 0xF7	; 247
 302:	86 b9       	out	0x06, r24	; 6
 304:	ff 91       	pop	r31
 306:	ef 91       	pop	r30
 308:	bf 91       	pop	r27
 30a:	af 91       	pop	r26
 30c:	9f 91       	pop	r25
 30e:	8f 91       	pop	r24
 310:	7f 91       	pop	r23
 312:	6f 91       	pop	r22
 314:	5f 91       	pop	r21
 316:	4f 91       	pop	r20
 318:	3f 91       	pop	r19
 31a:	2f 91       	pop	r18
 31c:	0f 90       	pop	r0
 31e:	0f be       	out	0x3f, r0	; 63
 320:	0f 90       	pop	r0
 322:	1f 90       	pop	r1
 324:	18 95       	reti

00000326 <DIO_voidSetPinDir>:
 326:	42 30       	cpi	r20, 0x02	; 2
 328:	08 f0       	brcs	.+2      	; 0x32c <DIO_voidSetPinDir+0x6>
 32a:	6f c0       	rjmp	.+222    	; 0x40a <__EEPROM_REGION_LENGTH__+0xa>
 32c:	41 30       	cpi	r20, 0x01	; 1
 32e:	a1 f5       	brne	.+104    	; 0x398 <DIO_voidSetPinDir+0x72>
 330:	81 30       	cpi	r24, 0x01	; 1
 332:	89 f0       	breq	.+34     	; 0x356 <DIO_voidSetPinDir+0x30>
 334:	28 f0       	brcs	.+10     	; 0x340 <DIO_voidSetPinDir+0x1a>
 336:	82 30       	cpi	r24, 0x02	; 2
 338:	c9 f0       	breq	.+50     	; 0x36c <DIO_voidSetPinDir+0x46>
 33a:	83 30       	cpi	r24, 0x03	; 3
 33c:	11 f1       	breq	.+68     	; 0x382 <DIO_voidSetPinDir+0x5c>
 33e:	08 95       	ret
 340:	2a b3       	in	r18, 0x1a	; 26
 342:	81 e0       	ldi	r24, 0x01	; 1
 344:	90 e0       	ldi	r25, 0x00	; 0
 346:	02 c0       	rjmp	.+4      	; 0x34c <DIO_voidSetPinDir+0x26>
 348:	88 0f       	add	r24, r24
 34a:	99 1f       	adc	r25, r25
 34c:	6a 95       	dec	r22
 34e:	e2 f7       	brpl	.-8      	; 0x348 <DIO_voidSetPinDir+0x22>
 350:	82 2b       	or	r24, r18
 352:	8a bb       	out	0x1a, r24	; 26
 354:	08 95       	ret
 356:	27 b3       	in	r18, 0x17	; 23
 358:	81 e0       	ldi	r24, 0x01	; 1
 35a:	90 e0       	ldi	r25, 0x00	; 0
 35c:	02 c0       	rjmp	.+4      	; 0x362 <DIO_voidSetPinDir+0x3c>
 35e:	88 0f       	add	r24, r24
 360:	99 1f       	adc	r25, r25
 362:	6a 95       	dec	r22
 364:	e2 f7       	brpl	.-8      	; 0x35e <DIO_voidSetPinDir+0x38>
 366:	82 2b       	or	r24, r18
 368:	87 bb       	out	0x17, r24	; 23
 36a:	08 95       	ret
 36c:	24 b3       	in	r18, 0x14	; 20
 36e:	81 e0       	ldi	r24, 0x01	; 1
 370:	90 e0       	ldi	r25, 0x00	; 0
 372:	02 c0       	rjmp	.+4      	; 0x378 <DIO_voidSetPinDir+0x52>
 374:	88 0f       	add	r24, r24
 376:	99 1f       	adc	r25, r25
 378:	6a 95       	dec	r22
 37a:	e2 f7       	brpl	.-8      	; 0x374 <DIO_voidSetPinDir+0x4e>
 37c:	82 2b       	or	r24, r18
 37e:	84 bb       	out	0x14, r24	; 20
 380:	08 95       	ret
 382:	21 b3       	in	r18, 0x11	; 17
 384:	81 e0       	ldi	r24, 0x01	; 1
 386:	90 e0       	ldi	r25, 0x00	; 0
 388:	02 c0       	rjmp	.+4      	; 0x38e <DIO_voidSetPinDir+0x68>
 38a:	88 0f       	add	r24, r24
 38c:	99 1f       	adc	r25, r25
 38e:	6a 95       	dec	r22
 390:	e2 f7       	brpl	.-8      	; 0x38a <DIO_voidSetPinDir+0x64>
 392:	82 2b       	or	r24, r18
 394:	81 bb       	out	0x11, r24	; 17
 396:	08 95       	ret
 398:	41 11       	cpse	r20, r1
 39a:	37 c0       	rjmp	.+110    	; 0x40a <__EEPROM_REGION_LENGTH__+0xa>
 39c:	81 30       	cpi	r24, 0x01	; 1
 39e:	91 f0       	breq	.+36     	; 0x3c4 <DIO_voidSetPinDir+0x9e>
 3a0:	28 f0       	brcs	.+10     	; 0x3ac <DIO_voidSetPinDir+0x86>
 3a2:	82 30       	cpi	r24, 0x02	; 2
 3a4:	d9 f0       	breq	.+54     	; 0x3dc <DIO_voidSetPinDir+0xb6>
 3a6:	83 30       	cpi	r24, 0x03	; 3
 3a8:	29 f1       	breq	.+74     	; 0x3f4 <DIO_voidSetPinDir+0xce>
 3aa:	08 95       	ret
 3ac:	2a b3       	in	r18, 0x1a	; 26
 3ae:	81 e0       	ldi	r24, 0x01	; 1
 3b0:	90 e0       	ldi	r25, 0x00	; 0
 3b2:	02 c0       	rjmp	.+4      	; 0x3b8 <DIO_voidSetPinDir+0x92>
 3b4:	88 0f       	add	r24, r24
 3b6:	99 1f       	adc	r25, r25
 3b8:	6a 95       	dec	r22
 3ba:	e2 f7       	brpl	.-8      	; 0x3b4 <DIO_voidSetPinDir+0x8e>
 3bc:	80 95       	com	r24
 3be:	82 23       	and	r24, r18
 3c0:	8a bb       	out	0x1a, r24	; 26
 3c2:	08 95       	ret
 3c4:	27 b3       	in	r18, 0x17	; 23
 3c6:	81 e0       	ldi	r24, 0x01	; 1
 3c8:	90 e0       	ldi	r25, 0x00	; 0
 3ca:	02 c0       	rjmp	.+4      	; 0x3d0 <DIO_voidSetPinDir+0xaa>
 3cc:	88 0f       	add	r24, r24
 3ce:	99 1f       	adc	r25, r25
 3d0:	6a 95       	dec	r22
 3d2:	e2 f7       	brpl	.-8      	; 0x3cc <DIO_voidSetPinDir+0xa6>
 3d4:	80 95       	com	r24
 3d6:	82 23       	and	r24, r18
 3d8:	87 bb       	out	0x17, r24	; 23
 3da:	08 95       	ret
 3dc:	24 b3       	in	r18, 0x14	; 20
 3de:	81 e0       	ldi	r24, 0x01	; 1
 3e0:	90 e0       	ldi	r25, 0x00	; 0
 3e2:	02 c0       	rjmp	.+4      	; 0x3e8 <DIO_voidSetPinDir+0xc2>
 3e4:	88 0f       	add	r24, r24
 3e6:	99 1f       	adc	r25, r25
 3e8:	6a 95       	dec	r22
 3ea:	e2 f7       	brpl	.-8      	; 0x3e4 <DIO_voidSetPinDir+0xbe>
 3ec:	80 95       	com	r24
 3ee:	82 23       	and	r24, r18
 3f0:	84 bb       	out	0x14, r24	; 20
 3f2:	08 95       	ret
 3f4:	21 b3       	in	r18, 0x11	; 17
 3f6:	81 e0       	ldi	r24, 0x01	; 1
 3f8:	90 e0       	ldi	r25, 0x00	; 0
 3fa:	02 c0       	rjmp	.+4      	; 0x400 <__EEPROM_REGION_LENGTH__>
 3fc:	88 0f       	add	r24, r24
 3fe:	99 1f       	adc	r25, r25
 400:	6a 95       	dec	r22
 402:	e2 f7       	brpl	.-8      	; 0x3fc <DIO_voidSetPinDir+0xd6>
 404:	80 95       	com	r24
 406:	82 23       	and	r24, r18
 408:	81 bb       	out	0x11, r24	; 17
 40a:	08 95       	ret

0000040c <DIO_voidSetPinVal>:
 40c:	42 30       	cpi	r20, 0x02	; 2
 40e:	08 f0       	brcs	.+2      	; 0x412 <DIO_voidSetPinVal+0x6>
 410:	6f c0       	rjmp	.+222    	; 0x4f0 <DIO_voidSetPinVal+0xe4>
 412:	41 30       	cpi	r20, 0x01	; 1
 414:	a1 f5       	brne	.+104    	; 0x47e <DIO_voidSetPinVal+0x72>
 416:	81 30       	cpi	r24, 0x01	; 1
 418:	89 f0       	breq	.+34     	; 0x43c <DIO_voidSetPinVal+0x30>
 41a:	28 f0       	brcs	.+10     	; 0x426 <DIO_voidSetPinVal+0x1a>
 41c:	82 30       	cpi	r24, 0x02	; 2
 41e:	c9 f0       	breq	.+50     	; 0x452 <DIO_voidSetPinVal+0x46>
 420:	83 30       	cpi	r24, 0x03	; 3
 422:	11 f1       	breq	.+68     	; 0x468 <DIO_voidSetPinVal+0x5c>
 424:	08 95       	ret
 426:	2b b3       	in	r18, 0x1b	; 27
 428:	81 e0       	ldi	r24, 0x01	; 1
 42a:	90 e0       	ldi	r25, 0x00	; 0
 42c:	02 c0       	rjmp	.+4      	; 0x432 <DIO_voidSetPinVal+0x26>
 42e:	88 0f       	add	r24, r24
 430:	99 1f       	adc	r25, r25
 432:	6a 95       	dec	r22
 434:	e2 f7       	brpl	.-8      	; 0x42e <DIO_voidSetPinVal+0x22>
 436:	82 2b       	or	r24, r18
 438:	8b bb       	out	0x1b, r24	; 27
 43a:	08 95       	ret
 43c:	28 b3       	in	r18, 0x18	; 24
 43e:	81 e0       	ldi	r24, 0x01	; 1
 440:	90 e0       	ldi	r25, 0x00	; 0
 442:	02 c0       	rjmp	.+4      	; 0x448 <DIO_voidSetPinVal+0x3c>
 444:	88 0f       	add	r24, r24
 446:	99 1f       	adc	r25, r25
 448:	6a 95       	dec	r22
 44a:	e2 f7       	brpl	.-8      	; 0x444 <DIO_voidSetPinVal+0x38>
 44c:	82 2b       	or	r24, r18
 44e:	88 bb       	out	0x18, r24	; 24
 450:	08 95       	ret
 452:	25 b3       	in	r18, 0x15	; 21
 454:	81 e0       	ldi	r24, 0x01	; 1
 456:	90 e0       	ldi	r25, 0x00	; 0
 458:	02 c0       	rjmp	.+4      	; 0x45e <DIO_voidSetPinVal+0x52>
 45a:	88 0f       	add	r24, r24
 45c:	99 1f       	adc	r25, r25
 45e:	6a 95       	dec	r22
 460:	e2 f7       	brpl	.-8      	; 0x45a <DIO_voidSetPinVal+0x4e>
 462:	82 2b       	or	r24, r18
 464:	85 bb       	out	0x15, r24	; 21
 466:	08 95       	ret
 468:	22 b3       	in	r18, 0x12	; 18
 46a:	81 e0       	ldi	r24, 0x01	; 1
 46c:	90 e0       	ldi	r25, 0x00	; 0
 46e:	02 c0       	rjmp	.+4      	; 0x474 <DIO_voidSetPinVal+0x68>
 470:	88 0f       	add	r24, r24
 472:	99 1f       	adc	r25, r25
 474:	6a 95       	dec	r22
 476:	e2 f7       	brpl	.-8      	; 0x470 <DIO_voidSetPinVal+0x64>
 478:	82 2b       	or	r24, r18
 47a:	82 bb       	out	0x12, r24	; 18
 47c:	08 95       	ret
 47e:	41 11       	cpse	r20, r1
 480:	37 c0       	rjmp	.+110    	; 0x4f0 <DIO_voidSetPinVal+0xe4>
 482:	81 30       	cpi	r24, 0x01	; 1
 484:	91 f0       	breq	.+36     	; 0x4aa <DIO_voidSetPinVal+0x9e>
 486:	28 f0       	brcs	.+10     	; 0x492 <DIO_voidSetPinVal+0x86>
 488:	82 30       	cpi	r24, 0x02	; 2
 48a:	d9 f0       	breq	.+54     	; 0x4c2 <DIO_voidSetPinVal+0xb6>
 48c:	83 30       	cpi	r24, 0x03	; 3
 48e:	29 f1       	breq	.+74     	; 0x4da <DIO_voidSetPinVal+0xce>
 490:	08 95       	ret
 492:	2b b3       	in	r18, 0x1b	; 27
 494:	81 e0       	ldi	r24, 0x01	; 1
 496:	90 e0       	ldi	r25, 0x00	; 0
 498:	02 c0       	rjmp	.+4      	; 0x49e <DIO_voidSetPinVal+0x92>
 49a:	88 0f       	add	r24, r24
 49c:	99 1f       	adc	r25, r25
 49e:	6a 95       	dec	r22
 4a0:	e2 f7       	brpl	.-8      	; 0x49a <DIO_voidSetPinVal+0x8e>
 4a2:	80 95       	com	r24
 4a4:	82 23       	and	r24, r18
 4a6:	8b bb       	out	0x1b, r24	; 27
 4a8:	08 95       	ret
 4aa:	28 b3       	in	r18, 0x18	; 24
 4ac:	81 e0       	ldi	r24, 0x01	; 1
 4ae:	90 e0       	ldi	r25, 0x00	; 0
 4b0:	02 c0       	rjmp	.+4      	; 0x4b6 <DIO_voidSetPinVal+0xaa>
 4b2:	88 0f       	add	r24, r24
 4b4:	99 1f       	adc	r25, r25
 4b6:	6a 95       	dec	r22
 4b8:	e2 f7       	brpl	.-8      	; 0x4b2 <DIO_voidSetPinVal+0xa6>
 4ba:	80 95       	com	r24
 4bc:	82 23       	and	r24, r18
 4be:	88 bb       	out	0x18, r24	; 24
 4c0:	08 95       	ret
 4c2:	25 b3       	in	r18, 0x15	; 21
 4c4:	81 e0       	ldi	r24, 0x01	; 1
 4c6:	90 e0       	ldi	r25, 0x00	; 0
 4c8:	02 c0       	rjmp	.+4      	; 0x4ce <DIO_voidSetPinVal+0xc2>
 4ca:	88 0f       	add	r24, r24
 4cc:	99 1f       	adc	r25, r25
 4ce:	6a 95       	dec	r22
 4d0:	e2 f7       	brpl	.-8      	; 0x4ca <DIO_voidSetPinVal+0xbe>
 4d2:	80 95       	com	r24
 4d4:	82 23       	and	r24, r18
 4d6:	85 bb       	out	0x15, r24	; 21
 4d8:	08 95       	ret
 4da:	22 b3       	in	r18, 0x12	; 18
 4dc:	81 e0       	ldi	r24, 0x01	; 1
 4de:	90 e0       	ldi	r25, 0x00	; 0
 4e0:	02 c0       	rjmp	.+4      	; 0x4e6 <DIO_voidSetPinVal+0xda>
 4e2:	88 0f       	add	r24, r24
 4e4:	99 1f       	adc	r25, r25
 4e6:	6a 95       	dec	r22
 4e8:	e2 f7       	brpl	.-8      	; 0x4e2 <DIO_voidSetPinVal+0xd6>
 4ea:	80 95       	com	r24
 4ec:	82 23       	and	r24, r18
 4ee:	82 bb       	out	0x12, r24	; 18
 4f0:	08 95       	ret

000004f2 <__vector_1>:
 4f2:	1f 92       	push	r1
 4f4:	0f 92       	push	r0
 4f6:	0f b6       	in	r0, 0x3f	; 63
 4f8:	0f 92       	push	r0
 4fa:	11 24       	eor	r1, r1
 4fc:	2f 93       	push	r18
 4fe:	3f 93       	push	r19
 500:	4f 93       	push	r20
 502:	5f 93       	push	r21
 504:	6f 93       	push	r22
 506:	7f 93       	push	r23
 508:	8f 93       	push	r24
 50a:	9f 93       	push	r25
 50c:	af 93       	push	r26
 50e:	bf 93       	push	r27
 510:	ef 93       	push	r30
 512:	ff 93       	push	r31
 514:	e0 91 64 00 	lds	r30, 0x0064	; 0x800064 <INT_PTR>
 518:	f0 91 65 00 	lds	r31, 0x0065	; 0x800065 <INT_PTR+0x1>
 51c:	09 95       	icall
 51e:	ff 91       	pop	r31
 520:	ef 91       	pop	r30
 522:	bf 91       	pop	r27
 524:	af 91       	pop	r26
 526:	9f 91       	pop	r25
 528:	8f 91       	pop	r24
 52a:	7f 91       	pop	r23
 52c:	6f 91       	pop	r22
 52e:	5f 91       	pop	r21
 530:	4f 91       	pop	r20
 532:	3f 91       	pop	r19
 534:	2f 91       	pop	r18
 536:	0f 90       	pop	r0
 538:	0f be       	out	0x3f, r0	; 63
 53a:	0f 90       	pop	r0
 53c:	1f 90       	pop	r1
 53e:	18 95       	reti

00000540 <__vector_2>:
 540:	1f 92       	push	r1
 542:	0f 92       	push	r0
 544:	0f b6       	in	r0, 0x3f	; 63
 546:	0f 92       	push	r0
 548:	11 24       	eor	r1, r1
 54a:	2f 93       	push	r18
 54c:	3f 93       	push	r19
 54e:	4f 93       	push	r20
 550:	5f 93       	push	r21
 552:	6f 93       	push	r22
 554:	7f 93       	push	r23
 556:	8f 93       	push	r24
 558:	9f 93       	push	r25
 55a:	af 93       	push	r26
 55c:	bf 93       	push	r27
 55e:	ef 93       	push	r30
 560:	ff 93       	push	r31
 562:	e0 91 66 00 	lds	r30, 0x0066	; 0x800066 <INT_PTR+0x2>
 566:	f0 91 67 00 	lds	r31, 0x0067	; 0x800067 <INT_PTR+0x3>
 56a:	09 95       	icall
 56c:	ff 91       	pop	r31
 56e:	ef 91       	pop	r30
 570:	bf 91       	pop	r27
 572:	af 91       	pop	r26
 574:	9f 91       	pop	r25
 576:	8f 91       	pop	r24
 578:	7f 91       	pop	r23
 57a:	6f 91       	pop	r22
 57c:	5f 91       	pop	r21
 57e:	4f 91       	pop	r20
 580:	3f 91       	pop	r19
 582:	2f 91       	pop	r18
 584:	0f 90       	pop	r0
 586:	0f be       	out	0x3f, r0	; 63
 588:	0f 90       	pop	r0
 58a:	1f 90       	pop	r1
 58c:	18 95       	reti

0000058e <__vector_3>:
 58e:	1f 92       	push	r1
 590:	0f 92       	push	r0
 592:	0f b6       	in	r0, 0x3f	; 63
 594:	0f 92       	push	r0
 596:	11 24       	eor	r1, r1
 598:	2f 93       	push	r18
 59a:	3f 93       	push	r19
 59c:	4f 93       	push	r20
 59e:	5f 93       	push	r21
 5a0:	6f 93       	push	r22
 5a2:	7f 93       	push	r23
 5a4:	8f 93       	push	r24
 5a6:	9f 93       	push	r25
 5a8:	af 93       	push	r26
 5aa:	bf 93       	push	r27
 5ac:	ef 93       	push	r30
 5ae:	ff 93       	push	r31
 5b0:	e0 91 68 00 	lds	r30, 0x0068	; 0x800068 <INT_PTR+0x4>
 5b4:	f0 91 69 00 	lds	r31, 0x0069	; 0x800069 <INT_PTR+0x5>
 5b8:	09 95       	icall
 5ba:	ff 91       	pop	r31
 5bc:	ef 91       	pop	r30
 5be:	bf 91       	pop	r27
 5c0:	af 91       	pop	r26
 5c2:	9f 91       	pop	r25
 5c4:	8f 91       	pop	r24
 5c6:	7f 91       	pop	r23
 5c8:	6f 91       	pop	r22
 5ca:	5f 91       	pop	r21
 5cc:	4f 91       	pop	r20
 5ce:	3f 91       	pop	r19
 5d0:	2f 91       	pop	r18
 5d2:	0f 90       	pop	r0
 5d4:	0f be       	out	0x3f, r0	; 63
 5d6:	0f 90       	pop	r0
 5d8:	1f 90       	pop	r1
 5da:	18 95       	reti

000005dc <TIM0_voidFastPWM>:
 5dc:	93 b7       	in	r25, 0x33	; 51
 5de:	90 64       	ori	r25, 0x40	; 64
 5e0:	93 bf       	out	0x33, r25	; 51
 5e2:	93 b7       	in	r25, 0x33	; 51
 5e4:	98 60       	ori	r25, 0x08	; 8
 5e6:	93 bf       	out	0x33, r25	; 51
 5e8:	93 b7       	in	r25, 0x33	; 51
 5ea:	90 62       	ori	r25, 0x20	; 32
 5ec:	93 bf       	out	0x33, r25	; 51
 5ee:	93 b7       	in	r25, 0x33	; 51
 5f0:	9f 7e       	andi	r25, 0xEF	; 239
 5f2:	93 bf       	out	0x33, r25	; 51
 5f4:	93 b7       	in	r25, 0x33	; 51
 5f6:	98 7f       	andi	r25, 0xF8	; 248
 5f8:	93 bf       	out	0x33, r25	; 51
 5fa:	93 b7       	in	r25, 0x33	; 51
 5fc:	93 60       	ori	r25, 0x03	; 3
 5fe:	93 bf       	out	0x33, r25	; 51
 600:	88 0f       	add	r24, r24
 602:	8c bf       	out	0x3c, r24	; 60
 604:	08 95       	ret

00000606 <__vector_11>:
 606:	1f 92       	push	r1
 608:	0f 92       	push	r0
 60a:	0f b6       	in	r0, 0x3f	; 63
 60c:	0f 92       	push	r0
 60e:	11 24       	eor	r1, r1
 610:	2f 93       	push	r18
 612:	3f 93       	push	r19
 614:	4f 93       	push	r20
 616:	5f 93       	push	r21
 618:	6f 93       	push	r22
 61a:	7f 93       	push	r23
 61c:	8f 93       	push	r24
 61e:	9f 93       	push	r25
 620:	af 93       	push	r26
 622:	bf 93       	push	r27
 624:	ef 93       	push	r30
 626:	ff 93       	push	r31
 628:	e0 91 6a 00 	lds	r30, 0x006A	; 0x80006a <TIM0_PTR>
 62c:	f0 91 6b 00 	lds	r31, 0x006B	; 0x80006b <TIM0_PTR+0x1>
 630:	30 97       	sbiw	r30, 0x00	; 0
 632:	09 f0       	breq	.+2      	; 0x636 <__vector_11+0x30>
 634:	09 95       	icall
 636:	ff 91       	pop	r31
 638:	ef 91       	pop	r30
 63a:	bf 91       	pop	r27
 63c:	af 91       	pop	r26
 63e:	9f 91       	pop	r25
 640:	8f 91       	pop	r24
 642:	7f 91       	pop	r23
 644:	6f 91       	pop	r22
 646:	5f 91       	pop	r21
 648:	4f 91       	pop	r20
 64a:	3f 91       	pop	r19
 64c:	2f 91       	pop	r18
 64e:	0f 90       	pop	r0
 650:	0f be       	out	0x3f, r0	; 63
 652:	0f 90       	pop	r0
 654:	1f 90       	pop	r1
 656:	18 95       	reti

00000658 <__vector_10>:
 658:	1f 92       	push	r1
 65a:	0f 92       	push	r0
 65c:	0f b6       	in	r0, 0x3f	; 63
 65e:	0f 92       	push	r0
 660:	11 24       	eor	r1, r1
 662:	2f 93       	push	r18
 664:	3f 93       	push	r19
 666:	4f 93       	push	r20
 668:	5f 93       	push	r21
 66a:	6f 93       	push	r22
 66c:	7f 93       	push	r23
 66e:	8f 93       	push	r24
 670:	9f 93       	push	r25
 672:	af 93       	push	r26
 674:	bf 93       	push	r27
 676:	ef 93       	push	r30
 678:	ff 93       	push	r31
 67a:	e0 91 6c 00 	lds	r30, 0x006C	; 0x80006c <TIM0_PTR+0x2>
 67e:	f0 91 6d 00 	lds	r31, 0x006D	; 0x80006d <TIM0_PTR+0x3>
 682:	30 97       	sbiw	r30, 0x00	; 0
 684:	09 f0       	breq	.+2      	; 0x688 <__vector_10+0x30>
 686:	09 95       	icall
 688:	ff 91       	pop	r31
 68a:	ef 91       	pop	r30
 68c:	bf 91       	pop	r27
 68e:	af 91       	pop	r26
 690:	9f 91       	pop	r25
 692:	8f 91       	pop	r24
 694:	7f 91       	pop	r23
 696:	6f 91       	pop	r22
 698:	5f 91       	pop	r21
 69a:	4f 91       	pop	r20
 69c:	3f 91       	pop	r19
 69e:	2f 91       	pop	r18
 6a0:	0f 90       	pop	r0
 6a2:	0f be       	out	0x3f, r0	; 63
 6a4:	0f 90       	pop	r0
 6a6:	1f 90       	pop	r1
 6a8:	18 95       	reti

000006aa <TIM1_voidStop>:
	
	
	*/
	
	
}
 6aa:	8e b5       	in	r24, 0x2e	; 46
 6ac:	8b 7f       	andi	r24, 0xFB	; 251
 6ae:	8e bd       	out	0x2e, r24	; 46
 6b0:	8e b5       	in	r24, 0x2e	; 46
 6b2:	8d 7f       	andi	r24, 0xFD	; 253
 6b4:	8e bd       	out	0x2e, r24	; 46
 6b6:	8e b5       	in	r24, 0x2e	; 46
 6b8:	8e 7f       	andi	r24, 0xFE	; 254
 6ba:	8e bd       	out	0x2e, r24	; 46
 6bc:	08 95       	ret

000006be <TIM1_voidReset>:
 6be:	1f bc       	out	0x2f, r1	; 47
 6c0:	1e bc       	out	0x2e, r1	; 46
 6c2:	08 95       	ret

000006c4 <TIM1_voidICUDutyCycle>:
* Parameters   : f32 copy_u8duty_cycle
* Return value : void
*****************************************************************************/
void TIM1_voidICUDutyCycle(u16* copy_u16t1 , u16* copy_u16t2){
	
	TCCR1B_REG = 0b11000001; // Rising edge, no prescaler
 6c4:	21 ec       	ldi	r18, 0xC1	; 193
 6c6:	2e bd       	out	0x2e, r18	; 46
	while(GET_BIT(TIFR_REG,ICF1_) == 0);
 6c8:	08 b6       	in	r0, 0x38	; 56
 6ca:	05 fe       	sbrs	r0, 5
 6cc:	fd cf       	rjmp	.-6      	; 0x6c8 <TIM1_voidICUDutyCycle+0x4>
	*copy_u16t1 = ICR1L_REG; /* Take value of capture register */
 6ce:	26 b5       	in	r18, 0x26	; 38
 6d0:	37 b5       	in	r19, 0x27	; 39
 6d2:	fc 01       	movw	r30, r24
 6d4:	31 83       	std	Z+1, r19	; 0x01
 6d6:	20 83       	st	Z, r18
	SET_BIT(TIFR_REG,ICR1L_REG); /* Clear ICF (Input Capture flag)  */
 6d8:	26 b5       	in	r18, 0x26	; 38
 6da:	37 b5       	in	r19, 0x27	; 39
 6dc:	81 e0       	ldi	r24, 0x01	; 1
 6de:	90 e0       	ldi	r25, 0x00	; 0
 6e0:	02 c0       	rjmp	.+4      	; 0x6e6 <TIM1_voidICUDutyCycle+0x22>
 6e2:	88 0f       	add	r24, r24
 6e4:	99 1f       	adc	r25, r25
 6e6:	2a 95       	dec	r18
 6e8:	e2 f7       	brpl	.-8      	; 0x6e2 <TIM1_voidICUDutyCycle+0x1e>
 6ea:	98 b7       	in	r25, 0x38	; 56
 6ec:	89 2b       	or	r24, r25
 6ee:	88 bf       	out	0x38, r24	; 56
	TCCR1B_REG = 0b10000001; // Falling edge, no prescaler
 6f0:	81 e8       	ldi	r24, 0x81	; 129
 6f2:	8e bd       	out	0x2e, r24	; 46
	while(GET_BIT(TIFR_REG,ICF1_) == 0);
 6f4:	08 b6       	in	r0, 0x38	; 56
 6f6:	05 fe       	sbrs	r0, 5
 6f8:	fd cf       	rjmp	.-6      	; 0x6f4 <TIM1_voidICUDutyCycle+0x30>
	*copy_u16t2 = ICR1L_REG; /* Take value of capture register */
 6fa:	86 b5       	in	r24, 0x26	; 38
 6fc:	97 b5       	in	r25, 0x27	; 39
 6fe:	fb 01       	movw	r30, r22
 700:	91 83       	std	Z+1, r25	; 0x01
 702:	80 83       	st	Z, r24
	SET_BIT(TIFR_REG,ICF1_); /* Clear ICF (Input Capture flag)  */
 704:	88 b7       	in	r24, 0x38	; 56
 706:	80 62       	ori	r24, 0x20	; 32
 708:	88 bf       	out	0x38, r24	; 56
 70a:	08 95       	ret

0000070c <TIM2_voidFastPWM>:
 70c:	95 b5       	in	r25, 0x25	; 37
 70e:	90 64       	ori	r25, 0x40	; 64
 710:	95 bd       	out	0x25, r25	; 37
 712:	95 b5       	in	r25, 0x25	; 37
 714:	98 60       	ori	r25, 0x08	; 8
 716:	95 bd       	out	0x25, r25	; 37
 718:	95 b5       	in	r25, 0x25	; 37
 71a:	90 62       	ori	r25, 0x20	; 32
 71c:	95 bd       	out	0x25, r25	; 37
 71e:	95 b5       	in	r25, 0x25	; 37
 720:	9f 7e       	andi	r25, 0xEF	; 239
 722:	95 bd       	out	0x25, r25	; 37
 724:	95 b5       	in	r25, 0x25	; 37
 726:	98 7f       	andi	r25, 0xF8	; 248
 728:	95 bd       	out	0x25, r25	; 37
 72a:	95 b5       	in	r25, 0x25	; 37
 72c:	93 60       	ori	r25, 0x03	; 3
 72e:	95 bd       	out	0x25, r25	; 37
 730:	88 0f       	add	r24, r24
 732:	83 bd       	out	0x23, r24	; 35
 734:	08 95       	ret

00000736 <__vector_5>:
 736:	1f 92       	push	r1
 738:	0f 92       	push	r0
 73a:	0f b6       	in	r0, 0x3f	; 63
 73c:	0f 92       	push	r0
 73e:	11 24       	eor	r1, r1
 740:	2f 93       	push	r18
 742:	3f 93       	push	r19
 744:	4f 93       	push	r20
 746:	5f 93       	push	r21
 748:	6f 93       	push	r22
 74a:	7f 93       	push	r23
 74c:	8f 93       	push	r24
 74e:	9f 93       	push	r25
 750:	af 93       	push	r26
 752:	bf 93       	push	r27
 754:	ef 93       	push	r30
 756:	ff 93       	push	r31
 758:	e0 91 6e 00 	lds	r30, 0x006E	; 0x80006e <TIM2_PTR>
 75c:	f0 91 6f 00 	lds	r31, 0x006F	; 0x80006f <TIM2_PTR+0x1>
 760:	30 97       	sbiw	r30, 0x00	; 0
 762:	09 f0       	breq	.+2      	; 0x766 <__vector_5+0x30>
 764:	09 95       	icall
 766:	ff 91       	pop	r31
 768:	ef 91       	pop	r30
 76a:	bf 91       	pop	r27
 76c:	af 91       	pop	r26
 76e:	9f 91       	pop	r25
 770:	8f 91       	pop	r24
 772:	7f 91       	pop	r23
 774:	6f 91       	pop	r22
 776:	5f 91       	pop	r21
 778:	4f 91       	pop	r20
 77a:	3f 91       	pop	r19
 77c:	2f 91       	pop	r18
 77e:	0f 90       	pop	r0
 780:	0f be       	out	0x3f, r0	; 63
 782:	0f 90       	pop	r0
 784:	1f 90       	pop	r1
 786:	18 95       	reti

00000788 <__vector_4>:
 788:	1f 92       	push	r1
 78a:	0f 92       	push	r0
 78c:	0f b6       	in	r0, 0x3f	; 63
 78e:	0f 92       	push	r0
 790:	11 24       	eor	r1, r1
 792:	2f 93       	push	r18
 794:	3f 93       	push	r19
 796:	4f 93       	push	r20
 798:	5f 93       	push	r21
 79a:	6f 93       	push	r22
 79c:	7f 93       	push	r23
 79e:	8f 93       	push	r24
 7a0:	9f 93       	push	r25
 7a2:	af 93       	push	r26
 7a4:	bf 93       	push	r27
 7a6:	ef 93       	push	r30
 7a8:	ff 93       	push	r31
 7aa:	e0 91 70 00 	lds	r30, 0x0070	; 0x800070 <TIM2_PTR+0x2>
 7ae:	f0 91 71 00 	lds	r31, 0x0071	; 0x800071 <TIM2_PTR+0x3>
 7b2:	30 97       	sbiw	r30, 0x00	; 0
 7b4:	09 f0       	breq	.+2      	; 0x7b8 <__vector_4+0x30>
 7b6:	09 95       	icall
 7b8:	ff 91       	pop	r31
 7ba:	ef 91       	pop	r30
 7bc:	bf 91       	pop	r27
 7be:	af 91       	pop	r26
 7c0:	9f 91       	pop	r25
 7c2:	8f 91       	pop	r24
 7c4:	7f 91       	pop	r23
 7c6:	6f 91       	pop	r22
 7c8:	5f 91       	pop	r21
 7ca:	4f 91       	pop	r20
 7cc:	3f 91       	pop	r19
 7ce:	2f 91       	pop	r18
 7d0:	0f 90       	pop	r0
 7d2:	0f be       	out	0x3f, r0	; 63
 7d4:	0f 90       	pop	r0
 7d6:	1f 90       	pop	r1
 7d8:	18 95       	reti

000007da <__udivmodsi4>:
 7da:	a1 e2       	ldi	r26, 0x21	; 33
 7dc:	1a 2e       	mov	r1, r26
 7de:	aa 1b       	sub	r26, r26
 7e0:	bb 1b       	sub	r27, r27
 7e2:	fd 01       	movw	r30, r26
 7e4:	0d c0       	rjmp	.+26     	; 0x800 <__udivmodsi4_ep>

000007e6 <__udivmodsi4_loop>:
 7e6:	aa 1f       	adc	r26, r26
 7e8:	bb 1f       	adc	r27, r27
 7ea:	ee 1f       	adc	r30, r30
 7ec:	ff 1f       	adc	r31, r31
 7ee:	a2 17       	cp	r26, r18
 7f0:	b3 07       	cpc	r27, r19
 7f2:	e4 07       	cpc	r30, r20
 7f4:	f5 07       	cpc	r31, r21
 7f6:	20 f0       	brcs	.+8      	; 0x800 <__udivmodsi4_ep>
 7f8:	a2 1b       	sub	r26, r18
 7fa:	b3 0b       	sbc	r27, r19
 7fc:	e4 0b       	sbc	r30, r20
 7fe:	f5 0b       	sbc	r31, r21

00000800 <__udivmodsi4_ep>:
 800:	66 1f       	adc	r22, r22
 802:	77 1f       	adc	r23, r23
 804:	88 1f       	adc	r24, r24
 806:	99 1f       	adc	r25, r25
 808:	1a 94       	dec	r1
 80a:	69 f7       	brne	.-38     	; 0x7e6 <__udivmodsi4_loop>
 80c:	60 95       	com	r22
 80e:	70 95       	com	r23
 810:	80 95       	com	r24
 812:	90 95       	com	r25
 814:	9b 01       	movw	r18, r22
 816:	ac 01       	movw	r20, r24
 818:	bd 01       	movw	r22, r26
 81a:	cf 01       	movw	r24, r30
 81c:	08 95       	ret

0000081e <__umulhisi3>:
 81e:	a2 9f       	mul	r26, r18
 820:	b0 01       	movw	r22, r0
 822:	b3 9f       	mul	r27, r19
 824:	c0 01       	movw	r24, r0
 826:	a3 9f       	mul	r26, r19
 828:	70 0d       	add	r23, r0
 82a:	81 1d       	adc	r24, r1
 82c:	11 24       	eor	r1, r1
 82e:	91 1d       	adc	r25, r1
 830:	b2 9f       	mul	r27, r18
 832:	70 0d       	add	r23, r0
 834:	81 1d       	adc	r24, r1
 836:	11 24       	eor	r1, r1
 838:	91 1d       	adc	r25, r1
 83a:	08 95       	ret

0000083c <_exit>:
 83c:	f8 94       	cli

0000083e <__stop_program>:
 83e:	ff cf       	rjmp	.-2      	; 0x83e <__stop_program>
