# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-O3 -CFLAGS -O3 -g3 -std=gnu++11 -Wno-CASEINCOMPLETE -Wno-LITENDIAN -Wno-UNOPT -Wno-UNOPTFLAT -Wno-WIDTH -Wno-fatal --top-module top --Mdir obj_dir --trace -DPULP_FPGA_EMUL -cc +incdir+../include cluster_clock_gating.sv dp_ram.sv ram.sv top.sv ../include/apu_core_package.sv ../include/riscv_defines.sv ../include/riscv_tracer_defines.sv ../riscv_alu.sv ../riscv_alu_basic.sv ../riscv_alu_div.sv ../riscv_compressed_decoder.sv ../riscv_controller.sv ../riscv_cs_registers.sv ../riscv_debug_unit.sv ../riscv_decoder.sv ../riscv_int_controller.sv ../riscv_ex_stage.sv ../riscv_hwloop_controller.sv ../riscv_hwloop_regs.sv ../riscv_id_stage.sv ../riscv_if_stage.sv ../riscv_load_store_unit.sv ../riscv_mult.sv ../riscv_prefetch_buffer.sv ../riscv_prefetch_L0_buffer.sv ../riscv_register_file.sv ../riscv_core.sv ../riscv_apu_disp.sv ../riscv_L0_buffer.sv testbench.cpp --exe"
S      2945 6192449487676337  1753203820   407988200  1753203820   407988200 "../include/../include/apu_core_package.sv"
S     12833 3659174697285238  1753203820   424532200  1753203820   424532200 "../include/../include/riscv_defines.sv"
S     13293 3659174697287873  1753203820   430681500  1753203820   430681500 "../include/../include/riscv_tracer_defines.sv"
S      7708 3096224743882996  1753203820   433753500  1753203820   433753500 "../include/../riscv_L0_buffer.sv"
S     41195 4785074604148938  1753203820   440427900  1753203820   440427900 "../include/../riscv_alu.sv"
S     11620 2533274790464349  1753203820   440427900  1753203820   440427900 "../include/../riscv_alu_basic.sv"
S      7283 1970324837043038  1753203820   446478000  1753203820   446478000 "../include/../riscv_alu_div.sv"
S      9928 1688849860332401  1753203820   453871800  1753203820   453871800 "../include/../riscv_apu_disp.sv"
S     12567 1688849860332426  1753203820   457188000  1753203820   457188000 "../include/../riscv_compressed_decoder.sv"
S     30790 2814749767178135  1753203820   466886500  1753203820   466886500 "../include/../riscv_controller.sv"
S     47427 1970324837046168  1753262144   771047800  1753203820   478437100 "../include/../riscv_core.sv"
S     30021 3377699720599452  1753203820   485033300  1753203820   485033300 "../include/../riscv_cs_registers.sv"
S     17946 2251799813756831  1753203820   485033300  1753203820   485033300 "../include/../riscv_debug_unit.sv"
S     60505 1970324837046179  1753203820   496560400  1753203820   496560400 "../include/../riscv_decoder.sv"
S     18298 1688849860335524  1753203820   496560400  1753203820   496560400 "../include/../riscv_ex_stage.sv"
S      3573 1970324837046184  1753203820   508285500  1753203820   508285500 "../include/../riscv_hwloop_controller.sv"
S      5099 1970324837046188  1753203820   512237700  1753203820   512237700 "../include/../riscv_hwloop_regs.sv"
S     58513 1970324837046195  1753203820   514757500  1753203820   514757500 "../include/../riscv_id_stage.sv"
S     14017 1688849860335540  1753203820   514757500  1753203820   514757500 "../include/../riscv_if_stage.sv"
S      4201 1688849860335543  1753203820   524648400  1753203820   524648400 "../include/../riscv_int_controller.sv"
S     16335 2814749767178168  1753203820   528307600  1753203820   528307600 "../include/../riscv_load_store_unit.sv"
S     13029 1688849860335547  1753203820   528307600  1753203820   528307600 "../include/../riscv_mult.sv"
S     18134 1688849860335548  1753203820   534766400  1753203820   534766400 "../include/../riscv_prefetch_L0_buffer.sv"
S     11875 1970324837046207  1753203820   534766400  1753203820   534766400 "../include/../riscv_prefetch_buffer.sv"
S      6215 1688849860335555  1753203820   544525500  1753203820   544525500 "../include/../riscv_register_file.sv"
S      3456 10977524091757955  1753203820   414782600  1753203820   414782600 "../include/apu_macros.sv"
S      1923 6192449487678730  1753203820   419672000  1753203820   419672000 "../include/riscv_config.sv"
S   7484256   400031  1753248352   705045116  1581264640           0 "/usr/bin/verilator_bin"
S      1076 1970324837046274  1753203820   814840400  1753203820   814840400 "cluster_clock_gating.sv"
S      3228 1688849860335621  1753203820   824765300  1753203820   824765300 "dp_ram.sv"
T     20510 3659174697275634  1753264280   428508900  1753264280   428508900 "obj_dir/Vtop.cpp"
T      6329 5910974510960647  1753264280   417445000  1753264280   417445000 "obj_dir/Vtop.h"
T      1811 1970324837022266  1753264281    97368600  1753264281    97368600 "obj_dir/Vtop.mk"
T       669 21110623253334571  1753264280   284734400  1753264280   284734400 "obj_dir/Vtop__Dpi.cpp"
T       437 9570149208197659  1753264280   244172100  1753264280   244172100 "obj_dir/Vtop__Dpi.h"
T      1233 3659174697268627  1753264280   228246200  1753264280   228246200 "obj_dir/Vtop__Syms.cpp"
T      1267 6473924464380269  1753264280   244172100  1753264280   244172100 "obj_dir/Vtop__Syms.h"
T    127262 5066549580828672  1753264280   401445800  1753264280   401445800 "obj_dir/Vtop__Trace.cpp"
T    290118 9288674231487059  1753264280   361586400  1753264280   361586400 "obj_dir/Vtop__Trace__Slow.cpp"
T       652 3377699720566006  1753264281    57896700  1753264281    57896700 "obj_dir/Vtop___024unit.cpp"
T      1080 3096224743855221  1753264281    49616700  1753264281    49616700 "obj_dir/Vtop___024unit.h"
T      1463 31806672368363468  1753264281    97368600  1753264281    97368600 "obj_dir/Vtop__ver.d"
T         0        0  1753264281   441085700  1753264281   441085700 "obj_dir/Vtop__verFiles.dat"
T      1387 5629499534257703  1753264281    87879400  1753264281    87879400 "obj_dir/Vtop_classes.mk"
T     34977 6755399441100187  1753264281    80074400  1753264281    80074400 "obj_dir/Vtop_dp_ram__A14.cpp"
T      1781 1970324837012905  1753264281    64022600  1753264281    64022600 "obj_dir/Vtop_dp_ram__A14.h"
T      2120 59109745109275745  1753264281    41661200  1753264281    41661200 "obj_dir/Vtop_ram__A14.cpp"
T      1826 2251799813723181  1753264281    18588900  1753264281    18588900 "obj_dir/Vtop_ram__A14.h"
T   2652130 3940649673986964  1753264281    18588900  1753264281    18588900 "obj_dir/Vtop_top.cpp"
T     46306 2251799813722967  1753264280   448968500  1753264280   448968500 "obj_dir/Vtop_top.h"
S      2438 1688849860335622  1753203820   834484600  1753203820   834484600 "ram.sv"
S      5832 1970324837046220  1753203820   855636900  1753203820   855636900 "top.sv"
