///Register `APB4ENR` reader
pub type R = crate::R<APB4ENRrs>;
///Register `APB4ENR` writer
pub type W = crate::W<APB4ENRrs>;
/**SYSCFG peripheral clock enable Set and reset by software.

Value on reset: 0*/
#[cfg_attr(feature = "defmt", derive(defmt::Format))]
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub enum SYSCFGEN {
    ///0: The selected clock is disabled
    Disabled = 0,
    ///1: The selected clock is enabled
    Enabled = 1,
}
impl From<SYSCFGEN> for bool {
    #[inline(always)]
    fn from(variant: SYSCFGEN) -> Self {
        variant as u8 != 0
    }
}
///Field `SYSCFGEN` reader - SYSCFG peripheral clock enable Set and reset by software.
pub type SYSCFGEN_R = crate::BitReader<SYSCFGEN>;
impl SYSCFGEN_R {
    ///Get enumerated values variant
    #[inline(always)]
    pub const fn variant(&self) -> SYSCFGEN {
        match self.bits {
            false => SYSCFGEN::Disabled,
            true => SYSCFGEN::Enabled,
        }
    }
    ///The selected clock is disabled
    #[inline(always)]
    pub fn is_disabled(&self) -> bool {
        *self == SYSCFGEN::Disabled
    }
    ///The selected clock is enabled
    #[inline(always)]
    pub fn is_enabled(&self) -> bool {
        *self == SYSCFGEN::Enabled
    }
}
///Field `SYSCFGEN` writer - SYSCFG peripheral clock enable Set and reset by software.
pub type SYSCFGEN_W<'a, REG> = crate::BitWriter<'a, REG, SYSCFGEN>;
impl<'a, REG> SYSCFGEN_W<'a, REG>
where
    REG: crate::Writable + crate::RegisterSpec,
{
    ///The selected clock is disabled
    #[inline(always)]
    pub fn disabled(self) -> &'a mut crate::W<REG> {
        self.variant(SYSCFGEN::Disabled)
    }
    ///The selected clock is enabled
    #[inline(always)]
    pub fn enabled(self) -> &'a mut crate::W<REG> {
        self.variant(SYSCFGEN::Enabled)
    }
}
///Field `LPUART1EN` reader - LPUART1 peripheral clocks enable Set and reset by software. The peripheral clocks of the LPUART1 are the kernel clock selected by LPUART1SEL and provided to lpuart_ker_ck input, and the rcc_pclk4 bus interface clock.
pub use SYSCFGEN_R as LPUART1EN_R;
///Field `SPI6EN` reader - SPI6 peripheral clocks enable Set and reset by software. The peripheral clocks of the SPI6 are the kernel clock selected by SPI6SEL and provided to spi_ker_ck input, and the rcc_pclk4 bus interface clock.
pub use SYSCFGEN_R as SPI6EN_R;
///Field `I2C4EN` reader - I2C4 peripheral clocks enable Set and reset by software. The peripheral clocks of the I2C4 are the kernel clock selected by I2C4SEL and provided to i2C_ker_ck input, and the rcc_pclk4 bus interface clock.
pub use SYSCFGEN_R as I2C4EN_R;
///Field `LPTIM2EN` reader - LPTIM2 peripheral clocks enable Set and reset by software. The peripheral clocks of the LPTIM2 are the kernel clock selected by LPTIM2SEL and provided to lptim_ker_ck input, and the rcc_pclk4 bus interface clock.
pub use SYSCFGEN_R as LPTIM2EN_R;
///Field `LPTIM3EN` reader - LPTIM3 peripheral clocks enable Set and reset by software. The peripheral clocks of the LPTIM3 are the kernel clock selected by LPTIM345SEL and provided to lptim_ker_ck input, and the rcc_pclk4 bus interface clock.
pub use SYSCFGEN_R as LPTIM3EN_R;
///Field `DAC2EN` reader - DAC2 (containing one converter) peripheral clock enable Set and reset by software.
pub use SYSCFGEN_R as DAC2EN_R;
///Field `COMP12EN` reader - COMP1 and 2 peripheral clock enable Set and reset by software.
pub use SYSCFGEN_R as COMP12EN_R;
///Field `VREFEN` reader - VREF peripheral clock enable Set and reset by software.
pub use SYSCFGEN_R as VREFEN_R;
///Field `RTCAPBEN` reader - RTC APB clock enable Set and reset by software.
pub use SYSCFGEN_R as RTCAPBEN_R;
///Field `DTSEN` reader - Digital temperature sensor peripheral clock enable Set and reset by software.
pub use SYSCFGEN_R as DTSEN_R;
///Field `DFSDM2EN` reader - DFSDM2peripheral clock enable Set and reset by software.
pub use SYSCFGEN_R as DFSDM2EN_R;
///Field `LPUART1EN` writer - LPUART1 peripheral clocks enable Set and reset by software. The peripheral clocks of the LPUART1 are the kernel clock selected by LPUART1SEL and provided to lpuart_ker_ck input, and the rcc_pclk4 bus interface clock.
pub use SYSCFGEN_W as LPUART1EN_W;
///Field `SPI6EN` writer - SPI6 peripheral clocks enable Set and reset by software. The peripheral clocks of the SPI6 are the kernel clock selected by SPI6SEL and provided to spi_ker_ck input, and the rcc_pclk4 bus interface clock.
pub use SYSCFGEN_W as SPI6EN_W;
///Field `I2C4EN` writer - I2C4 peripheral clocks enable Set and reset by software. The peripheral clocks of the I2C4 are the kernel clock selected by I2C4SEL and provided to i2C_ker_ck input, and the rcc_pclk4 bus interface clock.
pub use SYSCFGEN_W as I2C4EN_W;
///Field `LPTIM2EN` writer - LPTIM2 peripheral clocks enable Set and reset by software. The peripheral clocks of the LPTIM2 are the kernel clock selected by LPTIM2SEL and provided to lptim_ker_ck input, and the rcc_pclk4 bus interface clock.
pub use SYSCFGEN_W as LPTIM2EN_W;
///Field `LPTIM3EN` writer - LPTIM3 peripheral clocks enable Set and reset by software. The peripheral clocks of the LPTIM3 are the kernel clock selected by LPTIM345SEL and provided to lptim_ker_ck input, and the rcc_pclk4 bus interface clock.
pub use SYSCFGEN_W as LPTIM3EN_W;
///Field `DAC2EN` writer - DAC2 (containing one converter) peripheral clock enable Set and reset by software.
pub use SYSCFGEN_W as DAC2EN_W;
///Field `COMP12EN` writer - COMP1 and 2 peripheral clock enable Set and reset by software.
pub use SYSCFGEN_W as COMP12EN_W;
///Field `VREFEN` writer - VREF peripheral clock enable Set and reset by software.
pub use SYSCFGEN_W as VREFEN_W;
///Field `RTCAPBEN` writer - RTC APB clock enable Set and reset by software.
pub use SYSCFGEN_W as RTCAPBEN_W;
///Field `DTSEN` writer - Digital temperature sensor peripheral clock enable Set and reset by software.
pub use SYSCFGEN_W as DTSEN_W;
///Field `DFSDM2EN` writer - DFSDM2peripheral clock enable Set and reset by software.
pub use SYSCFGEN_W as DFSDM2EN_W;
impl R {
    ///Bit 1 - SYSCFG peripheral clock enable Set and reset by software.
    #[inline(always)]
    pub fn syscfgen(&self) -> SYSCFGEN_R {
        SYSCFGEN_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 3 - LPUART1 peripheral clocks enable Set and reset by software. The peripheral clocks of the LPUART1 are the kernel clock selected by LPUART1SEL and provided to lpuart_ker_ck input, and the rcc_pclk4 bus interface clock.
    #[inline(always)]
    pub fn lpuart1en(&self) -> LPUART1EN_R {
        LPUART1EN_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 5 - SPI6 peripheral clocks enable Set and reset by software. The peripheral clocks of the SPI6 are the kernel clock selected by SPI6SEL and provided to spi_ker_ck input, and the rcc_pclk4 bus interface clock.
    #[inline(always)]
    pub fn spi6en(&self) -> SPI6EN_R {
        SPI6EN_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 7 - I2C4 peripheral clocks enable Set and reset by software. The peripheral clocks of the I2C4 are the kernel clock selected by I2C4SEL and provided to i2C_ker_ck input, and the rcc_pclk4 bus interface clock.
    #[inline(always)]
    pub fn i2c4en(&self) -> I2C4EN_R {
        I2C4EN_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 9 - LPTIM2 peripheral clocks enable Set and reset by software. The peripheral clocks of the LPTIM2 are the kernel clock selected by LPTIM2SEL and provided to lptim_ker_ck input, and the rcc_pclk4 bus interface clock.
    #[inline(always)]
    pub fn lptim2en(&self) -> LPTIM2EN_R {
        LPTIM2EN_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - LPTIM3 peripheral clocks enable Set and reset by software. The peripheral clocks of the LPTIM3 are the kernel clock selected by LPTIM345SEL and provided to lptim_ker_ck input, and the rcc_pclk4 bus interface clock.
    #[inline(always)]
    pub fn lptim3en(&self) -> LPTIM3EN_R {
        LPTIM3EN_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 13 - DAC2 (containing one converter) peripheral clock enable Set and reset by software.
    #[inline(always)]
    pub fn dac2en(&self) -> DAC2EN_R {
        DAC2EN_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - COMP1 and 2 peripheral clock enable Set and reset by software.
    #[inline(always)]
    pub fn comp12en(&self) -> COMP12EN_R {
        COMP12EN_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - VREF peripheral clock enable Set and reset by software.
    #[inline(always)]
    pub fn vrefen(&self) -> VREFEN_R {
        VREFEN_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - RTC APB clock enable Set and reset by software.
    #[inline(always)]
    pub fn rtcapben(&self) -> RTCAPBEN_R {
        RTCAPBEN_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 26 - Digital temperature sensor peripheral clock enable Set and reset by software.
    #[inline(always)]
    pub fn dtsen(&self) -> DTSEN_R {
        DTSEN_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - DFSDM2peripheral clock enable Set and reset by software.
    #[inline(always)]
    pub fn dfsdm2en(&self) -> DFSDM2EN_R {
        DFSDM2EN_R::new(((self.bits >> 27) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("APB4ENR")
            .field("syscfgen", &self.syscfgen())
            .field("lpuart1en", &self.lpuart1en())
            .field("spi6en", &self.spi6en())
            .field("i2c4en", &self.i2c4en())
            .field("lptim2en", &self.lptim2en())
            .field("lptim3en", &self.lptim3en())
            .field("dac2en", &self.dac2en())
            .field("comp12en", &self.comp12en())
            .field("vrefen", &self.vrefen())
            .field("rtcapben", &self.rtcapben())
            .field("dtsen", &self.dtsen())
            .field("dfsdm2en", &self.dfsdm2en())
            .finish()
    }
}
impl W {
    ///Bit 1 - SYSCFG peripheral clock enable Set and reset by software.
    #[inline(always)]
    pub fn syscfgen(&mut self) -> SYSCFGEN_W<APB4ENRrs> {
        SYSCFGEN_W::new(self, 1)
    }
    ///Bit 3 - LPUART1 peripheral clocks enable Set and reset by software. The peripheral clocks of the LPUART1 are the kernel clock selected by LPUART1SEL and provided to lpuart_ker_ck input, and the rcc_pclk4 bus interface clock.
    #[inline(always)]
    pub fn lpuart1en(&mut self) -> LPUART1EN_W<APB4ENRrs> {
        LPUART1EN_W::new(self, 3)
    }
    ///Bit 5 - SPI6 peripheral clocks enable Set and reset by software. The peripheral clocks of the SPI6 are the kernel clock selected by SPI6SEL and provided to spi_ker_ck input, and the rcc_pclk4 bus interface clock.
    #[inline(always)]
    pub fn spi6en(&mut self) -> SPI6EN_W<APB4ENRrs> {
        SPI6EN_W::new(self, 5)
    }
    ///Bit 7 - I2C4 peripheral clocks enable Set and reset by software. The peripheral clocks of the I2C4 are the kernel clock selected by I2C4SEL and provided to i2C_ker_ck input, and the rcc_pclk4 bus interface clock.
    #[inline(always)]
    pub fn i2c4en(&mut self) -> I2C4EN_W<APB4ENRrs> {
        I2C4EN_W::new(self, 7)
    }
    ///Bit 9 - LPTIM2 peripheral clocks enable Set and reset by software. The peripheral clocks of the LPTIM2 are the kernel clock selected by LPTIM2SEL and provided to lptim_ker_ck input, and the rcc_pclk4 bus interface clock.
    #[inline(always)]
    pub fn lptim2en(&mut self) -> LPTIM2EN_W<APB4ENRrs> {
        LPTIM2EN_W::new(self, 9)
    }
    ///Bit 10 - LPTIM3 peripheral clocks enable Set and reset by software. The peripheral clocks of the LPTIM3 are the kernel clock selected by LPTIM345SEL and provided to lptim_ker_ck input, and the rcc_pclk4 bus interface clock.
    #[inline(always)]
    pub fn lptim3en(&mut self) -> LPTIM3EN_W<APB4ENRrs> {
        LPTIM3EN_W::new(self, 10)
    }
    ///Bit 13 - DAC2 (containing one converter) peripheral clock enable Set and reset by software.
    #[inline(always)]
    pub fn dac2en(&mut self) -> DAC2EN_W<APB4ENRrs> {
        DAC2EN_W::new(self, 13)
    }
    ///Bit 14 - COMP1 and 2 peripheral clock enable Set and reset by software.
    #[inline(always)]
    pub fn comp12en(&mut self) -> COMP12EN_W<APB4ENRrs> {
        COMP12EN_W::new(self, 14)
    }
    ///Bit 15 - VREF peripheral clock enable Set and reset by software.
    #[inline(always)]
    pub fn vrefen(&mut self) -> VREFEN_W<APB4ENRrs> {
        VREFEN_W::new(self, 15)
    }
    ///Bit 16 - RTC APB clock enable Set and reset by software.
    #[inline(always)]
    pub fn rtcapben(&mut self) -> RTCAPBEN_W<APB4ENRrs> {
        RTCAPBEN_W::new(self, 16)
    }
    ///Bit 26 - Digital temperature sensor peripheral clock enable Set and reset by software.
    #[inline(always)]
    pub fn dtsen(&mut self) -> DTSEN_W<APB4ENRrs> {
        DTSEN_W::new(self, 26)
    }
    ///Bit 27 - DFSDM2peripheral clock enable Set and reset by software.
    #[inline(always)]
    pub fn dfsdm2en(&mut self) -> DFSDM2EN_W<APB4ENRrs> {
        DFSDM2EN_W::new(self, 27)
    }
}
/**

You can [`read`](crate::Reg::read) this register and get [`apb4enr::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`apb4enr::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32H7B3.html#RCC:APB4ENR)*/
pub struct APB4ENRrs;
impl crate::RegisterSpec for APB4ENRrs {
    type Ux = u32;
}
///`read()` method returns [`apb4enr::R`](R) reader structure
impl crate::Readable for APB4ENRrs {}
///`write(|w| ..)` method takes [`apb4enr::W`](W) writer structure
impl crate::Writable for APB4ENRrs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets APB4ENR to value 0x0001_0000
impl crate::Resettable for APB4ENRrs {
    const RESET_VALUE: u32 = 0x0001_0000;
}
