module Accumulator(
  input wire clk,
  input wire rst_n,
  input wire [31:0] in,
  output wire [31:0] out
);
  reg [31:0] accum;
  wire [31:0] add_9;
  assign add_9 = in + accum;
  always @ (posedge clk) begin
    if (!rst_n) begin
      accum <= 32'h0000_000a;
    end else begin
      accum <= add_9;
    end
  end
  assign out = accum;
endmodule
