Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s400-4-tq144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Student/Desktop/KrungKringKree-Piggy-Bank/KrungKringKree-Piggy-Bank/main.vhf" in Library work.
Entity <main> compiled.
Entity <main> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <XLXI_136> in unit <main>.
    Set user-defined property "INIT =  0" for instance <XLXI_141> in unit <main>.
    Set user-defined property "INIT =  0" for instance <XLXI_142> in unit <main>.
    Set user-defined property "INIT =  0" for instance <XLXI_143> in unit <main>.
Entity <main> analyzed. Unit <main> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <main>.
    Related source file is "C:/Users/Student/Desktop/KrungKringKree-Piggy-Bank/KrungKringKree-Piggy-Bank/main.vhf".
WARNING:Xst:653 - Signal <XLXI_143_D_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_143_C_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_142_D_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_142_C_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_141_D_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_141_C_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 49
#      AND2                        : 13
#      GND                         : 1
#      INV                         : 17
#      OR2                         : 17
#      VCC                         : 1
# FlipFlops/Latches                : 4
#      FDC                         : 1
#      FDCP                        : 3
# IO Buffers                       : 25
#      IBUF                        : 23
#      OBUF                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400tq144-4 

 Number of Slices:                        3  out of   3584     0%  
 Number of Slice Flip Flops:              3  out of   7168     0%  
 Number of 4 input LUTs:                 17  out of   7168     0%  
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of     97    25%  
    IOB Flip Flops:                       1

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXN_219(XLXI_93:O)                | NONE(*)(XLXI_136)      | 1     |
XLXN_67                            | NONE(XLXI_141)         | 3     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
XLXN_220(XLXI_91:O)                | NONE(XLXI_141)         | 1     |
XLXN_221(XLXI_135:O)               | NONE(XLXI_141)         | 1     |
XLXN_222(XLXI_131:O)               | NONE(XLXI_143)         | 1     |
XLXN_224(XLXI_132:O)               | NONE(XLXI_143)         | 1     |
XLXN_225(XLXI_133:O)               | NONE(XLXI_142)         | 1     |
XLXN_226(XLXI_134:O)               | NONE(XLXI_142)         | 1     |
XLXN_276(XLXI_168:O)               | NONE(XLXI_136)         | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 12.573ns
   Maximum combinational path delay: 16.730ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_219'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            XLXI_136 (FF)
  Destination:       DS_U30_K1_7_P122 (PAD)
  Source Clock:      XLXN_219 rising

  Data Path: XLXI_136 to DS_U30_K1_7_P122
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.720   0.801  XLXI_136 (DS_U30_K1_7_P122_OBUF)
     OBUF:I->O                 5.644          DS_U30_K1_7_P122_OBUF (DS_U30_K1_7_P122)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXN_67'
  Total number of paths / destination ports: 3 / 1
-------------------------------------------------------------------------
Offset:              12.573ns (Levels of Logic = 5)
  Source:            XLXI_141 (FF)
  Destination:       U25B_K1_9_P119 (PAD)
  Source Clock:      XLXN_67 rising

  Data Path: XLXI_141 to U25B_K1_9_P119
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             1   0.720   0.801  XLXI_141 (XLXN_299)
     AND2:I0->O            1   0.551   0.801  XLXI_192 (XLXN_297)
     OR2:I0->O             1   0.551   0.801  XLXI_194 (XLXN_305)
     OR2:I1->O             1   0.551   0.801  XLXI_197 (XLXN_313)
     OR2:I1->O             1   0.551   0.801  XLXI_200 (U25B_K1_9_P119_OBUF)
     OBUF:I->O                 5.644          U25B_K1_9_P119_OBUF (U25B_K1_9_P119)
    ----------------------------------------
    Total                     12.573ns (8.568ns logic, 4.005ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 20 / 1
-------------------------------------------------------------------------
Delay:               16.730ns (Levels of Logic = 9)
  Source:            U31_Q7_K4_15_P90 (PAD)
  Destination:       U25B_K1_9_P119 (PAD)

  Data Path: U31_Q7_K4_15_P90 to U25B_K1_9_P119
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   0.801  U31_Q7_K4_15_P90_IBUF (U31_Q7_K4_15_P90_IBUF)
     INV:I->O              1   0.551   0.801  XLXI_176 (XLXN_284)
     AND2:I0->O            1   0.551   0.801  XLXI_186 (XLXN_290)
     OR2:I0->O             1   0.551   0.801  XLXI_190 (XLXN_304)
     OR2:I0->O             1   0.551   0.801  XLXI_196 (XLXN_308)
     OR2:I1->O             1   0.551   0.801  XLXI_198 (XLXN_312)
     AND2:I1->O            1   0.551   0.801  XLXI_199 (XLXN_314)
     OR2:I0->O             1   0.551   0.801  XLXI_200 (U25B_K1_9_P119_OBUF)
     OBUF:I->O                 5.644          U25B_K1_9_P119_OBUF (U25B_K1_9_P119)
    ----------------------------------------
    Total                     16.730ns (10.322ns logic, 6.408ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.09 secs
 
--> 

Total memory usage is 264200 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    1 (   0 filtered)

