
*** Running vivado
    with args -log data_init.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source data_init.tcl -notrace



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Apr 23 00:36:17 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source data_init.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 531.777 ; gain = 202.273
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/NItemp/25CourseComputerArchitecture/Asyncsys_bus_bus4LZU_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top data_init -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Device 21-9227] Part: xc7a200tfbg676-2 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 997.410 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 212 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'data_init' is not ideal for floorplanning, since the cellview 'data_init' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc]
WARNING: [Vivado 12-584] No ports matched 'resetn'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_clk'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resetn'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_clk'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:12]
CRITICAL WARNING: [Common 17-1548] Command failed: invalid command name "SET_PROPERTY"
 [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'lcd_rst'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_cs'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_rs'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_wr'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_rd'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_bl_ctr'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[0]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[1]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[2]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[3]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[4]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[5]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[6]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[7]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[8]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[9]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[10]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[11]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[12]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[13]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[14]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[15]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ct_int'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ct_sda'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ct_scl'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ct_rstn'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_rst'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_cs'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_rs'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_wr'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_rd'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_bl_ctr'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[0]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[1]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[2]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[3]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[4]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[5]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[6]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[7]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[8]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[9]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[10]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[11]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[12]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[13]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[14]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'lcd_data_io[15]'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ct_int'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ct_sda'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ct_scl'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ct_rstn'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn_clk'. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.srcs/constrs_1/new/soc.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1124.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 58 Warnings, 57 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1128.977 ; gain = 592.285
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.793 . Memory (MB): peak = 1158.203 ; gain = 29.227

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19b7cef9c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1743.938 ; gain = 585.734

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 19b7cef9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2120.453 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 19b7cef9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2120.453 ; gain = 0.000
Phase 1 Initialization | Checksum: 19b7cef9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2120.453 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 19b7cef9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2120.453 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 19b7cef9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2120.453 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 19b7cef9c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2120.453 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 13 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 27359fbd1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2120.453 ; gain = 0.000
Retarget | Checksum: 27359fbd1
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 27359fbd1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2120.453 ; gain = 0.000
Constant propagation | Checksum: 27359fbd1
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1bd477846

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2120.453 ; gain = 0.000
Sweep | Checksum: 1bd477846
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1bd477846

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 2120.453 ; gain = 0.000
BUFG optimization | Checksum: 1bd477846
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1bd477846

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 2120.453 ; gain = 0.000
Shift Register Optimization | Checksum: 1bd477846
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1bd477846

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 2120.453 ; gain = 0.000
Post Processing Netlist | Checksum: 1bd477846
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1877e9fa6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 2120.453 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2120.453 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1877e9fa6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 2120.453 ; gain = 0.000
Phase 9 Finalization | Checksum: 1877e9fa6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 2120.453 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1877e9fa6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 2120.453 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1877e9fa6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2120.453 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1877e9fa6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2120.453 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2120.453 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1877e9fa6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2120.453 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 58 Warnings, 57 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2120.453 ; gain = 991.477
INFO: [Vivado 12-24828] Executing command : report_drc -file data_init_drc_opted.rpt -pb data_init_drc_opted.pb -rpx data_init_drc_opted.rpx
Command: report_drc -file data_init_drc_opted.rpt -pb data_init_drc_opted.pb -rpx data_init_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.runs/impl_1/data_init_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2120.453 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2120.453 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2120.453 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2120.453 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2120.453 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2120.453 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 2120.453 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.runs/impl_1/data_init_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2120.453 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 164276df4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2120.453 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2120.453 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19a37e982

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.822 . Memory (MB): peak = 2120.453 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 215316268

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.912 . Memory (MB): peak = 2120.453 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 215316268

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.918 . Memory (MB): peak = 2120.453 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 215316268

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.925 . Memory (MB): peak = 2120.453 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 215316268

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.930 . Memory (MB): peak = 2120.453 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 215316268

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.931 . Memory (MB): peak = 2120.453 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 215316268

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.933 . Memory (MB): peak = 2120.453 ; gain = 0.000

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 21130dc88

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2120.453 ; gain = 0.000
Phase 2 Global Placement | Checksum: 21130dc88

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2120.453 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21130dc88

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2120.453 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27b0dabb5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2120.453 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25cd67a62

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2120.453 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 25cd67a62

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2120.453 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 23b1a33c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2120.453 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 23b1a33c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2120.453 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 23b1a33c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2120.453 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 23b1a33c6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2120.453 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 23b1a33c6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2120.453 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23b1a33c6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2120.453 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 23b1a33c6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2120.453 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 23b1a33c6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2120.453 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2120.453 ; gain = 0.000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2120.453 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f635bc57

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2120.453 ; gain = 0.000
Ending Placer Task | Checksum: 1dff71ce7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2120.453 ; gain = 0.000
47 Infos, 59 Warnings, 57 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file data_init_utilization_placed.rpt -pb data_init_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file data_init_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2120.453 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file data_init_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 2120.453 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2121.777 ; gain = 0.020
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 2123.680 ; gain = 1.902
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2123.680 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2123.680 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2123.680 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2123.680 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 2123.680 ; gain = 1.902
INFO: [Common 17-1381] The checkpoint 'E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.runs/impl_1/data_init_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2136.254 ; gain = 12.574
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 59 Warnings, 57 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2154.141 ; gain = 0.012
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 2156.105 ; gain = 1.965
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2156.105 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2156.105 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2156.105 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2156.105 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 2156.105 ; gain = 1.965
INFO: [Common 17-1381] The checkpoint 'E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.runs/impl_1/data_init_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e4a3b1b9 ConstDB: 0 ShapeSum: 63387fca RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: ef80728f | NumContArr: d2ffa046 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 347d2080f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:46 . Memory (MB): peak = 2342.863 ; gain = 177.145

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 347d2080f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:46 . Memory (MB): peak = 2381.168 ; gain = 215.449

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 347d2080f

Time (s): cpu = 00:00:54 ; elapsed = 00:00:46 . Memory (MB): peak = 2381.168 ; gain = 215.449
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1881
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1881
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2811bdd52

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 2578.980 ; gain = 413.262

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2811bdd52

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 2578.980 ; gain = 413.262

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1e17d1e90

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 2578.980 ; gain = 413.262
Phase 4 Initial Routing | Checksum: 1e17d1e90

Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 2578.980 ; gain = 413.262

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 147
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 2709498a9

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 2578.980 ; gain = 413.262
Phase 5 Rip-up And Reroute | Checksum: 2709498a9

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 2578.980 ; gain = 413.262

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 2709498a9

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 2578.980 ; gain = 413.262

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 2709498a9

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 2578.980 ; gain = 413.262
Phase 7 Post Hold Fix | Checksum: 2709498a9

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 2578.980 ; gain = 413.262

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.162527 %
  Global Horizontal Routing Utilization  = 0.235955 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 37.8378%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 44.1441%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2709498a9

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 2578.980 ; gain = 413.262

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2709498a9

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 2578.980 ; gain = 413.262

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2879abe0c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 2578.980 ; gain = 413.262

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2879abe0c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 2578.980 ; gain = 413.262
Total Elapsed time in route_design: 47.36 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 20d66e7b7

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 2578.980 ; gain = 413.262
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 20d66e7b7

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 2578.980 ; gain = 413.262

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 59 Warnings, 57 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:48 . Memory (MB): peak = 2578.980 ; gain = 422.875
INFO: [Vivado 12-24828] Executing command : report_drc -file data_init_drc_routed.rpt -pb data_init_drc_routed.pb -rpx data_init_drc_routed.rpx
Command: report_drc -file data_init_drc_routed.rpt -pb data_init_drc_routed.pb -rpx data_init_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.runs/impl_1/data_init_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file data_init_methodology_drc_routed.rpt -pb data_init_methodology_drc_routed.pb -rpx data_init_methodology_drc_routed.rpx
Command: report_methodology -file data_init_methodology_drc_routed.rpt -pb data_init_methodology_drc_routed.pb -rpx data_init_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.runs/impl_1/data_init_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file data_init_timing_summary_routed.rpt -pb data_init_timing_summary_routed.pb -rpx data_init_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file data_init_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file data_init_route_status.rpt -pb data_init_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file data_init_power_routed.rpt -pb data_init_power_summary_routed.pb -rpx data_init_power_routed.rpx
Command: report_power -file data_init_power_routed.rpt -pb data_init_power_summary_routed.pb -rpx data_init_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
83 Infos, 62 Warnings, 57 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file data_init_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file data_init_bus_skew_routed.rpt -pb data_init_bus_skew_routed.pb -rpx data_init_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2578.980 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 2578.980 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.980 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2578.980 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2578.980 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2578.980 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.177 . Memory (MB): peak = 2578.980 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/NItemp/25CourseComputerArchitecture/ComputerOrganization25/Soc/Soc.runs/impl_1/data_init_routed.dcp' has been generated.
Command: write_bitstream -force data_init.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 134 out of 135 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: dbus_addr_o[31:0], dbus_data_o[31:0], ibus_addr_o[31:0], ibus_data_o[31:0], dbus_we, enable, ibus_we, rst_n, uart_rx, and uart_tx.
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 134 out of 135 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: dbus_addr_o[31:0], dbus_data_o[31:0], ibus_addr_o[31:0], ibus_data_o[31:0], dbus_we, enable, ibus_we, rst_n, uart_rx, and uart_tx.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 65 Warnings, 57 Critical Warnings and 3 Errors encountered.
write_bitstream failed
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Wed Apr 23 00:37:42 2025...
