Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/STUDIA/VI Semestr/UCiSW2_P/UCISW_P/PongGame/Test_KbdVGA_Test_KbdVGA_sch_tb_isim_beh.exe -prj D:/STUDIA/VI Semestr/UCiSW2_P/UCISW_P/PongGame/Test_KbdVGA_Test_KbdVGA_sch_tb_beh.prj work.Test_KbdVGA_Test_KbdVGA_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/STUDIA/VI Semestr/UCiSW2_P/UCISW_P/PongGame/Test_KbdVGA.vhf" into library work
Parsing VHDL file "D:/STUDIA/VI Semestr/UCiSW2_P/UCISW_P/PongGame/najnowszyTestBench.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:89 - "D:/STUDIA/VI Semestr/UCiSW2_P/UCISW_P/PongGame/Test_KbdVGA.vhf" Line 67: <ps2_kbd> remains a black-box since it has no binding entity.
Completed static elaboration
WARNING:Simulator:648 - "D:/STUDIA/VI Semestr/UCiSW2_P/UCISW_P/PongGame/Test_KbdVGA.vhf" Line 67. Instance ps2_kbd is unbound
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture and3b2_v of entity AND3B2 [and3b2_default]
Compiling architecture behavioral of entity Test_KbdVGA [test_kbdvga_default]
Compiling architecture behavioral of entity test_kbdvga_test_kbdvga_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable D:/STUDIA/VI Semestr/UCiSW2_P/UCISW_P/PongGame/Test_KbdVGA_Test_KbdVGA_sch_tb_isim_beh.exe
Fuse Memory Usage: 50484 KB
Fuse CPU Usage: 858 ms
