// Seed: 1756996361
module module_0 ();
  wire id_1 = id_1, id_2;
  wire id_3;
  module_3();
endmodule
module module_1 ();
  uwire id_2;
  assign id_1 = id_1 == id_2 | id_1;
  module_0();
endmodule
module module_2 (
    input  supply1 id_0,
    output supply1 id_1
);
  assign id_1 = 1'b0;
  module_0();
endmodule
module module_3;
  assign id_1 = 1 && 1 && id_1;
  id_2 :
  assert property (@(posedge 1) id_2 == (id_2 && id_2 || {1, 1, 1 ~^ 1}))
  else $display(1'b0, id_2 == 1);
  tri id_3 = id_3 == 1;
  always @(posedge id_3) id_2 <= id_2;
endmodule
