<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>TRACE Report Sections</title><link rel="Prev" href="verbose_trace_report.htm" title="Previous" /><link rel="Next" href="cross-probe_hdl-analyst.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/static_timing_analysis.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pN5EfhSrHaDgujD1MVFFyq2g" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Static%20Timing%20Analysis/trace_report_sections.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="analyzing_static_timing.htm#1045352">Analyzing Static Timing</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="using_trace.htm#1045352">Running TRACE</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="par_report_file.htm#1045352">TRACE Report File</a> &gt; TRACE Report Sections</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1045352" class="Heading3"><span></span>TRACE Report Sections</h4><p id="ww1042886" class="BodyAfterHead"><span></span>Shown below are the possible sections that a given TRACE Report (.tw1/.twr) file might include. These sections will vary, depending on the FPGA architecture, timing preferences, design elements, and reporting style (error or verbose).</p><h5 id="ww1046031" class="HeadingRunIn"><span></span>Report Title and Design Information</h5><p id="ww1092381" class="Body"><span></span>At the top of each type of report is descriptive information about your design. For example, it includes the software version of the application, the input preference file name, the NCD design file name, device specifications (device, package, performance grade), and environment path name. The example below identifies this as a PAR TRACE report instead of a Map TRACE Report. </p><div class="ww_skin_page_overflow"><table class="NoteIndented" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><pre id="ww1099270" class="CodeIndented">Place &amp; Route TRACE Report</pre><pre id="ww1099271" class="CodeIndented">&nbsp;</pre><pre id="ww1099272" class="CodeIndented">Loading design for application trce from file attributes_attributes.ncd.</pre><pre id="ww1099273" class="CodeIndented">Design name: top</pre><pre id="ww1099274" class="CodeIndented">NCD version: 3.2</pre><pre id="ww1099275" class="CodeIndented">Vendor:      LATTICE</pre><pre id="ww1099276" class="CodeIndented">Device:      LFXP2-17E</pre><pre id="ww1099277" class="CodeIndented">Package:     FTBGA256</pre><pre id="ww1099278" class="CodeIndented">Performance: 5</pre><pre id="ww1099279" class="CodeIndented">Loading device for application trce from file 'mg5a50x47.nph' in environment: C:/lscc/diamond/2.1/ispfpga.</pre><pre id="ww1099280" class="CodeIndented">Package Status:                     Final          Version 1.63</pre><pre id="ww1099281" class="CodeIndented">Performance Hardware Data Status:   Final          Version 10.6</pre><pre id="ww1089940" class="CodeIndented">Setup and Hold Report</pre></td></tr></table></div><h5 id="ww1090084" class="HeadingRunIn"><span></span>Version, Build, Time Stamp, and Copyright</h5><p id="ww1092397" class="Body"><span></span>This section shows the date and time the file was generated and the software version that created it. All relevant copyright information is also displayed.</p><h5 id="ww1092398" class="HeadingRunIn"><span></span>Report Information<span class="Hyperlink"> </span></h5><p id="ww1092401" class="Body"><span></span>This section tells you about the report file that TRACE generated, the exact command that generated it, the preference file (PRF) and design NCD file associated with it, and the reporting level of the file. </p><h5 id="ww1043919" class="HeadingRunIn"><span></span>Preference Summary</h5><p id="ww1109840" class="Body"><span></span>The Preference Summary lists all the timing preferences that you specified in the LPF file. It shows the actual preference line syntax, the number of errors, and the number of items scored by TRACE.</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1109843" class="CodeIndented">Preference Summary</pre><pre id="ww1109844" class="CodeIndented">&nbsp;</pre><pre id="ww1109845" class="CodeIndented">FREQUENCY NET "dec_pll_clk_c" 200.000000 MHz (28 errors)</pre><pre id="ww1109846" class="CodeIndented">&nbsp;</pre><pre id="ww1109847" class="CodeIndented">            511 items scored, 28 timing errors detected.</pre><pre id="ww1109848" class="CodeIndented">Warning: 184.298MHz is the maximum frequency for this preference.</pre><pre id="ww1109849" class="CodeIndented">&nbsp;</pre><pre id="ww1109850" class="CodeIndented">FREQUENCY NET "enc_pll_clk_c" 200.000000 MHz (4 errors)</pre><pre id="ww1109851" class="CodeIndented">&nbsp;</pre><pre id="ww1109852" class="CodeIndented">            101 items scored, 4 timing errors detected.</pre><pre id="ww1109853" class="CodeIndented">Warning: 196.232MHz is the maximum frequency for this preference.</pre><pre id="ww1109854" class="CodeIndented">&nbsp;</pre><pre id="ww1109855" class="CodeIndented">FREQUENCY NET "dec_clk_c" 200.000000 MHz (0 errors)</pre><pre id="ww1109856" class="CodeIndented">            0 items scored, 0 timing errors detected.</pre><pre id="ww1109857" class="CodeIndented">&nbsp;</pre><pre id="ww1109858" class="CodeIndented">FREQUENCY NET "enc_clk_c" 200.000000 MHz (0 errors)</pre><pre id="ww1109859" class="CodeIndented">            0 items scored, 0 timing errors detected.</pre><pre id="ww1109860" class="CodeIndented">&nbsp;</pre><pre id="ww1109861" class="CodeIndented">BLOCK PATH TO CELL "u1_decoder/cnt_enb" (0 errors)</pre><pre id="ww1109862" class="CodeIndented">            112 items scored, 0 timing errors detected.</pre><pre id="ww1109863" class="CodeIndented">&nbsp;</pre><pre id="ww1109864" class="CodeIndented">BLOCK ASYNCPATHS</pre><pre id="ww1109865" class="CodeIndented">BLOCK RESETPATHS</pre></td></tr></table></div><h5 id="ww1109867" class="HeadingRunIn"><span></span>Preference Details</h5><p id="ww1092415" class="Body"><span></span>The Preference Details section shows the logical details and delays of each scored path covered by a given timing constraint. </p><p id="ww1090450" class="Body"><span></span>It provides timing error details or warnings on a constraint requirement for physical path delay. It also shows attributes associated with I/O logic, interface timing AIL, and DDR input dynamic timing settings. The boldfaced line in the following example shows where the 2.528ns DIN_SET delay originates:</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 468pt"><pre id="ww1090652" class="CodeIndented">============================================================</pre><pre id="ww1090653" class="CodeIndented">Preference: FREQUENCY PORT "CLK" 1000.000000 MHz ;</pre><pre id="ww1090654" class="CodeIndented">            1 item scored, 1 timing error detected.</pre><pre id="ww1090655" class="CodeIndented">------------------------------------------------------------</pre><pre id="ww1090656" class="CodeIndented">&nbsp;</pre><pre id="ww1090657" class="CodeIndented">Error:  The following path exceeds requirements by 2.272ns</pre><pre id="ww1090658" class="CodeIndented">&nbsp;</pre><pre id="ww1090659" class="CodeIndented"> Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)</pre><pre id="ww1090660" class="CodeIndented">&nbsp;</pre><pre id="ww1090661" class="CodeIndented">   Source:         Port       Pad            d</pre><pre id="ww1090662" class="CodeIndented">   Destination:    FF         Data in        Q_0io  (to CLK_c +)</pre><pre id="ww1090663" class="CodeIndented">&nbsp;</pre><pre id="ww1090664" class="CodeIndented">   Delay:               0.744ns  (100.0% logic, 0.0% route), 1 logic levels.</pre><pre id="ww1090665" class="CodeIndented">&nbsp;</pre><pre id="ww1090666" class="CodeIndented"> Constraint Details:</pre><pre id="ww1090667" class="CodeIndented">&nbsp;</pre><pre id="ww1090668" class="CodeIndented">      0.744ns physical path delay d to d_IOLOGIC_S exceeds</pre><pre id="ww1090669" class="CodeIndented">      1.000ns delay constraint less</pre><pre id="ww1090670" class="CodeIndented">      2.528ns DIN_SET requirement (totaling -1.528ns) by 2.272ns</pre><pre id="ww1090671" class="CodeIndented">&nbsp;</pre><pre id="ww1090672" class="CodeIndented"><span style="font-weight: bold">IOLOGICB20A attributes: COARSE=CDEL1, FINE=FDEL10</span>   </pre><pre id="ww1090673" class="CodeIndented">&nbsp;</pre><pre id="ww1090674" class="CodeIndented"> Physical Path Details:</pre><pre id="ww1090675" class="CodeIndented">&nbsp;</pre><pre id="ww1090676" class="CodeIndented">   Name    Fanout   Delay (ns)          Site               Resource</pre><pre id="ww1090677" class="CodeIndented">IN_DEL      ---     0.744         R9.PAD to       R9.PADDI d</pre><pre id="ww1090678" class="CodeIndented">ROUTE         1     0.000       R9.PADDI to IOLOGICB20A.DI d_c (to CLK_c)</pre><pre id="ww1090679" class="CodeIndented">                  --------</pre><pre id="ww1090680" class="CodeIndented">                    0.744   (100.0% logic, 0.0% route), 1 logic levels.</pre><pre id="ww1090688" class="CodeIndented">&nbsp;</pre><pre id="ww1090689" class="CodeIndented">Warning: 305.623MHz is the maximum frequency for this preference.</pre></td></tr></table></div><p id="ww1090486" class="Body"><span></span>The Logical Details subsection reports circuit path Source and Destination information:</p><div id="ww1044907" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>instance names as they appear in the EDIF file for the following cell types: Registered elements, Ports, RAM instances</div><div id="ww1044908" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>a description of the type of function performed at the destination; for example, Data in, Write enable, or Carry in</div><div id="ww1110004" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>indication of the triggering edge of the clock using (+/-)</div><p id="ww1110005" class="Body"><span></span>The section includes source component logical name, cell type, pin type, clock name and edge; and it includes destination component logical name, cell type, pin type, clock name and edge.</p><p id="ww1099531" class="Body"><span></span>The Physical Path Details shows the paths connected to their source and destination sites on the chip. At the bottom of the Delays column, it shows the total amount of delay for the path, the percentages of the total allocated to logic and to route delays (in parentheses), and the number of logic levels (components) involved in the preference.</p><p id="ww1046165" class="Body"><span></span>This part of the TRACE report will also alert you to any timing warnings or errors associated with the specific preference. Timing warnings point out potential timing problems. Timing errors, however, indicate absolute timing constraint violations. Timing errors may indicate a need for design modifications and/or multiple placement and/or reentrant routing.</p><p id="ww1046167" class="Body"><span></span>The most critical paths are reported from top to bottom in this section. These paths are all ranked in terms of weighted slack values based on one full clock cycle. If the path is not a full cycle, you might see something like “weighted slack = 2.000ns” following the pass/fail statement. This simply indicates that the actual timing value is scaled up to a full clock cycle value and that the path was scored at 1.00ns at a half cycle. </p><p id="ww1090949" class="Body"><span></span>To discover the multiplier that was used to scale the clock time to one full cycle, look at the source and destination clocks in the Logical Details section of a given path. For example, if the clock frequency is the same and you go from a positive to positive edge clock or negative to negative, you have a full cycle. If your clocks with the same frequency go from a positive to a negative or vice versa, that will be a half cycle. If you have clocks with different frequencies, interdomain clocks, your cycle time will vary; the multiplier will not be readily apparent, but it will be scaled up appropriately with a weighted slack value. </p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 468pt"><pre id="ww1091143" class="CodeIndented">================================================================================</pre><pre id="ww1091144" class="CodeIndented">Preference: FREQUENCY PORT "clk" 150.000000 MHz ;</pre><pre id="ww1091145" class="CodeIndented">            6 items scored, 0 timing errors detected.</pre><pre id="ww1091146" class="CodeIndented">--------------------------------------------------------------------------------</pre><pre id="ww1091147" class="CodeIndented">&nbsp;</pre><pre id="ww1091148" class="CodeIndented">&nbsp;</pre><pre id="ww1091149" class="CodeIndented">Passed:  The following path meets requirements by 0.235ns</pre><pre id="ww1091150" class="CodeIndented">&nbsp;</pre><pre id="ww1091151" class="CodeIndented"> Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)</pre><pre id="ww1091152" class="CodeIndented">&nbsp;</pre><pre id="ww1091153" class="CodeIndented">   Source:         FF         Q              c_0  (from clk_c +)</pre><pre id="ww1091154" class="CodeIndented">   Destination:    FF         Data in        c_0  (to clk_c +)</pre><pre id="ww1091155" class="CodeIndented">&nbsp;</pre><pre id="ww1091156" class="CodeIndented">   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.</pre><pre id="ww1091157" class="CodeIndented">&nbsp;</pre><pre id="ww1091158" class="CodeIndented"> Constraint Details:</pre><pre id="ww1091159" class="CodeIndented">&nbsp;</pre><pre id="ww1091160" class="CodeIndented">       0.236ns physical path delay SLICE_0 to SLICE_0 meets </pre><pre id="ww1091161" class="CodeIndented">       0.001ns DIN_HLD and</pre><pre id="ww1091162" class="CodeIndented">       0.000ns delay constraint less</pre><pre id="ww1091163" class="CodeIndented">       0.000ns skew requirement (totaling 0.001ns) by 0.235ns</pre><pre id="ww1091164" class="CodeIndented">&nbsp;</pre><pre id="ww1091165" class="CodeIndented"> Physical Path Details:</pre><pre id="ww1091166" class="CodeIndented">&nbsp;</pre><pre id="ww1091167" class="CodeIndented">   Name    Fanout   Delay (ns)          Site               Resource</pre><pre id="ww1091168" class="CodeIndented">REG_DEL     ---     0.120     R25C7B.CLK to      R25C7B.Q0 SLICE_0 (from clk_c)</pre><pre id="ww1091169" class="CodeIndented">ROUTE         4     0.057      R25C7B.Q0 to      R25C7B.D0 c_c_0</pre><pre id="ww1091170" class="CodeIndented">CTOF_DEL    ---     0.059      R25C7B.D0 to      R25C7B.F0 SLICE_0</pre><pre id="ww1091171" class="CodeIndented">ROUTE         1     0.000      R25C7B.F0 to     R25C7B.DI0 c_c_i_0 (to clk_c)</pre><pre id="ww1091172" class="CodeIndented">                  --------</pre><pre id="ww1091173" class="CodeIndented">                    0.236   (75.8% logic, 24.2% route), 2 logic levels.</pre><pre id="ww1091174" class="CodeIndented">&nbsp;</pre><pre id="ww1091175" class="CodeIndented"> Clock Skew Details: </pre><pre id="ww1091176" class="CodeIndented">&nbsp;</pre><pre id="ww1091177" class="CodeIndented"> Source Clock: </pre><pre id="ww1091178" class="CodeIndented">           Delay              Connection</pre><pre id="ww1091179" class="CodeIndented">          0.317ns         P4.PADDI to R25C7B.CLK      </pre><pre id="ww1091180" class="CodeIndented">&nbsp;</pre><pre id="ww1091181" class="CodeIndented"> Destination Clock:</pre><pre id="ww1091182" class="CodeIndented">           Delay              Connection</pre><pre id="ww1091183" class="CodeIndented">          0.317ns         P4.PADDI to R25C7B.CLK </pre><pre id="ww1091184" class="CodeIndented">================================================================================</pre><pre id="ww1091185" class="CodeIndented">Preference: INPUT_SETUP ALLPORTS INPUT_DELAY 5.000000 ns HOLD 0.000000 ns CLKPORT "clk" ;</pre><pre id="ww1091186" class="CodeIndented">            0 items scored, 0 timing errors detected.</pre><pre id="ww1090954" class="Code">--------------------------------------------------------------------------------</pre></td></tr></table></div><p id="ww1091001" class="Body"><span></span>The details on the following MAXDELAY preference are followed with warning and error messages:</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 468pt"><pre id="ww1091331" class="CodeIndented">================================================================================</pre><pre id="ww1091332" class="CodeIndented">Preference: MAXDELAY NET "*sw{1:6}_smii_rx_clk*" 1.000000 nS ;</pre><pre id="ww1091333" class="CodeIndented">            6 items scored, 5 timing errors detected.</pre><pre id="ww1091334" class="CodeIndented">--------------------------------------------------------------------------------</pre><pre id="ww1091335" class="CodeIndented">&nbsp;</pre><pre id="ww1091336" class="CodeIndented">Error:     2.034ns delay on sw3_smii_rx_clk_c exceeds</pre><pre id="ww1091337" class="CodeIndented">           1.000ns delay constraint by 1.034ns</pre><pre id="ww1091338" class="CodeIndented">&nbsp;</pre><pre id="ww1091339" class="CodeIndented">           Delays             Connection(s)</pre><pre id="ww1091340" class="CodeIndented">           0.643ns         J2.PADDI to IOL_L23B.CLK    </pre><pre id="ww1091341" class="CodeIndented">           0.732ns         J2.PADDI to IOL_L26A.CLK    </pre><pre id="ww1091342" class="CodeIndented">           0.916ns         J2.PADDI to IOL_L28A.CLK    </pre><pre id="ww1091343" class="CodeIndented">           0.659ns         J2.PADDI to IOL_L25A.CLK    </pre><pre id="ww1091344" class="CodeIndented">           0.732ns         J2.PADDI to IOL_L26B.CLK    </pre><pre id="ww1091345" class="CodeIndented">           0.916ns         J2.PADDI to IOL_L28B.CLK    </pre><pre id="ww1091346" class="CodeIndented">           0.659ns         J2.PADDI to IOL_L24A.CLK    </pre><pre id="ww1091347" class="CodeIndented">           0.659ns         J2.PADDI to IOL_L24B.CLK    </pre><pre id="ww1091348" class="CodeIndented">           0.659ns         J2.PADDI to IOL_L25B.CLK    </pre><pre id="ww1091349" class="CodeIndented">           1.445ns         J2.PADDI to R14C20B.CLK     </pre><pre id="ww1091350" class="CodeIndented">           1.445ns         J2.PADDI to R14C20C.CLK     </pre><pre id="ww1091351" class="CodeIndented">           2.034ns         J2.PADDI to R13C34C.CLK     </pre><pre id="ww1091352" class="CodeIndented">           1.617ns         J2.PADDI to R13C20A.CLK     </pre><pre id="ww1091353" class="CodeIndented">           1.246ns         J2.PADDI to R15C16B.CLK     </pre><pre id="ww1091354" class="CodeIndented">           1.434ns         J2.PADDI to R15C17B.CLK     </pre><pre id="ww1091355" class="CodeIndented">           1.434ns         J2.PADDI to R15C18B.CLK     </pre><pre id="ww1091356" class="CodeIndented">&nbsp;</pre><pre id="ww1091357" class="CodeIndented">Warning:   2.034ns is the maximum delay for this preference.</pre><pre id="ww1091252" class="Code">&nbsp;</pre></td></tr></table></div><p id="ww1046002" class="Body"><span></span>When the design contains a pulse width error—for example, when a FREQUENCY preference that specifies an unachievable clock speed on a DSP in your design is not met—TRACE reports these conditions as shown below: </p><pre id="ww1046003" class="Code">===============================================================</pre><pre id="ww1046004" class="Code">Preference: FREQUENCY PORT "clkfast" 300.000000 MHz ;</pre><pre id="ww1046005" class="Code">            169 items scored, 1 timing errors detected.</pre><pre id="ww1046006" class="Code">Note: Component internal maximum frequency has been exceeded.</pre><pre id="ww1046000" class="Code">---------------------------------------------------------------</pre><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1046057" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1046059" class="CellBody"><span></span>These examples show an input design that is placed and routed. If the input design is neither placed nor routed, estimated delays will all show up as 0 and will be signified by the letter <span class="GUI">e</span>.</div></td></tr></table></div><h5 id="ww1089305" class="HeadingRunIn"><span></span>Unconstrained Paths</h5><p id="ww1093994" class="Body"><span></span>This section will be included in the report if you have selected the Check Unconstrained Paths Trace option for the active strategy. In the Unconstrained Paths section, TRACE reports the paths that are not constrained and shows the start point and end point of each path. Suggested timing preferences are provided to constrain the given paths. </p><p id="ww1094004" class="Body"><span></span>Based on the design and the required performance, only necessary paths should be constrained so that PAR focuses only on the optimization of the important paths. However, the Unconstrained Paths section of the TRACE report is very useful for identifying whether any missing timing constraints are really important to the design. This option does not require you to add more preferences in an attempt to constrain all paths. Instead, it serves as a reminder that there might be a necessary preference that is missing, which could impact the desired performance of the design. See <span class="Hyperlink"><a href="../../User%20Guides/Static%20Timing%20Analysis/trace_timing_analysis_options.htm#ww1073107" title="Setting TRACE Options">Setting TRACE Options</a></span> for important points about connection coverage.</p><p id="ww1109158" class="Body"><span></span>As shown in the following example, TRACE reports only the “setup” timing of unconstrained paths to avoid duplication of these same paths in a “hold” timing report.</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 468pt"><pre id="ww1109161" class="Code">Preference: Unconstrained Paths</pre><pre id="ww1109162" class="Code">            101 items scored, 0 timing errors detected.</pre><pre id="ww1109163" class="Code">---------------------------------------------------------------</pre><pre id="ww1109164" class="Code">Unconstrained Preference:</pre><pre id="ww1109165" class="Code">   INPUT_SETUP PORT "tx_dword_7" CLKNET "enc_pll_clk_c" </pre><pre id="ww1109166" class="Code">&nbsp;</pre><pre id="ww1109167" class="Code">Report:    5.483ns delay tx_dword_7 to u1_encoder/SLICE_47 (5.390ns delay and 0.093ns setup)</pre><pre id="ww1109168" class="Code">&nbsp;</pre><pre id="ww1109169" class="Code">   Name    Fanout   Delay (ns)          Site               Resource</pre><pre id="ww1109170" class="Code">PADI_DEL    ---     1.049        A15.PAD to      A15.PADDI tx_dword_7</pre><pre id="ww1109171" class="Code">ROUTE         2     2.233      A15.PADDI to     R18C46D.D1 tx_dword_c_7</pre><pre id="ww1109172" class="Code">CTOF_DEL    ---     0.260     R18C46D.D1 to     R18C46D.F1 u1_encoder/SLICE_69</pre><pre id="ww1109173" class="Code">ROUTE         1     0.629     R18C46D.F1 to     R17C46B.D1 u1_encoder/parity_8</pre><pre id="ww1109174" class="Code">CTOF_DEL    ---     0.260     R17C46B.D1 to     R17C46B.F1 u1_encoder/SLICE_47</pre><pre id="ww1109175" class="Code">ROUTE         1     0.699     R17C46B.F1 to     R17C46B.B0 u1_encoder/parity</pre><pre id="ww1109176" class="Code">CTOF_DEL    ---     0.260     R17C46B.B0 to     R17C46B.F0 u1_encoder/SLICE_47</pre><pre id="ww1109177" class="Code">ROUTE         1     0.000     R17C46B.F0 to    R17C46B.DI0 u1_encoder/data_reg_3_16 (to enc_pll_clk_c)</pre><pre id="ww1109178" class="Code">                  --------</pre><pre id="ww1109179" class="Code">                    5.390   (33.9% logic, 66.1% route), 4 logic levels.</pre><pre id="ww1109180" class="Code">&nbsp;</pre><pre id="ww1109181" class="Code">Unconstrained Preference:</pre><pre id="ww1109182" class="Code">   INPUT_SETUP PORT "tx_dword_0" CLKNET "enc_pll_clk_c" </pre><pre id="ww1109183" class="Code">&nbsp;</pre><pre id="ww1109184" class="Code">Report:    5.279ns delay tx_dword_0 to u1_encoder/SLICE_47 (5.186ns delay and</pre><pre id="ww1109249" class="Code">0.093ns setup)</pre><pre id="ww1109185" class="Code">&nbsp;</pre><pre id="ww1109186" class="Code">   Name    Fanout   Delay (ns)          Site               Resource</pre><pre id="ww1109187" class="Code">PADI_DEL    ---     1.049        F11.PAD to      F11.PADDI tx_dword_0</pre><pre id="ww1109188" class="Code">ROUTE         2     1.608      F11.PADDI to     R18C46D.C0 tx_dword_c_0</pre><pre id="ww1109189" class="Code">CTOF_DEL    ---     0.260     R18C46D.C0 to     R18C46D.F0 u1_encoder/SLICE_69</pre><pre id="ww1109190" class="Code">ROUTE         1     1.050     R18C46D.F0 to     R17C46B.B1 u1_encoder/parity_9</pre><pre id="ww1109191" class="Code">CTOF_DEL    ---     0.260     R17C46B.B1 to     R17C46B.F1 u1_encoder/SLICE_47</pre><pre id="ww1109192" class="Code">ROUTE         1     0.699     R17C46B.F1 to     R17C46B.B0 u1_encoder/parity</pre><pre id="ww1109193" class="Code">CTOF_DEL    ---     0.260     R17C46B.B0 to     R17C46B.F0 u1_encoder/SLICE_47</pre><pre id="ww1109194" class="Code">ROUTE         1     0.000     R17C46B.F0 to    R17C46B.DI0 u1_encoder/data_reg_3_16 (to enc_pll_clk_c)</pre><pre id="ww1109195" class="Code">                  --------</pre><pre id="ww1109196" class="Code">                    5.186   (35.3% logic, 64.7% route), 4 logic levels.</pre></td></tr></table></div><h5 id="ww1109197" class="HeadingRunIn"><span></span>Blocked Path</h5><p id="ww1100436" class="Body"><span></span>The TRACE report includes all paths that are covered with the BLOCK PATH preference, as shown in the following example.</p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 468.59832pt"><pre id="ww1100704" class="Code">================================================================================</pre><pre id="ww1100705" class="Code">Preference: BLOCK PATH TO CELL "u1_decoder/cnt_enb" ;</pre><pre id="ww1100706" class="Code">            112 items scored, 0 timing errors detected.</pre><pre id="ww1100707" class="Code">--------------------------------------------------------------------------------</pre><pre id="ww1100708" class="Code">&nbsp;</pre><pre id="ww1100709" class="Code">&nbsp;</pre><pre id="ww1100710" class="Code">Blocked: </pre><pre id="ww1100711" class="Code">&nbsp;</pre><pre id="ww1100712" class="Code"> Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)</pre><pre id="ww1100713" class="Code">&nbsp;</pre><pre id="ww1100714" class="Code">   Source:         FF         Q              u1_decoder/sync_sftreg[16]  (from dec_pll_clk_c +)</pre><pre id="ww1100715" class="Code">   Destination:    FF         Data in        u1_decoder/cnt_enb  (to dec_pll_clk_c +)</pre><pre id="ww1100716" class="Code">&nbsp;</pre><pre id="ww1100717" class="Code">   Delay:               7.843ns  (21.5% logic, 78.5% route), 6 logic levels.</pre><pre id="ww1100718" class="Code">&nbsp;</pre><pre id="ww1100719" class="Code">   Name    Fanout   Delay (ns)          Site               Resource</pre><pre id="ww1100720" class="Code">REG_DEL     ---     0.383    R30C29A.CLK to     R30C29A.Q0 u1_decoder/SLICE_31 (from dec_pll_clk_c)</pre><pre id="ww1100721" class="Code">ROUTE         9     1.541     R30C29A.Q0 to     R33C30A.A0 u1_decoder/sync_sftreg[16]</pre><pre id="ww1100722" class="Code">CTOF_DEL    ---     0.260     R33C30A.A0 to     R33C30A.F0 u1_decoder/SLICE_75</pre><pre id="ww1100723" class="Code">ROUTE         1     0.278     R33C30A.F0 to     R33C30A.D1 u1_decoder/g0_0_10</pre><pre id="ww1100724" class="Code">CTOF_DEL    ---     0.260     R33C30A.D1 to     R33C30A.F1 u1_decoder/SLICE_75</pre><pre id="ww1100725" class="Code">ROUTE         1     0.848     R33C30A.F1 to     R33C31A.A1 u1_decoder/G_14_0_a4_0_7</pre><pre id="ww1100726" class="Code">CTOF_DEL    ---     0.260     R33C31A.A1 to     R33C31A.F1 u1_decoder/SLICE_72</pre><pre id="ww1100727" class="Code">ROUTE         1     1.458     R33C31A.F1 to     R32C30D.A0 u1_decoder/G_14_0_a4_0_13</pre><pre id="ww1100728" class="Code">CTOF_DEL    ---     0.260     R32C30D.A0 to     R32C30D.F0 u1_decoder/SLICE_77</pre><pre id="ww1100729" class="Code">ROUTE         1     1.215     R32C30D.F0 to     R32C28B.C0 u1_decoder/N_4</pre><pre id="ww1100730" class="Code">CTOF_DEL    ---     0.260     R32C28B.C0 to     R32C28B.F0 u1_decoder/SLICE_76</pre><pre id="ww1100731" class="Code">ROUTE         1     0.820     R32C28B.F0 to     R33C28B.CE u1_decoder/un1_sync_csw_2_i (to dec_pll_clk_c)</pre><pre id="ww1100732" class="Code">                  --------</pre><pre id="ww1100733" class="Code">                    7.843   (21.5% logic, 78.5% route), 6 logic levels.</pre><pre id="ww1100734" class="Code">&nbsp;</pre></td></tr></table></div><h5 id="ww1100377" class="HeadingRunIn"><span></span>Report Summary</h5><p id="ww1092628" class="Body"><span></span>This part of the report provides a matrix that illustrates the pass or fail status of the timing preferences analyzed. If all preferences are met, you will see a statement to that effect at the bottom of the summary. If not all preferences are met, each unmet preference will be marked with an asterisk in the Levels column of the summary. </p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 468pt"><pre id="ww1091478" class="CodeIndented">Report Summary</pre><pre id="ww1091479" class="CodeIndented">--------------</pre><pre id="ww1091480" class="CodeIndented">----------------------------------------------------------------------------</pre><pre id="ww1091481" class="CodeIndented">Preference                              |   Constraint|       Actual|Levels</pre><pre id="ww1091482" class="CodeIndented">----------------------------------------------------------------------------</pre><pre id="ww1091483" class="CodeIndented">                                        |             |             |</pre><pre id="ww1091484" class="CodeIndented">FREQUENCY NET "up_clk_66" 66.600000 MHz |             |             |</pre><pre id="ww1091485" class="CodeIndented">HOLD_MARGIN 0.100000 nS ;               |   66.600 MHz|   74.421 MHz|   8  </pre><pre id="ww1091486" class="CodeIndented">                                        |             |             |</pre><pre id="ww1091487" class="CodeIndented">FREQUENCY NET "ddr_clk" 200.000000 MHz  |             |             |</pre><pre id="ww1091488" class="CodeIndented">HOLD_MARGIN 0.100000 nS ;               |  200.000 MHz|  203.046 MHz|   5  </pre><pre id="ww1091489" class="CodeIndented">                                        |             |             |</pre><pre id="ww1091490" class="CodeIndented">FREQUENCY NET "clk_77" 77.760000 MHz ;  |            -|            -|   0  </pre><pre id="ww1091491" class="CodeIndented">                                        |             |             |</pre><pre id="ww1091492" class="CodeIndented">FREQUENCY NET "sys_clk_125" 125.000000  |             |             |</pre><pre id="ww1091493" class="CodeIndented">MHz HOLD_MARGIN 0.100000 nS ;           |  125.000 MHz|  104.460 MHz|   5 *</pre><pre id="ww1091494" class="CodeIndented">                                        |             |             |</pre><pre id="ww1091495" class="CodeIndented">FREQUENCY NET "tel_clk_155" 155.520000  |             |             |</pre><pre id="ww1091496" class="CodeIndented">MHz HOLD_MARGIN 0.100000 nS ;           |  155.520 MHz|  139.470 MHz|   4 *</pre><pre id="ww1091497" class="CodeIndented">                                        |             |             |</pre><pre id="ww1091498" class="CodeIndented">FREQUENCY NET "tel_clk" 77.760000 MHz   |             |             |</pre><pre id="ww1091499" class="CodeIndented">HOLD_MARGIN 0.100000 nS ;               |   77.760 MHz|   86.610 MHz|  12  </pre><pre id="ww1091500" class="CodeIndented">                                        |             |             |</pre><pre id="ww1091501" class="CodeIndented">FREQUENCY NET "sys_clk_100" 100.000000  |             |             |</pre><pre id="ww1091502" class="CodeIndented">MHz HOLD_MARGIN 0.100000 nS ;           |  100.000 MHz|   98.571 MHz|  11 *</pre><pre id="ww1091503" class="CodeIndented">                                        |             |             |</pre><pre id="ww1091504" class="CodeIndented">FREQUENCY NET "ddr_rd_clk_dd"           |             |             |</pre><pre id="ww1091505" class="CodeIndented">200.000000 MHz HOLD_MARGIN 0.100000 nS  |             |             |</pre><pre id="ww1091506" class="CodeIndented">;                                       |            -|            -|   0  </pre><pre id="ww1091507" class="CodeIndented">                                        |             |             |</pre><pre id="ww1091508" class="CodeIndented">FREQUENCY NET "ddr_clk270" 200.000000   |             |             |</pre><pre id="ww1091509" class="CodeIndented">MHz HOLD_MARGIN 0.100000 nS ;           |            -|            -|   0  </pre><pre id="ww1091510" class="CodeIndented">                                        |             |             |</pre><pre id="ww1091511" class="CodeIndented">FREQUENCY NET "ddr_rd_clk_bm"           |             |             |</pre><pre id="ww1091512" class="CodeIndented">200.000000 MHz HOLD_MARGIN 0.100000 nS  |             |             |</pre><pre id="ww1091513" class="CodeIndented">;                                       |            -|            -|   0  </pre><pre id="ww1091514" class="CodeIndented">                                        |             |             |</pre><pre id="ww1091515" class="CodeIndented">FREQUENCY NET "qdr_cq_clk" 250.000000   |             |             |</pre><pre id="ww1091516" class="CodeIndented">MHz ;                                   |            -|            -|   0  </pre><pre id="ww1091517" class="CodeIndented">                                        |             |             |</pre><pre id="ww1091518" class="CodeIndented">FREQUENCY NET "qdr_clk" 250.000000 MHz  |             |             |</pre><pre id="ww1091519" class="CodeIndented">HOLD_MARGIN 0.100000 nS ;               |  250.000 MHz|  207.039 MHz|   1 *</pre><pre id="ww1091520" class="CodeIndented">&nbsp;</pre><pre id="ww1091521" class="CodeIndented">6 preferences(marked by "*" above) not met.</pre></td></tr></table></div><h5 id="ww1044938" class="HeadingRunIn"><span></span>Timing Summary</h5><p id="ww1092651" class="Body"><span></span>At the end of each report is a timing summary, which reports the following information for the design:</p><div id="ww1044939" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>the number of timing errors found</div><div id="ww1044940" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>a timing score showing total errors in picoseconds for all timing preferences</div><div id="ww1044941" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>the number of paths and connections covered by the constraints and the percentage coverage over the whole design</div><div id="ww1092762" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>a common errors matrix, which reports critical nets that are responsible for more than 10 percent of timing errors. </div><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww1092765" class="CodeIndented">&nbsp;</pre><pre id="ww1092766" class="CodeIndented">Timing summary (Hold):</pre><pre id="ww1092767" class="CodeIndented">---------------</pre><pre id="ww1092768" class="CodeIndented">&nbsp;</pre><pre id="ww1092769" class="CodeIndented">Timing errors: 0  Score: 0</pre><pre id="ww1092770" class="CodeIndented">Cumulative negative slack: 0</pre><pre id="ww1092771" class="CodeIndented">&nbsp;</pre><pre id="ww1092772" class="CodeIndented">Constraints cover 6 paths, 1 nets, and 12 connections (80.0% coverage)</pre><pre id="ww1092773" class="CodeIndented">&nbsp;</pre><pre id="ww1092774" class="CodeIndented">&nbsp;</pre><pre id="ww1092775" class="CodeIndented">Timing summary (Setup and Hold):</pre><pre id="ww1092776" class="CodeIndented">---------------</pre><pre id="ww1092777" class="CodeIndented">&nbsp;</pre><pre id="ww1092778" class="CodeIndented">Timing errors: 0 (setup), 0 (hold)</pre><pre id="ww1092779" class="CodeIndented">Score: 0 (setup), 0 (hold)</pre><pre id="ww1092780" class="CodeIndented">Cumulative negative slack: 0 (0+0)</pre></td></tr></table></div><h5 id="ww1092781" class="HeadingRunIn"><span></span>Clock Domains Analysis</h5><p id="ww1092826" class="Body"><span></span>The Clock Domains Analysis section helps you understand the clocking resources used by the design and the interaction between the clock domains. This section will not be included in the TRACE report if a physical preference is used. </p><p id="ww1045140" class="Body"><span></span>You can use the Clock Domains Analysis section to determine the following information about your design: </p><div id="ww1045141" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Which FREQUENCY, MULTICYCLE, MAXDELAY and BLOCK preferences are applied to a given clock domain. Note this does not include tSU, tCO, etc.</div><div id="ww1045142" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Which clock domains transfer to another clock domain. </div><div id="ww1045143" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>The number of loads on a clock domain. A load on a clock net is simply the number of routed destination points of that clock net.</div><p id="ww1045144" class="Body"><span></span>The Clock Domains Analysis section is broken down into separate subsections that report on each clock domain. A specific clock domain covered in a subsection is referred to here as a <span style="font-style: italic">Reported Clock Domain</span>. Each subsection contains information on <span style="font-style: italic">Transfer From Clock Domains</span>. A Transfer From Clock Domain starts a path that terminates in the subsection’s Reported Clock Domain. So each subsection describes transfers within a specific clock domain and transfers to that specific clock domain.</p><p id="ww1045145" class="Body"><span></span>Within a subsection, the term <span style="font-style: italic">Loads</span> refers to the number of synchronous elements clocked by the clock of the subsection’s Reported Clock Domain. Paths to these synchronous elements may or may not originate in the Reported Clock Domain. These synchronous elements will be the end of paths that may originate from inside or outside the Reported Clock Domain. </p><p id="ww1045146" class="Body"><span></span>The term <span style="font-style: italic">Transfers</span> refers to the number of synchronous elements clocked by the clock in the Transfer From Clock Domain that are the source of at least one path that terminates in the Reported Clock Domain.</p><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1045149" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1045151" class="CellBody"><span></span>This Clock Domains Analysis section covers clock transfers between different physical components only. Clock transfers inside multiple clock components, such as DDR or PCS, are not covered in this section.</div></td></tr></table></div><p id="ww1045153" class="Body"><span></span>Below are examples from the Clock Domains Analysis section of the TRACE report and explanations:</p><h5 id="ww1045154" class="StepIntro"><span></span>Example 1</h5><pre id="ww1045155" class="Code">Clock Domain: txs4ls2_ck   Source: ehxplla_tx/ehxplla_tx_0_0.CLKOS   Loads: 20</pre><pre id="ww1045156" class="Code">   Covered under: MULTICYCLE TO CELL "*ODDRX2A*" 2.000000 X ;</pre><pre id="ww1045157" class="Code">   Covered under: FREQUENCY NET "txs4ls2_ck" 250.000000 MHz ;</pre><p id="ww1045158" class="Body"><span></span>In this example, there are 20 loads on the clock domain txs4ls2_ck. The preferences that cover the data transfers of clock domain txs4ls2_ck are MULTICYCLE and FREQUENCY. There are no data transfers from another clock domain to txs4ls2_ck.</p><h5 id="ww1045159" class="StepIntro"><span></span>Example 2</h5><pre id="ww1045160" class="Code">Clock Domain: txs4ls4_ck   Source: TXS4LS4_CK.Q0   Loads: 26</pre><pre id="ww1045161" class="Code">   Covered under: FREQUENCY NET "txs4ls4_ck" 125.000000 MHz ;</pre><pre id="ww1045162" class="Code">&nbsp;</pre><pre id="ww1045163" class="Code">   Data transfers from:</pre><pre id="ww1045164" class="Code">   Clock Domain: pll_sdck   Source: ehxplla_sdck/ehxplla_sdck_0_0.CLKOS</pre><pre id="ww1045165" class="Code">      Blocked under: BLOCK PATH FROM CLKNET "pll_sdck" TO CLKNET "txs4ls4_ck" ;</pre><p id="ww1045166" class="Body"><span></span>In this example, there are 26 loads on the clock domain txs4ls4_ck. The preference that covers the data transfers of clock domain txs4ls4_ck _ck is FREQUENCY. There is a data transfer from the clock domain pll_sdck to txs4ls4_ck. A BLOCK preference covers the clock domain crossing from pll_sdck to txs4ls4_ck _ck. </p><h5 id="ww1045167" class="StepIntro"><span></span>Example 3</h5><pre id="ww1045168" class="Code">Clock Domain: rdclki   Source: rdclk_p.PAD   Loads: 1</pre><pre id="ww1045169" class="Code">   No transfer within this clock domain is found</pre><pre id="ww1045170" class="Code">&nbsp;</pre><p id="ww1045171" class="Body"><span></span>In this example, there is one load on the clock domain rdclki. There are no data transfers on the clock domain rdclki.</p><p id="ww1045173" class="Body"><span></span>There are no Frequency, Multicycle, or Block preferences that cover the clock domain rdclki. There are no data transfers from another clock domain to rdclki.</p><h5 id="ww1045174" class="StepIntro"><span></span>Example 4</h5><pre id="ww1045175" class="Code">Clock Domain: txs4hs_ck   Source: ehxplla_tx/ehxplla_tx_0_0.CLKOP   Loads: 19</pre><pre id="ww1045176" class="Code">   No transfer within this clock domain is found</pre><pre id="ww1045177" class="Code">&nbsp;</pre><pre id="ww1045178" class="Code">   Data transfers from:</pre><pre id="ww1045179" class="Code">   Clock Domain: txs4ls2_ck   Source: ehxplla_tx/ehxplla_tx_0_0.CLKOS</pre><pre id="ww1045180" class="Code">      Covered under: FREQUENCY NET "txs4hs_ck" 500.000000 MHz ;   Transfers: 1</pre><p id="ww1045181" class="Body"><span></span>In this example, there are 19 loads on the clock domain txs4ls4_ck. There are no data transfers on the clock domain txs4hs_ck. There are no FREQUENCY, MULTICYCLE, or BLOCK preferences that cover the clock domain txs4hs_ck. There is a data transfer from the clock domain txs4ls4_ck to txs4hs_ck. A FREQUENCY preference covers the clock domain crossing from txs4ls4_ck to txs4hs_ck and there is one data transfer. </p><h5 id="ww1045182" class="StepIntro"><span></span>Example 5</h5><pre id="ww1045183" class="Code">Clock Domain: pll_sdck   Source: ehxplla_sdck/ehxplla_sdck_0_0.CLKOS   Loads: 413</pre><pre id="ww1045184" class="Code">   Covered under: FREQUENCY NET "pll_sdck" 150.000000 MHz ;</pre><pre id="ww1045185" class="Code">&nbsp;</pre><pre id="ww1045186" class="Code">   Data transfers from:</pre><pre id="ww1045187" class="Code">   Clock Domain: txs4ls2_ck   Source: ehxplla_tx/ehxplla_tx_0_0.CLKOS</pre><pre id="ww1045188" class="Code">      Not reported because source and destination domains are unrelated.</pre><pre id="ww1045189" class="Code">      To report these transfers please refer to preference CLKSKEWDIFF to define</pre><pre id="ww1045190" class="Code">      external clock skew between clock ports.</pre><p id="ww1045191" class="Body"><span></span>In this example, the clock domain pll_sdck and txs4ls2_ck are driven by two unrelated external clocks. Because there are no skew relationships defined between the external clocks, these two clock domains do not have a meaningful skew. Although there are data transfers between these two domains, they will not be reported by default. Preference CLKSKEWDIFF can be used on the external clocks in order to report these transfers.</p><p id="ww1045193" class="Body" style="vertical-align: baseline"><span></span><span style="color: #000000; font-size: 10.0pt; font-style: italic; font-variant: normal; font-weight: normal; text-transform: none; vertical-align: baseline">Interclock Domain Transfers Between Unrelated Clocks</span></p><p id="ww1045194" class="BodyAfterHead"><span></span>Two clock signals are defined as unrelated if they are not driven by the same clock input pad and you have not defined a relationship between them using the CLKSKEWDIFF preference. </p><p id="ww1045195" class="Body"><span></span>Prior to ispLEVER 7.2, data transfers between unrelated clocks were reported as if those clocks were related and had a skew of 0. In ispLEVER 7.2 and later, data transfers between unrelated clocks are not reported. If you want to have those transfers reported, they must define a clock relationship between the two external clocks using the CLKSKEWDIFF preference. This updated behavior in TRACE avoids needlessly over-constraining a design. For example, data crossing between two asynchronous clocks should be analyzed during simulation. Static timing analysis cannot be used to guarantee proper operation. The former default constraint adds no value, and could negatively impact design performance.</p><p id="ww1045196" class="Body"><span></span>The following is an example from the Clock Domains Analysis section, where two clocks are considered unrelated and the data crossing between them is not reported.</p><pre id="ww1045197" class="Code">Clock Domain: Comclk_i_int   Source: Comclk_i.PAD</pre><pre id="ww1045198" class="Code">		Not reported because source and destination domains are<br />		unrelated.</pre><pre id="ww1045199" class="Code">		To report these transfers please refer to preference<br />		CLKSKEWDIFF to define external clock skew between clock<br />		ports.</pre><pre id="ww1110562" class="Code">&nbsp;</pre><p id="ww1045316" class="Body"><span></span>The Clock Domains Analysis section will list all data transfers between clocks that are not reported as the clocks are considered unrelated. You should verify that all clock pairs considered unrelated are actually unrelated. A good design practice is to use simulation to verify the proper operation of data crossing unrelated clock domains. The following is an example of a Clock Domains Analysis section. </p><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 468pt"><pre id="ww1110805" class="Code">Clock Domains Analysis</pre><pre id="ww1110806" class="Code">------------------------</pre><pre id="ww1110807" class="Code">Found 37 clocks:</pre><pre id="ww1110808" class="Code">Clock Domain: pll_sdck   Source: ehxplla_sdck/ehxplla_sdck_0_0.CLKOS   Loads: 696</pre><pre id="ww1110809" class="Code">   Covered under: FREQUENCY NET "pll_sdck" 150.000000 MHz ;</pre><pre id="ww1110810" class="Code">&nbsp;</pre><pre id="ww1110811" class="Code">   Data transfers from:</pre><pre id="ww1110812" class="Code">   Clock Domain: txs4ls4_ck   Source: ehxplla_tx/ehxplla_tx_0_0.CLKOS</pre><pre id="ww1110813" class="Code">      Not reported because source and destination domains are unrelated.</pre><pre id="ww1110814" class="Code">      To report these transfers please refer to preference CLKSKEWDIFF to define</pre><pre id="ww1110815" class="Code">      external clock skew between clock ports.</pre><pre id="ww1110816" class="Code">&nbsp;</pre><pre id="ww1110817" class="Code">   Clock Domain: rdclki   Source: rdclk_p.PAD</pre><pre id="ww1110818" class="Code">      Not reported because source and destination domains are unrelated.</pre><pre id="ww1110819" class="Code">      To report these transfers please refer to preference CLKSKEWDIFF to define</pre><pre id="ww1110820" class="Code">      external clock skew between clock ports.</pre><pre id="ww1110821" class="Code">&nbsp;</pre><pre id="ww1110822" class="Code">   Clock Domain: iobuf/iobuf_tstatus_ckii   Source: tstatus_ck.PAD</pre><pre id="ww1110823" class="Code">      Not reported because source and destination domains are unrelated.</pre><pre id="ww1110824" class="Code">      To report these transfers please refer to preference CLKSKEWDIFF to define</pre><pre id="ww1110825" class="Code">      external clock skew between clock ports.</pre><pre id="ww1110826" class="Code">&nbsp;</pre><pre id="ww1110827" class="Code">   Clock Domain: pll_sdck2   Source: ehxplla_sdck/ehxplla_sdck_0_0.CLKOP</pre><pre id="ww1110828" class="Code">      Covered under: FREQUENCY NET "pll_sdck" 150.000000 MHz ;   Transfers: 1</pre><pre id="ww1110829" class="Code">&nbsp;</pre><pre id="ww1110830" class="Code">   Clock Domain: spi4_256ch/rxs4ls2_ck   Source: spi4_256ch/gearbox/rxgb/CLKDIV_RXIO.CLKO</pre><pre id="ww1110831" class="Code">      Not reported because source and destination domains are unrelated.</pre><pre id="ww1110832" class="Code">      To report these transfers please refer to preference CLKSKEWDIFF to define</pre><pre id="ww1110833" class="Code">      external clock skew between clock ports.</pre><pre id="ww1110834" class="Code">&nbsp;</pre><pre id="ww1110835" class="Code">   Clock Domain: txs4ls2_ck   Source: spi4_256ch/gearbox/txgb/CLKDIV_TXIO.CLKO</pre><pre id="ww1110836" class="Code">      Not reported because source and destination domains are unrelated.</pre><pre id="ww1110837" class="Code">      To report these transfers please refer to preference CLKSKEWDIFF to define</pre><pre id="ww1110838" class="Code">      external clock skew between clock ports.</pre><pre id="ww1110839" class="Code">&nbsp;</pre><pre id="ww1110840" class="Code">Clock Domain: rxlt10_trerr   Source: spi4_256ch/s4dp/deskew/SLICE_1395.Q0   Loads: 2</pre><pre id="ww1110841" class="Code">   No transfer within this clock domain is found</pre><pre id="ww1110842" class="Code">&nbsp;</pre><pre id="ww1110843" class="Code">   Data transfers from:</pre><pre id="ww1110844" class="Code">   Clock Domain: txs4ls4_ck   Source: ehxplla_tx/ehxplla_tx_0_0.CLKOS</pre><pre id="ww1110845" class="Code">      Covered under: FREQUENCY PORT "txref" 100.000000 MHz ;   Transfers: 1</pre><pre id="ww1110846" class="Code">&nbsp;</pre><pre id="ww1110847" class="Code">Clock Domain: rxlt40_trerr   Source: spi4_256ch/s4dp/deskew/SLICE_1396.Q0   Loads: 2</pre><pre id="ww1110848" class="Code">   No transfer within this clock domain is found</pre><pre id="ww1110849" class="Code">&nbsp;</pre><pre id="ww1110850" class="Code">   Data transfers from:</pre><pre id="ww1110851" class="Code">   Clock Domain: txs4ls4_ck   Source: ehxplla_tx/ehxplla_tx_0_0.CLKOS</pre><pre id="ww1110852" class="Code">      Covered under: FREQUENCY PORT "txref" 100.000000 MHz ;   Transfers: 1</pre><pre id="ww1110853" class="Code">&nbsp;</pre><pre id="ww1110854" class="Code">Clock Domain: N_105_iZ0   Source: SLICE_2784.F0   Loads: 1</pre><pre id="ww1110855" class="Code">   No transfer within this clock domain is found</pre><pre id="ww1110856" class="Code">&nbsp;</pre><pre id="ww1110857" class="Code">   Data transfers from:</pre><pre id="ww1110858" class="Code">   Clock Domain: txs4ls4_ck   Source: ehxplla_tx/ehxplla_tx_0_0.CLKOS</pre><pre id="ww1110859" class="Code">      Not reported because source and destination domains are unrelated.</pre><pre id="ww1110860" class="Code">      To report these transfers please refer to preference CLKSKEWDIFF to define</pre><pre id="ww1110861" class="Code">      external clock skew between clock ports.</pre></td></tr></table></div><h5 id="ww1110701" class="HeadingRunIn"><span></span>Loop Report</h5><p id="ww1110711" class="Body"><span></span>This section of the TRACE report lists all paths that cannot be analyzed because of asynchronous loops in the circuit. This loop report is available in both Error and Verbose levels of reporting. Path name, fanout, delay (ns), destination, and source information are provided. </p><h5 id="ww1110617" class="HeadingRunIn"><span></span>See Also</h5><div id="ww1047215" class="Portal"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Static%20Timing%20Analysis/viewing_trace_reports_report_view.htm#ww1031302" title="Viewing TRACE Reports">Viewing TRACE Reports</a></span></div><div id="ww1047219" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Static%20Timing%20Analysis/using_strategies_for_timing_analysis.htm#ww1031330" title="Strategies for Timing Analysis">Strategies for Timing Analysis</a></span></div><div id="ww1081096" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Static%20Timing%20Analysis/setting_options_in_TAV.htm#ww1066276" title="Setting Options in Timing Analysis View">Setting Options in Timing Analysis View</a></span></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>