### üìÇ Digital Logic Design Portfolio

This repository features a comprehensive collection of **Digital Logic Design** projects implemented using **Verilog HDL** and **Xilinx Vivado**.   
The projects are structured progressively, ranging from fundamental Combinational Logic to advanced Sequential Logic, Finite State Machines (FSM), and Memory System Integration.

### üõ† Tools & Environment
- **Language:** Verilog HDL
- **IDE:** Xilinx Vivado 2021.2
- **Simulation:** Vivado Simulator (XSim)

### üóÇ Project List
| Chapter |       Topic       |                  Description               |     Key Modules               |
|:---:|:---|:---|:---|
| **01**  | **Combinational** | Basic logic gates and arithmetic circuits  | Adder, Mux, Decoder           |
| **02**  |   **Sequential**  | Clock-synchronized sequential circuits     | Counter, Shift Register       |
| **03**  |      **FSM**      | Finite State Machine design & applications | Digital Lock, Vending Machine |
| **04**  |     **Memory**    | SRAM design and system integration         | SRAM, Memory Controller       |

### ‚ö†Ô∏è Academic Integrity Warning
This repository contains solutions for **Digital Logic Design** assignments.
These codes are intended for **educational reference and portfolio purposes only**.

If you are a student currently taking this course:
- Please **do not copy/paste** these codes directly into your assignments.
- Plagiarism is a serious violation of academic integrity and university policies.

-------

*Created by Sungyoon Jung.*
