HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:W_74HC74
Implementation;Synthesis|| MT530 ||@W:Found inferred clock W_74HC74|CLK which controls 2 sequential elements including Qn. This clock has no specified timing constraint which may adversely impact design performance. ||W_74HC74.srr(105);liberoaction://cross_probe/hdl/file/'G:\EDA\W_74HC74\synthesis\W_74HC74.srr'/linenumber/105||w_74hc74.v(6);liberoaction://cross_probe/hdl/file/'g:\eda\w_74hc74\hdl\w_74hc74.v'/linenumber/6
Implementation;Synthesis|| MT420 ||@W:Found inferred clock W_74HC74|CLK with period 10.00ns. Please declare a user-defined clock on object "p:CLK"||W_74HC74.srr(232);liberoaction://cross_probe/hdl/file/'G:\EDA\W_74HC74\synthesis\W_74HC74.srr'/linenumber/232||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||W_74HC74.srr(248);liberoaction://cross_probe/hdl/file/'G:\EDA\W_74HC74\synthesis\W_74HC74.srr'/linenumber/248||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||W_74HC74.srr(250);liberoaction://cross_probe/hdl/file/'G:\EDA\W_74HC74\synthesis\W_74HC74.srr'/linenumber/250||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||W_74HC74.srr(265);liberoaction://cross_probe/hdl/file/'G:\EDA\W_74HC74\synthesis\W_74HC74.srr'/linenumber/265||null;null
Implementation;Compile;RootName:W_74HC74
Implementation;Compile||(null)||Please refer to the log file for details||W_74HC74_compile_log.rpt;liberoaction://open_report/file/W_74HC74_compile_log.rpt||(null);(null)
