// Seed: 920576792
module module_0 (
    output wand id_0,
    input tri0 id_1,
    input wire id_2,
    input uwire id_3,
    input uwire id_4,
    input supply0 id_5
);
  assign id_0 = -1'b0 ==? -1;
  assign module_1.id_4 = 0;
  wire id_7, id_8, id_9, id_10;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    output wire id_2,
    input supply0 id_3,
    inout wand id_4,
    output tri0 id_5,
    output wor id_6,
    output wire id_7
);
  wire  id_9;
  timeunit 1ps;
  logic id_10;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_4,
      id_4,
      id_4,
      id_0
  );
endmodule
