// Seed: 1808677142
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_5 - id_1;
endmodule
module module_1 (
    inout uwire id_0
    , id_3,
    input tri1  id_1
);
  logic [7:0] id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
  wire id_5, id_6;
  tri1 id_7;
  id_8(
      .id_0(id_1 == 1), .id_1((id_3)), .id_2(id_4[1 : 1]), .id_3(id_6), .id_4(1)
  );
  wire id_9;
  wire id_10;
endmodule
