// Seed: 2045583543
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4 = id_4;
  wire id_5;
  wire id_6;
  wire id_7 = id_3;
endmodule
module module_1;
  tri id_2;
  id_4(
      .id_0(id_1), .id_1(), .id_2(id_2)
  );
  always @(posedge (1'b0) or posedge 1) for (id_2 = 1; id_3; id_2 = id_2 - 1) $display(id_4);
  module_0(
      id_2, id_2, id_2
  );
  assign id_2 = 1;
  assign id_3 = id_3 >= id_1;
endmodule
