Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Jan 07 23:05:38 2022
| Host         : DESKTOP-HSAJ1AE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/debounce/O0_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/flag_reg/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: keyboard_inst/f1_detect_reg/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: keyboard_inst/f2_detect_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: keyboard_inst/f3_detect_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: keyboard_inst/space_detect_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 93 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.864      -60.049                     24                 7377        0.052        0.000                      0                 7377        3.000        0.000                       0                  3615  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
VGA_inst/divider/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0           {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0           {0.000 5.000}      10.000          100.000         
sys_clk_pin                    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA_inst/divider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                14.877        0.000                      0                 6849        0.052        0.000                      0                 6849       19.500        0.000                       0                  3358  
  clkfbout_clk_wiz_0                                                                                                                                                             7.845        0.000                       0                     3  
sys_clk_pin                         -0.603       -1.590                      5                  444        0.139        0.000                      0                  444        4.500        0.000                       0                   253  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -3.864      -58.459                     19                   58        1.268        0.000                      0                   58  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.455        0.000                      0                   77        0.778        0.000                      0                   77  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA_inst/divider/inst/clk_in1
  To Clock:  VGA_inst/divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_inst/divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.877ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.901ns  (logic 3.220ns (12.931%)  route 21.681ns (87.069%))
  Logic Levels:           14  (LUT2=1 LUT5=1 LUT6=9 MUXF7=3)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 41.486 - 40.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.694     1.696    VGA_inst/p_m_inst/clk_out1
    DSP48_X1Y53          DSP48E1                                      r  VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     2.130 f  VGA_inst/p_m_inst/logo_lut_addr_reg/P[7]
                         net (fo=1193, routed)        9.148    11.277    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X17Y159        LUT2 (Prop_lut2_I1_O)        0.154    11.431 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_663/O
                         net (fo=96, routed)          4.511    15.942    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_663_n_0
    SLICE_X53Y143        LUT6 (Prop_lut6_I4_O)        0.327    16.269 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_664/O
                         net (fo=1, routed)           0.000    16.269    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_664_n_0
    SLICE_X53Y143        MUXF7 (Prop_muxf7_I0_O)      0.212    16.481 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_340/O
                         net (fo=1, routed)           0.667    17.148    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_340_n_0
    SLICE_X52Y143        LUT6 (Prop_lut6_I0_O)        0.299    17.447 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_121/O
                         net (fo=1, routed)           1.302    18.749    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_121_n_0
    SLICE_X46Y151        LUT6 (Prop_lut6_I0_O)        0.124    18.873 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    18.873    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_39_n_0
    SLICE_X46Y151        MUXF7 (Prop_muxf7_I1_O)      0.214    19.087 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.664    19.751    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_12_n_0
    SLICE_X34Y151        LUT6 (Prop_lut6_I3_O)        0.297    20.048 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.913    20.961    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_3_n_0
    SLICE_X34Y140        LUT6 (Prop_lut6_I0_O)        0.124    21.085 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    21.085    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X34Y140        MUXF7 (Prop_muxf7_I0_O)      0.241    21.326 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=5, routed)           1.676    23.002    VGA_inst/p_m_inst/logo_rom_inst_n_2
    SLICE_X46Y131        LUT6 (Prop_lut6_I4_O)        0.298    23.300 f  VGA_inst/p_m_inst/red[1]_i_7/O
                         net (fo=1, routed)           0.307    23.607    VGA_inst/p_m_inst/red[1]_i_7_n_0
    SLICE_X46Y130        LUT6 (Prop_lut6_I2_O)        0.124    23.731 f  VGA_inst/p_m_inst/red[1]_i_6/O
                         net (fo=1, routed)           0.658    24.390    VGA_inst/p_m_inst/red[1]_i_6_n_0
    SLICE_X46Y130        LUT5 (Prop_lut5_I0_O)        0.124    24.514 f  VGA_inst/p_m_inst/red[1]_i_5/O
                         net (fo=2, routed)           1.357    25.870    VGA_inst/p_m_inst/red[1]_i_5_n_0
    SLICE_X46Y124        LUT6 (Prop_lut6_I5_O)        0.124    25.994 f  VGA_inst/p_m_inst/red[1]_i_2/O
                         net (fo=2, routed)           0.478    26.472    VGA_inst/p_m_inst/red[1]_i_2_n_0
    SLICE_X46Y124        LUT6 (Prop_lut6_I3_O)        0.124    26.596 r  VGA_inst/p_m_inst/green[1]_i_1/O
                         net (fo=1, routed)           0.000    26.596    VGA_inst/p_m_inst/green[1]_i_1_n_0
    SLICE_X46Y124        FDRE                                         r  VGA_inst/p_m_inst/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.483    41.486    VGA_inst/p_m_inst/clk_out1
    SLICE_X46Y124        FDRE                                         r  VGA_inst/p_m_inst/green_reg[1]/C
                         clock pessimism              0.006    41.492    
                         clock uncertainty           -0.098    41.394    
    SLICE_X46Y124        FDRE (Setup_fdre_C_D)        0.079    41.473    VGA_inst/p_m_inst/green_reg[1]
  -------------------------------------------------------------------
                         required time                         41.473    
                         arrival time                         -26.596    
  -------------------------------------------------------------------
                         slack                                 14.877    

Slack (MET) :             14.884ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/blue_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.850ns  (logic 3.220ns (12.958%)  route 21.630ns (87.042%))
  Logic Levels:           14  (LUT2=1 LUT5=2 LUT6=8 MUXF7=3)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.694     1.696    VGA_inst/p_m_inst/clk_out1
    DSP48_X1Y53          DSP48E1                                      r  VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     2.130 f  VGA_inst/p_m_inst/logo_lut_addr_reg/P[7]
                         net (fo=1193, routed)        9.148    11.277    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X17Y159        LUT2 (Prop_lut2_I1_O)        0.154    11.431 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_663/O
                         net (fo=96, routed)          4.511    15.942    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_663_n_0
    SLICE_X53Y143        LUT6 (Prop_lut6_I4_O)        0.327    16.269 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_664/O
                         net (fo=1, routed)           0.000    16.269    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_664_n_0
    SLICE_X53Y143        MUXF7 (Prop_muxf7_I0_O)      0.212    16.481 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_340/O
                         net (fo=1, routed)           0.667    17.148    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_340_n_0
    SLICE_X52Y143        LUT6 (Prop_lut6_I0_O)        0.299    17.447 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_121/O
                         net (fo=1, routed)           1.302    18.749    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_121_n_0
    SLICE_X46Y151        LUT6 (Prop_lut6_I0_O)        0.124    18.873 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    18.873    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_39_n_0
    SLICE_X46Y151        MUXF7 (Prop_muxf7_I1_O)      0.214    19.087 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.664    19.751    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_12_n_0
    SLICE_X34Y151        LUT6 (Prop_lut6_I3_O)        0.297    20.048 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.913    20.961    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_3_n_0
    SLICE_X34Y140        LUT6 (Prop_lut6_I0_O)        0.124    21.085 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    21.085    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X34Y140        MUXF7 (Prop_muxf7_I0_O)      0.241    21.326 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=5, routed)           1.676    23.002    VGA_inst/p_m_inst/logo_rom_inst_n_2
    SLICE_X46Y131        LUT6 (Prop_lut6_I4_O)        0.298    23.300 f  VGA_inst/p_m_inst/red[1]_i_7/O
                         net (fo=1, routed)           0.307    23.607    VGA_inst/p_m_inst/red[1]_i_7_n_0
    SLICE_X46Y130        LUT6 (Prop_lut6_I2_O)        0.124    23.731 f  VGA_inst/p_m_inst/red[1]_i_6/O
                         net (fo=1, routed)           0.658    24.390    VGA_inst/p_m_inst/red[1]_i_6_n_0
    SLICE_X46Y130        LUT5 (Prop_lut5_I0_O)        0.124    24.514 f  VGA_inst/p_m_inst/red[1]_i_5/O
                         net (fo=2, routed)           1.159    25.673    VGA_inst/p_m_inst/red[1]_i_5_n_0
    SLICE_X44Y121        LUT6 (Prop_lut6_I5_O)        0.124    25.797 f  VGA_inst/p_m_inst/blue[1]_i_2/O
                         net (fo=1, routed)           0.624    26.421    VGA_inst/p_m_inst/blue[1]_i_2_n_0
    SLICE_X45Y123        LUT5 (Prop_lut5_I1_O)        0.124    26.545 r  VGA_inst/p_m_inst/blue[1]_i_1/O
                         net (fo=1, routed)           0.000    26.545    VGA_inst/p_m_inst/blue[1]_i_1_n_0
    SLICE_X45Y123        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.487    41.490    VGA_inst/p_m_inst/clk_out1
    SLICE_X45Y123        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[1]/C
                         clock pessimism              0.006    41.496    
                         clock uncertainty           -0.098    41.398    
    SLICE_X45Y123        FDSE (Setup_fdse_C_D)        0.031    41.429    VGA_inst/p_m_inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         41.429    
                         arrival time                         -26.545    
  -------------------------------------------------------------------
                         slack                                 14.884    

Slack (MET) :             14.997ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.736ns  (logic 3.220ns (13.017%)  route 21.516ns (86.983%))
  Logic Levels:           14  (LUT2=1 LUT5=1 LUT6=9 MUXF7=3)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.694     1.696    VGA_inst/p_m_inst/clk_out1
    DSP48_X1Y53          DSP48E1                                      r  VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     2.130 f  VGA_inst/p_m_inst/logo_lut_addr_reg/P[7]
                         net (fo=1193, routed)        9.148    11.277    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X17Y159        LUT2 (Prop_lut2_I1_O)        0.154    11.431 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_663/O
                         net (fo=96, routed)          4.511    15.942    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_663_n_0
    SLICE_X53Y143        LUT6 (Prop_lut6_I4_O)        0.327    16.269 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_664/O
                         net (fo=1, routed)           0.000    16.269    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_664_n_0
    SLICE_X53Y143        MUXF7 (Prop_muxf7_I0_O)      0.212    16.481 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_340/O
                         net (fo=1, routed)           0.667    17.148    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_340_n_0
    SLICE_X52Y143        LUT6 (Prop_lut6_I0_O)        0.299    17.447 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_121/O
                         net (fo=1, routed)           1.302    18.749    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_121_n_0
    SLICE_X46Y151        LUT6 (Prop_lut6_I0_O)        0.124    18.873 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    18.873    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_39_n_0
    SLICE_X46Y151        MUXF7 (Prop_muxf7_I1_O)      0.214    19.087 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_12/O
                         net (fo=1, routed)           0.664    19.751    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_12_n_0
    SLICE_X34Y151        LUT6 (Prop_lut6_I3_O)        0.297    20.048 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.913    20.961    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_3_n_0
    SLICE_X34Y140        LUT6 (Prop_lut6_I0_O)        0.124    21.085 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    21.085    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X34Y140        MUXF7 (Prop_muxf7_I0_O)      0.241    21.326 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=5, routed)           1.676    23.002    VGA_inst/p_m_inst/logo_rom_inst_n_2
    SLICE_X46Y131        LUT6 (Prop_lut6_I4_O)        0.298    23.300 f  VGA_inst/p_m_inst/red[1]_i_7/O
                         net (fo=1, routed)           0.307    23.607    VGA_inst/p_m_inst/red[1]_i_7_n_0
    SLICE_X46Y130        LUT6 (Prop_lut6_I2_O)        0.124    23.731 f  VGA_inst/p_m_inst/red[1]_i_6/O
                         net (fo=1, routed)           0.658    24.390    VGA_inst/p_m_inst/red[1]_i_6_n_0
    SLICE_X46Y130        LUT5 (Prop_lut5_I0_O)        0.124    24.514 f  VGA_inst/p_m_inst/red[1]_i_5/O
                         net (fo=2, routed)           1.357    25.870    VGA_inst/p_m_inst/red[1]_i_5_n_0
    SLICE_X46Y124        LUT6 (Prop_lut6_I5_O)        0.124    25.994 f  VGA_inst/p_m_inst/red[1]_i_2/O
                         net (fo=2, routed)           0.313    26.308    VGA_inst/p_m_inst/red[1]_i_2_n_0
    SLICE_X45Y124        LUT6 (Prop_lut6_I3_O)        0.124    26.432 r  VGA_inst/p_m_inst/red[1]_i_1/O
                         net (fo=1, routed)           0.000    26.432    VGA_inst/p_m_inst/red[1]_i_1_n_0
    SLICE_X45Y124        FDSE                                         r  VGA_inst/p_m_inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.485    41.488    VGA_inst/p_m_inst/clk_out1
    SLICE_X45Y124        FDSE                                         r  VGA_inst/p_m_inst/red_reg[1]/C
                         clock pessimism              0.006    41.494    
                         clock uncertainty           -0.098    41.396    
    SLICE_X45Y124        FDSE (Setup_fdse_C_D)        0.032    41.428    VGA_inst/p_m_inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         41.428    
                         arrival time                         -26.432    
  -------------------------------------------------------------------
                         slack                                 14.997    

Slack (MET) :             16.124ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.655ns  (logic 2.155ns (9.110%)  route 21.500ns (90.890%))
  Logic Levels:           12  (LUT2=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.694     1.696    VGA_inst/p_m_inst/clk_out1
    DSP48_X1Y53          DSP48E1                                      r  VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     2.130 f  VGA_inst/p_m_inst/logo_lut_addr_reg/P[7]
                         net (fo=1193, routed)        9.148    11.277    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X17Y159        LUT2 (Prop_lut2_I1_O)        0.154    11.431 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_663/O
                         net (fo=96, routed)          3.910    15.341    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_663_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.327    15.668 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_718/O
                         net (fo=1, routed)           1.006    16.674    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_718_n_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I0_O)        0.124    16.798 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_287/O
                         net (fo=1, routed)           0.879    17.677    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_287_n_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I5_O)        0.124    17.801 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_99/O
                         net (fo=1, routed)           0.735    18.536    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_99_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I1_O)        0.124    18.660 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_34/O
                         net (fo=1, routed)           0.442    19.103    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_34_n_0
    SLICE_X48Y145        LUT6 (Prop_lut6_I5_O)        0.124    19.227 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_10/O
                         net (fo=1, routed)           1.006    20.233    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_10_n_0
    SLICE_X37Y145        LUT5 (Prop_lut5_I1_O)        0.124    20.357 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.667    21.024    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_3_n_0
    SLICE_X37Y145        LUT5 (Prop_lut5_I4_O)        0.124    21.148 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=3, routed)           1.971    23.119    VGA_inst/p_m_inst/logo_rom_inst_n_3
    SLICE_X47Y128        LUT6 (Prop_lut6_I4_O)        0.124    23.243 r  VGA_inst/p_m_inst/blue[0]_i_5/O
                         net (fo=2, routed)           0.808    24.051    VGA_inst/p_m_inst/blue[0]_i_5_n_0
    SLICE_X49Y128        LUT6 (Prop_lut6_I0_O)        0.124    24.175 f  VGA_inst/p_m_inst/red[0]_i_11/O
                         net (fo=1, routed)           0.497    24.672    VGA_inst/p_m_inst/red[0]_i_11_n_0
    SLICE_X48Y128        LUT6 (Prop_lut6_I3_O)        0.124    24.796 f  VGA_inst/p_m_inst/red[0]_i_4/O
                         net (fo=1, routed)           0.430    25.226    VGA_inst/p_m_inst/red[0]_i_4_n_0
    SLICE_X50Y127        LUT6 (Prop_lut6_I5_O)        0.124    25.350 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=1, routed)           0.000    25.350    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X50Y127        FDSE                                         r  VGA_inst/p_m_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.484    41.487    VGA_inst/p_m_inst/clk_out1
    SLICE_X50Y127        FDSE                                         r  VGA_inst/p_m_inst/red_reg[0]/C
                         clock pessimism              0.006    41.493    
                         clock uncertainty           -0.098    41.395    
    SLICE_X50Y127        FDSE (Setup_fdse_C_D)        0.079    41.474    VGA_inst/p_m_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         41.474    
                         arrival time                         -25.350    
  -------------------------------------------------------------------
                         slack                                 16.124    

Slack (MET) :             16.186ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/blue_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.477ns  (logic 2.883ns (12.280%)  route 20.594ns (87.720%))
  Logic Levels:           14  (LUT2=1 LUT5=5 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.694     1.696    VGA_inst/p_m_inst/clk_out1
    DSP48_X1Y53          DSP48E1                                      r  VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     2.130 f  VGA_inst/p_m_inst/logo_lut_addr_reg/P[7]
                         net (fo=1193, routed)        9.148    11.277    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X17Y159        LUT2 (Prop_lut2_I1_O)        0.154    11.431 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_663/O
                         net (fo=96, routed)          3.709    15.140    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_663_n_0
    SLICE_X53Y150        LUT5 (Prop_lut5_I4_O)        0.355    15.495 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_923/O
                         net (fo=1, routed)           0.946    16.441    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_923_n_0
    SLICE_X44Y155        LUT5 (Prop_lut5_I0_O)        0.326    16.767 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_584/O
                         net (fo=1, routed)           0.000    16.767    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_584_n_0
    SLICE_X44Y155        MUXF7 (Prop_muxf7_I0_O)      0.212    16.979 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_248/O
                         net (fo=1, routed)           0.000    16.979    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_248_n_0
    SLICE_X44Y155        MUXF8 (Prop_muxf8_I1_O)      0.094    17.073 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_85/O
                         net (fo=1, routed)           0.605    17.678    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_85_n_0
    SLICE_X33Y155        LUT6 (Prop_lut6_I1_O)        0.316    17.994 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_28/O
                         net (fo=1, routed)           0.800    18.794    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_28_n_0
    SLICE_X32Y153        LUT6 (Prop_lut6_I1_O)        0.124    18.918 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.997    19.915    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_8_n_0
    SLICE_X31Y146        LUT5 (Prop_lut5_I1_O)        0.124    20.039 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.263    20.302    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X31Y146        LUT5 (Prop_lut5_I2_O)        0.124    20.426 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=5, routed)           1.222    21.647    VGA_inst/p_m_inst/logo_rom_inst_n_0
    SLICE_X46Y131        LUT6 (Prop_lut6_I4_O)        0.124    21.771 f  VGA_inst/p_m_inst/red[3]_i_62/O
                         net (fo=1, routed)           0.811    22.583    VGA_inst/p_m_inst/red[3]_i_62_n_0
    SLICE_X46Y129        LUT6 (Prop_lut6_I2_O)        0.124    22.707 f  VGA_inst/p_m_inst/red[3]_i_36/O
                         net (fo=1, routed)           0.161    22.867    VGA_inst/p_m_inst/red[3]_i_36_n_0
    SLICE_X46Y129        LUT5 (Prop_lut5_I0_O)        0.124    22.991 f  VGA_inst/p_m_inst/red[3]_i_19/O
                         net (fo=2, routed)           1.177    24.168    VGA_inst/p_m_inst/red[3]_i_19_n_0
    SLICE_X45Y124        LUT6 (Prop_lut6_I5_O)        0.124    24.292 f  VGA_inst/p_m_inst/red[3]_i_8/O
                         net (fo=1, routed)           0.433    24.725    VGA_inst/p_m_inst/red[3]_i_8_n_0
    SLICE_X45Y124        LUT6 (Prop_lut6_I1_O)        0.124    24.849 r  VGA_inst/p_m_inst/red[3]_i_2/O
                         net (fo=2, routed)           0.323    25.173    VGA_inst/p_m_inst/red[3]_i_2_n_0
    SLICE_X43Y123        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.487    41.490    VGA_inst/p_m_inst/clk_out1
    SLICE_X43Y123        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[3]/C
                         clock pessimism              0.006    41.496    
                         clock uncertainty           -0.098    41.398    
    SLICE_X43Y123        FDSE (Setup_fdse_C_D)       -0.040    41.358    VGA_inst/p_m_inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         41.358    
                         arrival time                         -25.173    
  -------------------------------------------------------------------
                         slack                                 16.186    

Slack (MET) :             16.576ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.154ns  (logic 2.883ns (12.451%)  route 20.271ns (87.549%))
  Logic Levels:           14  (LUT2=1 LUT5=5 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.694     1.696    VGA_inst/p_m_inst/clk_out1
    DSP48_X1Y53          DSP48E1                                      r  VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     2.130 f  VGA_inst/p_m_inst/logo_lut_addr_reg/P[7]
                         net (fo=1193, routed)        9.148    11.277    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X17Y159        LUT2 (Prop_lut2_I1_O)        0.154    11.431 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_663/O
                         net (fo=96, routed)          3.709    15.140    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_663_n_0
    SLICE_X53Y150        LUT5 (Prop_lut5_I4_O)        0.355    15.495 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_923/O
                         net (fo=1, routed)           0.946    16.441    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_923_n_0
    SLICE_X44Y155        LUT5 (Prop_lut5_I0_O)        0.326    16.767 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_584/O
                         net (fo=1, routed)           0.000    16.767    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_584_n_0
    SLICE_X44Y155        MUXF7 (Prop_muxf7_I0_O)      0.212    16.979 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_248/O
                         net (fo=1, routed)           0.000    16.979    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_248_n_0
    SLICE_X44Y155        MUXF8 (Prop_muxf8_I1_O)      0.094    17.073 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_85/O
                         net (fo=1, routed)           0.605    17.678    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_85_n_0
    SLICE_X33Y155        LUT6 (Prop_lut6_I1_O)        0.316    17.994 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_28/O
                         net (fo=1, routed)           0.800    18.794    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_28_n_0
    SLICE_X32Y153        LUT6 (Prop_lut6_I1_O)        0.124    18.918 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.997    19.915    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_8_n_0
    SLICE_X31Y146        LUT5 (Prop_lut5_I1_O)        0.124    20.039 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.263    20.302    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X31Y146        LUT5 (Prop_lut5_I2_O)        0.124    20.426 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=5, routed)           1.222    21.647    VGA_inst/p_m_inst/logo_rom_inst_n_0
    SLICE_X46Y131        LUT6 (Prop_lut6_I4_O)        0.124    21.771 f  VGA_inst/p_m_inst/red[3]_i_62/O
                         net (fo=1, routed)           0.811    22.583    VGA_inst/p_m_inst/red[3]_i_62_n_0
    SLICE_X46Y129        LUT6 (Prop_lut6_I2_O)        0.124    22.707 f  VGA_inst/p_m_inst/red[3]_i_36/O
                         net (fo=1, routed)           0.161    22.867    VGA_inst/p_m_inst/red[3]_i_36_n_0
    SLICE_X46Y129        LUT5 (Prop_lut5_I0_O)        0.124    22.991 f  VGA_inst/p_m_inst/red[3]_i_19/O
                         net (fo=2, routed)           1.177    24.168    VGA_inst/p_m_inst/red[3]_i_19_n_0
    SLICE_X45Y124        LUT6 (Prop_lut6_I5_O)        0.124    24.292 f  VGA_inst/p_m_inst/red[3]_i_8/O
                         net (fo=1, routed)           0.433    24.725    VGA_inst/p_m_inst/red[3]_i_8_n_0
    SLICE_X45Y124        LUT6 (Prop_lut6_I1_O)        0.124    24.849 r  VGA_inst/p_m_inst/red[3]_i_2/O
                         net (fo=2, routed)           0.000    24.849    VGA_inst/p_m_inst/red[3]_i_2_n_0
    SLICE_X45Y124        FDSE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.485    41.488    VGA_inst/p_m_inst/clk_out1
    SLICE_X45Y124        FDSE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.006    41.494    
                         clock uncertainty           -0.098    41.396    
    SLICE_X45Y124        FDSE (Setup_fdse_C_D)        0.029    41.425    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.425    
                         arrival time                         -24.849    
  -------------------------------------------------------------------
                         slack                                 16.576    

Slack (MET) :             16.765ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.013ns  (logic 2.883ns (12.528%)  route 20.130ns (87.472%))
  Logic Levels:           14  (LUT2=1 LUT5=5 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.694     1.696    VGA_inst/p_m_inst/clk_out1
    DSP48_X1Y53          DSP48E1                                      r  VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     2.130 f  VGA_inst/p_m_inst/logo_lut_addr_reg/P[7]
                         net (fo=1193, routed)        9.148    11.277    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X17Y159        LUT2 (Prop_lut2_I1_O)        0.154    11.431 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_663/O
                         net (fo=96, routed)          3.709    15.140    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_663_n_0
    SLICE_X53Y150        LUT5 (Prop_lut5_I4_O)        0.355    15.495 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_923/O
                         net (fo=1, routed)           0.946    16.441    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_923_n_0
    SLICE_X44Y155        LUT5 (Prop_lut5_I0_O)        0.326    16.767 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_584/O
                         net (fo=1, routed)           0.000    16.767    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_584_n_0
    SLICE_X44Y155        MUXF7 (Prop_muxf7_I0_O)      0.212    16.979 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_248/O
                         net (fo=1, routed)           0.000    16.979    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_248_n_0
    SLICE_X44Y155        MUXF8 (Prop_muxf8_I1_O)      0.094    17.073 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_85/O
                         net (fo=1, routed)           0.605    17.678    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_85_n_0
    SLICE_X33Y155        LUT6 (Prop_lut6_I1_O)        0.316    17.994 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_28/O
                         net (fo=1, routed)           0.800    18.794    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_28_n_0
    SLICE_X32Y153        LUT6 (Prop_lut6_I1_O)        0.124    18.918 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.997    19.915    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_8_n_0
    SLICE_X31Y146        LUT5 (Prop_lut5_I1_O)        0.124    20.039 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.263    20.302    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X31Y146        LUT5 (Prop_lut5_I2_O)        0.124    20.426 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=5, routed)           1.222    21.647    VGA_inst/p_m_inst/logo_rom_inst_n_0
    SLICE_X46Y131        LUT6 (Prop_lut6_I4_O)        0.124    21.771 f  VGA_inst/p_m_inst/red[3]_i_62/O
                         net (fo=1, routed)           0.811    22.583    VGA_inst/p_m_inst/red[3]_i_62_n_0
    SLICE_X46Y129        LUT6 (Prop_lut6_I2_O)        0.124    22.707 f  VGA_inst/p_m_inst/red[3]_i_36/O
                         net (fo=1, routed)           0.161    22.867    VGA_inst/p_m_inst/red[3]_i_36_n_0
    SLICE_X46Y129        LUT5 (Prop_lut5_I0_O)        0.124    22.991 f  VGA_inst/p_m_inst/red[3]_i_19/O
                         net (fo=2, routed)           0.840    23.831    VGA_inst/p_m_inst/red[3]_i_19_n_0
    SLICE_X44Y121        LUT6 (Prop_lut6_I5_O)        0.124    23.955 f  VGA_inst/p_m_inst/green[3]_i_2/O
                         net (fo=1, routed)           0.629    24.584    VGA_inst/p_m_inst/green[3]_i_2_n_0
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.124    24.708 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000    24.708    VGA_inst/p_m_inst/green[3]_i_1_n_0
    SLICE_X46Y123        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.485    41.488    VGA_inst/p_m_inst/clk_out1
    SLICE_X46Y123        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.006    41.494    
                         clock uncertainty           -0.098    41.396    
    SLICE_X46Y123        FDRE (Setup_fdre_C_D)        0.077    41.473    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         41.473    
                         arrival time                         -24.708    
  -------------------------------------------------------------------
                         slack                                 16.765    

Slack (MET) :             16.785ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/blue_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.950ns  (logic 2.031ns (8.850%)  route 20.919ns (91.150%))
  Logic Levels:           11  (LUT2=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.694     1.696    VGA_inst/p_m_inst/clk_out1
    DSP48_X1Y53          DSP48E1                                      r  VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     2.130 f  VGA_inst/p_m_inst/logo_lut_addr_reg/P[7]
                         net (fo=1193, routed)        9.148    11.277    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X17Y159        LUT2 (Prop_lut2_I1_O)        0.154    11.431 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_663/O
                         net (fo=96, routed)          3.910    15.341    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_663_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.327    15.668 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_718/O
                         net (fo=1, routed)           1.006    16.674    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_718_n_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I0_O)        0.124    16.798 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_287/O
                         net (fo=1, routed)           0.879    17.677    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_287_n_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I5_O)        0.124    17.801 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_99/O
                         net (fo=1, routed)           0.735    18.536    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_99_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I1_O)        0.124    18.660 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_34/O
                         net (fo=1, routed)           0.442    19.103    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_34_n_0
    SLICE_X48Y145        LUT6 (Prop_lut6_I5_O)        0.124    19.227 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_10/O
                         net (fo=1, routed)           1.006    20.233    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_10_n_0
    SLICE_X37Y145        LUT5 (Prop_lut5_I1_O)        0.124    20.357 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.667    21.024    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_3_n_0
    SLICE_X37Y145        LUT5 (Prop_lut5_I4_O)        0.124    21.148 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=3, routed)           1.971    23.119    VGA_inst/p_m_inst/logo_rom_inst_n_3
    SLICE_X47Y128        LUT6 (Prop_lut6_I4_O)        0.124    23.243 r  VGA_inst/p_m_inst/blue[0]_i_5/O
                         net (fo=2, routed)           0.859    24.102    VGA_inst/p_m_inst/blue[0]_i_5_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I1_O)        0.124    24.226 r  VGA_inst/p_m_inst/blue[0]_i_2/O
                         net (fo=2, routed)           0.295    24.521    VGA_inst/p_m_inst/blue[0]_i_2_n_0
    SLICE_X49Y128        LUT5 (Prop_lut5_I0_O)        0.124    24.645 r  VGA_inst/p_m_inst/blue[0]_i_1/O
                         net (fo=1, routed)           0.000    24.645    VGA_inst/p_m_inst/blue[0]_i_1_n_0
    SLICE_X49Y128        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.488    41.491    VGA_inst/p_m_inst/clk_out1
    SLICE_X49Y128        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[0]/C
                         clock pessimism              0.006    41.497    
                         clock uncertainty           -0.098    41.399    
    SLICE_X49Y128        FDSE (Setup_fdse_C_D)        0.031    41.430    VGA_inst/p_m_inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         41.430    
                         arrival time                         -24.645    
  -------------------------------------------------------------------
                         slack                                 16.785    

Slack (MET) :             16.805ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.930ns  (logic 2.031ns (8.858%)  route 20.899ns (91.142%))
  Logic Levels:           11  (LUT2=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.694     1.696    VGA_inst/p_m_inst/clk_out1
    DSP48_X1Y53          DSP48E1                                      r  VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     2.130 f  VGA_inst/p_m_inst/logo_lut_addr_reg/P[7]
                         net (fo=1193, routed)        9.148    11.277    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X17Y159        LUT2 (Prop_lut2_I1_O)        0.154    11.431 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_663/O
                         net (fo=96, routed)          3.910    15.341    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_663_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I1_O)        0.327    15.668 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_718/O
                         net (fo=1, routed)           1.006    16.674    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_718_n_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I0_O)        0.124    16.798 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_287/O
                         net (fo=1, routed)           0.879    17.677    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_287_n_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I5_O)        0.124    17.801 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_99/O
                         net (fo=1, routed)           0.735    18.536    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_99_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I1_O)        0.124    18.660 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_34/O
                         net (fo=1, routed)           0.442    19.103    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_34_n_0
    SLICE_X48Y145        LUT6 (Prop_lut6_I5_O)        0.124    19.227 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_10/O
                         net (fo=1, routed)           1.006    20.233    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_10_n_0
    SLICE_X37Y145        LUT5 (Prop_lut5_I1_O)        0.124    20.357 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.667    21.024    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_3_n_0
    SLICE_X37Y145        LUT5 (Prop_lut5_I4_O)        0.124    21.148 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=3, routed)           1.971    23.119    VGA_inst/p_m_inst/logo_rom_inst_n_3
    SLICE_X47Y128        LUT6 (Prop_lut6_I4_O)        0.124    23.243 r  VGA_inst/p_m_inst/blue[0]_i_5/O
                         net (fo=2, routed)           0.859    24.102    VGA_inst/p_m_inst/blue[0]_i_5_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I1_O)        0.124    24.226 r  VGA_inst/p_m_inst/blue[0]_i_2/O
                         net (fo=2, routed)           0.275    24.501    VGA_inst/p_m_inst/blue[0]_i_2_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I5_O)        0.124    24.625 r  VGA_inst/p_m_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.000    24.625    VGA_inst/p_m_inst/green[0]_i_1_n_0
    SLICE_X47Y128        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.488    41.491    VGA_inst/p_m_inst/clk_out1
    SLICE_X47Y128        FDRE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.006    41.497    
                         clock uncertainty           -0.098    41.399    
    SLICE_X47Y128        FDRE (Setup_fdre_C_D)        0.031    41.430    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         41.430    
                         arrival time                         -24.625    
  -------------------------------------------------------------------
                         slack                                 16.805    

Slack (MET) :             16.906ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.867ns  (logic 2.458ns (10.749%)  route 20.409ns (89.251%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.694     1.696    VGA_inst/p_m_inst/clk_out1
    DSP48_X1Y53          DSP48E1                                      r  VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y53          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     2.130 f  VGA_inst/p_m_inst/logo_lut_addr_reg/P[7]
                         net (fo=1193, routed)        8.336    10.466    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X15Y165        LUT2 (Prop_lut2_I1_O)        0.124    10.590 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_489/O
                         net (fo=141, routed)         4.469    15.058    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_489_n_0
    SLICE_X42Y150        LUT3 (Prop_lut3_I2_O)        0.124    15.182 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_807/O
                         net (fo=1, routed)           0.466    15.648    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_807_n_0
    SLICE_X42Y150        LUT6 (Prop_lut6_I1_O)        0.124    15.772 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_480/O
                         net (fo=1, routed)           0.954    16.726    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_480_n_0
    SLICE_X42Y155        LUT6 (Prop_lut6_I5_O)        0.124    16.850 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_189/O
                         net (fo=1, routed)           0.804    17.655    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_189_n_0
    SLICE_X40Y155        LUT6 (Prop_lut6_I1_O)        0.124    17.779 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_64/O
                         net (fo=1, routed)           0.000    17.779    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_64_n_0
    SLICE_X40Y155        MUXF7 (Prop_muxf7_I1_O)      0.217    17.996 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_23/O
                         net (fo=1, routed)           0.735    18.731    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_23_n_0
    SLICE_X36Y157        LUT6 (Prop_lut6_I1_O)        0.299    19.030 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_8/O
                         net (fo=1, routed)           1.197    20.227    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_8_n_0
    SLICE_X31Y146        LUT6 (Prop_lut6_I3_O)        0.124    20.351 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.351    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X31Y146        MUXF7 (Prop_muxf7_I1_O)      0.217    20.568 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=3, routed)           1.537    22.106    VGA_inst/p_m_inst/logo_rom_inst_n_1
    SLICE_X48Y129        LUT6 (Prop_lut6_I1_O)        0.299    22.405 r  VGA_inst/p_m_inst/red[2]_i_12/O
                         net (fo=2, routed)           1.263    23.667    VGA_inst/p_m_inst/red[2]_i_12_n_0
    SLICE_X48Y125        LUT6 (Prop_lut6_I5_O)        0.124    23.791 f  VGA_inst/p_m_inst/green[2]_i_2/O
                         net (fo=1, routed)           0.648    24.439    VGA_inst/p_m_inst/green[2]_i_2_n_0
    SLICE_X50Y124        LUT6 (Prop_lut6_I1_O)        0.124    24.563 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000    24.563    VGA_inst/p_m_inst/green[2]_i_1_n_0
    SLICE_X50Y124        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.481    41.484    VGA_inst/p_m_inst/clk_out1
    SLICE_X50Y124        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.006    41.490    
                         clock uncertainty           -0.098    41.392    
    SLICE_X50Y124        FDRE (Setup_fdre_C_D)        0.077    41.469    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.469    
                         arrival time                         -24.563    
  -------------------------------------------------------------------
                         slack                                 16.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[436][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[437][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.091%)  route 0.229ns (61.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.563     0.565    VGA_inst/p_m_inst/clk_out1
    SLICE_X52Y99         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[436][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  VGA_inst/p_m_inst/wave_shape_reg[436][3]/Q
                         net (fo=4, routed)           0.229     0.935    VGA_inst/p_m_inst/wave_shape_reg[436]__0[3]
    SLICE_X50Y97         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[437][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.834     0.836    VGA_inst/p_m_inst/clk_out1
    SLICE_X50Y97         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[437][3]/C
                         clock pessimism             -0.005     0.831    
    SLICE_X50Y97         FDRE (Hold_fdre_C_D)         0.052     0.883    VGA_inst/p_m_inst/wave_shape_reg[437][3]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[396][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[397][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.227%)  route 0.194ns (56.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.594     0.596    VGA_inst/p_m_inst/clk_out1
    SLICE_X74Y100        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[396][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y100        FDRE (Prop_fdre_C_Q)         0.148     0.744 r  VGA_inst/p_m_inst/wave_shape_reg[396][3]/Q
                         net (fo=4, routed)           0.194     0.938    VGA_inst/p_m_inst/wave_shape_reg[396]__0[3]
    SLICE_X72Y99         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[397][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.866     0.868    VGA_inst/p_m_inst/clk_out1
    SLICE_X72Y99         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[397][3]/C
                         clock pessimism              0.000     0.868    
    SLICE_X72Y99         FDRE (Hold_fdre_C_D)         0.016     0.884    VGA_inst/p_m_inst/wave_shape_reg[397][3]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[272][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[273][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.094%)  route 0.204ns (57.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.570     0.572    VGA_inst/p_m_inst/clk_out1
    SLICE_X30Y99         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[272][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.148     0.720 r  VGA_inst/p_m_inst/wave_shape_reg[272][4]/Q
                         net (fo=3, routed)           0.204     0.923    VGA_inst/p_m_inst/wave_shape_reg[272]__0[4]
    SLICE_X31Y100        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[273][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.838     0.840    VGA_inst/p_m_inst/clk_out1
    SLICE_X31Y100        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[273][4]/C
                         clock pessimism              0.000     0.840    
    SLICE_X31Y100        FDRE (Hold_fdre_C_D)         0.022     0.862    VGA_inst/p_m_inst/wave_shape_reg[273][4]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[223][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[224][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.274%)  route 0.259ns (64.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.563     0.565    VGA_inst/p_m_inst/clk_out1
    SLICE_X48Y100        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[223][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.141     0.706 r  VGA_inst/p_m_inst/wave_shape_reg[223][4]/Q
                         net (fo=3, routed)           0.259     0.964    VGA_inst/p_m_inst/wave_shape_reg[223]__0[4]
    SLICE_X49Y99         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[224][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.836     0.838    VGA_inst/p_m_inst/clk_out1
    SLICE_X49Y99         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[224][4]/C
                         clock pessimism              0.000     0.838    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.066     0.904    VGA_inst/p_m_inst/wave_shape_reg[224][4]
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[388][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[389][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.148ns (43.885%)  route 0.189ns (56.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.596     0.598    VGA_inst/p_m_inst/clk_out1
    SLICE_X76Y98         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[388][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDRE (Prop_fdre_C_Q)         0.148     0.746 r  VGA_inst/p_m_inst/wave_shape_reg[388][6]/Q
                         net (fo=2, routed)           0.189     0.935    VGA_inst/p_m_inst/wave_shape_reg[388]__0[6]
    SLICE_X76Y100        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[389][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.867     0.868    VGA_inst/p_m_inst/clk_out1
    SLICE_X76Y100        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[389][6]/C
                         clock pessimism              0.000     0.868    
    SLICE_X76Y100        FDRE (Hold_fdre_C_D)         0.005     0.873    VGA_inst/p_m_inst/wave_shape_reg[389][6]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[221][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[222][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.931%)  route 0.251ns (64.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.561     0.563    VGA_inst/p_m_inst/clk_out1
    SLICE_X52Y102        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[221][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDRE (Prop_fdre_C_Q)         0.141     0.704 r  VGA_inst/p_m_inst/wave_shape_reg[221][5]/Q
                         net (fo=3, routed)           0.251     0.955    VGA_inst/p_m_inst/wave_shape_reg[221]__0[5]
    SLICE_X50Y100        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[222][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.832     0.834    VGA_inst/p_m_inst/clk_out1
    SLICE_X50Y100        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[222][5]/C
                         clock pessimism             -0.005     0.829    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.063     0.892    VGA_inst/p_m_inst/wave_shape_reg[222][5]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[124][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[125][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.152%)  route 0.235ns (58.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.562     0.564    VGA_inst/p_m_inst/clk_out1
    SLICE_X50Y92         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[124][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  VGA_inst/p_m_inst/wave_shape_reg[124][3]/Q
                         net (fo=4, routed)           0.235     0.962    VGA_inst/p_m_inst/wave_shape_reg[124]__0[3]
    SLICE_X52Y90         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[125][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.831     0.833    VGA_inst/p_m_inst/clk_out1
    SLICE_X52Y90         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[125][3]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X52Y90         FDRE (Hold_fdre_C_D)         0.070     0.898    VGA_inst/p_m_inst/wave_shape_reg[125][3]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[200][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[201][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.315%)  route 0.258ns (64.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.564     0.566    VGA_inst/p_m_inst/clk_out1
    SLICE_X57Y99         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[200][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  VGA_inst/p_m_inst/wave_shape_reg[200][6]/Q
                         net (fo=2, routed)           0.258     0.965    VGA_inst/p_m_inst/wave_shape_reg[200]__0[6]
    SLICE_X58Y102        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[201][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.833     0.835    VGA_inst/p_m_inst/clk_out1
    SLICE_X58Y102        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[201][6]/C
                         clock pessimism              0.000     0.835    
    SLICE_X58Y102        FDRE (Hold_fdre_C_D)         0.063     0.898    VGA_inst/p_m_inst/wave_shape_reg[201][6]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[205][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[206][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.048%)  route 0.204ns (57.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.563     0.565    VGA_inst/p_m_inst/clk_out1
    SLICE_X60Y100        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[205][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.148     0.713 r  VGA_inst/p_m_inst/wave_shape_reg[205][3]/Q
                         net (fo=4, routed)           0.204     0.917    VGA_inst/p_m_inst/wave_shape_reg[205]__0[3]
    SLICE_X60Y99         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[206][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.836     0.838    VGA_inst/p_m_inst/clk_out1
    SLICE_X60Y99         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[206][3]/C
                         clock pessimism              0.000     0.838    
    SLICE_X60Y99         FDRE (Hold_fdre_C_D)         0.011     0.849    VGA_inst/p_m_inst/wave_shape_reg[206][3]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[406][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[407][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.270%)  route 0.243ns (59.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.605     0.607    VGA_inst/p_m_inst/clk_out1
    SLICE_X84Y99         FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[406][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     0.771 r  VGA_inst/p_m_inst/wave_shape_reg[406][6]/Q
                         net (fo=2, routed)           0.243     1.014    VGA_inst/p_m_inst/wave_shape_reg[406]__0[6]
    SLICE_X84Y100        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[407][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.874     0.876    VGA_inst/p_m_inst/clk_out1
    SLICE_X84Y100        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[407][6]/C
                         clock pessimism              0.000     0.876    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.064     0.940    VGA_inst/p_m_inst/wave_shape_reg[407][6]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    VGA_inst/divider/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.000      37.846     DSP48_X1Y51      VGA_inst/p_m_inst/icon_lut_addr_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.000      37.846     DSP48_X1Y53      VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y98     VGA_inst/p_m_inst/wave_shape_reg[456][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X45Y97     VGA_inst/p_m_inst/wave_shape_reg[457][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X45Y97     VGA_inst/p_m_inst/wave_shape_reg[457][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X45Y97     VGA_inst/p_m_inst/wave_shape_reg[457][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X47Y97     VGA_inst/p_m_inst/wave_shape_reg[457][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X45Y97     VGA_inst/p_m_inst/wave_shape_reg[457][4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y96     VGA_inst/p_m_inst/wave_shape_reg[458][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y96     VGA_inst/p_m_inst/wave_shape_reg[458][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y96     VGA_inst/p_m_inst/wave_shape_reg[459][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y96     VGA_inst/p_m_inst/wave_shape_reg[459][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y96     VGA_inst/p_m_inst/wave_shape_reg[459][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y96     VGA_inst/p_m_inst/wave_shape_reg[459][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y96     VGA_inst/p_m_inst/wave_shape_reg[459][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y96     VGA_inst/p_m_inst/wave_shape_reg[459][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y96     VGA_inst/p_m_inst/wave_shape_reg[459][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y94     VGA_inst/p_m_inst/wave_shape_reg[460][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y98     VGA_inst/p_m_inst/wave_shape_reg[456][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y97     VGA_inst/p_m_inst/wave_shape_reg[457][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y97     VGA_inst/p_m_inst/wave_shape_reg[457][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y97     VGA_inst/p_m_inst/wave_shape_reg[457][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X47Y97     VGA_inst/p_m_inst/wave_shape_reg[457][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y97     VGA_inst/p_m_inst/wave_shape_reg[457][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y97     VGA_inst/p_m_inst/wave_shape_reg[457][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y97     VGA_inst/p_m_inst/wave_shape_reg[457][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y97     VGA_inst/p_m_inst/wave_shape_reg[458][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y97     VGA_inst/p_m_inst/wave_shape_reg[458][2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    VGA_inst/divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            5  Failing Endpoints,  Worst Slack       -0.603ns,  Total Violation       -1.590ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.603ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.308ns  (logic 3.807ns (36.934%)  route 6.501ns (63.066%))
  Logic Levels:           14  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.622     5.224    Single_Note_Inst/clk_100
    SLICE_X37Y110        FDCE                                         r  Single_Note_Inst/lut_addr_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDCE (Prop_fdce_C_Q)         0.419     5.643 r  Single_Note_Inst/lut_addr_3_reg[4]/Q
                         net (fo=115, routed)         1.277     6.920    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X37Y107        LUT6 (Prop_lut6_I1_O)        0.299     7.219 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     7.219    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_17_n_0
    SLICE_X37Y107        MUXF7 (Prop_muxf7_I0_O)      0.238     7.457 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.457    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7_n_0
    SLICE_X37Y107        MUXF8 (Prop_muxf8_I0_O)      0.104     7.561 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.951     8.512    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I1_O)        0.316     8.828 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=5, routed)           0.783     9.611    Single_Note_Inst/lut_out_3_sine[3]
    SLICE_X38Y112        LUT4 (Prop_lut4_I3_O)        0.124     9.735 r  Single_Note_Inst/pwm_level_sine4_carry_i_7/O
                         net (fo=1, routed)           0.000     9.735    Single_Note_Inst/pwm_level_sine4_carry_i_7_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.268 r  Single_Note_Inst/pwm_level_sine4_carry/CO[3]
                         net (fo=1, routed)           0.000    10.268    Single_Note_Inst/pwm_level_sine4_carry_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.522 r  Single_Note_Inst/pwm_level_sine4_carry__0/CO[0]
                         net (fo=10, routed)          0.630    11.152    Single_Note_Inst/driver_inst/od_level_bot_reg[8]_2[0]
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.367    11.519 f  Single_Note_Inst/driver_inst/compare0__2_carry__0_i_41/O
                         net (fo=1, routed)           0.403    11.922    keyboard_inst/tone_select_reg_12
    SLICE_X39Y114        LUT6 (Prop_lut6_I0_O)        0.124    12.046 r  keyboard_inst/compare0__2_carry__0_i_16/O
                         net (fo=3, routed)           0.652    12.698    keyboard_inst/Single_Note_Inst/p_1_in[5]
    SLICE_X40Y114        LUT3 (Prop_lut3_I1_O)        0.124    12.822 r  keyboard_inst/compare0__2_carry__0_i_13/O
                         net (fo=2, routed)           0.592    13.414    keyboard_inst/compare0__2_carry__0_i_13_n_0
    SLICE_X40Y114        LUT5 (Prop_lut5_I4_O)        0.124    13.538 r  keyboard_inst/compare0__2_carry__0_i_1/O
                         net (fo=2, routed)           0.671    14.209    keyboard_inst/compare_reg[7]_0[3]
    SLICE_X41Y114        LUT6 (Prop_lut6_I3_O)        0.124    14.333 r  keyboard_inst/compare0__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    14.333    Single_Note_Inst/note_arr_reg[2][3]_0[3]
    SLICE_X41Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.734 r  Single_Note_Inst/compare0__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.734    Single_Note_Inst/compare0__2_carry__0_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    14.990 r  Single_Note_Inst/compare0__2_carry__1/O[2]
                         net (fo=2, routed)           0.542    15.532    Single_Note_Inst/driver_inst/D[10]
    SLICE_X42Y116        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.492    14.914    Single_Note_Inst/driver_inst/clk_100
    SLICE_X42Y116        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[10]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X42Y116        FDRE (Setup_fdre_C_D)       -0.209    14.929    Single_Note_Inst/driver_inst/compare_reg[10]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -15.532    
  -------------------------------------------------------------------
                         slack                                 -0.603    

Slack (VIOLATED) :        -0.373ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.054ns  (logic 3.899ns (38.781%)  route 6.155ns (61.219%))
  Logic Levels:           14  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.622     5.224    Single_Note_Inst/clk_100
    SLICE_X37Y110        FDCE                                         r  Single_Note_Inst/lut_addr_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDCE (Prop_fdce_C_Q)         0.419     5.643 r  Single_Note_Inst/lut_addr_3_reg[4]/Q
                         net (fo=115, routed)         1.277     6.920    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X37Y107        LUT6 (Prop_lut6_I1_O)        0.299     7.219 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     7.219    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_17_n_0
    SLICE_X37Y107        MUXF7 (Prop_muxf7_I0_O)      0.238     7.457 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.457    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7_n_0
    SLICE_X37Y107        MUXF8 (Prop_muxf8_I0_O)      0.104     7.561 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.951     8.512    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I1_O)        0.316     8.828 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=5, routed)           0.783     9.611    Single_Note_Inst/lut_out_3_sine[3]
    SLICE_X38Y112        LUT4 (Prop_lut4_I3_O)        0.124     9.735 r  Single_Note_Inst/pwm_level_sine4_carry_i_7/O
                         net (fo=1, routed)           0.000     9.735    Single_Note_Inst/pwm_level_sine4_carry_i_7_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.268 r  Single_Note_Inst/pwm_level_sine4_carry/CO[3]
                         net (fo=1, routed)           0.000    10.268    Single_Note_Inst/pwm_level_sine4_carry_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.522 r  Single_Note_Inst/pwm_level_sine4_carry__0/CO[0]
                         net (fo=10, routed)          0.630    11.152    Single_Note_Inst/driver_inst/od_level_bot_reg[8]_2[0]
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.367    11.519 f  Single_Note_Inst/driver_inst/compare0__2_carry__0_i_41/O
                         net (fo=1, routed)           0.403    11.922    keyboard_inst/tone_select_reg_12
    SLICE_X39Y114        LUT6 (Prop_lut6_I0_O)        0.124    12.046 r  keyboard_inst/compare0__2_carry__0_i_16/O
                         net (fo=3, routed)           0.652    12.698    keyboard_inst/Single_Note_Inst/p_1_in[5]
    SLICE_X40Y114        LUT3 (Prop_lut3_I1_O)        0.124    12.822 r  keyboard_inst/compare0__2_carry__0_i_13/O
                         net (fo=2, routed)           0.592    13.414    keyboard_inst/compare0__2_carry__0_i_13_n_0
    SLICE_X40Y114        LUT5 (Prop_lut5_I4_O)        0.124    13.538 r  keyboard_inst/compare0__2_carry__0_i_1/O
                         net (fo=2, routed)           0.671    14.209    keyboard_inst/compare_reg[7]_0[3]
    SLICE_X41Y114        LUT6 (Prop_lut6_I3_O)        0.124    14.333 r  keyboard_inst/compare0__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    14.333    Single_Note_Inst/note_arr_reg[2][3]_0[3]
    SLICE_X41Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.734 r  Single_Note_Inst/compare0__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.734    Single_Note_Inst/compare0__2_carry__0_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    15.082 r  Single_Note_Inst/compare0__2_carry__1/O[1]
                         net (fo=2, routed)           0.196    15.278    Single_Note_Inst/driver_inst/D[9]
    SLICE_X40Y115        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.496    14.918    Single_Note_Inst/driver_inst/clk_100
    SLICE_X40Y115        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[9]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X40Y115        FDRE (Setup_fdre_C_D)       -0.237    14.905    Single_Note_Inst/driver_inst/compare_reg[9]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -15.278    
  -------------------------------------------------------------------
                         slack                                 -0.373    

Slack (VIOLATED) :        -0.305ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.362ns  (logic 3.700ns (35.706%)  route 6.662ns (64.294%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.622     5.224    Single_Note_Inst/clk_100
    SLICE_X37Y110        FDCE                                         r  Single_Note_Inst/lut_addr_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDCE (Prop_fdce_C_Q)         0.419     5.643 r  Single_Note_Inst/lut_addr_3_reg[4]/Q
                         net (fo=115, routed)         1.277     6.920    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X37Y107        LUT6 (Prop_lut6_I1_O)        0.299     7.219 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     7.219    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_17_n_0
    SLICE_X37Y107        MUXF7 (Prop_muxf7_I0_O)      0.238     7.457 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.457    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7_n_0
    SLICE_X37Y107        MUXF8 (Prop_muxf8_I0_O)      0.104     7.561 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.951     8.512    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I1_O)        0.316     8.828 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=5, routed)           0.783     9.611    Single_Note_Inst/lut_out_3_sine[3]
    SLICE_X38Y112        LUT4 (Prop_lut4_I3_O)        0.124     9.735 r  Single_Note_Inst/pwm_level_sine4_carry_i_7/O
                         net (fo=1, routed)           0.000     9.735    Single_Note_Inst/pwm_level_sine4_carry_i_7_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.268 r  Single_Note_Inst/pwm_level_sine4_carry/CO[3]
                         net (fo=1, routed)           0.000    10.268    Single_Note_Inst/pwm_level_sine4_carry_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.522 r  Single_Note_Inst/pwm_level_sine4_carry__0/CO[0]
                         net (fo=10, routed)          0.771    11.293    Single_Note_Inst/driver_inst/od_level_bot_reg[8]_2[0]
    SLICE_X39Y115        LUT6 (Prop_lut6_I2_O)        0.367    11.660 f  Single_Note_Inst/driver_inst/compare0__2_carry__0_i_57/O
                         net (fo=1, routed)           0.403    12.063    keyboard_inst/tone_select_reg_10
    SLICE_X39Y115        LUT6 (Prop_lut6_I0_O)        0.124    12.187 r  keyboard_inst/compare0__2_carry__0_i_26/O
                         net (fo=3, routed)           0.446    12.633    keyboard_inst/Single_Note_Inst/p_1_in[7]
    SLICE_X39Y115        LUT3 (Prop_lut3_I1_O)        0.124    12.757 r  keyboard_inst/compare0__2_carry__1_i_16/O
                         net (fo=2, routed)           0.540    13.297    keyboard_inst/compare0__2_carry__1_i_16_n_0
    SLICE_X42Y115        LUT5 (Prop_lut5_I4_O)        0.124    13.421 r  keyboard_inst/compare0__2_carry__1_i_2/O
                         net (fo=2, routed)           0.849    14.270    keyboard_inst/compare_reg[11]_0[1]
    SLICE_X41Y115        LUT6 (Prop_lut6_I3_O)        0.124    14.394 r  keyboard_inst/compare0__2_carry__1_i_5/O
                         net (fo=1, routed)           0.000    14.394    Single_Note_Inst/note_arr_reg[1][3][1]
    SLICE_X41Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.944 r  Single_Note_Inst/compare0__2_carry__1/CO[3]
                         net (fo=2, routed)           0.643    15.587    Single_Note_Inst/driver_inst/D[11]
    SLICE_X41Y113        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.497    14.919    Single_Note_Inst/driver_inst/clk_100
    SLICE_X41Y113        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[11]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X41Y113        FDRE (Setup_fdre_C_D)        0.139    15.282    Single_Note_Inst/driver_inst/compare_reg[11]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -15.587    
  -------------------------------------------------------------------
                         slack                                 -0.305    

Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.938ns  (logic 3.786ns (38.097%)  route 6.152ns (61.903%))
  Logic Levels:           14  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.622     5.224    Single_Note_Inst/clk_100
    SLICE_X37Y110        FDCE                                         r  Single_Note_Inst/lut_addr_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDCE (Prop_fdce_C_Q)         0.419     5.643 r  Single_Note_Inst/lut_addr_3_reg[4]/Q
                         net (fo=115, routed)         1.277     6.920    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X37Y107        LUT6 (Prop_lut6_I1_O)        0.299     7.219 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     7.219    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_17_n_0
    SLICE_X37Y107        MUXF7 (Prop_muxf7_I0_O)      0.238     7.457 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.457    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7_n_0
    SLICE_X37Y107        MUXF8 (Prop_muxf8_I0_O)      0.104     7.561 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.951     8.512    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I1_O)        0.316     8.828 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=5, routed)           0.783     9.611    Single_Note_Inst/lut_out_3_sine[3]
    SLICE_X38Y112        LUT4 (Prop_lut4_I3_O)        0.124     9.735 r  Single_Note_Inst/pwm_level_sine4_carry_i_7/O
                         net (fo=1, routed)           0.000     9.735    Single_Note_Inst/pwm_level_sine4_carry_i_7_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.268 r  Single_Note_Inst/pwm_level_sine4_carry/CO[3]
                         net (fo=1, routed)           0.000    10.268    Single_Note_Inst/pwm_level_sine4_carry_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.522 r  Single_Note_Inst/pwm_level_sine4_carry__0/CO[0]
                         net (fo=10, routed)          0.630    11.152    Single_Note_Inst/driver_inst/od_level_bot_reg[8]_2[0]
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.367    11.519 f  Single_Note_Inst/driver_inst/compare0__2_carry__0_i_41/O
                         net (fo=1, routed)           0.403    11.922    keyboard_inst/tone_select_reg_12
    SLICE_X39Y114        LUT6 (Prop_lut6_I0_O)        0.124    12.046 r  keyboard_inst/compare0__2_carry__0_i_16/O
                         net (fo=3, routed)           0.652    12.698    keyboard_inst/Single_Note_Inst/p_1_in[5]
    SLICE_X40Y114        LUT3 (Prop_lut3_I1_O)        0.124    12.822 r  keyboard_inst/compare0__2_carry__0_i_13/O
                         net (fo=2, routed)           0.592    13.414    keyboard_inst/compare0__2_carry__0_i_13_n_0
    SLICE_X40Y114        LUT5 (Prop_lut5_I4_O)        0.124    13.538 r  keyboard_inst/compare0__2_carry__0_i_1/O
                         net (fo=2, routed)           0.671    14.209    keyboard_inst/compare_reg[7]_0[3]
    SLICE_X41Y114        LUT6 (Prop_lut6_I3_O)        0.124    14.333 r  keyboard_inst/compare0__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    14.333    Single_Note_Inst/note_arr_reg[2][3]_0[3]
    SLICE_X41Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.734 r  Single_Note_Inst/compare0__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.734    Single_Note_Inst/compare0__2_carry__0_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    14.969 r  Single_Note_Inst/compare0__2_carry__1/O[0]
                         net (fo=2, routed)           0.193    15.162    Single_Note_Inst/driver_inst/D[8]
    SLICE_X40Y115        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.496    14.918    Single_Note_Inst/driver_inst/clk_100
    SLICE_X40Y115        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[8]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X40Y115        FDRE (Setup_fdre_C_D)       -0.236    14.906    Single_Note_Inst/driver_inst/compare_reg[8]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -15.162    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.053ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.708ns  (logic 3.398ns (35.003%)  route 6.310ns (64.997%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.224ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.622     5.224    Single_Note_Inst/clk_100
    SLICE_X37Y110        FDCE                                         r  Single_Note_Inst/lut_addr_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDCE (Prop_fdce_C_Q)         0.419     5.643 r  Single_Note_Inst/lut_addr_3_reg[4]/Q
                         net (fo=115, routed)         1.277     6.920    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X37Y107        LUT6 (Prop_lut6_I1_O)        0.299     7.219 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     7.219    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_17_n_0
    SLICE_X37Y107        MUXF7 (Prop_muxf7_I0_O)      0.238     7.457 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     7.457    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7_n_0
    SLICE_X37Y107        MUXF8 (Prop_muxf8_I0_O)      0.104     7.561 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.951     8.512    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I1_O)        0.316     8.828 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=5, routed)           0.783     9.611    Single_Note_Inst/lut_out_3_sine[3]
    SLICE_X38Y112        LUT4 (Prop_lut4_I3_O)        0.124     9.735 r  Single_Note_Inst/pwm_level_sine4_carry_i_7/O
                         net (fo=1, routed)           0.000     9.735    Single_Note_Inst/pwm_level_sine4_carry_i_7_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.268 r  Single_Note_Inst/pwm_level_sine4_carry/CO[3]
                         net (fo=1, routed)           0.000    10.268    Single_Note_Inst/pwm_level_sine4_carry_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.522 r  Single_Note_Inst/pwm_level_sine4_carry__0/CO[0]
                         net (fo=10, routed)          0.630    11.152    Single_Note_Inst/driver_inst/od_level_bot_reg[8]_2[0]
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.367    11.519 f  Single_Note_Inst/driver_inst/compare0__2_carry__0_i_41/O
                         net (fo=1, routed)           0.403    11.922    keyboard_inst/tone_select_reg_12
    SLICE_X39Y114        LUT6 (Prop_lut6_I0_O)        0.124    12.046 r  keyboard_inst/compare0__2_carry__0_i_16/O
                         net (fo=3, routed)           0.652    12.698    keyboard_inst/Single_Note_Inst/p_1_in[5]
    SLICE_X40Y114        LUT3 (Prop_lut3_I1_O)        0.124    12.822 r  keyboard_inst/compare0__2_carry__0_i_13/O
                         net (fo=2, routed)           0.592    13.414    keyboard_inst/compare0__2_carry__0_i_13_n_0
    SLICE_X40Y114        LUT5 (Prop_lut5_I4_O)        0.124    13.538 r  keyboard_inst/compare0__2_carry__0_i_1/O
                         net (fo=2, routed)           0.671    14.209    keyboard_inst/compare_reg[7]_0[3]
    SLICE_X41Y114        LUT6 (Prop_lut6_I3_O)        0.124    14.333 r  keyboard_inst/compare0__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    14.333    Single_Note_Inst/note_arr_reg[2][3]_0[3]
    SLICE_X41Y114        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.581 r  Single_Note_Inst/compare0__2_carry__0/O[3]
                         net (fo=2, routed)           0.351    14.932    Single_Note_Inst/driver_inst/D[7]
    SLICE_X40Y115        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.496    14.918    Single_Note_Inst/driver_inst/clk_100
    SLICE_X40Y115        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[7]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X40Y115        FDRE (Setup_fdre_C_D)       -0.263    14.879    Single_Note_Inst/driver_inst/compare_reg[7]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -14.932    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (MET) :             0.044ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.632ns  (logic 4.038ns (41.922%)  route 5.594ns (58.078%))
  Logic Levels:           13  (CARRY4=4 LUT4=3 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.618     5.220    Single_Note_Inst/clk_100
    SLICE_X43Y107        FDCE                                         r  Single_Note_Inst/lut_addr_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDCE (Prop_fdce_C_Q)         0.419     5.639 r  Single_Note_Inst/lut_addr_1_reg[2]/Q
                         net (fo=114, routed)         1.437     7.076    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X39Y105        LUT5 (Prop_lut5_I1_O)        0.327     7.403 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.801     8.204    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I1_O)        0.326     8.530 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.530    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X39Y106        MUXF7 (Prop_muxf7_I1_O)      0.245     8.775 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.775    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X39Y106        MUXF8 (Prop_muxf8_I0_O)      0.104     8.879 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=5, routed)           0.813     9.692    Single_Note_Inst/lut_out_1_sine[6]
    SLICE_X40Y109        LUT4 (Prop_lut4_I1_O)        0.316    10.008 r  Single_Note_Inst/pwm_level_sine6_inferred__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.008    Single_Note_Inst/pwm_level_sine6_inferred__0_carry_i_5_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.409 r  Single_Note_Inst/pwm_level_sine6_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.409    Single_Note_Inst/pwm_level_sine6_inferred__0_carry_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.680 r  Single_Note_Inst/pwm_level_sine6_inferred__0_carry__0/CO[0]
                         net (fo=10, routed)          0.621    11.301    Single_Note_Inst/driver_inst/od_level_bot_reg[8]_5[0]
    SLICE_X44Y111        LUT6 (Prop_lut6_I2_O)        0.373    11.674 f  Single_Note_Inst/driver_inst/compare0__2_carry_i_41/O
                         net (fo=1, routed)           0.301    11.975    keyboard_inst/tone_select_reg_25
    SLICE_X43Y112        LUT6 (Prop_lut6_I0_O)        0.124    12.099 r  keyboard_inst/compare0__2_carry_i_17/O
                         net (fo=2, routed)           0.578    12.677    keyboard_inst/Single_Note_Inst/p_3_in[1]
    SLICE_X40Y113        LUT4 (Prop_lut4_I3_O)        0.124    12.801 r  keyboard_inst/compare0__2_carry_i_3/O
                         net (fo=2, routed)           0.655    13.456    Single_Note_Inst/driver_inst/note_arr_reg[2][3][0]
    SLICE_X41Y113        LUT4 (Prop_lut4_I0_O)        0.124    13.580 r  Single_Note_Inst/driver_inst/compare0__2_carry_i_7/O
                         net (fo=1, routed)           0.000    13.580    Single_Note_Inst/driver_inst_n_114
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.130 r  Single_Note_Inst/compare0__2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.130    Single_Note_Inst/compare0__2_carry_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.464 r  Single_Note_Inst/compare0__2_carry__0/O[1]
                         net (fo=2, routed)           0.388    14.852    Single_Note_Inst/driver_inst/D[5]
    SLICE_X40Y115        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.496    14.918    Single_Note_Inst/driver_inst/clk_100
    SLICE_X40Y115        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[5]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X40Y115        FDRE (Setup_fdre_C_D)       -0.246    14.896    Single_Note_Inst/driver_inst/compare_reg[5]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -14.852    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.505ns  (logic 3.943ns (41.484%)  route 5.562ns (58.516%))
  Logic Levels:           13  (CARRY4=4 LUT4=3 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.618     5.220    Single_Note_Inst/clk_100
    SLICE_X43Y107        FDCE                                         r  Single_Note_Inst/lut_addr_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDCE (Prop_fdce_C_Q)         0.419     5.639 r  Single_Note_Inst/lut_addr_1_reg[2]/Q
                         net (fo=114, routed)         1.437     7.076    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X39Y105        LUT5 (Prop_lut5_I1_O)        0.327     7.403 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.801     8.204    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I1_O)        0.326     8.530 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.530    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X39Y106        MUXF7 (Prop_muxf7_I1_O)      0.245     8.775 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.775    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X39Y106        MUXF8 (Prop_muxf8_I0_O)      0.104     8.879 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=5, routed)           0.813     9.692    Single_Note_Inst/lut_out_1_sine[6]
    SLICE_X40Y109        LUT4 (Prop_lut4_I1_O)        0.316    10.008 r  Single_Note_Inst/pwm_level_sine6_inferred__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.008    Single_Note_Inst/pwm_level_sine6_inferred__0_carry_i_5_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.409 r  Single_Note_Inst/pwm_level_sine6_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.409    Single_Note_Inst/pwm_level_sine6_inferred__0_carry_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.680 r  Single_Note_Inst/pwm_level_sine6_inferred__0_carry__0/CO[0]
                         net (fo=10, routed)          0.621    11.301    Single_Note_Inst/driver_inst/od_level_bot_reg[8]_5[0]
    SLICE_X44Y111        LUT6 (Prop_lut6_I2_O)        0.373    11.674 f  Single_Note_Inst/driver_inst/compare0__2_carry_i_41/O
                         net (fo=1, routed)           0.301    11.975    keyboard_inst/tone_select_reg_25
    SLICE_X43Y112        LUT6 (Prop_lut6_I0_O)        0.124    12.099 r  keyboard_inst/compare0__2_carry_i_17/O
                         net (fo=2, routed)           0.578    12.677    keyboard_inst/Single_Note_Inst/p_3_in[1]
    SLICE_X40Y113        LUT4 (Prop_lut4_I3_O)        0.124    12.801 r  keyboard_inst/compare0__2_carry_i_3/O
                         net (fo=2, routed)           0.655    13.456    Single_Note_Inst/driver_inst/note_arr_reg[2][3][0]
    SLICE_X41Y113        LUT4 (Prop_lut4_I0_O)        0.124    13.580 r  Single_Note_Inst/driver_inst/compare0__2_carry_i_7/O
                         net (fo=1, routed)           0.000    13.580    Single_Note_Inst/driver_inst_n_114
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.130 r  Single_Note_Inst/compare0__2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.130    Single_Note_Inst/compare0__2_carry_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.369 r  Single_Note_Inst/compare0__2_carry__0/O[2]
                         net (fo=2, routed)           0.356    14.725    Single_Note_Inst/driver_inst/D[6]
    SLICE_X39Y115        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.496    14.918    Single_Note_Inst/driver_inst/clk_100
    SLICE_X39Y115        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[6]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X39Y115        FDRE (Setup_fdre_C_D)       -0.245    14.897    Single_Note_Inst/driver_inst/compare_reg[6]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -14.725    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 3.927ns (42.999%)  route 5.206ns (57.001%))
  Logic Levels:           13  (CARRY4=4 LUT4=3 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.618     5.220    Single_Note_Inst/clk_100
    SLICE_X43Y107        FDCE                                         r  Single_Note_Inst/lut_addr_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDCE (Prop_fdce_C_Q)         0.419     5.639 r  Single_Note_Inst/lut_addr_1_reg[2]/Q
                         net (fo=114, routed)         1.437     7.076    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X39Y105        LUT5 (Prop_lut5_I1_O)        0.327     7.403 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.801     8.204    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I1_O)        0.326     8.530 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.530    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X39Y106        MUXF7 (Prop_muxf7_I1_O)      0.245     8.775 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.775    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X39Y106        MUXF8 (Prop_muxf8_I0_O)      0.104     8.879 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=5, routed)           0.813     9.692    Single_Note_Inst/lut_out_1_sine[6]
    SLICE_X40Y109        LUT4 (Prop_lut4_I1_O)        0.316    10.008 r  Single_Note_Inst/pwm_level_sine6_inferred__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.008    Single_Note_Inst/pwm_level_sine6_inferred__0_carry_i_5_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.409 r  Single_Note_Inst/pwm_level_sine6_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.409    Single_Note_Inst/pwm_level_sine6_inferred__0_carry_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.680 r  Single_Note_Inst/pwm_level_sine6_inferred__0_carry__0/CO[0]
                         net (fo=10, routed)          0.621    11.301    Single_Note_Inst/driver_inst/od_level_bot_reg[8]_5[0]
    SLICE_X44Y111        LUT6 (Prop_lut6_I2_O)        0.373    11.674 f  Single_Note_Inst/driver_inst/compare0__2_carry_i_41/O
                         net (fo=1, routed)           0.301    11.975    keyboard_inst/tone_select_reg_25
    SLICE_X43Y112        LUT6 (Prop_lut6_I0_O)        0.124    12.099 r  keyboard_inst/compare0__2_carry_i_17/O
                         net (fo=2, routed)           0.578    12.677    keyboard_inst/Single_Note_Inst/p_3_in[1]
    SLICE_X40Y113        LUT4 (Prop_lut4_I3_O)        0.124    12.801 r  keyboard_inst/compare0__2_carry_i_3/O
                         net (fo=2, routed)           0.655    13.456    Single_Note_Inst/driver_inst/note_arr_reg[2][3][0]
    SLICE_X41Y113        LUT4 (Prop_lut4_I0_O)        0.124    13.580 r  Single_Note_Inst/driver_inst/compare0__2_carry_i_7/O
                         net (fo=1, routed)           0.000    13.580    Single_Note_Inst/driver_inst_n_114
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.130 r  Single_Note_Inst/compare0__2_carry/CO[3]
                         net (fo=1, routed)           0.000    14.130    Single_Note_Inst/compare0__2_carry_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    14.353 r  Single_Note_Inst/compare0__2_carry__0/O[0]
                         net (fo=1, routed)           0.000    14.353    Single_Note_Inst/driver_inst/D[4]
    SLICE_X41Y114        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.497    14.919    Single_Note_Inst/driver_inst/clk_100
    SLICE_X41Y114        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[4]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X41Y114        FDRE (Setup_fdre_C_D)        0.062    15.205    Single_Note_Inst/driver_inst/compare_reg[4]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -14.353    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 3.794ns (42.157%)  route 5.206ns (57.843%))
  Logic Levels:           12  (CARRY4=3 LUT4=3 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.618     5.220    Single_Note_Inst/clk_100
    SLICE_X43Y107        FDCE                                         r  Single_Note_Inst/lut_addr_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDCE (Prop_fdce_C_Q)         0.419     5.639 r  Single_Note_Inst/lut_addr_1_reg[2]/Q
                         net (fo=114, routed)         1.437     7.076    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X39Y105        LUT5 (Prop_lut5_I1_O)        0.327     7.403 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.801     8.204    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I1_O)        0.326     8.530 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.530    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X39Y106        MUXF7 (Prop_muxf7_I1_O)      0.245     8.775 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.775    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X39Y106        MUXF8 (Prop_muxf8_I0_O)      0.104     8.879 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=5, routed)           0.813     9.692    Single_Note_Inst/lut_out_1_sine[6]
    SLICE_X40Y109        LUT4 (Prop_lut4_I1_O)        0.316    10.008 r  Single_Note_Inst/pwm_level_sine6_inferred__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.008    Single_Note_Inst/pwm_level_sine6_inferred__0_carry_i_5_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.409 r  Single_Note_Inst/pwm_level_sine6_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.409    Single_Note_Inst/pwm_level_sine6_inferred__0_carry_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.680 r  Single_Note_Inst/pwm_level_sine6_inferred__0_carry__0/CO[0]
                         net (fo=10, routed)          0.621    11.301    Single_Note_Inst/driver_inst/od_level_bot_reg[8]_5[0]
    SLICE_X44Y111        LUT6 (Prop_lut6_I2_O)        0.373    11.674 f  Single_Note_Inst/driver_inst/compare0__2_carry_i_41/O
                         net (fo=1, routed)           0.301    11.975    keyboard_inst/tone_select_reg_25
    SLICE_X43Y112        LUT6 (Prop_lut6_I0_O)        0.124    12.099 r  keyboard_inst/compare0__2_carry_i_17/O
                         net (fo=2, routed)           0.578    12.677    keyboard_inst/Single_Note_Inst/p_3_in[1]
    SLICE_X40Y113        LUT4 (Prop_lut4_I3_O)        0.124    12.801 r  keyboard_inst/compare0__2_carry_i_3/O
                         net (fo=2, routed)           0.655    13.456    Single_Note_Inst/driver_inst/note_arr_reg[2][3][0]
    SLICE_X41Y113        LUT4 (Prop_lut4_I0_O)        0.124    13.580 r  Single_Note_Inst/driver_inst/compare0__2_carry_i_7/O
                         net (fo=1, routed)           0.000    13.580    Single_Note_Inst/driver_inst_n_114
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.220 r  Single_Note_Inst/compare0__2_carry/O[3]
                         net (fo=1, routed)           0.000    14.220    Single_Note_Inst/driver_inst/D[3]
    SLICE_X41Y113        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.497    14.919    Single_Note_Inst/driver_inst/clk_100
    SLICE_X41Y113        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[3]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X41Y113        FDRE (Setup_fdre_C_D)        0.062    15.205    Single_Note_Inst/driver_inst/compare_reg[3]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -14.220    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.940ns  (logic 3.734ns (41.769%)  route 5.206ns (58.231%))
  Logic Levels:           12  (CARRY4=3 LUT4=3 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.618     5.220    Single_Note_Inst/clk_100
    SLICE_X43Y107        FDCE                                         r  Single_Note_Inst/lut_addr_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDCE (Prop_fdce_C_Q)         0.419     5.639 r  Single_Note_Inst/lut_addr_1_reg[2]/Q
                         net (fo=114, routed)         1.437     7.076    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X39Y105        LUT5 (Prop_lut5_I1_O)        0.327     7.403 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.801     8.204    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I1_O)        0.326     8.530 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.530    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X39Y106        MUXF7 (Prop_muxf7_I1_O)      0.245     8.775 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.775    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X39Y106        MUXF8 (Prop_muxf8_I0_O)      0.104     8.879 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=5, routed)           0.813     9.692    Single_Note_Inst/lut_out_1_sine[6]
    SLICE_X40Y109        LUT4 (Prop_lut4_I1_O)        0.316    10.008 r  Single_Note_Inst/pwm_level_sine6_inferred__0_carry_i_5/O
                         net (fo=1, routed)           0.000    10.008    Single_Note_Inst/pwm_level_sine6_inferred__0_carry_i_5_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.409 r  Single_Note_Inst/pwm_level_sine6_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.409    Single_Note_Inst/pwm_level_sine6_inferred__0_carry_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.680 r  Single_Note_Inst/pwm_level_sine6_inferred__0_carry__0/CO[0]
                         net (fo=10, routed)          0.621    11.301    Single_Note_Inst/driver_inst/od_level_bot_reg[8]_5[0]
    SLICE_X44Y111        LUT6 (Prop_lut6_I2_O)        0.373    11.674 f  Single_Note_Inst/driver_inst/compare0__2_carry_i_41/O
                         net (fo=1, routed)           0.301    11.975    keyboard_inst/tone_select_reg_25
    SLICE_X43Y112        LUT6 (Prop_lut6_I0_O)        0.124    12.099 r  keyboard_inst/compare0__2_carry_i_17/O
                         net (fo=2, routed)           0.578    12.677    keyboard_inst/Single_Note_Inst/p_3_in[1]
    SLICE_X40Y113        LUT4 (Prop_lut4_I3_O)        0.124    12.801 r  keyboard_inst/compare0__2_carry_i_3/O
                         net (fo=2, routed)           0.655    13.456    Single_Note_Inst/driver_inst/note_arr_reg[2][3][0]
    SLICE_X41Y113        LUT4 (Prop_lut4_I0_O)        0.124    13.580 r  Single_Note_Inst/driver_inst/compare0__2_carry_i_7/O
                         net (fo=1, routed)           0.000    13.580    Single_Note_Inst/driver_inst_n_114
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.160 r  Single_Note_Inst/compare0__2_carry/O[2]
                         net (fo=1, routed)           0.000    14.160    Single_Note_Inst/driver_inst/D[2]
    SLICE_X41Y113        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.497    14.919    Single_Note_Inst/driver_inst/clk_100
    SLICE_X41Y113        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[2]/C
                         clock pessimism              0.259    15.178    
                         clock uncertainty           -0.035    15.143    
    SLICE_X41Y113        FDRE (Setup_fdre_C_D)        0.062    15.205    Single_Note_Inst/driver_inst/compare_reg[2]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -14.160    
  -------------------------------------------------------------------
                         slack                                  1.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 Led_inst/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_inst/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.605     1.524    Led_inst/clk_100
    SLICE_X3Y99          FDCE                                         r  Led_inst/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 f  Led_inst/count_reg[9]/Q
                         net (fo=4, routed)           0.087     1.753    Led_inst/count_reg_n_0_[9]
    SLICE_X2Y99          LUT5 (Prop_lut5_I3_O)        0.045     1.798 r  Led_inst/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.798    Led_inst/count[6]
    SLICE_X2Y99          FDCE                                         r  Led_inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.878     2.043    Led_inst/clk_100
    SLICE_X2Y99          FDCE                                         r  Led_inst/count_reg[6]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X2Y99          FDCE (Hold_fdce_C_D)         0.121     1.658    Led_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Led_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_inst/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.599     1.518    Led_inst/clk_100
    SLICE_X3Y102         FDCE                                         r  Led_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  Led_inst/count_reg[0]/Q
                         net (fo=7, routed)           0.132     1.791    Led_inst/count_reg_n_0_[0]
    SLICE_X2Y102         LUT5 (Prop_lut5_I2_O)        0.048     1.839 r  Led_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.839    Led_inst/count[3]
    SLICE_X2Y102         FDCE                                         r  Led_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.872     2.037    Led_inst/clk_100
    SLICE_X2Y102         FDCE                                         r  Led_inst/count_reg[3]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X2Y102         FDCE (Hold_fdce_C_D)         0.131     1.662    Led_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Led_inst/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_inst/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.231ns (40.020%)  route 0.346ns (59.980%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.599     1.518    Led_inst/clk_100
    SLICE_X3Y102         FDCE                                         r  Led_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  Led_inst/count_reg[5]/Q
                         net (fo=2, routed)           0.065     1.725    Led_inst/count_reg_n_0_[5]
    SLICE_X2Y102         LUT6 (Prop_lut6_I0_O)        0.045     1.770 r  Led_inst/count[10]_i_2/O
                         net (fo=17, routed)          0.281     2.051    Led_inst/count[10]_i_2_n_0
    SLICE_X2Y99          LUT6 (Prop_lut6_I1_O)        0.045     2.096 r  Led_inst/count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.096    Led_inst/count[7]
    SLICE_X2Y99          FDCE                                         r  Led_inst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.878     2.043    Led_inst/clk_100
    SLICE_X2Y99          FDCE                                         r  Led_inst/count_reg[7]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y99          FDCE (Hold_fdce_C_D)         0.120     1.917    Led_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Led_inst/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_inst/dig_select_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.231ns (40.691%)  route 0.337ns (59.309%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.605     1.524    Led_inst/clk_100
    SLICE_X3Y99          FDCE                                         r  Led_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  Led_inst/count_reg[8]/Q
                         net (fo=17, routed)          0.178     1.843    Led_inst/count_reg_n_0_[8]
    SLICE_X3Y99          LUT5 (Prop_lut5_I3_O)        0.045     1.888 f  Led_inst/count[10]_i_3/O
                         net (fo=14, routed)          0.159     2.047    Led_inst/p_0_in[1]
    SLICE_X2Y101         LUT2 (Prop_lut2_I1_O)        0.045     2.092 r  Led_inst/dig_select[1]_i_1/O
                         net (fo=1, routed)           0.000     2.092    Led_inst/dig_select0_in[1]
    SLICE_X2Y101         FDPE                                         r  Led_inst/dig_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.872     2.037    Led_inst/clk_100
    SLICE_X2Y101         FDPE                                         r  Led_inst/dig_select_reg[1]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDPE (Hold_fdpe_C_D)         0.121     1.912    Led_inst/dig_select_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Led_inst/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_inst/dig_select_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.231ns (40.548%)  route 0.339ns (59.452%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.605     1.524    Led_inst/clk_100
    SLICE_X3Y99          FDCE                                         r  Led_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  Led_inst/count_reg[8]/Q
                         net (fo=17, routed)          0.178     1.843    Led_inst/count_reg_n_0_[8]
    SLICE_X3Y99          LUT5 (Prop_lut5_I3_O)        0.045     1.888 r  Led_inst/count[10]_i_3/O
                         net (fo=14, routed)          0.161     2.049    Led_inst/p_0_in[1]
    SLICE_X2Y101         LUT6 (Prop_lut6_I4_O)        0.045     2.094 r  Led_inst/dig_select[3]_i_1/O
                         net (fo=1, routed)           0.000     2.094    Led_inst/dig_select0_in[3]
    SLICE_X2Y101         FDPE                                         r  Led_inst/dig_select_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.872     2.037    Led_inst/clk_100
    SLICE_X2Y101         FDPE                                         r  Led_inst/dig_select_reg[3]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDPE (Hold_fdpe_C_D)         0.120     1.911    Led_inst/dig_select_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Led_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_inst/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.599     1.518    Led_inst/clk_100
    SLICE_X3Y102         FDCE                                         r  Led_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  Led_inst/count_reg[0]/Q
                         net (fo=7, routed)           0.132     1.791    Led_inst/count_reg_n_0_[0]
    SLICE_X2Y102         LUT4 (Prop_lut4_I2_O)        0.045     1.836 r  Led_inst/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.836    Led_inst/count[2]
    SLICE_X2Y102         FDCE                                         r  Led_inst/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.872     2.037    Led_inst/clk_100
    SLICE_X2Y102         FDCE                                         r  Led_inst/count_reg[2]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X2Y102         FDCE (Hold_fdce_C_D)         0.120     1.651    Led_inst/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Led_inst/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_inst/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.599     1.518    Led_inst/clk_100
    SLICE_X3Y102         FDCE                                         r  Led_inst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  Led_inst/count_reg[0]/Q
                         net (fo=7, routed)           0.136     1.795    Led_inst/count_reg_n_0_[0]
    SLICE_X2Y102         LUT6 (Prop_lut6_I3_O)        0.045     1.840 r  Led_inst/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.840    Led_inst/count[4]
    SLICE_X2Y102         FDCE                                         r  Led_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.872     2.037    Led_inst/clk_100
    SLICE_X2Y102         FDCE                                         r  Led_inst/count_reg[4]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X2Y102         FDCE (Hold_fdce_C_D)         0.121     1.652    Led_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/cnt0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.678%)  route 0.154ns (45.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.582     1.501    keyboard_inst/PS2/debounce/clk_100
    SLICE_X75Y120        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y120        FDRE (Prop_fdre_C_Q)         0.141     1.642 r  keyboard_inst/PS2/debounce/cnt0_reg[4]/Q
                         net (fo=4, routed)           0.154     1.797    keyboard_inst/PS2/debounce/cnt0_reg[4]
    SLICE_X76Y120        LUT6 (Prop_lut6_I4_O)        0.045     1.842 r  keyboard_inst/PS2/debounce/cnt0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.842    keyboard_inst/PS2/debounce/cnt0[0]_i_1_n_0
    SLICE_X76Y120        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.853     2.018    keyboard_inst/PS2/debounce/clk_100
    SLICE_X76Y120        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[0]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X76Y120        FDRE (Hold_fdre_C_D)         0.120     1.635    keyboard_inst/PS2/debounce/cnt0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Led_inst/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_inst/dig_select_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.231ns (40.907%)  route 0.334ns (59.093%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.605     1.524    Led_inst/clk_100
    SLICE_X3Y99          FDCE                                         r  Led_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  Led_inst/count_reg[8]/Q
                         net (fo=17, routed)          0.178     1.843    Led_inst/count_reg_n_0_[8]
    SLICE_X3Y99          LUT5 (Prop_lut5_I3_O)        0.045     1.888 r  Led_inst/count[10]_i_3/O
                         net (fo=14, routed)          0.156     2.044    Led_inst/p_0_in[1]
    SLICE_X3Y101         LUT6 (Prop_lut6_I4_O)        0.045     2.089 r  Led_inst/dig_select[6]_i_1/O
                         net (fo=1, routed)           0.000     2.089    Led_inst/dig_select0_in[6]
    SLICE_X3Y101         FDPE                                         r  Led_inst/dig_select_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.872     2.037    Led_inst/clk_100
    SLICE_X3Y101         FDPE                                         r  Led_inst/dig_select_reg[6]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDPE (Hold_fdpe_C_D)         0.091     1.882    Led_inst/dig_select_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/Iv0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/O0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.850%)  route 0.152ns (42.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.582     1.501    keyboard_inst/PS2/debounce/clk_100
    SLICE_X74Y120        FDRE                                         r  keyboard_inst/PS2/debounce/Iv0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y120        FDRE (Prop_fdre_C_Q)         0.164     1.665 r  keyboard_inst/PS2/debounce/Iv0_reg/Q
                         net (fo=2, routed)           0.152     1.818    keyboard_inst/PS2/debounce/Iv0
    SLICE_X74Y119        LUT4 (Prop_lut4_I1_O)        0.045     1.863 r  keyboard_inst/PS2/debounce/O0_i_1/O
                         net (fo=1, routed)           0.000     1.863    keyboard_inst/PS2/debounce/O0_i_1_n_0
    SLICE_X74Y119        FDRE                                         r  keyboard_inst/PS2/debounce/O0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.854     2.019    keyboard_inst/PS2/debounce/clk_100
    SLICE_X74Y119        FDRE                                         r  keyboard_inst/PS2/debounce/O0_reg/C
                         clock pessimism             -0.502     1.516    
    SLICE_X74Y119        FDRE (Hold_fdre_C_D)         0.120     1.636    keyboard_inst/PS2/debounce/O0_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y102    Led_inst/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y99     Led_inst/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y102    Led_inst/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y102    Led_inst/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y102    Led_inst/count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y102    Led_inst/count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y102    Led_inst/count_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y99     Led_inst/count_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y99     Led_inst/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y113   Single_Note_Inst/sine_count_2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y113   Single_Note_Inst/sine_count_2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y114   Single_Note_Inst/sine_count_2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y114   Single_Note_Inst/sine_count_2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y114   Single_Note_Inst/sine_count_2_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y114   Single_Note_Inst/sine_count_2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y113   Single_Note_Inst/sine_count_2_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y113   Single_Note_Inst/sine_count_2_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y113   Single_Note_Inst/sine_count_3_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y113   Single_Note_Inst/sine_count_3_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y100   controller_inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y117   Single_Note_Inst/driver_inst/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y117   Single_Note_Inst/driver_inst/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y117   Single_Note_Inst/driver_inst/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y117   Single_Note_Inst/driver_inst/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y117   Single_Note_Inst/driver_inst/count_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y114   Single_Note_Inst/lut_addr_0_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y114   Single_Note_Inst/lut_addr_0_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y113   Single_Note_Inst/od_level_bot_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y113   Single_Note_Inst/od_level_bot_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           19  Failing Endpoints,  Worst Slack       -3.864ns,  Total Violation      -58.459ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.268ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.864ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        9.716ns  (logic 3.398ns (34.975%)  route 6.318ns (65.025%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    5.224ns = ( 35.224 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.622    35.224    Single_Note_Inst/clk_100
    SLICE_X37Y110        FDCE                                         r  Single_Note_Inst/lut_addr_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDCE (Prop_fdce_C_Q)         0.419    35.643 r  Single_Note_Inst/lut_addr_3_reg[4]/Q
                         net (fo=115, routed)         1.277    36.920    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X37Y107        LUT6 (Prop_lut6_I1_O)        0.299    37.219 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    37.219    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_17_n_0
    SLICE_X37Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    37.457 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    37.457    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7_n_0
    SLICE_X37Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    37.561 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.951    38.512    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I1_O)        0.316    38.828 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=5, routed)           0.783    39.611    Single_Note_Inst/lut_out_3_sine[3]
    SLICE_X38Y112        LUT4 (Prop_lut4_I3_O)        0.124    39.735 r  Single_Note_Inst/pwm_level_sine4_carry_i_7/O
                         net (fo=1, routed)           0.000    39.735    Single_Note_Inst/pwm_level_sine4_carry_i_7_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.268 r  Single_Note_Inst/pwm_level_sine4_carry/CO[3]
                         net (fo=1, routed)           0.000    40.268    Single_Note_Inst/pwm_level_sine4_carry_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.522 r  Single_Note_Inst/pwm_level_sine4_carry__0/CO[0]
                         net (fo=10, routed)          0.630    41.152    Single_Note_Inst/driver_inst/od_level_bot_reg[8]_2[0]
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.367    41.519 f  Single_Note_Inst/driver_inst/compare0__2_carry__0_i_41/O
                         net (fo=1, routed)           0.403    41.922    keyboard_inst/tone_select_reg_12
    SLICE_X39Y114        LUT6 (Prop_lut6_I0_O)        0.124    42.046 r  keyboard_inst/compare0__2_carry__0_i_16/O
                         net (fo=3, routed)           0.652    42.698    keyboard_inst/Single_Note_Inst/p_1_in[5]
    SLICE_X40Y114        LUT3 (Prop_lut3_I1_O)        0.124    42.822 r  keyboard_inst/compare0__2_carry__0_i_13/O
                         net (fo=2, routed)           0.592    43.414    keyboard_inst/compare0__2_carry__0_i_13_n_0
    SLICE_X40Y114        LUT5 (Prop_lut5_I4_O)        0.124    43.538 r  keyboard_inst/compare0__2_carry__0_i_1/O
                         net (fo=2, routed)           0.671    44.209    keyboard_inst/compare_reg[7]_0[3]
    SLICE_X41Y114        LUT6 (Prop_lut6_I3_O)        0.124    44.333 r  keyboard_inst/compare0__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    44.333    Single_Note_Inst/note_arr_reg[2][3]_0[3]
    SLICE_X41Y114        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    44.581 r  Single_Note_Inst/compare0__2_carry__0/O[3]
                         net (fo=2, routed)           0.359    44.940    VGA_inst/p_m_inst/D[2]
    SLICE_X40Y113        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.500    41.503    VGA_inst/p_m_inst/clk_out1
    SLICE_X40Y113        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][2]/C
                         clock pessimism              0.000    41.503    
                         clock uncertainty           -0.202    41.301    
    SLICE_X40Y113        FDRE (Setup_fdre_C_D)       -0.225    41.076    VGA_inst/p_m_inst/wave_shape_reg[0][2]
  -------------------------------------------------------------------
                         required time                         41.076    
                         arrival time                         -44.940    
  -------------------------------------------------------------------
                         slack                                 -3.864    

Slack (VIOLATED) :        -3.731ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        9.858ns  (logic 3.899ns (39.553%)  route 5.959ns (60.447%))
  Logic Levels:           14  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    5.224ns = ( 35.224 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.622    35.224    Single_Note_Inst/clk_100
    SLICE_X37Y110        FDCE                                         r  Single_Note_Inst/lut_addr_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDCE (Prop_fdce_C_Q)         0.419    35.643 r  Single_Note_Inst/lut_addr_3_reg[4]/Q
                         net (fo=115, routed)         1.277    36.920    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X37Y107        LUT6 (Prop_lut6_I1_O)        0.299    37.219 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    37.219    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_17_n_0
    SLICE_X37Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    37.457 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    37.457    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7_n_0
    SLICE_X37Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    37.561 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.951    38.512    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I1_O)        0.316    38.828 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=5, routed)           0.783    39.611    Single_Note_Inst/lut_out_3_sine[3]
    SLICE_X38Y112        LUT4 (Prop_lut4_I3_O)        0.124    39.735 r  Single_Note_Inst/pwm_level_sine4_carry_i_7/O
                         net (fo=1, routed)           0.000    39.735    Single_Note_Inst/pwm_level_sine4_carry_i_7_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.268 r  Single_Note_Inst/pwm_level_sine4_carry/CO[3]
                         net (fo=1, routed)           0.000    40.268    Single_Note_Inst/pwm_level_sine4_carry_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.522 r  Single_Note_Inst/pwm_level_sine4_carry__0/CO[0]
                         net (fo=10, routed)          0.630    41.152    Single_Note_Inst/driver_inst/od_level_bot_reg[8]_2[0]
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.367    41.519 f  Single_Note_Inst/driver_inst/compare0__2_carry__0_i_41/O
                         net (fo=1, routed)           0.403    41.922    keyboard_inst/tone_select_reg_12
    SLICE_X39Y114        LUT6 (Prop_lut6_I0_O)        0.124    42.046 r  keyboard_inst/compare0__2_carry__0_i_16/O
                         net (fo=3, routed)           0.652    42.698    keyboard_inst/Single_Note_Inst/p_1_in[5]
    SLICE_X40Y114        LUT3 (Prop_lut3_I1_O)        0.124    42.822 r  keyboard_inst/compare0__2_carry__0_i_13/O
                         net (fo=2, routed)           0.592    43.414    keyboard_inst/compare0__2_carry__0_i_13_n_0
    SLICE_X40Y114        LUT5 (Prop_lut5_I4_O)        0.124    43.538 r  keyboard_inst/compare0__2_carry__0_i_1/O
                         net (fo=2, routed)           0.671    44.209    keyboard_inst/compare_reg[7]_0[3]
    SLICE_X41Y114        LUT6 (Prop_lut6_I3_O)        0.124    44.333 r  keyboard_inst/compare0__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    44.333    Single_Note_Inst/note_arr_reg[2][3]_0[3]
    SLICE_X41Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.734 r  Single_Note_Inst/compare0__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.734    Single_Note_Inst/compare0__2_carry__0_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    45.082 r  Single_Note_Inst/compare0__2_carry__1/O[1]
                         net (fo=2, routed)           0.000    45.082    VGA_inst/p_m_inst/D[4]
    SLICE_X41Y115        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.499    41.502    VGA_inst/p_m_inst/clk_out1
    SLICE_X41Y115        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][4]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.202    41.300    
    SLICE_X41Y115        FDRE (Setup_fdre_C_D)        0.051    41.351    VGA_inst/p_m_inst/wave_shape_reg[0][4]
  -------------------------------------------------------------------
                         required time                         41.351    
                         arrival time                         -45.082    
  -------------------------------------------------------------------
                         slack                                 -3.731    

Slack (VIOLATED) :        -3.649ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        9.505ns  (logic 3.943ns (41.485%)  route 5.562ns (58.515%))
  Logic Levels:           13  (CARRY4=4 LUT4=3 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 35.220 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.618    35.220    Single_Note_Inst/clk_100
    SLICE_X43Y107        FDCE                                         r  Single_Note_Inst/lut_addr_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDCE (Prop_fdce_C_Q)         0.419    35.639 r  Single_Note_Inst/lut_addr_1_reg[2]/Q
                         net (fo=114, routed)         1.437    37.076    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X39Y105        LUT5 (Prop_lut5_I1_O)        0.327    37.403 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.801    38.204    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I1_O)        0.326    38.530 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    38.530    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X39Y106        MUXF7 (Prop_muxf7_I1_O)      0.245    38.775 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    38.775    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X39Y106        MUXF8 (Prop_muxf8_I0_O)      0.104    38.879 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=5, routed)           0.813    39.692    Single_Note_Inst/lut_out_1_sine[6]
    SLICE_X40Y109        LUT4 (Prop_lut4_I1_O)        0.316    40.008 r  Single_Note_Inst/pwm_level_sine6_inferred__0_carry_i_5/O
                         net (fo=1, routed)           0.000    40.008    Single_Note_Inst/pwm_level_sine6_inferred__0_carry_i_5_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.409 r  Single_Note_Inst/pwm_level_sine6_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    40.409    Single_Note_Inst/pwm_level_sine6_inferred__0_carry_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.680 r  Single_Note_Inst/pwm_level_sine6_inferred__0_carry__0/CO[0]
                         net (fo=10, routed)          0.621    41.301    Single_Note_Inst/driver_inst/od_level_bot_reg[8]_5[0]
    SLICE_X44Y111        LUT6 (Prop_lut6_I2_O)        0.373    41.674 f  Single_Note_Inst/driver_inst/compare0__2_carry_i_41/O
                         net (fo=1, routed)           0.301    41.975    keyboard_inst/tone_select_reg_25
    SLICE_X43Y112        LUT6 (Prop_lut6_I0_O)        0.124    42.099 r  keyboard_inst/compare0__2_carry_i_17/O
                         net (fo=2, routed)           0.578    42.677    keyboard_inst/Single_Note_Inst/p_3_in[1]
    SLICE_X40Y113        LUT4 (Prop_lut4_I3_O)        0.124    42.801 r  keyboard_inst/compare0__2_carry_i_3/O
                         net (fo=2, routed)           0.655    43.456    Single_Note_Inst/driver_inst/note_arr_reg[2][3][0]
    SLICE_X41Y113        LUT4 (Prop_lut4_I0_O)        0.124    43.580 r  Single_Note_Inst/driver_inst/compare0__2_carry_i_7/O
                         net (fo=1, routed)           0.000    43.580    Single_Note_Inst/driver_inst_n_114
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.130 r  Single_Note_Inst/compare0__2_carry/CO[3]
                         net (fo=1, routed)           0.000    44.130    Single_Note_Inst/compare0__2_carry_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.369 r  Single_Note_Inst/compare0__2_carry__0/O[2]
                         net (fo=2, routed)           0.356    44.725    VGA_inst/p_m_inst/D[1]
    SLICE_X40Y113        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.500    41.503    VGA_inst/p_m_inst/clk_out1
    SLICE_X40Y113        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][1]/C
                         clock pessimism              0.000    41.503    
                         clock uncertainty           -0.202    41.301    
    SLICE_X40Y113        FDRE (Setup_fdre_C_D)       -0.225    41.076    VGA_inst/p_m_inst/wave_shape_reg[0][1]
  -------------------------------------------------------------------
                         required time                         41.076    
                         arrival time                         -44.725    
  -------------------------------------------------------------------
                         slack                                 -3.649    

Slack (VIOLATED) :        -3.639ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        9.766ns  (logic 3.807ns (38.983%)  route 5.959ns (61.017%))
  Logic Levels:           14  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    5.224ns = ( 35.224 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.622    35.224    Single_Note_Inst/clk_100
    SLICE_X37Y110        FDCE                                         r  Single_Note_Inst/lut_addr_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDCE (Prop_fdce_C_Q)         0.419    35.643 r  Single_Note_Inst/lut_addr_3_reg[4]/Q
                         net (fo=115, routed)         1.277    36.920    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X37Y107        LUT6 (Prop_lut6_I1_O)        0.299    37.219 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    37.219    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_17_n_0
    SLICE_X37Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    37.457 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    37.457    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7_n_0
    SLICE_X37Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    37.561 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.951    38.512    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I1_O)        0.316    38.828 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=5, routed)           0.783    39.611    Single_Note_Inst/lut_out_3_sine[3]
    SLICE_X38Y112        LUT4 (Prop_lut4_I3_O)        0.124    39.735 r  Single_Note_Inst/pwm_level_sine4_carry_i_7/O
                         net (fo=1, routed)           0.000    39.735    Single_Note_Inst/pwm_level_sine4_carry_i_7_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.268 r  Single_Note_Inst/pwm_level_sine4_carry/CO[3]
                         net (fo=1, routed)           0.000    40.268    Single_Note_Inst/pwm_level_sine4_carry_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.522 r  Single_Note_Inst/pwm_level_sine4_carry__0/CO[0]
                         net (fo=10, routed)          0.630    41.152    Single_Note_Inst/driver_inst/od_level_bot_reg[8]_2[0]
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.367    41.519 f  Single_Note_Inst/driver_inst/compare0__2_carry__0_i_41/O
                         net (fo=1, routed)           0.403    41.922    keyboard_inst/tone_select_reg_12
    SLICE_X39Y114        LUT6 (Prop_lut6_I0_O)        0.124    42.046 r  keyboard_inst/compare0__2_carry__0_i_16/O
                         net (fo=3, routed)           0.652    42.698    keyboard_inst/Single_Note_Inst/p_1_in[5]
    SLICE_X40Y114        LUT3 (Prop_lut3_I1_O)        0.124    42.822 r  keyboard_inst/compare0__2_carry__0_i_13/O
                         net (fo=2, routed)           0.592    43.414    keyboard_inst/compare0__2_carry__0_i_13_n_0
    SLICE_X40Y114        LUT5 (Prop_lut5_I4_O)        0.124    43.538 r  keyboard_inst/compare0__2_carry__0_i_1/O
                         net (fo=2, routed)           0.671    44.209    keyboard_inst/compare_reg[7]_0[3]
    SLICE_X41Y114        LUT6 (Prop_lut6_I3_O)        0.124    44.333 r  keyboard_inst/compare0__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    44.333    Single_Note_Inst/note_arr_reg[2][3]_0[3]
    SLICE_X41Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.734 r  Single_Note_Inst/compare0__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.734    Single_Note_Inst/compare0__2_carry__0_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    44.990 r  Single_Note_Inst/compare0__2_carry__1/O[2]
                         net (fo=2, routed)           0.000    44.990    VGA_inst/p_m_inst/D[5]
    SLICE_X41Y115        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.499    41.502    VGA_inst/p_m_inst/clk_out1
    SLICE_X41Y115        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][5]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.202    41.300    
    SLICE_X41Y115        FDRE (Setup_fdre_C_D)        0.051    41.351    VGA_inst/p_m_inst/wave_shape_reg[0][5]
  -------------------------------------------------------------------
                         required time                         41.351    
                         arrival time                         -44.990    
  -------------------------------------------------------------------
                         slack                                 -3.639    

Slack (VIOLATED) :        -3.618ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        9.745ns  (logic 3.786ns (38.852%)  route 5.959ns (61.148%))
  Logic Levels:           14  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    5.224ns = ( 35.224 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.622    35.224    Single_Note_Inst/clk_100
    SLICE_X37Y110        FDCE                                         r  Single_Note_Inst/lut_addr_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDCE (Prop_fdce_C_Q)         0.419    35.643 r  Single_Note_Inst/lut_addr_3_reg[4]/Q
                         net (fo=115, routed)         1.277    36.920    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X37Y107        LUT6 (Prop_lut6_I1_O)        0.299    37.219 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    37.219    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_17_n_0
    SLICE_X37Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    37.457 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    37.457    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7_n_0
    SLICE_X37Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    37.561 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.951    38.512    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I1_O)        0.316    38.828 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=5, routed)           0.783    39.611    Single_Note_Inst/lut_out_3_sine[3]
    SLICE_X38Y112        LUT4 (Prop_lut4_I3_O)        0.124    39.735 r  Single_Note_Inst/pwm_level_sine4_carry_i_7/O
                         net (fo=1, routed)           0.000    39.735    Single_Note_Inst/pwm_level_sine4_carry_i_7_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.268 r  Single_Note_Inst/pwm_level_sine4_carry/CO[3]
                         net (fo=1, routed)           0.000    40.268    Single_Note_Inst/pwm_level_sine4_carry_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.522 r  Single_Note_Inst/pwm_level_sine4_carry__0/CO[0]
                         net (fo=10, routed)          0.630    41.152    Single_Note_Inst/driver_inst/od_level_bot_reg[8]_2[0]
    SLICE_X39Y114        LUT6 (Prop_lut6_I2_O)        0.367    41.519 f  Single_Note_Inst/driver_inst/compare0__2_carry__0_i_41/O
                         net (fo=1, routed)           0.403    41.922    keyboard_inst/tone_select_reg_12
    SLICE_X39Y114        LUT6 (Prop_lut6_I0_O)        0.124    42.046 r  keyboard_inst/compare0__2_carry__0_i_16/O
                         net (fo=3, routed)           0.652    42.698    keyboard_inst/Single_Note_Inst/p_1_in[5]
    SLICE_X40Y114        LUT3 (Prop_lut3_I1_O)        0.124    42.822 r  keyboard_inst/compare0__2_carry__0_i_13/O
                         net (fo=2, routed)           0.592    43.414    keyboard_inst/compare0__2_carry__0_i_13_n_0
    SLICE_X40Y114        LUT5 (Prop_lut5_I4_O)        0.124    43.538 r  keyboard_inst/compare0__2_carry__0_i_1/O
                         net (fo=2, routed)           0.671    44.209    keyboard_inst/compare_reg[7]_0[3]
    SLICE_X41Y114        LUT6 (Prop_lut6_I3_O)        0.124    44.333 r  keyboard_inst/compare0__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    44.333    Single_Note_Inst/note_arr_reg[2][3]_0[3]
    SLICE_X41Y114        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.734 r  Single_Note_Inst/compare0__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    44.734    Single_Note_Inst/compare0__2_carry__0_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235    44.969 r  Single_Note_Inst/compare0__2_carry__1/O[0]
                         net (fo=2, routed)           0.000    44.969    VGA_inst/p_m_inst/D[3]
    SLICE_X41Y115        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.499    41.502    VGA_inst/p_m_inst/clk_out1
    SLICE_X41Y115        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][3]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.202    41.300    
    SLICE_X41Y115        FDRE (Setup_fdre_C_D)        0.051    41.351    VGA_inst/p_m_inst/wave_shape_reg[0][3]
  -------------------------------------------------------------------
                         required time                         41.351    
                         arrival time                         -44.969    
  -------------------------------------------------------------------
                         slack                                 -3.618    

Slack (VIOLATED) :        -3.578ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        9.440ns  (logic 4.038ns (42.776%)  route 5.402ns (57.224%))
  Logic Levels:           13  (CARRY4=4 LUT4=3 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    5.220ns = ( 35.220 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.618    35.220    Single_Note_Inst/clk_100
    SLICE_X43Y107        FDCE                                         r  Single_Note_Inst/lut_addr_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDCE (Prop_fdce_C_Q)         0.419    35.639 r  Single_Note_Inst/lut_addr_1_reg[2]/Q
                         net (fo=114, routed)         1.437    37.076    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X39Y105        LUT5 (Prop_lut5_I1_O)        0.327    37.403 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.801    38.204    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X39Y106        LUT6 (Prop_lut6_I1_O)        0.326    38.530 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    38.530    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X39Y106        MUXF7 (Prop_muxf7_I1_O)      0.245    38.775 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    38.775    Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X39Y106        MUXF8 (Prop_muxf8_I0_O)      0.104    38.879 r  Single_Note_Inst/dmg1_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=5, routed)           0.813    39.692    Single_Note_Inst/lut_out_1_sine[6]
    SLICE_X40Y109        LUT4 (Prop_lut4_I1_O)        0.316    40.008 r  Single_Note_Inst/pwm_level_sine6_inferred__0_carry_i_5/O
                         net (fo=1, routed)           0.000    40.008    Single_Note_Inst/pwm_level_sine6_inferred__0_carry_i_5_n_0
    SLICE_X40Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    40.409 r  Single_Note_Inst/pwm_level_sine6_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000    40.409    Single_Note_Inst/pwm_level_sine6_inferred__0_carry_n_0
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    40.680 r  Single_Note_Inst/pwm_level_sine6_inferred__0_carry__0/CO[0]
                         net (fo=10, routed)          0.621    41.301    Single_Note_Inst/driver_inst/od_level_bot_reg[8]_5[0]
    SLICE_X44Y111        LUT6 (Prop_lut6_I2_O)        0.373    41.674 f  Single_Note_Inst/driver_inst/compare0__2_carry_i_41/O
                         net (fo=1, routed)           0.301    41.975    keyboard_inst/tone_select_reg_25
    SLICE_X43Y112        LUT6 (Prop_lut6_I0_O)        0.124    42.099 r  keyboard_inst/compare0__2_carry_i_17/O
                         net (fo=2, routed)           0.578    42.677    keyboard_inst/Single_Note_Inst/p_3_in[1]
    SLICE_X40Y113        LUT4 (Prop_lut4_I3_O)        0.124    42.801 r  keyboard_inst/compare0__2_carry_i_3/O
                         net (fo=2, routed)           0.655    43.456    Single_Note_Inst/driver_inst/note_arr_reg[2][3][0]
    SLICE_X41Y113        LUT4 (Prop_lut4_I0_O)        0.124    43.580 r  Single_Note_Inst/driver_inst/compare0__2_carry_i_7/O
                         net (fo=1, routed)           0.000    43.580    Single_Note_Inst/driver_inst_n_114
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.130 r  Single_Note_Inst/compare0__2_carry/CO[3]
                         net (fo=1, routed)           0.000    44.130    Single_Note_Inst/compare0__2_carry_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.464 r  Single_Note_Inst/compare0__2_carry__0/O[1]
                         net (fo=2, routed)           0.196    44.660    VGA_inst/p_m_inst/D[0]
    SLICE_X40Y114        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.500    41.503    VGA_inst/p_m_inst/clk_out1
    SLICE_X40Y114        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][0]/C
                         clock pessimism              0.000    41.503    
                         clock uncertainty           -0.202    41.301    
    SLICE_X40Y114        FDRE (Setup_fdre_C_D)       -0.219    41.082    VGA_inst/p_m_inst/wave_shape_reg[0][0]
  -------------------------------------------------------------------
                         required time                         41.082    
                         arrival time                         -44.660    
  -------------------------------------------------------------------
                         slack                                 -3.578    

Slack (VIOLATED) :        -3.523ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/blue_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        9.571ns  (logic 2.474ns (25.849%)  route 7.097ns (74.151%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -3.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 41.490 - 40.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 35.200 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.598    35.200    keyboard_inst/clk_100
    SLICE_X57Y119        FDRE                                         r  keyboard_inst/note_arr_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y119        FDRE (Prop_fdre_C_Q)         0.456    35.656 r  keyboard_inst/note_arr_reg[3][2]/Q
                         net (fo=35, routed)          1.033    36.689    keyboard_inst/note_out[3][2]
    SLICE_X56Y120        LUT4 (Prop_lut4_I3_O)        0.150    36.839 r  keyboard_inst/red[3]_i_836/O
                         net (fo=3, routed)           0.644    37.483    keyboard_inst/red[3]_i_836_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.328    37.811 f  keyboard_inst/red[3]_i_940/O
                         net (fo=1, routed)           0.378    38.190    keyboard_inst/red[3]_i_940_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I5_O)        0.124    38.314 r  keyboard_inst/red[3]_i_432/O
                         net (fo=2, routed)           0.464    38.778    keyboard_inst/red[3]_i_432_n_0
    SLICE_X56Y123        LUT2 (Prop_lut2_I1_O)        0.116    38.894 f  keyboard_inst/red[0]_i_29/O
                         net (fo=9, routed)           1.025    39.919    VGA_inst/p_m_inst/octave_select_reg_2
    SLICE_X52Y125        LUT5 (Prop_lut5_I0_O)        0.354    40.273 f  VGA_inst/p_m_inst/red[2]_i_102/O
                         net (fo=2, routed)           0.469    40.742    VGA_inst/p_m_inst/red[2]_i_102_n_0
    SLICE_X53Y125        LUT6 (Prop_lut6_I0_O)        0.326    41.068 r  VGA_inst/p_m_inst/red[3]_i_162/O
                         net (fo=1, routed)           0.451    41.519    VGA_inst/p_m_inst/red[3]_i_162_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I0_O)        0.124    41.643 f  VGA_inst/p_m_inst/red[3]_i_67/O
                         net (fo=1, routed)           0.664    42.307    VGA_inst/p_m_inst/red[3]_i_67_n_0
    SLICE_X51Y124        LUT6 (Prop_lut6_I4_O)        0.124    42.431 f  VGA_inst/p_m_inst/red[3]_i_40/O
                         net (fo=3, routed)           0.427    42.858    VGA_inst/p_m_inst/red[3]_i_40_n_0
    SLICE_X47Y124        LUT6 (Prop_lut6_I2_O)        0.124    42.982 f  VGA_inst/p_m_inst/red[3]_i_23/O
                         net (fo=2, routed)           0.575    43.557    VGA_inst/p_m_inst/red[3]_i_23_n_0
    SLICE_X49Y124        LUT6 (Prop_lut6_I3_O)        0.124    43.681 f  VGA_inst/p_m_inst/red[3]_i_10/O
                         net (fo=2, routed)           0.643    44.324    VGA_inst/p_m_inst/red[3]_i_10_n_0
    SLICE_X45Y124        LUT6 (Prop_lut6_I4_O)        0.124    44.448 r  VGA_inst/p_m_inst/red[3]_i_2/O
                         net (fo=2, routed)           0.323    44.771    VGA_inst/p_m_inst/red[3]_i_2_n_0
    SLICE_X43Y123        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.487    41.490    VGA_inst/p_m_inst/clk_out1
    SLICE_X43Y123        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[3]/C
                         clock pessimism              0.000    41.490    
                         clock uncertainty           -0.202    41.288    
    SLICE_X43Y123        FDSE (Setup_fdse_C_D)       -0.040    41.248    VGA_inst/p_m_inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         41.248    
                         arrival time                         -44.771    
  -------------------------------------------------------------------
                         slack                                 -3.523    

Slack (VIOLATED) :        -3.506ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        9.720ns  (logic 3.700ns (38.067%)  route 6.020ns (61.933%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    5.224ns = ( 35.224 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.622    35.224    Single_Note_Inst/clk_100
    SLICE_X37Y110        FDCE                                         r  Single_Note_Inst/lut_addr_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDCE (Prop_fdce_C_Q)         0.419    35.643 r  Single_Note_Inst/lut_addr_3_reg[4]/Q
                         net (fo=115, routed)         1.277    36.920    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X37Y107        LUT6 (Prop_lut6_I1_O)        0.299    37.219 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_17/O
                         net (fo=1, routed)           0.000    37.219    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_17_n_0
    SLICE_X37Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    37.457 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    37.457    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7_n_0
    SLICE_X37Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    37.561 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.951    38.512    Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I1_O)        0.316    38.828 r  Single_Note_Inst/dmg3_sine/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=5, routed)           0.783    39.611    Single_Note_Inst/lut_out_3_sine[3]
    SLICE_X38Y112        LUT4 (Prop_lut4_I3_O)        0.124    39.735 r  Single_Note_Inst/pwm_level_sine4_carry_i_7/O
                         net (fo=1, routed)           0.000    39.735    Single_Note_Inst/pwm_level_sine4_carry_i_7_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.268 r  Single_Note_Inst/pwm_level_sine4_carry/CO[3]
                         net (fo=1, routed)           0.000    40.268    Single_Note_Inst/pwm_level_sine4_carry_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    40.522 r  Single_Note_Inst/pwm_level_sine4_carry__0/CO[0]
                         net (fo=10, routed)          0.771    41.293    Single_Note_Inst/driver_inst/od_level_bot_reg[8]_2[0]
    SLICE_X39Y115        LUT6 (Prop_lut6_I2_O)        0.367    41.660 f  Single_Note_Inst/driver_inst/compare0__2_carry__0_i_57/O
                         net (fo=1, routed)           0.403    42.063    keyboard_inst/tone_select_reg_10
    SLICE_X39Y115        LUT6 (Prop_lut6_I0_O)        0.124    42.187 r  keyboard_inst/compare0__2_carry__0_i_26/O
                         net (fo=3, routed)           0.446    42.633    keyboard_inst/Single_Note_Inst/p_1_in[7]
    SLICE_X39Y115        LUT3 (Prop_lut3_I1_O)        0.124    42.757 r  keyboard_inst/compare0__2_carry__1_i_16/O
                         net (fo=2, routed)           0.540    43.297    keyboard_inst/compare0__2_carry__1_i_16_n_0
    SLICE_X42Y115        LUT5 (Prop_lut5_I4_O)        0.124    43.421 r  keyboard_inst/compare0__2_carry__1_i_2/O
                         net (fo=2, routed)           0.849    44.270    keyboard_inst/compare_reg[11]_0[1]
    SLICE_X41Y115        LUT6 (Prop_lut6_I3_O)        0.124    44.394 r  keyboard_inst/compare0__2_carry__1_i_5/O
                         net (fo=1, routed)           0.000    44.394    Single_Note_Inst/note_arr_reg[1][3][1]
    SLICE_X41Y115        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.944 r  Single_Note_Inst/compare0__2_carry__1/CO[3]
                         net (fo=2, routed)           0.000    44.944    VGA_inst/p_m_inst/D[6]
    SLICE_X41Y115        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.499    41.502    VGA_inst/p_m_inst/clk_out1
    SLICE_X41Y115        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][6]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.202    41.300    
    SLICE_X41Y115        FDRE (Setup_fdre_C_D)        0.138    41.438    VGA_inst/p_m_inst/wave_shape_reg[0][6]
  -------------------------------------------------------------------
                         required time                         41.438    
                         arrival time                         -44.944    
  -------------------------------------------------------------------
                         slack                                 -3.506    

Slack (VIOLATED) :        -3.144ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        9.262ns  (logic 2.474ns (26.713%)  route 6.788ns (73.287%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -3.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 35.200 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.598    35.200    keyboard_inst/clk_100
    SLICE_X57Y119        FDRE                                         r  keyboard_inst/note_arr_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y119        FDRE (Prop_fdre_C_Q)         0.456    35.656 r  keyboard_inst/note_arr_reg[3][2]/Q
                         net (fo=35, routed)          1.033    36.689    keyboard_inst/note_out[3][2]
    SLICE_X56Y120        LUT4 (Prop_lut4_I3_O)        0.150    36.839 r  keyboard_inst/red[3]_i_836/O
                         net (fo=3, routed)           0.644    37.483    keyboard_inst/red[3]_i_836_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.328    37.811 f  keyboard_inst/red[3]_i_940/O
                         net (fo=1, routed)           0.378    38.190    keyboard_inst/red[3]_i_940_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I5_O)        0.124    38.314 r  keyboard_inst/red[3]_i_432/O
                         net (fo=2, routed)           0.464    38.778    keyboard_inst/red[3]_i_432_n_0
    SLICE_X56Y123        LUT2 (Prop_lut2_I1_O)        0.116    38.894 f  keyboard_inst/red[0]_i_29/O
                         net (fo=9, routed)           1.025    39.919    VGA_inst/p_m_inst/octave_select_reg_2
    SLICE_X52Y125        LUT5 (Prop_lut5_I0_O)        0.354    40.273 f  VGA_inst/p_m_inst/red[2]_i_102/O
                         net (fo=2, routed)           0.469    40.742    VGA_inst/p_m_inst/red[2]_i_102_n_0
    SLICE_X53Y125        LUT6 (Prop_lut6_I0_O)        0.326    41.068 r  VGA_inst/p_m_inst/red[3]_i_162/O
                         net (fo=1, routed)           0.451    41.519    VGA_inst/p_m_inst/red[3]_i_162_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I0_O)        0.124    41.643 f  VGA_inst/p_m_inst/red[3]_i_67/O
                         net (fo=1, routed)           0.664    42.307    VGA_inst/p_m_inst/red[3]_i_67_n_0
    SLICE_X51Y124        LUT6 (Prop_lut6_I4_O)        0.124    42.431 f  VGA_inst/p_m_inst/red[3]_i_40/O
                         net (fo=3, routed)           0.427    42.858    VGA_inst/p_m_inst/red[3]_i_40_n_0
    SLICE_X47Y124        LUT6 (Prop_lut6_I2_O)        0.124    42.982 f  VGA_inst/p_m_inst/red[3]_i_23/O
                         net (fo=2, routed)           0.575    43.557    VGA_inst/p_m_inst/red[3]_i_23_n_0
    SLICE_X49Y124        LUT6 (Prop_lut6_I3_O)        0.124    43.681 f  VGA_inst/p_m_inst/red[3]_i_10/O
                         net (fo=2, routed)           0.657    44.338    VGA_inst/p_m_inst/red[3]_i_10_n_0
    SLICE_X45Y124        LUT6 (Prop_lut6_I1_O)        0.124    44.462 r  VGA_inst/p_m_inst/red[1]_i_1/O
                         net (fo=1, routed)           0.000    44.462    VGA_inst/p_m_inst/red[1]_i_1_n_0
    SLICE_X45Y124        FDSE                                         r  VGA_inst/p_m_inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.485    41.488    VGA_inst/p_m_inst/clk_out1
    SLICE_X45Y124        FDSE                                         r  VGA_inst/p_m_inst/red_reg[1]/C
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.202    41.286    
    SLICE_X45Y124        FDSE (Setup_fdse_C_D)        0.032    41.318    VGA_inst/p_m_inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         41.318    
                         arrival time                         -44.462    
  -------------------------------------------------------------------
                         slack                                 -3.144    

Slack (VIOLATED) :        -3.133ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        9.248ns  (logic 2.474ns (26.753%)  route 6.774ns (73.247%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -3.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 41.488 - 40.000 ) 
    Source Clock Delay      (SCD):    5.200ns = ( 35.200 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.598    35.200    keyboard_inst/clk_100
    SLICE_X57Y119        FDRE                                         r  keyboard_inst/note_arr_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y119        FDRE (Prop_fdre_C_Q)         0.456    35.656 r  keyboard_inst/note_arr_reg[3][2]/Q
                         net (fo=35, routed)          1.033    36.689    keyboard_inst/note_out[3][2]
    SLICE_X56Y120        LUT4 (Prop_lut4_I3_O)        0.150    36.839 r  keyboard_inst/red[3]_i_836/O
                         net (fo=3, routed)           0.644    37.483    keyboard_inst/red[3]_i_836_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I0_O)        0.328    37.811 f  keyboard_inst/red[3]_i_940/O
                         net (fo=1, routed)           0.378    38.190    keyboard_inst/red[3]_i_940_n_0
    SLICE_X56Y122        LUT6 (Prop_lut6_I5_O)        0.124    38.314 r  keyboard_inst/red[3]_i_432/O
                         net (fo=2, routed)           0.464    38.778    keyboard_inst/red[3]_i_432_n_0
    SLICE_X56Y123        LUT2 (Prop_lut2_I1_O)        0.116    38.894 f  keyboard_inst/red[0]_i_29/O
                         net (fo=9, routed)           1.025    39.919    VGA_inst/p_m_inst/octave_select_reg_2
    SLICE_X52Y125        LUT5 (Prop_lut5_I0_O)        0.354    40.273 f  VGA_inst/p_m_inst/red[2]_i_102/O
                         net (fo=2, routed)           0.469    40.742    VGA_inst/p_m_inst/red[2]_i_102_n_0
    SLICE_X53Y125        LUT6 (Prop_lut6_I0_O)        0.326    41.068 r  VGA_inst/p_m_inst/red[3]_i_162/O
                         net (fo=1, routed)           0.451    41.519    VGA_inst/p_m_inst/red[3]_i_162_n_0
    SLICE_X51Y125        LUT6 (Prop_lut6_I0_O)        0.124    41.643 f  VGA_inst/p_m_inst/red[3]_i_67/O
                         net (fo=1, routed)           0.664    42.307    VGA_inst/p_m_inst/red[3]_i_67_n_0
    SLICE_X51Y124        LUT6 (Prop_lut6_I4_O)        0.124    42.431 f  VGA_inst/p_m_inst/red[3]_i_40/O
                         net (fo=3, routed)           0.427    42.858    VGA_inst/p_m_inst/red[3]_i_40_n_0
    SLICE_X47Y124        LUT6 (Prop_lut6_I2_O)        0.124    42.982 f  VGA_inst/p_m_inst/red[3]_i_23/O
                         net (fo=2, routed)           0.575    43.557    VGA_inst/p_m_inst/red[3]_i_23_n_0
    SLICE_X49Y124        LUT6 (Prop_lut6_I3_O)        0.124    43.681 f  VGA_inst/p_m_inst/red[3]_i_10/O
                         net (fo=2, routed)           0.643    44.324    VGA_inst/p_m_inst/red[3]_i_10_n_0
    SLICE_X45Y124        LUT6 (Prop_lut6_I4_O)        0.124    44.448 r  VGA_inst/p_m_inst/red[3]_i_2/O
                         net (fo=2, routed)           0.000    44.448    VGA_inst/p_m_inst/red[3]_i_2_n_0
    SLICE_X45Y124        FDSE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        1.485    41.488    VGA_inst/p_m_inst/clk_out1
    SLICE_X45Y124        FDSE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.000    41.488    
                         clock uncertainty           -0.202    41.286    
    SLICE_X45Y124        FDSE (Setup_fdse_C_D)        0.029    41.315    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.315    
                         arrival time                         -44.448    
  -------------------------------------------------------------------
                         slack                                 -3.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.268ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/statement_lut_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.231ns (25.519%)  route 0.674ns (74.481%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.566     1.485    controller_inst/clk_100
    SLICE_X51Y98         FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.626 f  controller_inst/cur_state_reg[0]/Q
                         net (fo=17, routed)          0.326     1.952    VGA_inst/p_m_inst/Q[0]
    SLICE_X57Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.997 r  VGA_inst/p_m_inst/statement_lut_addr[14]_i_2/O
                         net (fo=16, routed)          0.349     2.346    VGA_inst/p_m_inst/statement_lut_addr[14]_i_2_n_0
    SLICE_X57Y86         LUT3 (Prop_lut3_I1_O)        0.045     2.391 r  VGA_inst/p_m_inst/statement_lut_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.391    VGA_inst/p_m_inst/statement_lut_addr[0]_i_1_n_0
    SLICE_X57Y86         FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.828     0.830    VGA_inst/p_m_inst/clk_out1
    SLICE_X57Y86         FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[0]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.202     1.032    
    SLICE_X57Y86         FDRE (Hold_fdre_C_D)         0.091     1.123    VGA_inst/p_m_inst/statement_lut_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.364ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.231ns (22.503%)  route 0.796ns (77.497%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.559     1.478    controller_inst/clk_100
    SLICE_X57Y106        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  controller_inst/cur_state_reg[1]/Q
                         net (fo=19, routed)          0.337     1.956    VGA_inst/p_m_inst/Q[1]
    SLICE_X56Y107        LUT6 (Prop_lut6_I2_O)        0.045     2.001 r  VGA_inst/p_m_inst/green[3]_i_3/O
                         net (fo=4, routed)           0.459     2.460    VGA_inst/p_m_inst/green[3]_i_3_n_0
    SLICE_X46Y123        LUT6 (Prop_lut6_I5_O)        0.045     2.505 r  VGA_inst/p_m_inst/green[3]_i_1/O
                         net (fo=1, routed)           0.000     2.505    VGA_inst/p_m_inst/green[3]_i_1_n_0
    SLICE_X46Y123        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.817     0.819    VGA_inst/p_m_inst/clk_out1
    SLICE_X46Y123        FDRE                                         r  VGA_inst/p_m_inst/green_reg[3]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.202     1.021    
    SLICE_X46Y123        FDRE (Hold_fdre_C_D)         0.120     1.141    VGA_inst/p_m_inst/green_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.375ns  (arrival time - required time)
  Source:                 Single_Note_Inst/od_level_bot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.469ns (44.216%)  route 0.592ns (55.784%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.558     1.477    Single_Note_Inst/clk_100
    SLICE_X44Y113        FDRE                                         r  Single_Note_Inst/od_level_bot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Single_Note_Inst/od_level_bot_reg[1]/Q
                         net (fo=24, routed)          0.226     1.845    Single_Note_Inst/driver_inst/Q[0]
    SLICE_X44Y113        LUT6 (Prop_lut6_I2_O)        0.045     1.890 f  Single_Note_Inst/driver_inst/compare0__2_carry_i_38/O
                         net (fo=1, routed)           0.125     2.015    keyboard_inst/od_level_bot_reg[1]_2
    SLICE_X43Y114        LUT6 (Prop_lut6_I1_O)        0.045     2.060 r  keyboard_inst/compare0__2_carry_i_15/O
                         net (fo=3, routed)           0.240     2.300    keyboard_inst/Single_Note_Inst/p_0_in[1]
    SLICE_X41Y113        LUT5 (Prop_lut5_I1_O)        0.045     2.345 r  keyboard_inst/compare0__2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.345    Single_Note_Inst/S[1]
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.460 r  Single_Note_Inst/compare0__2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.460    Single_Note_Inst/compare0__2_carry_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.499 r  Single_Note_Inst/compare0__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.499    Single_Note_Inst/compare0__2_carry__0_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.538 r  Single_Note_Inst/compare0__2_carry__1/CO[3]
                         net (fo=2, routed)           0.000     2.538    VGA_inst/p_m_inst/D[6]
    SLICE_X41Y115        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.830     0.831    VGA_inst/p_m_inst/clk_out1
    SLICE_X41Y115        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][6]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.202     1.033    
    SLICE_X41Y115        FDRE (Hold_fdre_C_D)         0.130     1.163    VGA_inst/p_m_inst/wave_shape_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.379ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/statement_lut_addr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.186ns (20.423%)  route 0.725ns (79.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.566     1.485    controller_inst/clk_100
    SLICE_X51Y98         FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.626 f  controller_inst/cur_state_reg[0]/Q
                         net (fo=17, routed)          0.326     1.952    VGA_inst/p_m_inst/Q[0]
    SLICE_X57Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.997 r  VGA_inst/p_m_inst/statement_lut_addr[14]_i_2/O
                         net (fo=16, routed)          0.399     2.396    VGA_inst/p_m_inst/statement_lut_addr[14]_i_2_n_0
    SLICE_X58Y86         FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.830     0.832    VGA_inst/p_m_inst/clk_out1
    SLICE_X58Y86         FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[13]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.202     1.034    
    SLICE_X58Y86         FDRE (Hold_fdre_C_CE)       -0.016     1.018    VGA_inst/p_m_inst/statement_lut_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.379ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/statement_lut_addr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.186ns (20.423%)  route 0.725ns (79.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.566     1.485    controller_inst/clk_100
    SLICE_X51Y98         FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.626 f  controller_inst/cur_state_reg[0]/Q
                         net (fo=17, routed)          0.326     1.952    VGA_inst/p_m_inst/Q[0]
    SLICE_X57Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.997 r  VGA_inst/p_m_inst/statement_lut_addr[14]_i_2/O
                         net (fo=16, routed)          0.399     2.396    VGA_inst/p_m_inst/statement_lut_addr[14]_i_2_n_0
    SLICE_X58Y86         FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.830     0.832    VGA_inst/p_m_inst/clk_out1
    SLICE_X58Y86         FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[14]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.202     1.034    
    SLICE_X58Y86         FDRE (Hold_fdre_C_CE)       -0.016     1.018    VGA_inst/p_m_inst/statement_lut_addr_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.395ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.055ns  (logic 0.231ns (21.900%)  route 0.824ns (78.100%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.559     1.478    controller_inst/clk_100
    SLICE_X57Y106        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  controller_inst/cur_state_reg[1]/Q
                         net (fo=19, routed)          0.337     1.956    VGA_inst/p_m_inst/Q[1]
    SLICE_X56Y107        LUT6 (Prop_lut6_I2_O)        0.045     2.001 r  VGA_inst/p_m_inst/green[3]_i_3/O
                         net (fo=4, routed)           0.487     2.488    VGA_inst/p_m_inst/green[3]_i_3_n_0
    SLICE_X50Y124        LUT6 (Prop_lut6_I0_O)        0.045     2.533 r  VGA_inst/p_m_inst/green[2]_i_1/O
                         net (fo=1, routed)           0.000     2.533    VGA_inst/p_m_inst/green[2]_i_1_n_0
    SLICE_X50Y124        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.815     0.817    VGA_inst/p_m_inst/clk_out1
    SLICE_X50Y124        FDRE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.000     0.817    
                         clock uncertainty            0.202     1.018    
    SLICE_X50Y124        FDRE (Hold_fdre_C_D)         0.120     1.138    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  1.395    

Slack (MET) :             1.418ns  (arrival time - required time)
  Source:                 Single_Note_Inst/od_level_bot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.484ns (44.994%)  route 0.592ns (55.007%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.558     1.477    Single_Note_Inst/clk_100
    SLICE_X44Y113        FDRE                                         r  Single_Note_Inst/od_level_bot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Single_Note_Inst/od_level_bot_reg[1]/Q
                         net (fo=24, routed)          0.226     1.845    Single_Note_Inst/driver_inst/Q[0]
    SLICE_X44Y113        LUT6 (Prop_lut6_I2_O)        0.045     1.890 f  Single_Note_Inst/driver_inst/compare0__2_carry_i_38/O
                         net (fo=1, routed)           0.125     2.015    keyboard_inst/od_level_bot_reg[1]_2
    SLICE_X43Y114        LUT6 (Prop_lut6_I1_O)        0.045     2.060 r  keyboard_inst/compare0__2_carry_i_15/O
                         net (fo=3, routed)           0.240     2.300    keyboard_inst/Single_Note_Inst/p_0_in[1]
    SLICE_X41Y113        LUT5 (Prop_lut5_I1_O)        0.045     2.345 r  keyboard_inst/compare0__2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.345    Single_Note_Inst/S[1]
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.460 r  Single_Note_Inst/compare0__2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.460    Single_Note_Inst/compare0__2_carry_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.499 r  Single_Note_Inst/compare0__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.499    Single_Note_Inst/compare0__2_carry__0_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.553 r  Single_Note_Inst/compare0__2_carry__1/O[0]
                         net (fo=2, routed)           0.000     2.553    VGA_inst/p_m_inst/D[3]
    SLICE_X41Y115        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.830     0.831    VGA_inst/p_m_inst/clk_out1
    SLICE_X41Y115        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][3]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.202     1.033    
    SLICE_X41Y115        FDRE (Hold_fdre_C_D)         0.102     1.135    VGA_inst/p_m_inst/wave_shape_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  1.418    

Slack (MET) :             1.421ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/blue_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.186ns (19.600%)  route 0.763ns (80.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.559     1.478    controller_inst/clk_100
    SLICE_X57Y106        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  controller_inst/cur_state_reg[1]/Q
                         net (fo=19, routed)          0.279     1.899    VGA_inst/p_m_inst/Q[1]
    SLICE_X55Y105        LUT6 (Prop_lut6_I0_O)        0.045     1.944 r  VGA_inst/p_m_inst/blue[3]_i_1/O
                         net (fo=4, routed)           0.484     2.427    VGA_inst/p_m_inst/blue[3]_i_1_n_0
    SLICE_X49Y128        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.821     0.822    VGA_inst/p_m_inst/clk_out1
    SLICE_X49Y128        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[0]/C
                         clock pessimism              0.000     0.822    
                         clock uncertainty            0.202     1.024    
    SLICE_X49Y128        FDSE (Hold_fdse_C_S)        -0.018     1.006    VGA_inst/p_m_inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.429ns  (arrival time - required time)
  Source:                 Single_Note_Inst/od_level_bot_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.495ns (45.550%)  route 0.592ns (54.450%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.558     1.477    Single_Note_Inst/clk_100
    SLICE_X44Y113        FDRE                                         r  Single_Note_Inst/od_level_bot_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y113        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Single_Note_Inst/od_level_bot_reg[1]/Q
                         net (fo=24, routed)          0.226     1.845    Single_Note_Inst/driver_inst/Q[0]
    SLICE_X44Y113        LUT6 (Prop_lut6_I2_O)        0.045     1.890 f  Single_Note_Inst/driver_inst/compare0__2_carry_i_38/O
                         net (fo=1, routed)           0.125     2.015    keyboard_inst/od_level_bot_reg[1]_2
    SLICE_X43Y114        LUT6 (Prop_lut6_I1_O)        0.045     2.060 r  keyboard_inst/compare0__2_carry_i_15/O
                         net (fo=3, routed)           0.240     2.300    keyboard_inst/Single_Note_Inst/p_0_in[1]
    SLICE_X41Y113        LUT5 (Prop_lut5_I1_O)        0.045     2.345 r  keyboard_inst/compare0__2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.345    Single_Note_Inst/S[1]
    SLICE_X41Y113        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.460 r  Single_Note_Inst/compare0__2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.460    Single_Note_Inst/compare0__2_carry_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.499 r  Single_Note_Inst/compare0__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.499    Single_Note_Inst/compare0__2_carry__0_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.564 r  Single_Note_Inst/compare0__2_carry__1/O[2]
                         net (fo=2, routed)           0.000     2.564    VGA_inst/p_m_inst/D[5]
    SLICE_X41Y115        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.830     0.831    VGA_inst/p_m_inst/clk_out1
    SLICE_X41Y115        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][5]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.202     1.033    
    SLICE_X41Y115        FDRE (Hold_fdre_C_D)         0.102     1.135    VGA_inst/p_m_inst/wave_shape_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.439ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/statement_lut_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.186ns (19.180%)  route 0.784ns (80.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.566     1.485    controller_inst/clk_100
    SLICE_X51Y98         FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.626 f  controller_inst/cur_state_reg[0]/Q
                         net (fo=17, routed)          0.326     1.952    VGA_inst/p_m_inst/Q[0]
    SLICE_X57Y100        LUT5 (Prop_lut5_I4_O)        0.045     1.997 r  VGA_inst/p_m_inst/statement_lut_addr[14]_i_2/O
                         net (fo=16, routed)          0.458     2.455    VGA_inst/p_m_inst/statement_lut_addr[14]_i_2_n_0
    SLICE_X58Y84         FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3356, routed)        0.829     0.831    VGA_inst/p_m_inst/clk_out1
    SLICE_X58Y84         FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[5]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.202     1.033    
    SLICE_X58Y84         FDRE (Hold_fdre_C_CE)       -0.016     1.017    VGA_inst/p_m_inst/statement_lut_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  1.439    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.778ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_inst/dig_select_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 0.580ns (11.153%)  route 4.620ns (88.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.633     5.236    controller_inst/clk_100
    SLICE_X51Y98         FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=17, routed)          0.928     6.619    controller_inst/Q[0]
    SLICE_X57Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.743 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=113, routed)         3.693    10.436    Led_inst/cur_state_reg[1]
    SLICE_X2Y98          FDPE                                         f  Led_inst/dig_select_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.606    15.029    Led_inst/clk_100
    SLICE_X2Y98          FDPE                                         r  Led_inst/dig_select_reg[2]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y98          FDPE (Recov_fdpe_C_PRE)     -0.361    14.891    Led_inst/dig_select_reg[2]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_inst/dig_select_reg[4]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 0.580ns (11.153%)  route 4.620ns (88.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.633     5.236    controller_inst/clk_100
    SLICE_X51Y98         FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=17, routed)          0.928     6.619    controller_inst/Q[0]
    SLICE_X57Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.743 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=113, routed)         3.693    10.436    Led_inst/cur_state_reg[1]
    SLICE_X2Y98          FDPE                                         f  Led_inst/dig_select_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.606    15.029    Led_inst/clk_100
    SLICE_X2Y98          FDPE                                         r  Led_inst/dig_select_reg[4]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y98          FDPE (Recov_fdpe_C_PRE)     -0.361    14.891    Led_inst/dig_select_reg[4]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_inst/dig_select_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 0.580ns (11.153%)  route 4.620ns (88.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.633     5.236    controller_inst/clk_100
    SLICE_X51Y98         FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=17, routed)          0.928     6.619    controller_inst/Q[0]
    SLICE_X57Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.743 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=113, routed)         3.693    10.436    Led_inst/cur_state_reg[1]
    SLICE_X2Y98          FDPE                                         f  Led_inst/dig_select_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.606    15.029    Led_inst/clk_100
    SLICE_X2Y98          FDPE                                         r  Led_inst/dig_select_reg[5]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y98          FDPE (Recov_fdpe_C_PRE)     -0.361    14.891    Led_inst/dig_select_reg[5]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.455ns  (required time - arrival time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_inst/dig_select_reg[7]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 0.580ns (11.153%)  route 4.620ns (88.847%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.633     5.236    controller_inst/clk_100
    SLICE_X51Y98         FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=17, routed)          0.928     6.619    controller_inst/Q[0]
    SLICE_X57Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.743 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=113, routed)         3.693    10.436    Led_inst/cur_state_reg[1]
    SLICE_X2Y98          FDPE                                         f  Led_inst/dig_select_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.606    15.029    Led_inst/clk_100
    SLICE_X2Y98          FDPE                                         r  Led_inst/dig_select_reg[7]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y98          FDPE (Recov_fdpe_C_PRE)     -0.361    14.891    Led_inst/dig_select_reg[7]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -10.436    
  -------------------------------------------------------------------
                         slack                                  4.455    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_inst/count_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 0.580ns (11.447%)  route 4.487ns (88.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.633     5.236    controller_inst/clk_100
    SLICE_X51Y98         FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=17, routed)          0.928     6.619    controller_inst/Q[0]
    SLICE_X57Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.743 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=113, routed)         3.559    10.303    Led_inst/cur_state_reg[1]
    SLICE_X3Y99          FDCE                                         f  Led_inst/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.606    15.029    Led_inst/clk_100
    SLICE_X3Y99          FDCE                                         r  Led_inst/count_reg[8]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y99          FDCE (Recov_fdce_C_CLR)     -0.405    14.847    Led_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_inst/count_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 0.580ns (11.447%)  route 4.487ns (88.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.633     5.236    controller_inst/clk_100
    SLICE_X51Y98         FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=17, routed)          0.928     6.619    controller_inst/Q[0]
    SLICE_X57Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.743 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=113, routed)         3.559    10.303    Led_inst/cur_state_reg[1]
    SLICE_X3Y99          FDCE                                         f  Led_inst/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.606    15.029    Led_inst/clk_100
    SLICE_X3Y99          FDCE                                         r  Led_inst/count_reg[9]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y99          FDCE (Recov_fdce_C_CLR)     -0.405    14.847    Led_inst/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_inst/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 0.580ns (11.447%)  route 4.487ns (88.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.633     5.236    controller_inst/clk_100
    SLICE_X51Y98         FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=17, routed)          0.928     6.619    controller_inst/Q[0]
    SLICE_X57Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.743 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=113, routed)         3.559    10.303    Led_inst/cur_state_reg[1]
    SLICE_X2Y99          FDCE                                         f  Led_inst/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.606    15.029    Led_inst/clk_100
    SLICE_X2Y99          FDCE                                         r  Led_inst/count_reg[10]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y99          FDCE (Recov_fdce_C_CLR)     -0.319    14.933    Led_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_inst/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 0.580ns (11.447%)  route 4.487ns (88.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.633     5.236    controller_inst/clk_100
    SLICE_X51Y98         FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=17, routed)          0.928     6.619    controller_inst/Q[0]
    SLICE_X57Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.743 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=113, routed)         3.559    10.303    Led_inst/cur_state_reg[1]
    SLICE_X2Y99          FDCE                                         f  Led_inst/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.606    15.029    Led_inst/clk_100
    SLICE_X2Y99          FDCE                                         r  Led_inst/count_reg[6]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y99          FDCE (Recov_fdce_C_CLR)     -0.319    14.933    Led_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_inst/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.067ns  (logic 0.580ns (11.447%)  route 4.487ns (88.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.633     5.236    controller_inst/clk_100
    SLICE_X51Y98         FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=17, routed)          0.928     6.619    controller_inst/Q[0]
    SLICE_X57Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.743 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=113, routed)         3.559    10.303    Led_inst/cur_state_reg[1]
    SLICE_X2Y99          FDCE                                         f  Led_inst/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.606    15.029    Led_inst/clk_100
    SLICE_X2Y99          FDCE                                         r  Led_inst/count_reg[7]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X2Y99          FDCE (Recov_fdce_C_CLR)     -0.319    14.933    Led_inst/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                         -10.303    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Led_inst/dig_select_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.906ns  (logic 0.580ns (11.822%)  route 4.326ns (88.178%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.633     5.236    controller_inst/clk_100
    SLICE_X51Y98         FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=17, routed)          0.928     6.619    controller_inst/Q[0]
    SLICE_X57Y100        LUT2 (Prop_lut2_I1_O)        0.124     6.743 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=113, routed)         3.398    10.142    Led_inst/cur_state_reg[1]
    SLICE_X2Y103         FDPE                                         f  Led_inst/dig_select_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         1.589    15.011    Led_inst/clk_100
    SLICE_X2Y103         FDPE                                         r  Led_inst/dig_select_reg[0]/C
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X2Y103         FDPE (Recov_fdpe_C_PRE)     -0.361    14.795    Led_inst/dig_select_reg[0]
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                  4.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/note_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.186ns (19.073%)  route 0.789ns (80.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.566     1.485    controller_inst/clk_100
    SLICE_X51Y98         FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=17, routed)          0.357     1.983    controller_inst/Q[0]
    SLICE_X57Y100        LUT2 (Prop_lut2_I1_O)        0.045     2.028 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=113, routed)         0.433     2.461    keyboard_inst/cur_state_reg[1]
    SLICE_X58Y109        FDCE                                         f  keyboard_inst/note_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.830     1.995    keyboard_inst/clk_100
    SLICE_X58Y109        FDCE                                         r  keyboard_inst/note_reg[0]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X58Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.682    keyboard_inst/note_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/note_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.186ns (19.073%)  route 0.789ns (80.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.566     1.485    controller_inst/clk_100
    SLICE_X51Y98         FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=17, routed)          0.357     1.983    controller_inst/Q[0]
    SLICE_X57Y100        LUT2 (Prop_lut2_I1_O)        0.045     2.028 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=113, routed)         0.433     2.461    keyboard_inst/cur_state_reg[1]
    SLICE_X58Y109        FDCE                                         f  keyboard_inst/note_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.830     1.995    keyboard_inst/clk_100
    SLICE_X58Y109        FDCE                                         r  keyboard_inst/note_reg[1]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X58Y109        FDCE (Remov_fdce_C_CLR)     -0.067     1.682    keyboard_inst/note_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/note_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.186ns (19.073%)  route 0.789ns (80.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.566     1.485    controller_inst/clk_100
    SLICE_X51Y98         FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=17, routed)          0.357     1.983    controller_inst/Q[0]
    SLICE_X57Y100        LUT2 (Prop_lut2_I1_O)        0.045     2.028 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=113, routed)         0.433     2.461    keyboard_inst/cur_state_reg[1]
    SLICE_X58Y109        FDPE                                         f  keyboard_inst/note_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.830     1.995    keyboard_inst/clk_100
    SLICE_X58Y109        FDPE                                         r  keyboard_inst/note_reg[3]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X58Y109        FDPE (Remov_fdpe_C_PRE)     -0.071     1.678    keyboard_inst/note_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.461    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.844ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/note_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.186ns (17.953%)  route 0.850ns (82.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.566     1.485    controller_inst/clk_100
    SLICE_X51Y98         FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=17, routed)          0.357     1.983    controller_inst/Q[0]
    SLICE_X57Y100        LUT2 (Prop_lut2_I1_O)        0.045     2.028 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=113, routed)         0.493     2.521    keyboard_inst/cur_state_reg[1]
    SLICE_X58Y110        FDPE                                         f  keyboard_inst/note_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.829     1.994    keyboard_inst/clk_100
    SLICE_X58Y110        FDPE                                         r  keyboard_inst/note_reg[2]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X58Y110        FDPE (Remov_fdpe_C_PRE)     -0.071     1.677    keyboard_inst/note_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.865ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/octave_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.186ns (17.953%)  route 0.850ns (82.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.566     1.485    controller_inst/clk_100
    SLICE_X51Y98         FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=17, routed)          0.357     1.983    controller_inst/Q[0]
    SLICE_X57Y100        LUT2 (Prop_lut2_I1_O)        0.045     2.028 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=113, routed)         0.493     2.521    keyboard_inst/cur_state_reg[1]
    SLICE_X59Y110        FDCE                                         f  keyboard_inst/octave_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.829     1.994    keyboard_inst/clk_100
    SLICE_X59Y110        FDCE                                         r  keyboard_inst/octave_reg[0]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X59Y110        FDCE (Remov_fdce_C_CLR)     -0.092     1.656    keyboard_inst/octave_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_2_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.186ns (17.444%)  route 0.880ns (82.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.559     1.478    controller_inst/clk_100
    SLICE_X57Y106        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDRE (Prop_fdre_C_Q)         0.141     1.619 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=19, routed)          0.356     1.975    controller_inst/Q[1]
    SLICE_X57Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.020 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=113, routed)         0.524     2.545    Single_Note_Inst/cur_state_reg[1]
    SLICE_X47Y108        FDCE                                         f  Single_Note_Inst/lut_addr_2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.830     1.995    Single_Note_Inst/clk_100
    SLICE_X47Y108        FDCE                                         r  Single_Note_Inst/lut_addr_2_reg[3]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X47Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.652    Single_Note_Inst/lut_addr_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_2_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.066ns  (logic 0.186ns (17.444%)  route 0.880ns (82.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.559     1.478    controller_inst/clk_100
    SLICE_X57Y106        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDRE (Prop_fdre_C_Q)         0.141     1.619 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=19, routed)          0.356     1.975    controller_inst/Q[1]
    SLICE_X57Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.020 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=113, routed)         0.524     2.545    Single_Note_Inst/cur_state_reg[1]
    SLICE_X47Y108        FDCE                                         f  Single_Note_Inst/lut_addr_2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.830     1.995    Single_Note_Inst/clk_100
    SLICE_X47Y108        FDCE                                         r  Single_Note_Inst/lut_addr_2_reg[4]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X47Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.652    Single_Note_Inst/lut_addr_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_2_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.186ns (17.363%)  route 0.885ns (82.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.559     1.478    controller_inst/clk_100
    SLICE_X57Y106        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDRE (Prop_fdre_C_Q)         0.141     1.619 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=19, routed)          0.356     1.975    controller_inst/Q[1]
    SLICE_X57Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.020 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=113, routed)         0.529     2.550    Single_Note_Inst/cur_state_reg[1]
    SLICE_X51Y106        FDCE                                         f  Single_Note_Inst/lut_addr_2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.829     1.994    Single_Note_Inst/clk_100
    SLICE_X51Y106        FDCE                                         r  Single_Note_Inst/lut_addr_2_reg[6]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.651    Single_Note_Inst/lut_addr_2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/lut_addr_2_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.186ns (17.363%)  route 0.885ns (82.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.559     1.478    controller_inst/clk_100
    SLICE_X57Y106        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y106        FDRE (Prop_fdre_C_Q)         0.141     1.619 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=19, routed)          0.356     1.975    controller_inst/Q[1]
    SLICE_X57Y100        LUT2 (Prop_lut2_I0_O)        0.045     2.020 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=113, routed)         0.529     2.550    Single_Note_Inst/cur_state_reg[1]
    SLICE_X51Y106        FDCE                                         f  Single_Note_Inst/lut_addr_2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.829     1.994    Single_Note_Inst/clk_100
    SLICE_X51Y106        FDCE                                         r  Single_Note_Inst/lut_addr_2_reg[7]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X51Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.651    Single_Note_Inst/lut_addr_2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.550    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/note_arr_reg[1][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.186ns (16.916%)  route 0.914ns (83.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.566     1.485    controller_inst/clk_100
    SLICE_X51Y98         FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=17, routed)          0.357     1.983    controller_inst/Q[0]
    SLICE_X57Y100        LUT2 (Prop_lut2_I1_O)        0.045     2.028 f  controller_inst/overdrive_level[9]_i_2/O
                         net (fo=113, routed)         0.557     2.585    keyboard_inst/cur_state_reg[1]
    SLICE_X54Y117        FDCE                                         f  keyboard_inst/note_arr_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=253, routed)         0.819     1.985    keyboard_inst/clk_100
    SLICE_X54Y117        FDCE                                         r  keyboard_inst/note_arr_reg[1][0]/C
                         clock pessimism             -0.245     1.739    
    SLICE_X54Y117        FDCE (Remov_fdce_C_CLR)     -0.067     1.672    keyboard_inst/note_arr_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.913    





