AArch64 RV+WRR+2W+fence.rw.rw+fence.w.w
"Rfe DMB.SYdRR Fre DMB.STdWW Wse"
Generator=diyone7 (version 7.51+6(dev))
Prefetch=1:x=F,1:y=T,2:y=F,2:x=W
Com=Rf Fr Ws
Orig=Rfe DMB.SYdRR Fre DMB.STdWW Wse
{
0:X1=x;
1:X1=x; 1:X3=y;
2:X1=y; 2:X3=x;
}
 P0          | P1          | P2          ;
 MOV W0,#2   | LDR W0,[X1] | MOV W0,#1   ;
 STR W0,[X1] | DMB SY      | STR W0,[X1] ;
             | LDR W2,[X3] | DMB ST      ;
             |             | MOV W2,#1   ;
             |             | STR W2,[X3] ;
exists
(x=2 /\ 1:X0=2 /\ 1:X2=0)
