{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27002@LS1.appsci.queensu.ca " "Can't contact license server \"27002@LS1.appsci.queensu.ca\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1708959798472 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708959798482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708959798483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 26 10:03:14 2024 " "Processing started: Mon Feb 26 10:03:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708959798483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1708959798483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU-G2 -c CPU-G2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-G2 -c CPU-G2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1708959798483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1708959804419 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1708959804420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "z_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file z_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Z_Reg " "Found entity 1: Z_Reg" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959871796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959871796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotoonemultiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotoonemultiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoToOneMultiplexer " "Found entity 1: ThirtyTwoToOneMultiplexer" {  } { { "thirtyTwoToOneMultiplexer.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959871814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959871814 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ThirtyTwoToFiveEncoder.v(35) " "Verilog HDL warning at ThirtyTwoToFiveEncoder.v(35): extended using \"x\" or \"z\"" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/ThirtyTwoToFiveEncoder.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1708959871821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwotofiveencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file thirtytwotofiveencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoToFiveEncoder " "Found entity 1: ThirtyTwoToFiveEncoder" {  } { { "ThirtyTwoToFiveEncoder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/ThirtyTwoToFiveEncoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959871823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959871823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr.v 1 1 " "Found 1 design units, including 1 entities, in source file shr.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHR " "Found entity 1: SHR" {  } { { "SHR.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/SHR.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959871844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959871844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl.v 1 1 " "Found 1 design units, including 1 entities, in source file shl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHL " "Found entity 1: SHL" {  } { { "SHL.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/SHL.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959871852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959871852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_right.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_right.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_right " "Found entity 1: rotate_right" {  } { { "rotate_right.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/rotate_right.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959871862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959871862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotate_left.v 1 1 " "Found 1 design units, including 1 entities, in source file rotate_left.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate_left " "Found entity 1: rotate_left" {  } { { "rotate_left.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/rotate_left.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959871881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959871881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcadder32.v 1 1 " "Found 1 design units, including 1 entities, in source file rcadder32.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCAdder32 " "Found entity 1: RCAdder32" {  } { { "RCAdder32.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/RCAdder32.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959871891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959871891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcadder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rcadder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RCAdder_tb " "Found entity 1: RCAdder_tb" {  } { { "RCAdder_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/RCAdder_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959871912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959871912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Reg " "Found entity 1: PC_Reg" {  } { { "PC_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/PC_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959871926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959871926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file my_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_XOR " "Found entity 1: My_XOR" {  } { { "My_XOR.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_XOR.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959871935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959871935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_subtract.v 1 1 " "Found 1 design units, including 1 entities, in source file my_subtract.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_SUBTRACT " "Found entity 1: My_SUBTRACT" {  } { { "My_SUBTRACT.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_SUBTRACT.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959871974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959871974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_or.v 1 1 " "Found 1 design units, including 1 entities, in source file my_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_OR " "Found entity 1: My_OR" {  } { { "My_OR.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_OR.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959872012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959872012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_not.v 1 1 " "Found 1 design units, including 1 entities, in source file my_not.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_NOT " "Found entity 1: My_NOT" {  } { { "My_NOT.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_NOT.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959872085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959872085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_negate.v 1 1 " "Found 1 design units, including 1 entities, in source file my_negate.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_NEGATE " "Found entity 1: My_NEGATE" {  } { { "My_NEGATE.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_NEGATE.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959872109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959872109 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "My_MUL.v " "Can't analyze file -- file My_MUL.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1708959872178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_and.v 1 1 " "Found 1 design units, including 1 entities, in source file my_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_AND " "Found entity 1: My_AND" {  } { { "My_AND.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959872183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959872183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_add.v 1 1 " "Found 1 design units, including 1 entities, in source file my_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_ADD " "Found entity 1: My_ADD" {  } { { "My_ADD.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_ADD.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959872196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959872196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicaion " "Found entity 1: Multiplicaion" {  } { { "Multiplication.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959872203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959872203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file mdr_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDR_Reg " "Found entity 1: MDR_Reg" {  } { { "MDR_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/MDR_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959872210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959872210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file gen_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gen_Reg " "Found entity 1: Gen_Reg" {  } { { "Gen_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959872217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959872217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959872229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959872229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourtoonemux.v 1 1 " "Found 1 design units, including 1 entities, in source file fourtoonemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourToOneMux " "Found entity 1: fourToOneMux" {  } { { "fourToOneMux.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959872252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959872252 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb.v(47) " "Verilog HDL information at datapath_tb.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/datapath_tb.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1708959872274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959872276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959872276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959872283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959872283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959872294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959872294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959872303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959872303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "y_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file y_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Y_Reg " "Found entity 1: Y_Reg" {  } { { "Y_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Y_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959872311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959872311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra.v 0 0 " "Found 0 design units, including 0 entities, in source file shra.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708959872318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDatain datapath_tb.v(21) " "Verilog HDL Implicit Net warning at datapath_tb.v(21): created implicit net for \"MDatain\"" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/datapath_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bus Datapath.v(18) " "Verilog HDL Implicit Net warning at Datapath.v(18): created implicit net for \"bus\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInPC Datapath.v(36) " "Verilog HDL Implicit Net warning at Datapath.v(36): created implicit net for \"busInPC\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872318 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInMAR Datapath.v(38) " "Verilog HDL Implicit Net warning at Datapath.v(38): created implicit net for \"busInMAR\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872319 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInMDR Datapath.v(39) " "Verilog HDL Implicit Net warning at Datapath.v(39): created implicit net for \"busInMDR\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872319 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Mdatain Datapath.v(39) " "Verilog HDL Implicit Net warning at Datapath.v(39): created implicit net for \"Mdatain\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDRread Datapath.v(39) " "Verilog HDL Implicit Net warning at Datapath.v(39): created implicit net for \"MDRread\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "YData Datapath.v(43) " "Verilog HDL Implicit Net warning at Datapath.v(43): created implicit net for \"YData\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "busInZ Datapath.v(44) " "Verilog HDL Implicit Net warning at Datapath.v(44): created implicit net for \"busInZ\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZReg Datapath.v(44) " "Verilog HDL Implicit Net warning at Datapath.v(44): created implicit net for \"ZReg\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZLowout Datapath.v(44) " "Verilog HDL Implicit Net warning at Datapath.v(44): created implicit net for \"ZLowout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872320 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZHighout Datapath.v(44) " "Verilog HDL Implicit Net warning at Datapath.v(44): created implicit net for \"ZHighout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A Datapath.v(47) " "Verilog HDL Implicit Net warning at Datapath.v(47): created implicit net for \"A\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872321 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxOut Datapath.v(47) " "Verilog HDL Implicit Net warning at Datapath.v(47): created implicit net for \"BusMuxOut\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872322 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zregin Datapath.v(47) " "Verilog HDL Implicit Net warning at Datapath.v(47): created implicit net for \"zregin\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872322 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Rzin Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"Rzin\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872322 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusMuxInRz Datapath.v(48) " "Verilog HDL Implicit Net warning at Datapath.v(48): created implicit net for \"BusMuxInRz\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872322 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "carry Datapath.v(51) " "Verilog HDL Implicit Net warning at Datapath.v(51): created implicit net for \"carry\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872322 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Pout Datapath.v(55) " "Verilog HDL Implicit Net warning at Datapath.v(55): created implicit net for \"Pout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872322 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "In_Portout Datapath.v(55) " "Verilog HDL Implicit Net warning at Datapath.v(55): created implicit net for \"In_Portout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872323 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cout Datapath.v(55) " "Verilog HDL Implicit Net warning at Datapath.v(55): created implicit net for \"Cout\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872323 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zlowin Datapath.v(57) " "Verilog HDL Implicit Net warning at Datapath.v(57): created implicit net for \"zlowin\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872327 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Pin Datapath.v(58) " "Verilog HDL Implicit Net warning at Datapath.v(58): created implicit net for \"Pin\"" {  } { { "Datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872327 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R0in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872328 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R1in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872328 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R2in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R2in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872328 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R3in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R3in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872328 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R4in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R4in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R5in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R5in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R6in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R6in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R7in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R7in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R8in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R8in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R9in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R9in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R10in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R10in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R11in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R11in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R12in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R12in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R13in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R13in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R14in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R14in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R15in bus.v(14) " "Verilog HDL Implicit Net warning at bus.v(14): created implicit net for \"R15in\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872333 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HIin bus.v(15) " "Verilog HDL Implicit Net warning at bus.v(15): created implicit net for \"HIin\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872333 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOin bus.v(15) " "Verilog HDL Implicit Net warning at bus.v(15): created implicit net for \"LOin\"" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708959872333 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1708959872775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gen_Reg Gen_Reg:R0 " "Elaborating entity \"Gen_Reg\" for hierarchy \"Gen_Reg:R0\"" {  } { { "Datapath.v" "R0" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708959872907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Reg PC_Reg:PC " "Elaborating entity \"PC_Reg\" for hierarchy \"PC_Reg:PC\"" {  } { { "Datapath.v" "PC" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708959872931 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mar_reg.v 1 1 " "Using design file mar_reg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MAR_Reg " "Found entity 1: MAR_Reg" {  } { { "mar_reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/mar_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708959873013 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1708959873013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR_Reg MAR_Reg:MAR " "Elaborating entity \"MAR_Reg\" for hierarchy \"MAR_Reg:MAR\"" {  } { { "Datapath.v" "MAR" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708959873015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_Reg MDR_Reg:MDR " "Elaborating entity \"MDR_Reg\" for hierarchy \"MDR_Reg:MDR\"" {  } { { "Datapath.v" "MDR" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708959873022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Y_Reg Y_Reg:Y " "Elaborating entity \"Y_Reg\" for hierarchy \"Y_Reg:Y\"" {  } { { "Datapath.v" "Y" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708959873034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Z_Reg Z_Reg:Z " "Elaborating entity \"Z_Reg\" for hierarchy \"Z_Reg:Z\"" {  } { { "Datapath.v" "Z" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708959873051 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clr Z_Reg.v(11) " "Verilog HDL Always Construct warning at Z_Reg.v(11): variable \"clr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708959873063 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Z_Reg.v(12) " "Verilog HDL assignment warning at Z_Reg.v(12): truncated value with size 64 to match size of target (32)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708959873063 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZInput Z_Reg.v(14) " "Verilog HDL Always Construct warning at Z_Reg.v(14): variable \"ZInput\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708959873063 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZLowOut Z_Reg.v(17) " "Verilog HDL Always Construct warning at Z_Reg.v(17): variable \"ZLowOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708959873063 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZTemp Z_Reg.v(18) " "Verilog HDL Always Construct warning at Z_Reg.v(18): variable \"ZTemp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708959873063 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZHighOut Z_Reg.v(20) " "Verilog HDL Always Construct warning at Z_Reg.v(20): variable \"ZHighOut\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708959873064 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZTemp Z_Reg.v(21) " "Verilog HDL Always Construct warning at Z_Reg.v(21): variable \"ZTemp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1708959873064 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZOut Z_Reg.v(9) " "Verilog HDL Always Construct warning at Z_Reg.v(9): inferring latch(es) for variable \"ZOut\", which holds its previous value in one or more paths through the always construct" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708959873064 "|Datapath|Z_Reg:Z"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ZTemp Z_Reg.v(9) " "Verilog HDL Always Construct warning at Z_Reg.v(9): inferring latch(es) for variable \"ZTemp\", which holds its previous value in one or more paths through the always construct" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1708959873064 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[0\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[0\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873065 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[1\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[1\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873065 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[2\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[2\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873065 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[3\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[3\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873065 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[4\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[4\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873065 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[5\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[5\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873065 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[6\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[6\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873065 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[7\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[7\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873065 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[8\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[8\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873065 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[9\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[9\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873066 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[10\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[10\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873066 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[11\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[11\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873066 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[12\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[12\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873066 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[13\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[13\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873066 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[14\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[14\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873067 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[15\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[15\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873067 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[16\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[16\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873067 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[17\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[17\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873067 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[18\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[18\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873067 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[19\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[19\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873067 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[20\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[20\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873069 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[21\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[21\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873069 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[22\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[22\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873070 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[23\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[23\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873070 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[24\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[24\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873070 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[25\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[25\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873070 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[26\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[26\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873070 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[27\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[27\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873070 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[28\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[28\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873071 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[29\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[29\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873071 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[30\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[30\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873071 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[31\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[31\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873071 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[32\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[32\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873071 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[33\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[33\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873071 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[34\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[34\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873071 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[35\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[35\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873071 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[36\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[36\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873071 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[37\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[37\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873072 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[38\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[38\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873072 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[39\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[39\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873072 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[40\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[40\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873072 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[41\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[41\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873072 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[42\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[42\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873072 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[43\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[43\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873072 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[44\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[44\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873072 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[45\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[45\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873072 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[46\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[46\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873073 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[47\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[47\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873073 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[48\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[48\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873073 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[49\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[49\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873073 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[50\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[50\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873073 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[51\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[51\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873074 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[52\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[52\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873074 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[53\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[53\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873074 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[54\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[54\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873074 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[55\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[55\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873074 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[56\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[56\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873074 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[57\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[57\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873074 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[58\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[58\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873074 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[59\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[59\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873074 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[60\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[60\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873075 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[61\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[61\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873075 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[62\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[62\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873075 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZTemp\[63\] Z_Reg.v(9) " "Inferred latch for \"ZTemp\[63\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873075 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[0\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[0\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873075 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[1\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[1\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873075 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[2\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[2\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873075 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[3\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[3\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873075 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[4\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[4\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873075 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[5\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[5\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873075 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[6\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[6\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873075 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[7\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[7\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873076 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[8\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[8\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873076 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[9\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[9\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873076 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[10\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[10\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873076 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[11\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[11\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873076 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[12\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[12\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873076 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[13\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[13\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873076 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[14\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[14\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873076 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[15\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[15\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873079 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[16\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[16\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873080 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[17\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[17\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873080 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[18\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[18\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873080 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[19\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[19\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873080 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[20\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[20\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873080 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[21\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[21\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873080 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[22\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[22\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873081 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[23\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[23\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873081 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[24\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[24\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873081 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[25\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[25\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873081 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[26\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[26\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873081 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[27\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[27\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873081 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[28\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[28\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873081 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[29\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[29\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873082 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[30\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[30\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873082 "|Datapath|Z_Reg:Z"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ZOut\[31\] Z_Reg.v(9) " "Inferred latch for \"ZOut\[31\]\" at Z_Reg.v(9)" {  } { { "Z_Reg.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1708959873082 "|Datapath|Z_Reg:Z"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAdder32 RCAdder32:add " "Elaborating entity \"RCAdder32\" for hierarchy \"RCAdder32:add\"" {  } { { "Datapath.v" "add" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708959873084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder RCAdder32:add\|FullAdder:FA0 " "Elaborating entity \"FullAdder\" for hierarchy \"RCAdder32:add\|FullAdder:FA0\"" {  } { { "RCAdder32.v" "FA0" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/RCAdder32.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708959873092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_XOR RCAdder32:add\|FullAdder:FA0\|My_XOR:xor1 " "Elaborating entity \"My_XOR\" for hierarchy \"RCAdder32:add\|FullAdder:FA0\|My_XOR:xor1\"" {  } { { "FullAdder.v" "xor1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708959873098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_AND RCAdder32:add\|FullAdder:FA0\|My_AND:and1 " "Elaborating entity \"My_AND\" for hierarchy \"RCAdder32:add\|FullAdder:FA0\|My_AND:and1\"" {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708959873103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_OR RCAdder32:add\|FullAdder:FA0\|My_OR:or1 " "Elaborating entity \"My_OR\" for hierarchy \"RCAdder32:add\|FullAdder:FA0\|My_OR:or1\"" {  } { { "FullAdder.v" "or1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708959873111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:aluu " "Elaborating entity \"alu\" for hierarchy \"alu:aluu\"" {  } { { "Datapath.v" "aluu" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708959873434 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "carry alu.v(7) " "Output port \"carry\" at alu.v(7) has no driver" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1708959873456 "|Datapath|alu:aluu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_ADD alu:aluu\|My_ADD:addOp " "Elaborating entity \"My_ADD\" for hierarchy \"alu:aluu\|My_ADD:addOp\"" {  } { { "alu.v" "addOp" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708959873468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_SUBTRACT alu:aluu\|My_SUBTRACT:subOp " "Elaborating entity \"My_SUBTRACT\" for hierarchy \"alu:aluu\|My_SUBTRACT:subOp\"" {  } { { "alu.v" "subOp" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708959874055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_NOT alu:aluu\|My_NOT:notOp " "Elaborating entity \"My_NOT\" for hierarchy \"alu:aluu\|My_NOT:notOp\"" {  } { { "alu.v" "notOp" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708959875047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_NEGATE alu:aluu\|My_NEGATE:negateOp " "Elaborating entity \"My_NEGATE\" for hierarchy \"alu:aluu\|My_NEGATE:negateOp\"" {  } { { "alu.v" "negateOp" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708959875052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHR alu:aluu\|SHR:shrOp " "Elaborating entity \"SHR\" for hierarchy \"alu:aluu\|SHR:shrOp\"" {  } { { "alu.v" "shrOp" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708959875058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHL alu:aluu\|SHL:shlOp " "Elaborating entity \"SHL\" for hierarchy \"alu:aluu\|SHL:shlOp\"" {  } { { "alu.v" "shlOp" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708959875063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicaion alu:aluu\|Multiplicaion:multi " "Elaborating entity \"Multiplicaion\" for hierarchy \"alu:aluu\|Multiplicaion:multi\"" {  } { { "alu.v" "multi" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708959875069 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "i Multiplication.v(10) " "Verilog HDL warning at Multiplication.v(10): object i used but never assigned" {  } { { "Multiplication.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1708959875083 "|Datapath|alu:aluu|Multiplicaion:multi"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "clk Multiplication.v(11) " "Verilog HDL warning at Multiplication.v(11): object clk used but never assigned" {  } { { "Multiplication.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1708959875083 "|Datapath|alu:aluu|Multiplicaion:multi"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "i 0 Multiplication.v(10) " "Net \"i\" at Multiplication.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "Multiplication.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1708959875083 "|Datapath|alu:aluu|Multiplicaion:multi"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk 0 Multiplication.v(11) " "Net \"clk\" at Multiplication.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Multiplication.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1708959875083 "|Datapath|alu:aluu|Multiplicaion:multi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_right alu:aluu\|rotate_right:ror " "Elaborating entity \"rotate_right\" for hierarchy \"alu:aluu\|rotate_right:ror\"" {  } { { "alu.v" "ror" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708959875085 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rotate_right.v(7) " "Verilog HDL assignment warning at rotate_right.v(7): truncated value with size 32 to match size of target (5)" {  } { { "rotate_right.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/rotate_right.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708959875098 "|Datapath|alu:aluu|rotate_right:ror"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate_left alu:aluu\|rotate_left:rol " "Elaborating entity \"rotate_left\" for hierarchy \"alu:aluu\|rotate_left:rol\"" {  } { { "alu.v" "rol" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708959875109 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rotate_left.v(7) " "Verilog HDL assignment warning at rotate_left.v(7): truncated value with size 32 to match size of target (5)" {  } { { "rotate_left.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/rotate_left.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708959875118 "|Datapath|alu:aluu|rotate_left:rol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:buss " "Elaborating entity \"bus\" for hierarchy \"bus:buss\"" {  } { { "Datapath.v" "buss" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708959875120 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bus.v(9) " "Verilog HDL assignment warning at bus.v(9): truncated value with size 32 to match size of target (1)" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1708959875126 "|Datapath|bus:buss"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoToFiveEncoder bus:buss\|ThirtyTwoToFiveEncoder:encoder " "Elaborating entity \"ThirtyTwoToFiveEncoder\" for hierarchy \"bus:buss\|ThirtyTwoToFiveEncoder:encoder\"" {  } { { "bus.v" "encoder" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708959875129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThirtyTwoToOneMultiplexer bus:buss\|ThirtyTwoToOneMultiplexer:mux " "Elaborating entity \"ThirtyTwoToOneMultiplexer\" for hierarchy \"bus:buss\|ThirtyTwoToOneMultiplexer:mux\"" {  } { { "bus.v" "mux" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708959875148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourToOneMux bus:buss\|ThirtyTwoToOneMultiplexer:mux\|fourToOneMux:mux0 " "Elaborating entity \"fourToOneMux\" for hierarchy \"bus:buss\|ThirtyTwoToOneMultiplexer:mux\|fourToOneMux:mux0\"" {  } { { "thirtyTwoToOneMultiplexer.v" "mux0" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1708959875176 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876970 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876971 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876971 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876971 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876971 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876971 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876973 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876973 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876973 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876974 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876974 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876974 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876974 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876975 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876975 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876975 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876975 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876976 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876976 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876976 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876976 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876977 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876977 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876977 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876978 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876978 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876978 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876978 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876978 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876979 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876979 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876979 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876980 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876980 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876980 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876980 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876981 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876981 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876981 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876981 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876982 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876982 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876982 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876982 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876983 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876983 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876984 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876984 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876984 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876984 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876985 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876985 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876985 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876985 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876986 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876986 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876986 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876986 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876987 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876987 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876987 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876987 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876988 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876988 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876988 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876988 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876989 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876990 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876990 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876991 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876991 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876992 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876992 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876992 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876993 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876993 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876993 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876993 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876994 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876994 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876994 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876994 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876995 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876995 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876997 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876997 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876997 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876997 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876997 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876998 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876998 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876998 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876999 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959876999 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876999 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959876999 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877000 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877000 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877000 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877000 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877001 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877001 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877001 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877001 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877002 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877002 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877002 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877002 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877002 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877002 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877003 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877003 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877003 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877003 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877004 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877004 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877004 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877006 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877006 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877006 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877007 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877007 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877007 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877007 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877007 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877007 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877008 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877009 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877010 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877011 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877012 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877012 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877015 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877015 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877016 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877016 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877017 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877017 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877018 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877019 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877019 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877019 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877019 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877020 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877020 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877020 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877021 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877021 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877021 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877022 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877022 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877022 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877023 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877023 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877024 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877025 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877026 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877027 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877027 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877027 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877028 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877028 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877029 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877029 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877029 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877029 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877030 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877030 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877030 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877030 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877032 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877032 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877032 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877032 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877033 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877033 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877033 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877033 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877033 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877034 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877034 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877034 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877035 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877035 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877035 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877037 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877037 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877037 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877038 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877038 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877038 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877038 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877040 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877040 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877041 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877041 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877041 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877041 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877042 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877042 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877042 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877042 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877042 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877042 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877043 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877043 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877043 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877043 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877044 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877044 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877044 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877045 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877045 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877045 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877045 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877046 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877046 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877046 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877046 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877047 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877047 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877047 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877047 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877049 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877049 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877049 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877049 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877049 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877050 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877050 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877050 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877051 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877051 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877052 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877052 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877053 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877053 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877054 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877056 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877057 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877060 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877061 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877061 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877061 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877061 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877063 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877064 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877064 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877065 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877066 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877066 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877066 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877067 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877068 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877068 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877069 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877070 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877070 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877072 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877073 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877073 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877073 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877073 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877074 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877075 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877076 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877076 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877077 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877077 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877078 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877079 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877080 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877080 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877081 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877081 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877081 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877083 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877084 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877084 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877085 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877085 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877085 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877086 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877087 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877087 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877088 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877088 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877088 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877091 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877092 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877094 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877095 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877096 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877096 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877097 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877099 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877100 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877100 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877100 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877100 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877101 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877101 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877102 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877102 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877102 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877102 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877103 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877103 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877103 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877104 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877104 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877104 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877107 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877107 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877107 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877108 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877108 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877109 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877109 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877110 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877110 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877110 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877110 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877111 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877111 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877112 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877112 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877112 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877112 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877112 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877113 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877114 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877114 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877114 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877114 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877115 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877116 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877116 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877117 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877117 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877118 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877118 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877119 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877119 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877121 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877121 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877121 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877122 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877122 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877123 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877125 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877126 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877127 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877127 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877129 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877130 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877130 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877131 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877132 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877132 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877133 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877134 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877134 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877135 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877136 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877136 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877137 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877138 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877138 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877139 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877139 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877139 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877140 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877140 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877142 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877142 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877142 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877143 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877144 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877145 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877145 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877146 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877147 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877147 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877154 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877154 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877155 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877156 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877156 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877157 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877161 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877161 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877162 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877162 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877163 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877164 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877165 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877166 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877166 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877166 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877167 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877167 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877168 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877168 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877169 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877169 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877169 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877170 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877171 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877171 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877171 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877172 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877172 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877172 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877173 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877173 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877173 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877174 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877174 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877175 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877176 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877176 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877176 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877177 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877177 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877177 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877179 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877179 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877179 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877180 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877180 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877180 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877181 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877181 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877182 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877182 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877183 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877183 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877184 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877185 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877185 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877185 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877186 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877186 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877187 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877187 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877188 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877188 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877188 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877189 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877190 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877190 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877190 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877191 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877192 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877193 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877194 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877195 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877196 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877196 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877197 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877198 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877199 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877200 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877200 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877201 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877202 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877202 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877204 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877204 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877205 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877205 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877206 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877206 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877208 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877209 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877209 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877209 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877210 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877210 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877211 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877212 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877212 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877213 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877213 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877215 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877216 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877217 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877217 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877218 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877219 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877219 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877220 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877220 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877221 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877221 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877221 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877222 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877226 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877227 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877227 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877229 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877229 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877229 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877230 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877230 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877230 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877231 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877232 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877232 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877233 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877233 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877234 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877234 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877234 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877235 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877235 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877236 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877236 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877237 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877237 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877238 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877240 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877240 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877240 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877240 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877240 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877241 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877242 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877242 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877242 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877243 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877243 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877243 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877244 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877244 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877245 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877245 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877246 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877246 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877247 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877248 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877248 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877249 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877249 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877249 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877250 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877250 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877251 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877251 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877251 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877251 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877252 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877252 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877252 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877252 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877253 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877253 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877254 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877254 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877254 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877255 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877255 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877256 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877259 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877260 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877261 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877261 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877261 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877262 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877262 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877263 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877263 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877263 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877265 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877265 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:aluu\|carry_out\[2\] " "Net \"alu:aluu\|carry_out\[2\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carry_out\[2\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877272 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "alu:aluu\|carry_out\[1\] " "Net \"alu:aluu\|carry_out\[1\]\" is missing source, defaulting to GND" {  } { { "alu.v" "carry_out\[1\]" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877272 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877272 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877275 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877275 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877275 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877276 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877276 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877276 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877277 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877277 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877278 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877278 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877278 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877279 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877279 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877280 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877280 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877280 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877280 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877281 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877281 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877282 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877282 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877282 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877282 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877282 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877283 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877284 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877284 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877284 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877284 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877285 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877286 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877286 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877286 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877286 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877287 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877287 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877288 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877288 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877288 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877288 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877288 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877289 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877289 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877290 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877290 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877290 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877291 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877292 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877294 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877294 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877294 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877295 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877295 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877295 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877296 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877296 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877297 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877297 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877298 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877298 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877300 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877300 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877300 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877301 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877301 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877301 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877302 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877302 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877302 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877302 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877302 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877302 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877303 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877303 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877303 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877303 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877304 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877304 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877304 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877305 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877305 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877305 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877305 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877305 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877306 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877306 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877307 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877307 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877307 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877307 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877308 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877308 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877308 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877308 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877309 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877309 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877309 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877309 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877310 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877310 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877310 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877310 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877311 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877311 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877311 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877311 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877311 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877312 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877312 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877312 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877313 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877313 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877313 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877314 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877314 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877314 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877315 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877316 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877316 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877316 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877317 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877317 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877317 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877317 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877317 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877318 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877318 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877318 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877318 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877319 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877319 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877319 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877320 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877320 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877320 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877320 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877320 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877320 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877321 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877321 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877321 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877322 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877322 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877322 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877322 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877322 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877322 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877323 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877324 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877325 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877326 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877326 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877326 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877327 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877327 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877327 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877328 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877328 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877328 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877329 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877329 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877329 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877330 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877330 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877331 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877331 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877331 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877332 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877333 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877333 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877334 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877334 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877334 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877335 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877336 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877336 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877336 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877337 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877337 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877337 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and2 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877338 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and2 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877338 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and2 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and2\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and2" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877339 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 and1 1 32 " "Port \"ordered port 0\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be left dangling without any fan-out logic." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Design Software" 0 -1 1708959877339 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 and1 1 32 " "Port \"ordered port 1\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877339 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 and1 1 32 " "Port \"ordered port 2\" on the entity instantiation of \"and1\" is connected to a signal of width 1. The formal width of the signal in the module is 32.  The extra bits will be driven by GND." {  } { { "FullAdder.v" "and1" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1708959877339 "|Datapath|RCAdder32:add|FullAdder:FA0|My_AND:and1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877342 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877342 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877343 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877343 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877345 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877345 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877347 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877347 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877349 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877349 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877350 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877350 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877352 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877352 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877352 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877353 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877353 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877357 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877357 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877357 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877361 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877361 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877361 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877363 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877363 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877365 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877365 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877367 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877367 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877367 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877370 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877370 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877370 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877371 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877371 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877371 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877374 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877374 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877374 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877376 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877376 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877376 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877378 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877378 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877378 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877380 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877380 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877382 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877382 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877382 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877385 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877385 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877385 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877387 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877387 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877387 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877389 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877389 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877389 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877393 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877393 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bus " "Net \"bus\" is missing source, defaulting to GND" {  } { { "Datapath.v" "bus" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Mdatain " "Net \"Mdatain\" is missing source, defaulting to GND" {  } { { "Datapath.v" "Mdatain" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877396 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "zregin " "Net \"zregin\" is missing source, defaulting to GND" {  } { { "Datapath.v" "zregin" { Text "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v" 47 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877396 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1708959877396 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "48 " "48 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1708959878761 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/output_files/CPU-G2.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/output_files/CPU-G2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1708959879154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 899 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 899 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708959879198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 26 10:04:39 2024 " "Processing ended: Mon Feb 26 10:04:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708959879198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:25 " "Elapsed time: 00:01:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708959879198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708959879198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1708959879198 ""}
