Classic Timing Analyzer report for HW
Mon May 13 05:26:49 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------+------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                        ; To                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------+------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 6.902 ns                         ; Registrador:inst|Saida[30]  ; PC[30]                       ; CLK        ; --       ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 145.79 MHz ( period = 6.859 ns ) ; Controler:inst15|ALUSrcB[0] ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                             ;                              ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------------+------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                  ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 145.79 MHz ( period = 6.859 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.660 ns                ;
; N/A                                     ; 145.82 MHz ( period = 6.858 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.659 ns                ;
; N/A                                     ; 147.82 MHz ( period = 6.765 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.581 ns                ;
; N/A                                     ; 147.84 MHz ( period = 6.764 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.580 ns                ;
; N/A                                     ; 148.21 MHz ( period = 6.747 ns )                    ; Controler:inst15|ALUSrcA[1]           ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.548 ns                ;
; N/A                                     ; 148.24 MHz ( period = 6.746 ns )                    ; Controler:inst15|ALUSrcA[1]           ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.547 ns                ;
; N/A                                     ; 148.72 MHz ( period = 6.724 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.540 ns                ;
; N/A                                     ; 148.74 MHz ( period = 6.723 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.539 ns                ;
; N/A                                     ; 151.47 MHz ( period = 6.602 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.418 ns                ;
; N/A                                     ; 151.49 MHz ( period = 6.601 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.417 ns                ;
; N/A                                     ; 151.61 MHz ( period = 6.596 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.416 ns                ;
; N/A                                     ; 151.63 MHz ( period = 6.595 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.415 ns                ;
; N/A                                     ; 151.77 MHz ( period = 6.589 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.405 ns                ;
; N/A                                     ; 151.77 MHz ( period = 6.589 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.390 ns                ;
; N/A                                     ; 151.77 MHz ( period = 6.589 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.390 ns                ;
; N/A                                     ; 151.79 MHz ( period = 6.588 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.404 ns                ;
; N/A                                     ; 152.30 MHz ( period = 6.566 ns )                    ; Registrador:inst|Saida[3]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.382 ns                ;
; N/A                                     ; 152.32 MHz ( period = 6.565 ns )                    ; Registrador:inst|Saida[3]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.381 ns                ;
; N/A                                     ; 152.42 MHz ( period = 6.561 ns )                    ; Registrador:inst|Saida[5]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.364 ns                ;
; N/A                                     ; 152.44 MHz ( period = 6.560 ns )                    ; Registrador:inst|Saida[5]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.363 ns                ;
; N/A                                     ; 152.84 MHz ( period = 6.543 ns )                    ; Controler:inst15|ALUSrcB[0]~DUPLICATE ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.344 ns                ;
; N/A                                     ; 152.86 MHz ( period = 6.542 ns )                    ; Controler:inst15|ALUSrcB[0]~DUPLICATE ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.343 ns                ;
; N/A                                     ; 153.00 MHz ( period = 6.536 ns )                    ; Registrador:inst8|Saida[3]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.352 ns                ;
; N/A                                     ; 153.02 MHz ( period = 6.535 ns )                    ; Registrador:inst8|Saida[3]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.351 ns                ;
; N/A                                     ; 153.96 MHz ( period = 6.495 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.311 ns                ;
; N/A                                     ; 153.96 MHz ( period = 6.495 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.311 ns                ;
; N/A                                     ; 154.39 MHz ( period = 6.477 ns )                    ; Controler:inst15|ALUSrcA[1]           ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.278 ns                ;
; N/A                                     ; 154.39 MHz ( period = 6.477 ns )                    ; Controler:inst15|ALUSrcA[1]           ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.278 ns                ;
; N/A                                     ; 154.94 MHz ( period = 6.454 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.270 ns                ;
; N/A                                     ; 154.94 MHz ( period = 6.454 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.270 ns                ;
; N/A                                     ; 155.79 MHz ( period = 6.419 ns )                    ; Registrador:inst7|Saida[2]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.228 ns                ;
; N/A                                     ; 155.81 MHz ( period = 6.418 ns )                    ; Registrador:inst|Saida[0]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.234 ns                ;
; N/A                                     ; 155.81 MHz ( period = 6.418 ns )                    ; Registrador:inst7|Saida[3]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.234 ns                ;
; N/A                                     ; 155.81 MHz ( period = 6.418 ns )                    ; Registrador:inst7|Saida[2]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.227 ns                ;
; N/A                                     ; 155.84 MHz ( period = 6.417 ns )                    ; Registrador:inst|Saida[0]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.233 ns                ;
; N/A                                     ; 155.84 MHz ( period = 6.417 ns )                    ; Registrador:inst7|Saida[3]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.233 ns                ;
; N/A                                     ; 156.32 MHz ( period = 6.397 ns )                    ; Registrador:inst8|Saida[2]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.213 ns                ;
; N/A                                     ; 156.35 MHz ( period = 6.396 ns )                    ; Registrador:inst8|Saida[2]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.212 ns                ;
; N/A                                     ; 157.63 MHz ( period = 6.344 ns )                    ; Registrador:inst8|Saida[6]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.137 ns                ;
; N/A                                     ; 157.65 MHz ( period = 6.343 ns )                    ; Registrador:inst8|Saida[6]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.136 ns                ;
; N/A                                     ; 157.93 MHz ( period = 6.332 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.148 ns                ;
; N/A                                     ; 157.93 MHz ( period = 6.332 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.148 ns                ;
; N/A                                     ; 158.08 MHz ( period = 6.326 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.146 ns                ;
; N/A                                     ; 158.08 MHz ( period = 6.326 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.146 ns                ;
; N/A                                     ; 158.25 MHz ( period = 6.319 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.135 ns                ;
; N/A                                     ; 158.25 MHz ( period = 6.319 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.135 ns                ;
; N/A                                     ; 158.43 MHz ( period = 6.312 ns )                    ; Registrador:inst7|Saida[5]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.115 ns                ;
; N/A                                     ; 158.43 MHz ( period = 6.312 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.113 ns                ;
; N/A                                     ; 158.45 MHz ( period = 6.311 ns )                    ; Registrador:inst7|Saida[5]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.114 ns                ;
; N/A                                     ; 158.45 MHz ( period = 6.311 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.112 ns                ;
; N/A                                     ; 158.83 MHz ( period = 6.296 ns )                    ; Registrador:inst|Saida[3]             ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.112 ns                ;
; N/A                                     ; 158.83 MHz ( period = 6.296 ns )                    ; Registrador:inst|Saida[3]             ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.112 ns                ;
; N/A                                     ; 158.96 MHz ( period = 6.291 ns )                    ; Registrador:inst|Saida[5]             ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.094 ns                ;
; N/A                                     ; 158.96 MHz ( period = 6.291 ns )                    ; Registrador:inst|Saida[5]             ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.094 ns                ;
; N/A                                     ; 159.41 MHz ( period = 6.273 ns )                    ; Controler:inst15|ALUSrcB[0]~DUPLICATE ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.074 ns                ;
; N/A                                     ; 159.41 MHz ( period = 6.273 ns )                    ; Controler:inst15|ALUSrcB[0]~DUPLICATE ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.074 ns                ;
; N/A                                     ; 159.59 MHz ( period = 6.266 ns )                    ; Registrador:inst8|Saida[3]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 6.082 ns                ;
; N/A                                     ; 159.59 MHz ( period = 6.266 ns )                    ; Registrador:inst8|Saida[3]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 6.082 ns                ;
; N/A                                     ; 159.64 MHz ( period = 6.264 ns )                    ; Registrador:inst8|Saida[4]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.063 ns                ;
; N/A                                     ; 159.67 MHz ( period = 6.263 ns )                    ; Registrador:inst8|Saida[4]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.062 ns                ;
; N/A                                     ; 160.82 MHz ( period = 6.218 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.034 ns                ;
; N/A                                     ; 160.85 MHz ( period = 6.217 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.033 ns                ;
; N/A                                     ; 161.29 MHz ( period = 6.200 ns )                    ; Controler:inst15|ALUSrcA[1]           ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 6.001 ns                ;
; N/A                                     ; 161.32 MHz ( period = 6.199 ns )                    ; Controler:inst15|ALUSrcA[1]           ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 6.000 ns                ;
; N/A                                     ; 161.47 MHz ( period = 6.193 ns )                    ; Registrador:inst|Saida[7]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 161.50 MHz ( period = 6.192 ns )                    ; Registrador:inst|Saida[7]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 6.008 ns                ;
; N/A                                     ; 161.89 MHz ( period = 6.177 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 5.993 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 5.992 ns                ;
; N/A                                     ; 162.63 MHz ( period = 6.149 ns )                    ; Registrador:inst7|Saida[2]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 5.958 ns                ;
; N/A                                     ; 162.63 MHz ( period = 6.149 ns )                    ; Registrador:inst7|Saida[2]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 5.958 ns                ;
; N/A                                     ; 162.65 MHz ( period = 6.148 ns )                    ; Registrador:inst|Saida[0]             ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 5.964 ns                ;
; N/A                                     ; 162.65 MHz ( period = 6.148 ns )                    ; Registrador:inst7|Saida[3]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 5.964 ns                ;
; N/A                                     ; 162.65 MHz ( period = 6.148 ns )                    ; Registrador:inst|Saida[0]             ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 5.964 ns                ;
; N/A                                     ; 162.65 MHz ( period = 6.148 ns )                    ; Registrador:inst7|Saida[3]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 5.964 ns                ;
; N/A                                     ; 163.19 MHz ( period = 6.128 ns )                    ; Registrador:inst|Saida[9]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 5.922 ns                ;
; N/A                                     ; 163.21 MHz ( period = 6.127 ns )                    ; Registrador:inst|Saida[9]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 5.921 ns                ;
; N/A                                     ; 163.21 MHz ( period = 6.127 ns )                    ; Registrador:inst8|Saida[2]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 5.943 ns                ;
; N/A                                     ; 163.21 MHz ( period = 6.127 ns )                    ; Registrador:inst8|Saida[2]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 5.943 ns                ;
; N/A                                     ; 164.61 MHz ( period = 6.075 ns )                    ; Registrador:inst7|Saida[4]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 5.874 ns                ;
; N/A                                     ; 164.64 MHz ( period = 6.074 ns )                    ; Registrador:inst7|Saida[4]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 5.873 ns                ;
; N/A                                     ; 164.64 MHz ( period = 6.074 ns )                    ; Registrador:inst8|Saida[6]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 5.867 ns                ;
; N/A                                     ; 164.64 MHz ( period = 6.074 ns )                    ; Registrador:inst8|Saida[6]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 5.867 ns                ;
; N/A                                     ; 164.69 MHz ( period = 6.072 ns )                    ; Registrador:inst8|Saida[9]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 5.891 ns                ;
; N/A                                     ; 164.72 MHz ( period = 6.071 ns )                    ; Registrador:inst8|Saida[9]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 5.890 ns                ;
; N/A                                     ; 165.15 MHz ( period = 6.055 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 5.871 ns                ;
; N/A                                     ; 165.18 MHz ( period = 6.054 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 5.870 ns                ;
; N/A                                     ; 165.32 MHz ( period = 6.049 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 5.869 ns                ;
; N/A                                     ; 165.34 MHz ( period = 6.048 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 165.51 MHz ( period = 6.042 ns )                    ; Registrador:inst7|Saida[5]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 5.845 ns                ;
; N/A                                     ; 165.51 MHz ( period = 6.042 ns )                    ; Registrador:inst7|Saida[5]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 5.845 ns                ;
; N/A                                     ; 165.51 MHz ( period = 6.042 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 5.858 ns                ;
; N/A                                     ; 165.54 MHz ( period = 6.041 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 5.857 ns                ;
; N/A                                     ; 165.62 MHz ( period = 6.038 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 5.839 ns                ;
; N/A                                     ; 165.65 MHz ( period = 6.037 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 5.838 ns                ;
; N/A                                     ; 166.14 MHz ( period = 6.019 ns )                    ; Registrador:inst|Saida[3]             ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 5.835 ns                ;
; N/A                                     ; 166.17 MHz ( period = 6.018 ns )                    ; Registrador:inst|Saida[3]             ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 5.834 ns                ;
; N/A                                     ; 166.28 MHz ( period = 6.014 ns )                    ; Registrador:inst|Saida[5]             ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 5.817 ns                ;
; N/A                                     ; 166.31 MHz ( period = 6.013 ns )                    ; Registrador:inst|Saida[5]             ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 5.816 ns                ;
; N/A                                     ; 166.42 MHz ( period = 6.009 ns )                    ; Registrador:inst8|Saida[5]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 5.825 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; Registrador:inst8|Saida[5]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 5.824 ns                ;
; N/A                                     ; 166.78 MHz ( period = 5.996 ns )                    ; Controler:inst15|ALUSrcB[0]~DUPLICATE ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 166.81 MHz ( period = 5.995 ns )                    ; Controler:inst15|ALUSrcB[0]~DUPLICATE ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 5.796 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; Registrador:inst8|Saida[4]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 5.793 ns                ;
; N/A                                     ; 166.83 MHz ( period = 5.994 ns )                    ; Registrador:inst8|Saida[4]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 5.793 ns                ;
; N/A                                     ; 166.97 MHz ( period = 5.989 ns )                    ; Registrador:inst8|Saida[3]            ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 5.805 ns                ;
; N/A                                     ; 167.00 MHz ( period = 5.988 ns )                    ; Registrador:inst8|Saida[3]            ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 5.804 ns                ;
; N/A                                     ; 167.39 MHz ( period = 5.974 ns )                    ; Registrador:inst7|Saida[9]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 5.768 ns                ;
; N/A                                     ; 167.42 MHz ( period = 5.973 ns )                    ; Registrador:inst7|Saida[9]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 5.767 ns                ;
; N/A                                     ; 168.24 MHz ( period = 5.944 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst12|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 5.760 ns                ;
; N/A                                     ; 168.27 MHz ( period = 5.943 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 5.759 ns                ;
; N/A                                     ; 168.75 MHz ( period = 5.926 ns )                    ; Controler:inst15|ALUSrcA[1]           ; Registrador:inst12|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 5.727 ns                ;
; N/A                                     ; 168.78 MHz ( period = 5.925 ns )                    ; Controler:inst15|ALUSrcA[1]           ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 5.726 ns                ;
; N/A                                     ; 168.83 MHz ( period = 5.923 ns )                    ; Registrador:inst|Saida[7]             ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 5.739 ns                ;
; N/A                                     ; 168.83 MHz ( period = 5.923 ns )                    ; Registrador:inst|Saida[7]             ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 5.739 ns                ;
; N/A                                     ; 169.41 MHz ( period = 5.903 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst12|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 5.719 ns                ;
; N/A                                     ; 169.43 MHz ( period = 5.902 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 5.718 ns                ;
; N/A                                     ; 170.24 MHz ( period = 5.874 ns )                    ; Registrador:inst8|Saida[7]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 5.693 ns                ;
; N/A                                     ; 170.27 MHz ( period = 5.873 ns )                    ; Registrador:inst8|Saida[7]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 5.692 ns                ;
; N/A                                     ; 170.30 MHz ( period = 5.872 ns )                    ; Registrador:inst7|Saida[2]            ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 5.681 ns                ;
; N/A                                     ; 170.33 MHz ( period = 5.871 ns )                    ; Registrador:inst|Saida[0]             ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 5.687 ns                ;
; N/A                                     ; 170.33 MHz ( period = 5.871 ns )                    ; Registrador:inst7|Saida[3]            ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 5.687 ns                ;
; N/A                                     ; 170.33 MHz ( period = 5.871 ns )                    ; Registrador:inst7|Saida[2]            ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 5.680 ns                ;
; N/A                                     ; 170.36 MHz ( period = 5.870 ns )                    ; Registrador:inst|Saida[0]             ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 5.686 ns                ;
; N/A                                     ; 170.36 MHz ( period = 5.870 ns )                    ; Registrador:inst7|Saida[3]            ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 5.686 ns                ;
; N/A                                     ; 170.39 MHz ( period = 5.869 ns )                    ; Registrador:inst7|Saida[6]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 5.662 ns                ;
; N/A                                     ; 170.42 MHz ( period = 5.868 ns )                    ; Registrador:inst7|Saida[6]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 5.661 ns                ;
; N/A                                     ; 170.71 MHz ( period = 5.858 ns )                    ; Registrador:inst|Saida[9]             ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 5.652 ns                ;
; N/A                                     ; 170.71 MHz ( period = 5.858 ns )                    ; Registrador:inst|Saida[9]             ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 5.652 ns                ;
; N/A                                     ; 170.94 MHz ( period = 5.850 ns )                    ; Registrador:inst8|Saida[2]            ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 5.666 ns                ;
; N/A                                     ; 170.94 MHz ( period = 5.850 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 5.650 ns                ;
; N/A                                     ; 170.97 MHz ( period = 5.849 ns )                    ; Registrador:inst8|Saida[2]            ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 5.665 ns                ;
; N/A                                     ; 170.97 MHz ( period = 5.849 ns )                    ; Controler:inst15|ALUSrcB[0]           ; Registrador:inst12|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 5.649 ns                ;
; N/A                                     ; 172.27 MHz ( period = 5.805 ns )                    ; Registrador:inst7|Saida[4]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 5.604 ns                ;
; N/A                                     ; 172.27 MHz ( period = 5.805 ns )                    ; Registrador:inst7|Saida[4]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 5.604 ns                ;
; N/A                                     ; 172.35 MHz ( period = 5.802 ns )                    ; Registrador:inst8|Saida[9]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 5.621 ns                ;
; N/A                                     ; 172.35 MHz ( period = 5.802 ns )                    ; Registrador:inst8|Saida[9]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 5.621 ns                ;
; N/A                                     ; 172.50 MHz ( period = 5.797 ns )                    ; Registrador:inst8|Saida[6]            ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 5.590 ns                ;
; N/A                                     ; 172.53 MHz ( period = 5.796 ns )                    ; Registrador:inst8|Saida[6]            ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 5.589 ns                ;
; N/A                                     ; 172.98 MHz ( period = 5.781 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst12|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 5.597 ns                ;
; N/A                                     ; 173.01 MHz ( period = 5.780 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 5.596 ns                ;
; N/A                                     ; 173.16 MHz ( period = 5.775 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst12|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 5.595 ns                ;
; N/A                                     ; 173.19 MHz ( period = 5.774 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 5.594 ns                ;
; N/A                                     ; 173.37 MHz ( period = 5.768 ns )                    ; Registrador:inst8|Saida[8]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 5.588 ns                ;
; N/A                                     ; 173.37 MHz ( period = 5.768 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst12|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 5.584 ns                ;
; N/A                                     ; 173.40 MHz ( period = 5.767 ns )                    ; Registrador:inst8|Saida[8]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 173.40 MHz ( period = 5.767 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 5.583 ns                ;
; N/A                                     ; 173.46 MHz ( period = 5.765 ns )                    ; Registrador:inst7|Saida[5]            ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 5.568 ns                ;
; N/A                                     ; 173.49 MHz ( period = 5.764 ns )                    ; Registrador:inst7|Saida[5]            ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 5.567 ns                ;
; N/A                                     ; 173.73 MHz ( period = 5.756 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst12|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 5.571 ns                ;
; N/A                                     ; 173.76 MHz ( period = 5.755 ns )                    ; Registrador:inst|Saida[1]             ; Registrador:inst12|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 5.570 ns                ;
; N/A                                     ; 174.06 MHz ( period = 5.745 ns )                    ; Registrador:inst|Saida[3]             ; Registrador:inst12|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 5.561 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; Registrador:inst|Saida[3]             ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 5.560 ns                ;
; N/A                                     ; 174.22 MHz ( period = 5.740 ns )                    ; Registrador:inst|Saida[5]             ; Registrador:inst12|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 5.543 ns                ;
; N/A                                     ; 174.25 MHz ( period = 5.739 ns )                    ; Registrador:inst8|Saida[5]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 174.25 MHz ( period = 5.739 ns )                    ; Registrador:inst8|Saida[5]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 174.25 MHz ( period = 5.739 ns )                    ; Registrador:inst|Saida[5]             ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 5.542 ns                ;
; N/A                                     ; 174.28 MHz ( period = 5.738 ns )                    ; Controler:inst15|ALUSrcA[1]           ; Registrador:inst12|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 5.538 ns                ;
; N/A                                     ; 174.31 MHz ( period = 5.737 ns )                    ; Controler:inst15|ALUSrcA[1]           ; Registrador:inst12|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 5.537 ns                ;
; N/A                                     ; 174.76 MHz ( period = 5.722 ns )                    ; Controler:inst15|ALUSrcB[0]~DUPLICATE ; Registrador:inst12|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 5.523 ns                ;
; N/A                                     ; 174.79 MHz ( period = 5.721 ns )                    ; Controler:inst15|ALUSrcB[0]~DUPLICATE ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 5.522 ns                ;
; N/A                                     ; 174.86 MHz ( period = 5.719 ns )                    ; Registrador:inst7|Saida[7]            ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 5.535 ns                ;
; N/A                                     ; 174.89 MHz ( period = 5.718 ns )                    ; Registrador:inst7|Saida[7]            ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 5.534 ns                ;
; N/A                                     ; 174.92 MHz ( period = 5.717 ns )                    ; Registrador:inst8|Saida[4]            ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 5.516 ns                ;
; N/A                                     ; 174.95 MHz ( period = 5.716 ns )                    ; Registrador:inst8|Saida[4]            ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 5.515 ns                ;
; N/A                                     ; 174.98 MHz ( period = 5.715 ns )                    ; Registrador:inst8|Saida[3]            ; Registrador:inst12|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 5.531 ns                ;
; N/A                                     ; 174.98 MHz ( period = 5.715 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst12|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 5.530 ns                ;
; N/A                                     ; 175.01 MHz ( period = 5.714 ns )                    ; Registrador:inst8|Saida[3]            ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 5.530 ns                ;
; N/A                                     ; 175.01 MHz ( period = 5.714 ns )                    ; Registrador:inst8|Saida[1]            ; Registrador:inst12|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 5.529 ns                ;
; N/A                                     ; 175.32 MHz ( period = 5.704 ns )                    ; Registrador:inst7|Saida[9]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 5.498 ns                ;
; N/A                                     ; 175.32 MHz ( period = 5.704 ns )                    ; Registrador:inst7|Saida[9]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 5.498 ns                ;
; N/A                                     ; 175.90 MHz ( period = 5.685 ns )                    ; Registrador:inst|Saida[2]             ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 5.501 ns                ;
; N/A                                     ; 175.93 MHz ( period = 5.684 ns )                    ; Registrador:inst|Saida[2]             ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 5.500 ns                ;
; N/A                                     ; 177.12 MHz ( period = 5.646 ns )                    ; Registrador:inst|Saida[7]             ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 5.462 ns                ;
; N/A                                     ; 177.15 MHz ( period = 5.645 ns )                    ; Registrador:inst|Saida[7]             ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 5.461 ns                ;
; N/A                                     ; 177.90 MHz ( period = 5.621 ns )                    ; Registrador:inst8|Saida[13]           ; Registrador:inst12|Saida[31] ; CLK        ; CLK      ; None                        ; None                      ; 5.440 ns                ;
; N/A                                     ; 177.94 MHz ( period = 5.620 ns )                    ; Registrador:inst8|Saida[13]           ; Registrador:inst12|Saida[30] ; CLK        ; CLK      ; None                        ; None                      ; 5.439 ns                ;
; N/A                                     ; 178.44 MHz ( period = 5.604 ns )                    ; Registrador:inst8|Saida[7]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 5.423 ns                ;
; N/A                                     ; 178.44 MHz ( period = 5.604 ns )                    ; Registrador:inst8|Saida[7]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 5.423 ns                ;
; N/A                                     ; 178.60 MHz ( period = 5.599 ns )                    ; Registrador:inst7|Saida[6]            ; Registrador:inst12|Saida[29] ; CLK        ; CLK      ; None                        ; None                      ; 5.392 ns                ;
; N/A                                     ; 178.60 MHz ( period = 5.599 ns )                    ; Registrador:inst7|Saida[6]            ; Registrador:inst12|Saida[28] ; CLK        ; CLK      ; None                        ; None                      ; 5.392 ns                ;
; N/A                                     ; 178.64 MHz ( period = 5.598 ns )                    ; Registrador:inst7|Saida[2]            ; Registrador:inst12|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 5.407 ns                ;
; N/A                                     ; 178.67 MHz ( period = 5.597 ns )                    ; Registrador:inst|Saida[0]             ; Registrador:inst12|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 5.413 ns                ;
; N/A                                     ; 178.67 MHz ( period = 5.597 ns )                    ; Registrador:inst7|Saida[3]            ; Registrador:inst12|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 5.413 ns                ;
; N/A                                     ; 178.67 MHz ( period = 5.597 ns )                    ; Registrador:inst7|Saida[2]            ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 5.406 ns                ;
; N/A                                     ; 178.70 MHz ( period = 5.596 ns )                    ; Registrador:inst|Saida[0]             ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 5.412 ns                ;
; N/A                                     ; 178.70 MHz ( period = 5.596 ns )                    ; Registrador:inst7|Saida[3]            ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 5.412 ns                ;
; N/A                                     ; 178.79 MHz ( period = 5.593 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst12|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 5.408 ns                ;
; N/A                                     ; 178.83 MHz ( period = 5.592 ns )                    ; Registrador:inst7|Saida[1]            ; Registrador:inst12|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 5.407 ns                ;
; N/A                                     ; 178.99 MHz ( period = 5.587 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst12|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 5.406 ns                ;
; N/A                                     ; 179.02 MHz ( period = 5.586 ns )                    ; Registrador:inst7|Saida[0]            ; Registrador:inst12|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 5.405 ns                ;
; N/A                                     ; 179.18 MHz ( period = 5.581 ns )                    ; Registrador:inst|Saida[9]             ; Registrador:inst12|Saida[26] ; CLK        ; CLK      ; None                        ; None                      ; 5.375 ns                ;
; N/A                                     ; 179.21 MHz ( period = 5.580 ns )                    ; Registrador:inst|Saida[9]             ; Registrador:inst12|Saida[27] ; CLK        ; CLK      ; None                        ; None                      ; 5.374 ns                ;
; N/A                                     ; 179.21 MHz ( period = 5.580 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst12|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 5.395 ns                ;
; N/A                                     ; 179.24 MHz ( period = 5.579 ns )                    ; Registrador:inst8|Saida[0]            ; Registrador:inst12|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 5.394 ns                ;
; N/A                                     ; 179.34 MHz ( period = 5.576 ns )                    ; Registrador:inst8|Saida[2]            ; Registrador:inst12|Saida[24] ; CLK        ; CLK      ; None                        ; None                      ; 5.392 ns                ;
; N/A                                     ; 179.37 MHz ( period = 5.575 ns )                    ; Registrador:inst8|Saida[2]            ; Registrador:inst12|Saida[25] ; CLK        ; CLK      ; None                        ; None                      ; 5.391 ns                ;
; N/A                                     ; 179.95 MHz ( period = 5.557 ns )                    ; Registrador:inst|Saida[3]             ; Registrador:inst12|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 179.99 MHz ( period = 5.556 ns )                    ; Registrador:inst|Saida[3]             ; Registrador:inst12|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 5.371 ns                ;
; N/A                                     ; 180.12 MHz ( period = 5.552 ns )                    ; Registrador:inst|Saida[5]             ; Registrador:inst12|Saida[22] ; CLK        ; CLK      ; None                        ; None                      ; 5.354 ns                ;
; N/A                                     ; 180.15 MHz ( period = 5.551 ns )                    ; Registrador:inst|Saida[5]             ; Registrador:inst12|Saida[23] ; CLK        ; CLK      ; None                        ; None                      ; 5.353 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                       ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------+
; tco                                                                                  ;
+-------+--------------+------------+----------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To     ; From Clock ;
+-------+--------------+------------+----------------------------+--------+------------+
; N/A   ; None         ; 6.902 ns   ; Registrador:inst|Saida[30] ; PC[30] ; CLK        ;
; N/A   ; None         ; 6.770 ns   ; Registrador:inst|Saida[3]  ; PC[3]  ; CLK        ;
; N/A   ; None         ; 6.610 ns   ; Registrador:inst|Saida[4]  ; PC[4]  ; CLK        ;
; N/A   ; None         ; 6.594 ns   ; Registrador:inst|Saida[9]  ; PC[9]  ; CLK        ;
; N/A   ; None         ; 6.580 ns   ; Registrador:inst|Saida[13] ; PC[13] ; CLK        ;
; N/A   ; None         ; 6.576 ns   ; Registrador:inst|Saida[16] ; PC[16] ; CLK        ;
; N/A   ; None         ; 6.525 ns   ; Registrador:inst|Saida[5]  ; PC[5]  ; CLK        ;
; N/A   ; None         ; 6.310 ns   ; Registrador:inst|Saida[10] ; PC[10] ; CLK        ;
; N/A   ; None         ; 6.260 ns   ; Registrador:inst|Saida[0]  ; PC[0]  ; CLK        ;
; N/A   ; None         ; 6.231 ns   ; Registrador:inst|Saida[12] ; PC[12] ; CLK        ;
; N/A   ; None         ; 6.216 ns   ; Registrador:inst|Saida[14] ; PC[14] ; CLK        ;
; N/A   ; None         ; 6.210 ns   ; Registrador:inst|Saida[25] ; PC[25] ; CLK        ;
; N/A   ; None         ; 6.196 ns   ; Registrador:inst|Saida[2]  ; PC[2]  ; CLK        ;
; N/A   ; None         ; 6.191 ns   ; Registrador:inst|Saida[11] ; PC[11] ; CLK        ;
; N/A   ; None         ; 6.174 ns   ; Registrador:inst|Saida[7]  ; PC[7]  ; CLK        ;
; N/A   ; None         ; 6.165 ns   ; Registrador:inst|Saida[27] ; PC[27] ; CLK        ;
; N/A   ; None         ; 6.128 ns   ; Registrador:inst|Saida[1]  ; PC[1]  ; CLK        ;
; N/A   ; None         ; 6.124 ns   ; Registrador:inst|Saida[31] ; PC[31] ; CLK        ;
; N/A   ; None         ; 6.102 ns   ; Registrador:inst|Saida[26] ; PC[26] ; CLK        ;
; N/A   ; None         ; 6.076 ns   ; Registrador:inst|Saida[15] ; PC[15] ; CLK        ;
; N/A   ; None         ; 5.985 ns   ; Registrador:inst|Saida[24] ; PC[24] ; CLK        ;
; N/A   ; None         ; 5.956 ns   ; Registrador:inst|Saida[23] ; PC[23] ; CLK        ;
; N/A   ; None         ; 5.955 ns   ; Registrador:inst|Saida[18] ; PC[18] ; CLK        ;
; N/A   ; None         ; 5.948 ns   ; Registrador:inst|Saida[22] ; PC[22] ; CLK        ;
; N/A   ; None         ; 5.879 ns   ; Registrador:inst|Saida[28] ; PC[28] ; CLK        ;
; N/A   ; None         ; 5.874 ns   ; Registrador:inst|Saida[20] ; PC[20] ; CLK        ;
; N/A   ; None         ; 5.823 ns   ; Registrador:inst|Saida[8]  ; PC[8]  ; CLK        ;
; N/A   ; None         ; 5.796 ns   ; Registrador:inst|Saida[29] ; PC[29] ; CLK        ;
; N/A   ; None         ; 5.661 ns   ; Registrador:inst|Saida[17] ; PC[17] ; CLK        ;
; N/A   ; None         ; 5.626 ns   ; Registrador:inst|Saida[21] ; PC[21] ; CLK        ;
; N/A   ; None         ; 5.526 ns   ; Registrador:inst|Saida[6]  ; PC[6]  ; CLK        ;
; N/A   ; None         ; 5.493 ns   ; Registrador:inst|Saida[19] ; PC[19] ; CLK        ;
+-------+--------------+------------+----------------------------+--------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon May 13 05:26:48 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW -c HW --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" has Internal fmax of 145.79 MHz between source register "Controler:inst15|ALUSrcB[0]" and destination register "Registrador:inst12|Saida[31]" (period= 6.859 ns)
    Info: + Longest register to register delay is 6.660 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y15_N25; Fanout = 30; REG Node = 'Controler:inst15|ALUSrcB[0]'
        Info: 2: + IC(0.588 ns) + CELL(0.053 ns) = 0.641 ns; Loc. = LCCOMB_X18_Y15_N14; Fanout = 2; COMB Node = 'MUXUlaSourceB:inst13|Mux3~0'
        Info: 3: + IC(0.374 ns) + CELL(0.378 ns) = 1.393 ns; Loc. = LCCOMB_X18_Y15_N28; Fanout = 3; COMB Node = 'Ula32:inst11|carry_temp[3]~51'
        Info: 4: + IC(0.374 ns) + CELL(0.053 ns) = 1.820 ns; Loc. = LCCOMB_X18_Y15_N8; Fanout = 3; COMB Node = 'Ula32:inst11|carry_temp[5]~47'
        Info: 5: + IC(0.307 ns) + CELL(0.053 ns) = 2.180 ns; Loc. = LCCOMB_X18_Y15_N20; Fanout = 3; COMB Node = 'Ula32:inst11|carry_temp[7]~43'
        Info: 6: + IC(0.209 ns) + CELL(0.053 ns) = 2.442 ns; Loc. = LCCOMB_X18_Y15_N16; Fanout = 3; COMB Node = 'Ula32:inst11|carry_temp[9]~39'
        Info: 7: + IC(0.597 ns) + CELL(0.053 ns) = 3.092 ns; Loc. = LCCOMB_X17_Y14_N8; Fanout = 3; COMB Node = 'Ula32:inst11|carry_temp[11]~35'
        Info: 8: + IC(0.489 ns) + CELL(0.053 ns) = 3.634 ns; Loc. = LCCOMB_X15_Y14_N24; Fanout = 3; COMB Node = 'Ula32:inst11|carry_temp[13]~31'
        Info: 9: + IC(0.305 ns) + CELL(0.053 ns) = 3.992 ns; Loc. = LCCOMB_X15_Y14_N20; Fanout = 3; COMB Node = 'Ula32:inst11|carry_temp[15]~27'
        Info: 10: + IC(0.205 ns) + CELL(0.053 ns) = 4.250 ns; Loc. = LCCOMB_X15_Y14_N16; Fanout = 3; COMB Node = 'Ula32:inst11|carry_temp[17]~23'
        Info: 11: + IC(0.231 ns) + CELL(0.053 ns) = 4.534 ns; Loc. = LCCOMB_X15_Y14_N12; Fanout = 3; COMB Node = 'Ula32:inst11|carry_temp[19]~19'
        Info: 12: + IC(0.374 ns) + CELL(0.053 ns) = 4.961 ns; Loc. = LCCOMB_X15_Y14_N8; Fanout = 3; COMB Node = 'Ula32:inst11|carry_temp[21]~15'
        Info: 13: + IC(0.302 ns) + CELL(0.053 ns) = 5.316 ns; Loc. = LCCOMB_X14_Y14_N24; Fanout = 3; COMB Node = 'Ula32:inst11|carry_temp[23]~11'
        Info: 14: + IC(0.309 ns) + CELL(0.053 ns) = 5.678 ns; Loc. = LCCOMB_X14_Y14_N20; Fanout = 3; COMB Node = 'Ula32:inst11|carry_temp[25]~7'
        Info: 15: + IC(0.220 ns) + CELL(0.053 ns) = 5.951 ns; Loc. = LCCOMB_X14_Y14_N16; Fanout = 3; COMB Node = 'Ula32:inst11|carry_temp[27]~3'
        Info: 16: + IC(0.226 ns) + CELL(0.053 ns) = 6.230 ns; Loc. = LCCOMB_X14_Y14_N30; Fanout = 2; COMB Node = 'Ula32:inst11|carry_temp[29]~1'
        Info: 17: + IC(0.222 ns) + CELL(0.053 ns) = 6.505 ns; Loc. = LCCOMB_X14_Y14_N0; Fanout = 1; COMB Node = 'Ula32:inst11|soma_temp[31]'
        Info: 18: + IC(0.000 ns) + CELL(0.155 ns) = 6.660 ns; Loc. = LCFF_X14_Y14_N1; Fanout = 33; REG Node = 'Registrador:inst12|Saida[31]'
        Info: Total cell delay = 1.328 ns ( 19.94 % )
        Info: Total interconnect delay = 5.332 ns ( 80.06 % )
    Info: - Smallest clock skew is -0.015 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.463 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1309; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X14_Y14_N1; Fanout = 33; REG Node = 'Registrador:inst12|Saida[31]'
            Info: Total cell delay = 1.472 ns ( 59.76 % )
            Info: Total interconnect delay = 0.991 ns ( 40.24 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.478 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1309; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X22_Y15_N25; Fanout = 30; REG Node = 'Controler:inst15|ALUSrcB[0]'
            Info: Total cell delay = 1.472 ns ( 59.40 % )
            Info: Total interconnect delay = 1.006 ns ( 40.60 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "CLK" to destination pin "PC[30]" through register "Registrador:inst|Saida[30]" is 6.902 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.485 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1309; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X23_Y12_N7; Fanout = 2; REG Node = 'Registrador:inst|Saida[30]'
        Info: Total cell delay = 1.472 ns ( 59.24 % )
        Info: Total interconnect delay = 1.013 ns ( 40.76 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.323 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y12_N7; Fanout = 2; REG Node = 'Registrador:inst|Saida[30]'
        Info: 2: + IC(2.179 ns) + CELL(2.144 ns) = 4.323 ns; Loc. = PIN_K22; Fanout = 0; PIN Node = 'PC[30]'
        Info: Total cell delay = 2.144 ns ( 49.60 % )
        Info: Total interconnect delay = 2.179 ns ( 50.40 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Mon May 13 05:26:49 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:03


