

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_123_3'
================================================================
* Date:           Sat Nov 12 21:20:42 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization.prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  5.199 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        3|    65546|  21.000 ns|  0.459 ms|    3|  65546|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_123_3  |        1|    65544|         2|          1|          1|  1 ~ 65544|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.19>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dst_buff, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 120000, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%output_line_num_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %output_line_num"   --->   Operation 7 'read' 'output_line_num_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%icmp_ln34_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln34_1"   --->   Operation 8 'read' 'icmp_ln34_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %i_1"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body189"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = load i17 %i_1" [top.cpp:123]   --->   Operation 11 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.43ns)   --->   "%icmp_ln123 = icmp_eq  i17 %i, i17 65544" [top.cpp:123]   --->   Operation 12 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 65544, i64 32772"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.10ns)   --->   "%add_ln123 = add i17 %i, i17 1" [top.cpp:123]   --->   Operation 14 'add' 'add_ln123' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %for.body189.split, void %for.body189.for.end328_crit_edge.exitStub" [top.cpp:123]   --->   Operation 15 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i17 %i" [top.cpp:123]   --->   Operation 16 'zext' 'zext_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln123 = trunc i17 %i" [top.cpp:123]   --->   Operation 17 'trunc' 'trunc_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln123_1 = trunc i17 %i" [top.cpp:123]   --->   Operation 18 'trunc' 'trunc_ln123_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln123_2 = trunc i17 %i" [top.cpp:123]   --->   Operation 19 'trunc' 'trunc_ln123_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln123_3 = trunc i17 %i" [top.cpp:123]   --->   Operation 20 'trunc' 'trunc_ln123_3' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln123_4 = trunc i17 %i" [top.cpp:123]   --->   Operation 21 'trunc' 'trunc_ln123_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln124 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [top.cpp:124]   --->   Operation 22 'specpipeline' 'specpipeline_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [top.cpp:123]   --->   Operation 23 'specloopname' 'specloopname_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.43ns)   --->   "%icmp_ln126 = icmp_eq  i17 %i, i17 %output_line_num_read" [top.cpp:126]   --->   Operation 24 'icmp' 'icmp_ln126' <Predicate = (!icmp_ln123)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln126 = br i1 %icmp_ln126, void %if.else192, void %for.body189.for.end328_crit_edge.exitStub" [top.cpp:126]   --->   Operation 25 'br' 'br_ln126' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln34_1_read, void %if.then194, void %if.else282" [top.cpp:128]   --->   Operation 26 'br' 'br_ln128' <Predicate = (!icmp_ln123 & !icmp_ln126)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.43ns)   --->   "%icmp_ln129 = icmp_ult  i17 %i, i17 8000" [top.cpp:129]   --->   Operation 27 'icmp' 'icmp_ln129' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %land.lhs.true203, void %if.then196" [top.cpp:129]   --->   Operation 28 'br' 'br_ln129' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.43ns)   --->   "%icmp_ln132 = icmp_ult  i17 %i, i17 16000" [top.cpp:132]   --->   Operation 29 'icmp' 'icmp_ln132' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %land.lhs.true213, void %if.then205" [top.cpp:132]   --->   Operation 30 'br' 'br_ln132' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.43ns)   --->   "%icmp_ln135 = icmp_ult  i17 %i, i17 24000" [top.cpp:135]   --->   Operation 31 'icmp' 'icmp_ln135' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %land.lhs.true223, void %if.then215" [top.cpp:135]   --->   Operation 32 'br' 'br_ln135' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.43ns)   --->   "%icmp_ln138 = icmp_ult  i17 %i, i17 32000" [top.cpp:138]   --->   Operation 33 'icmp' 'icmp_ln138' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %land.lhs.true233, void %if.then225" [top.cpp:138]   --->   Operation 34 'br' 'br_ln138' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.43ns)   --->   "%icmp_ln141 = icmp_ult  i17 %i, i17 36008" [top.cpp:141]   --->   Operation 35 'icmp' 'icmp_ln141' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.54ns)   --->   "%add_ln142 = add i12 %trunc_ln123_2, i12 768" [top.cpp:142]   --->   Operation 36 'add' 'add_ln142' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i12 %add_ln142" [top.cpp:141]   --->   Operation 37 'zext' 'zext_ln141' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %land.lhs.true243, void %if.then235" [top.cpp:141]   --->   Operation 38 'br' 'br_ln141' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.43ns)   --->   "%icmp_ln144 = icmp_ult  i17 %i, i17 37008" [top.cpp:144]   --->   Operation 39 'icmp' 'icmp_ln144' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %land.lhs.true254, void %if.then245" [top.cpp:144]   --->   Operation 40 'br' 'br_ln144' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (2.43ns)   --->   "%icmp_ln147 = icmp_ult  i17 %i, i17 41016" [top.cpp:147]   --->   Operation 41 'icmp' 'icmp_ln147' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %if.then267, void %if.then256" [top.cpp:147]   --->   Operation 42 'br' 'br_ln147' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.94ns)   --->   "%add_ln151 = add i15 %trunc_ln123_1, i15 24520" [top.cpp:151]   --->   Operation 43 'add' 'add_ln151' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144 & !icmp_ln147)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln151, i32 2, i32 14" [top.cpp:151]   --->   Operation 44 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144 & !icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i13 %lshr_ln2" [top.cpp:151]   --->   Operation 45 'zext' 'zext_ln151' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144 & !icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%string_2_addr_5 = getelementptr i8 %string_2, i64 0, i64 %zext_ln151" [top.cpp:151]   --->   Operation 46 'getelementptr' 'string_2_addr_5' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144 & !icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%string_2_1_addr_5 = getelementptr i8 %string_2_1, i64 0, i64 %zext_ln151" [top.cpp:151]   --->   Operation 47 'getelementptr' 'string_2_1_addr_5' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144 & !icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%string_2_2_addr_5 = getelementptr i8 %string_2_2, i64 0, i64 %zext_ln151" [top.cpp:151]   --->   Operation 48 'getelementptr' 'string_2_2_addr_5' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144 & !icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%string_2_3_addr_5 = getelementptr i8 %string_2_3, i64 0, i64 %zext_ln151" [top.cpp:151]   --->   Operation 49 'getelementptr' 'string_2_3_addr_5' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144 & !icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (3.25ns)   --->   "%string_2_load_1 = load i13 %string_2_addr_5" [top.cpp:151]   --->   Operation 50 'load' 'string_2_load_1' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144 & !icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6132> <RAM>
ST_1 : Operation 51 [2/2] (3.25ns)   --->   "%string_2_1_load_1 = load i13 %string_2_1_addr_5" [top.cpp:151]   --->   Operation 51 'load' 'string_2_1_load_1' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144 & !icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6132> <RAM>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%string_2_2_load_1 = load i13 %string_2_2_addr_5" [top.cpp:151]   --->   Operation 52 'load' 'string_2_2_load_1' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144 & !icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6132> <RAM>
ST_1 : Operation 53 [2/2] (3.25ns)   --->   "%string_2_3_load_1 = load i13 %string_2_3_addr_5" [top.cpp:151]   --->   Operation 53 'load' 'string_2_3_load_1' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144 & !icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6132> <RAM>
ST_1 : Operation 54 [1/1] (1.54ns)   --->   "%add_ln148 = add i12 %trunc_ln123_2, i12 3952" [top.cpp:148]   --->   Operation 54 'add' 'add_ln148' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144 & icmp_ln147)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i12 %add_ln148" [top.cpp:148]   --->   Operation 55 'zext' 'zext_ln148' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144 & icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%string_pos_2_addr_2 = getelementptr i8 %string_pos_2, i64 0, i64 %zext_ln148" [top.cpp:148]   --->   Operation 56 'getelementptr' 'string_pos_2_addr_2' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144 & icmp_ln147)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (3.25ns)   --->   "%string_pos_2_load_1 = load i12 %string_pos_2_addr_2" [top.cpp:148]   --->   Operation 57 'load' 'string_pos_2_load_1' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144 & icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4008> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end276"   --->   Operation 58 'br' 'br_ln0' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.73ns)   --->   "%add_ln145 = add i10 %trunc_ln123_4, i10 856" [top.cpp:145]   --->   Operation 59 'add' 'add_ln145' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & icmp_ln144)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i10 %add_ln145" [top.cpp:145]   --->   Operation 60 'zext' 'zext_ln145' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%string_1_addr_1 = getelementptr i8 %string_1, i64 0, i64 %zext_ln145" [top.cpp:145]   --->   Operation 61 'getelementptr' 'string_1_addr_1' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & icmp_ln144)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (3.25ns)   --->   "%string_1_load_1 = load i10 %string_1_addr_1" [top.cpp:145]   --->   Operation 62 'load' 'string_1_load_1' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & icmp_ln144)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end277"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%string_pos_1_addr = getelementptr i8 %string_pos_1, i64 0, i64 %zext_ln141" [top.cpp:142]   --->   Operation 64 'getelementptr' 'string_pos_1_addr' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (3.25ns)   --->   "%string_pos_1_load_1 = load i12 %string_pos_1_addr" [top.cpp:142]   --->   Operation 65 'load' 'string_pos_1_load_1' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4008> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end278"   --->   Operation 66 'br' 'br_ln0' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.67ns)   --->   "%add_ln139 = add i13 %trunc_ln123_3, i13 576" [top.cpp:139]   --->   Operation 67 'add' 'add_ln139' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & icmp_ln138)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i13 %add_ln139" [top.cpp:139]   --->   Operation 68 'zext' 'zext_ln139' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%double_2_addr = getelementptr i8 %double_2, i64 0, i64 %zext_ln139" [top.cpp:139]   --->   Operation 69 'getelementptr' 'double_2_addr' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (3.25ns)   --->   "%double_2_load = load i13 %double_2_addr" [top.cpp:139]   --->   Operation 70 'load' 'double_2_load' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & icmp_ln138)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8000> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end279"   --->   Operation 71 'br' 'br_ln0' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.67ns)   --->   "%add_ln136 = add i13 %trunc_ln123_3, i13 384" [top.cpp:136]   --->   Operation 72 'add' 'add_ln136' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & icmp_ln135)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i13 %add_ln136" [top.cpp:136]   --->   Operation 73 'zext' 'zext_ln136' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & icmp_ln135)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%double_1_addr = getelementptr i8 %double_1, i64 0, i64 %zext_ln136" [top.cpp:136]   --->   Operation 74 'getelementptr' 'double_1_addr' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & icmp_ln135)> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (3.25ns)   --->   "%double_1_load = load i13 %double_1_addr" [top.cpp:136]   --->   Operation 75 'load' 'double_1_load' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & icmp_ln135)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8000> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end280"   --->   Operation 76 'br' 'br_ln0' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.67ns)   --->   "%add_ln133 = add i13 %trunc_ln123_3, i13 192" [top.cpp:133]   --->   Operation 77 'add' 'add_ln133' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & icmp_ln132)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i13 %add_ln133" [top.cpp:133]   --->   Operation 78 'zext' 'zext_ln133' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%int_2_addr = getelementptr i8 %int_2, i64 0, i64 %zext_ln133" [top.cpp:133]   --->   Operation 79 'getelementptr' 'int_2_addr' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & icmp_ln132)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (3.25ns)   --->   "%int_2_load = load i13 %int_2_addr" [top.cpp:133]   --->   Operation 80 'load' 'int_2_load' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129 & icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8000> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end281"   --->   Operation 81 'br' 'br_ln0' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & !icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%int_1_addr = getelementptr i8 %int_1, i64 0, i64 %zext_ln123" [top.cpp:130]   --->   Operation 82 'getelementptr' 'int_1_addr' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & icmp_ln129)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (3.25ns)   --->   "%int_1_load = load i13 %int_1_addr" [top.cpp:130]   --->   Operation 83 'load' 'int_1_load' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read & icmp_ln129)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8000> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln153 = br void %for.inc325" [top.cpp:153]   --->   Operation 84 'br' 'br_ln153' <Predicate = (!icmp_ln123 & !icmp_ln126 & !icmp_ln34_1_read)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (2.43ns)   --->   "%icmp_ln156 = icmp_ult  i17 %i, i17 4008" [top.cpp:156]   --->   Operation 85 'icmp' 'icmp_ln156' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %icmp_ln156, void %land.lhs.true291, void %if.then284" [top.cpp:156]   --->   Operation 86 'br' 'br_ln156' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (2.43ns)   --->   "%icmp_ln159 = icmp_ult  i17 %i, i17 5008" [top.cpp:159]   --->   Operation 87 'icmp' 'icmp_ln159' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %land.lhs.true301, void %if.then293" [top.cpp:159]   --->   Operation 88 'br' 'br_ln159' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (2.43ns)   --->   "%icmp_ln162 = icmp_ult  i17 %i, i17 9016" [top.cpp:162]   --->   Operation 89 'icmp' 'icmp_ln162' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %icmp_ln162, void %land.lhs.true311, void %if.then303" [top.cpp:162]   --->   Operation 90 'br' 'br_ln162' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (2.43ns)   --->   "%icmp_ln165 = icmp_ult  i17 %i, i17 33544" [top.cpp:165]   --->   Operation 91 'icmp' 'icmp_ln165' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & !icmp_ln162)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %icmp_ln165, void %if.end319, void %if.then313" [top.cpp:165]   --->   Operation 92 'br' 'br_ln165' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & !icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.94ns)   --->   "%add_ln166 = add i15 %trunc_ln123_1, i15 23752" [top.cpp:166]   --->   Operation 93 'add' 'add_ln166' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & !icmp_ln162 & icmp_ln165)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln166, i32 2, i32 14" [top.cpp:166]   --->   Operation 94 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & !icmp_ln162 & icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i13 %lshr_ln1" [top.cpp:166]   --->   Operation 95 'zext' 'zext_ln166' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & !icmp_ln162 & icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%string_2_addr_2 = getelementptr i8 %string_2, i64 0, i64 %zext_ln166" [top.cpp:166]   --->   Operation 96 'getelementptr' 'string_2_addr_2' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & !icmp_ln162 & icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%string_2_1_addr_2 = getelementptr i8 %string_2_1, i64 0, i64 %zext_ln166" [top.cpp:166]   --->   Operation 97 'getelementptr' 'string_2_1_addr_2' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & !icmp_ln162 & icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%string_2_2_addr_2 = getelementptr i8 %string_2_2, i64 0, i64 %zext_ln166" [top.cpp:166]   --->   Operation 98 'getelementptr' 'string_2_2_addr_2' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & !icmp_ln162 & icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%string_2_3_addr_2 = getelementptr i8 %string_2_3, i64 0, i64 %zext_ln166" [top.cpp:166]   --->   Operation 99 'getelementptr' 'string_2_3_addr_2' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & !icmp_ln162 & icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 100 [2/2] (3.25ns)   --->   "%string_2_load = load i13 %string_2_addr_2" [top.cpp:166]   --->   Operation 100 'load' 'string_2_load' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & !icmp_ln162 & icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6132> <RAM>
ST_1 : Operation 101 [2/2] (3.25ns)   --->   "%string_2_1_load = load i13 %string_2_1_addr_2" [top.cpp:166]   --->   Operation 101 'load' 'string_2_1_load' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & !icmp_ln162 & icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6132> <RAM>
ST_1 : Operation 102 [2/2] (3.25ns)   --->   "%string_2_2_load = load i13 %string_2_2_addr_2" [top.cpp:166]   --->   Operation 102 'load' 'string_2_2_load' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & !icmp_ln162 & icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6132> <RAM>
ST_1 : Operation 103 [2/2] (3.25ns)   --->   "%string_2_3_load = load i13 %string_2_3_addr_2" [top.cpp:166]   --->   Operation 103 'load' 'string_2_3_load' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & !icmp_ln162 & icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6132> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end320"   --->   Operation 104 'br' 'br_ln0' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & !icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (1.54ns)   --->   "%add_ln163 = add i12 %trunc_ln123_2, i12 3184" [top.cpp:163]   --->   Operation 105 'add' 'add_ln163' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & icmp_ln162)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i12 %add_ln163" [top.cpp:163]   --->   Operation 106 'zext' 'zext_ln163' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%string_pos_2_addr = getelementptr i8 %string_pos_2, i64 0, i64 %zext_ln163" [top.cpp:163]   --->   Operation 107 'getelementptr' 'string_pos_2_addr' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & icmp_ln162)> <Delay = 0.00>
ST_1 : Operation 108 [2/2] (3.25ns)   --->   "%string_pos_2_load = load i12 %string_pos_2_addr" [top.cpp:163]   --->   Operation 108 'load' 'string_pos_2_load' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & icmp_ln162)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4008> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end321"   --->   Operation 109 'br' 'br_ln0' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.73ns)   --->   "%add_ln160 = add i10 %trunc_ln123_4, i10 88" [top.cpp:160]   --->   Operation 110 'add' 'add_ln160' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156 & icmp_ln159)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i10 %add_ln160" [top.cpp:160]   --->   Operation 111 'zext' 'zext_ln160' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156 & icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%string_1_addr = getelementptr i8 %string_1, i64 0, i64 %zext_ln160" [top.cpp:160]   --->   Operation 112 'getelementptr' 'string_1_addr' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156 & icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 113 [2/2] (3.25ns)   --->   "%string_1_load = load i10 %string_1_addr" [top.cpp:160]   --->   Operation 113 'load' 'string_1_load' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156 & icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end322"   --->   Operation 114 'br' 'br_ln0' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & !icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%string_pos_1_addr_1 = getelementptr i8 %string_pos_1, i64 0, i64 %zext_ln123" [top.cpp:157]   --->   Operation 115 'getelementptr' 'string_pos_1_addr_1' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 116 [2/2] (3.25ns)   --->   "%string_pos_1_load = load i12 %string_pos_1_addr_1" [top.cpp:157]   --->   Operation 116 'load' 'string_pos_1_load' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read & icmp_ln156)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4008> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc325"   --->   Operation 117 'br' 'br_ln0' <Predicate = (!icmp_ln123 & !icmp_ln126 & icmp_ln34_1_read)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln123 = store i17 %add_ln123, i17 %i_1" [top.cpp:123]   --->   Operation 118 'store' 'store_ln123' <Predicate = (!icmp_ln123 & !icmp_ln126)> <Delay = 1.58>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln123 = br void %for.body189" [top.cpp:123]   --->   Operation 119 'br' 'br_ln123' <Predicate = (!icmp_ln123 & !icmp_ln126)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 164 'ret' 'ret_ln0' <Predicate = (icmp_ln126) | (icmp_ln123)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 120 [1/2] (3.25ns)   --->   "%string_2_load_1 = load i13 %string_2_addr_5" [top.cpp:151]   --->   Operation 120 'load' 'string_2_load_1' <Predicate = (!icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144 & !icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6132> <RAM>
ST_2 : Operation 121 [1/2] (3.25ns)   --->   "%string_2_1_load_1 = load i13 %string_2_1_addr_5" [top.cpp:151]   --->   Operation 121 'load' 'string_2_1_load_1' <Predicate = (!icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144 & !icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6132> <RAM>
ST_2 : Operation 122 [1/2] (3.25ns)   --->   "%string_2_2_load_1 = load i13 %string_2_2_addr_5" [top.cpp:151]   --->   Operation 122 'load' 'string_2_2_load_1' <Predicate = (!icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144 & !icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6132> <RAM>
ST_2 : Operation 123 [1/2] (3.25ns)   --->   "%string_2_3_load_1 = load i13 %string_2_3_addr_5" [top.cpp:151]   --->   Operation 123 'load' 'string_2_3_load_1' <Predicate = (!icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144 & !icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6132> <RAM>
ST_2 : Operation 124 [1/1] (1.82ns)   --->   "%p_1 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %string_2_load_1, i8 %string_2_1_load_1, i8 %string_2_2_load_1, i8 %string_2_3_load_1, i2 %trunc_ln123" [top.cpp:151]   --->   Operation 124 'mux' 'p_1' <Predicate = (!icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144 & !icmp_ln147)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln151 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %dst_buff, i8 %p_1" [top.cpp:151]   --->   Operation 125 'write' 'write_ln151' <Predicate = (!icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144 & !icmp_ln147)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end275"   --->   Operation 126 'br' 'br_ln0' <Predicate = (!icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144 & !icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 127 [1/2] (3.25ns)   --->   "%string_pos_2_load_1 = load i12 %string_pos_2_addr_2" [top.cpp:148]   --->   Operation 127 'load' 'string_pos_2_load_1' <Predicate = (!icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144 & icmp_ln147)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4008> <RAM>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln148 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %dst_buff, i8 %string_pos_2_load_1" [top.cpp:148]   --->   Operation 128 'write' 'write_ln148' <Predicate = (!icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144 & icmp_ln147)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln149 = br void %if.end275" [top.cpp:149]   --->   Operation 129 'br' 'br_ln149' <Predicate = (!icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & !icmp_ln144 & icmp_ln147)> <Delay = 0.00>
ST_2 : Operation 130 [1/2] (3.25ns)   --->   "%string_1_load_1 = load i10 %string_1_addr_1" [top.cpp:145]   --->   Operation 130 'load' 'string_1_load_1' <Predicate = (!icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & icmp_ln144)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln145 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %dst_buff, i8 %string_1_load_1" [top.cpp:145]   --->   Operation 131 'write' 'write_ln145' <Predicate = (!icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & icmp_ln144)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln146 = br void %if.end276" [top.cpp:146]   --->   Operation 132 'br' 'br_ln146' <Predicate = (!icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & !icmp_ln141 & icmp_ln144)> <Delay = 0.00>
ST_2 : Operation 133 [1/2] (3.25ns)   --->   "%string_pos_1_load_1 = load i12 %string_pos_1_addr" [top.cpp:142]   --->   Operation 133 'load' 'string_pos_1_load_1' <Predicate = (!icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4008> <RAM>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%write_ln142 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %dst_buff, i8 %string_pos_1_load_1" [top.cpp:142]   --->   Operation 134 'write' 'write_ln142' <Predicate = (!icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & icmp_ln141)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln143 = br void %if.end277" [top.cpp:143]   --->   Operation 135 'br' 'br_ln143' <Predicate = (!icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & !icmp_ln138 & icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 136 [1/2] (3.25ns)   --->   "%double_2_load = load i13 %double_2_addr" [top.cpp:139]   --->   Operation 136 'load' 'double_2_load' <Predicate = (!icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & icmp_ln138)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8000> <RAM>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%write_ln139 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %dst_buff, i8 %double_2_load" [top.cpp:139]   --->   Operation 137 'write' 'write_ln139' <Predicate = (!icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & icmp_ln138)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln140 = br void %if.end278" [top.cpp:140]   --->   Operation 138 'br' 'br_ln140' <Predicate = (!icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & !icmp_ln135 & icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 139 [1/2] (3.25ns)   --->   "%double_1_load = load i13 %double_1_addr" [top.cpp:136]   --->   Operation 139 'load' 'double_1_load' <Predicate = (!icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & icmp_ln135)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8000> <RAM>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%write_ln136 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %dst_buff, i8 %double_1_load" [top.cpp:136]   --->   Operation 140 'write' 'write_ln136' <Predicate = (!icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & icmp_ln135)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln137 = br void %if.end279" [top.cpp:137]   --->   Operation 141 'br' 'br_ln137' <Predicate = (!icmp_ln34_1_read & !icmp_ln129 & !icmp_ln132 & icmp_ln135)> <Delay = 0.00>
ST_2 : Operation 142 [1/2] (3.25ns)   --->   "%int_2_load = load i13 %int_2_addr" [top.cpp:133]   --->   Operation 142 'load' 'int_2_load' <Predicate = (!icmp_ln34_1_read & !icmp_ln129 & icmp_ln132)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8000> <RAM>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%write_ln133 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %dst_buff, i8 %int_2_load" [top.cpp:133]   --->   Operation 143 'write' 'write_ln133' <Predicate = (!icmp_ln34_1_read & !icmp_ln129 & icmp_ln132)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln134 = br void %if.end280" [top.cpp:134]   --->   Operation 144 'br' 'br_ln134' <Predicate = (!icmp_ln34_1_read & !icmp_ln129 & icmp_ln132)> <Delay = 0.00>
ST_2 : Operation 145 [1/2] (3.25ns)   --->   "%int_1_load = load i13 %int_1_addr" [top.cpp:130]   --->   Operation 145 'load' 'int_1_load' <Predicate = (!icmp_ln34_1_read & icmp_ln129)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8000> <RAM>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%write_ln130 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %dst_buff, i8 %int_1_load" [top.cpp:130]   --->   Operation 146 'write' 'write_ln130' <Predicate = (!icmp_ln34_1_read & icmp_ln129)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln131 = br void %if.end281" [top.cpp:131]   --->   Operation 147 'br' 'br_ln131' <Predicate = (!icmp_ln34_1_read & icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 148 [1/2] (3.25ns)   --->   "%string_2_load = load i13 %string_2_addr_2" [top.cpp:166]   --->   Operation 148 'load' 'string_2_load' <Predicate = (icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & !icmp_ln162 & icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6132> <RAM>
ST_2 : Operation 149 [1/2] (3.25ns)   --->   "%string_2_1_load = load i13 %string_2_1_addr_2" [top.cpp:166]   --->   Operation 149 'load' 'string_2_1_load' <Predicate = (icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & !icmp_ln162 & icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6132> <RAM>
ST_2 : Operation 150 [1/2] (3.25ns)   --->   "%string_2_2_load = load i13 %string_2_2_addr_2" [top.cpp:166]   --->   Operation 150 'load' 'string_2_2_load' <Predicate = (icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & !icmp_ln162 & icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6132> <RAM>
ST_2 : Operation 151 [1/2] (3.25ns)   --->   "%string_2_3_load = load i13 %string_2_3_addr_2" [top.cpp:166]   --->   Operation 151 'load' 'string_2_3_load' <Predicate = (icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & !icmp_ln162 & icmp_ln165)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6132> <RAM>
ST_2 : Operation 152 [1/1] (1.82ns)   --->   "%p_s = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i2, i8 %string_2_load, i8 %string_2_1_load, i8 %string_2_2_load, i8 %string_2_3_load, i2 %trunc_ln123" [top.cpp:166]   --->   Operation 152 'mux' 'p_s' <Predicate = (icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & !icmp_ln162 & icmp_ln165)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%write_ln166 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %dst_buff, i8 %p_s" [top.cpp:166]   --->   Operation 153 'write' 'write_ln166' <Predicate = (icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & !icmp_ln162 & icmp_ln165)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln167 = br void %if.end319" [top.cpp:167]   --->   Operation 154 'br' 'br_ln167' <Predicate = (icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & !icmp_ln162 & icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 155 [1/2] (3.25ns)   --->   "%string_pos_2_load = load i12 %string_pos_2_addr" [top.cpp:163]   --->   Operation 155 'load' 'string_pos_2_load' <Predicate = (icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & icmp_ln162)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4008> <RAM>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%write_ln163 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %dst_buff, i8 %string_pos_2_load" [top.cpp:163]   --->   Operation 156 'write' 'write_ln163' <Predicate = (icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & icmp_ln162)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln164 = br void %if.end320" [top.cpp:164]   --->   Operation 157 'br' 'br_ln164' <Predicate = (icmp_ln34_1_read & !icmp_ln156 & !icmp_ln159 & icmp_ln162)> <Delay = 0.00>
ST_2 : Operation 158 [1/2] (3.25ns)   --->   "%string_1_load = load i10 %string_1_addr" [top.cpp:160]   --->   Operation 158 'load' 'string_1_load' <Predicate = (icmp_ln34_1_read & !icmp_ln156 & icmp_ln159)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1000> <RAM>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%write_ln160 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %dst_buff, i8 %string_1_load" [top.cpp:160]   --->   Operation 159 'write' 'write_ln160' <Predicate = (icmp_ln34_1_read & !icmp_ln156 & icmp_ln159)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln161 = br void %if.end321" [top.cpp:161]   --->   Operation 160 'br' 'br_ln161' <Predicate = (icmp_ln34_1_read & !icmp_ln156 & icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 161 [1/2] (3.25ns)   --->   "%string_pos_1_load = load i12 %string_pos_1_addr_1" [top.cpp:157]   --->   Operation 161 'load' 'string_pos_1_load' <Predicate = (icmp_ln34_1_read & icmp_ln156)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4008> <RAM>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%write_ln157 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %dst_buff, i8 %string_pos_1_load" [top.cpp:157]   --->   Operation 162 'write' 'write_ln157' <Predicate = (icmp_ln34_1_read & icmp_ln156)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln158 = br void %if.end322" [top.cpp:158]   --->   Operation 163 'br' 'br_ln158' <Predicate = (icmp_ln34_1_read & icmp_ln156)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7ns, clock uncertainty: 0ns.

 <State 1>: 5.2ns
The critical path consists of the following:
	'alloca' operation ('i') [15]  (0 ns)
	'load' operation ('i', top.cpp:123) on local variable 'i' [22]  (0 ns)
	'add' operation ('add_ln151', top.cpp:151) [64]  (1.94 ns)
	'getelementptr' operation ('string_2_addr_5', top.cpp:151) [67]  (0 ns)
	'load' operation ('string_2_load_1', top.cpp:151) on array 'string_2' [71]  (3.25 ns)

 <State 2>: 5.08ns
The critical path consists of the following:
	'load' operation ('string_2_load_1', top.cpp:151) on array 'string_2' [71]  (3.25 ns)
	'mux' operation ('p_1', top.cpp:151) [75]  (1.83 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
