

Microchip MPLAB XC8 Assembler V3.10 build 20250813170317 
                                                                                               Sun Feb  1 09:48:56 2026

Microchip MPLAB XC8 C Compiler v3.10 (Free license) build 20250813170317 Og1 
     1                           	processor	16F877A
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     7                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
     8                           	dabs	1,0x7E,2
     9     0000                     
    10                           ; Generated 12/10/2023 GMT
    11                           ; 
    12                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    13                           ; All rights reserved.
    14                           ; 
    15                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    16                           ; 
    17                           ; Redistribution and use in source and binary forms, with or without modification, are
    18                           ; permitted provided that the following conditions are met:
    19                           ; 
    20                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    21                           ;        conditions and the following disclaimer.
    22                           ; 
    23                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    24                           ;        of conditions and the following disclaimer in the documentation and/or other
    25                           ;        materials provided with the distribution. Publication is not required when
    26                           ;        this file is used in an embedded application.
    27                           ; 
    28                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    29                           ;        software without specific prior written permission.
    30                           ; 
    31                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    32                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    33                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    34                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    35                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    36                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    37                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    38                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    39                           ; 
    40                           ; 
    41                           ; Code-generator required, PIC16F877A Definitions
    42                           ; 
    43                           ; SFR Addresses
    44     0004                     fsr             equ	4
    45     0004                     fsr0            equ	4
    46     0000                     indf            equ	0
    47     0000                     indf0           equ	0
    48     0002                     pc              equ	2
    49     0002                     pcl             equ	2
    50     000A                     pclath          equ	10
    51     0003                     status          equ	3
    52     0000                     INDF            equ	0	;# 
    53     0001                     TMR0            equ	1	;# 
    54     0002                     PCL             equ	2	;# 
    55     0003                     STATUS          equ	3	;# 
    56     0004                     FSR             equ	4	;# 
    57     0005                     PORTA           equ	5	;# 
    58     0006                     PORTB           equ	6	;# 
    59     0007                     PORTC           equ	7	;# 
    60     0008                     PORTD           equ	8	;# 
    61     0009                     PORTE           equ	9	;# 
    62     000A                     PCLATH          equ	10	;# 
    63     000B                     INTCON          equ	11	;# 
    64     000C                     PIR1            equ	12	;# 
    65     000D                     PIR2            equ	13	;# 
    66     000E                     TMR1            equ	14	;# 
    67     000E                     TMR1L           equ	14	;# 
    68     000F                     TMR1H           equ	15	;# 
    69     0010                     T1CON           equ	16	;# 
    70     0011                     TMR2            equ	17	;# 
    71     0012                     T2CON           equ	18	;# 
    72     0013                     SSPBUF          equ	19	;# 
    73     0014                     SSPCON          equ	20	;# 
    74     0015                     CCPR1           equ	21	;# 
    75     0015                     CCPR1L          equ	21	;# 
    76     0016                     CCPR1H          equ	22	;# 
    77     0017                     CCP1CON         equ	23	;# 
    78     0018                     RCSTA           equ	24	;# 
    79     0019                     TXREG           equ	25	;# 
    80     001A                     RCREG           equ	26	;# 
    81     001B                     CCPR2           equ	27	;# 
    82     001B                     CCPR2L          equ	27	;# 
    83     001C                     CCPR2H          equ	28	;# 
    84     001D                     CCP2CON         equ	29	;# 
    85     001E                     ADRESH          equ	30	;# 
    86     001F                     ADCON0          equ	31	;# 
    87     0081                     OPTION_REG      equ	129	;# 
    88     0085                     TRISA           equ	133	;# 
    89     0086                     TRISB           equ	134	;# 
    90     0087                     TRISC           equ	135	;# 
    91     0088                     TRISD           equ	136	;# 
    92     0089                     TRISE           equ	137	;# 
    93     008C                     PIE1            equ	140	;# 
    94     008D                     PIE2            equ	141	;# 
    95     008E                     PCON            equ	142	;# 
    96     0091                     SSPCON2         equ	145	;# 
    97     0092                     PR2             equ	146	;# 
    98     0093                     SSPADD          equ	147	;# 
    99     0094                     SSPSTAT         equ	148	;# 
   100     0098                     TXSTA           equ	152	;# 
   101     0099                     SPBRG           equ	153	;# 
   102     009C                     CMCON           equ	156	;# 
   103     009D                     CVRCON          equ	157	;# 
   104     009E                     ADRESL          equ	158	;# 
   105     009F                     ADCON1          equ	159	;# 
   106     010C                     EEDATA          equ	268	;# 
   107     010D                     EEADR           equ	269	;# 
   108     010E                     EEDATH          equ	270	;# 
   109     010F                     EEADRH          equ	271	;# 
   110     018C                     EECON1          equ	396	;# 
   111     018D                     EECON2          equ	397	;# 
   112     0000                     INDF            equ	0	;# 
   113     0001                     TMR0            equ	1	;# 
   114     0002                     PCL             equ	2	;# 
   115     0003                     STATUS          equ	3	;# 
   116     0004                     FSR             equ	4	;# 
   117     0005                     PORTA           equ	5	;# 
   118     0006                     PORTB           equ	6	;# 
   119     0007                     PORTC           equ	7	;# 
   120     0008                     PORTD           equ	8	;# 
   121     0009                     PORTE           equ	9	;# 
   122     000A                     PCLATH          equ	10	;# 
   123     000B                     INTCON          equ	11	;# 
   124     000C                     PIR1            equ	12	;# 
   125     000D                     PIR2            equ	13	;# 
   126     000E                     TMR1            equ	14	;# 
   127     000E                     TMR1L           equ	14	;# 
   128     000F                     TMR1H           equ	15	;# 
   129     0010                     T1CON           equ	16	;# 
   130     0011                     TMR2            equ	17	;# 
   131     0012                     T2CON           equ	18	;# 
   132     0013                     SSPBUF          equ	19	;# 
   133     0014                     SSPCON          equ	20	;# 
   134     0015                     CCPR1           equ	21	;# 
   135     0015                     CCPR1L          equ	21	;# 
   136     0016                     CCPR1H          equ	22	;# 
   137     0017                     CCP1CON         equ	23	;# 
   138     0018                     RCSTA           equ	24	;# 
   139     0019                     TXREG           equ	25	;# 
   140     001A                     RCREG           equ	26	;# 
   141     001B                     CCPR2           equ	27	;# 
   142     001B                     CCPR2L          equ	27	;# 
   143     001C                     CCPR2H          equ	28	;# 
   144     001D                     CCP2CON         equ	29	;# 
   145     001E                     ADRESH          equ	30	;# 
   146     001F                     ADCON0          equ	31	;# 
   147     0081                     OPTION_REG      equ	129	;# 
   148     0085                     TRISA           equ	133	;# 
   149     0086                     TRISB           equ	134	;# 
   150     0087                     TRISC           equ	135	;# 
   151     0088                     TRISD           equ	136	;# 
   152     0089                     TRISE           equ	137	;# 
   153     008C                     PIE1            equ	140	;# 
   154     008D                     PIE2            equ	141	;# 
   155     008E                     PCON            equ	142	;# 
   156     0091                     SSPCON2         equ	145	;# 
   157     0092                     PR2             equ	146	;# 
   158     0093                     SSPADD          equ	147	;# 
   159     0094                     SSPSTAT         equ	148	;# 
   160     0098                     TXSTA           equ	152	;# 
   161     0099                     SPBRG           equ	153	;# 
   162     009C                     CMCON           equ	156	;# 
   163     009D                     CVRCON          equ	157	;# 
   164     009E                     ADRESL          equ	158	;# 
   165     009F                     ADCON1          equ	159	;# 
   166     010C                     EEDATA          equ	268	;# 
   167     010D                     EEADR           equ	269	;# 
   168     010E                     EEDATH          equ	270	;# 
   169     010F                     EEADRH          equ	271	;# 
   170     018C                     EECON1          equ	396	;# 
   171     018D                     EECON2          equ	397	;# 
   172     0008                     _PORTD          set	8
   173     0030                     _RB0            set	48
   174     0088                     _TRISD          set	136
   175     0430                     _TRISB0         set	1072
   176                           
   177                           	psect	cinit
   178     07FC                     start_initialization:	
   179                           ; #config settings
   180                           
   181     07FC                     __initialization:
   182     07FC                     end_of_initialization:	
   183                           ;End of C runtime variable initialization code
   184                           
   185     07FC                     __end_of__initialization:
   186     07FC  0183               	clrf	3
   187     07FD  120A  118A  2FAC   	ljmp	_main	;jump to C main() function
   188                           
   189                           	psect	cstackCOMMON
   190     0070                     __pcstackCOMMON:
   191     0070                     ?_main:
   192     0070                     ??_main:	
   193                           ; 1 bytes @ 0x0
   194                           
   195                           
   196                           ; 1 bytes @ 0x0
   197     0070                     	ds	3
   198                           
   199                           	psect	maintext
   200     07AC                     __pmaintext:	
   201 ;;
   202 ;;Main: autosize = 0, tempsize = 3, incstack = 0, save=0
   203 ;;
   204 ;; *************** function _main *****************
   205 ;; Defined at:
   206 ;;		line 18 in file "master_pic.c"
   207 ;; Parameters:    Size  Location     Type
   208 ;;		None
   209 ;; Auto vars:     Size  Location     Type
   210 ;;		None
   211 ;; Return value:  Size  Location     Type
   212 ;;                  1    wreg      void 
   213 ;; Registers used:
   214 ;;		wreg, status,2
   215 ;; Tracked objects:
   216 ;;		On entry : B00/0
   217 ;;		On exit  : 0/0
   218 ;;		Unchanged: 0/0
   219 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   220 ;;      Params:         0       0       0       0       0
   221 ;;      Locals:         0       0       0       0       0
   222 ;;      Temps:          3       0       0       0       0
   223 ;;      Totals:         3       0       0       0       0
   224 ;;Total ram usage:        3 bytes
   225 ;; This function calls:
   226 ;;		Nothing
   227 ;; This function is called by:
   228 ;;		Startup code after reset
   229 ;; This function uses a non-reentrant model
   230 ;;
   231                           
   232     07AC                     _main:	
   233                           ;psect for function _main
   234                           
   235     07AC                     l562:	
   236                           ;incstack = 0
   237                           ; Regs used in _main: [wreg+status,2]
   238                           
   239                           
   240                           ;master_pic.c: 19:         _delay((unsigned long)((1000)*(20000000/4000.0)));
   241     07AC  1683               	bsf	3,5	;RP0=1, select bank1
   242     07AD  1303               	bcf	3,6	;RP1=0, select bank1
   243     07AE  0188               	clrf	8	;volatile
   244     07AF                     l564:
   245                           
   246                           ;master_pic.c: 20: 
   247     07AF  1006               	bcf	6,0	;volatile
   248                           
   249                           ;master_pic.c: 22:         _delay((unsigned long)((1000)*(20000000/4000.0)));
   250     07B0  1283               	bcf	3,5	;RP0=0, select bank0
   251     07B1  1303               	bcf	3,6	;RP1=0, select bank0
   252     07B2  0188               	clrf	8	;volatile
   253     07B3                     l566:
   254                           
   255                           ;master_pic.c: 23:     }
   256     07B3  1006               	bcf	6,0	;volatile
   257     07B4                     l568:
   258     07B4  3001               	movlw	1
   259     07B5  1283               	bcf	3,5	;RP0=0, select bank0
   260     07B6  1303               	bcf	3,6	;RP1=0, select bank0
   261     07B7  0088               	movwf	8	;volatile
   262     07B8                     l570:
   263     07B8  1406               	bsf	6,0	;volatile
   264     07B9                     l572:
   265     07B9  301A               	movlw	26
   266     07BA  00F2               	movwf	??_main+2
   267     07BB  305E               	movlw	94
   268     07BC  00F1               	movwf	??_main+1
   269     07BD  306E               	movlw	110
   270     07BE  00F0               	movwf	??_main
   271     07BF                     u17:
   272     07BF  0BF0               	decfsz	??_main,f
   273     07C0  2FBF               	goto	u17
   274     07C1  0BF1               	decfsz	??_main+1,f
   275     07C2  2FBF               	goto	u17
   276     07C3  0BF2               	decfsz	??_main+2,f
   277     07C4  2FBF               	goto	u17
   278     07C5  0000               	nop
   279     07C6                     l574:
   280     07C6  1283               	bcf	3,5	;RP0=0, select bank0
   281     07C7  1303               	bcf	3,6	;RP1=0, select bank0
   282     07C8  1006               	bcf	6,0	;volatile
   283     07C9                     l576:
   284     07C9  301A               	movlw	26
   285     07CA  00F2               	movwf	??_main+2
   286     07CB  305E               	movlw	94
   287     07CC  00F1               	movwf	??_main+1
   288     07CD  306E               	movlw	110
   289     07CE  00F0               	movwf	??_main
   290     07CF                     u27:
   291     07CF  0BF0               	decfsz	??_main,f
   292     07D0  2FCF               	goto	u27
   293     07D1  0BF1               	decfsz	??_main+1,f
   294     07D2  2FCF               	goto	u27
   295     07D3  0BF2               	decfsz	??_main+2,f
   296     07D4  2FCF               	goto	u27
   297     07D5  0000               	nop
   298     07D6                     l578:
   299     07D6  3002               	movlw	2
   300     07D7  1283               	bcf	3,5	;RP0=0, select bank0
   301     07D8  1303               	bcf	3,6	;RP1=0, select bank0
   302     07D9  0088               	movwf	8	;volatile
   303     07DA                     l580:
   304     07DA  1406               	bsf	6,0	;volatile
   305     07DB                     l582:
   306     07DB  301A               	movlw	26
   307     07DC  00F2               	movwf	??_main+2
   308     07DD  305E               	movlw	94
   309     07DE  00F1               	movwf	??_main+1
   310     07DF  306E               	movlw	110
   311     07E0  00F0               	movwf	??_main
   312     07E1                     u37:
   313     07E1  0BF0               	decfsz	??_main,f
   314     07E2  2FE1               	goto	u37
   315     07E3  0BF1               	decfsz	??_main+1,f
   316     07E4  2FE1               	goto	u37
   317     07E5  0BF2               	decfsz	??_main+2,f
   318     07E6  2FE1               	goto	u37
   319     07E7  0000               	nop
   320     07E8                     l584:
   321     07E8  1283               	bcf	3,5	;RP0=0, select bank0
   322     07E9  1303               	bcf	3,6	;RP1=0, select bank0
   323     07EA  1006               	bcf	6,0	;volatile
   324     07EB                     l586:
   325     07EB  301A               	movlw	26
   326     07EC  00F2               	movwf	??_main+2
   327     07ED  305E               	movlw	94
   328     07EE  00F1               	movwf	??_main+1
   329     07EF  306E               	movlw	110
   330     07F0  00F0               	movwf	??_main
   331     07F1                     u47:
   332     07F1  0BF0               	decfsz	??_main,f
   333     07F2  2FF1               	goto	u47
   334     07F3  0BF1               	decfsz	??_main+1,f
   335     07F4  2FF1               	goto	u47
   336     07F5  0BF2               	decfsz	??_main+2,f
   337     07F6  2FF1               	goto	u47
   338     07F7  0000               	nop
   339     07F8  2FB4               	goto	l568
   340     07F9  120A  118A  2800   	ljmp	start
   341     07FC                     __end_of_main:
   342     0002                     ___latbits      equ	2
   343     007E                     btemp           set	126	;btemp
   344     007E                     btemp0          set	126
   345     007F                     btemp1          set	127
   346     007E                     wtemp0          set	126
   347     007F                     wtemp0a         set	127
   348     007F                     ttemp0a         set	127
   349     0080                     ltemp0a         set	128
   350                           
   351                           	psect	config
   352                           
   353                           ;Config register CONFIG @ 0x2007
   354                           ;	Oscillator Selection bits
   355                           ;	FOSC = HS, HS oscillator
   356                           ;	Watchdog Timer Enable bit
   357                           ;	WDTE = OFF, WDT disabled
   358                           ;	Power-up Timer Enable bit
   359                           ;	PWRTE = OFF, PWRT disabled
   360                           ;	Brown-out Reset Enable bit
   361                           ;	BOREN = OFF, BOR disabled
   362                           ;	Low-Voltage (Single-Supply) In-Circuit Serial Programming Enable bit
   363                           ;	LVP = OFF, RB3 is digital I/O, HV on MCLR must be used for programming
   364                           ;	Data EEPROM Memory Code Protection bit
   365                           ;	CPD = OFF, Data EEPROM code protection off
   366                           ;	Flash Program Memory Write Enable bits
   367                           ;	WRT = OFF, Write protection off; all program memory may be written to by EECON control
   368                           ;	In-Circuit Debugger Mode bit
   369                           ;	DEBUG = 0x1, unprogrammed default
   370                           ;	Flash Program Memory Code Protection bit
   371                           ;	CP = OFF, Code protection off
   372     2007                     	org	8199
   373     2007  3F3A               	dw	16186

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      3       3
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0       0
                                              0 COMMON     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      3       3     21.4%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       3      0.0%


Microchip Technology PIC Macro Assembler V3.10 build 20250813170317 
Symbol Table                                                                                   Sun Feb  1 09:48:56 2026

                     u17 07BF                       u27 07CF                       u37 07E1  
                     u47 07F1                      l570 07B8                      l562 07AC  
                    l580 07DA                      l572 07B9                      l564 07AF  
                    l582 07DB                      l574 07C6                      l566 07B3  
                    l584 07E8                      l576 07C9                      l568 07B4  
                    l586 07EB                      l578 07D6                      _RB0 0030  
                   _main 07AC                     btemp 007E                     start 0000  
                  ?_main 0070                    _PORTD 0008                    _TRISD 0088  
                  btemp0 007E                    btemp1 007F                    status 0003  
                  wtemp0 007E          __initialization 07FC             __end_of_main 07FC  
                 ??_main 0070                   _TRISB0 0430                   ltemp0a 0080  
                 ttemp0a 007F                   wtemp0a 007F  __end_of__initialization 07FC  
         __pcstackCOMMON 0070               __pmaintext 07AC     end_of_initialization 07FC  
    start_initialization 07FC                ___latbits 0002  
