// Seed: 275576590
module module_0;
endmodule
module module_1 (
    output wire id_0,
    output wor  id_1
);
  assign id_0 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_0 = 32'd86,
    parameter id_3 = 32'd69,
    parameter id_8 = 32'd32
) (
    output supply0 _id_0,
    input uwire id_1,
    output logic id_2,
    input uwire _id_3,
    input wor id_4,
    input uwire id_5
);
  module_0 modCall_1 ();
  wire [1 : 1] id_7;
  parameter id_8 = -1'h0;
  logic [-1 'b0 : id_0] id_9[id_8 : -1] = id_3#(
      .id_1(id_8),
      .id_7(id_8),
      .id_9(-1),
      .id_7(1),
      .id_5(-1'b0),
      .id_3(id_8),
      .id_3(1)
  );
  wire id_10;
  parameter id_11 = id_8;
  assign id_9[-1'b0-:id_3] = -1'h0;
  always @(negedge -1'b0) begin : LABEL_0
    if (-1) begin : LABEL_1
      $clog2(id_8);
      ;
      id_2 = id_8;
    end
  end
  parameter id_12 = id_11;
endmodule
