static int pci171x_ai_check_chanlist(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_cmd *cmd)\r\n{\r\nstruct pci1710_private *devpriv = dev->private;\r\nunsigned int chan0 = CR_CHAN(cmd->chanlist[0]);\r\nunsigned int last_aref = CR_AREF(cmd->chanlist[0]);\r\nunsigned int next_chan = (chan0 + 1) % s->n_chan;\r\nunsigned int chansegment[32];\r\nunsigned int seglen;\r\nint i;\r\nif (cmd->chanlist_len == 1) {\r\ndevpriv->saved_seglen = cmd->chanlist_len;\r\nreturn 0;\r\n}\r\nchansegment[0] = cmd->chanlist[0];\r\nfor (i = 1; i < cmd->chanlist_len; i++) {\r\nunsigned int chan = CR_CHAN(cmd->chanlist[i]);\r\nunsigned int aref = CR_AREF(cmd->chanlist[i]);\r\nif (cmd->chanlist[0] == cmd->chanlist[i])\r\nbreak;\r\nif (aref == AREF_DIFF && (chan & 1)) {\r\ndev_err(dev->class_dev,\r\n"Odd channel cannot be differential input!\n");\r\nreturn -EINVAL;\r\n}\r\nif (last_aref == AREF_DIFF)\r\nnext_chan = (next_chan + 1) % s->n_chan;\r\nif (chan != next_chan) {\r\ndev_err(dev->class_dev,\r\n"channel list must be continuous! chanlist[%i]=%d but must be %d or %d!\n",\r\ni, chan, next_chan, chan0);\r\nreturn -EINVAL;\r\n}\r\nchansegment[i] = cmd->chanlist[i];\r\nlast_aref = aref;\r\n}\r\nseglen = i;\r\nfor (i = 0; i < cmd->chanlist_len; i++) {\r\nif (cmd->chanlist[i] != chansegment[i % seglen]) {\r\ndev_err(dev->class_dev,\r\n"bad channel, reference or range number! chanlist[%i]=%d,%d,%d and not %d,%d,%d!\n",\r\ni, CR_CHAN(chansegment[i]),\r\nCR_RANGE(chansegment[i]),\r\nCR_AREF(chansegment[i]),\r\nCR_CHAN(cmd->chanlist[i % seglen]),\r\nCR_RANGE(cmd->chanlist[i % seglen]),\r\nCR_AREF(chansegment[i % seglen]));\r\nreturn -EINVAL;\r\n}\r\n}\r\ndevpriv->saved_seglen = seglen;\r\nreturn 0;\r\n}\r\nstatic void pci171x_ai_setup_chanlist(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nunsigned int *chanlist,\r\nunsigned int n_chan,\r\nunsigned int seglen)\r\n{\r\nconst struct boardtype *board = dev->board_ptr;\r\nstruct pci1710_private *devpriv = dev->private;\r\nunsigned int first_chan = CR_CHAN(chanlist[0]);\r\nunsigned int last_chan = CR_CHAN(chanlist[seglen - 1]);\r\nunsigned int i;\r\nfor (i = 0; i < seglen; i++) {\r\nunsigned int chan = CR_CHAN(chanlist[i]);\r\nunsigned int range = CR_RANGE(chanlist[i]);\r\nunsigned int aref = CR_AREF(chanlist[i]);\r\nunsigned int rangeval;\r\nrangeval = board->rangecode_ai[range];\r\nif (aref == AREF_DIFF)\r\nrangeval |= 0x0020;\r\noutw(chan | (chan << 8), dev->iobase + PCI171x_MUX);\r\noutw(rangeval, dev->iobase + PCI171x_RANGE);\r\ndevpriv->act_chanlist[i] = chan;\r\n}\r\nfor ( ; i < n_chan; i++)\r\ndevpriv->act_chanlist[i] = CR_CHAN(chanlist[i]);\r\ndevpriv->ai_et_MuxVal = first_chan | (last_chan << 8);\r\noutw(devpriv->ai_et_MuxVal, dev->iobase + PCI171x_MUX);\r\n}\r\nstatic int pci171x_ai_eoc(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned long context)\r\n{\r\nunsigned int status;\r\nstatus = inw(dev->iobase + PCI171x_STATUS);\r\nif ((status & Status_FE) == 0)\r\nreturn 0;\r\nreturn -EBUSY;\r\n}\r\nstatic int pci171x_ai_read_sample(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nunsigned int cur_chan,\r\nunsigned int *val)\r\n{\r\nconst struct boardtype *board = dev->board_ptr;\r\nstruct pci1710_private *devpriv = dev->private;\r\nunsigned int sample;\r\nunsigned int chan;\r\nsample = inw(dev->iobase + PCI171x_AD_DATA);\r\nif (!board->is_pci1713) {\r\nchan = sample >> 12;\r\nif (chan != devpriv->act_chanlist[cur_chan]) {\r\ndev_err(dev->class_dev,\r\n"A/D data droput: received from channel %d, expected %d\n",\r\nchan, devpriv->act_chanlist[cur_chan]);\r\nreturn -ENODATA;\r\n}\r\n}\r\n*val = sample & s->maxdata;\r\nreturn 0;\r\n}\r\nstatic int pci171x_ai_insn_read(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nstruct pci1710_private *devpriv = dev->private;\r\nint ret = 0;\r\nint i;\r\ndevpriv->CntrlReg &= Control_CNT0;\r\ndevpriv->CntrlReg |= Control_SW;\r\noutw(devpriv->CntrlReg, dev->iobase + PCI171x_CONTROL);\r\noutb(0, dev->iobase + PCI171x_CLRFIFO);\r\noutb(0, dev->iobase + PCI171x_CLRINT);\r\npci171x_ai_setup_chanlist(dev, s, &insn->chanspec, 1, 1);\r\nfor (i = 0; i < insn->n; i++) {\r\nunsigned int val;\r\noutw(0, dev->iobase + PCI171x_SOFTTRG);\r\nret = comedi_timeout(dev, s, insn, pci171x_ai_eoc, 0);\r\nif (ret)\r\nbreak;\r\nret = pci171x_ai_read_sample(dev, s, 0, &val);\r\nif (ret)\r\nbreak;\r\ndata[i] = val;\r\n}\r\noutb(0, dev->iobase + PCI171x_CLRFIFO);\r\noutb(0, dev->iobase + PCI171x_CLRINT);\r\nreturn ret ? ret : insn->n;\r\n}\r\nstatic int pci171x_ao_insn_write(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nstruct pci1710_private *devpriv = dev->private;\r\nunsigned int chan = CR_CHAN(insn->chanspec);\r\nunsigned int range = CR_RANGE(insn->chanspec);\r\nunsigned int reg = chan ? PCI171x_DA2 : PCI171x_DA1;\r\nunsigned int val = s->readback[chan];\r\nint i;\r\ndevpriv->da_ranges &= ~(1 << (chan << 1));\r\ndevpriv->da_ranges |= (range << (chan << 1));\r\noutw(devpriv->da_ranges, dev->iobase + PCI171x_DAREF);\r\nfor (i = 0; i < insn->n; i++) {\r\nval = data[i];\r\noutw(val, dev->iobase + reg);\r\n}\r\ns->readback[chan] = val;\r\nreturn insn->n;\r\n}\r\nstatic int pci171x_di_insn_bits(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\ndata[1] = inw(dev->iobase + PCI171x_DI);\r\nreturn insn->n;\r\n}\r\nstatic int pci171x_do_insn_bits(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nif (comedi_dio_update_state(s, data))\r\noutw(s->state, dev->iobase + PCI171x_DO);\r\ndata[1] = s->state;\r\nreturn insn->n;\r\n}\r\nstatic int pci1720_ao_insn_write(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nstruct pci1710_private *devpriv = dev->private;\r\nunsigned int chan = CR_CHAN(insn->chanspec);\r\nunsigned int range = CR_RANGE(insn->chanspec);\r\nunsigned int val;\r\nint i;\r\nval = devpriv->da_ranges & (~(0x03 << (chan << 1)));\r\nval |= (range << (chan << 1));\r\nif (val != devpriv->da_ranges) {\r\noutb(val, dev->iobase + PCI1720_RANGE);\r\ndevpriv->da_ranges = val;\r\n}\r\nval = s->readback[chan];\r\nfor (i = 0; i < insn->n; i++) {\r\nval = data[i];\r\noutw(val, dev->iobase + PCI1720_DA0 + (chan << 1));\r\noutb(0, dev->iobase + PCI1720_SYNCOUT);\r\n}\r\ns->readback[chan] = val;\r\nreturn insn->n;\r\n}\r\nstatic int pci171x_ai_cancel(struct comedi_device *dev,\r\nstruct comedi_subdevice *s)\r\n{\r\nstruct pci1710_private *devpriv = dev->private;\r\ndevpriv->CntrlReg &= Control_CNT0;\r\ndevpriv->CntrlReg |= Control_SW;\r\noutw(devpriv->CntrlReg, dev->iobase + PCI171x_CONTROL);\r\ncomedi_8254_pacer_enable(dev->pacer, 1, 2, false);\r\noutb(0, dev->iobase + PCI171x_CLRFIFO);\r\noutb(0, dev->iobase + PCI171x_CLRINT);\r\nreturn 0;\r\n}\r\nstatic void pci1710_handle_every_sample(struct comedi_device *dev,\r\nstruct comedi_subdevice *s)\r\n{\r\nstruct comedi_cmd *cmd = &s->async->cmd;\r\nunsigned int status;\r\nunsigned int val;\r\nint ret;\r\nstatus = inw(dev->iobase + PCI171x_STATUS);\r\nif (status & Status_FE) {\r\ndev_dbg(dev->class_dev, "A/D FIFO empty (%4x)\n", status);\r\ns->async->events |= COMEDI_CB_ERROR;\r\nreturn;\r\n}\r\nif (status & Status_FF) {\r\ndev_dbg(dev->class_dev,\r\n"A/D FIFO Full status (Fatal Error!) (%4x)\n", status);\r\ns->async->events |= COMEDI_CB_ERROR;\r\nreturn;\r\n}\r\noutb(0, dev->iobase + PCI171x_CLRINT);\r\nfor (; !(inw(dev->iobase + PCI171x_STATUS) & Status_FE);) {\r\nret = pci171x_ai_read_sample(dev, s, s->async->cur_chan, &val);\r\nif (ret) {\r\ns->async->events |= COMEDI_CB_ERROR;\r\nbreak;\r\n}\r\ncomedi_buf_write_samples(s, &val, 1);\r\nif (cmd->stop_src == TRIG_COUNT &&\r\ns->async->scans_done >= cmd->stop_arg) {\r\ns->async->events |= COMEDI_CB_EOA;\r\nbreak;\r\n}\r\n}\r\noutb(0, dev->iobase + PCI171x_CLRINT);\r\n}\r\nstatic void pci1710_handle_fifo(struct comedi_device *dev,\r\nstruct comedi_subdevice *s)\r\n{\r\nstruct pci1710_private *devpriv = dev->private;\r\nstruct comedi_async *async = s->async;\r\nstruct comedi_cmd *cmd = &async->cmd;\r\nunsigned int status;\r\nint i;\r\nstatus = inw(dev->iobase + PCI171x_STATUS);\r\nif (!(status & Status_FH)) {\r\ndev_dbg(dev->class_dev, "A/D FIFO not half full!\n");\r\nasync->events |= COMEDI_CB_ERROR;\r\nreturn;\r\n}\r\nif (status & Status_FF) {\r\ndev_dbg(dev->class_dev,\r\n"A/D FIFO Full status (Fatal Error!)\n");\r\nasync->events |= COMEDI_CB_ERROR;\r\nreturn;\r\n}\r\nfor (i = 0; i < devpriv->max_samples; i++) {\r\nunsigned int val;\r\nint ret;\r\nret = pci171x_ai_read_sample(dev, s, s->async->cur_chan, &val);\r\nif (ret) {\r\ns->async->events |= COMEDI_CB_ERROR;\r\nbreak;\r\n}\r\nif (!comedi_buf_write_samples(s, &val, 1))\r\nbreak;\r\nif (cmd->stop_src == TRIG_COUNT &&\r\nasync->scans_done >= cmd->stop_arg) {\r\nasync->events |= COMEDI_CB_EOA;\r\nbreak;\r\n}\r\n}\r\noutb(0, dev->iobase + PCI171x_CLRINT);\r\n}\r\nstatic irqreturn_t interrupt_service_pci1710(int irq, void *d)\r\n{\r\nstruct comedi_device *dev = d;\r\nstruct pci1710_private *devpriv = dev->private;\r\nstruct comedi_subdevice *s;\r\nstruct comedi_cmd *cmd;\r\nif (!dev->attached)\r\nreturn IRQ_NONE;\r\ns = dev->read_subdev;\r\ncmd = &s->async->cmd;\r\nif (!(inw(dev->iobase + PCI171x_STATUS) & Status_IRQ))\r\nreturn IRQ_NONE;\r\nif (devpriv->ai_et) {\r\ndevpriv->ai_et = 0;\r\ndevpriv->CntrlReg &= Control_CNT0;\r\ndevpriv->CntrlReg |= Control_SW;\r\noutw(devpriv->CntrlReg, dev->iobase + PCI171x_CONTROL);\r\ndevpriv->CntrlReg = devpriv->ai_et_CntrlReg;\r\noutb(0, dev->iobase + PCI171x_CLRFIFO);\r\noutb(0, dev->iobase + PCI171x_CLRINT);\r\noutw(devpriv->ai_et_MuxVal, dev->iobase + PCI171x_MUX);\r\noutw(devpriv->CntrlReg, dev->iobase + PCI171x_CONTROL);\r\ncomedi_8254_pacer_enable(dev->pacer, 1, 2, true);\r\nreturn IRQ_HANDLED;\r\n}\r\nif (cmd->flags & CMDF_WAKE_EOS)\r\npci1710_handle_every_sample(dev, s);\r\nelse\r\npci1710_handle_fifo(dev, s);\r\ncomedi_handle_events(dev, s);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int pci171x_ai_cmd(struct comedi_device *dev, struct comedi_subdevice *s)\r\n{\r\nstruct pci1710_private *devpriv = dev->private;\r\nstruct comedi_cmd *cmd = &s->async->cmd;\r\npci171x_ai_setup_chanlist(dev, s, cmd->chanlist, cmd->chanlist_len,\r\ndevpriv->saved_seglen);\r\noutb(0, dev->iobase + PCI171x_CLRFIFO);\r\noutb(0, dev->iobase + PCI171x_CLRINT);\r\ndevpriv->CntrlReg &= Control_CNT0;\r\nif ((cmd->flags & CMDF_WAKE_EOS) == 0)\r\ndevpriv->CntrlReg |= Control_ONEFH;\r\nif (cmd->convert_src == TRIG_TIMER) {\r\ncomedi_8254_update_divisors(dev->pacer);\r\ndevpriv->CntrlReg |= Control_PACER | Control_IRQEN;\r\nif (cmd->start_src == TRIG_EXT) {\r\ndevpriv->ai_et_CntrlReg = devpriv->CntrlReg;\r\ndevpriv->CntrlReg &=\r\n~(Control_PACER | Control_ONEFH | Control_GATE);\r\ndevpriv->CntrlReg |= Control_EXT;\r\ndevpriv->ai_et = 1;\r\n} else {\r\ndevpriv->ai_et = 0;\r\n}\r\noutw(devpriv->CntrlReg, dev->iobase + PCI171x_CONTROL);\r\nif (cmd->start_src == TRIG_NOW)\r\ncomedi_8254_pacer_enable(dev->pacer, 1, 2, true);\r\n} else {\r\ndevpriv->CntrlReg |= Control_EXT | Control_IRQEN;\r\noutw(devpriv->CntrlReg, dev->iobase + PCI171x_CONTROL);\r\n}\r\nreturn 0;\r\n}\r\nstatic int pci171x_ai_cmdtest(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_cmd *cmd)\r\n{\r\nint err = 0;\r\nerr |= comedi_check_trigger_src(&cmd->start_src, TRIG_NOW | TRIG_EXT);\r\nerr |= comedi_check_trigger_src(&cmd->scan_begin_src, TRIG_FOLLOW);\r\nerr |= comedi_check_trigger_src(&cmd->convert_src,\r\nTRIG_TIMER | TRIG_EXT);\r\nerr |= comedi_check_trigger_src(&cmd->scan_end_src, TRIG_COUNT);\r\nerr |= comedi_check_trigger_src(&cmd->stop_src, TRIG_COUNT | TRIG_NONE);\r\nif (err)\r\nreturn 1;\r\nerr |= comedi_check_trigger_is_unique(cmd->start_src);\r\nerr |= comedi_check_trigger_is_unique(cmd->convert_src);\r\nerr |= comedi_check_trigger_is_unique(cmd->stop_src);\r\nif (err)\r\nreturn 2;\r\nerr |= comedi_check_trigger_arg_is(&cmd->start_arg, 0);\r\nerr |= comedi_check_trigger_arg_is(&cmd->scan_begin_arg, 0);\r\nif (cmd->convert_src == TRIG_TIMER)\r\nerr |= comedi_check_trigger_arg_min(&cmd->convert_arg, 10000);\r\nelse\r\nerr |= comedi_check_trigger_arg_is(&cmd->convert_arg, 0);\r\nerr |= comedi_check_trigger_arg_is(&cmd->scan_end_arg,\r\ncmd->chanlist_len);\r\nif (cmd->stop_src == TRIG_COUNT)\r\nerr |= comedi_check_trigger_arg_min(&cmd->stop_arg, 1);\r\nelse\r\nerr |= comedi_check_trigger_arg_is(&cmd->stop_arg, 0);\r\nif (err)\r\nreturn 3;\r\nif (cmd->convert_src == TRIG_TIMER) {\r\nunsigned int arg = cmd->convert_arg;\r\ncomedi_8254_cascade_ns_to_timer(dev->pacer, &arg, cmd->flags);\r\nerr |= comedi_check_trigger_arg_is(&cmd->convert_arg, arg);\r\n}\r\nif (err)\r\nreturn 4;\r\nerr |= pci171x_ai_check_chanlist(dev, s, cmd);\r\nif (err)\r\nreturn 5;\r\nreturn 0;\r\n}\r\nstatic int pci171x_insn_counter_config(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nstruct pci1710_private *devpriv = dev->private;\r\nswitch (data[0]) {\r\ncase INSN_CONFIG_SET_CLOCK_SRC:\r\nswitch (data[1]) {\r\ncase 0:\r\ndevpriv->ai_et_CntrlReg &= ~Control_CNT0;\r\nbreak;\r\ncase 1:\r\ndevpriv->ai_et_CntrlReg |= Control_CNT0;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\noutw(devpriv->ai_et_CntrlReg, dev->iobase + PCI171x_CONTROL);\r\nbreak;\r\ncase INSN_CONFIG_GET_CLOCK_SRC:\r\nif (devpriv->ai_et_CntrlReg & Control_CNT0) {\r\ndata[1] = 1;\r\ndata[2] = 0;\r\n} else {\r\ndata[1] = 0;\r\ndata[2] = I8254_OSC_BASE_10MHZ;\r\n}\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn insn->n;\r\n}\r\nstatic int pci171x_reset(struct comedi_device *dev)\r\n{\r\nconst struct boardtype *board = dev->board_ptr;\r\nstruct pci1710_private *devpriv = dev->private;\r\ndevpriv->CntrlReg = Control_SW | Control_CNT0;\r\noutw(devpriv->CntrlReg, dev->iobase + PCI171x_CONTROL);\r\noutb(0, dev->iobase + PCI171x_CLRFIFO);\r\noutb(0, dev->iobase + PCI171x_CLRINT);\r\ndevpriv->da_ranges = 0;\r\nif (board->has_ao) {\r\noutb(devpriv->da_ranges, dev->iobase + PCI171x_DAREF);\r\noutw(0, dev->iobase + PCI171x_DA1);\r\noutw(0, dev->iobase + PCI171x_DA2);\r\n}\r\noutw(0, dev->iobase + PCI171x_DO);\r\noutb(0, dev->iobase + PCI171x_CLRFIFO);\r\noutb(0, dev->iobase + PCI171x_CLRINT);\r\nreturn 0;\r\n}\r\nstatic int pci1720_reset(struct comedi_device *dev)\r\n{\r\nstruct pci1710_private *devpriv = dev->private;\r\noutb(Syncont_SC0, dev->iobase + PCI1720_SYNCONT);\r\ndevpriv->da_ranges = 0xAA;\r\noutb(devpriv->da_ranges, dev->iobase + PCI1720_RANGE);\r\noutw(0x0800, dev->iobase + PCI1720_DA0);\r\noutw(0x0800, dev->iobase + PCI1720_DA1);\r\noutw(0x0800, dev->iobase + PCI1720_DA2);\r\noutw(0x0800, dev->iobase + PCI1720_DA3);\r\noutb(0, dev->iobase + PCI1720_SYNCOUT);\r\nreturn 0;\r\n}\r\nstatic int pci1710_reset(struct comedi_device *dev)\r\n{\r\nconst struct boardtype *board = dev->board_ptr;\r\nif (board->is_pci1720)\r\nreturn pci1720_reset(dev);\r\nreturn pci171x_reset(dev);\r\n}\r\nstatic int pci1710_auto_attach(struct comedi_device *dev,\r\nunsigned long context)\r\n{\r\nstruct pci_dev *pcidev = comedi_to_pci_dev(dev);\r\nconst struct boardtype *board = NULL;\r\nstruct pci1710_private *devpriv;\r\nstruct comedi_subdevice *s;\r\nint ret, subdev, n_subdevices;\r\nif (context < ARRAY_SIZE(boardtypes))\r\nboard = &boardtypes[context];\r\nif (!board)\r\nreturn -ENODEV;\r\ndev->board_ptr = board;\r\ndev->board_name = board->name;\r\ndevpriv = comedi_alloc_devpriv(dev, sizeof(*devpriv));\r\nif (!devpriv)\r\nreturn -ENOMEM;\r\nret = comedi_pci_enable(dev);\r\nif (ret)\r\nreturn ret;\r\ndev->iobase = pci_resource_start(pcidev, 2);\r\ndev->pacer = comedi_8254_init(dev->iobase + PCI171X_TIMER_BASE,\r\nI8254_OSC_BASE_10MHZ, I8254_IO16, 0);\r\nif (!dev->pacer)\r\nreturn -ENOMEM;\r\nn_subdevices = 0;\r\nif (board->n_aichan)\r\nn_subdevices++;\r\nif (board->has_ao)\r\nn_subdevices++;\r\nif (board->has_di_do)\r\nn_subdevices += 2;\r\nif (board->has_counter)\r\nn_subdevices++;\r\nret = comedi_alloc_subdevices(dev, n_subdevices);\r\nif (ret)\r\nreturn ret;\r\npci1710_reset(dev);\r\nif (board->has_irq && pcidev->irq) {\r\nret = request_irq(pcidev->irq, interrupt_service_pci1710,\r\nIRQF_SHARED, dev->board_name, dev);\r\nif (ret == 0)\r\ndev->irq = pcidev->irq;\r\n}\r\nsubdev = 0;\r\nif (board->n_aichan) {\r\ns = &dev->subdevices[subdev];\r\ns->type = COMEDI_SUBD_AI;\r\ns->subdev_flags = SDF_READABLE | SDF_COMMON | SDF_GROUND;\r\nif (board->has_diff_ai)\r\ns->subdev_flags |= SDF_DIFF;\r\ns->n_chan = board->n_aichan;\r\ns->maxdata = 0x0fff;\r\ns->range_table = board->rangelist_ai;\r\ns->insn_read = pci171x_ai_insn_read;\r\nif (dev->irq) {\r\ndev->read_subdev = s;\r\ns->subdev_flags |= SDF_CMD_READ;\r\ns->len_chanlist = s->n_chan;\r\ns->do_cmdtest = pci171x_ai_cmdtest;\r\ns->do_cmd = pci171x_ai_cmd;\r\ns->cancel = pci171x_ai_cancel;\r\n}\r\nsubdev++;\r\n}\r\nif (board->has_ao) {\r\ns = &dev->subdevices[subdev];\r\ns->type = COMEDI_SUBD_AO;\r\ns->subdev_flags = SDF_WRITABLE | SDF_GROUND | SDF_COMMON;\r\ns->maxdata = 0x0fff;\r\nif (board->is_pci1720) {\r\ns->n_chan = 4;\r\ns->range_table = &pci1720_ao_range;\r\ns->insn_write = pci1720_ao_insn_write;\r\n} else {\r\ns->n_chan = 2;\r\ns->range_table = &pci171x_ao_range;\r\ns->insn_write = pci171x_ao_insn_write;\r\n}\r\nret = comedi_alloc_subdev_readback(s);\r\nif (ret)\r\nreturn ret;\r\nif (board->is_pci1720) {\r\nint i;\r\nfor (i = 0; i < s->n_chan; i++)\r\ns->readback[i] = 0x0800;\r\n}\r\nsubdev++;\r\n}\r\nif (board->has_di_do) {\r\ns = &dev->subdevices[subdev];\r\ns->type = COMEDI_SUBD_DI;\r\ns->subdev_flags = SDF_READABLE;\r\ns->n_chan = 16;\r\ns->maxdata = 1;\r\ns->range_table = &range_digital;\r\ns->insn_bits = pci171x_di_insn_bits;\r\nsubdev++;\r\ns = &dev->subdevices[subdev];\r\ns->type = COMEDI_SUBD_DO;\r\ns->subdev_flags = SDF_WRITABLE;\r\ns->n_chan = 16;\r\ns->maxdata = 1;\r\ns->range_table = &range_digital;\r\ns->insn_bits = pci171x_do_insn_bits;\r\nsubdev++;\r\n}\r\nif (board->has_counter) {\r\ns = &dev->subdevices[subdev];\r\ncomedi_8254_subdevice_init(s, dev->pacer);\r\ndev->pacer->insn_config = pci171x_insn_counter_config;\r\ncomedi_8254_set_busy(dev->pacer, 1, true);\r\ncomedi_8254_set_busy(dev->pacer, 2, true);\r\nsubdev++;\r\n}\r\ndevpriv->max_samples = (board->has_large_fifo) ? 2048 : 512;\r\nreturn 0;\r\n}\r\nstatic void pci1710_detach(struct comedi_device *dev)\r\n{\r\nif (dev->iobase)\r\npci1710_reset(dev);\r\ncomedi_pci_detach(dev);\r\n}\r\nstatic int adv_pci1710_pci_probe(struct pci_dev *dev,\r\nconst struct pci_device_id *id)\r\n{\r\nreturn comedi_pci_auto_config(dev, &adv_pci1710_driver,\r\nid->driver_data);\r\n}
