$date
	Wed Feb  8 02:27:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DMUXTEST $end
$scope module dmux_instance $end
$var wire 1 ! in $end
$var wire 1 " sel $end
$var wire 1 # out1 $end
$var wire 1 $ out0 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1$
1!
#20
0$
1#
1"
#30
0#
0"
0!
#40
1"
#50
