// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// in: input
// out: output
{
    out = in;
}

// Design a module that outputs the input value
module output_assign( input in, output out );
// assign out to in
// in: input
// out: output
{
    out = in;
}

// Design a module that outputs the input value
module input_assign( input in, output out );
// assign out to in
// in: input
// out: output
{
    out = in;
}

// Design a module that outputs the input value
module output_assign( input in, output out );
// assign out to in
// in: input
// out: output
{
    out = in;
}

// Design a module that outputs the input value
module input_assign( input in, output out );
// assign out to in
endmodule
