# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../single_cycle.srcs/sources_1/imports/project/ALU.v" \
"../../../../single_cycle.srcs/sources_1/imports/project/ALUcontrol.v" \
"../../../../single_cycle.srcs/sources_1/imports/project/Add_ALU.v" \
"../../../../single_cycle.srcs/sources_1/imports/project/AndGate.v" \
"../../../../single_cycle.srcs/sources_1/imports/project/DataMemory.v" \
"../../../../single_cycle.srcs/sources_1/imports/project/InstMem.v" \
"../../../../single_cycle.srcs/sources_1/imports/project/MainControl.v" \
"../../../../single_cycle.srcs/sources_1/imports/project/Mux1.v" \
"../../../../single_cycle.srcs/sources_1/imports/project/Mux2.v" \
"../../../../single_cycle.srcs/sources_1/imports/project/Mux3.v" \
"../../../../single_cycle.srcs/sources_1/imports/project/Mux4.v" \
"../../../../single_cycle.srcs/sources_1/imports/project/PC.v" \
"../../../../single_cycle.srcs/sources_1/imports/project/RegFile.v" \
"../../../../single_cycle.srcs/sources_1/imports/project/ShiftLeft2.v" \
"../../../../single_cycle.srcs/sources_1/imports/project/SignExtend.v" \
"../../../../single_cycle.srcs/sources_1/imports/project/MipsCPU.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
