[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CompC|CompC>io_out_x",
    "sources":[
      "~CompC|CompC>io_in_a"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~CompC|CompC>io_out_y",
    "sources":[
      "~CompC|CompC>io_in_b"
    ]
  }
]