$date
	Mon Nov  3 01:46:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! valid $end
$var wire 8 " head [7:0] $end
$var wire 1 # empty $end
$var reg 1 $ apply $end
$var reg 1 % clk $end
$var reg 8 & in [7:0] $end
$var reg 4 ' op [3:0] $end
$var reg 1 ( rst $end
$scope module _main $end
$var wire 1 $ apply $end
$var wire 1 % clk $end
$var wire 8 ) in [7:0] $end
$var wire 4 * op [3:0] $end
$var wire 1 ( rst $end
$var wire 1 + size_less_then_2 $end
$var wire 1 , size_less_then_1 $end
$var wire 1 - is_full $end
$var wire 1 # empty $end
$var reg 8 . head [7:0] $end
$var reg 4 / next_size [3:0] $end
$var reg 1 0 next_valid $end
$var reg 4 1 size [3:0] $end
$var reg 1 2 top_is_zero $end
$var reg 1 ! valid $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
02
b0 1
10
b0 /
bx .
0-
1,
1+
bx *
bx )
1(
bx '
bx &
0%
x$
1#
bx "
1!
$end
#1
0$
0(
1%
#2
0%
#3
1%
b0 '
b0 *
b0 &
b0 )
#4
0%
#5
1%
#6
0%
#7
1%
#8
0%
#9
1%
#10
0%
b0x '
b0x *
1(
#11
1%
#12
0%
b1 &
b1 )
1$
0(
#13
1%
#14
00
0%
b1001 '
b1001 *
#15
0!
1%
#16
10
1!
0%
b0x '
b0x *
1(
#17
1%
#18
0%
0(
#19
1%
#20
00
0%
b1 '
b1 *
#21
0!
1%
#22
10
1!
0%
b0x '
b0x *
1(
#23
1%
#24
0%
0(
#25
1%
#26
00
0%
b10 '
b10 *
#27
0!
1%
#28
10
1!
0%
b0x '
b0x *
1(
#29
1%
#30
0%
0(
#31
1%
#32
00
0%
b11 '
b11 *
#33
0!
1%
#34
10
1!
0%
b0x '
b0x *
1(
#35
1%
#36
0%
0(
#37
1%
#38
00
0%
b100 '
b100 *
#39
0!
1%
#40
10
1!
0%
b0x '
b0x *
1(
#41
1%
#42
0%
0(
#43
1%
#44
b1 "
b1 .
0,
0#
b1 1
b10 /
0%
b0 '
b0 *
#45
1%
#46
bx "
bx .
1,
1#
b0 1
00
b0 /
0%
b100 '
b100 *
#47
0!
1%
#48
10
1!
0%
b0x '
b0x *
1(
#49
1%
#50
0%
0(
#51
1%
#52
b1 "
b1 .
0,
0#
b1 1
b10 /
0%
b0 '
b0 *
#53
1%
#54
bx "
bx .
1,
1#
b0 1
00
b0 /
0%
b101 '
b101 *
#55
0!
1%
#56
10
1!
0%
b0x '
b0x *
1(
#57
1%
#58
0%
0(
#59
1%
#60
b1 "
b1 .
0,
0#
b1 1
b10 /
0%
b0 '
b0 *
#61
1%
#62
bx "
bx .
1,
1#
b0 1
00
b0 /
0%
b110 '
b110 *
#63
0!
1%
#64
10
1!
0%
b0x '
b0x *
1(
#65
1%
#66
0%
0(
#67
1%
#68
b1 "
b1 .
0,
0#
b1 1
b10 /
0%
b0 '
b0 *
#69
1%
#70
bx "
bx .
1,
1#
b0 1
00
b0 /
0%
b111 '
b111 *
#71
0!
1%
#72
10
1!
0%
b0x '
b0x *
1(
#73
1%
#74
0%
0(
#75
1%
#76
b1 "
b1 .
0,
0#
b1 1
b10 /
0%
b0 '
b0 *
#77
1%
#78
bx "
bx .
1,
1#
b0 1
00
b0 /
0%
b1000 '
b1000 *
#79
0!
1%
#80
10
1!
0%
b0x '
b0x *
1(
#81
1%
#82
0%
0(
#83
1%
#84
b1 "
b1 .
0,
0#
b1 1
b10 /
0%
b0 '
b0 *
#85
1%
#86
bx "
bx .
1,
1#
b0 1
00
b0 /
0%
b111 '
b111 *
b0 &
b0 )
#87
0!
1%
#88
10
1!
0%
b0x '
b0x *
1(
#89
1%
#90
0%
0(
#91
1%
#92
b0 "
b0 .
12
0,
0#
b1 1
b10 /
0%
b0 '
b0 *
#93
1%
#94
02
bx "
bx .
1,
1#
b0 1
00
b0 /
0%
b1000 '
b1000 *
#95
0!
1%
#96
0%
#97
1%
#98
0%
#99
1%
#100
10
1!
0%
b0x '
b0x *
1(
#101
1%
0(
#102
0%
#103
b1 /
1%
b0 '
b0 *
#104
b0 "
b0 .
12
b10 /
0,
0#
b1 1
0%
#105
b1 /
1%
b11 '
b11 *
#106
02
b11111111 "
b11111111 .
0%
#107
1%
b10 '
b10 *
#108
b0 "
b0 .
12
0%
#109
b0 /
1%
b1 '
b1 *
#110
02
bx "
bx .
00
1,
1#
b0 1
0%
#111
10
b1 /
1%
b0 '
b0 *
b101 &
b101 )
#112
b101 "
b101 .
b10 /
0,
0#
b1 1
0%
#113
1%
b11 &
b11 )
#114
b11 "
b11 .
b11 /
0+
b10 1
0%
#115
b1 /
1%
b100 '
b100 *
#116
b1000 "
b1000 .
b0 /
00
1+
b1 1
0%
#117
10
b10 /
1%
b0 '
b0 *
#118
b11 "
b11 .
b11 /
0+
b10 1
0%
#119
b1 /
1%
b110 '
b110 *
#120
b101 "
b101 .
b0 /
00
1+
b1 1
0%
#121
10
b10 /
1%
b0 '
b0 *
#122
b11 "
b11 .
b11 /
0+
b10 1
0%
#123
b1 /
1%
b101 '
b101 *
#124
b1111 "
b1111 .
b0 /
00
1+
b1 1
0%
#125
10
b10 /
1%
b0 '
b0 *
b10 &
b10 )
#126
b10 "
b10 .
b11 /
0+
b10 1
0%
#127
b1 /
1%
b111 '
b111 *
#128
b111 "
b111 .
b0 /
00
1+
b1 1
0%
#129
10
b10 /
1%
b0 '
b0 *
b101 &
b101 )
#130
b101 "
b101 .
b11 /
0+
b10 1
0%
#131
b1 /
1%
b1000 '
b1000 *
#132
b10 "
b10 .
b0 /
00
1+
b1 1
0%
#133
0!
1%
