/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Feb 20 15:33:52 2014
 *                 Full Compile MD5 Checksum 1766fea499add5f6ee91330ef96d35c5
 *                   (minus title and desc)
 *                 MD5 Checksum              4c358fb5b94802f03aec82d8df2c9afa
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 *
 ***************************************************************************/



/****************************************************************************
 ***************************************************************************/

#ifndef BCHP_TM_H__
#define BCHP_TM_H__

/***************************************************************************
 *TM - TM registers
 ***************************************************************************/
#define BCHP_TM_FAMILY_ID                        0x06920400 /* Chip Family ID */
#define BCHP_TM_PRODUCT_ID                       0x06920404 /* Product ID */
#define BCHP_TM_SFT_RST0                         0x06920410 /* Soft Reset Control Register 0 */
#define BCHP_TM_SFT_RST_CFG0                     0x06920414 /* Soft Reset Configuration Control Register 0 */
#define BCHP_TM_SFT_RST1                         0x06920418 /* Soft Reset Control Register 1 */
#define BCHP_TM_SFT_RST_CFG1                     0x0692041c /* Soft Reset Configuration Control Register 1 */
#define BCHP_TM_CLOCK_ENABLE_CTRL1               0x06920420 /* Clock Enable Control Register 1 */
#define BCHP_TM_CLOCK_ENABLE_CTRL2               0x06920424 /* Clock Enable Control Register 2 */
#define BCHP_TM_CLOCK_ENABLE_CTRL3               0x06920428 /* Clock Enable Control Register 3 */
#define BCHP_TM_CLOCK_ENABLE_CTRL4               0x0692042c /* Clock Enable Control Register 4 */
#define BCHP_TM_CLOCK_ENABLE_CTRL5               0x06920430 /* Clock Enable Control Register 5 */
#define BCHP_TM_CLOCK_BYPASS_CTRL                0x06920434 /* Clock Bypass Control Register */
#define BCHP_TM_MISC6                            0x06920438 /* Misc Control Register */
#define BCHP_TM_MISC5                            0x0692043c /* Misc Control Register */
#define BCHP_TM_MISC4                            0x06920440 /* Misc Control Register */
#define BCHP_TM_UART_ROUTER_SEL                  0x06920444 /* UART Router select */
#define BCHP_TM_EJTAG_INPUT_EN                   0x06920448 /* EJTAG input bus enables */
#define BCHP_TM_EJTAG_INPUT_SEL                  0x0692044c /* EJTAG input select */
#define BCHP_TM_EJTAG_OUTPUT_SEL                 0x06920450 /* EJTAG output select */
#define BCHP_TM_MTSIF0_CTRL                      0x06920460 /* MTSIF0 Pad Control Register */
#define BCHP_TM_MTSIF1_CTRL                      0x06920464 /* MTSIF1 Pad Control Register */
#define BCHP_TM_MTSIF2_CTRL                      0x06920468 /* MTSIF2 Pad Control Register */
#define BCHP_TM_MTSIF_RX_CTRL                    0x06920470 /* MTSIF_RX Pad Control Register */
#define BCHP_TM_TEST_MODE                        0x06920520 /* Test Mode Control Register */
#define BCHP_TM_TEST_MISC2                       0x06920524 /* Test Misc2 Control Register */
#define BCHP_TM_TEST_MISC1                       0x06920528 /* Test Misc1 Control Register */
#define BCHP_TM_TEST_MISC0                       0x0692052c /* Test Misc0 Control Register */
#define BCHP_TM_UART_RX_CTRL                     0x06920530 /* UART Control Register */
#define BCHP_TM_GPIO_IODIR                       0x06920540 /* GPIO IO Directional Control Register */
#define BCHP_TM_GPIO_OD                          0x06920544 /* GPIO Open Drain Control Register */
#define BCHP_TM_GPIO_DATA                        0x06920548 /* GPIO Data Control Register */
#define BCHP_TM_GPIO_MUX_CTRL1                   0x0692054c /* GPIO Multiplexing Control 1 Register */
#define BCHP_TM_GPIO_MUX_CTRL2                   0x06920550 /* GPIO Multiplexing Control 2 Register */
#define BCHP_TM_GPIO_MUX_CTRL3                   0x06920554 /* GPIO Multiplexing Control 3 Register */
#define BCHP_TM_GPO_EN                           0x06920560 /* GPO Output Enable Control Register */
#define BCHP_TM_GPO_OD                           0x06920564 /* GPO Open Drain Control Register */
#define BCHP_TM_GPO_DATA                         0x06920568 /* GPO Data Control Register */
#define BCHP_TM_GPO_MUX_CTRL1                    0x0692056c /* GPO Multiplexing Control 1 Register */
#define BCHP_TM_GPO_MUX_CTRL2                    0x06920570 /* GPO Multiplexing Control 2 Register */
#define BCHP_TM_GPO_MUX_CTRL3                    0x06920574 /* GPO Multiplexing Control 3 Register */
#define BCHP_TM_IRQ_CTRL                         0x06920578 /* IRQ Control Register */
#define BCHP_TM_BSC0_CTRL                        0x06920580 /* Master BSC0 Control Register */
#define BCHP_TM_BSC1_CTRL                        0x06920584 /* Master BSC1 Control Register */
#define BCHP_TM_MISC3                            0x0692059c /* Misc Control Register */
#define BCHP_TM_MISC2                            0x069205a0 /* Misc Control Register */
#define BCHP_TM_MISC1                            0x069205a4 /* Misc Control Register */
#define BCHP_TM_MISC0                            0x069205a8 /* Misc Control Register */
#define BCHP_TM_SFT7                             0x069205ac /* Software Control Register */
#define BCHP_TM_SFT6                             0x069205b0 /* Software Control Register */
#define BCHP_TM_SFT5                             0x069205b4 /* Software Control Register */
#define BCHP_TM_SFT4                             0x069205b8 /* Software Control Register */
#define BCHP_TM_SFT3                             0x069205bc /* Software Control Register */
#define BCHP_TM_SFT2                             0x069205c0 /* Software Control Register */
#define BCHP_TM_SFT1                             0x069205c4 /* Software Control Register */
#define BCHP_TM_SFT0                             0x069205c8 /* Software Control Register */
#define BCHP_TM_TP_DIAG_CTRL                     0x069205cc /* Testport Diagnostic Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL8               0x069205d0 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL7               0x069205d4 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL6               0x069205d8 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL5               0x069205dc /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL4               0x069205e0 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL3               0x069205e4 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL2               0x069205e8 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL1               0x069205ec /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL0               0x069205f0 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_INV_CTRL1               0x069205f4 /* Internal Diagnostic Inversion Control Register */
#define BCHP_TM_INT_DIAG_INV_CTRL0               0x069205f8 /* Internal Diagnostic Inversion Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8               0x069205fc /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7               0x06920600 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6               0x06920604 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5               0x06920608 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4               0x0692060c /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3               0x06920610 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2               0x06920614 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1               0x06920618 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0               0x0692061c /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_INV_CTRL1               0x06920620 /* External Diagnostic Inversion Control Register */
#define BCHP_TM_EXT_DIAG_INV_CTRL0               0x06920624 /* External Diagnostic Inversion Control Register */
#define BCHP_TM_EXT_DIAG_TP_OUT_READ             0x06920628 /* Ext. Diag. / TP Out Read Control Register */
#define BCHP_TM_RO_TEST_CTRL0                    0x0692062c /* RO Test Enable Control Register 0 */
#define BCHP_TM_RO_TEST_CTRL1                    0x06920630 /* RO Test Enable Control Register 1 */
#define BCHP_TM_DETECT2P5_CTRL                   0x06920634 /* DETECT2P5 Control Register */
#define BCHP_TM_GPIO_READ                        0x06920638 /* GPIO Read Control Register */
#define BCHP_TM_GPO_READ                         0x0692063c /* GPO Read Control Register */
#define BCHP_TM_SF_READ                          0x06920644 /* SF Read Control Register */
#define BCHP_TM_BSC_READ                         0x06920648 /* BSC Read Control Register */
#define BCHP_TM_EJTAG_READ                       0x0692064c /* EJTAG Read Control Register */
#define BCHP_TM_MISC_READ                        0x06920650 /* Misc Read Control Register */
#define BCHP_TM_PIN_STRAP                        0x06920654 /* Pin Strap Read Control Register */
#define BCHP_TM_DIAG_OUT1                        0x06920658 /* Testport / Diagnostic Read Control Register */
#define BCHP_TM_DIAG_OUT0                        0x0692065c /* Testport / Diagnostic Read Control Register */
#define BCHP_TM_TP_IN_VAL_SEL                    0x06920660 /* TP_IN Enable Control Register */
#define BCHP_TM_TP_IN_VAL                        0x06920664 /* TP_IN Value Control Register */
#define BCHP_TM_DAC_TEST_MODE_CTRL               0x06920668 /* DAC_TEST_MODE_CTRL Control Register */
#define BCHP_TM_TEST_CTRL                        0x06920688 /* Test Control Register */
#define BCHP_TM_BERT_CTRL                        0x0692068c /* BERT Interface Control Register */
#define BCHP_TM_WAKEUP_CTRL                      0x06920690 /* Wakeup Control Register */
#define BCHP_TM_RESET_CTRL                       0x06920698 /* Chip Generated Reset Control Register */
#define BCHP_TM_RESET_COUNT                      0x0692069c /* Chip Reset Count Register */
#define BCHP_TM_CLOCK_MONITOR_CONTROL            0x069206a4 /* Clock Monitor Control Register */
#define BCHP_TM_CLOCK_MONITOR_MAX_COUNT          0x069206a8 /* Clock Monitor Max Reference Count Control Register */
#define BCHP_TM_CLOCK_MONITOR_REF_COUNTER        0x069206ac /* Clock Monitor Reference Counter Register */
#define BCHP_TM_CLOCK_MONITOR_REF_DONE           0x069206b0 /* Clock Reference Counter Status Register */
#define BCHP_TM_CLOCK_MONITOR_VIEW_COUNTER       0x069206b4 /* Clock Monitor View Counter Register */
#define BCHP_TM_CLK_OBSERVATION_CTRL0            0x069206b8 /* Clock Observation Control Register */
#define BCHP_TM_CLK_OBSERVATION_CTRL1            0x069206bc /* Clock Observation Control Register 1 */
#define BCHP_TM_CLK_OBSERVATION_CTRL2            0x069206c0 /* Clock Observation Control Register 2 */
#define BCHP_TM_CLK_OBSERVATION_CTRL3            0x069206c4 /* Clock Observation Control Register 3 */
#define BCHP_TM_CLK_OBSERVATION_CTRL4            0x069206c8 /* Clock Observation Control Register 4 */
#define BCHP_TM_CLK_OBSERVATION_CTRL5            0x069206cc /* Clock Observation Control Register 5 */
#define BCHP_TM_CLK_OBSERVATION_CTRL6            0x069206d0 /* Clock Observation Control Register 6 */
#define BCHP_TM_CLK_OBSERVATION_CTRL7            0x069206d4 /* Clock Observation Control Register 7 */
#define BCHP_TM_CLK_OBSERVATION_CTRL8            0x069206d8 /* Clock Observation Control Register 8 */
#define BCHP_TM_CLK_OBSERVATION_CTRL9            0x069206dc /* Clock Observation Control Register 9 */
#define BCHP_TM_CLK_OBSERVATION_CTRL10           0x069206e0 /* Clock Observation Control Register 10 */
#define BCHP_TM_FSK_MISC_CTRL                    0x069206e4 /* FSK MISC Control Register */
#define BCHP_TM_ICID_DATA7                       0x069206e8 /* ICID Data Register */
#define BCHP_TM_ICID_DATA6                       0x069206ec /* ICID Data Register */
#define BCHP_TM_ICID_DATA5                       0x069206f0 /* ICID Data Register */
#define BCHP_TM_ICID_DATA4                       0x069206f4 /* ICID Data Register */
#define BCHP_TM_ICID_DATA3                       0x069206f8 /* ICID Data Register */
#define BCHP_TM_ICID_DATA2                       0x069206fc /* ICID Data Register */
#define BCHP_TM_ICID_DATA1                       0x06920700 /* ICID Data Register */
#define BCHP_TM_ICID_DATA0                       0x06920704 /* ICID Data Register */
#define BCHP_TM_ICID_READ                        0x06920708 /* ICID Read Register */
#define BCHP_TM_ICID_CLK_CTRL                    0x0692070c /* ICID Clock Register */
#define BCHP_TM_ICID_MISC_CTRL                   0x06920710 /* ICID Miscellaneous Control Register */
#define BCHP_TM_SPARE_REG0                       0x06920714 /* Spare Register 0 */
#define BCHP_TM_ANA_XTAL_CONTROL                 0x06920720 /* Xtal Control */
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL         0x06920724 /* Xtal External CML control */
#define BCHP_TM_PLL4_SYS_PLL_BG_PWRON            0x06920730 /* Bandgap Power on */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0   0x06920734 /* PLL CHANNEL control CH 0 */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1   0x06920738 /* PLL CHANNEL control CH 1 */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2   0x0692073c /* PLL CHANNEL control CH 2 */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3   0x06920740 /* PLL CHANNEL control CH 3 */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4   0x06920744 /* PLL CHANNEL control CH 4 */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5   0x06920748 /* PLL CHANNEL control CH 5 */
#define BCHP_TM_PLL4_SYS_PLL_DIV                 0x0692074c /* Pre multiplier */
#define BCHP_TM_PLL4_SYS_PLL_NDIV_FRAC           0x06920750 /* Pre multiplier */
#define BCHP_TM_PLL4_SYS_PLL_GAIN                0x06920754 /* PLL GAIN */
#define BCHP_TM_PLL4_SYS_PLL_HOLD_CH_ALL         0x06920758 /* Hold PLL all channels */
#define BCHP_TM_PLL4_SYS_PLL_LDO_CTRL            0x0692075c /* Ldo voltage control */
#define BCHP_TM_PLL4_SYS_PLL_LDO_PWRON           0x06920760 /* LDO Power on */
#define BCHP_TM_PLL4_SYS_PLL_LOCK_STATUS         0x06920764 /* Lock Status */
#define BCHP_TM_PLL4_SYS_PLL_MISC                0x06920768 /* Mscellaneous control bus. */
#define BCHP_TM_PLL4_SYS_PLL_MISC2               0x0692076c /* Mscellaneous control bus continued. */
#define BCHP_TM_PLL4_SYS_PLL_PWRON               0x06920770 /* Poweron */
#define BCHP_TM_PLL4_SYS_PLL_RESET               0x06920774 /* Resets */
#define BCHP_TM_PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH 0x06920778 /* Higher bits of Spread Spectrum mode control */
#define BCHP_TM_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW 0x0692077c /* Lower bits of Spread Spectrum mode control */
#define BCHP_TM_PLL4_SYS_PLL_STATUS              0x06920780 /* Status */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0   0x0692078c /* PLL3_SYS_PLL_CHANNEL_CTRL_CH_0 */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1   0x06920790 /* PLL3_SYS_PLL_CHANNEL_CTRL_CH_1 */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2   0x06920794 /* PLL3_SYS_PLL_CHANNEL_CTRL_CH_2 */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3   0x06920798 /* PLL3_SYS_PLL_CHANNEL_CTRL_CH_3 */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4   0x0692079c /* PLL3_SYS_PLL_CHANNEL_CTRL_CH_4 */
#define BCHP_TM_PLL3_SYS_PLL_CONTROL             0x069207a0 /* PLL3_SYS_PLL_CONTROL */
#define BCHP_TM_PLL3_SYS_PLL_DIV                 0x069207a4 /* PLL3_SYS_PLL_DIV */
#define BCHP_TM_PLL3_SYS_PLL_GAIN                0x069207a8 /* PLL3_SYS_PLL_GAIN */
#define BCHP_TM_PLL3_SYS_PLL_HOLD_CH_ALL         0x069207ac /* PLL3_SYS_PLL_HOLD_CH_ALL */
#define BCHP_TM_PLL3_SYS_PLL_LDO_CTRL            0x069207b0 /* PLL3_SYS_PLL_LDO_CTRL */
#define BCHP_TM_PLL3_SYS_PLL_LDO_PWRON           0x069207b4 /* PLL3_SYS_PLL_LDO_PWRON */
#define BCHP_TM_PLL3_SYS_PLL_LOCK_STATUS         0x069207b8 /* PLL3_SYS_PLL_LOCK_STATUS */
#define BCHP_TM_PLL3_SYS_PLL_MISC                0x069207bc /* PLL3_SYS_PLL_MISC */
#define BCHP_TM_PLL3_SYS_PLL_MISC2               0x069207c0 /* PLL3_SYS_PLL_MISC2 */
#define BCHP_TM_PLL3_SYS_PLL_OUTSEL_SEL          0x069207c4 /* PLL3_SYS_PLL_OUTSEL_SEL */
#define BCHP_TM_PLL3_SYS_PLL_PWRON               0x069207c8 /* PLL3_SYS_PLL_PWRON */
#define BCHP_TM_PLL3_SYS_PLL_RESET               0x069207cc /* PLL3_SYS_PLL_RESET */
#define BCHP_TM_PLL3_SYS_PLL_STATUS              0x069207d0 /* PLL3_SYS_PLL_STATUS */
#define BCHP_TM_PLL3_SYS_PLL_TEST                0x069207d4 /* PLL3_SYS_PLL_TEST */

/***************************************************************************
 *FAMILY_ID - Chip Family ID
 ***************************************************************************/
/* TM :: FAMILY_ID :: FAMILY_ID [31:00] */
#define BCHP_TM_FAMILY_ID_FAMILY_ID_MASK                           0xffffffff
#define BCHP_TM_FAMILY_ID_FAMILY_ID_SHIFT                          0
#define BCHP_TM_FAMILY_ID_FAMILY_ID_DEFAULT                        0x04521600

/***************************************************************************
 *PRODUCT_ID - Product ID
 ***************************************************************************/
/* TM :: PRODUCT_ID :: PRODUCT_ID [31:00] */
#define BCHP_TM_PRODUCT_ID_PRODUCT_ID_MASK                         0xffffffff
#define BCHP_TM_PRODUCT_ID_PRODUCT_ID_SHIFT                        0
#define BCHP_TM_PRODUCT_ID_PRODUCT_ID_DEFAULT                      0x04521600

/***************************************************************************
 *SFT_RST0 - Soft Reset Control Register 0
 ***************************************************************************/
/* TM :: SFT_RST0 :: RSVD_3 [31:16] */
#define BCHP_TM_SFT_RST0_RSVD_3_MASK                               0xffff0000
#define BCHP_TM_SFT_RST0_RSVD_3_SHIFT                              16
#define BCHP_TM_SFT_RST0_RSVD_3_DEFAULT                            0x00000000

/* TM :: SFT_RST0 :: DIAG_CAPT [15:15] */
#define BCHP_TM_SFT_RST0_DIAG_CAPT_MASK                            0x00008000
#define BCHP_TM_SFT_RST0_DIAG_CAPT_SHIFT                           15
#define BCHP_TM_SFT_RST0_DIAG_CAPT_DEFAULT                         0x00000001

/* TM :: SFT_RST0 :: TMT [14:14] */
#define BCHP_TM_SFT_RST0_TMT_MASK                                  0x00004000
#define BCHP_TM_SFT_RST0_TMT_SHIFT                                 14
#define BCHP_TM_SFT_RST0_TMT_DEFAULT                               0x00000001

/* TM :: SFT_RST0 :: OTP [13:13] */
#define BCHP_TM_SFT_RST0_OTP_MASK                                  0x00002000
#define BCHP_TM_SFT_RST0_OTP_SHIFT                                 13
#define BCHP_TM_SFT_RST0_OTP_DEFAULT                               0x00000001

/* TM :: SFT_RST0 :: RSVD_2 [12:12] */
#define BCHP_TM_SFT_RST0_RSVD_2_MASK                               0x00001000
#define BCHP_TM_SFT_RST0_RSVD_2_SHIFT                              12
#define BCHP_TM_SFT_RST0_RSVD_2_DEFAULT                            0x00000001

/* TM :: SFT_RST0 :: SBAC [11:11] */
#define BCHP_TM_SFT_RST0_SBAC_MASK                                 0x00000800
#define BCHP_TM_SFT_RST0_SBAC_SHIFT                                11
#define BCHP_TM_SFT_RST0_SBAC_DEFAULT                              0x00000001

/* TM :: SFT_RST0 :: MBAC [10:10] */
#define BCHP_TM_SFT_RST0_MBAC_MASK                                 0x00000400
#define BCHP_TM_SFT_RST0_MBAC_SHIFT                                10
#define BCHP_TM_SFT_RST0_MBAC_DEFAULT                              0x00000001

/* TM :: SFT_RST0 :: MBSC1 [09:09] */
#define BCHP_TM_SFT_RST0_MBSC1_MASK                                0x00000200
#define BCHP_TM_SFT_RST0_MBSC1_SHIFT                               9
#define BCHP_TM_SFT_RST0_MBSC1_DEFAULT                             0x00000001

/* TM :: SFT_RST0 :: MBSC0 [08:08] */
#define BCHP_TM_SFT_RST0_MBSC0_MASK                                0x00000100
#define BCHP_TM_SFT_RST0_MBSC0_SHIFT                               8
#define BCHP_TM_SFT_RST0_MBSC0_DEFAULT                             0x00000001

/* TM :: SFT_RST0 :: RSVD_1 [07:07] */
#define BCHP_TM_SFT_RST0_RSVD_1_MASK                               0x00000080
#define BCHP_TM_SFT_RST0_RSVD_1_SHIFT                              7
#define BCHP_TM_SFT_RST0_RSVD_1_DEFAULT                            0x00000001

/* TM :: SFT_RST0 :: WDT [06:06] */
#define BCHP_TM_SFT_RST0_WDT_MASK                                  0x00000040
#define BCHP_TM_SFT_RST0_WDT_SHIFT                                 6
#define BCHP_TM_SFT_RST0_WDT_DEFAULT                               0x00000001

/* TM :: SFT_RST0 :: UPG [05:05] */
#define BCHP_TM_SFT_RST0_UPG_MASK                                  0x00000020
#define BCHP_TM_SFT_RST0_UPG_SHIFT                                 5
#define BCHP_TM_SFT_RST0_UPG_DEFAULT                               0x00000001

/* TM :: SFT_RST0 :: TIMERS [04:04] */
#define BCHP_TM_SFT_RST0_TIMERS_MASK                               0x00000010
#define BCHP_TM_SFT_RST0_TIMERS_SHIFT                              4
#define BCHP_TM_SFT_RST0_TIMERS_DEFAULT                            0x00000001

/* TM :: SFT_RST0 :: RSVD_0 [03:03] */
#define BCHP_TM_SFT_RST0_RSVD_0_MASK                               0x00000008
#define BCHP_TM_SFT_RST0_RSVD_0_SHIFT                              3
#define BCHP_TM_SFT_RST0_RSVD_0_DEFAULT                            0x00000001

/* TM :: SFT_RST0 :: AVS [02:02] */
#define BCHP_TM_SFT_RST0_AVS_MASK                                  0x00000004
#define BCHP_TM_SFT_RST0_AVS_SHIFT                                 2
#define BCHP_TM_SFT_RST0_AVS_DEFAULT                               0x00000001

/* TM :: SFT_RST0 :: MTSIF [01:01] */
#define BCHP_TM_SFT_RST0_MTSIF_MASK                                0x00000002
#define BCHP_TM_SFT_RST0_MTSIF_SHIFT                               1
#define BCHP_TM_SFT_RST0_MTSIF_DEFAULT                             0x00000001

/* TM :: SFT_RST0 :: FSK [00:00] */
#define BCHP_TM_SFT_RST0_FSK_MASK                                  0x00000001
#define BCHP_TM_SFT_RST0_FSK_SHIFT                                 0
#define BCHP_TM_SFT_RST0_FSK_DEFAULT                               0x00000001

/***************************************************************************
 *SFT_RST_CFG0 - Soft Reset Configuration Control Register 0
 ***************************************************************************/
/* TM :: SFT_RST_CFG0 :: RSVD_3 [31:16] */
#define BCHP_TM_SFT_RST_CFG0_RSVD_3_MASK                           0xffff0000
#define BCHP_TM_SFT_RST_CFG0_RSVD_3_SHIFT                          16
#define BCHP_TM_SFT_RST_CFG0_RSVD_3_DEFAULT                        0x00000000

/* TM :: SFT_RST_CFG0 :: DIAG_CAPT [15:15] */
#define BCHP_TM_SFT_RST_CFG0_DIAG_CAPT_MASK                        0x00008000
#define BCHP_TM_SFT_RST_CFG0_DIAG_CAPT_SHIFT                       15
#define BCHP_TM_SFT_RST_CFG0_DIAG_CAPT_DEFAULT                     0x00000001

/* TM :: SFT_RST_CFG0 :: TMT [14:14] */
#define BCHP_TM_SFT_RST_CFG0_TMT_MASK                              0x00004000
#define BCHP_TM_SFT_RST_CFG0_TMT_SHIFT                             14
#define BCHP_TM_SFT_RST_CFG0_TMT_DEFAULT                           0x00000001

/* TM :: SFT_RST_CFG0 :: OTP [13:13] */
#define BCHP_TM_SFT_RST_CFG0_OTP_MASK                              0x00002000
#define BCHP_TM_SFT_RST_CFG0_OTP_SHIFT                             13
#define BCHP_TM_SFT_RST_CFG0_OTP_DEFAULT                           0x00000001

/* TM :: SFT_RST_CFG0 :: RSVD_2 [12:12] */
#define BCHP_TM_SFT_RST_CFG0_RSVD_2_MASK                           0x00001000
#define BCHP_TM_SFT_RST_CFG0_RSVD_2_SHIFT                          12
#define BCHP_TM_SFT_RST_CFG0_RSVD_2_DEFAULT                        0x00000001

/* TM :: SFT_RST_CFG0 :: SBAC [11:11] */
#define BCHP_TM_SFT_RST_CFG0_SBAC_MASK                             0x00000800
#define BCHP_TM_SFT_RST_CFG0_SBAC_SHIFT                            11
#define BCHP_TM_SFT_RST_CFG0_SBAC_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG0 :: MBAC [10:10] */
#define BCHP_TM_SFT_RST_CFG0_MBAC_MASK                             0x00000400
#define BCHP_TM_SFT_RST_CFG0_MBAC_SHIFT                            10
#define BCHP_TM_SFT_RST_CFG0_MBAC_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG0 :: MBSC1 [09:09] */
#define BCHP_TM_SFT_RST_CFG0_MBSC1_MASK                            0x00000200
#define BCHP_TM_SFT_RST_CFG0_MBSC1_SHIFT                           9
#define BCHP_TM_SFT_RST_CFG0_MBSC1_DEFAULT                         0x00000001

/* TM :: SFT_RST_CFG0 :: MBSC0 [08:08] */
#define BCHP_TM_SFT_RST_CFG0_MBSC0_MASK                            0x00000100
#define BCHP_TM_SFT_RST_CFG0_MBSC0_SHIFT                           8
#define BCHP_TM_SFT_RST_CFG0_MBSC0_DEFAULT                         0x00000001

/* TM :: SFT_RST_CFG0 :: RSVD_1 [07:07] */
#define BCHP_TM_SFT_RST_CFG0_RSVD_1_MASK                           0x00000080
#define BCHP_TM_SFT_RST_CFG0_RSVD_1_SHIFT                          7
#define BCHP_TM_SFT_RST_CFG0_RSVD_1_DEFAULT                        0x00000001

/* TM :: SFT_RST_CFG0 :: WDT [06:06] */
#define BCHP_TM_SFT_RST_CFG0_WDT_MASK                              0x00000040
#define BCHP_TM_SFT_RST_CFG0_WDT_SHIFT                             6
#define BCHP_TM_SFT_RST_CFG0_WDT_DEFAULT                           0x00000001

/* TM :: SFT_RST_CFG0 :: UPG [05:05] */
#define BCHP_TM_SFT_RST_CFG0_UPG_MASK                              0x00000020
#define BCHP_TM_SFT_RST_CFG0_UPG_SHIFT                             5
#define BCHP_TM_SFT_RST_CFG0_UPG_DEFAULT                           0x00000001

/* TM :: SFT_RST_CFG0 :: TIMERS [04:04] */
#define BCHP_TM_SFT_RST_CFG0_TIMERS_MASK                           0x00000010
#define BCHP_TM_SFT_RST_CFG0_TIMERS_SHIFT                          4
#define BCHP_TM_SFT_RST_CFG0_TIMERS_DEFAULT                        0x00000001

/* TM :: SFT_RST_CFG0 :: RSVD_0 [03:03] */
#define BCHP_TM_SFT_RST_CFG0_RSVD_0_MASK                           0x00000008
#define BCHP_TM_SFT_RST_CFG0_RSVD_0_SHIFT                          3
#define BCHP_TM_SFT_RST_CFG0_RSVD_0_DEFAULT                        0x00000001

/* TM :: SFT_RST_CFG0 :: AVS [02:02] */
#define BCHP_TM_SFT_RST_CFG0_AVS_MASK                              0x00000004
#define BCHP_TM_SFT_RST_CFG0_AVS_SHIFT                             2
#define BCHP_TM_SFT_RST_CFG0_AVS_DEFAULT                           0x00000001

/* TM :: SFT_RST_CFG0 :: MTSIF [01:01] */
#define BCHP_TM_SFT_RST_CFG0_MTSIF_MASK                            0x00000002
#define BCHP_TM_SFT_RST_CFG0_MTSIF_SHIFT                           1
#define BCHP_TM_SFT_RST_CFG0_MTSIF_DEFAULT                         0x00000001

/* TM :: SFT_RST_CFG0 :: FSK [00:00] */
#define BCHP_TM_SFT_RST_CFG0_FSK_MASK                              0x00000001
#define BCHP_TM_SFT_RST_CFG0_FSK_SHIFT                             0
#define BCHP_TM_SFT_RST_CFG0_FSK_DEFAULT                           0x00000001

/***************************************************************************
 *SFT_RST1 - Soft Reset Control Register 1
 ***************************************************************************/
/* TM :: SFT_RST1 :: RSVD_2 [31:24] */
#define BCHP_TM_SFT_RST1_RSVD_2_MASK                               0xff000000
#define BCHP_TM_SFT_RST1_RSVD_2_SHIFT                              24
#define BCHP_TM_SFT_RST1_RSVD_2_DEFAULT                            0x00000000

/* TM :: SFT_RST1 :: AFEC7 [23:23] */
#define BCHP_TM_SFT_RST1_AFEC7_MASK                                0x00800000
#define BCHP_TM_SFT_RST1_AFEC7_SHIFT                               23
#define BCHP_TM_SFT_RST1_AFEC7_DEFAULT                             0x00000001

/* TM :: SFT_RST1 :: AFEC6 [22:22] */
#define BCHP_TM_SFT_RST1_AFEC6_MASK                                0x00400000
#define BCHP_TM_SFT_RST1_AFEC6_SHIFT                               22
#define BCHP_TM_SFT_RST1_AFEC6_DEFAULT                             0x00000001

/* TM :: SFT_RST1 :: AFEC5 [21:21] */
#define BCHP_TM_SFT_RST1_AFEC5_MASK                                0x00200000
#define BCHP_TM_SFT_RST1_AFEC5_SHIFT                               21
#define BCHP_TM_SFT_RST1_AFEC5_DEFAULT                             0x00000001

/* TM :: SFT_RST1 :: AFEC4 [20:20] */
#define BCHP_TM_SFT_RST1_AFEC4_MASK                                0x00100000
#define BCHP_TM_SFT_RST1_AFEC4_SHIFT                               20
#define BCHP_TM_SFT_RST1_AFEC4_DEFAULT                             0x00000001

/* TM :: SFT_RST1 :: AFEC3 [19:19] */
#define BCHP_TM_SFT_RST1_AFEC3_MASK                                0x00080000
#define BCHP_TM_SFT_RST1_AFEC3_SHIFT                               19
#define BCHP_TM_SFT_RST1_AFEC3_DEFAULT                             0x00000001

/* TM :: SFT_RST1 :: AFEC2 [18:18] */
#define BCHP_TM_SFT_RST1_AFEC2_MASK                                0x00040000
#define BCHP_TM_SFT_RST1_AFEC2_SHIFT                               18
#define BCHP_TM_SFT_RST1_AFEC2_DEFAULT                             0x00000001

/* TM :: SFT_RST1 :: AFEC1 [17:17] */
#define BCHP_TM_SFT_RST1_AFEC1_MASK                                0x00020000
#define BCHP_TM_SFT_RST1_AFEC1_SHIFT                               17
#define BCHP_TM_SFT_RST1_AFEC1_DEFAULT                             0x00000001

/* TM :: SFT_RST1 :: AFEC0 [16:16] */
#define BCHP_TM_SFT_RST1_AFEC0_MASK                                0x00010000
#define BCHP_TM_SFT_RST1_AFEC0_SHIFT                               16
#define BCHP_TM_SFT_RST1_AFEC0_DEFAULT                             0x00000001

/* TM :: SFT_RST1 :: SDS7 [15:15] */
#define BCHP_TM_SFT_RST1_SDS7_MASK                                 0x00008000
#define BCHP_TM_SFT_RST1_SDS7_SHIFT                                15
#define BCHP_TM_SFT_RST1_SDS7_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: SDS6 [14:14] */
#define BCHP_TM_SFT_RST1_SDS6_MASK                                 0x00004000
#define BCHP_TM_SFT_RST1_SDS6_SHIFT                                14
#define BCHP_TM_SFT_RST1_SDS6_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: SDS5 [13:13] */
#define BCHP_TM_SFT_RST1_SDS5_MASK                                 0x00002000
#define BCHP_TM_SFT_RST1_SDS5_SHIFT                                13
#define BCHP_TM_SFT_RST1_SDS5_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: SDS4 [12:12] */
#define BCHP_TM_SFT_RST1_SDS4_MASK                                 0x00001000
#define BCHP_TM_SFT_RST1_SDS4_SHIFT                                12
#define BCHP_TM_SFT_RST1_SDS4_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: SDS3 [11:11] */
#define BCHP_TM_SFT_RST1_SDS3_MASK                                 0x00000800
#define BCHP_TM_SFT_RST1_SDS3_SHIFT                                11
#define BCHP_TM_SFT_RST1_SDS3_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: SDS2 [10:10] */
#define BCHP_TM_SFT_RST1_SDS2_MASK                                 0x00000400
#define BCHP_TM_SFT_RST1_SDS2_SHIFT                                10
#define BCHP_TM_SFT_RST1_SDS2_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: SDS1 [09:09] */
#define BCHP_TM_SFT_RST1_SDS1_MASK                                 0x00000200
#define BCHP_TM_SFT_RST1_SDS1_SHIFT                                9
#define BCHP_TM_SFT_RST1_SDS1_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: SDS0 [08:08] */
#define BCHP_TM_SFT_RST1_SDS0_MASK                                 0x00000100
#define BCHP_TM_SFT_RST1_SDS0_SHIFT                                8
#define BCHP_TM_SFT_RST1_SDS0_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: RSVD_1 [07:06] */
#define BCHP_TM_SFT_RST1_RSVD_1_MASK                               0x000000c0
#define BCHP_TM_SFT_RST1_RSVD_1_SHIFT                              6
#define BCHP_TM_SFT_RST1_RSVD_1_DEFAULT                            0x00000003

/* TM :: SFT_RST1 :: CHAN1 [05:05] */
#define BCHP_TM_SFT_RST1_CHAN1_MASK                                0x00000020
#define BCHP_TM_SFT_RST1_CHAN1_SHIFT                               5
#define BCHP_TM_SFT_RST1_CHAN1_DEFAULT                             0x00000001

/* TM :: SFT_RST1 :: CHAN0 [04:04] */
#define BCHP_TM_SFT_RST1_CHAN0_MASK                                0x00000010
#define BCHP_TM_SFT_RST1_CHAN0_SHIFT                               4
#define BCHP_TM_SFT_RST1_CHAN0_DEFAULT                             0x00000001

/* TM :: SFT_RST1 :: RSVD_0 [03:03] */
#define BCHP_TM_SFT_RST1_RSVD_0_MASK                               0x00000008
#define BCHP_TM_SFT_RST1_RSVD_0_SHIFT                              3
#define BCHP_TM_SFT_RST1_RSVD_0_DEFAULT                            0x00000001

/* TM :: SFT_RST1 :: AIF_MDAC [02:02] */
#define BCHP_TM_SFT_RST1_AIF_MDAC_MASK                             0x00000004
#define BCHP_TM_SFT_RST1_AIF_MDAC_SHIFT                            2
#define BCHP_TM_SFT_RST1_AIF_MDAC_DEFAULT                          0x00000001

/* TM :: SFT_RST1 :: AIF1 [01:01] */
#define BCHP_TM_SFT_RST1_AIF1_MASK                                 0x00000002
#define BCHP_TM_SFT_RST1_AIF1_SHIFT                                1
#define BCHP_TM_SFT_RST1_AIF1_DEFAULT                              0x00000001

/* TM :: SFT_RST1 :: AIF0 [00:00] */
#define BCHP_TM_SFT_RST1_AIF0_MASK                                 0x00000001
#define BCHP_TM_SFT_RST1_AIF0_SHIFT                                0
#define BCHP_TM_SFT_RST1_AIF0_DEFAULT                              0x00000001

/***************************************************************************
 *SFT_RST_CFG1 - Soft Reset Configuration Control Register 1
 ***************************************************************************/
/* TM :: SFT_RST_CFG1 :: RSVD_2 [31:24] */
#define BCHP_TM_SFT_RST_CFG1_RSVD_2_MASK                           0xff000000
#define BCHP_TM_SFT_RST_CFG1_RSVD_2_SHIFT                          24
#define BCHP_TM_SFT_RST_CFG1_RSVD_2_DEFAULT                        0x00000000

/* TM :: SFT_RST_CFG1 :: AFEC7 [23:23] */
#define BCHP_TM_SFT_RST_CFG1_AFEC7_MASK                            0x00800000
#define BCHP_TM_SFT_RST_CFG1_AFEC7_SHIFT                           23
#define BCHP_TM_SFT_RST_CFG1_AFEC7_DEFAULT                         0x00000001

/* TM :: SFT_RST_CFG1 :: AFEC6 [22:22] */
#define BCHP_TM_SFT_RST_CFG1_AFEC6_MASK                            0x00400000
#define BCHP_TM_SFT_RST_CFG1_AFEC6_SHIFT                           22
#define BCHP_TM_SFT_RST_CFG1_AFEC6_DEFAULT                         0x00000001

/* TM :: SFT_RST_CFG1 :: AFEC5 [21:21] */
#define BCHP_TM_SFT_RST_CFG1_AFEC5_MASK                            0x00200000
#define BCHP_TM_SFT_RST_CFG1_AFEC5_SHIFT                           21
#define BCHP_TM_SFT_RST_CFG1_AFEC5_DEFAULT                         0x00000001

/* TM :: SFT_RST_CFG1 :: AFEC4 [20:20] */
#define BCHP_TM_SFT_RST_CFG1_AFEC4_MASK                            0x00100000
#define BCHP_TM_SFT_RST_CFG1_AFEC4_SHIFT                           20
#define BCHP_TM_SFT_RST_CFG1_AFEC4_DEFAULT                         0x00000001

/* TM :: SFT_RST_CFG1 :: AFEC3 [19:19] */
#define BCHP_TM_SFT_RST_CFG1_AFEC3_MASK                            0x00080000
#define BCHP_TM_SFT_RST_CFG1_AFEC3_SHIFT                           19
#define BCHP_TM_SFT_RST_CFG1_AFEC3_DEFAULT                         0x00000001

/* TM :: SFT_RST_CFG1 :: AFEC2 [18:18] */
#define BCHP_TM_SFT_RST_CFG1_AFEC2_MASK                            0x00040000
#define BCHP_TM_SFT_RST_CFG1_AFEC2_SHIFT                           18
#define BCHP_TM_SFT_RST_CFG1_AFEC2_DEFAULT                         0x00000001

/* TM :: SFT_RST_CFG1 :: AFEC1 [17:17] */
#define BCHP_TM_SFT_RST_CFG1_AFEC1_MASK                            0x00020000
#define BCHP_TM_SFT_RST_CFG1_AFEC1_SHIFT                           17
#define BCHP_TM_SFT_RST_CFG1_AFEC1_DEFAULT                         0x00000001

/* TM :: SFT_RST_CFG1 :: AFEC0 [16:16] */
#define BCHP_TM_SFT_RST_CFG1_AFEC0_MASK                            0x00010000
#define BCHP_TM_SFT_RST_CFG1_AFEC0_SHIFT                           16
#define BCHP_TM_SFT_RST_CFG1_AFEC0_DEFAULT                         0x00000001

/* TM :: SFT_RST_CFG1 :: SDS7 [15:15] */
#define BCHP_TM_SFT_RST_CFG1_SDS7_MASK                             0x00008000
#define BCHP_TM_SFT_RST_CFG1_SDS7_SHIFT                            15
#define BCHP_TM_SFT_RST_CFG1_SDS7_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: SDS6 [14:14] */
#define BCHP_TM_SFT_RST_CFG1_SDS6_MASK                             0x00004000
#define BCHP_TM_SFT_RST_CFG1_SDS6_SHIFT                            14
#define BCHP_TM_SFT_RST_CFG1_SDS6_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: SDS5 [13:13] */
#define BCHP_TM_SFT_RST_CFG1_SDS5_MASK                             0x00002000
#define BCHP_TM_SFT_RST_CFG1_SDS5_SHIFT                            13
#define BCHP_TM_SFT_RST_CFG1_SDS5_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: SDS4 [12:12] */
#define BCHP_TM_SFT_RST_CFG1_SDS4_MASK                             0x00001000
#define BCHP_TM_SFT_RST_CFG1_SDS4_SHIFT                            12
#define BCHP_TM_SFT_RST_CFG1_SDS4_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: SDS3 [11:11] */
#define BCHP_TM_SFT_RST_CFG1_SDS3_MASK                             0x00000800
#define BCHP_TM_SFT_RST_CFG1_SDS3_SHIFT                            11
#define BCHP_TM_SFT_RST_CFG1_SDS3_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: SDS2 [10:10] */
#define BCHP_TM_SFT_RST_CFG1_SDS2_MASK                             0x00000400
#define BCHP_TM_SFT_RST_CFG1_SDS2_SHIFT                            10
#define BCHP_TM_SFT_RST_CFG1_SDS2_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: SDS1 [09:09] */
#define BCHP_TM_SFT_RST_CFG1_SDS1_MASK                             0x00000200
#define BCHP_TM_SFT_RST_CFG1_SDS1_SHIFT                            9
#define BCHP_TM_SFT_RST_CFG1_SDS1_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: SDS0 [08:08] */
#define BCHP_TM_SFT_RST_CFG1_SDS0_MASK                             0x00000100
#define BCHP_TM_SFT_RST_CFG1_SDS0_SHIFT                            8
#define BCHP_TM_SFT_RST_CFG1_SDS0_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: RSVD_1 [07:06] */
#define BCHP_TM_SFT_RST_CFG1_RSVD_1_MASK                           0x000000c0
#define BCHP_TM_SFT_RST_CFG1_RSVD_1_SHIFT                          6
#define BCHP_TM_SFT_RST_CFG1_RSVD_1_DEFAULT                        0x00000001

/* TM :: SFT_RST_CFG1 :: CHAN1 [05:05] */
#define BCHP_TM_SFT_RST_CFG1_CHAN1_MASK                            0x00000020
#define BCHP_TM_SFT_RST_CFG1_CHAN1_SHIFT                           5
#define BCHP_TM_SFT_RST_CFG1_CHAN1_DEFAULT                         0x00000001

/* TM :: SFT_RST_CFG1 :: CHAN0 [04:04] */
#define BCHP_TM_SFT_RST_CFG1_CHAN0_MASK                            0x00000010
#define BCHP_TM_SFT_RST_CFG1_CHAN0_SHIFT                           4
#define BCHP_TM_SFT_RST_CFG1_CHAN0_DEFAULT                         0x00000001

/* TM :: SFT_RST_CFG1 :: RSVD_0 [03:03] */
#define BCHP_TM_SFT_RST_CFG1_RSVD_0_MASK                           0x00000008
#define BCHP_TM_SFT_RST_CFG1_RSVD_0_SHIFT                          3
#define BCHP_TM_SFT_RST_CFG1_RSVD_0_DEFAULT                        0x00000001

/* TM :: SFT_RST_CFG1 :: AIF_MDAC [02:02] */
#define BCHP_TM_SFT_RST_CFG1_AIF_MDAC_MASK                         0x00000004
#define BCHP_TM_SFT_RST_CFG1_AIF_MDAC_SHIFT                        2
#define BCHP_TM_SFT_RST_CFG1_AIF_MDAC_DEFAULT                      0x00000001

/* TM :: SFT_RST_CFG1 :: AIF1 [01:01] */
#define BCHP_TM_SFT_RST_CFG1_AIF1_MASK                             0x00000002
#define BCHP_TM_SFT_RST_CFG1_AIF1_SHIFT                            1
#define BCHP_TM_SFT_RST_CFG1_AIF1_DEFAULT                          0x00000001

/* TM :: SFT_RST_CFG1 :: AIF0 [00:00] */
#define BCHP_TM_SFT_RST_CFG1_AIF0_MASK                             0x00000001
#define BCHP_TM_SFT_RST_CFG1_AIF0_SHIFT                            0
#define BCHP_TM_SFT_RST_CFG1_AIF0_DEFAULT                          0x00000001

/***************************************************************************
 *CLOCK_ENABLE_CTRL1 - Clock Enable Control Register 1
 ***************************************************************************/
/* TM :: CLOCK_ENABLE_CTRL1 :: RSVD [31:10] */
#define BCHP_TM_CLOCK_ENABLE_CTRL1_RSVD_MASK                       0xfffffc00
#define BCHP_TM_CLOCK_ENABLE_CTRL1_RSVD_SHIFT                      10
#define BCHP_TM_CLOCK_ENABLE_CTRL1_RSVD_DEFAULT                    0x00000000

/* TM :: CLOCK_ENABLE_CTRL1 :: CLOCK_EN_MTSIF_324 [09:09] */
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_MTSIF_324_MASK         0x00000200
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_MTSIF_324_SHIFT        9
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_MTSIF_324_DEFAULT      0x00000001

/* TM :: CLOCK_ENABLE_CTRL1 :: CLOCK_EN_TMT_216 [08:08] */
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_TMT_216_MASK           0x00000100
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_TMT_216_SHIFT          8
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_TMT_216_DEFAULT        0x00000001

/* TM :: CLOCK_ENABLE_CTRL1 :: CLOCK_EN_LEAP_216 [07:07] */
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_LEAP_216_MASK          0x00000080
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_LEAP_216_SHIFT         7
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_LEAP_216_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL1 :: CLOCK_EN_LEAP_UART_27 [06:06] */
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_LEAP_UART_27_MASK      0x00000040
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_LEAP_UART_27_SHIFT     6
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_LEAP_UART_27_DEFAULT   0x00000001

/* TM :: CLOCK_ENABLE_CTRL1 :: CLOCK_EN_LEAP_BSPI_108 [05:05] */
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_LEAP_BSPI_108_MASK     0x00000020
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_LEAP_BSPI_108_SHIFT    5
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_LEAP_BSPI_108_DEFAULT  0x00000001

/* TM :: CLOCK_ENABLE_CTRL1 :: CLOCK_EN_FSK_DIG_108 [04:04] */
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_FSK_DIG_108_MASK       0x00000010
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_FSK_DIG_108_SHIFT      4
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_FSK_DIG_108_DEFAULT    0x00000001

/* TM :: CLOCK_ENABLE_CTRL1 :: CLOCK_EN_BAC_MSPI_108 [03:03] */
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_BAC_MSPI_108_MASK      0x00000008
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_BAC_MSPI_108_SHIFT     3
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_BAC_MSPI_108_DEFAULT   0x00000001

/* TM :: CLOCK_ENABLE_CTRL1 :: CLOCK_EN_AVS [02:02] */
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_AVS_MASK               0x00000004
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_AVS_SHIFT              2
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_AVS_DEFAULT            0x00000001

/* TM :: CLOCK_ENABLE_CTRL1 :: CLOCK_EN_OTP_9 [01:01] */
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_OTP_9_MASK             0x00000002
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_OTP_9_SHIFT            1
#define BCHP_TM_CLOCK_ENABLE_CTRL1_CLOCK_EN_OTP_9_DEFAULT          0x00000001

/* TM :: CLOCK_ENABLE_CTRL1 :: PM_DISABLE_ALL_CLOCKS [00:00] */
#define BCHP_TM_CLOCK_ENABLE_CTRL1_PM_DISABLE_ALL_CLOCKS_MASK      0x00000001
#define BCHP_TM_CLOCK_ENABLE_CTRL1_PM_DISABLE_ALL_CLOCKS_SHIFT     0
#define BCHP_TM_CLOCK_ENABLE_CTRL1_PM_DISABLE_ALL_CLOCKS_DEFAULT   0x00000000

/***************************************************************************
 *CLOCK_ENABLE_CTRL2 - Clock Enable Control Register 2
 ***************************************************************************/
/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_DUALSDS7_SDS1 [31:31] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS7_SDS1_MASK 0x80000000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS7_SDS1_SHIFT 31
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS7_SDS1_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_DUALSDS7_SDS0 [30:30] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS7_SDS0_MASK 0x40000000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS7_SDS0_SHIFT 30
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS7_SDS0_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_DUALSDS6_SDS1 [29:29] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS6_SDS1_MASK 0x20000000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS6_SDS1_SHIFT 29
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS6_SDS1_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_DUALSDS6_SDS0 [28:28] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS6_SDS0_MASK 0x10000000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS6_SDS0_SHIFT 28
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS6_SDS0_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_DUALSDS5_SDS1 [27:27] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS5_SDS1_MASK 0x08000000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS5_SDS1_SHIFT 27
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS5_SDS1_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_DUALSDS5_SDS0 [26:26] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS5_SDS0_MASK 0x04000000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS5_SDS0_SHIFT 26
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS5_SDS0_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_DUALSDS4_SDS1 [25:25] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS4_SDS1_MASK 0x02000000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS4_SDS1_SHIFT 25
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS4_SDS1_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_DUALSDS4_SDS0 [24:24] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS4_SDS0_MASK 0x01000000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS4_SDS0_SHIFT 24
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS4_SDS0_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_DUALSDS3_SDS1 [23:23] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS3_SDS1_MASK 0x00800000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS3_SDS1_SHIFT 23
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS3_SDS1_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_DUALSDS3_SDS0 [22:22] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS3_SDS0_MASK 0x00400000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS3_SDS0_SHIFT 22
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS3_SDS0_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_DUALSDS2_SDS1 [21:21] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS2_SDS1_MASK 0x00200000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS2_SDS1_SHIFT 21
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS2_SDS1_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_DUALSDS2_SDS0 [20:20] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS2_SDS0_MASK 0x00100000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS2_SDS0_SHIFT 20
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS2_SDS0_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_DUALSDS1_SDS1 [19:19] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS1_SDS1_MASK 0x00080000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS1_SDS1_SHIFT 19
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS1_SDS1_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_DUALSDS1_SDS0 [18:18] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS1_SDS0_MASK 0x00040000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS1_SDS0_SHIFT 18
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS1_SDS0_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_DUALSDS0_SDS1 [17:17] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS0_SDS1_MASK 0x00020000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS0_SDS1_SHIFT 17
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS0_SDS1_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_DUALSDS0_SDS0 [16:16] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS0_SDS0_MASK 0x00010000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS0_SDS0_SHIFT 16
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_DUALSDS0_SDS0_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_AFEC7 [15:15] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AFEC7_MASK         0x00008000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AFEC7_SHIFT        15
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AFEC7_DEFAULT      0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_AFEC6 [14:14] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AFEC6_MASK         0x00004000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AFEC6_SHIFT        14
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AFEC6_DEFAULT      0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_AFEC5 [13:13] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AFEC5_MASK         0x00002000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AFEC5_SHIFT        13
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AFEC5_DEFAULT      0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_AFEC4 [12:12] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AFEC4_MASK         0x00001000
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AFEC4_SHIFT        12
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AFEC4_DEFAULT      0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_AFEC3 [11:11] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AFEC3_MASK         0x00000800
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AFEC3_SHIFT        11
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AFEC3_DEFAULT      0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_AFEC2 [10:10] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AFEC2_MASK         0x00000400
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AFEC2_SHIFT        10
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AFEC2_DEFAULT      0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_AFEC1 [09:09] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AFEC1_MASK         0x00000200
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AFEC1_SHIFT        9
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AFEC1_DEFAULT      0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_AFEC0 [08:08] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AFEC0_MASK         0x00000100
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AFEC0_SHIFT        8
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AFEC0_DEFAULT      0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_PERIPH [07:07] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_PERIPH_MASK        0x00000080
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_PERIPH_SHIFT       7
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_PERIPH_DEFAULT     0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_LEAP [06:06] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_LEAP_MASK          0x00000040
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_LEAP_SHIFT         6
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_LEAP_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_CHAN1 [05:05] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_CHAN1_MASK         0x00000020
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_CHAN1_SHIFT        5
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_CHAN1_DEFAULT      0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_CHAN0 [04:04] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_CHAN0_MASK         0x00000010
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_CHAN0_SHIFT        4
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_CHAN0_DEFAULT      0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_FSK [03:03] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_FSK_MASK           0x00000008
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_FSK_SHIFT          3
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_FSK_DEFAULT        0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_AIF_MDAC [02:02] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AIF_MDAC_MASK      0x00000004
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AIF_MDAC_SHIFT     2
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AIF_MDAC_DEFAULT   0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_AIF1 [01:01] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AIF1_MASK          0x00000002
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AIF1_SHIFT         1
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AIF1_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL2 :: CLOCK_108_EN_AIF0 [00:00] */
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AIF0_MASK          0x00000001
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AIF0_SHIFT         0
#define BCHP_TM_CLOCK_ENABLE_CTRL2_CLOCK_108_EN_AIF0_DEFAULT       0x00000001

/***************************************************************************
 *CLOCK_ENABLE_CTRL3 - Clock Enable Control Register 3
 ***************************************************************************/
/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_DUALSDS7_SDS1 [31:31] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS7_SDS1_MASK  0x80000000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS7_SDS1_SHIFT 31
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS7_SDS1_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_DUALSDS7_SDS0 [30:30] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS7_SDS0_MASK  0x40000000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS7_SDS0_SHIFT 30
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS7_SDS0_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_DUALSDS6_SDS1 [29:29] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS6_SDS1_MASK  0x20000000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS6_SDS1_SHIFT 29
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS6_SDS1_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_DUALSDS6_SDS0 [28:28] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS6_SDS0_MASK  0x10000000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS6_SDS0_SHIFT 28
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS6_SDS0_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_DUALSDS5_SDS1 [27:27] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS5_SDS1_MASK  0x08000000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS5_SDS1_SHIFT 27
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS5_SDS1_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_DUALSDS5_SDS0 [26:26] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS5_SDS0_MASK  0x04000000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS5_SDS0_SHIFT 26
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS5_SDS0_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_DUALSDS4_SDS1 [25:25] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS4_SDS1_MASK  0x02000000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS4_SDS1_SHIFT 25
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS4_SDS1_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_DUALSDS4_SDS0 [24:24] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS4_SDS0_MASK  0x01000000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS4_SDS0_SHIFT 24
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS4_SDS0_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_DUALSDS3_SDS1 [23:23] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS3_SDS1_MASK  0x00800000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS3_SDS1_SHIFT 23
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS3_SDS1_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_DUALSDS3_SDS0 [22:22] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS3_SDS0_MASK  0x00400000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS3_SDS0_SHIFT 22
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS3_SDS0_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_DUALSDS2_SDS1 [21:21] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS2_SDS1_MASK  0x00200000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS2_SDS1_SHIFT 21
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS2_SDS1_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_DUALSDS2_SDS0 [20:20] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS2_SDS0_MASK  0x00100000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS2_SDS0_SHIFT 20
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS2_SDS0_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_DUALSDS1_SDS1 [19:19] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS1_SDS1_MASK  0x00080000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS1_SDS1_SHIFT 19
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS1_SDS1_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_DUALSDS1_SDS0 [18:18] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS1_SDS0_MASK  0x00040000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS1_SDS0_SHIFT 18
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS1_SDS0_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_DUALSDS0_SDS1 [17:17] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS0_SDS1_MASK  0x00020000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS0_SDS1_SHIFT 17
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS0_SDS1_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_DUALSDS0_SDS0 [16:16] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS0_SDS0_MASK  0x00010000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS0_SDS0_SHIFT 16
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_DUALSDS0_SDS0_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_AFEC7 [15:15] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AFEC7_MASK          0x00008000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AFEC7_SHIFT         15
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AFEC7_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_AFEC6 [14:14] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AFEC6_MASK          0x00004000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AFEC6_SHIFT         14
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AFEC6_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_AFEC5 [13:13] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AFEC5_MASK          0x00002000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AFEC5_SHIFT         13
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AFEC5_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_AFEC4 [12:12] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AFEC4_MASK          0x00001000
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AFEC4_SHIFT         12
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AFEC4_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_AFEC3 [11:11] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AFEC3_MASK          0x00000800
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AFEC3_SHIFT         11
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AFEC3_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_AFEC2 [10:10] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AFEC2_MASK          0x00000400
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AFEC2_SHIFT         10
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AFEC2_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_AFEC1 [09:09] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AFEC1_MASK          0x00000200
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AFEC1_SHIFT         9
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AFEC1_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_AFEC0 [08:08] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AFEC0_MASK          0x00000100
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AFEC0_SHIFT         8
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AFEC0_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_PERIPH [07:07] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_PERIPH_MASK         0x00000080
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_PERIPH_SHIFT        7
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_PERIPH_DEFAULT      0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_LEAP [06:06] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_LEAP_MASK           0x00000040
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_LEAP_SHIFT          6
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_LEAP_DEFAULT        0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_CHAN1 [05:05] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_CHAN1_MASK          0x00000020
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_CHAN1_SHIFT         5
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_CHAN1_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_CHAN0 [04:04] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_CHAN0_MASK          0x00000010
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_CHAN0_SHIFT         4
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_CHAN0_DEFAULT       0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_FSK [03:03] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_FSK_MASK            0x00000008
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_FSK_SHIFT           3
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_FSK_DEFAULT         0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_AIF_MDAC [02:02] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AIF_MDAC_MASK       0x00000004
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AIF_MDAC_SHIFT      2
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AIF_MDAC_DEFAULT    0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_AIF1 [01:01] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AIF1_MASK           0x00000002
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AIF1_SHIFT          1
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AIF1_DEFAULT        0x00000001

/* TM :: CLOCK_ENABLE_CTRL3 :: CLOCK_54_EN_AIF0 [00:00] */
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AIF0_MASK           0x00000001
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AIF0_SHIFT          0
#define BCHP_TM_CLOCK_ENABLE_CTRL3_CLOCK_54_EN_AIF0_DEFAULT        0x00000001

/***************************************************************************
 *CLOCK_ENABLE_CTRL4 - Clock Enable Control Register 4
 ***************************************************************************/
/* TM :: CLOCK_ENABLE_CTRL4 :: RSVD [31:08] */
#define BCHP_TM_CLOCK_ENABLE_CTRL4_RSVD_MASK                       0xffffff00
#define BCHP_TM_CLOCK_ENABLE_CTRL4_RSVD_SHIFT                      8
#define BCHP_TM_CLOCK_ENABLE_CTRL4_RSVD_DEFAULT                    0x00000000

/* TM :: CLOCK_ENABLE_CTRL4 :: CLOCK_PLL_EN_AFEC7 [07:07] */
#define BCHP_TM_CLOCK_ENABLE_CTRL4_CLOCK_PLL_EN_AFEC7_MASK         0x00000080
#define BCHP_TM_CLOCK_ENABLE_CTRL4_CLOCK_PLL_EN_AFEC7_SHIFT        7
#define BCHP_TM_CLOCK_ENABLE_CTRL4_CLOCK_PLL_EN_AFEC7_DEFAULT      0x00000001

/* TM :: CLOCK_ENABLE_CTRL4 :: CLOCK_PLL_EN_AFEC6 [06:06] */
#define BCHP_TM_CLOCK_ENABLE_CTRL4_CLOCK_PLL_EN_AFEC6_MASK         0x00000040
#define BCHP_TM_CLOCK_ENABLE_CTRL4_CLOCK_PLL_EN_AFEC6_SHIFT        6
#define BCHP_TM_CLOCK_ENABLE_CTRL4_CLOCK_PLL_EN_AFEC6_DEFAULT      0x00000001

/* TM :: CLOCK_ENABLE_CTRL4 :: CLOCK_PLL_EN_AFEC5 [05:05] */
#define BCHP_TM_CLOCK_ENABLE_CTRL4_CLOCK_PLL_EN_AFEC5_MASK         0x00000020
#define BCHP_TM_CLOCK_ENABLE_CTRL4_CLOCK_PLL_EN_AFEC5_SHIFT        5
#define BCHP_TM_CLOCK_ENABLE_CTRL4_CLOCK_PLL_EN_AFEC5_DEFAULT      0x00000001

/* TM :: CLOCK_ENABLE_CTRL4 :: CLOCK_PLL_EN_AFEC4 [04:04] */
#define BCHP_TM_CLOCK_ENABLE_CTRL4_CLOCK_PLL_EN_AFEC4_MASK         0x00000010
#define BCHP_TM_CLOCK_ENABLE_CTRL4_CLOCK_PLL_EN_AFEC4_SHIFT        4
#define BCHP_TM_CLOCK_ENABLE_CTRL4_CLOCK_PLL_EN_AFEC4_DEFAULT      0x00000001

/* TM :: CLOCK_ENABLE_CTRL4 :: CLOCK_PLL_EN_AFEC3 [03:03] */
#define BCHP_TM_CLOCK_ENABLE_CTRL4_CLOCK_PLL_EN_AFEC3_MASK         0x00000008
#define BCHP_TM_CLOCK_ENABLE_CTRL4_CLOCK_PLL_EN_AFEC3_SHIFT        3
#define BCHP_TM_CLOCK_ENABLE_CTRL4_CLOCK_PLL_EN_AFEC3_DEFAULT      0x00000001

/* TM :: CLOCK_ENABLE_CTRL4 :: CLOCK_PLL_EN_AFEC2 [02:02] */
#define BCHP_TM_CLOCK_ENABLE_CTRL4_CLOCK_PLL_EN_AFEC2_MASK         0x00000004
#define BCHP_TM_CLOCK_ENABLE_CTRL4_CLOCK_PLL_EN_AFEC2_SHIFT        2
#define BCHP_TM_CLOCK_ENABLE_CTRL4_CLOCK_PLL_EN_AFEC2_DEFAULT      0x00000001

/* TM :: CLOCK_ENABLE_CTRL4 :: CLOCK_PLL_EN_AFEC1 [01:01] */
#define BCHP_TM_CLOCK_ENABLE_CTRL4_CLOCK_PLL_EN_AFEC1_MASK         0x00000002
#define BCHP_TM_CLOCK_ENABLE_CTRL4_CLOCK_PLL_EN_AFEC1_SHIFT        1
#define BCHP_TM_CLOCK_ENABLE_CTRL4_CLOCK_PLL_EN_AFEC1_DEFAULT      0x00000001

/* TM :: CLOCK_ENABLE_CTRL4 :: CLOCK_PLL_EN_AFEC0 [00:00] */
#define BCHP_TM_CLOCK_ENABLE_CTRL4_CLOCK_PLL_EN_AFEC0_MASK         0x00000001
#define BCHP_TM_CLOCK_ENABLE_CTRL4_CLOCK_PLL_EN_AFEC0_SHIFT        0
#define BCHP_TM_CLOCK_ENABLE_CTRL4_CLOCK_PLL_EN_AFEC0_DEFAULT      0x00000001

/***************************************************************************
 *CLOCK_ENABLE_CTRL5 - Clock Enable Control Register 5
 ***************************************************************************/
/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS7_SDS1_TFEC [31:31] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS7_SDS1_TFEC_MASK 0x80000000
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS7_SDS1_TFEC_SHIFT 31
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS7_SDS1_TFEC_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS7_SDS0_TFEC [30:30] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS7_SDS0_TFEC_MASK 0x40000000
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS7_SDS0_TFEC_SHIFT 30
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS7_SDS0_TFEC_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS6_SDS1_TFEC [29:29] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS6_SDS1_TFEC_MASK 0x20000000
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS6_SDS1_TFEC_SHIFT 29
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS6_SDS1_TFEC_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS6_SDS0_TFEC [28:28] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS6_SDS0_TFEC_MASK 0x10000000
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS6_SDS0_TFEC_SHIFT 28
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS6_SDS0_TFEC_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS5_SDS1_TFEC [27:27] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS5_SDS1_TFEC_MASK 0x08000000
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS5_SDS1_TFEC_SHIFT 27
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS5_SDS1_TFEC_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS5_SDS0_TFEC [26:26] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS5_SDS0_TFEC_MASK 0x04000000
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS5_SDS0_TFEC_SHIFT 26
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS5_SDS0_TFEC_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS4_SDS1_TFEC [25:25] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS4_SDS1_TFEC_MASK 0x02000000
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS4_SDS1_TFEC_SHIFT 25
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS4_SDS1_TFEC_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS4_SDS0_TFEC [24:24] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS4_SDS0_TFEC_MASK 0x01000000
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS4_SDS0_TFEC_SHIFT 24
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS4_SDS0_TFEC_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS3_SDS1_TFEC [23:23] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS3_SDS1_TFEC_MASK 0x00800000
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS3_SDS1_TFEC_SHIFT 23
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS3_SDS1_TFEC_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS3_SDS0_TFEC [22:22] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS3_SDS0_TFEC_MASK 0x00400000
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS3_SDS0_TFEC_SHIFT 22
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS3_SDS0_TFEC_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS2_SDS1_TFEC [21:21] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS2_SDS1_TFEC_MASK 0x00200000
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS2_SDS1_TFEC_SHIFT 21
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS2_SDS1_TFEC_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS2_SDS0_TFEC [20:20] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS2_SDS0_TFEC_MASK 0x00100000
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS2_SDS0_TFEC_SHIFT 20
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS2_SDS0_TFEC_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS1_SDS1_TFEC [19:19] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS1_SDS1_TFEC_MASK 0x00080000
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS1_SDS1_TFEC_SHIFT 19
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS1_SDS1_TFEC_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS1_SDS0_TFEC [18:18] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS1_SDS0_TFEC_MASK 0x00040000
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS1_SDS0_TFEC_SHIFT 18
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS1_SDS0_TFEC_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS0_SDS1_TFEC [17:17] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS0_SDS1_TFEC_MASK 0x00020000
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS0_SDS1_TFEC_SHIFT 17
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS0_SDS1_TFEC_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS0_SDS0_TFEC [16:16] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS0_SDS0_TFEC_MASK 0x00010000
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS0_SDS0_TFEC_SHIFT 16
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS0_SDS0_TFEC_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS7_SDS1 [15:15] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS7_SDS1_MASK 0x00008000
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS7_SDS1_SHIFT 15
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS7_SDS1_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS7_SDS0 [14:14] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS7_SDS0_MASK 0x00004000
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS7_SDS0_SHIFT 14
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS7_SDS0_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS6_SDS1 [13:13] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS6_SDS1_MASK 0x00002000
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS6_SDS1_SHIFT 13
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS6_SDS1_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS6_SDS0 [12:12] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS6_SDS0_MASK 0x00001000
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS6_SDS0_SHIFT 12
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS6_SDS0_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS5_SDS1 [11:11] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS5_SDS1_MASK 0x00000800
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS5_SDS1_SHIFT 11
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS5_SDS1_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS5_SDS0 [10:10] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS5_SDS0_MASK 0x00000400
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS5_SDS0_SHIFT 10
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS5_SDS0_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS4_SDS1 [09:09] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS4_SDS1_MASK 0x00000200
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS4_SDS1_SHIFT 9
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS4_SDS1_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS4_SDS0 [08:08] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS4_SDS0_MASK 0x00000100
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS4_SDS0_SHIFT 8
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS4_SDS0_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS3_SDS1 [07:07] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS3_SDS1_MASK 0x00000080
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS3_SDS1_SHIFT 7
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS3_SDS1_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS3_SDS0 [06:06] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS3_SDS0_MASK 0x00000040
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS3_SDS0_SHIFT 6
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS3_SDS0_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS2_SDS1 [05:05] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS2_SDS1_MASK 0x00000020
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS2_SDS1_SHIFT 5
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS2_SDS1_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS2_SDS0 [04:04] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS2_SDS0_MASK 0x00000010
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS2_SDS0_SHIFT 4
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS2_SDS0_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS1_SDS1 [03:03] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS1_SDS1_MASK 0x00000008
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS1_SDS1_SHIFT 3
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS1_SDS1_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS1_SDS0 [02:02] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS1_SDS0_MASK 0x00000004
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS1_SDS0_SHIFT 2
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS1_SDS0_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS0_SDS1 [01:01] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS0_SDS1_MASK 0x00000002
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS0_SDS1_SHIFT 1
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS0_SDS1_DEFAULT 0x00000001

/* TM :: CLOCK_ENABLE_CTRL5 :: CLOCK_PLL_EN_DUALSDS0_SDS0 [00:00] */
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS0_SDS0_MASK 0x00000001
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS0_SDS0_SHIFT 0
#define BCHP_TM_CLOCK_ENABLE_CTRL5_CLOCK_PLL_EN_DUALSDS0_SDS0_DEFAULT 0x00000001

/***************************************************************************
 *CLOCK_BYPASS_CTRL - Clock Bypass Control Register
 ***************************************************************************/
/* TM :: CLOCK_BYPASS_CTRL :: RSVD [31:10] */
#define BCHP_TM_CLOCK_BYPASS_CTRL_RSVD_MASK                        0xfffffc00
#define BCHP_TM_CLOCK_BYPASS_CTRL_RSVD_SHIFT                       10
#define BCHP_TM_CLOCK_BYPASS_CTRL_RSVD_DEFAULT                     0x00000000

/* TM :: CLOCK_BYPASS_CTRL :: reserved_for_padding0 [09:05] */
#define BCHP_TM_CLOCK_BYPASS_CTRL_reserved_for_padding0_MASK       0x000003e0
#define BCHP_TM_CLOCK_BYPASS_CTRL_reserved_for_padding0_SHIFT      5

/* TM :: CLOCK_BYPASS_CTRL :: AIF_MDAC_BYPASS_SEL [04:04] */
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF_MDAC_BYPASS_SEL_MASK         0x00000010
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF_MDAC_BYPASS_SEL_SHIFT        4
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF_MDAC_BYPASS_SEL_DEFAULT      0x00000000

/* TM :: CLOCK_BYPASS_CTRL :: AIF3_BYPASS_SEL [03:03] */
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF3_BYPASS_SEL_MASK             0x00000008
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF3_BYPASS_SEL_SHIFT            3
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF3_BYPASS_SEL_DEFAULT          0x00000000

/* TM :: CLOCK_BYPASS_CTRL :: AIF2_BYPASS_SEL [02:02] */
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF2_BYPASS_SEL_MASK             0x00000004
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF2_BYPASS_SEL_SHIFT            2
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF2_BYPASS_SEL_DEFAULT          0x00000000

/* TM :: CLOCK_BYPASS_CTRL :: AIF1_BYPASS_SEL [01:01] */
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF1_BYPASS_SEL_MASK             0x00000002
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF1_BYPASS_SEL_SHIFT            1
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF1_BYPASS_SEL_DEFAULT          0x00000000

/* TM :: CLOCK_BYPASS_CTRL :: AIF0_BYPASS_SEL [00:00] */
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF0_BYPASS_SEL_MASK             0x00000001
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF0_BYPASS_SEL_SHIFT            0
#define BCHP_TM_CLOCK_BYPASS_CTRL_AIF0_BYPASS_SEL_DEFAULT          0x00000000

/***************************************************************************
 *MISC6 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC6 :: MISC [31:00] */
#define BCHP_TM_MISC6_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC6_MISC_SHIFT                                   0
#define BCHP_TM_MISC6_MISC_DEFAULT                                 0x00000000

/***************************************************************************
 *MISC5 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC5 :: MISC [31:00] */
#define BCHP_TM_MISC5_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC5_MISC_SHIFT                                   0
#define BCHP_TM_MISC5_MISC_DEFAULT                                 0x00000000

/***************************************************************************
 *MISC4 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC4 :: MISC [31:00] */
#define BCHP_TM_MISC4_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC4_MISC_SHIFT                                   0
#define BCHP_TM_MISC4_MISC_DEFAULT                                 0x00000000

/***************************************************************************
 *UART_ROUTER_SEL - UART Router select
 ***************************************************************************/
/* TM :: UART_ROUTER_SEL :: port_7_cpu_sel [31:28] */
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_MASK                0xf0000000
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_SHIFT               28
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_DEFAULT             0x00000000
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_NO_CPU              0
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_LEAP_TOP            1
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_AVS_TOP             2
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_3            3
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_4            4
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_5            5
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_6            6
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_7            7
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_8            8
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_9            9
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_10           10
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_11           11
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_12           12
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_13           13
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_14           14
#define BCHP_TM_UART_ROUTER_SEL_port_7_cpu_sel_UNUSED_15           15

/* TM :: UART_ROUTER_SEL :: port_6_cpu_sel [27:24] */
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_MASK                0x0f000000
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_SHIFT               24
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_DEFAULT             0x00000000
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_NO_CPU              0
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_LEAP_TOP            1
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_AVS_TOP             2
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_3            3
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_4            4
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_5            5
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_6            6
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_7            7
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_8            8
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_9            9
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_10           10
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_11           11
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_12           12
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_13           13
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_14           14
#define BCHP_TM_UART_ROUTER_SEL_port_6_cpu_sel_UNUSED_15           15

/* TM :: UART_ROUTER_SEL :: port_5_cpu_sel [23:20] */
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_MASK                0x00f00000
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_SHIFT               20
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_DEFAULT             0x00000000
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_NO_CPU              0
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_LEAP_TOP            1
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_AVS_TOP             2
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_3            3
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_4            4
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_5            5
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_6            6
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_7            7
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_8            8
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_9            9
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_10           10
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_11           11
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_12           12
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_13           13
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_14           14
#define BCHP_TM_UART_ROUTER_SEL_port_5_cpu_sel_UNUSED_15           15

/* TM :: UART_ROUTER_SEL :: port_4_cpu_sel [19:16] */
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_MASK                0x000f0000
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_SHIFT               16
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_DEFAULT             0x00000000
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_NO_CPU              0
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_LEAP_TOP            1
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_AVS_TOP             2
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_3            3
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_4            4
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_5            5
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_6            6
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_7            7
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_8            8
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_9            9
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_10           10
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_11           11
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_12           12
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_13           13
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_14           14
#define BCHP_TM_UART_ROUTER_SEL_port_4_cpu_sel_UNUSED_15           15

/* TM :: UART_ROUTER_SEL :: port_3_cpu_sel [15:12] */
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_MASK                0x0000f000
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_SHIFT               12
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_DEFAULT             0x00000000
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_NO_CPU              0
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_LEAP_TOP            1
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_AVS_TOP             2
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_3            3
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_4            4
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_5            5
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_6            6
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_7            7
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_8            8
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_9            9
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_10           10
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_11           11
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_12           12
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_13           13
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_14           14
#define BCHP_TM_UART_ROUTER_SEL_port_3_cpu_sel_UNUSED_15           15

/* TM :: UART_ROUTER_SEL :: port_2_cpu_sel [11:08] */
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_MASK                0x00000f00
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_SHIFT               8
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_DEFAULT             0x00000000
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_NO_CPU              0
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_LEAP_TOP            1
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_AVS_TOP             2
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_3            3
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_4            4
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_5            5
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_6            6
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_7            7
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_8            8
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_9            9
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_10           10
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_11           11
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_12           12
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_13           13
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_14           14
#define BCHP_TM_UART_ROUTER_SEL_port_2_cpu_sel_UNUSED_15           15

/* TM :: UART_ROUTER_SEL :: port_1_cpu_sel [07:04] */
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_MASK                0x000000f0
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_SHIFT               4
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_DEFAULT             0x00000000
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_NO_CPU              0
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_LEAP_TOP            1
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_AVS_TOP             2
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_3            3
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_4            4
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_5            5
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_6            6
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_7            7
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_8            8
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_9            9
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_10           10
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_11           11
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_12           12
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_13           13
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_14           14
#define BCHP_TM_UART_ROUTER_SEL_port_1_cpu_sel_UNUSED_15           15

/* TM :: UART_ROUTER_SEL :: port_0_cpu_sel [03:00] */
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_MASK                0x0000000f
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_SHIFT               0
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_DEFAULT             0x00000000
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_NO_CPU              0
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_LEAP_TOP            1
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_AVS_TOP             2
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_3            3
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_4            4
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_5            5
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_6            6
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_7            7
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_8            8
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_9            9
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_10           10
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_11           11
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_12           12
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_13           13
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_14           14
#define BCHP_TM_UART_ROUTER_SEL_port_0_cpu_sel_UNUSED_15           15

/***************************************************************************
 *EJTAG_INPUT_EN - EJTAG input bus enables
 ***************************************************************************/
/* TM :: EJTAG_INPUT_EN :: reserved0 [31:03] */
#define BCHP_TM_EJTAG_INPUT_EN_reserved0_MASK                      0xfffffff8
#define BCHP_TM_EJTAG_INPUT_EN_reserved0_SHIFT                     3

/* TM :: EJTAG_INPUT_EN :: ejtag_input_enable [02:00] */
#define BCHP_TM_EJTAG_INPUT_EN_ejtag_input_enable_MASK             0x00000007
#define BCHP_TM_EJTAG_INPUT_EN_ejtag_input_enable_SHIFT            0
#define BCHP_TM_EJTAG_INPUT_EN_ejtag_input_enable_DEFAULT          0x00000002
#define BCHP_TM_EJTAG_INPUT_EN_ejtag_input_enable_DO_NOT_USE_CPU_ONE_HOT 1
#define BCHP_TM_EJTAG_INPUT_EN_ejtag_input_enable_LEAP_CPU_ONE_HOT 2
#define BCHP_TM_EJTAG_INPUT_EN_ejtag_input_enable_AVS_CPU_ONE_HOT  4

/***************************************************************************
 *EJTAG_INPUT_SEL - EJTAG input select
 ***************************************************************************/
/* TM :: EJTAG_INPUT_SEL :: reserved0 [31:01] */
#define BCHP_TM_EJTAG_INPUT_SEL_reserved0_MASK                     0xfffffffe
#define BCHP_TM_EJTAG_INPUT_SEL_reserved0_SHIFT                    1

/* TM :: EJTAG_INPUT_SEL :: ejtag_input_sel [00:00] */
#define BCHP_TM_EJTAG_INPUT_SEL_ejtag_input_sel_MASK               0x00000001
#define BCHP_TM_EJTAG_INPUT_SEL_ejtag_input_sel_SHIFT              0
#define BCHP_TM_EJTAG_INPUT_SEL_ejtag_input_sel_DEFAULT            0x00000000

/***************************************************************************
 *EJTAG_OUTPUT_SEL - EJTAG output select
 ***************************************************************************/
/* TM :: EJTAG_OUTPUT_SEL :: reserved0 [31:03] */
#define BCHP_TM_EJTAG_OUTPUT_SEL_reserved0_MASK                    0xfffffff8
#define BCHP_TM_EJTAG_OUTPUT_SEL_reserved0_SHIFT                   3

/* TM :: EJTAG_OUTPUT_SEL :: ejtag_output_sel [02:00] */
#define BCHP_TM_EJTAG_OUTPUT_SEL_ejtag_output_sel_MASK             0x00000007
#define BCHP_TM_EJTAG_OUTPUT_SEL_ejtag_output_sel_SHIFT            0
#define BCHP_TM_EJTAG_OUTPUT_SEL_ejtag_output_sel_DEFAULT          0x00000001
#define BCHP_TM_EJTAG_OUTPUT_SEL_ejtag_output_sel_DO_NOT_USE_CPU   0
#define BCHP_TM_EJTAG_OUTPUT_SEL_ejtag_output_sel_LEAP_CPU         1
#define BCHP_TM_EJTAG_OUTPUT_SEL_ejtag_output_sel_AVS_CPU          2

/***************************************************************************
 *MTSIF0_CTRL - MTSIF0 Pad Control Register
 ***************************************************************************/
/* TM :: MTSIF0_CTRL :: RSVD [31:07] */
#define BCHP_TM_MTSIF0_CTRL_RSVD_MASK                              0xffffff80
#define BCHP_TM_MTSIF0_CTRL_RSVD_SHIFT                             7
#define BCHP_TM_MTSIF0_CTRL_RSVD_DEFAULT                           0x00000000

/* TM :: MTSIF0_CTRL :: MTSIF_0_PAD_INPUT_DISABLE [06:06] */
#define BCHP_TM_MTSIF0_CTRL_MTSIF_0_PAD_INPUT_DISABLE_MASK         0x00000040
#define BCHP_TM_MTSIF0_CTRL_MTSIF_0_PAD_INPUT_DISABLE_SHIFT        6
#define BCHP_TM_MTSIF0_CTRL_MTSIF_0_PAD_INPUT_DISABLE_DEFAULT      0x00000000
#define BCHP_TM_MTSIF0_CTRL_MTSIF_0_PAD_INPUT_DISABLE_INPUT_ENABLE 0
#define BCHP_TM_MTSIF0_CTRL_MTSIF_0_PAD_INPUT_DISABLE_INPUT_DISABLE 1

/* TM :: MTSIF0_CTRL :: MTSIF_0_PAD_AMP_EN [05:05] */
#define BCHP_TM_MTSIF0_CTRL_MTSIF_0_PAD_AMP_EN_MASK                0x00000020
#define BCHP_TM_MTSIF0_CTRL_MTSIF_0_PAD_AMP_EN_SHIFT               5
#define BCHP_TM_MTSIF0_CTRL_MTSIF_0_PAD_AMP_EN_DEFAULT             0x00000000

/* TM :: MTSIF0_CTRL :: MTSIF_0_PAD_SEL_GMII [04:04] */
#define BCHP_TM_MTSIF0_CTRL_MTSIF_0_PAD_SEL_GMII_MASK              0x00000010
#define BCHP_TM_MTSIF0_CTRL_MTSIF_0_PAD_SEL_GMII_SHIFT             4
#define BCHP_TM_MTSIF0_CTRL_MTSIF_0_PAD_SEL_GMII_DEFAULT           0x00000001

/* TM :: MTSIF0_CTRL :: MTSIF_0_PAD_MODEHV [03:03] */
#define BCHP_TM_MTSIF0_CTRL_MTSIF_0_PAD_MODEHV_MASK                0x00000008
#define BCHP_TM_MTSIF0_CTRL_MTSIF_0_PAD_MODEHV_SHIFT               3
#define BCHP_TM_MTSIF0_CTRL_MTSIF_0_PAD_MODEHV_DEFAULT             0x00000001

/* TM :: MTSIF0_CTRL :: MTSIF_0_PAD_SEL [02:00] */
#define BCHP_TM_MTSIF0_CTRL_MTSIF_0_PAD_SEL_MASK                   0x00000007
#define BCHP_TM_MTSIF0_CTRL_MTSIF_0_PAD_SEL_SHIFT                  0
#define BCHP_TM_MTSIF0_CTRL_MTSIF_0_PAD_SEL_DEFAULT                0x00000003
#define BCHP_TM_MTSIF0_CTRL_MTSIF_0_PAD_SEL_DRIVE_2MA              0
#define BCHP_TM_MTSIF0_CTRL_MTSIF_0_PAD_SEL_DRIVE_4MA              1
#define BCHP_TM_MTSIF0_CTRL_MTSIF_0_PAD_SEL_DRIVE_6MA              2
#define BCHP_TM_MTSIF0_CTRL_MTSIF_0_PAD_SEL_DRIVE_8MA              3
#define BCHP_TM_MTSIF0_CTRL_MTSIF_0_PAD_SEL_DRIVE_10MA             4
#define BCHP_TM_MTSIF0_CTRL_MTSIF_0_PAD_SEL_DRIVE_12MA             5
#define BCHP_TM_MTSIF0_CTRL_MTSIF_0_PAD_SEL_DRIVE_14MA             6
#define BCHP_TM_MTSIF0_CTRL_MTSIF_0_PAD_SEL_DRIVE_16MA             7

/***************************************************************************
 *MTSIF1_CTRL - MTSIF1 Pad Control Register
 ***************************************************************************/
/* TM :: MTSIF1_CTRL :: RSVD [31:07] */
#define BCHP_TM_MTSIF1_CTRL_RSVD_MASK                              0xffffff80
#define BCHP_TM_MTSIF1_CTRL_RSVD_SHIFT                             7
#define BCHP_TM_MTSIF1_CTRL_RSVD_DEFAULT                           0x00000000

/* TM :: MTSIF1_CTRL :: MTSIF_1_PAD_INPUT_DISABLE [06:06] */
#define BCHP_TM_MTSIF1_CTRL_MTSIF_1_PAD_INPUT_DISABLE_MASK         0x00000040
#define BCHP_TM_MTSIF1_CTRL_MTSIF_1_PAD_INPUT_DISABLE_SHIFT        6
#define BCHP_TM_MTSIF1_CTRL_MTSIF_1_PAD_INPUT_DISABLE_DEFAULT      0x00000000
#define BCHP_TM_MTSIF1_CTRL_MTSIF_1_PAD_INPUT_DISABLE_INPUT_ENABLE 0
#define BCHP_TM_MTSIF1_CTRL_MTSIF_1_PAD_INPUT_DISABLE_INPUT_DISABLE 1

/* TM :: MTSIF1_CTRL :: MTSIF_1_PAD_AMP_EN [05:05] */
#define BCHP_TM_MTSIF1_CTRL_MTSIF_1_PAD_AMP_EN_MASK                0x00000020
#define BCHP_TM_MTSIF1_CTRL_MTSIF_1_PAD_AMP_EN_SHIFT               5
#define BCHP_TM_MTSIF1_CTRL_MTSIF_1_PAD_AMP_EN_DEFAULT             0x00000000

/* TM :: MTSIF1_CTRL :: MTSIF_1_PAD_SEL_GMII [04:04] */
#define BCHP_TM_MTSIF1_CTRL_MTSIF_1_PAD_SEL_GMII_MASK              0x00000010
#define BCHP_TM_MTSIF1_CTRL_MTSIF_1_PAD_SEL_GMII_SHIFT             4
#define BCHP_TM_MTSIF1_CTRL_MTSIF_1_PAD_SEL_GMII_DEFAULT           0x00000001

/* TM :: MTSIF1_CTRL :: MTSIF_1_PAD_MODEHV [03:03] */
#define BCHP_TM_MTSIF1_CTRL_MTSIF_1_PAD_MODEHV_MASK                0x00000008
#define BCHP_TM_MTSIF1_CTRL_MTSIF_1_PAD_MODEHV_SHIFT               3
#define BCHP_TM_MTSIF1_CTRL_MTSIF_1_PAD_MODEHV_DEFAULT             0x00000001

/* TM :: MTSIF1_CTRL :: MTSIF_1_PAD_SEL [02:00] */
#define BCHP_TM_MTSIF1_CTRL_MTSIF_1_PAD_SEL_MASK                   0x00000007
#define BCHP_TM_MTSIF1_CTRL_MTSIF_1_PAD_SEL_SHIFT                  0
#define BCHP_TM_MTSIF1_CTRL_MTSIF_1_PAD_SEL_DEFAULT                0x00000003
#define BCHP_TM_MTSIF1_CTRL_MTSIF_1_PAD_SEL_DRIVE_2MA              0
#define BCHP_TM_MTSIF1_CTRL_MTSIF_1_PAD_SEL_DRIVE_4MA              1
#define BCHP_TM_MTSIF1_CTRL_MTSIF_1_PAD_SEL_DRIVE_6MA              2
#define BCHP_TM_MTSIF1_CTRL_MTSIF_1_PAD_SEL_DRIVE_8MA              3
#define BCHP_TM_MTSIF1_CTRL_MTSIF_1_PAD_SEL_DRIVE_10MA             4
#define BCHP_TM_MTSIF1_CTRL_MTSIF_1_PAD_SEL_DRIVE_12MA             5
#define BCHP_TM_MTSIF1_CTRL_MTSIF_1_PAD_SEL_DRIVE_14MA             6
#define BCHP_TM_MTSIF1_CTRL_MTSIF_1_PAD_SEL_DRIVE_16MA             7

/***************************************************************************
 *MTSIF2_CTRL - MTSIF2 Pad Control Register
 ***************************************************************************/
/* TM :: MTSIF2_CTRL :: RSVD [31:07] */
#define BCHP_TM_MTSIF2_CTRL_RSVD_MASK                              0xffffff80
#define BCHP_TM_MTSIF2_CTRL_RSVD_SHIFT                             7
#define BCHP_TM_MTSIF2_CTRL_RSVD_DEFAULT                           0x00000000

/* TM :: MTSIF2_CTRL :: MTSIF_2_PAD_INPUT_DISABLE [06:06] */
#define BCHP_TM_MTSIF2_CTRL_MTSIF_2_PAD_INPUT_DISABLE_MASK         0x00000040
#define BCHP_TM_MTSIF2_CTRL_MTSIF_2_PAD_INPUT_DISABLE_SHIFT        6
#define BCHP_TM_MTSIF2_CTRL_MTSIF_2_PAD_INPUT_DISABLE_DEFAULT      0x00000000
#define BCHP_TM_MTSIF2_CTRL_MTSIF_2_PAD_INPUT_DISABLE_INPUT_ENABLE 0
#define BCHP_TM_MTSIF2_CTRL_MTSIF_2_PAD_INPUT_DISABLE_INPUT_DISABLE 1

/* TM :: MTSIF2_CTRL :: MTSIF_2_PAD_AMP_EN [05:05] */
#define BCHP_TM_MTSIF2_CTRL_MTSIF_2_PAD_AMP_EN_MASK                0x00000020
#define BCHP_TM_MTSIF2_CTRL_MTSIF_2_PAD_AMP_EN_SHIFT               5
#define BCHP_TM_MTSIF2_CTRL_MTSIF_2_PAD_AMP_EN_DEFAULT             0x00000000

/* TM :: MTSIF2_CTRL :: MTSIF_2_PAD_SEL_GMII [04:04] */
#define BCHP_TM_MTSIF2_CTRL_MTSIF_2_PAD_SEL_GMII_MASK              0x00000010
#define BCHP_TM_MTSIF2_CTRL_MTSIF_2_PAD_SEL_GMII_SHIFT             4
#define BCHP_TM_MTSIF2_CTRL_MTSIF_2_PAD_SEL_GMII_DEFAULT           0x00000001

/* TM :: MTSIF2_CTRL :: MTSIF_2_PAD_MODEHV [03:03] */
#define BCHP_TM_MTSIF2_CTRL_MTSIF_2_PAD_MODEHV_MASK                0x00000008
#define BCHP_TM_MTSIF2_CTRL_MTSIF_2_PAD_MODEHV_SHIFT               3
#define BCHP_TM_MTSIF2_CTRL_MTSIF_2_PAD_MODEHV_DEFAULT             0x00000001

/* TM :: MTSIF2_CTRL :: MTSIF_2_PAD_SEL [02:00] */
#define BCHP_TM_MTSIF2_CTRL_MTSIF_2_PAD_SEL_MASK                   0x00000007
#define BCHP_TM_MTSIF2_CTRL_MTSIF_2_PAD_SEL_SHIFT                  0
#define BCHP_TM_MTSIF2_CTRL_MTSIF_2_PAD_SEL_DEFAULT                0x00000003
#define BCHP_TM_MTSIF2_CTRL_MTSIF_2_PAD_SEL_DRIVE_2MA              0
#define BCHP_TM_MTSIF2_CTRL_MTSIF_2_PAD_SEL_DRIVE_4MA              1
#define BCHP_TM_MTSIF2_CTRL_MTSIF_2_PAD_SEL_DRIVE_6MA              2
#define BCHP_TM_MTSIF2_CTRL_MTSIF_2_PAD_SEL_DRIVE_8MA              3
#define BCHP_TM_MTSIF2_CTRL_MTSIF_2_PAD_SEL_DRIVE_10MA             4
#define BCHP_TM_MTSIF2_CTRL_MTSIF_2_PAD_SEL_DRIVE_12MA             5
#define BCHP_TM_MTSIF2_CTRL_MTSIF_2_PAD_SEL_DRIVE_14MA             6
#define BCHP_TM_MTSIF2_CTRL_MTSIF_2_PAD_SEL_DRIVE_16MA             7

/***************************************************************************
 *MTSIF_RX_CTRL - MTSIF_RX Pad Control Register
 ***************************************************************************/
/* TM :: MTSIF_RX_CTRL :: RSVD [31:07] */
#define BCHP_TM_MTSIF_RX_CTRL_RSVD_MASK                            0xffffff80
#define BCHP_TM_MTSIF_RX_CTRL_RSVD_SHIFT                           7
#define BCHP_TM_MTSIF_RX_CTRL_RSVD_DEFAULT                         0x00000000

/* TM :: MTSIF_RX_CTRL :: MTSIF_RX_PAD_INPUT_DISABLE [06:06] */
#define BCHP_TM_MTSIF_RX_CTRL_MTSIF_RX_PAD_INPUT_DISABLE_MASK      0x00000040
#define BCHP_TM_MTSIF_RX_CTRL_MTSIF_RX_PAD_INPUT_DISABLE_SHIFT     6
#define BCHP_TM_MTSIF_RX_CTRL_MTSIF_RX_PAD_INPUT_DISABLE_DEFAULT   0x00000000
#define BCHP_TM_MTSIF_RX_CTRL_MTSIF_RX_PAD_INPUT_DISABLE_INPUT_ENABLE 0
#define BCHP_TM_MTSIF_RX_CTRL_MTSIF_RX_PAD_INPUT_DISABLE_INPUT_DISABLE 1

/* TM :: MTSIF_RX_CTRL :: MTSIF_RX_PAD_AMP_EN [05:05] */
#define BCHP_TM_MTSIF_RX_CTRL_MTSIF_RX_PAD_AMP_EN_MASK             0x00000020
#define BCHP_TM_MTSIF_RX_CTRL_MTSIF_RX_PAD_AMP_EN_SHIFT            5
#define BCHP_TM_MTSIF_RX_CTRL_MTSIF_RX_PAD_AMP_EN_DEFAULT          0x00000000

/* TM :: MTSIF_RX_CTRL :: MTSIF_RX_PAD_SEL_GMII [04:04] */
#define BCHP_TM_MTSIF_RX_CTRL_MTSIF_RX_PAD_SEL_GMII_MASK           0x00000010
#define BCHP_TM_MTSIF_RX_CTRL_MTSIF_RX_PAD_SEL_GMII_SHIFT          4
#define BCHP_TM_MTSIF_RX_CTRL_MTSIF_RX_PAD_SEL_GMII_DEFAULT        0x00000001

/* TM :: MTSIF_RX_CTRL :: MTSIF_RX_PAD_MODEHV [03:03] */
#define BCHP_TM_MTSIF_RX_CTRL_MTSIF_RX_PAD_MODEHV_MASK             0x00000008
#define BCHP_TM_MTSIF_RX_CTRL_MTSIF_RX_PAD_MODEHV_SHIFT            3
#define BCHP_TM_MTSIF_RX_CTRL_MTSIF_RX_PAD_MODEHV_DEFAULT          0x00000001

/* TM :: MTSIF_RX_CTRL :: MTSIF_RX_PAD_SEL [02:00] */
#define BCHP_TM_MTSIF_RX_CTRL_MTSIF_RX_PAD_SEL_MASK                0x00000007
#define BCHP_TM_MTSIF_RX_CTRL_MTSIF_RX_PAD_SEL_SHIFT               0
#define BCHP_TM_MTSIF_RX_CTRL_MTSIF_RX_PAD_SEL_DEFAULT             0x00000003
#define BCHP_TM_MTSIF_RX_CTRL_MTSIF_RX_PAD_SEL_DRIVE_2MA           0
#define BCHP_TM_MTSIF_RX_CTRL_MTSIF_RX_PAD_SEL_DRIVE_4MA           1
#define BCHP_TM_MTSIF_RX_CTRL_MTSIF_RX_PAD_SEL_DRIVE_6MA           2
#define BCHP_TM_MTSIF_RX_CTRL_MTSIF_RX_PAD_SEL_DRIVE_8MA           3
#define BCHP_TM_MTSIF_RX_CTRL_MTSIF_RX_PAD_SEL_DRIVE_10MA          4
#define BCHP_TM_MTSIF_RX_CTRL_MTSIF_RX_PAD_SEL_DRIVE_12MA          5
#define BCHP_TM_MTSIF_RX_CTRL_MTSIF_RX_PAD_SEL_DRIVE_14MA          6
#define BCHP_TM_MTSIF_RX_CTRL_MTSIF_RX_PAD_SEL_DRIVE_16MA          7

/***************************************************************************
 *TEST_MODE - Test Mode Control Register
 ***************************************************************************/
/* TM :: TEST_MODE :: RSVD [31:09] */
#define BCHP_TM_TEST_MODE_RSVD_MASK                                0xfffffe00
#define BCHP_TM_TEST_MODE_RSVD_SHIFT                               9
#define BCHP_TM_TEST_MODE_RSVD_DEFAULT                             0x00000000

/* TM :: TEST_MODE :: EN [08:08] */
#define BCHP_TM_TEST_MODE_EN_MASK                                  0x00000100
#define BCHP_TM_TEST_MODE_EN_SHIFT                                 8
#define BCHP_TM_TEST_MODE_EN_DEFAULT                               0x00000000

/* TM :: TEST_MODE :: MODE [07:00] */
#define BCHP_TM_TEST_MODE_MODE_MASK                                0x000000ff
#define BCHP_TM_TEST_MODE_MODE_SHIFT                               0
#define BCHP_TM_TEST_MODE_MODE_DEFAULT                             0x00000000

/***************************************************************************
 *TEST_MISC2 - Test Misc2 Control Register
 ***************************************************************************/
/* TM :: TEST_MISC2 :: MISC [31:00] */
#define BCHP_TM_TEST_MISC2_MISC_MASK                               0xffffffff
#define BCHP_TM_TEST_MISC2_MISC_SHIFT                              0
#define BCHP_TM_TEST_MISC2_MISC_DEFAULT                            0x00000000

/***************************************************************************
 *TEST_MISC1 - Test Misc1 Control Register
 ***************************************************************************/
/* TM :: TEST_MISC1 :: MISC [31:00] */
#define BCHP_TM_TEST_MISC1_MISC_MASK                               0xffffffff
#define BCHP_TM_TEST_MISC1_MISC_SHIFT                              0
#define BCHP_TM_TEST_MISC1_MISC_DEFAULT                            0x00000000

/***************************************************************************
 *TEST_MISC0 - Test Misc0 Control Register
 ***************************************************************************/
/* TM :: TEST_MISC0 :: MISC [31:00] */
#define BCHP_TM_TEST_MISC0_MISC_MASK                               0xffffffff
#define BCHP_TM_TEST_MISC0_MISC_SHIFT                              0
#define BCHP_TM_TEST_MISC0_MISC_DEFAULT                            0x00000000

/***************************************************************************
 *UART_RX_CTRL - UART Control Register
 ***************************************************************************/
/* TM :: UART_RX_CTRL :: RSVD [31:06] */
#define BCHP_TM_UART_RX_CTRL_RSVD_MASK                             0xffffffc0
#define BCHP_TM_UART_RX_CTRL_RSVD_SHIFT                            6
#define BCHP_TM_UART_RX_CTRL_RSVD_DEFAULT                          0x00000000

/* TM :: UART_RX_CTRL :: EN_RX [05:05] */
#define BCHP_TM_UART_RX_CTRL_EN_RX_MASK                            0x00000020
#define BCHP_TM_UART_RX_CTRL_EN_RX_SHIFT                           5
#define BCHP_TM_UART_RX_CTRL_EN_RX_DEFAULT                         0x00000000

/* TM :: UART_RX_CTRL :: RSVD_0 [04:02] */
#define BCHP_TM_UART_RX_CTRL_RSVD_0_MASK                           0x0000001c
#define BCHP_TM_UART_RX_CTRL_RSVD_0_SHIFT                          2
#define BCHP_TM_UART_RX_CTRL_RSVD_0_DEFAULT                        0x00000000

/* TM :: UART_RX_CTRL :: GPIO_SEL_RX [01:00] */
#define BCHP_TM_UART_RX_CTRL_GPIO_SEL_RX_MASK                      0x00000003
#define BCHP_TM_UART_RX_CTRL_GPIO_SEL_RX_SHIFT                     0
#define BCHP_TM_UART_RX_CTRL_GPIO_SEL_RX_DEFAULT                   0x00000000

/***************************************************************************
 *GPIO_IODIR - GPIO IO Directional Control Register
 ***************************************************************************/
/* TM :: GPIO_IODIR :: RSVD [31:20] */
#define BCHP_TM_GPIO_IODIR_RSVD_MASK                               0xfff00000
#define BCHP_TM_GPIO_IODIR_RSVD_SHIFT                              20
#define BCHP_TM_GPIO_IODIR_RSVD_DEFAULT                            0x00000000

/* TM :: GPIO_IODIR :: IODIR [19:00] */
#define BCHP_TM_GPIO_IODIR_IODIR_MASK                              0x000fffff
#define BCHP_TM_GPIO_IODIR_IODIR_SHIFT                             0
#define BCHP_TM_GPIO_IODIR_IODIR_DEFAULT                           0x000fffff

/***************************************************************************
 *GPIO_OD - GPIO Open Drain Control Register
 ***************************************************************************/
/* TM :: GPIO_OD :: RSVD [31:20] */
#define BCHP_TM_GPIO_OD_RSVD_MASK                                  0xfff00000
#define BCHP_TM_GPIO_OD_RSVD_SHIFT                                 20
#define BCHP_TM_GPIO_OD_RSVD_DEFAULT                               0x00000000

/* TM :: GPIO_OD :: OD [19:00] */
#define BCHP_TM_GPIO_OD_OD_MASK                                    0x000fffff
#define BCHP_TM_GPIO_OD_OD_SHIFT                                   0
#define BCHP_TM_GPIO_OD_OD_DEFAULT                                 0x00000000

/***************************************************************************
 *GPIO_DATA - GPIO Data Control Register
 ***************************************************************************/
/* TM :: GPIO_DATA :: RSVD [31:20] */
#define BCHP_TM_GPIO_DATA_RSVD_MASK                                0xfff00000
#define BCHP_TM_GPIO_DATA_RSVD_SHIFT                               20
#define BCHP_TM_GPIO_DATA_RSVD_DEFAULT                             0x00000000

/* TM :: GPIO_DATA :: VAL [19:00] */
#define BCHP_TM_GPIO_DATA_VAL_MASK                                 0x000fffff
#define BCHP_TM_GPIO_DATA_VAL_SHIFT                                0
#define BCHP_TM_GPIO_DATA_VAL_DEFAULT                              0x00000000

/***************************************************************************
 *GPIO_MUX_CTRL1 - GPIO Multiplexing Control 1 Register
 ***************************************************************************/
/* TM :: GPIO_MUX_CTRL1 :: RSVD_7 [31:31] */
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_7_MASK                         0x80000000
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_7_SHIFT                        31
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_7_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: GPIO_7 [30:28] */
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_7_MASK                         0x70000000
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_7_SHIFT                        28
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_7_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: RSVD_6 [27:27] */
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_6_MASK                         0x08000000
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_6_SHIFT                        27
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_6_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: GPIO_6 [26:24] */
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_6_MASK                         0x07000000
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_6_SHIFT                        24
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_6_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: RSVD_5 [23:23] */
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_5_MASK                         0x00800000
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_5_SHIFT                        23
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_5_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: GPIO_5 [22:20] */
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_5_MASK                         0x00700000
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_5_SHIFT                        20
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_5_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: RSVD_4 [19:19] */
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_4_MASK                         0x00080000
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_4_SHIFT                        19
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_4_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: GPIO_4 [18:16] */
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_4_MASK                         0x00070000
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_4_SHIFT                        16
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_4_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: RSVD_3 [15:15] */
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_3_MASK                         0x00008000
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_3_SHIFT                        15
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_3_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: GPIO_3 [14:12] */
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_3_MASK                         0x00007000
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_3_SHIFT                        12
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_3_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: RSVD_2 [11:11] */
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_2_MASK                         0x00000800
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_2_SHIFT                        11
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_2_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: GPIO_2 [10:08] */
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_2_MASK                         0x00000700
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_2_SHIFT                        8
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_2_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: RSVD_1 [07:07] */
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_1_MASK                         0x00000080
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_1_SHIFT                        7
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_1_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: GPIO_1 [06:04] */
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_1_MASK                         0x00000070
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_1_SHIFT                        4
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_1_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: RSVD_0 [03:03] */
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_0_MASK                         0x00000008
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_0_SHIFT                        3
#define BCHP_TM_GPIO_MUX_CTRL1_RSVD_0_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL1 :: GPIO_0 [02:00] */
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_0_MASK                         0x00000007
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_0_SHIFT                        0
#define BCHP_TM_GPIO_MUX_CTRL1_GPIO_0_DEFAULT                      0x00000000

/***************************************************************************
 *GPIO_MUX_CTRL2 - GPIO Multiplexing Control 2 Register
 ***************************************************************************/
/* TM :: GPIO_MUX_CTRL2 :: RSVD_15 [31:31] */
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_15_MASK                        0x80000000
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_15_SHIFT                       31
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_15_DEFAULT                     0x00000000

/* TM :: GPIO_MUX_CTRL2 :: GPIO_15 [30:28] */
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_15_MASK                        0x70000000
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_15_SHIFT                       28
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_15_DEFAULT                     0x00000000

/* TM :: GPIO_MUX_CTRL2 :: RSVD_14 [27:27] */
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_14_MASK                        0x08000000
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_14_SHIFT                       27
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_14_DEFAULT                     0x00000000

/* TM :: GPIO_MUX_CTRL2 :: GPIO_14 [26:24] */
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_14_MASK                        0x07000000
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_14_SHIFT                       24
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_14_DEFAULT                     0x00000000

/* TM :: GPIO_MUX_CTRL2 :: RSVD_13 [23:23] */
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_13_MASK                        0x00800000
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_13_SHIFT                       23
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_13_DEFAULT                     0x00000000

/* TM :: GPIO_MUX_CTRL2 :: GPIO_13 [22:20] */
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_13_MASK                        0x00700000
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_13_SHIFT                       20
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_13_DEFAULT                     0x00000000

/* TM :: GPIO_MUX_CTRL2 :: RSVD_12 [19:19] */
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_12_MASK                        0x00080000
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_12_SHIFT                       19
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_12_DEFAULT                     0x00000000

/* TM :: GPIO_MUX_CTRL2 :: GPIO_12 [18:16] */
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_12_MASK                        0x00070000
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_12_SHIFT                       16
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_12_DEFAULT                     0x00000000

/* TM :: GPIO_MUX_CTRL2 :: RSVD_11 [15:15] */
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_11_MASK                        0x00008000
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_11_SHIFT                       15
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_11_DEFAULT                     0x00000000

/* TM :: GPIO_MUX_CTRL2 :: GPIO_11 [14:12] */
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_11_MASK                        0x00007000
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_11_SHIFT                       12
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_11_DEFAULT                     0x00000000

/* TM :: GPIO_MUX_CTRL2 :: RSVD_10 [11:11] */
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_10_MASK                        0x00000800
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_10_SHIFT                       11
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_10_DEFAULT                     0x00000000

/* TM :: GPIO_MUX_CTRL2 :: GPIO_10 [10:08] */
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_10_MASK                        0x00000700
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_10_SHIFT                       8
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_10_DEFAULT                     0x00000000

/* TM :: GPIO_MUX_CTRL2 :: RSVD_9 [07:07] */
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_9_MASK                         0x00000080
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_9_SHIFT                        7
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_9_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL2 :: GPIO_9 [06:04] */
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_9_MASK                         0x00000070
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_9_SHIFT                        4
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_9_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL2 :: RSVD_8 [03:03] */
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_8_MASK                         0x00000008
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_8_SHIFT                        3
#define BCHP_TM_GPIO_MUX_CTRL2_RSVD_8_DEFAULT                      0x00000000

/* TM :: GPIO_MUX_CTRL2 :: GPIO_8 [02:00] */
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_8_MASK                         0x00000007
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_8_SHIFT                        0
#define BCHP_TM_GPIO_MUX_CTRL2_GPIO_8_DEFAULT                      0x00000000

/***************************************************************************
 *GPIO_MUX_CTRL3 - GPIO Multiplexing Control 3 Register
 ***************************************************************************/
/* TM :: GPIO_MUX_CTRL3 :: RSVD_19 [31:15] */
#define BCHP_TM_GPIO_MUX_CTRL3_RSVD_19_MASK                        0xffff8000
#define BCHP_TM_GPIO_MUX_CTRL3_RSVD_19_SHIFT                       15
#define BCHP_TM_GPIO_MUX_CTRL3_RSVD_19_DEFAULT                     0x00000000

/* TM :: GPIO_MUX_CTRL3 :: GPIO_19 [14:12] */
#define BCHP_TM_GPIO_MUX_CTRL3_GPIO_19_MASK                        0x00007000
#define BCHP_TM_GPIO_MUX_CTRL3_GPIO_19_SHIFT                       12
#define BCHP_TM_GPIO_MUX_CTRL3_GPIO_19_DEFAULT                     0x00000000

/* TM :: GPIO_MUX_CTRL3 :: RSVD_18 [11:11] */
#define BCHP_TM_GPIO_MUX_CTRL3_RSVD_18_MASK                        0x00000800
#define BCHP_TM_GPIO_MUX_CTRL3_RSVD_18_SHIFT                       11
#define BCHP_TM_GPIO_MUX_CTRL3_RSVD_18_DEFAULT                     0x00000000

/* TM :: GPIO_MUX_CTRL3 :: GPIO_18 [10:08] */
#define BCHP_TM_GPIO_MUX_CTRL3_GPIO_18_MASK                        0x00000700
#define BCHP_TM_GPIO_MUX_CTRL3_GPIO_18_SHIFT                       8
#define BCHP_TM_GPIO_MUX_CTRL3_GPIO_18_DEFAULT                     0x00000000

/* TM :: GPIO_MUX_CTRL3 :: RSVD_17 [07:07] */
#define BCHP_TM_GPIO_MUX_CTRL3_RSVD_17_MASK                        0x00000080
#define BCHP_TM_GPIO_MUX_CTRL3_RSVD_17_SHIFT                       7
#define BCHP_TM_GPIO_MUX_CTRL3_RSVD_17_DEFAULT                     0x00000000

/* TM :: GPIO_MUX_CTRL3 :: GPIO_17 [06:04] */
#define BCHP_TM_GPIO_MUX_CTRL3_GPIO_17_MASK                        0x00000070
#define BCHP_TM_GPIO_MUX_CTRL3_GPIO_17_SHIFT                       4
#define BCHP_TM_GPIO_MUX_CTRL3_GPIO_17_DEFAULT                     0x00000000

/* TM :: GPIO_MUX_CTRL3 :: RSVD_16 [03:03] */
#define BCHP_TM_GPIO_MUX_CTRL3_RSVD_16_MASK                        0x00000008
#define BCHP_TM_GPIO_MUX_CTRL3_RSVD_16_SHIFT                       3
#define BCHP_TM_GPIO_MUX_CTRL3_RSVD_16_DEFAULT                     0x00000000

/* TM :: GPIO_MUX_CTRL3 :: GPIO_16 [02:00] */
#define BCHP_TM_GPIO_MUX_CTRL3_GPIO_16_MASK                        0x00000007
#define BCHP_TM_GPIO_MUX_CTRL3_GPIO_16_SHIFT                       0
#define BCHP_TM_GPIO_MUX_CTRL3_GPIO_16_DEFAULT                     0x00000000

/***************************************************************************
 *GPO_EN - GPO Output Enable Control Register
 ***************************************************************************/
/* TM :: GPO_EN :: RSVD [31:19] */
#define BCHP_TM_GPO_EN_RSVD_MASK                                   0xfff80000
#define BCHP_TM_GPO_EN_RSVD_SHIFT                                  19
#define BCHP_TM_GPO_EN_RSVD_DEFAULT                                0x00000000

/* TM :: GPO_EN :: EN [18:00] */
#define BCHP_TM_GPO_EN_EN_MASK                                     0x0007ffff
#define BCHP_TM_GPO_EN_EN_SHIFT                                    0
#define BCHP_TM_GPO_EN_EN_DEFAULT                                  0x0007ffff

/***************************************************************************
 *GPO_OD - GPO Open Drain Control Register
 ***************************************************************************/
/* TM :: GPO_OD :: RSVD [31:19] */
#define BCHP_TM_GPO_OD_RSVD_MASK                                   0xfff80000
#define BCHP_TM_GPO_OD_RSVD_SHIFT                                  19
#define BCHP_TM_GPO_OD_RSVD_DEFAULT                                0x00000000

/* TM :: GPO_OD :: OD [18:00] */
#define BCHP_TM_GPO_OD_OD_MASK                                     0x0007ffff
#define BCHP_TM_GPO_OD_OD_SHIFT                                    0
#define BCHP_TM_GPO_OD_OD_DEFAULT                                  0x00000000

/***************************************************************************
 *GPO_DATA - GPO Data Control Register
 ***************************************************************************/
/* TM :: GPO_DATA :: RSVD [31:19] */
#define BCHP_TM_GPO_DATA_RSVD_MASK                                 0xfff80000
#define BCHP_TM_GPO_DATA_RSVD_SHIFT                                19
#define BCHP_TM_GPO_DATA_RSVD_DEFAULT                              0x00000000

/* TM :: GPO_DATA :: VAL [18:00] */
#define BCHP_TM_GPO_DATA_VAL_MASK                                  0x0007ffff
#define BCHP_TM_GPO_DATA_VAL_SHIFT                                 0
#define BCHP_TM_GPO_DATA_VAL_DEFAULT                               0x00000000

/***************************************************************************
 *GPO_MUX_CTRL1 - GPO Multiplexing Control 1 Register
 ***************************************************************************/
/* TM :: GPO_MUX_CTRL1 :: RSVD_7 [31:31] */
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_7_MASK                          0x80000000
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_7_SHIFT                         31
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_7_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL1 :: GPO_7 [30:28] */
#define BCHP_TM_GPO_MUX_CTRL1_GPO_7_MASK                           0x70000000
#define BCHP_TM_GPO_MUX_CTRL1_GPO_7_SHIFT                          28
#define BCHP_TM_GPO_MUX_CTRL1_GPO_7_DEFAULT                        0x00000000

/* TM :: GPO_MUX_CTRL1 :: RSVD_6 [27:27] */
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_6_MASK                          0x08000000
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_6_SHIFT                         27
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_6_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL1 :: GPO_6 [26:24] */
#define BCHP_TM_GPO_MUX_CTRL1_GPO_6_MASK                           0x07000000
#define BCHP_TM_GPO_MUX_CTRL1_GPO_6_SHIFT                          24
#define BCHP_TM_GPO_MUX_CTRL1_GPO_6_DEFAULT                        0x00000000

/* TM :: GPO_MUX_CTRL1 :: RSVD_5 [23:23] */
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_5_MASK                          0x00800000
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_5_SHIFT                         23
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_5_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL1 :: GPO_5 [22:20] */
#define BCHP_TM_GPO_MUX_CTRL1_GPO_5_MASK                           0x00700000
#define BCHP_TM_GPO_MUX_CTRL1_GPO_5_SHIFT                          20
#define BCHP_TM_GPO_MUX_CTRL1_GPO_5_DEFAULT                        0x00000000

/* TM :: GPO_MUX_CTRL1 :: RSVD_4 [19:19] */
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_4_MASK                          0x00080000
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_4_SHIFT                         19
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_4_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL1 :: GPO_4 [18:16] */
#define BCHP_TM_GPO_MUX_CTRL1_GPO_4_MASK                           0x00070000
#define BCHP_TM_GPO_MUX_CTRL1_GPO_4_SHIFT                          16
#define BCHP_TM_GPO_MUX_CTRL1_GPO_4_DEFAULT                        0x00000000

/* TM :: GPO_MUX_CTRL1 :: RSVD_3 [15:15] */
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_3_MASK                          0x00008000
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_3_SHIFT                         15
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_3_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL1 :: GPO_3 [14:12] */
#define BCHP_TM_GPO_MUX_CTRL1_GPO_3_MASK                           0x00007000
#define BCHP_TM_GPO_MUX_CTRL1_GPO_3_SHIFT                          12
#define BCHP_TM_GPO_MUX_CTRL1_GPO_3_DEFAULT                        0x00000000

/* TM :: GPO_MUX_CTRL1 :: RSVD_2 [11:11] */
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_2_MASK                          0x00000800
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_2_SHIFT                         11
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_2_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL1 :: GPO_2 [10:08] */
#define BCHP_TM_GPO_MUX_CTRL1_GPO_2_MASK                           0x00000700
#define BCHP_TM_GPO_MUX_CTRL1_GPO_2_SHIFT                          8
#define BCHP_TM_GPO_MUX_CTRL1_GPO_2_DEFAULT                        0x00000000

/* TM :: GPO_MUX_CTRL1 :: RSVD_1 [07:07] */
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_1_MASK                          0x00000080
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_1_SHIFT                         7
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_1_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL1 :: GPO_1 [06:04] */
#define BCHP_TM_GPO_MUX_CTRL1_GPO_1_MASK                           0x00000070
#define BCHP_TM_GPO_MUX_CTRL1_GPO_1_SHIFT                          4
#define BCHP_TM_GPO_MUX_CTRL1_GPO_1_DEFAULT                        0x00000000

/* TM :: GPO_MUX_CTRL1 :: RSVD_0 [03:03] */
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_0_MASK                          0x00000008
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_0_SHIFT                         3
#define BCHP_TM_GPO_MUX_CTRL1_RSVD_0_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL1 :: GPO_0 [02:00] */
#define BCHP_TM_GPO_MUX_CTRL1_GPO_0_MASK                           0x00000007
#define BCHP_TM_GPO_MUX_CTRL1_GPO_0_SHIFT                          0
#define BCHP_TM_GPO_MUX_CTRL1_GPO_0_DEFAULT                        0x00000000

/***************************************************************************
 *GPO_MUX_CTRL2 - GPO Multiplexing Control 2 Register
 ***************************************************************************/
/* TM :: GPO_MUX_CTRL2 :: RSVD_15 [31:31] */
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_15_MASK                         0x80000000
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_15_SHIFT                        31
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_15_DEFAULT                      0x00000000

/* TM :: GPO_MUX_CTRL2 :: GPO_15 [30:28] */
#define BCHP_TM_GPO_MUX_CTRL2_GPO_15_MASK                          0x70000000
#define BCHP_TM_GPO_MUX_CTRL2_GPO_15_SHIFT                         28
#define BCHP_TM_GPO_MUX_CTRL2_GPO_15_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL2 :: RSVD_14 [27:27] */
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_14_MASK                         0x08000000
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_14_SHIFT                        27
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_14_DEFAULT                      0x00000000

/* TM :: GPO_MUX_CTRL2 :: GPO_14 [26:24] */
#define BCHP_TM_GPO_MUX_CTRL2_GPO_14_MASK                          0x07000000
#define BCHP_TM_GPO_MUX_CTRL2_GPO_14_SHIFT                         24
#define BCHP_TM_GPO_MUX_CTRL2_GPO_14_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL2 :: RSVD_13 [23:23] */
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_13_MASK                         0x00800000
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_13_SHIFT                        23
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_13_DEFAULT                      0x00000000

/* TM :: GPO_MUX_CTRL2 :: GPO_13 [22:20] */
#define BCHP_TM_GPO_MUX_CTRL2_GPO_13_MASK                          0x00700000
#define BCHP_TM_GPO_MUX_CTRL2_GPO_13_SHIFT                         20
#define BCHP_TM_GPO_MUX_CTRL2_GPO_13_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL2 :: RSVD_12 [19:19] */
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_12_MASK                         0x00080000
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_12_SHIFT                        19
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_12_DEFAULT                      0x00000000

/* TM :: GPO_MUX_CTRL2 :: GPO_12 [18:16] */
#define BCHP_TM_GPO_MUX_CTRL2_GPO_12_MASK                          0x00070000
#define BCHP_TM_GPO_MUX_CTRL2_GPO_12_SHIFT                         16
#define BCHP_TM_GPO_MUX_CTRL2_GPO_12_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL2 :: RSVD_11 [15:15] */
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_11_MASK                         0x00008000
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_11_SHIFT                        15
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_11_DEFAULT                      0x00000000

/* TM :: GPO_MUX_CTRL2 :: GPO_11 [14:12] */
#define BCHP_TM_GPO_MUX_CTRL2_GPO_11_MASK                          0x00007000
#define BCHP_TM_GPO_MUX_CTRL2_GPO_11_SHIFT                         12
#define BCHP_TM_GPO_MUX_CTRL2_GPO_11_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL2 :: RSVD_10 [11:11] */
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_10_MASK                         0x00000800
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_10_SHIFT                        11
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_10_DEFAULT                      0x00000000

/* TM :: GPO_MUX_CTRL2 :: GPO_10 [10:08] */
#define BCHP_TM_GPO_MUX_CTRL2_GPO_10_MASK                          0x00000700
#define BCHP_TM_GPO_MUX_CTRL2_GPO_10_SHIFT                         8
#define BCHP_TM_GPO_MUX_CTRL2_GPO_10_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL2 :: RSVD_9 [07:07] */
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_9_MASK                          0x00000080
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_9_SHIFT                         7
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_9_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL2 :: GPO_9 [06:04] */
#define BCHP_TM_GPO_MUX_CTRL2_GPO_9_MASK                           0x00000070
#define BCHP_TM_GPO_MUX_CTRL2_GPO_9_SHIFT                          4
#define BCHP_TM_GPO_MUX_CTRL2_GPO_9_DEFAULT                        0x00000000

/* TM :: GPO_MUX_CTRL2 :: RSVD_8 [03:03] */
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_8_MASK                          0x00000008
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_8_SHIFT                         3
#define BCHP_TM_GPO_MUX_CTRL2_RSVD_8_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL2 :: GPO_8 [02:00] */
#define BCHP_TM_GPO_MUX_CTRL2_GPO_8_MASK                           0x00000007
#define BCHP_TM_GPO_MUX_CTRL2_GPO_8_SHIFT                          0
#define BCHP_TM_GPO_MUX_CTRL2_GPO_8_DEFAULT                        0x00000000

/***************************************************************************
 *GPO_MUX_CTRL3 - GPO Multiplexing Control 3 Register
 ***************************************************************************/
/* TM :: GPO_MUX_CTRL3 :: RSVD_18 [31:11] */
#define BCHP_TM_GPO_MUX_CTRL3_RSVD_18_MASK                         0xfffff800
#define BCHP_TM_GPO_MUX_CTRL3_RSVD_18_SHIFT                        11
#define BCHP_TM_GPO_MUX_CTRL3_RSVD_18_DEFAULT                      0x00000000

/* TM :: GPO_MUX_CTRL3 :: GPO_18 [10:08] */
#define BCHP_TM_GPO_MUX_CTRL3_GPO_18_MASK                          0x00000700
#define BCHP_TM_GPO_MUX_CTRL3_GPO_18_SHIFT                         8
#define BCHP_TM_GPO_MUX_CTRL3_GPO_18_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL3 :: RSVD_17 [07:07] */
#define BCHP_TM_GPO_MUX_CTRL3_RSVD_17_MASK                         0x00000080
#define BCHP_TM_GPO_MUX_CTRL3_RSVD_17_SHIFT                        7
#define BCHP_TM_GPO_MUX_CTRL3_RSVD_17_DEFAULT                      0x00000000

/* TM :: GPO_MUX_CTRL3 :: GPO_17 [06:04] */
#define BCHP_TM_GPO_MUX_CTRL3_GPO_17_MASK                          0x00000070
#define BCHP_TM_GPO_MUX_CTRL3_GPO_17_SHIFT                         4
#define BCHP_TM_GPO_MUX_CTRL3_GPO_17_DEFAULT                       0x00000000

/* TM :: GPO_MUX_CTRL3 :: RSVD_16 [03:03] */
#define BCHP_TM_GPO_MUX_CTRL3_RSVD_16_MASK                         0x00000008
#define BCHP_TM_GPO_MUX_CTRL3_RSVD_16_SHIFT                        3
#define BCHP_TM_GPO_MUX_CTRL3_RSVD_16_DEFAULT                      0x00000000

/* TM :: GPO_MUX_CTRL3 :: GPO_16 [02:00] */
#define BCHP_TM_GPO_MUX_CTRL3_GPO_16_MASK                          0x00000007
#define BCHP_TM_GPO_MUX_CTRL3_GPO_16_SHIFT                         0
#define BCHP_TM_GPO_MUX_CTRL3_GPO_16_DEFAULT                       0x00000000

/***************************************************************************
 *IRQ_CTRL - IRQ Control Register
 ***************************************************************************/
/* TM :: IRQ_CTRL :: RSVD_2 [31:08] */
#define BCHP_TM_IRQ_CTRL_RSVD_2_MASK                               0xffffff00
#define BCHP_TM_IRQ_CTRL_RSVD_2_SHIFT                              8
#define BCHP_TM_IRQ_CTRL_RSVD_2_DEFAULT                            0x00000000

/* TM :: IRQ_CTRL :: RSVD_1 [07:06] */
#define BCHP_TM_IRQ_CTRL_RSVD_1_MASK                               0x000000c0
#define BCHP_TM_IRQ_CTRL_RSVD_1_SHIFT                              6
#define BCHP_TM_IRQ_CTRL_RSVD_1_DEFAULT                            0x00000000

/* TM :: IRQ_CTRL :: OD [05:05] */
#define BCHP_TM_IRQ_CTRL_OD_MASK                                   0x00000020
#define BCHP_TM_IRQ_CTRL_OD_SHIFT                                  5
#define BCHP_TM_IRQ_CTRL_OD_DEFAULT                                0x00000001

/* TM :: IRQ_CTRL :: GPO_EN [04:04] */
#define BCHP_TM_IRQ_CTRL_GPO_EN_MASK                               0x00000010
#define BCHP_TM_IRQ_CTRL_GPO_EN_SHIFT                              4
#define BCHP_TM_IRQ_CTRL_GPO_EN_DEFAULT                            0x00000000

/* TM :: IRQ_CTRL :: RSVD_0 [03:01] */
#define BCHP_TM_IRQ_CTRL_RSVD_0_MASK                               0x0000000e
#define BCHP_TM_IRQ_CTRL_RSVD_0_SHIFT                              1
#define BCHP_TM_IRQ_CTRL_RSVD_0_DEFAULT                            0x00000000

/* TM :: IRQ_CTRL :: GPO_VAL [00:00] */
#define BCHP_TM_IRQ_CTRL_GPO_VAL_MASK                              0x00000001
#define BCHP_TM_IRQ_CTRL_GPO_VAL_SHIFT                             0
#define BCHP_TM_IRQ_CTRL_GPO_VAL_DEFAULT                           0x00000000

/***************************************************************************
 *BSC0_CTRL - Master BSC0 Control Register
 ***************************************************************************/
/* TM :: BSC0_CTRL :: RSVD_2 [31:08] */
#define BCHP_TM_BSC0_CTRL_RSVD_2_MASK                              0xffffff00
#define BCHP_TM_BSC0_CTRL_RSVD_2_SHIFT                             8
#define BCHP_TM_BSC0_CTRL_RSVD_2_DEFAULT                           0x00000000

/* TM :: BSC0_CTRL :: RSVD_1 [07:06] */
#define BCHP_TM_BSC0_CTRL_RSVD_1_MASK                              0x000000c0
#define BCHP_TM_BSC0_CTRL_RSVD_1_SHIFT                             6
#define BCHP_TM_BSC0_CTRL_RSVD_1_DEFAULT                           0x00000000

/* TM :: BSC0_CTRL :: REF_LVL [05:05] */
#define BCHP_TM_BSC0_CTRL_REF_LVL_MASK                             0x00000020
#define BCHP_TM_BSC0_CTRL_REF_LVL_SHIFT                            5
#define BCHP_TM_BSC0_CTRL_REF_LVL_DEFAULT                          0x00000000

/* TM :: BSC0_CTRL :: GPO_EN [04:04] */
#define BCHP_TM_BSC0_CTRL_GPO_EN_MASK                              0x00000010
#define BCHP_TM_BSC0_CTRL_GPO_EN_SHIFT                             4
#define BCHP_TM_BSC0_CTRL_GPO_EN_DEFAULT                           0x00000000

/* TM :: BSC0_CTRL :: RSVD_0 [03:02] */
#define BCHP_TM_BSC0_CTRL_RSVD_0_MASK                              0x0000000c
#define BCHP_TM_BSC0_CTRL_RSVD_0_SHIFT                             2
#define BCHP_TM_BSC0_CTRL_RSVD_0_DEFAULT                           0x00000000

/* TM :: BSC0_CTRL :: SCL_GPO_VAL [01:01] */
#define BCHP_TM_BSC0_CTRL_SCL_GPO_VAL_MASK                         0x00000002
#define BCHP_TM_BSC0_CTRL_SCL_GPO_VAL_SHIFT                        1
#define BCHP_TM_BSC0_CTRL_SCL_GPO_VAL_DEFAULT                      0x00000000

/* TM :: BSC0_CTRL :: SDA_GPO_VAL [00:00] */
#define BCHP_TM_BSC0_CTRL_SDA_GPO_VAL_MASK                         0x00000001
#define BCHP_TM_BSC0_CTRL_SDA_GPO_VAL_SHIFT                        0
#define BCHP_TM_BSC0_CTRL_SDA_GPO_VAL_DEFAULT                      0x00000000

/***************************************************************************
 *BSC1_CTRL - Master BSC1 Control Register
 ***************************************************************************/
/* TM :: BSC1_CTRL :: RSVD_2 [31:08] */
#define BCHP_TM_BSC1_CTRL_RSVD_2_MASK                              0xffffff00
#define BCHP_TM_BSC1_CTRL_RSVD_2_SHIFT                             8
#define BCHP_TM_BSC1_CTRL_RSVD_2_DEFAULT                           0x00000000

/* TM :: BSC1_CTRL :: RSVD_1 [07:06] */
#define BCHP_TM_BSC1_CTRL_RSVD_1_MASK                              0x000000c0
#define BCHP_TM_BSC1_CTRL_RSVD_1_SHIFT                             6
#define BCHP_TM_BSC1_CTRL_RSVD_1_DEFAULT                           0x00000000

/* TM :: BSC1_CTRL :: REF_LVL [05:05] */
#define BCHP_TM_BSC1_CTRL_REF_LVL_MASK                             0x00000020
#define BCHP_TM_BSC1_CTRL_REF_LVL_SHIFT                            5
#define BCHP_TM_BSC1_CTRL_REF_LVL_DEFAULT                          0x00000000

/* TM :: BSC1_CTRL :: GPO_EN [04:04] */
#define BCHP_TM_BSC1_CTRL_GPO_EN_MASK                              0x00000010
#define BCHP_TM_BSC1_CTRL_GPO_EN_SHIFT                             4
#define BCHP_TM_BSC1_CTRL_GPO_EN_DEFAULT                           0x00000000

/* TM :: BSC1_CTRL :: RSVD_0 [03:02] */
#define BCHP_TM_BSC1_CTRL_RSVD_0_MASK                              0x0000000c
#define BCHP_TM_BSC1_CTRL_RSVD_0_SHIFT                             2
#define BCHP_TM_BSC1_CTRL_RSVD_0_DEFAULT                           0x00000000

/* TM :: BSC1_CTRL :: SCL_GPO_VAL [01:01] */
#define BCHP_TM_BSC1_CTRL_SCL_GPO_VAL_MASK                         0x00000002
#define BCHP_TM_BSC1_CTRL_SCL_GPO_VAL_SHIFT                        1
#define BCHP_TM_BSC1_CTRL_SCL_GPO_VAL_DEFAULT                      0x00000000

/* TM :: BSC1_CTRL :: SDA_GPO_VAL [00:00] */
#define BCHP_TM_BSC1_CTRL_SDA_GPO_VAL_MASK                         0x00000001
#define BCHP_TM_BSC1_CTRL_SDA_GPO_VAL_SHIFT                        0
#define BCHP_TM_BSC1_CTRL_SDA_GPO_VAL_DEFAULT                      0x00000000

/***************************************************************************
 *MISC3 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC3 :: MISC [31:00] */
#define BCHP_TM_MISC3_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC3_MISC_SHIFT                                   0
#define BCHP_TM_MISC3_MISC_DEFAULT                                 0x00000000

/***************************************************************************
 *MISC2 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC2 :: MISC [31:00] */
#define BCHP_TM_MISC2_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC2_MISC_SHIFT                                   0
#define BCHP_TM_MISC2_MISC_DEFAULT                                 0x00000000

/***************************************************************************
 *MISC1 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC1 :: MISC [31:00] */
#define BCHP_TM_MISC1_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC1_MISC_SHIFT                                   0
#define BCHP_TM_MISC1_MISC_DEFAULT                                 0x00000000

/***************************************************************************
 *MISC0 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC0 :: MISC [31:00] */
#define BCHP_TM_MISC0_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC0_MISC_SHIFT                                   0
#define BCHP_TM_MISC0_MISC_DEFAULT                                 0x00000000

/***************************************************************************
 *SFT7 - Software Control Register
 ***************************************************************************/
/* TM :: SFT7 :: SFT [31:00] */
#define BCHP_TM_SFT7_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT7_SFT_SHIFT                                     0
#define BCHP_TM_SFT7_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT6 - Software Control Register
 ***************************************************************************/
/* TM :: SFT6 :: SFT [31:00] */
#define BCHP_TM_SFT6_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT6_SFT_SHIFT                                     0
#define BCHP_TM_SFT6_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT5 - Software Control Register
 ***************************************************************************/
/* TM :: SFT5 :: SFT [31:00] */
#define BCHP_TM_SFT5_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT5_SFT_SHIFT                                     0
#define BCHP_TM_SFT5_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT4 - Software Control Register
 ***************************************************************************/
/* TM :: SFT4 :: SFT [31:00] */
#define BCHP_TM_SFT4_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT4_SFT_SHIFT                                     0
#define BCHP_TM_SFT4_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT3 - Software Control Register
 ***************************************************************************/
/* TM :: SFT3 :: SFT [31:00] */
#define BCHP_TM_SFT3_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT3_SFT_SHIFT                                     0
#define BCHP_TM_SFT3_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT2 - Software Control Register
 ***************************************************************************/
/* TM :: SFT2 :: SFT [31:00] */
#define BCHP_TM_SFT2_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT2_SFT_SHIFT                                     0
#define BCHP_TM_SFT2_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT1 - Software Control Register
 ***************************************************************************/
/* TM :: SFT1 :: SFT [31:00] */
#define BCHP_TM_SFT1_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT1_SFT_SHIFT                                     0
#define BCHP_TM_SFT1_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *SFT0 - Software Control Register
 ***************************************************************************/
/* TM :: SFT0 :: SFT [31:00] */
#define BCHP_TM_SFT0_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT0_SFT_SHIFT                                     0
#define BCHP_TM_SFT0_SFT_DEFAULT                                   0x00000000

/***************************************************************************
 *TP_DIAG_CTRL - Testport Diagnostic Control Register
 ***************************************************************************/
/* TM :: TP_DIAG_CTRL :: RSVD [31:14] */
#define BCHP_TM_TP_DIAG_CTRL_RSVD_MASK                             0xffffc000
#define BCHP_TM_TP_DIAG_CTRL_RSVD_SHIFT                            14
#define BCHP_TM_TP_DIAG_CTRL_RSVD_DEFAULT                          0x00000000

/* TM :: TP_DIAG_CTRL :: SDS_PAR_EN [13:13] */
#define BCHP_TM_TP_DIAG_CTRL_SDS_PAR_EN_MASK                       0x00002000
#define BCHP_TM_TP_DIAG_CTRL_SDS_PAR_EN_SHIFT                      13
#define BCHP_TM_TP_DIAG_CTRL_SDS_PAR_EN_DEFAULT                    0x00000000

/* TM :: TP_DIAG_CTRL :: EN [12:12] */
#define BCHP_TM_TP_DIAG_CTRL_EN_MASK                               0x00001000
#define BCHP_TM_TP_DIAG_CTRL_EN_SHIFT                              12
#define BCHP_TM_TP_DIAG_CTRL_EN_DEFAULT                            0x00000000

/* TM :: TP_DIAG_CTRL :: MISC_SEL [11:08] */
#define BCHP_TM_TP_DIAG_CTRL_MISC_SEL_MASK                         0x00000f00
#define BCHP_TM_TP_DIAG_CTRL_MISC_SEL_SHIFT                        8
#define BCHP_TM_TP_DIAG_CTRL_MISC_SEL_DEFAULT                      0x00000000

/* TM :: TP_DIAG_CTRL :: SRC_SEL [07:00] */
#define BCHP_TM_TP_DIAG_CTRL_SRC_SEL_MASK                          0x000000ff
#define BCHP_TM_TP_DIAG_CTRL_SRC_SEL_SHIFT                         0
#define BCHP_TM_TP_DIAG_CTRL_SRC_SEL_DEFAULT                       0x00000000

/***************************************************************************
 *INT_DIAG_MUX_CTRL8 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL8 :: SEL_35 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_35_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_35_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_35_DEFAULT                  0x00000023

/* TM :: INT_DIAG_MUX_CTRL8 :: SEL_34 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_34_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_34_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_34_DEFAULT                  0x00000022

/* TM :: INT_DIAG_MUX_CTRL8 :: SEL_33 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_33_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_33_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_33_DEFAULT                  0x00000021

/* TM :: INT_DIAG_MUX_CTRL8 :: SEL_32 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_32_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_32_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_32_DEFAULT                  0x00000020

/***************************************************************************
 *INT_DIAG_MUX_CTRL7 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL7 :: SEL_31 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_31_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_31_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_31_DEFAULT                  0x0000001f

/* TM :: INT_DIAG_MUX_CTRL7 :: SEL_30 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_30_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_30_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_30_DEFAULT                  0x0000001e

/* TM :: INT_DIAG_MUX_CTRL7 :: SEL_29 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_29_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_29_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_29_DEFAULT                  0x0000001d

/* TM :: INT_DIAG_MUX_CTRL7 :: SEL_28 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_28_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_28_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_28_DEFAULT                  0x0000001c

/***************************************************************************
 *INT_DIAG_MUX_CTRL6 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL6 :: SEL_27 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_27_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_27_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_27_DEFAULT                  0x0000001b

/* TM :: INT_DIAG_MUX_CTRL6 :: SEL_26 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_26_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_26_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_26_DEFAULT                  0x0000001a

/* TM :: INT_DIAG_MUX_CTRL6 :: SEL_25 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_25_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_25_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_25_DEFAULT                  0x00000019

/* TM :: INT_DIAG_MUX_CTRL6 :: SEL_24 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_24_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_24_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_24_DEFAULT                  0x00000018

/***************************************************************************
 *INT_DIAG_MUX_CTRL5 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL5 :: SEL_23 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_23_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_23_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_23_DEFAULT                  0x00000017

/* TM :: INT_DIAG_MUX_CTRL5 :: SEL_22 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_22_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_22_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_22_DEFAULT                  0x00000016

/* TM :: INT_DIAG_MUX_CTRL5 :: SEL_21 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_21_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_21_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_21_DEFAULT                  0x00000015

/* TM :: INT_DIAG_MUX_CTRL5 :: SEL_20 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_20_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_20_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_20_DEFAULT                  0x00000014

/***************************************************************************
 *INT_DIAG_MUX_CTRL4 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL4 :: SEL_19 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_19_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_19_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_19_DEFAULT                  0x00000013

/* TM :: INT_DIAG_MUX_CTRL4 :: SEL_18 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_18_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_18_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_18_DEFAULT                  0x00000012

/* TM :: INT_DIAG_MUX_CTRL4 :: SEL_17 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_17_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_17_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_17_DEFAULT                  0x00000011

/* TM :: INT_DIAG_MUX_CTRL4 :: SEL_16 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_16_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_16_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_16_DEFAULT                  0x00000010

/***************************************************************************
 *INT_DIAG_MUX_CTRL3 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL3 :: SEL_15 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_15_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_15_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_15_DEFAULT                  0x0000000f

/* TM :: INT_DIAG_MUX_CTRL3 :: SEL_14 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_14_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_14_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_14_DEFAULT                  0x0000000e

/* TM :: INT_DIAG_MUX_CTRL3 :: SEL_13 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_13_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_13_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_13_DEFAULT                  0x0000000d

/* TM :: INT_DIAG_MUX_CTRL3 :: SEL_12 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_12_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_12_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_12_DEFAULT                  0x0000000c

/***************************************************************************
 *INT_DIAG_MUX_CTRL2 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL2 :: SEL_11 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_11_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_11_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_11_DEFAULT                  0x0000000b

/* TM :: INT_DIAG_MUX_CTRL2 :: SEL_10 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_10_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_10_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_10_DEFAULT                  0x0000000a

/* TM :: INT_DIAG_MUX_CTRL2 :: SEL_09 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_09_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_09_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_09_DEFAULT                  0x00000009

/* TM :: INT_DIAG_MUX_CTRL2 :: SEL_08 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_08_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_08_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_08_DEFAULT                  0x00000008

/***************************************************************************
 *INT_DIAG_MUX_CTRL1 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL1 :: SEL_07 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_07_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_07_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_07_DEFAULT                  0x00000007

/* TM :: INT_DIAG_MUX_CTRL1 :: SEL_06 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_06_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_06_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_06_DEFAULT                  0x00000006

/* TM :: INT_DIAG_MUX_CTRL1 :: SEL_05 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_05_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_05_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_05_DEFAULT                  0x00000005

/* TM :: INT_DIAG_MUX_CTRL1 :: SEL_04 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_04_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_04_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_04_DEFAULT                  0x00000004

/***************************************************************************
 *INT_DIAG_MUX_CTRL0 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL0 :: SEL_03 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_03_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_03_SHIFT                    24
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_03_DEFAULT                  0x00000003

/* TM :: INT_DIAG_MUX_CTRL0 :: SEL_02 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_02_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_02_SHIFT                    16
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_02_DEFAULT                  0x00000002

/* TM :: INT_DIAG_MUX_CTRL0 :: SEL_01 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_01_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_01_SHIFT                    8
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_01_DEFAULT                  0x00000001

/* TM :: INT_DIAG_MUX_CTRL0 :: SEL_00 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_00_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_00_SHIFT                    0
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_00_DEFAULT                  0x00000000

/***************************************************************************
 *INT_DIAG_INV_CTRL1 - Internal Diagnostic Inversion Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_INV_CTRL1 :: RSVD [31:04] */
#define BCHP_TM_INT_DIAG_INV_CTRL1_RSVD_MASK                       0xfffffff0
#define BCHP_TM_INT_DIAG_INV_CTRL1_RSVD_SHIFT                      4
#define BCHP_TM_INT_DIAG_INV_CTRL1_RSVD_DEFAULT                    0x00000000

/* TM :: INT_DIAG_INV_CTRL1 :: INV [03:00] */
#define BCHP_TM_INT_DIAG_INV_CTRL1_INV_MASK                        0x0000000f
#define BCHP_TM_INT_DIAG_INV_CTRL1_INV_SHIFT                       0
#define BCHP_TM_INT_DIAG_INV_CTRL1_INV_DEFAULT                     0x00000000

/***************************************************************************
 *INT_DIAG_INV_CTRL0 - Internal Diagnostic Inversion Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_INV_CTRL0 :: INV [31:00] */
#define BCHP_TM_INT_DIAG_INV_CTRL0_INV_MASK                        0xffffffff
#define BCHP_TM_INT_DIAG_INV_CTRL0_INV_SHIFT                       0
#define BCHP_TM_INT_DIAG_INV_CTRL0_INV_DEFAULT                     0x00000000

/***************************************************************************
 *EXT_DIAG_MUX_CTRL8 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL8 :: SEL_35 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_35_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_35_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_35_DEFAULT                  0x00000023

/* TM :: EXT_DIAG_MUX_CTRL8 :: SEL_34 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_34_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_34_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_34_DEFAULT                  0x00000022

/* TM :: EXT_DIAG_MUX_CTRL8 :: SEL_33 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_33_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_33_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_33_DEFAULT                  0x00000021

/* TM :: EXT_DIAG_MUX_CTRL8 :: SEL_32 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_32_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_32_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_32_DEFAULT                  0x00000020

/***************************************************************************
 *EXT_DIAG_MUX_CTRL7 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL7 :: SEL_31 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_31_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_31_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_31_DEFAULT                  0x0000001f

/* TM :: EXT_DIAG_MUX_CTRL7 :: SEL_30 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_30_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_30_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_30_DEFAULT                  0x0000001e

/* TM :: EXT_DIAG_MUX_CTRL7 :: SEL_29 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_29_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_29_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_29_DEFAULT                  0x0000001d

/* TM :: EXT_DIAG_MUX_CTRL7 :: SEL_28 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_28_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_28_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_28_DEFAULT                  0x0000001c

/***************************************************************************
 *EXT_DIAG_MUX_CTRL6 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL6 :: SEL_27 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_27_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_27_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_27_DEFAULT                  0x0000001b

/* TM :: EXT_DIAG_MUX_CTRL6 :: SEL_26 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_26_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_26_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_26_DEFAULT                  0x0000001a

/* TM :: EXT_DIAG_MUX_CTRL6 :: SEL_25 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_25_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_25_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_25_DEFAULT                  0x00000019

/* TM :: EXT_DIAG_MUX_CTRL6 :: SEL_24 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_24_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_24_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_24_DEFAULT                  0x00000018

/***************************************************************************
 *EXT_DIAG_MUX_CTRL5 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL5 :: SEL_23 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_23_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_23_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_23_DEFAULT                  0x00000017

/* TM :: EXT_DIAG_MUX_CTRL5 :: SEL_22 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_22_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_22_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_22_DEFAULT                  0x00000016

/* TM :: EXT_DIAG_MUX_CTRL5 :: SEL_21 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_21_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_21_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_21_DEFAULT                  0x00000015

/* TM :: EXT_DIAG_MUX_CTRL5 :: SEL_20 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_20_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_20_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_20_DEFAULT                  0x00000014

/***************************************************************************
 *EXT_DIAG_MUX_CTRL4 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL4 :: SEL_19 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_19_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_19_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_19_DEFAULT                  0x00000013

/* TM :: EXT_DIAG_MUX_CTRL4 :: SEL_18 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_18_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_18_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_18_DEFAULT                  0x00000012

/* TM :: EXT_DIAG_MUX_CTRL4 :: SEL_17 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_17_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_17_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_17_DEFAULT                  0x00000011

/* TM :: EXT_DIAG_MUX_CTRL4 :: SEL_16 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_16_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_16_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_16_DEFAULT                  0x00000010

/***************************************************************************
 *EXT_DIAG_MUX_CTRL3 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL3 :: SEL_15 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_15_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_15_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_15_DEFAULT                  0x0000000f

/* TM :: EXT_DIAG_MUX_CTRL3 :: SEL_14 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_14_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_14_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_14_DEFAULT                  0x0000000e

/* TM :: EXT_DIAG_MUX_CTRL3 :: SEL_13 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_13_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_13_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_13_DEFAULT                  0x0000000d

/* TM :: EXT_DIAG_MUX_CTRL3 :: SEL_12 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_12_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_12_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_12_DEFAULT                  0x0000000c

/***************************************************************************
 *EXT_DIAG_MUX_CTRL2 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL2 :: SEL_11 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_11_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_11_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_11_DEFAULT                  0x0000000b

/* TM :: EXT_DIAG_MUX_CTRL2 :: SEL_10 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_10_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_10_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_10_DEFAULT                  0x0000000a

/* TM :: EXT_DIAG_MUX_CTRL2 :: SEL_09 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_09_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_09_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_09_DEFAULT                  0x00000009

/* TM :: EXT_DIAG_MUX_CTRL2 :: SEL_08 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_08_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_08_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_08_DEFAULT                  0x00000008

/***************************************************************************
 *EXT_DIAG_MUX_CTRL1 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL1 :: SEL_07 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_07_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_07_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_07_DEFAULT                  0x00000007

/* TM :: EXT_DIAG_MUX_CTRL1 :: SEL_06 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_06_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_06_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_06_DEFAULT                  0x00000006

/* TM :: EXT_DIAG_MUX_CTRL1 :: SEL_05 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_05_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_05_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_05_DEFAULT                  0x00000005

/* TM :: EXT_DIAG_MUX_CTRL1 :: SEL_04 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_04_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_04_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_04_DEFAULT                  0x00000004

/***************************************************************************
 *EXT_DIAG_MUX_CTRL0 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL0 :: SEL_03 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_03_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_03_SHIFT                    24
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_03_DEFAULT                  0x00000003

/* TM :: EXT_DIAG_MUX_CTRL0 :: SEL_02 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_02_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_02_SHIFT                    16
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_02_DEFAULT                  0x00000002

/* TM :: EXT_DIAG_MUX_CTRL0 :: SEL_01 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_01_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_01_SHIFT                    8
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_01_DEFAULT                  0x00000001

/* TM :: EXT_DIAG_MUX_CTRL0 :: SEL_00 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_00_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_00_SHIFT                    0
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_00_DEFAULT                  0x00000000

/***************************************************************************
 *EXT_DIAG_INV_CTRL1 - External Diagnostic Inversion Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_INV_CTRL1 :: RSVD [31:04] */
#define BCHP_TM_EXT_DIAG_INV_CTRL1_RSVD_MASK                       0xfffffff0
#define BCHP_TM_EXT_DIAG_INV_CTRL1_RSVD_SHIFT                      4
#define BCHP_TM_EXT_DIAG_INV_CTRL1_RSVD_DEFAULT                    0x00000000

/* TM :: EXT_DIAG_INV_CTRL1 :: INV [03:00] */
#define BCHP_TM_EXT_DIAG_INV_CTRL1_INV_MASK                        0x0000000f
#define BCHP_TM_EXT_DIAG_INV_CTRL1_INV_SHIFT                       0
#define BCHP_TM_EXT_DIAG_INV_CTRL1_INV_DEFAULT                     0x00000000

/***************************************************************************
 *EXT_DIAG_INV_CTRL0 - External Diagnostic Inversion Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_INV_CTRL0 :: INV [31:00] */
#define BCHP_TM_EXT_DIAG_INV_CTRL0_INV_MASK                        0xffffffff
#define BCHP_TM_EXT_DIAG_INV_CTRL0_INV_SHIFT                       0
#define BCHP_TM_EXT_DIAG_INV_CTRL0_INV_DEFAULT                     0x00000000

/***************************************************************************
 *EXT_DIAG_TP_OUT_READ - Ext. Diag. / TP Out Read Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_TP_OUT_READ :: EXT_DIAG_OUT [31:00] */
#define BCHP_TM_EXT_DIAG_TP_OUT_READ_EXT_DIAG_OUT_MASK             0xffffffff
#define BCHP_TM_EXT_DIAG_TP_OUT_READ_EXT_DIAG_OUT_SHIFT            0
#define BCHP_TM_EXT_DIAG_TP_OUT_READ_EXT_DIAG_OUT_DEFAULT          0x00000000

/***************************************************************************
 *RO_TEST_CTRL0 - RO Test Enable Control Register 0
 ***************************************************************************/
/* TM :: RO_TEST_CTRL0 :: RSVD [31:24] */
#define BCHP_TM_RO_TEST_CTRL0_RSVD_MASK                            0xff000000
#define BCHP_TM_RO_TEST_CTRL0_RSVD_SHIFT                           24
#define BCHP_TM_RO_TEST_CTRL0_RSVD_DEFAULT                         0x00000000

/* TM :: RO_TEST_CTRL0 :: SELECT [23:12] */
#define BCHP_TM_RO_TEST_CTRL0_SELECT_MASK                          0x00fff000
#define BCHP_TM_RO_TEST_CTRL0_SELECT_SHIFT                         12
#define BCHP_TM_RO_TEST_CTRL0_SELECT_DEFAULT                       0x00000000

/* TM :: RO_TEST_CTRL0 :: ENABLE [11:00] */
#define BCHP_TM_RO_TEST_CTRL0_ENABLE_MASK                          0x00000fff
#define BCHP_TM_RO_TEST_CTRL0_ENABLE_SHIFT                         0
#define BCHP_TM_RO_TEST_CTRL0_ENABLE_DEFAULT                       0x00000000

/***************************************************************************
 *RO_TEST_CTRL1 - RO Test Enable Control Register 1
 ***************************************************************************/
/* TM :: RO_TEST_CTRL1 :: RSVD [31:24] */
#define BCHP_TM_RO_TEST_CTRL1_RSVD_MASK                            0xff000000
#define BCHP_TM_RO_TEST_CTRL1_RSVD_SHIFT                           24
#define BCHP_TM_RO_TEST_CTRL1_RSVD_DEFAULT                         0x00000000

/* TM :: RO_TEST_CTRL1 :: SELECT [23:12] */
#define BCHP_TM_RO_TEST_CTRL1_SELECT_MASK                          0x00fff000
#define BCHP_TM_RO_TEST_CTRL1_SELECT_SHIFT                         12
#define BCHP_TM_RO_TEST_CTRL1_SELECT_DEFAULT                       0x00000000

/* TM :: RO_TEST_CTRL1 :: ENABLE [11:00] */
#define BCHP_TM_RO_TEST_CTRL1_ENABLE_MASK                          0x00000fff
#define BCHP_TM_RO_TEST_CTRL1_ENABLE_SHIFT                         0
#define BCHP_TM_RO_TEST_CTRL1_ENABLE_DEFAULT                       0x00000000

/***************************************************************************
 *DETECT2P5_CTRL - DETECT2P5 Control Register
 ***************************************************************************/
/* TM :: DETECT2P5_CTRL :: RSVD [31:09] */
#define BCHP_TM_DETECT2P5_CTRL_RSVD_MASK                           0xfffffe00
#define BCHP_TM_DETECT2P5_CTRL_RSVD_SHIFT                          9
#define BCHP_TM_DETECT2P5_CTRL_RSVD_DEFAULT                        0x00000000

/* TM :: DETECT2P5_CTRL :: 2P5_COMP [08:08] */
#define BCHP_TM_DETECT2P5_CTRL_2P5_COMP_MASK                       0x00000100
#define BCHP_TM_DETECT2P5_CTRL_2P5_COMP_SHIFT                      8
#define BCHP_TM_DETECT2P5_CTRL_2P5_COMP_DEFAULT                    0x00000000

/* TM :: DETECT2P5_CTRL :: CTRL [07:00] */
#define BCHP_TM_DETECT2P5_CTRL_CTRL_MASK                           0x000000ff
#define BCHP_TM_DETECT2P5_CTRL_CTRL_SHIFT                          0
#define BCHP_TM_DETECT2P5_CTRL_CTRL_DEFAULT                        0x00000000

/***************************************************************************
 *GPIO_READ - GPIO Read Control Register
 ***************************************************************************/
/* TM :: GPIO_READ :: RSVD [31:20] */
#define BCHP_TM_GPIO_READ_RSVD_MASK                                0xfff00000
#define BCHP_TM_GPIO_READ_RSVD_SHIFT                               20
#define BCHP_TM_GPIO_READ_RSVD_DEFAULT                             0x00000000

/* TM :: GPIO_READ :: GPIO_19_00 [19:00] */
#define BCHP_TM_GPIO_READ_GPIO_19_00_MASK                          0x000fffff
#define BCHP_TM_GPIO_READ_GPIO_19_00_SHIFT                         0
#define BCHP_TM_GPIO_READ_GPIO_19_00_DEFAULT                       0x00000000

/***************************************************************************
 *GPO_READ - GPO Read Control Register
 ***************************************************************************/
/* TM :: GPO_READ :: RSVD [31:15] */
#define BCHP_TM_GPO_READ_RSVD_MASK                                 0xffff8000
#define BCHP_TM_GPO_READ_RSVD_SHIFT                                15
#define BCHP_TM_GPO_READ_RSVD_DEFAULT                              0x00000000

/* TM :: GPO_READ :: GPO_14_00 [14:00] */
#define BCHP_TM_GPO_READ_GPO_14_00_MASK                            0x00007fff
#define BCHP_TM_GPO_READ_GPO_14_00_SHIFT                           0
#define BCHP_TM_GPO_READ_GPO_14_00_DEFAULT                         0x00000000

/***************************************************************************
 *SF_READ - SF Read Control Register
 ***************************************************************************/
/* TM :: SF_READ :: RSVD [31:05] */
#define BCHP_TM_SF_READ_RSVD_MASK                                  0xffffffe0
#define BCHP_TM_SF_READ_RSVD_SHIFT                                 5
#define BCHP_TM_SF_READ_RSVD_DEFAULT                               0x00000000

/* TM :: SF_READ :: SF_SCK [04:04] */
#define BCHP_TM_SF_READ_SF_SCK_MASK                                0x00000010
#define BCHP_TM_SF_READ_SF_SCK_SHIFT                               4
#define BCHP_TM_SF_READ_SF_SCK_DEFAULT                             0x00000000

/* TM :: SF_READ :: SF_HOLDB [03:03] */
#define BCHP_TM_SF_READ_SF_HOLDB_MASK                              0x00000008
#define BCHP_TM_SF_READ_SF_HOLDB_SHIFT                             3
#define BCHP_TM_SF_READ_SF_HOLDB_DEFAULT                           0x00000000

/* TM :: SF_READ :: SF_MOSI [02:02] */
#define BCHP_TM_SF_READ_SF_MOSI_MASK                               0x00000004
#define BCHP_TM_SF_READ_SF_MOSI_SHIFT                              2
#define BCHP_TM_SF_READ_SF_MOSI_DEFAULT                            0x00000000

/* TM :: SF_READ :: SF_MISO [01:01] */
#define BCHP_TM_SF_READ_SF_MISO_MASK                               0x00000002
#define BCHP_TM_SF_READ_SF_MISO_SHIFT                              1
#define BCHP_TM_SF_READ_SF_MISO_DEFAULT                            0x00000000

/* TM :: SF_READ :: SF_WPB [00:00] */
#define BCHP_TM_SF_READ_SF_WPB_MASK                                0x00000001
#define BCHP_TM_SF_READ_SF_WPB_SHIFT                               0
#define BCHP_TM_SF_READ_SF_WPB_DEFAULT                             0x00000000

/***************************************************************************
 *BSC_READ - BSC Read Control Register
 ***************************************************************************/
/* TM :: BSC_READ :: RSVD [31:10] */
#define BCHP_TM_BSC_READ_RSVD_MASK                                 0xfffffc00
#define BCHP_TM_BSC_READ_RSVD_SHIFT                                10
#define BCHP_TM_BSC_READ_RSVD_DEFAULT                              0x00000000

/* TM :: BSC_READ :: BAC_RSTB [09:09] */
#define BCHP_TM_BSC_READ_BAC_RSTB_MASK                             0x00000200
#define BCHP_TM_BSC_READ_BAC_RSTB_SHIFT                            9
#define BCHP_TM_BSC_READ_BAC_RSTB_DEFAULT                          0x00000000

/* TM :: BSC_READ :: BAC_SS [08:08] */
#define BCHP_TM_BSC_READ_BAC_SS_MASK                               0x00000100
#define BCHP_TM_BSC_READ_BAC_SS_SHIFT                              8
#define BCHP_TM_BSC_READ_BAC_SS_DEFAULT                            0x00000000

/* TM :: BSC_READ :: BAC_MOSI [07:07] */
#define BCHP_TM_BSC_READ_BAC_MOSI_MASK                             0x00000080
#define BCHP_TM_BSC_READ_BAC_MOSI_SHIFT                            7
#define BCHP_TM_BSC_READ_BAC_MOSI_DEFAULT                          0x00000000

/* TM :: BSC_READ :: BAC_SCK [06:06] */
#define BCHP_TM_BSC_READ_BAC_SCK_MASK                              0x00000040
#define BCHP_TM_BSC_READ_BAC_SCK_SHIFT                             6
#define BCHP_TM_BSC_READ_BAC_SCK_DEFAULT                           0x00000000

/* TM :: BSC_READ :: BAC_SCL [05:05] */
#define BCHP_TM_BSC_READ_BAC_SCL_MASK                              0x00000020
#define BCHP_TM_BSC_READ_BAC_SCL_SHIFT                             5
#define BCHP_TM_BSC_READ_BAC_SCL_DEFAULT                           0x00000001

/* TM :: BSC_READ :: BAC_SDA [04:04] */
#define BCHP_TM_BSC_READ_BAC_SDA_MASK                              0x00000010
#define BCHP_TM_BSC_READ_BAC_SDA_SHIFT                             4
#define BCHP_TM_BSC_READ_BAC_SDA_DEFAULT                           0x00000001

/* TM :: BSC_READ :: BSC1_SCL [03:03] */
#define BCHP_TM_BSC_READ_BSC1_SCL_MASK                             0x00000008
#define BCHP_TM_BSC_READ_BSC1_SCL_SHIFT                            3
#define BCHP_TM_BSC_READ_BSC1_SCL_DEFAULT                          0x00000001

/* TM :: BSC_READ :: BSC1_SDA [02:02] */
#define BCHP_TM_BSC_READ_BSC1_SDA_MASK                             0x00000004
#define BCHP_TM_BSC_READ_BSC1_SDA_SHIFT                            2
#define BCHP_TM_BSC_READ_BSC1_SDA_DEFAULT                          0x00000001

/* TM :: BSC_READ :: BSC0_SCL [01:01] */
#define BCHP_TM_BSC_READ_BSC0_SCL_MASK                             0x00000002
#define BCHP_TM_BSC_READ_BSC0_SCL_SHIFT                            1
#define BCHP_TM_BSC_READ_BSC0_SCL_DEFAULT                          0x00000001

/* TM :: BSC_READ :: BSC0_SDA [00:00] */
#define BCHP_TM_BSC_READ_BSC0_SDA_MASK                             0x00000001
#define BCHP_TM_BSC_READ_BSC0_SDA_SHIFT                            0
#define BCHP_TM_BSC_READ_BSC0_SDA_DEFAULT                          0x00000001

/***************************************************************************
 *EJTAG_READ - EJTAG Read Control Register
 ***************************************************************************/
/* TM :: EJTAG_READ :: RSVD [31:06] */
#define BCHP_TM_EJTAG_READ_RSVD_MASK                               0xffffffc0
#define BCHP_TM_EJTAG_READ_RSVD_SHIFT                              6
#define BCHP_TM_EJTAG_READ_RSVD_DEFAULT                            0x00000000

/* TM :: EJTAG_READ :: EJTAG_TDO [05:05] */
#define BCHP_TM_EJTAG_READ_EJTAG_TDO_MASK                          0x00000020
#define BCHP_TM_EJTAG_READ_EJTAG_TDO_SHIFT                         5
#define BCHP_TM_EJTAG_READ_EJTAG_TDO_DEFAULT                       0x00000000

/* TM :: EJTAG_READ :: EJTAG_TDI [04:04] */
#define BCHP_TM_EJTAG_READ_EJTAG_TDI_MASK                          0x00000010
#define BCHP_TM_EJTAG_READ_EJTAG_TDI_SHIFT                         4
#define BCHP_TM_EJTAG_READ_EJTAG_TDI_DEFAULT                       0x00000000

/* TM :: EJTAG_READ :: ETJAG_TMS [03:03] */
#define BCHP_TM_EJTAG_READ_ETJAG_TMS_MASK                          0x00000008
#define BCHP_TM_EJTAG_READ_ETJAG_TMS_SHIFT                         3
#define BCHP_TM_EJTAG_READ_ETJAG_TMS_DEFAULT                       0x00000000

/* TM :: EJTAG_READ :: EJTAG_TRSTb [02:02] */
#define BCHP_TM_EJTAG_READ_EJTAG_TRSTb_MASK                        0x00000004
#define BCHP_TM_EJTAG_READ_EJTAG_TRSTb_SHIFT                       2
#define BCHP_TM_EJTAG_READ_EJTAG_TRSTb_DEFAULT                     0x00000000

/* TM :: EJTAG_READ :: EJTAG_CE [01:01] */
#define BCHP_TM_EJTAG_READ_EJTAG_CE_MASK                           0x00000002
#define BCHP_TM_EJTAG_READ_EJTAG_CE_SHIFT                          1
#define BCHP_TM_EJTAG_READ_EJTAG_CE_DEFAULT                        0x00000000

/* TM :: EJTAG_READ :: EJTAG_TCK [00:00] */
#define BCHP_TM_EJTAG_READ_EJTAG_TCK_MASK                          0x00000001
#define BCHP_TM_EJTAG_READ_EJTAG_TCK_SHIFT                         0
#define BCHP_TM_EJTAG_READ_EJTAG_TCK_DEFAULT                       0x00000000

/***************************************************************************
 *MISC_READ - Misc Read Control Register
 ***************************************************************************/
/* TM :: MISC_READ :: RSVD [31:05] */
#define BCHP_TM_MISC_READ_RSVD_MASK                                0xffffffe0
#define BCHP_TM_MISC_READ_RSVD_SHIFT                               5
#define BCHP_TM_MISC_READ_RSVD_DEFAULT                             0x00000000

/* TM :: MISC_READ :: BYP_OSC [04:04] */
#define BCHP_TM_MISC_READ_BYP_OSC_MASK                             0x00000010
#define BCHP_TM_MISC_READ_BYP_OSC_SHIFT                            4
#define BCHP_TM_MISC_READ_BYP_OSC_DEFAULT                          0x00000000

/* TM :: MISC_READ :: TEST_MODE_3 [03:03] */
#define BCHP_TM_MISC_READ_TEST_MODE_3_MASK                         0x00000008
#define BCHP_TM_MISC_READ_TEST_MODE_3_SHIFT                        3
#define BCHP_TM_MISC_READ_TEST_MODE_3_DEFAULT                      0x00000000

/* TM :: MISC_READ :: TEST_MODE_2 [02:02] */
#define BCHP_TM_MISC_READ_TEST_MODE_2_MASK                         0x00000004
#define BCHP_TM_MISC_READ_TEST_MODE_2_SHIFT                        2
#define BCHP_TM_MISC_READ_TEST_MODE_2_DEFAULT                      0x00000000

/* TM :: MISC_READ :: TEST_MODE_1 [01:01] */
#define BCHP_TM_MISC_READ_TEST_MODE_1_MASK                         0x00000002
#define BCHP_TM_MISC_READ_TEST_MODE_1_SHIFT                        1
#define BCHP_TM_MISC_READ_TEST_MODE_1_DEFAULT                      0x00000000

/* TM :: MISC_READ :: TEST_MODE_0 [00:00] */
#define BCHP_TM_MISC_READ_TEST_MODE_0_MASK                         0x00000001
#define BCHP_TM_MISC_READ_TEST_MODE_0_SHIFT                        0
#define BCHP_TM_MISC_READ_TEST_MODE_0_DEFAULT                      0x00000000

/***************************************************************************
 *PIN_STRAP - Pin Strap Read Control Register
 ***************************************************************************/
/* TM :: PIN_STRAP :: RSVD [31:15] */
#define BCHP_TM_PIN_STRAP_RSVD_MASK                                0xffff8000
#define BCHP_TM_PIN_STRAP_RSVD_SHIFT                               15
#define BCHP_TM_PIN_STRAP_RSVD_DEFAULT                             0x00000000

/* TM :: PIN_STRAP :: STRAP_BOOT_MODE [14:13] */
#define BCHP_TM_PIN_STRAP_STRAP_BOOT_MODE_MASK                     0x00006000
#define BCHP_TM_PIN_STRAP_STRAP_BOOT_MODE_SHIFT                    13
#define BCHP_TM_PIN_STRAP_STRAP_BOOT_MODE_DEFAULT                  0x00000001

/* TM :: PIN_STRAP :: STRAP_BSPI_SPEED [12:11] */
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_SPEED_MASK                    0x00001800
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_SPEED_SHIFT                   11
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_SPEED_DEFAULT                 0x00000001

/* TM :: PIN_STRAP :: STRAP_HIF_RATE [10:09] */
#define BCHP_TM_PIN_STRAP_STRAP_HIF_RATE_MASK                      0x00000600
#define BCHP_TM_PIN_STRAP_STRAP_HIF_RATE_SHIFT                     9
#define BCHP_TM_PIN_STRAP_STRAP_HIF_RATE_DEFAULT                   0x00000000

/* TM :: PIN_STRAP :: STRAP_ASYNCH_DEGLITCH [08:08] */
#define BCHP_TM_PIN_STRAP_STRAP_ASYNCH_DEGLITCH_MASK               0x00000100
#define BCHP_TM_PIN_STRAP_STRAP_ASYNCH_DEGLITCH_SHIFT              8
#define BCHP_TM_PIN_STRAP_STRAP_ASYNCH_DEGLITCH_DEFAULT            0x00000000

/* TM :: PIN_STRAP :: BSC_REF_LVL [07:07] */
#define BCHP_TM_PIN_STRAP_BSC_REF_LVL_MASK                         0x00000080
#define BCHP_TM_PIN_STRAP_BSC_REF_LVL_SHIFT                        7
#define BCHP_TM_PIN_STRAP_BSC_REF_LVL_DEFAULT                      0x00000001

/* TM :: PIN_STRAP :: OSC_HIGHPASS [06:06] */
#define BCHP_TM_PIN_STRAP_OSC_HIGHPASS_MASK                        0x00000040
#define BCHP_TM_PIN_STRAP_OSC_HIGHPASS_SHIFT                       6
#define BCHP_TM_PIN_STRAP_OSC_HIGHPASS_DEFAULT                     0x00000001

/* TM :: PIN_STRAP :: OSC_XCORE_BIAS_3_0 [05:02] */
#define BCHP_TM_PIN_STRAP_OSC_XCORE_BIAS_3_0_MASK                  0x0000003c
#define BCHP_TM_PIN_STRAP_OSC_XCORE_BIAS_3_0_SHIFT                 2
#define BCHP_TM_PIN_STRAP_OSC_XCORE_BIAS_3_0_DEFAULT               0x00000004

/* TM :: PIN_STRAP :: STRAP_BSPI_BIG_ENDIAN [01:01] */
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_BIG_ENDIAN_MASK               0x00000002
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_BIG_ENDIAN_SHIFT              1
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_BIG_ENDIAN_DEFAULT            0x00000001

/* TM :: PIN_STRAP :: STRAP_BSPI_DUAL_LANE [00:00] */
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_DUAL_LANE_MASK                0x00000001
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_DUAL_LANE_SHIFT               0
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_DUAL_LANE_DEFAULT             0x00000000

/***************************************************************************
 *DIAG_OUT1 - Testport / Diagnostic Read Control Register
 ***************************************************************************/
/* TM :: DIAG_OUT1 :: RSVD [31:04] */
#define BCHP_TM_DIAG_OUT1_RSVD_MASK                                0xfffffff0
#define BCHP_TM_DIAG_OUT1_RSVD_SHIFT                               4
#define BCHP_TM_DIAG_OUT1_RSVD_DEFAULT                             0x00000000

/* TM :: DIAG_OUT1 :: DIAG_OUT [03:00] */
#define BCHP_TM_DIAG_OUT1_DIAG_OUT_MASK                            0x0000000f
#define BCHP_TM_DIAG_OUT1_DIAG_OUT_SHIFT                           0
#define BCHP_TM_DIAG_OUT1_DIAG_OUT_DEFAULT                         0x00000000

/***************************************************************************
 *DIAG_OUT0 - Testport / Diagnostic Read Control Register
 ***************************************************************************/
/* TM :: DIAG_OUT0 :: DIAG_OUT [31:00] */
#define BCHP_TM_DIAG_OUT0_DIAG_OUT_MASK                            0xffffffff
#define BCHP_TM_DIAG_OUT0_DIAG_OUT_SHIFT                           0
#define BCHP_TM_DIAG_OUT0_DIAG_OUT_DEFAULT                         0x00000000

/***************************************************************************
 *TP_IN_VAL_SEL - TP_IN Enable Control Register
 ***************************************************************************/
/* TM :: TP_IN_VAL_SEL :: SEL [31:00] */
#define BCHP_TM_TP_IN_VAL_SEL_SEL_MASK                             0xffffffff
#define BCHP_TM_TP_IN_VAL_SEL_SEL_SHIFT                            0
#define BCHP_TM_TP_IN_VAL_SEL_SEL_DEFAULT                          0xffffffff

/***************************************************************************
 *TP_IN_VAL - TP_IN Value Control Register
 ***************************************************************************/
/* TM :: TP_IN_VAL :: VAL [31:00] */
#define BCHP_TM_TP_IN_VAL_VAL_MASK                                 0xffffffff
#define BCHP_TM_TP_IN_VAL_VAL_SHIFT                                0
#define BCHP_TM_TP_IN_VAL_VAL_DEFAULT                              0x00000000

/***************************************************************************
 *DAC_TEST_MODE_CTRL - DAC_TEST_MODE_CTRL Control Register
 ***************************************************************************/
/* TM :: DAC_TEST_MODE_CTRL :: RSVD [31:02] */
#define BCHP_TM_DAC_TEST_MODE_CTRL_RSVD_MASK                       0xfffffffc
#define BCHP_TM_DAC_TEST_MODE_CTRL_RSVD_SHIFT                      2
#define BCHP_TM_DAC_TEST_MODE_CTRL_RSVD_DEFAULT                    0x00000000

/* TM :: DAC_TEST_MODE_CTRL :: CLK_EDGE_SEL [01:01] */
#define BCHP_TM_DAC_TEST_MODE_CTRL_CLK_EDGE_SEL_MASK               0x00000002
#define BCHP_TM_DAC_TEST_MODE_CTRL_CLK_EDGE_SEL_SHIFT              1
#define BCHP_TM_DAC_TEST_MODE_CTRL_CLK_EDGE_SEL_DEFAULT            0x00000000

/* TM :: DAC_TEST_MODE_CTRL :: EN [00:00] */
#define BCHP_TM_DAC_TEST_MODE_CTRL_EN_MASK                         0x00000001
#define BCHP_TM_DAC_TEST_MODE_CTRL_EN_SHIFT                        0
#define BCHP_TM_DAC_TEST_MODE_CTRL_EN_DEFAULT                      0x00000000

/***************************************************************************
 *TEST_CTRL - Test Control Register
 ***************************************************************************/
/* TM :: TEST_CTRL :: MISC_CTRL [31:16] */
#define BCHP_TM_TEST_CTRL_MISC_CTRL_MASK                           0xffff0000
#define BCHP_TM_TEST_CTRL_MISC_CTRL_SHIFT                          16
#define BCHP_TM_TEST_CTRL_MISC_CTRL_DEFAULT                        0x00000000

/* TM :: TEST_CTRL :: FSK_CLK_BYP_SEL [15:15] */
#define BCHP_TM_TEST_CTRL_FSK_CLK_BYP_SEL_MASK                     0x00008000
#define BCHP_TM_TEST_CTRL_FSK_CLK_BYP_SEL_SHIFT                    15
#define BCHP_TM_TEST_CTRL_FSK_CLK_BYP_SEL_DEFAULT                  0x00000000

/* TM :: TEST_CTRL :: OPU2_CLK_BYP_SEL [14:14] */
#define BCHP_TM_TEST_CTRL_OPU2_CLK_BYP_SEL_MASK                    0x00004000
#define BCHP_TM_TEST_CTRL_OPU2_CLK_BYP_SEL_SHIFT                   14
#define BCHP_TM_TEST_CTRL_OPU2_CLK_BYP_SEL_DEFAULT                 0x00000000

/* TM :: TEST_CTRL :: OPU1_CLK_BYP_SEL [13:13] */
#define BCHP_TM_TEST_CTRL_OPU1_CLK_BYP_SEL_MASK                    0x00002000
#define BCHP_TM_TEST_CTRL_OPU1_CLK_BYP_SEL_SHIFT                   13
#define BCHP_TM_TEST_CTRL_OPU1_CLK_BYP_SEL_DEFAULT                 0x00000000

/* TM :: TEST_CTRL :: OPU0_CLK_BYP_SEL [12:12] */
#define BCHP_TM_TEST_CTRL_OPU0_CLK_BYP_SEL_MASK                    0x00001000
#define BCHP_TM_TEST_CTRL_OPU0_CLK_BYP_SEL_SHIFT                   12
#define BCHP_TM_TEST_CTRL_OPU0_CLK_BYP_SEL_DEFAULT                 0x00000000

/* TM :: TEST_CTRL :: CHAN3_CLK_BYP_SEL [11:11] */
#define BCHP_TM_TEST_CTRL_CHAN3_CLK_BYP_SEL_MASK                   0x00000800
#define BCHP_TM_TEST_CTRL_CHAN3_CLK_BYP_SEL_SHIFT                  11
#define BCHP_TM_TEST_CTRL_CHAN3_CLK_BYP_SEL_DEFAULT                0x00000000

/* TM :: TEST_CTRL :: CHAN2_CLK_BYP_SEL [10:10] */
#define BCHP_TM_TEST_CTRL_CHAN2_CLK_BYP_SEL_MASK                   0x00000400
#define BCHP_TM_TEST_CTRL_CHAN2_CLK_BYP_SEL_SHIFT                  10
#define BCHP_TM_TEST_CTRL_CHAN2_CLK_BYP_SEL_DEFAULT                0x00000000

/* TM :: TEST_CTRL :: CHAN1_CLK_BYP_SEL [09:09] */
#define BCHP_TM_TEST_CTRL_CHAN1_CLK_BYP_SEL_MASK                   0x00000200
#define BCHP_TM_TEST_CTRL_CHAN1_CLK_BYP_SEL_SHIFT                  9
#define BCHP_TM_TEST_CTRL_CHAN1_CLK_BYP_SEL_DEFAULT                0x00000000

/* TM :: TEST_CTRL :: CHAN0_CLK_BYP_SEL [08:08] */
#define BCHP_TM_TEST_CTRL_CHAN0_CLK_BYP_SEL_MASK                   0x00000100
#define BCHP_TM_TEST_CTRL_CHAN0_CLK_BYP_SEL_SHIFT                  8
#define BCHP_TM_TEST_CTRL_CHAN0_CLK_BYP_SEL_DEFAULT                0x00000000

/* TM :: TEST_CTRL :: BAND_CLK_BYP_SEL [07:07] */
#define BCHP_TM_TEST_CTRL_BAND_CLK_BYP_SEL_MASK                    0x00000080
#define BCHP_TM_TEST_CTRL_BAND_CLK_BYP_SEL_SHIFT                   7
#define BCHP_TM_TEST_CTRL_BAND_CLK_BYP_SEL_DEFAULT                 0x00000000

/* TM :: TEST_CTRL :: PIPE_CLK_BYP_SEL [06:06] */
#define BCHP_TM_TEST_CTRL_PIPE_CLK_BYP_SEL_MASK                    0x00000040
#define BCHP_TM_TEST_CTRL_PIPE_CLK_BYP_SEL_SHIFT                   6
#define BCHP_TM_TEST_CTRL_PIPE_CLK_BYP_SEL_DEFAULT                 0x00000000

/* TM :: TEST_CTRL :: XBAR_CLK_BYP_SEL [05:05] */
#define BCHP_TM_TEST_CTRL_XBAR_CLK_BYP_SEL_MASK                    0x00000020
#define BCHP_TM_TEST_CTRL_XBAR_CLK_BYP_SEL_SHIFT                   5
#define BCHP_TM_TEST_CTRL_XBAR_CLK_BYP_SEL_DEFAULT                 0x00000000

/* TM :: TEST_CTRL :: AIF_MDAC_CLK_BYP_SEL [04:04] */
#define BCHP_TM_TEST_CTRL_AIF_MDAC_CLK_BYP_SEL_MASK                0x00000010
#define BCHP_TM_TEST_CTRL_AIF_MDAC_CLK_BYP_SEL_SHIFT               4
#define BCHP_TM_TEST_CTRL_AIF_MDAC_CLK_BYP_SEL_DEFAULT             0x00000000

/* TM :: TEST_CTRL :: AIF3_CLK_BYP_SEL [03:03] */
#define BCHP_TM_TEST_CTRL_AIF3_CLK_BYP_SEL_MASK                    0x00000008
#define BCHP_TM_TEST_CTRL_AIF3_CLK_BYP_SEL_SHIFT                   3
#define BCHP_TM_TEST_CTRL_AIF3_CLK_BYP_SEL_DEFAULT                 0x00000000

/* TM :: TEST_CTRL :: AIF2_CLK_BYP_SEL [02:02] */
#define BCHP_TM_TEST_CTRL_AIF2_CLK_BYP_SEL_MASK                    0x00000004
#define BCHP_TM_TEST_CTRL_AIF2_CLK_BYP_SEL_SHIFT                   2
#define BCHP_TM_TEST_CTRL_AIF2_CLK_BYP_SEL_DEFAULT                 0x00000000

/* TM :: TEST_CTRL :: AIF1_CLK_BYP_SEL [01:01] */
#define BCHP_TM_TEST_CTRL_AIF1_CLK_BYP_SEL_MASK                    0x00000002
#define BCHP_TM_TEST_CTRL_AIF1_CLK_BYP_SEL_SHIFT                   1
#define BCHP_TM_TEST_CTRL_AIF1_CLK_BYP_SEL_DEFAULT                 0x00000000

/* TM :: TEST_CTRL :: AIF0_CLK_BYP_SEL [00:00] */
#define BCHP_TM_TEST_CTRL_AIF0_CLK_BYP_SEL_MASK                    0x00000001
#define BCHP_TM_TEST_CTRL_AIF0_CLK_BYP_SEL_SHIFT                   0
#define BCHP_TM_TEST_CTRL_AIF0_CLK_BYP_SEL_DEFAULT                 0x00000000

/***************************************************************************
 *BERT_CTRL - BERT Interface Control Register
 ***************************************************************************/
/* TM :: BERT_CTRL :: RSVD1 [31:08] */
#define BCHP_TM_BERT_CTRL_RSVD1_MASK                               0xffffff00
#define BCHP_TM_BERT_CTRL_RSVD1_SHIFT                              8
#define BCHP_TM_BERT_CTRL_RSVD1_DEFAULT                            0x00000000

/* TM :: BERT_CTRL :: RSVD0 [07:07] */
#define BCHP_TM_BERT_CTRL_RSVD0_MASK                               0x00000080
#define BCHP_TM_BERT_CTRL_RSVD0_SHIFT                              7
#define BCHP_TM_BERT_CTRL_RSVD0_DEFAULT                            0x00000000

/* TM :: BERT_CTRL :: CLK_POL_SEL [06:06] */
#define BCHP_TM_BERT_CTRL_CLK_POL_SEL_MASK                         0x00000040
#define BCHP_TM_BERT_CTRL_CLK_POL_SEL_SHIFT                        6
#define BCHP_TM_BERT_CTRL_CLK_POL_SEL_DEFAULT                      0x00000000

/* TM :: BERT_CTRL :: PAR_SEL_MODE [05:05] */
#define BCHP_TM_BERT_CTRL_PAR_SEL_MODE_MASK                        0x00000020
#define BCHP_TM_BERT_CTRL_PAR_SEL_MODE_SHIFT                       5
#define BCHP_TM_BERT_CTRL_PAR_SEL_MODE_DEFAULT                     0x00000000

/* TM :: BERT_CTRL :: BERT_EN [04:04] */
#define BCHP_TM_BERT_CTRL_BERT_EN_MASK                             0x00000010
#define BCHP_TM_BERT_CTRL_BERT_EN_SHIFT                            4
#define BCHP_TM_BERT_CTRL_BERT_EN_DEFAULT                          0x00000000

/* TM :: BERT_CTRL :: CH_SEL [03:00] */
#define BCHP_TM_BERT_CTRL_CH_SEL_MASK                              0x0000000f
#define BCHP_TM_BERT_CTRL_CH_SEL_SHIFT                             0
#define BCHP_TM_BERT_CTRL_CH_SEL_DEFAULT                           0x00000000

/***************************************************************************
 *WAKEUP_CTRL - Wakeup Control Register
 ***************************************************************************/
/* TM :: WAKEUP_CTRL :: RSVD [31:04] */
#define BCHP_TM_WAKEUP_CTRL_RSVD_MASK                              0xfffffff0
#define BCHP_TM_WAKEUP_CTRL_RSVD_SHIFT                             4
#define BCHP_TM_WAKEUP_CTRL_RSVD_DEFAULT                           0x00000000

/* TM :: WAKEUP_CTRL :: WAKEUP_EVENT_EN [03:03] */
#define BCHP_TM_WAKEUP_CTRL_WAKEUP_EVENT_EN_MASK                   0x00000008
#define BCHP_TM_WAKEUP_CTRL_WAKEUP_EVENT_EN_SHIFT                  3
#define BCHP_TM_WAKEUP_CTRL_WAKEUP_EVENT_EN_DEFAULT                0x00000000

/* TM :: WAKEUP_CTRL :: WAKEUP_INTR_EN [02:02] */
#define BCHP_TM_WAKEUP_CTRL_WAKEUP_INTR_EN_MASK                    0x00000004
#define BCHP_TM_WAKEUP_CTRL_WAKEUP_INTR_EN_SHIFT                   2
#define BCHP_TM_WAKEUP_CTRL_WAKEUP_INTR_EN_DEFAULT                 0x00000000

/* TM :: WAKEUP_CTRL :: EVENT_POL [01:01] */
#define BCHP_TM_WAKEUP_CTRL_EVENT_POL_MASK                         0x00000002
#define BCHP_TM_WAKEUP_CTRL_EVENT_POL_SHIFT                        1
#define BCHP_TM_WAKEUP_CTRL_EVENT_POL_DEFAULT                      0x00000000

/* TM :: WAKEUP_CTRL :: INTR_POL [00:00] */
#define BCHP_TM_WAKEUP_CTRL_INTR_POL_MASK                          0x00000001
#define BCHP_TM_WAKEUP_CTRL_INTR_POL_SHIFT                         0
#define BCHP_TM_WAKEUP_CTRL_INTR_POL_DEFAULT                       0x00000000

/***************************************************************************
 *RESET_CTRL - Chip Generated Reset Control Register
 ***************************************************************************/
/* TM :: RESET_CTRL :: RSVD_2 [31:11] */
#define BCHP_TM_RESET_CTRL_RSVD_2_MASK                             0xfffff800
#define BCHP_TM_RESET_CTRL_RSVD_2_SHIFT                            11
#define BCHP_TM_RESET_CTRL_RSVD_2_DEFAULT                          0x00000000

/* TM :: RESET_CTRL :: WATCHDOG_NMI_CLEAR [10:10] */
#define BCHP_TM_RESET_CTRL_WATCHDOG_NMI_CLEAR_MASK                 0x00000400
#define BCHP_TM_RESET_CTRL_WATCHDOG_NMI_CLEAR_SHIFT                10
#define BCHP_TM_RESET_CTRL_WATCHDOG_NMI_CLEAR_DEFAULT              0x00000000

/* TM :: RESET_CTRL :: WATCHDOG_RESET_CLEAR [09:09] */
#define BCHP_TM_RESET_CTRL_WATCHDOG_RESET_CLEAR_MASK               0x00000200
#define BCHP_TM_RESET_CTRL_WATCHDOG_RESET_CLEAR_SHIFT              9
#define BCHP_TM_RESET_CTRL_WATCHDOG_RESET_CLEAR_DEFAULT            0x00000000

/* TM :: RESET_CTRL :: FTM_RST_CMD_CLEAR [08:08] */
#define BCHP_TM_RESET_CTRL_FTM_RST_CMD_CLEAR_MASK                  0x00000100
#define BCHP_TM_RESET_CTRL_FTM_RST_CMD_CLEAR_SHIFT                 8
#define BCHP_TM_RESET_CTRL_FTM_RST_CMD_CLEAR_DEFAULT               0x00000000

/* TM :: RESET_CTRL :: RSVD_1 [07:06] */
#define BCHP_TM_RESET_CTRL_RSVD_1_MASK                             0x000000c0
#define BCHP_TM_RESET_CTRL_RSVD_1_SHIFT                            6
#define BCHP_TM_RESET_CTRL_RSVD_1_DEFAULT                          0x00000000

/* TM :: RESET_CTRL :: WATCHDOG_RESET_ENABLE [05:05] */
#define BCHP_TM_RESET_CTRL_WATCHDOG_RESET_ENABLE_MASK              0x00000020
#define BCHP_TM_RESET_CTRL_WATCHDOG_RESET_ENABLE_SHIFT             5
#define BCHP_TM_RESET_CTRL_WATCHDOG_RESET_ENABLE_DEFAULT           0x00000000

/* TM :: RESET_CTRL :: FTM_RST_CMD_ENABLE [04:04] */
#define BCHP_TM_RESET_CTRL_FTM_RST_CMD_ENABLE_MASK                 0x00000010
#define BCHP_TM_RESET_CTRL_FTM_RST_CMD_ENABLE_SHIFT                4
#define BCHP_TM_RESET_CTRL_FTM_RST_CMD_ENABLE_DEFAULT              0x00000000

/* TM :: RESET_CTRL :: RSVD_0 [03:03] */
#define BCHP_TM_RESET_CTRL_RSVD_0_MASK                             0x00000008
#define BCHP_TM_RESET_CTRL_RSVD_0_SHIFT                            3
#define BCHP_TM_RESET_CTRL_RSVD_0_DEFAULT                          0x00000000

/* TM :: RESET_CTRL :: WATCHDOG_NMI_STAT [02:02] */
#define BCHP_TM_RESET_CTRL_WATCHDOG_NMI_STAT_MASK                  0x00000004
#define BCHP_TM_RESET_CTRL_WATCHDOG_NMI_STAT_SHIFT                 2
#define BCHP_TM_RESET_CTRL_WATCHDOG_NMI_STAT_DEFAULT               0x00000000

/* TM :: RESET_CTRL :: WATCHDOG_RESET_STAT [01:01] */
#define BCHP_TM_RESET_CTRL_WATCHDOG_RESET_STAT_MASK                0x00000002
#define BCHP_TM_RESET_CTRL_WATCHDOG_RESET_STAT_SHIFT               1
#define BCHP_TM_RESET_CTRL_WATCHDOG_RESET_STAT_DEFAULT             0x00000000

/* TM :: RESET_CTRL :: FTM_RST_CMD_STAT [00:00] */
#define BCHP_TM_RESET_CTRL_FTM_RST_CMD_STAT_MASK                   0x00000001
#define BCHP_TM_RESET_CTRL_FTM_RST_CMD_STAT_SHIFT                  0
#define BCHP_TM_RESET_CTRL_FTM_RST_CMD_STAT_DEFAULT                0x00000000

/***************************************************************************
 *RESET_COUNT - Chip Reset Count Register
 ***************************************************************************/
/* TM :: RESET_COUNT :: RSVD [31:24] */
#define BCHP_TM_RESET_COUNT_RSVD_MASK                              0xff000000
#define BCHP_TM_RESET_COUNT_RSVD_SHIFT                             24
#define BCHP_TM_RESET_COUNT_RSVD_DEFAULT                           0x00000000

/* TM :: RESET_COUNT :: chip_rst_cnter [23:00] */
#define BCHP_TM_RESET_COUNT_chip_rst_cnter_MASK                    0x00ffffff
#define BCHP_TM_RESET_COUNT_chip_rst_cnter_SHIFT                   0
#define BCHP_TM_RESET_COUNT_chip_rst_cnter_DEFAULT                 0x0003ffff

/***************************************************************************
 *CLOCK_MONITOR_CONTROL - Clock Monitor Control Register
 ***************************************************************************/
/* TM :: CLOCK_MONITOR_CONTROL :: reserved0 [31:04] */
#define BCHP_TM_CLOCK_MONITOR_CONTROL_reserved0_MASK               0xfffffff0
#define BCHP_TM_CLOCK_MONITOR_CONTROL_reserved0_SHIFT              4

/* TM :: CLOCK_MONITOR_CONTROL :: STOP_VIEW_COUNTER [03:03] */
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_VIEW_COUNTER_MASK       0x00000008
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_VIEW_COUNTER_SHIFT      3
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_VIEW_COUNTER_DEFAULT    0x00000001

/* TM :: CLOCK_MONITOR_CONTROL :: STOP_REF_COUNTER [02:02] */
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_REF_COUNTER_MASK        0x00000004
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_REF_COUNTER_SHIFT       2
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_REF_COUNTER_DEFAULT     0x00000001

/* TM :: CLOCK_MONITOR_CONTROL :: RESET_COUNTERS [01:01] */
#define BCHP_TM_CLOCK_MONITOR_CONTROL_RESET_COUNTERS_MASK          0x00000002
#define BCHP_TM_CLOCK_MONITOR_CONTROL_RESET_COUNTERS_SHIFT         1
#define BCHP_TM_CLOCK_MONITOR_CONTROL_RESET_COUNTERS_DEFAULT       0x00000001

/* TM :: CLOCK_MONITOR_CONTROL :: LAUNCH_AUTO_REF_COUNT [00:00] */
#define BCHP_TM_CLOCK_MONITOR_CONTROL_LAUNCH_AUTO_REF_COUNT_MASK   0x00000001
#define BCHP_TM_CLOCK_MONITOR_CONTROL_LAUNCH_AUTO_REF_COUNT_SHIFT  0
#define BCHP_TM_CLOCK_MONITOR_CONTROL_LAUNCH_AUTO_REF_COUNT_DEFAULT 0x00000001

/***************************************************************************
 *CLOCK_MONITOR_MAX_COUNT - Clock Monitor Max Reference Count Control Register
 ***************************************************************************/
/* TM :: CLOCK_MONITOR_MAX_COUNT :: SET_MAX_REF_COUNT [31:00] */
#define BCHP_TM_CLOCK_MONITOR_MAX_COUNT_SET_MAX_REF_COUNT_MASK     0xffffffff
#define BCHP_TM_CLOCK_MONITOR_MAX_COUNT_SET_MAX_REF_COUNT_SHIFT    0
#define BCHP_TM_CLOCK_MONITOR_MAX_COUNT_SET_MAX_REF_COUNT_DEFAULT  0xffffffff

/***************************************************************************
 *CLOCK_MONITOR_REF_COUNTER - Clock Monitor Reference Counter Register
 ***************************************************************************/
/* TM :: CLOCK_MONITOR_REF_COUNTER :: READ_MAX_COUNT [31:00] */
#define BCHP_TM_CLOCK_MONITOR_REF_COUNTER_READ_MAX_COUNT_MASK      0xffffffff
#define BCHP_TM_CLOCK_MONITOR_REF_COUNTER_READ_MAX_COUNT_SHIFT     0

/***************************************************************************
 *CLOCK_MONITOR_REF_DONE - Clock Reference Counter Status Register
 ***************************************************************************/
/* TM :: CLOCK_MONITOR_REF_DONE :: reserved0 [31:01] */
#define BCHP_TM_CLOCK_MONITOR_REF_DONE_reserved0_MASK              0xfffffffe
#define BCHP_TM_CLOCK_MONITOR_REF_DONE_reserved0_SHIFT             1

/* TM :: CLOCK_MONITOR_REF_DONE :: REF_COUNT_DONE [00:00] */
#define BCHP_TM_CLOCK_MONITOR_REF_DONE_REF_COUNT_DONE_MASK         0x00000001
#define BCHP_TM_CLOCK_MONITOR_REF_DONE_REF_COUNT_DONE_SHIFT        0

/***************************************************************************
 *CLOCK_MONITOR_VIEW_COUNTER - Clock Monitor View Counter Register
 ***************************************************************************/
/* TM :: CLOCK_MONITOR_VIEW_COUNTER :: READ_MAX_COUNT [31:00] */
#define BCHP_TM_CLOCK_MONITOR_VIEW_COUNTER_READ_MAX_COUNT_MASK     0xffffffff
#define BCHP_TM_CLOCK_MONITOR_VIEW_COUNTER_READ_MAX_COUNT_SHIFT    0

/***************************************************************************
 *CLK_OBSERVATION_CTRL0 - Clock Observation Control Register
 ***************************************************************************/
/* TM :: CLK_OBSERVATION_CTRL0 :: RSVD [31:16] */
#define BCHP_TM_CLK_OBSERVATION_CTRL0_RSVD_MASK                    0xffff0000
#define BCHP_TM_CLK_OBSERVATION_CTRL0_RSVD_SHIFT                   16
#define BCHP_TM_CLK_OBSERVATION_CTRL0_RSVD_DEFAULT                 0x00000000

/* TM :: CLK_OBSERVATION_CTRL0 :: RSVD_1 [15:15] */
#define BCHP_TM_CLK_OBSERVATION_CTRL0_RSVD_1_MASK                  0x00008000
#define BCHP_TM_CLK_OBSERVATION_CTRL0_RSVD_1_SHIFT                 15
#define BCHP_TM_CLK_OBSERVATION_CTRL0_RSVD_1_DEFAULT               0x00000000

/* TM :: CLK_OBSERVATION_CTRL0 :: OBSERVE_MCLK_EN1 [14:14] */
#define BCHP_TM_CLK_OBSERVATION_CTRL0_OBSERVE_MCLK_EN1_MASK        0x00004000
#define BCHP_TM_CLK_OBSERVATION_CTRL0_OBSERVE_MCLK_EN1_SHIFT       14
#define BCHP_TM_CLK_OBSERVATION_CTRL0_OBSERVE_MCLK_EN1_DEFAULT     0x00000000

/* TM :: CLK_OBSERVATION_CTRL0 :: OBSERVE_MCLK_MUX_SEL1 [13:08] */
#define BCHP_TM_CLK_OBSERVATION_CTRL0_OBSERVE_MCLK_MUX_SEL1_MASK   0x00003f00
#define BCHP_TM_CLK_OBSERVATION_CTRL0_OBSERVE_MCLK_MUX_SEL1_SHIFT  8
#define BCHP_TM_CLK_OBSERVATION_CTRL0_OBSERVE_MCLK_MUX_SEL1_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL0 :: RSVD_0 [07:07] */
#define BCHP_TM_CLK_OBSERVATION_CTRL0_RSVD_0_MASK                  0x00000080
#define BCHP_TM_CLK_OBSERVATION_CTRL0_RSVD_0_SHIFT                 7
#define BCHP_TM_CLK_OBSERVATION_CTRL0_RSVD_0_DEFAULT               0x00000000

/* TM :: CLK_OBSERVATION_CTRL0 :: OBSERVE_MCLK_EN0 [06:06] */
#define BCHP_TM_CLK_OBSERVATION_CTRL0_OBSERVE_MCLK_EN0_MASK        0x00000040
#define BCHP_TM_CLK_OBSERVATION_CTRL0_OBSERVE_MCLK_EN0_SHIFT       6
#define BCHP_TM_CLK_OBSERVATION_CTRL0_OBSERVE_MCLK_EN0_DEFAULT     0x00000000

/* TM :: CLK_OBSERVATION_CTRL0 :: OBSERVE_MCLK_MUX_SEL0 [05:00] */
#define BCHP_TM_CLK_OBSERVATION_CTRL0_OBSERVE_MCLK_MUX_SEL0_MASK   0x0000003f
#define BCHP_TM_CLK_OBSERVATION_CTRL0_OBSERVE_MCLK_MUX_SEL0_SHIFT  0
#define BCHP_TM_CLK_OBSERVATION_CTRL0_OBSERVE_MCLK_MUX_SEL0_DEFAULT 0x00000000

/***************************************************************************
 *CLK_OBSERVATION_CTRL1 - Clock Observation Control Register 1
 ***************************************************************************/
/* TM :: CLK_OBSERVATION_CTRL1 :: RSVD_1 [31:16] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_RSVD_1_MASK                  0xffff0000
#define BCHP_TM_CLK_OBSERVATION_CTRL1_RSVD_1_SHIFT                 16
#define BCHP_TM_CLK_OBSERVATION_CTRL1_RSVD_1_DEFAULT               0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: AFEC7_OBSERVE_EN [15:15] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AFEC7_OBSERVE_EN_MASK        0x00008000
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AFEC7_OBSERVE_EN_SHIFT       15
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AFEC7_OBSERVE_EN_DEFAULT     0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: AFEC6_OBSERVE_EN [14:14] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AFEC6_OBSERVE_EN_MASK        0x00004000
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AFEC6_OBSERVE_EN_SHIFT       14
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AFEC6_OBSERVE_EN_DEFAULT     0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: AFEC5_OBSERVE_EN [13:13] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AFEC5_OBSERVE_EN_MASK        0x00002000
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AFEC5_OBSERVE_EN_SHIFT       13
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AFEC5_OBSERVE_EN_DEFAULT     0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: AFEC4_OBSERVE_EN [12:12] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AFEC4_OBSERVE_EN_MASK        0x00001000
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AFEC4_OBSERVE_EN_SHIFT       12
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AFEC4_OBSERVE_EN_DEFAULT     0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: AFEC3_OBSERVE_EN [11:11] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AFEC3_OBSERVE_EN_MASK        0x00000800
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AFEC3_OBSERVE_EN_SHIFT       11
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AFEC3_OBSERVE_EN_DEFAULT     0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: AFEC2_OBSERVE_EN [10:10] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AFEC2_OBSERVE_EN_MASK        0x00000400
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AFEC2_OBSERVE_EN_SHIFT       10
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AFEC2_OBSERVE_EN_DEFAULT     0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: AFEC1_OBSERVE_EN [09:09] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AFEC1_OBSERVE_EN_MASK        0x00000200
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AFEC1_OBSERVE_EN_SHIFT       9
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AFEC1_OBSERVE_EN_DEFAULT     0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: AFEC0_OBSERVE_EN [08:08] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AFEC0_OBSERVE_EN_MASK        0x00000100
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AFEC0_OBSERVE_EN_SHIFT       8
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AFEC0_OBSERVE_EN_DEFAULT     0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: AVS_OBSERVE_EN [07:07] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AVS_OBSERVE_EN_MASK          0x00000080
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AVS_OBSERVE_EN_SHIFT         7
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AVS_OBSERVE_EN_DEFAULT       0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: FSK_OBSERVE_EN [06:06] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_FSK_OBSERVE_EN_MASK          0x00000040
#define BCHP_TM_CLK_OBSERVATION_CTRL1_FSK_OBSERVE_EN_SHIFT         6
#define BCHP_TM_CLK_OBSERVATION_CTRL1_FSK_OBSERVE_EN_DEFAULT       0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: CHAN1_OBSERVE_EN [05:05] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_CHAN1_OBSERVE_EN_MASK        0x00000020
#define BCHP_TM_CLK_OBSERVATION_CTRL1_CHAN1_OBSERVE_EN_SHIFT       5
#define BCHP_TM_CLK_OBSERVATION_CTRL1_CHAN1_OBSERVE_EN_DEFAULT     0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: CHAN0_OBSERVE_EN [04:04] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_CHAN0_OBSERVE_EN_MASK        0x00000010
#define BCHP_TM_CLK_OBSERVATION_CTRL1_CHAN0_OBSERVE_EN_SHIFT       4
#define BCHP_TM_CLK_OBSERVATION_CTRL1_CHAN0_OBSERVE_EN_DEFAULT     0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: RSVD_0 [03:03] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_RSVD_0_MASK                  0x00000008
#define BCHP_TM_CLK_OBSERVATION_CTRL1_RSVD_0_SHIFT                 3
#define BCHP_TM_CLK_OBSERVATION_CTRL1_RSVD_0_DEFAULT               0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: AIF_MDAC_OBSERVE_EN [02:02] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF_MDAC_OBSERVE_EN_MASK     0x00000004
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF_MDAC_OBSERVE_EN_SHIFT    2
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF_MDAC_OBSERVE_EN_DEFAULT  0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: AIF1_OBSERVE_EN [01:01] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF1_OBSERVE_EN_MASK         0x00000002
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF1_OBSERVE_EN_SHIFT        1
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF1_OBSERVE_EN_DEFAULT      0x00000000

/* TM :: CLK_OBSERVATION_CTRL1 :: AIF0_OBSERVE_EN [00:00] */
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF0_OBSERVE_EN_MASK         0x00000001
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF0_OBSERVE_EN_SHIFT        0
#define BCHP_TM_CLK_OBSERVATION_CTRL1_AIF0_OBSERVE_EN_DEFAULT      0x00000000

/***************************************************************************
 *CLK_OBSERVATION_CTRL2 - Clock Observation Control Register 2
 ***************************************************************************/
/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS7_SDS1_TFEC_OBSERVE_EN [31:31] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS7_SDS1_TFEC_OBSERVE_EN_MASK 0x80000000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS7_SDS1_TFEC_OBSERVE_EN_SHIFT 31
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS7_SDS1_TFEC_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS7_SDS1_RCVR_OBSERVE_EN [30:30] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS7_SDS1_RCVR_OBSERVE_EN_MASK 0x40000000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS7_SDS1_RCVR_OBSERVE_EN_SHIFT 30
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS7_SDS1_RCVR_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS7_SDS0_TFEC_OBSERVE_EN [29:29] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS7_SDS0_TFEC_OBSERVE_EN_MASK 0x20000000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS7_SDS0_TFEC_OBSERVE_EN_SHIFT 29
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS7_SDS0_TFEC_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS7_SDS0_RCVR_OBSERVE_EN [28:28] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS7_SDS0_RCVR_OBSERVE_EN_MASK 0x10000000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS7_SDS0_RCVR_OBSERVE_EN_SHIFT 28
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS7_SDS0_RCVR_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS6_SDS1_TFEC_OBSERVE_EN [27:27] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS6_SDS1_TFEC_OBSERVE_EN_MASK 0x08000000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS6_SDS1_TFEC_OBSERVE_EN_SHIFT 27
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS6_SDS1_TFEC_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS6_SDS1_RCVR_OBSERVE_EN [26:26] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS6_SDS1_RCVR_OBSERVE_EN_MASK 0x04000000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS6_SDS1_RCVR_OBSERVE_EN_SHIFT 26
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS6_SDS1_RCVR_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS6_SDS0_TFEC_OBSERVE_EN [25:25] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS6_SDS0_TFEC_OBSERVE_EN_MASK 0x02000000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS6_SDS0_TFEC_OBSERVE_EN_SHIFT 25
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS6_SDS0_TFEC_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS6_SDS0_RCVR_OBSERVE_EN [24:24] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS6_SDS0_RCVR_OBSERVE_EN_MASK 0x01000000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS6_SDS0_RCVR_OBSERVE_EN_SHIFT 24
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS6_SDS0_RCVR_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS5_SDS1_TFEC_OBSERVE_EN [23:23] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS5_SDS1_TFEC_OBSERVE_EN_MASK 0x00800000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS5_SDS1_TFEC_OBSERVE_EN_SHIFT 23
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS5_SDS1_TFEC_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS5_SDS1_RCVR_OBSERVE_EN [22:22] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS5_SDS1_RCVR_OBSERVE_EN_MASK 0x00400000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS5_SDS1_RCVR_OBSERVE_EN_SHIFT 22
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS5_SDS1_RCVR_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS5_SDS0_TFEC_OBSERVE_EN [21:21] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS5_SDS0_TFEC_OBSERVE_EN_MASK 0x00200000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS5_SDS0_TFEC_OBSERVE_EN_SHIFT 21
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS5_SDS0_TFEC_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS5_SDS0_RCVR_OBSERVE_EN [20:20] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS5_SDS0_RCVR_OBSERVE_EN_MASK 0x00100000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS5_SDS0_RCVR_OBSERVE_EN_SHIFT 20
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS5_SDS0_RCVR_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS4_SDS1_TFEC_OBSERVE_EN [19:19] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS4_SDS1_TFEC_OBSERVE_EN_MASK 0x00080000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS4_SDS1_TFEC_OBSERVE_EN_SHIFT 19
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS4_SDS1_TFEC_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS4_SDS1_RCVR_OBSERVE_EN [18:18] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS4_SDS1_RCVR_OBSERVE_EN_MASK 0x00040000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS4_SDS1_RCVR_OBSERVE_EN_SHIFT 18
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS4_SDS1_RCVR_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS4_SDS0_TFEC_OBSERVE_EN [17:17] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS4_SDS0_TFEC_OBSERVE_EN_MASK 0x00020000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS4_SDS0_TFEC_OBSERVE_EN_SHIFT 17
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS4_SDS0_TFEC_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS4_SDS0_RCVR_OBSERVE_EN [16:16] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS4_SDS0_RCVR_OBSERVE_EN_MASK 0x00010000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS4_SDS0_RCVR_OBSERVE_EN_SHIFT 16
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS4_SDS0_RCVR_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS3_SDS1_TFEC_OBSERVE_EN [15:15] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS3_SDS1_TFEC_OBSERVE_EN_MASK 0x00008000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS3_SDS1_TFEC_OBSERVE_EN_SHIFT 15
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS3_SDS1_TFEC_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS3_SDS1_RCVR_OBSERVE_EN [14:14] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS3_SDS1_RCVR_OBSERVE_EN_MASK 0x00004000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS3_SDS1_RCVR_OBSERVE_EN_SHIFT 14
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS3_SDS1_RCVR_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS3_SDS0_TFEC_OBSERVE_EN [13:13] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS3_SDS0_TFEC_OBSERVE_EN_MASK 0x00002000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS3_SDS0_TFEC_OBSERVE_EN_SHIFT 13
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS3_SDS0_TFEC_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS3_SDS0_RCVR_OBSERVE_EN [12:12] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS3_SDS0_RCVR_OBSERVE_EN_MASK 0x00001000
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS3_SDS0_RCVR_OBSERVE_EN_SHIFT 12
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS3_SDS0_RCVR_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS2_SDS1_TFEC_OBSERVE_EN [11:11] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS2_SDS1_TFEC_OBSERVE_EN_MASK 0x00000800
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS2_SDS1_TFEC_OBSERVE_EN_SHIFT 11
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS2_SDS1_TFEC_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS2_SDS1_RCVR_OBSERVE_EN [10:10] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS2_SDS1_RCVR_OBSERVE_EN_MASK 0x00000400
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS2_SDS1_RCVR_OBSERVE_EN_SHIFT 10
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS2_SDS1_RCVR_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS2_SDS0_TFEC_OBSERVE_EN [09:09] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS2_SDS0_TFEC_OBSERVE_EN_MASK 0x00000200
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS2_SDS0_TFEC_OBSERVE_EN_SHIFT 9
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS2_SDS0_TFEC_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS2_SDS0_RCVR_OBSERVE_EN [08:08] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS2_SDS0_RCVR_OBSERVE_EN_MASK 0x00000100
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS2_SDS0_RCVR_OBSERVE_EN_SHIFT 8
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS2_SDS0_RCVR_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS1_SDS1_TFEC_OBSERVE_EN [07:07] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS1_SDS1_TFEC_OBSERVE_EN_MASK 0x00000080
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS1_SDS1_TFEC_OBSERVE_EN_SHIFT 7
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS1_SDS1_TFEC_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS1_SDS1_RCVR_OBSERVE_EN [06:06] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS1_SDS1_RCVR_OBSERVE_EN_MASK 0x00000040
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS1_SDS1_RCVR_OBSERVE_EN_SHIFT 6
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS1_SDS1_RCVR_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS1_SDS0_TFEC_OBSERVE_EN [05:05] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS1_SDS0_TFEC_OBSERVE_EN_MASK 0x00000020
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS1_SDS0_TFEC_OBSERVE_EN_SHIFT 5
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS1_SDS0_TFEC_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS1_SDS0_RCVR_OBSERVE_EN [04:04] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS1_SDS0_RCVR_OBSERVE_EN_MASK 0x00000010
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS1_SDS0_RCVR_OBSERVE_EN_SHIFT 4
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS1_SDS0_RCVR_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS0_SDS1_TFEC_OBSERVE_EN [03:03] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS0_SDS1_TFEC_OBSERVE_EN_MASK 0x00000008
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS0_SDS1_TFEC_OBSERVE_EN_SHIFT 3
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS0_SDS1_TFEC_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS0_SDS1_RCVR_OBSERVE_EN [02:02] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS0_SDS1_RCVR_OBSERVE_EN_MASK 0x00000004
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS0_SDS1_RCVR_OBSERVE_EN_SHIFT 2
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS0_SDS1_RCVR_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS0_SDS0_TFEC_OBSERVE_EN [01:01] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS0_SDS0_TFEC_OBSERVE_EN_MASK 0x00000002
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS0_SDS0_TFEC_OBSERVE_EN_SHIFT 1
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS0_SDS0_TFEC_OBSERVE_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL2 :: DUALSDS0_SDS0_RCVR_OBSERVE_EN [00:00] */
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS0_SDS0_RCVR_OBSERVE_EN_MASK 0x00000001
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS0_SDS0_RCVR_OBSERVE_EN_SHIFT 0
#define BCHP_TM_CLK_OBSERVATION_CTRL2_DUALSDS0_SDS0_RCVR_OBSERVE_EN_DEFAULT 0x00000000

/***************************************************************************
 *CLK_OBSERVATION_CTRL3 - Clock Observation Control Register 3
 ***************************************************************************/
/* TM :: CLK_OBSERVATION_CTRL3 :: RSVD_1 [31:16] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_RSVD_1_MASK                  0xffff0000
#define BCHP_TM_CLK_OBSERVATION_CTRL3_RSVD_1_SHIFT                 16
#define BCHP_TM_CLK_OBSERVATION_CTRL3_RSVD_1_DEFAULT               0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: AFEC7_OBSERVE_DIV_EN [15:15] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AFEC7_OBSERVE_DIV_EN_MASK    0x00008000
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AFEC7_OBSERVE_DIV_EN_SHIFT   15
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AFEC7_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: AFEC6_OBSERVE_DIV_EN [14:14] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AFEC6_OBSERVE_DIV_EN_MASK    0x00004000
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AFEC6_OBSERVE_DIV_EN_SHIFT   14
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AFEC6_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: AFEC5_OBSERVE_DIV_EN [13:13] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AFEC5_OBSERVE_DIV_EN_MASK    0x00002000
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AFEC5_OBSERVE_DIV_EN_SHIFT   13
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AFEC5_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: AFEC4_OBSERVE_DIV_EN [12:12] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AFEC4_OBSERVE_DIV_EN_MASK    0x00001000
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AFEC4_OBSERVE_DIV_EN_SHIFT   12
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AFEC4_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: AFEC3_OBSERVE_DIV_EN [11:11] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AFEC3_OBSERVE_DIV_EN_MASK    0x00000800
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AFEC3_OBSERVE_DIV_EN_SHIFT   11
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AFEC3_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: AFEC2_OBSERVE_DIV_EN [10:10] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AFEC2_OBSERVE_DIV_EN_MASK    0x00000400
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AFEC2_OBSERVE_DIV_EN_SHIFT   10
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AFEC2_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: AFEC1_OBSERVE_DIV_EN [09:09] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AFEC1_OBSERVE_DIV_EN_MASK    0x00000200
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AFEC1_OBSERVE_DIV_EN_SHIFT   9
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AFEC1_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: AFEC0_OBSERVE_DIV_EN [08:08] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AFEC0_OBSERVE_DIV_EN_MASK    0x00000100
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AFEC0_OBSERVE_DIV_EN_SHIFT   8
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AFEC0_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: AVS_OBSERVE_DIV_EN [07:07] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AVS_OBSERVE_DIV_EN_MASK      0x00000080
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AVS_OBSERVE_DIV_EN_SHIFT     7
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AVS_OBSERVE_DIV_EN_DEFAULT   0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: FSK_OBSERVE_DIV_EN [06:06] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_FSK_OBSERVE_DIV_EN_MASK      0x00000040
#define BCHP_TM_CLK_OBSERVATION_CTRL3_FSK_OBSERVE_DIV_EN_SHIFT     6
#define BCHP_TM_CLK_OBSERVATION_CTRL3_FSK_OBSERVE_DIV_EN_DEFAULT   0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: CHAN1_OBSERVE_DIV_EN [05:05] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_CHAN1_OBSERVE_DIV_EN_MASK    0x00000020
#define BCHP_TM_CLK_OBSERVATION_CTRL3_CHAN1_OBSERVE_DIV_EN_SHIFT   5
#define BCHP_TM_CLK_OBSERVATION_CTRL3_CHAN1_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: CHAN0_OBSERVE_DIV_EN [04:04] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_CHAN0_OBSERVE_DIV_EN_MASK    0x00000010
#define BCHP_TM_CLK_OBSERVATION_CTRL3_CHAN0_OBSERVE_DIV_EN_SHIFT   4
#define BCHP_TM_CLK_OBSERVATION_CTRL3_CHAN0_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: RSVD_0 [03:03] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_RSVD_0_MASK                  0x00000008
#define BCHP_TM_CLK_OBSERVATION_CTRL3_RSVD_0_SHIFT                 3
#define BCHP_TM_CLK_OBSERVATION_CTRL3_RSVD_0_DEFAULT               0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: AIF_MDAC_OBSERVE_DIV_EN [02:02] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF_MDAC_OBSERVE_DIV_EN_MASK 0x00000004
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF_MDAC_OBSERVE_DIV_EN_SHIFT 2
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF_MDAC_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: AIF1_OBSERVE_DIV_EN [01:01] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF1_OBSERVE_DIV_EN_MASK     0x00000002
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF1_OBSERVE_DIV_EN_SHIFT    1
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF1_OBSERVE_DIV_EN_DEFAULT  0x00000000

/* TM :: CLK_OBSERVATION_CTRL3 :: AIF0_OBSERVE_DIV_EN [00:00] */
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF0_OBSERVE_DIV_EN_MASK     0x00000001
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF0_OBSERVE_DIV_EN_SHIFT    0
#define BCHP_TM_CLK_OBSERVATION_CTRL3_AIF0_OBSERVE_DIV_EN_DEFAULT  0x00000000

/***************************************************************************
 *CLK_OBSERVATION_CTRL4 - Clock Observation Control Register 4
 ***************************************************************************/
/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS7_SDS1_TFEC_OBSERVE_DIV_EN [31:31] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS7_SDS1_TFEC_OBSERVE_DIV_EN_MASK 0x80000000
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS7_SDS1_TFEC_OBSERVE_DIV_EN_SHIFT 31
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS7_SDS1_TFEC_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS7_SDS0_TFEC_OBSERVE_DIV_EN [30:30] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS7_SDS0_TFEC_OBSERVE_DIV_EN_MASK 0x40000000
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS7_SDS0_TFEC_OBSERVE_DIV_EN_SHIFT 30
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS7_SDS0_TFEC_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS6_SDS1_TFEC_OBSERVE_DIV_EN [29:29] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS6_SDS1_TFEC_OBSERVE_DIV_EN_MASK 0x20000000
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS6_SDS1_TFEC_OBSERVE_DIV_EN_SHIFT 29
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS6_SDS1_TFEC_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS6_SDS0_TFEC_OBSERVE_DIV_EN [28:28] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS6_SDS0_TFEC_OBSERVE_DIV_EN_MASK 0x10000000
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS6_SDS0_TFEC_OBSERVE_DIV_EN_SHIFT 28
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS6_SDS0_TFEC_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS5_SDS1_TFEC_OBSERVE_DIV_EN [27:27] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS5_SDS1_TFEC_OBSERVE_DIV_EN_MASK 0x08000000
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS5_SDS1_TFEC_OBSERVE_DIV_EN_SHIFT 27
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS5_SDS1_TFEC_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS5_SDS0_TFEC_OBSERVE_DIV_EN [26:26] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS5_SDS0_TFEC_OBSERVE_DIV_EN_MASK 0x04000000
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS5_SDS0_TFEC_OBSERVE_DIV_EN_SHIFT 26
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS5_SDS0_TFEC_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS4_SDS1_TFEC_OBSERVE_DIV_EN [25:25] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS4_SDS1_TFEC_OBSERVE_DIV_EN_MASK 0x02000000
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS4_SDS1_TFEC_OBSERVE_DIV_EN_SHIFT 25
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS4_SDS1_TFEC_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS4_SDS0_TFEC_OBSERVE_DIV_EN [24:24] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS4_SDS0_TFEC_OBSERVE_DIV_EN_MASK 0x01000000
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS4_SDS0_TFEC_OBSERVE_DIV_EN_SHIFT 24
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS4_SDS0_TFEC_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS3_SDS1_TFEC_OBSERVE_DIV_EN [23:23] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS3_SDS1_TFEC_OBSERVE_DIV_EN_MASK 0x00800000
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS3_SDS1_TFEC_OBSERVE_DIV_EN_SHIFT 23
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS3_SDS1_TFEC_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS3_SDS0_TFEC_OBSERVE_DIV_EN [22:22] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS3_SDS0_TFEC_OBSERVE_DIV_EN_MASK 0x00400000
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS3_SDS0_TFEC_OBSERVE_DIV_EN_SHIFT 22
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS3_SDS0_TFEC_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS2_SDS1_TFEC_OBSERVE_DIV_EN [21:21] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS2_SDS1_TFEC_OBSERVE_DIV_EN_MASK 0x00200000
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS2_SDS1_TFEC_OBSERVE_DIV_EN_SHIFT 21
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS2_SDS1_TFEC_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS2_SDS0_TFEC_OBSERVE_DIV_EN [20:20] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS2_SDS0_TFEC_OBSERVE_DIV_EN_MASK 0x00100000
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS2_SDS0_TFEC_OBSERVE_DIV_EN_SHIFT 20
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS2_SDS0_TFEC_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS1_SDS1_TFEC_OBSERVE_DIV_EN [19:19] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS1_SDS1_TFEC_OBSERVE_DIV_EN_MASK 0x00080000
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS1_SDS1_TFEC_OBSERVE_DIV_EN_SHIFT 19
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS1_SDS1_TFEC_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS1_SDS0_TFEC_OBSERVE_DIV_EN [18:18] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS1_SDS0_TFEC_OBSERVE_DIV_EN_MASK 0x00040000
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS1_SDS0_TFEC_OBSERVE_DIV_EN_SHIFT 18
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS1_SDS0_TFEC_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS0_SDS1_TFEC_OBSERVE_DIV_EN [17:17] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS0_SDS1_TFEC_OBSERVE_DIV_EN_MASK 0x00020000
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS0_SDS1_TFEC_OBSERVE_DIV_EN_SHIFT 17
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS0_SDS1_TFEC_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS0_SDS0_TFEC_OBSERVE_DIV_EN [16:16] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS0_SDS0_TFEC_OBSERVE_DIV_EN_MASK 0x00010000
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS0_SDS0_TFEC_OBSERVE_DIV_EN_SHIFT 16
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS0_SDS0_TFEC_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS7_SDS1_RCVR_OBSERVE_DIV_EN [15:15] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS7_SDS1_RCVR_OBSERVE_DIV_EN_MASK 0x00008000
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS7_SDS1_RCVR_OBSERVE_DIV_EN_SHIFT 15
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS7_SDS1_RCVR_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS7_SDS0_RCVR_OBSERVE_DIV_EN [14:14] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS7_SDS0_RCVR_OBSERVE_DIV_EN_MASK 0x00004000
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS7_SDS0_RCVR_OBSERVE_DIV_EN_SHIFT 14
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS7_SDS0_RCVR_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS6_SDS1_RCVR_OBSERVE_DIV_EN [13:13] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS6_SDS1_RCVR_OBSERVE_DIV_EN_MASK 0x00002000
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS6_SDS1_RCVR_OBSERVE_DIV_EN_SHIFT 13
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS6_SDS1_RCVR_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS6_SDS0_RCVR_OBSERVE_DIV_EN [12:12] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS6_SDS0_RCVR_OBSERVE_DIV_EN_MASK 0x00001000
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS6_SDS0_RCVR_OBSERVE_DIV_EN_SHIFT 12
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS6_SDS0_RCVR_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS5_SDS1_RCVR_OBSERVE_DIV_EN [11:11] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS5_SDS1_RCVR_OBSERVE_DIV_EN_MASK 0x00000800
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS5_SDS1_RCVR_OBSERVE_DIV_EN_SHIFT 11
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS5_SDS1_RCVR_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS5_SDS0_RCVR_OBSERVE_DIV_EN [10:10] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS5_SDS0_RCVR_OBSERVE_DIV_EN_MASK 0x00000400
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS5_SDS0_RCVR_OBSERVE_DIV_EN_SHIFT 10
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS5_SDS0_RCVR_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS4_SDS1_RCVR_OBSERVE_DIV_EN [09:09] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS4_SDS1_RCVR_OBSERVE_DIV_EN_MASK 0x00000200
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS4_SDS1_RCVR_OBSERVE_DIV_EN_SHIFT 9
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS4_SDS1_RCVR_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS4_SDS0_RCVR_OBSERVE_DIV_EN [08:08] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS4_SDS0_RCVR_OBSERVE_DIV_EN_MASK 0x00000100
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS4_SDS0_RCVR_OBSERVE_DIV_EN_SHIFT 8
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS4_SDS0_RCVR_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS3_SDS1_RCVR_OBSERVE_DIV_EN [07:07] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS3_SDS1_RCVR_OBSERVE_DIV_EN_MASK 0x00000080
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS3_SDS1_RCVR_OBSERVE_DIV_EN_SHIFT 7
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS3_SDS1_RCVR_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS3_SDS0_RCVR_OBSERVE_DIV_EN [06:06] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS3_SDS0_RCVR_OBSERVE_DIV_EN_MASK 0x00000040
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS3_SDS0_RCVR_OBSERVE_DIV_EN_SHIFT 6
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS3_SDS0_RCVR_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS2_SDS1_RCVR_OBSERVE_DIV_EN [05:05] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS2_SDS1_RCVR_OBSERVE_DIV_EN_MASK 0x00000020
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS2_SDS1_RCVR_OBSERVE_DIV_EN_SHIFT 5
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS2_SDS1_RCVR_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS2_SDS0_RCVR_OBSERVE_DIV_EN [04:04] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS2_SDS0_RCVR_OBSERVE_DIV_EN_MASK 0x00000010
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS2_SDS0_RCVR_OBSERVE_DIV_EN_SHIFT 4
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS2_SDS0_RCVR_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS1_SDS1_RCVR_OBSERVE_DIV_EN [03:03] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS1_SDS1_RCVR_OBSERVE_DIV_EN_MASK 0x00000008
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS1_SDS1_RCVR_OBSERVE_DIV_EN_SHIFT 3
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS1_SDS1_RCVR_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS1_SDS0_RCVR_OBSERVE_DIV_EN [02:02] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS1_SDS0_RCVR_OBSERVE_DIV_EN_MASK 0x00000004
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS1_SDS0_RCVR_OBSERVE_DIV_EN_SHIFT 2
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS1_SDS0_RCVR_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS0_SDS1_RCVR_OBSERVE_DIV_EN [01:01] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS0_SDS1_RCVR_OBSERVE_DIV_EN_MASK 0x00000002
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS0_SDS1_RCVR_OBSERVE_DIV_EN_SHIFT 1
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS0_SDS1_RCVR_OBSERVE_DIV_EN_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL4 :: DUALSDS0_SDS0_RCVR_OBSERVE_DIV_EN [00:00] */
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS0_SDS0_RCVR_OBSERVE_DIV_EN_MASK 0x00000001
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS0_SDS0_RCVR_OBSERVE_DIV_EN_SHIFT 0
#define BCHP_TM_CLK_OBSERVATION_CTRL4_DUALSDS0_SDS0_RCVR_OBSERVE_DIV_EN_DEFAULT 0x00000000

/***************************************************************************
 *CLK_OBSERVATION_CTRL5 - Clock Observation Control Register 5
 ***************************************************************************/
/* TM :: CLK_OBSERVATION_CTRL5 :: AVS_OBSERVE_MUX_CTR [31:28] */
#define BCHP_TM_CLK_OBSERVATION_CTRL5_AVS_OBSERVE_MUX_CTR_MASK     0xf0000000
#define BCHP_TM_CLK_OBSERVATION_CTRL5_AVS_OBSERVE_MUX_CTR_SHIFT    28
#define BCHP_TM_CLK_OBSERVATION_CTRL5_AVS_OBSERVE_MUX_CTR_DEFAULT  0x00000000

/* TM :: CLK_OBSERVATION_CTRL5 :: FSK_OBSERVE_MUX_CTR [27:24] */
#define BCHP_TM_CLK_OBSERVATION_CTRL5_FSK_OBSERVE_MUX_CTR_MASK     0x0f000000
#define BCHP_TM_CLK_OBSERVATION_CTRL5_FSK_OBSERVE_MUX_CTR_SHIFT    24
#define BCHP_TM_CLK_OBSERVATION_CTRL5_FSK_OBSERVE_MUX_CTR_DEFAULT  0x00000000

/* TM :: CLK_OBSERVATION_CTRL5 :: CHAN1_OBSERVE_MUX_CTRL [23:20] */
#define BCHP_TM_CLK_OBSERVATION_CTRL5_CHAN1_OBSERVE_MUX_CTRL_MASK  0x00f00000
#define BCHP_TM_CLK_OBSERVATION_CTRL5_CHAN1_OBSERVE_MUX_CTRL_SHIFT 20
#define BCHP_TM_CLK_OBSERVATION_CTRL5_CHAN1_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL5 :: CHAN0_OBSERVE_MUX_CTRL [19:16] */
#define BCHP_TM_CLK_OBSERVATION_CTRL5_CHAN0_OBSERVE_MUX_CTRL_MASK  0x000f0000
#define BCHP_TM_CLK_OBSERVATION_CTRL5_CHAN0_OBSERVE_MUX_CTRL_SHIFT 16
#define BCHP_TM_CLK_OBSERVATION_CTRL5_CHAN0_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL5 :: RSVD [15:12] */
#define BCHP_TM_CLK_OBSERVATION_CTRL5_RSVD_MASK                    0x0000f000
#define BCHP_TM_CLK_OBSERVATION_CTRL5_RSVD_SHIFT                   12
#define BCHP_TM_CLK_OBSERVATION_CTRL5_RSVD_DEFAULT                 0x00000000

/* TM :: CLK_OBSERVATION_CTRL5 :: AIF_MDAC_OBSERVE_MUX_CTRL [11:08] */
#define BCHP_TM_CLK_OBSERVATION_CTRL5_AIF_MDAC_OBSERVE_MUX_CTRL_MASK 0x00000f00
#define BCHP_TM_CLK_OBSERVATION_CTRL5_AIF_MDAC_OBSERVE_MUX_CTRL_SHIFT 8
#define BCHP_TM_CLK_OBSERVATION_CTRL5_AIF_MDAC_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL5 :: AIF1_OBSERVE_MUX_CTRL [07:04] */
#define BCHP_TM_CLK_OBSERVATION_CTRL5_AIF1_OBSERVE_MUX_CTRL_MASK   0x000000f0
#define BCHP_TM_CLK_OBSERVATION_CTRL5_AIF1_OBSERVE_MUX_CTRL_SHIFT  4
#define BCHP_TM_CLK_OBSERVATION_CTRL5_AIF1_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL5 :: AIF0_OBSERVE_MUX_CTRL [03:00] */
#define BCHP_TM_CLK_OBSERVATION_CTRL5_AIF0_OBSERVE_MUX_CTRL_MASK   0x0000000f
#define BCHP_TM_CLK_OBSERVATION_CTRL5_AIF0_OBSERVE_MUX_CTRL_SHIFT  0
#define BCHP_TM_CLK_OBSERVATION_CTRL5_AIF0_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/***************************************************************************
 *CLK_OBSERVATION_CTRL6 - Clock Observation Control Register 6
 ***************************************************************************/
/* TM :: CLK_OBSERVATION_CTRL6 :: AFEC7_OBSERVE_MUX_CTRL [31:28] */
#define BCHP_TM_CLK_OBSERVATION_CTRL6_AFEC7_OBSERVE_MUX_CTRL_MASK  0xf0000000
#define BCHP_TM_CLK_OBSERVATION_CTRL6_AFEC7_OBSERVE_MUX_CTRL_SHIFT 28
#define BCHP_TM_CLK_OBSERVATION_CTRL6_AFEC7_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL6 :: AFEC6_OBSERVE_MUX_CTRL [27:24] */
#define BCHP_TM_CLK_OBSERVATION_CTRL6_AFEC6_OBSERVE_MUX_CTRL_MASK  0x0f000000
#define BCHP_TM_CLK_OBSERVATION_CTRL6_AFEC6_OBSERVE_MUX_CTRL_SHIFT 24
#define BCHP_TM_CLK_OBSERVATION_CTRL6_AFEC6_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL6 :: AFEC5_OBSERVE_MUX_CTRL [23:20] */
#define BCHP_TM_CLK_OBSERVATION_CTRL6_AFEC5_OBSERVE_MUX_CTRL_MASK  0x00f00000
#define BCHP_TM_CLK_OBSERVATION_CTRL6_AFEC5_OBSERVE_MUX_CTRL_SHIFT 20
#define BCHP_TM_CLK_OBSERVATION_CTRL6_AFEC5_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL6 :: AFEC4_OBSERVE_MUX_CTRL [19:16] */
#define BCHP_TM_CLK_OBSERVATION_CTRL6_AFEC4_OBSERVE_MUX_CTRL_MASK  0x000f0000
#define BCHP_TM_CLK_OBSERVATION_CTRL6_AFEC4_OBSERVE_MUX_CTRL_SHIFT 16
#define BCHP_TM_CLK_OBSERVATION_CTRL6_AFEC4_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL6 :: AFEC3_OBSERVE_MUX_CTRL [15:12] */
#define BCHP_TM_CLK_OBSERVATION_CTRL6_AFEC3_OBSERVE_MUX_CTRL_MASK  0x0000f000
#define BCHP_TM_CLK_OBSERVATION_CTRL6_AFEC3_OBSERVE_MUX_CTRL_SHIFT 12
#define BCHP_TM_CLK_OBSERVATION_CTRL6_AFEC3_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL6 :: AFEC2_OBSERVE_MUX_CTRL [11:08] */
#define BCHP_TM_CLK_OBSERVATION_CTRL6_AFEC2_OBSERVE_MUX_CTRL_MASK  0x00000f00
#define BCHP_TM_CLK_OBSERVATION_CTRL6_AFEC2_OBSERVE_MUX_CTRL_SHIFT 8
#define BCHP_TM_CLK_OBSERVATION_CTRL6_AFEC2_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL6 :: AFEC1_OBSERVE_MUX_CTRL [07:04] */
#define BCHP_TM_CLK_OBSERVATION_CTRL6_AFEC1_OBSERVE_MUX_CTRL_MASK  0x000000f0
#define BCHP_TM_CLK_OBSERVATION_CTRL6_AFEC1_OBSERVE_MUX_CTRL_SHIFT 4
#define BCHP_TM_CLK_OBSERVATION_CTRL6_AFEC1_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL6 :: AFEC0_OBSERVE_MUX_CTRL [03:00] */
#define BCHP_TM_CLK_OBSERVATION_CTRL6_AFEC0_OBSERVE_MUX_CTRL_MASK  0x0000000f
#define BCHP_TM_CLK_OBSERVATION_CTRL6_AFEC0_OBSERVE_MUX_CTRL_SHIFT 0
#define BCHP_TM_CLK_OBSERVATION_CTRL6_AFEC0_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/***************************************************************************
 *CLK_OBSERVATION_CTRL7 - Clock Observation Control Register 7
 ***************************************************************************/
/* TM :: CLK_OBSERVATION_CTRL7 :: DUALSDS3_SDS1_RCVR_OBSERVE_MUX_CTRL [31:28] */
#define BCHP_TM_CLK_OBSERVATION_CTRL7_DUALSDS3_SDS1_RCVR_OBSERVE_MUX_CTRL_MASK 0xf0000000
#define BCHP_TM_CLK_OBSERVATION_CTRL7_DUALSDS3_SDS1_RCVR_OBSERVE_MUX_CTRL_SHIFT 28
#define BCHP_TM_CLK_OBSERVATION_CTRL7_DUALSDS3_SDS1_RCVR_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL7 :: DUALSDS3_SDS0_RCVR_OBSERVE_MUX_CTRL [27:24] */
#define BCHP_TM_CLK_OBSERVATION_CTRL7_DUALSDS3_SDS0_RCVR_OBSERVE_MUX_CTRL_MASK 0x0f000000
#define BCHP_TM_CLK_OBSERVATION_CTRL7_DUALSDS3_SDS0_RCVR_OBSERVE_MUX_CTRL_SHIFT 24
#define BCHP_TM_CLK_OBSERVATION_CTRL7_DUALSDS3_SDS0_RCVR_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL7 :: DUALSDS2_SDS1_RCVR_OBSERVE_MUX_CTRL [23:20] */
#define BCHP_TM_CLK_OBSERVATION_CTRL7_DUALSDS2_SDS1_RCVR_OBSERVE_MUX_CTRL_MASK 0x00f00000
#define BCHP_TM_CLK_OBSERVATION_CTRL7_DUALSDS2_SDS1_RCVR_OBSERVE_MUX_CTRL_SHIFT 20
#define BCHP_TM_CLK_OBSERVATION_CTRL7_DUALSDS2_SDS1_RCVR_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL7 :: DUALSDS2_SDS0_RCVR_OBSERVE_MUX_CTRL [19:16] */
#define BCHP_TM_CLK_OBSERVATION_CTRL7_DUALSDS2_SDS0_RCVR_OBSERVE_MUX_CTRL_MASK 0x000f0000
#define BCHP_TM_CLK_OBSERVATION_CTRL7_DUALSDS2_SDS0_RCVR_OBSERVE_MUX_CTRL_SHIFT 16
#define BCHP_TM_CLK_OBSERVATION_CTRL7_DUALSDS2_SDS0_RCVR_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL7 :: DUALSDS1_SDS1_RCVR_OBSERVE_MUX_CTRL [15:12] */
#define BCHP_TM_CLK_OBSERVATION_CTRL7_DUALSDS1_SDS1_RCVR_OBSERVE_MUX_CTRL_MASK 0x0000f000
#define BCHP_TM_CLK_OBSERVATION_CTRL7_DUALSDS1_SDS1_RCVR_OBSERVE_MUX_CTRL_SHIFT 12
#define BCHP_TM_CLK_OBSERVATION_CTRL7_DUALSDS1_SDS1_RCVR_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL7 :: DUALSDS1_SDS0_RCVR_OBSERVE_MUX_CTRL [11:08] */
#define BCHP_TM_CLK_OBSERVATION_CTRL7_DUALSDS1_SDS0_RCVR_OBSERVE_MUX_CTRL_MASK 0x00000f00
#define BCHP_TM_CLK_OBSERVATION_CTRL7_DUALSDS1_SDS0_RCVR_OBSERVE_MUX_CTRL_SHIFT 8
#define BCHP_TM_CLK_OBSERVATION_CTRL7_DUALSDS1_SDS0_RCVR_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL7 :: DUALSDS0_SDS1_RCVR_OBSERVE_MUX_CTRL [07:04] */
#define BCHP_TM_CLK_OBSERVATION_CTRL7_DUALSDS0_SDS1_RCVR_OBSERVE_MUX_CTRL_MASK 0x000000f0
#define BCHP_TM_CLK_OBSERVATION_CTRL7_DUALSDS0_SDS1_RCVR_OBSERVE_MUX_CTRL_SHIFT 4
#define BCHP_TM_CLK_OBSERVATION_CTRL7_DUALSDS0_SDS1_RCVR_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL7 :: DUALSDS0_SDS0_RCVR_OBSERVE_MUX_CTRL [03:00] */
#define BCHP_TM_CLK_OBSERVATION_CTRL7_DUALSDS0_SDS0_RCVR_OBSERVE_MUX_CTRL_MASK 0x0000000f
#define BCHP_TM_CLK_OBSERVATION_CTRL7_DUALSDS0_SDS0_RCVR_OBSERVE_MUX_CTRL_SHIFT 0
#define BCHP_TM_CLK_OBSERVATION_CTRL7_DUALSDS0_SDS0_RCVR_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/***************************************************************************
 *CLK_OBSERVATION_CTRL8 - Clock Observation Control Register 8
 ***************************************************************************/
/* TM :: CLK_OBSERVATION_CTRL8 :: DUALSDS7_SDS1_RCVR_OBSERVE_MUX_CTRL [31:28] */
#define BCHP_TM_CLK_OBSERVATION_CTRL8_DUALSDS7_SDS1_RCVR_OBSERVE_MUX_CTRL_MASK 0xf0000000
#define BCHP_TM_CLK_OBSERVATION_CTRL8_DUALSDS7_SDS1_RCVR_OBSERVE_MUX_CTRL_SHIFT 28
#define BCHP_TM_CLK_OBSERVATION_CTRL8_DUALSDS7_SDS1_RCVR_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL8 :: DUALSDS7_SDS0_RCVR_OBSERVE_MUX_CTRL [27:24] */
#define BCHP_TM_CLK_OBSERVATION_CTRL8_DUALSDS7_SDS0_RCVR_OBSERVE_MUX_CTRL_MASK 0x0f000000
#define BCHP_TM_CLK_OBSERVATION_CTRL8_DUALSDS7_SDS0_RCVR_OBSERVE_MUX_CTRL_SHIFT 24
#define BCHP_TM_CLK_OBSERVATION_CTRL8_DUALSDS7_SDS0_RCVR_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL8 :: DUALSDS6_SDS1_RCVR_OBSERVE_MUX_CTRL [23:20] */
#define BCHP_TM_CLK_OBSERVATION_CTRL8_DUALSDS6_SDS1_RCVR_OBSERVE_MUX_CTRL_MASK 0x00f00000
#define BCHP_TM_CLK_OBSERVATION_CTRL8_DUALSDS6_SDS1_RCVR_OBSERVE_MUX_CTRL_SHIFT 20
#define BCHP_TM_CLK_OBSERVATION_CTRL8_DUALSDS6_SDS1_RCVR_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL8 :: DUALSDS6_SDS0_RCVR_OBSERVE_MUX_CTRL [19:16] */
#define BCHP_TM_CLK_OBSERVATION_CTRL8_DUALSDS6_SDS0_RCVR_OBSERVE_MUX_CTRL_MASK 0x000f0000
#define BCHP_TM_CLK_OBSERVATION_CTRL8_DUALSDS6_SDS0_RCVR_OBSERVE_MUX_CTRL_SHIFT 16
#define BCHP_TM_CLK_OBSERVATION_CTRL8_DUALSDS6_SDS0_RCVR_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL8 :: DUALSDS5_SDS1_RCVR_OBSERVE_MUX_CTRL [15:12] */
#define BCHP_TM_CLK_OBSERVATION_CTRL8_DUALSDS5_SDS1_RCVR_OBSERVE_MUX_CTRL_MASK 0x0000f000
#define BCHP_TM_CLK_OBSERVATION_CTRL8_DUALSDS5_SDS1_RCVR_OBSERVE_MUX_CTRL_SHIFT 12
#define BCHP_TM_CLK_OBSERVATION_CTRL8_DUALSDS5_SDS1_RCVR_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL8 :: DUALSDS5_SDS0_RCVR_OBSERVE_MUX_CTRL [11:08] */
#define BCHP_TM_CLK_OBSERVATION_CTRL8_DUALSDS5_SDS0_RCVR_OBSERVE_MUX_CTRL_MASK 0x00000f00
#define BCHP_TM_CLK_OBSERVATION_CTRL8_DUALSDS5_SDS0_RCVR_OBSERVE_MUX_CTRL_SHIFT 8
#define BCHP_TM_CLK_OBSERVATION_CTRL8_DUALSDS5_SDS0_RCVR_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL8 :: DUALSDS4_SDS1_RCVR_OBSERVE_MUX_CTRL [07:04] */
#define BCHP_TM_CLK_OBSERVATION_CTRL8_DUALSDS4_SDS1_RCVR_OBSERVE_MUX_CTRL_MASK 0x000000f0
#define BCHP_TM_CLK_OBSERVATION_CTRL8_DUALSDS4_SDS1_RCVR_OBSERVE_MUX_CTRL_SHIFT 4
#define BCHP_TM_CLK_OBSERVATION_CTRL8_DUALSDS4_SDS1_RCVR_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL8 :: DUALSDS4_SDS0_RCVR_OBSERVE_MUX_CTRL [03:00] */
#define BCHP_TM_CLK_OBSERVATION_CTRL8_DUALSDS4_SDS0_RCVR_OBSERVE_MUX_CTRL_MASK 0x0000000f
#define BCHP_TM_CLK_OBSERVATION_CTRL8_DUALSDS4_SDS0_RCVR_OBSERVE_MUX_CTRL_SHIFT 0
#define BCHP_TM_CLK_OBSERVATION_CTRL8_DUALSDS4_SDS0_RCVR_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/***************************************************************************
 *CLK_OBSERVATION_CTRL9 - Clock Observation Control Register 9
 ***************************************************************************/
/* TM :: CLK_OBSERVATION_CTRL9 :: DUALSDS3_SDS1_TFEC_OBSERVE_MUX_CTRL [31:28] */
#define BCHP_TM_CLK_OBSERVATION_CTRL9_DUALSDS3_SDS1_TFEC_OBSERVE_MUX_CTRL_MASK 0xf0000000
#define BCHP_TM_CLK_OBSERVATION_CTRL9_DUALSDS3_SDS1_TFEC_OBSERVE_MUX_CTRL_SHIFT 28
#define BCHP_TM_CLK_OBSERVATION_CTRL9_DUALSDS3_SDS1_TFEC_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL9 :: DUALSDS3_SDS0_TFEC_OBSERVE_MUX_CTRL [27:24] */
#define BCHP_TM_CLK_OBSERVATION_CTRL9_DUALSDS3_SDS0_TFEC_OBSERVE_MUX_CTRL_MASK 0x0f000000
#define BCHP_TM_CLK_OBSERVATION_CTRL9_DUALSDS3_SDS0_TFEC_OBSERVE_MUX_CTRL_SHIFT 24
#define BCHP_TM_CLK_OBSERVATION_CTRL9_DUALSDS3_SDS0_TFEC_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL9 :: DUALSDS2_SDS1_TFEC_OBSERVE_MUX_CTRL [23:20] */
#define BCHP_TM_CLK_OBSERVATION_CTRL9_DUALSDS2_SDS1_TFEC_OBSERVE_MUX_CTRL_MASK 0x00f00000
#define BCHP_TM_CLK_OBSERVATION_CTRL9_DUALSDS2_SDS1_TFEC_OBSERVE_MUX_CTRL_SHIFT 20
#define BCHP_TM_CLK_OBSERVATION_CTRL9_DUALSDS2_SDS1_TFEC_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL9 :: DUALSDS2_SDS0_TFEC_OBSERVE_MUX_CTRL [19:16] */
#define BCHP_TM_CLK_OBSERVATION_CTRL9_DUALSDS2_SDS0_TFEC_OBSERVE_MUX_CTRL_MASK 0x000f0000
#define BCHP_TM_CLK_OBSERVATION_CTRL9_DUALSDS2_SDS0_TFEC_OBSERVE_MUX_CTRL_SHIFT 16
#define BCHP_TM_CLK_OBSERVATION_CTRL9_DUALSDS2_SDS0_TFEC_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL9 :: DUALSDS1_SDS1_TFEC_OBSERVE_MUX_CTRL [15:12] */
#define BCHP_TM_CLK_OBSERVATION_CTRL9_DUALSDS1_SDS1_TFEC_OBSERVE_MUX_CTRL_MASK 0x0000f000
#define BCHP_TM_CLK_OBSERVATION_CTRL9_DUALSDS1_SDS1_TFEC_OBSERVE_MUX_CTRL_SHIFT 12
#define BCHP_TM_CLK_OBSERVATION_CTRL9_DUALSDS1_SDS1_TFEC_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL9 :: DUALSDS1_SDS0_TFEC_OBSERVE_MUX_CTRL [11:08] */
#define BCHP_TM_CLK_OBSERVATION_CTRL9_DUALSDS1_SDS0_TFEC_OBSERVE_MUX_CTRL_MASK 0x00000f00
#define BCHP_TM_CLK_OBSERVATION_CTRL9_DUALSDS1_SDS0_TFEC_OBSERVE_MUX_CTRL_SHIFT 8
#define BCHP_TM_CLK_OBSERVATION_CTRL9_DUALSDS1_SDS0_TFEC_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL9 :: DUALSDS0_SDS1_TFEC_OBSERVE_MUX_CTRL [07:04] */
#define BCHP_TM_CLK_OBSERVATION_CTRL9_DUALSDS0_SDS1_TFEC_OBSERVE_MUX_CTRL_MASK 0x000000f0
#define BCHP_TM_CLK_OBSERVATION_CTRL9_DUALSDS0_SDS1_TFEC_OBSERVE_MUX_CTRL_SHIFT 4
#define BCHP_TM_CLK_OBSERVATION_CTRL9_DUALSDS0_SDS1_TFEC_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL9 :: DUALSDS0_SDS0_TFEC_OBSERVE_MUX_CTRL [03:00] */
#define BCHP_TM_CLK_OBSERVATION_CTRL9_DUALSDS0_SDS0_TFEC_OBSERVE_MUX_CTRL_MASK 0x0000000f
#define BCHP_TM_CLK_OBSERVATION_CTRL9_DUALSDS0_SDS0_TFEC_OBSERVE_MUX_CTRL_SHIFT 0
#define BCHP_TM_CLK_OBSERVATION_CTRL9_DUALSDS0_SDS0_TFEC_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/***************************************************************************
 *CLK_OBSERVATION_CTRL10 - Clock Observation Control Register 10
 ***************************************************************************/
/* TM :: CLK_OBSERVATION_CTRL10 :: DUALSDS7_SDS1_TFEC_OBSERVE_MUX_CTRL [31:28] */
#define BCHP_TM_CLK_OBSERVATION_CTRL10_DUALSDS7_SDS1_TFEC_OBSERVE_MUX_CTRL_MASK 0xf0000000
#define BCHP_TM_CLK_OBSERVATION_CTRL10_DUALSDS7_SDS1_TFEC_OBSERVE_MUX_CTRL_SHIFT 28
#define BCHP_TM_CLK_OBSERVATION_CTRL10_DUALSDS7_SDS1_TFEC_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL10 :: DUALSDS7_SDS0_TFEC_OBSERVE_MUX_CTRL [27:24] */
#define BCHP_TM_CLK_OBSERVATION_CTRL10_DUALSDS7_SDS0_TFEC_OBSERVE_MUX_CTRL_MASK 0x0f000000
#define BCHP_TM_CLK_OBSERVATION_CTRL10_DUALSDS7_SDS0_TFEC_OBSERVE_MUX_CTRL_SHIFT 24
#define BCHP_TM_CLK_OBSERVATION_CTRL10_DUALSDS7_SDS0_TFEC_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL10 :: DUALSDS6_SDS1_TFEC_OBSERVE_MUX_CTRL [23:20] */
#define BCHP_TM_CLK_OBSERVATION_CTRL10_DUALSDS6_SDS1_TFEC_OBSERVE_MUX_CTRL_MASK 0x00f00000
#define BCHP_TM_CLK_OBSERVATION_CTRL10_DUALSDS6_SDS1_TFEC_OBSERVE_MUX_CTRL_SHIFT 20
#define BCHP_TM_CLK_OBSERVATION_CTRL10_DUALSDS6_SDS1_TFEC_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL10 :: DUALSDS6_SDS0_TFEC_OBSERVE_MUX_CTRL [19:16] */
#define BCHP_TM_CLK_OBSERVATION_CTRL10_DUALSDS6_SDS0_TFEC_OBSERVE_MUX_CTRL_MASK 0x000f0000
#define BCHP_TM_CLK_OBSERVATION_CTRL10_DUALSDS6_SDS0_TFEC_OBSERVE_MUX_CTRL_SHIFT 16
#define BCHP_TM_CLK_OBSERVATION_CTRL10_DUALSDS6_SDS0_TFEC_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL10 :: DUALSDS5_SDS1_TFEC_OBSERVE_MUX_CTRL [15:12] */
#define BCHP_TM_CLK_OBSERVATION_CTRL10_DUALSDS5_SDS1_TFEC_OBSERVE_MUX_CTRL_MASK 0x0000f000
#define BCHP_TM_CLK_OBSERVATION_CTRL10_DUALSDS5_SDS1_TFEC_OBSERVE_MUX_CTRL_SHIFT 12
#define BCHP_TM_CLK_OBSERVATION_CTRL10_DUALSDS5_SDS1_TFEC_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL10 :: DUALSDS5_SDS0_TFEC_OBSERVE_MUX_CTRL [11:08] */
#define BCHP_TM_CLK_OBSERVATION_CTRL10_DUALSDS5_SDS0_TFEC_OBSERVE_MUX_CTRL_MASK 0x00000f00
#define BCHP_TM_CLK_OBSERVATION_CTRL10_DUALSDS5_SDS0_TFEC_OBSERVE_MUX_CTRL_SHIFT 8
#define BCHP_TM_CLK_OBSERVATION_CTRL10_DUALSDS5_SDS0_TFEC_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL10 :: DUALSDS4_SDS1_TFEC_OBSERVE_MUX_CTRL [07:04] */
#define BCHP_TM_CLK_OBSERVATION_CTRL10_DUALSDS4_SDS1_TFEC_OBSERVE_MUX_CTRL_MASK 0x000000f0
#define BCHP_TM_CLK_OBSERVATION_CTRL10_DUALSDS4_SDS1_TFEC_OBSERVE_MUX_CTRL_SHIFT 4
#define BCHP_TM_CLK_OBSERVATION_CTRL10_DUALSDS4_SDS1_TFEC_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/* TM :: CLK_OBSERVATION_CTRL10 :: DUALSDS4_SDS0_TFEC_OBSERVE_MUX_CTRL [03:00] */
#define BCHP_TM_CLK_OBSERVATION_CTRL10_DUALSDS4_SDS0_TFEC_OBSERVE_MUX_CTRL_MASK 0x0000000f
#define BCHP_TM_CLK_OBSERVATION_CTRL10_DUALSDS4_SDS0_TFEC_OBSERVE_MUX_CTRL_SHIFT 0
#define BCHP_TM_CLK_OBSERVATION_CTRL10_DUALSDS4_SDS0_TFEC_OBSERVE_MUX_CTRL_DEFAULT 0x00000000

/***************************************************************************
 *FSK_MISC_CTRL - FSK MISC Control Register
 ***************************************************************************/
/* TM :: FSK_MISC_CTRL :: RSVD [31:01] */
#define BCHP_TM_FSK_MISC_CTRL_RSVD_MASK                            0xfffffffe
#define BCHP_TM_FSK_MISC_CTRL_RSVD_SHIFT                           1
#define BCHP_TM_FSK_MISC_CTRL_RSVD_DEFAULT                         0x00000000

/* TM :: FSK_MISC_CTRL :: FSK_PROGRAMMING_DISABLE [00:00] */
#define BCHP_TM_FSK_MISC_CTRL_FSK_PROGRAMMING_DISABLE_MASK         0x00000001
#define BCHP_TM_FSK_MISC_CTRL_FSK_PROGRAMMING_DISABLE_SHIFT        0
#define BCHP_TM_FSK_MISC_CTRL_FSK_PROGRAMMING_DISABLE_DEFAULT      0x00000000

/***************************************************************************
 *ICID_DATA7 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA7 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA7_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA7_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA7_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA6 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA6 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA6_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA6_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA6_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA5 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA5 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA5_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA5_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA5_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA4 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA4 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA4_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA4_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA4_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA3 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA3 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA3_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA3_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA3_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA2 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA2 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA2_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA2_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA2_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA1 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA1 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA1_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA1_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA1_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_DATA0 - ICID Data Register
 ***************************************************************************/
/* TM :: ICID_DATA0 :: DATA [31:00] */
#define BCHP_TM_ICID_DATA0_DATA_MASK                               0xffffffff
#define BCHP_TM_ICID_DATA0_DATA_SHIFT                              0
#define BCHP_TM_ICID_DATA0_DATA_DEFAULT                            0x00000000

/***************************************************************************
 *ICID_READ - ICID Read Register
 ***************************************************************************/
/* TM :: ICID_READ :: RSVD [31:01] */
#define BCHP_TM_ICID_READ_RSVD_MASK                                0xfffffffe
#define BCHP_TM_ICID_READ_RSVD_SHIFT                               1
#define BCHP_TM_ICID_READ_RSVD_DEFAULT                             0x00000000

/* TM :: ICID_READ :: EN [00:00] */
#define BCHP_TM_ICID_READ_EN_MASK                                  0x00000001
#define BCHP_TM_ICID_READ_EN_SHIFT                                 0
#define BCHP_TM_ICID_READ_EN_DEFAULT                               0x00000000

/***************************************************************************
 *ICID_CLK_CTRL - ICID Clock Register
 ***************************************************************************/
/* TM :: ICID_CLK_CTRL :: RSVD [31:08] */
#define BCHP_TM_ICID_CLK_CTRL_RSVD_MASK                            0xffffff00
#define BCHP_TM_ICID_CLK_CTRL_RSVD_SHIFT                           8
#define BCHP_TM_ICID_CLK_CTRL_RSVD_DEFAULT                         0x00000000

/* TM :: ICID_CLK_CTRL :: DIV [07:00] */
#define BCHP_TM_ICID_CLK_CTRL_DIV_MASK                             0x000000ff
#define BCHP_TM_ICID_CLK_CTRL_DIV_SHIFT                            0
#define BCHP_TM_ICID_CLK_CTRL_DIV_DEFAULT                          0x00000064

/***************************************************************************
 *ICID_MISC_CTRL - ICID Miscellaneous Control Register
 ***************************************************************************/
/* TM :: ICID_MISC_CTRL :: RSVD_2 [31:08] */
#define BCHP_TM_ICID_MISC_CTRL_RSVD_2_MASK                         0xffffff00
#define BCHP_TM_ICID_MISC_CTRL_RSVD_2_SHIFT                        8
#define BCHP_TM_ICID_MISC_CTRL_RSVD_2_DEFAULT                      0x00000000

/* TM :: ICID_MISC_CTRL :: RSVD_1 [07:06] */
#define BCHP_TM_ICID_MISC_CTRL_RSVD_1_MASK                         0x000000c0
#define BCHP_TM_ICID_MISC_CTRL_RSVD_1_SHIFT                        6
#define BCHP_TM_ICID_MISC_CTRL_RSVD_1_DEFAULT                      0x00000000

/* TM :: ICID_MISC_CTRL :: NUM_DUMMY_BITS_INIT [05:05] */
#define BCHP_TM_ICID_MISC_CTRL_NUM_DUMMY_BITS_INIT_MASK            0x00000020
#define BCHP_TM_ICID_MISC_CTRL_NUM_DUMMY_BITS_INIT_SHIFT           5
#define BCHP_TM_ICID_MISC_CTRL_NUM_DUMMY_BITS_INIT_DEFAULT         0x00000001

/* TM :: ICID_MISC_CTRL :: NUM_DUMMY_BITS_DATA [04:04] */
#define BCHP_TM_ICID_MISC_CTRL_NUM_DUMMY_BITS_DATA_MASK            0x00000010
#define BCHP_TM_ICID_MISC_CTRL_NUM_DUMMY_BITS_DATA_SHIFT           4
#define BCHP_TM_ICID_MISC_CTRL_NUM_DUMMY_BITS_DATA_DEFAULT         0x00000001

/* TM :: ICID_MISC_CTRL :: RSVD_0 [03:03] */
#define BCHP_TM_ICID_MISC_CTRL_RSVD_0_MASK                         0x00000008
#define BCHP_TM_ICID_MISC_CTRL_RSVD_0_SHIFT                        3
#define BCHP_TM_ICID_MISC_CTRL_RSVD_0_DEFAULT                      0x00000000

/* TM :: ICID_MISC_CTRL :: DIS_SELF_CLR_READ_EN [02:02] */
#define BCHP_TM_ICID_MISC_CTRL_DIS_SELF_CLR_READ_EN_MASK           0x00000004
#define BCHP_TM_ICID_MISC_CTRL_DIS_SELF_CLR_READ_EN_SHIFT          2
#define BCHP_TM_ICID_MISC_CTRL_DIS_SELF_CLR_READ_EN_DEFAULT        0x00000000

/* TM :: ICID_MISC_CTRL :: TP_EN [01:01] */
#define BCHP_TM_ICID_MISC_CTRL_TP_EN_MASK                          0x00000002
#define BCHP_TM_ICID_MISC_CTRL_TP_EN_SHIFT                         1
#define BCHP_TM_ICID_MISC_CTRL_TP_EN_DEFAULT                       0x00000000

/* TM :: ICID_MISC_CTRL :: SW_EN [00:00] */
#define BCHP_TM_ICID_MISC_CTRL_SW_EN_MASK                          0x00000001
#define BCHP_TM_ICID_MISC_CTRL_SW_EN_SHIFT                         0
#define BCHP_TM_ICID_MISC_CTRL_SW_EN_DEFAULT                       0x00000000

/***************************************************************************
 *SPARE_REG0 - Spare Register 0
 ***************************************************************************/
/* TM :: SPARE_REG0 :: RSVD [31:00] */
#define BCHP_TM_SPARE_REG0_RSVD_MASK                               0xffffffff
#define BCHP_TM_SPARE_REG0_RSVD_SHIFT                              0
#define BCHP_TM_SPARE_REG0_RSVD_DEFAULT                            0xffff0000

/***************************************************************************
 *ANA_XTAL_CONTROL - Xtal Control
 ***************************************************************************/
/* TM :: ANA_XTAL_CONTROL :: reserved0 [31:12] */
#define BCHP_TM_ANA_XTAL_CONTROL_reserved0_MASK                    0xfffff000
#define BCHP_TM_ANA_XTAL_CONTROL_reserved0_SHIFT                   12

/* TM :: ANA_XTAL_CONTROL :: osc_ldo_ctrl [11:08] */
#define BCHP_TM_ANA_XTAL_CONTROL_osc_ldo_ctrl_MASK                 0x00000f00
#define BCHP_TM_ANA_XTAL_CONTROL_osc_ldo_ctrl_SHIFT                8
#define BCHP_TM_ANA_XTAL_CONTROL_osc_ldo_ctrl_DEFAULT              0x00000005

/* TM :: ANA_XTAL_CONTROL :: osc_select_current_gisb_control [07:07] */
#define BCHP_TM_ANA_XTAL_CONTROL_osc_select_current_gisb_control_MASK 0x00000080
#define BCHP_TM_ANA_XTAL_CONTROL_osc_select_current_gisb_control_SHIFT 7
#define BCHP_TM_ANA_XTAL_CONTROL_osc_select_current_gisb_control_DEFAULT 0x00000000

/* TM :: ANA_XTAL_CONTROL :: osc_cml_sel_pd [06:03] */
#define BCHP_TM_ANA_XTAL_CONTROL_osc_cml_sel_pd_MASK               0x00000078
#define BCHP_TM_ANA_XTAL_CONTROL_osc_cml_sel_pd_SHIFT              3
#define BCHP_TM_ANA_XTAL_CONTROL_osc_cml_sel_pd_DEFAULT            0x00000000

/* TM :: ANA_XTAL_CONTROL :: osc_d2cbias_gisb_control [02:00] */
#define BCHP_TM_ANA_XTAL_CONTROL_osc_d2cbias_gisb_control_MASK     0x00000007
#define BCHP_TM_ANA_XTAL_CONTROL_osc_d2cbias_gisb_control_SHIFT    0
#define BCHP_TM_ANA_XTAL_CONTROL_osc_d2cbias_gisb_control_DEFAULT  0x00000004

/***************************************************************************
 *ANA_XTAL_EXT_CML_CONTROL - Xtal External CML control
 ***************************************************************************/
/* TM :: ANA_XTAL_EXT_CML_CONTROL :: reserved0 [31:06] */
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_reserved0_MASK            0xffffffc0
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_reserved0_SHIFT           6

/* TM :: ANA_XTAL_EXT_CML_CONTROL :: osc_PMSM_S3_pd_buffer [05:05] */
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_PMSM_S3_pd_buffer_MASK 0x00000020
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_PMSM_S3_pd_buffer_SHIFT 5
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_PMSM_S3_pd_buffer_DEFAULT 0x00000000

/* TM :: ANA_XTAL_EXT_CML_CONTROL :: osc_override_strap [04:04] */
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_override_strap_MASK   0x00000010
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_override_strap_SHIFT  4
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_override_strap_DEFAULT 0x00000000

/* TM :: ANA_XTAL_EXT_CML_CONTROL :: osc_pd_buffer [03:03] */
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_pd_buffer_MASK        0x00000008
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_pd_buffer_SHIFT       3
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_pd_buffer_DEFAULT     0x00000000

/* TM :: ANA_XTAL_EXT_CML_CONTROL :: osc_div2_sel [02:02] */
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_div2_sel_MASK         0x00000004
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_div2_sel_SHIFT        2
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_div2_sel_DEFAULT      0x00000000

/* TM :: ANA_XTAL_EXT_CML_CONTROL :: osc_current [01:00] */
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_current_MASK          0x00000003
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_current_SHIFT         0
#define BCHP_TM_ANA_XTAL_EXT_CML_CONTROL_osc_current_DEFAULT       0x00000001

/***************************************************************************
 *PLL4_SYS_PLL_BG_PWRON - Bandgap Power on
 ***************************************************************************/
/* TM :: PLL4_SYS_PLL_BG_PWRON :: reserved0 [31:01] */
#define BCHP_TM_PLL4_SYS_PLL_BG_PWRON_reserved0_MASK               0xfffffffe
#define BCHP_TM_PLL4_SYS_PLL_BG_PWRON_reserved0_SHIFT              1

/* TM :: PLL4_SYS_PLL_BG_PWRON :: BG_PWRON_PLL [00:00] */
#define BCHP_TM_PLL4_SYS_PLL_BG_PWRON_BG_PWRON_PLL_MASK            0x00000001
#define BCHP_TM_PLL4_SYS_PLL_BG_PWRON_BG_PWRON_PLL_SHIFT           0
#define BCHP_TM_PLL4_SYS_PLL_BG_PWRON_BG_PWRON_PLL_DEFAULT         0x00000001

/***************************************************************************
 *PLL4_SYS_PLL_CHANNEL_CTRL_CH_0 - PLL CHANNEL control CH 0
 ***************************************************************************/
/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_0 :: reserved0 [31:12] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_reserved0_MASK      0xfffff000
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_reserved0_SHIFT     12

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_0 :: BYP_EN_CH0 [11:11] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_BYP_EN_CH0_MASK     0x00000800
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_BYP_EN_CH0_SHIFT    11
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_BYP_EN_CH0_DEFAULT  0x00000000

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_0 :: POST_DIVIDER_HOLD_CH0 [10:10] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK 0x00000400
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_SHIFT 10
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_DEFAULT 0x00000000

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_0 :: MDEL_CH0 [09:09] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_MDEL_CH0_MASK       0x00000200
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_MDEL_CH0_SHIFT      9
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_MDEL_CH0_DEFAULT    0x00000000

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_0 :: MDIV_CH0 [08:01] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_MASK       0x000001fe
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_SHIFT      1
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_DEFAULT    0x00000014

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_0 :: CLOCK_DIS_CH0 [00:00] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK  0x00000001
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_SHIFT 0
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_DEFAULT 0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_CHANNEL_CTRL_CH_1 - PLL CHANNEL control CH 1
 ***************************************************************************/
/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_1 :: reserved0 [31:12] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_reserved0_MASK      0xfffff000
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_reserved0_SHIFT     12

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_1 :: BYP_EN_CH1 [11:11] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_BYP_EN_CH1_MASK     0x00000800
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_BYP_EN_CH1_SHIFT    11
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_BYP_EN_CH1_DEFAULT  0x00000000

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_1 :: POST_DIVIDER_HOLD_CH1 [10:10] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK 0x00000400
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_SHIFT 10
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_DEFAULT 0x00000000

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_1 :: MDEL_CH1 [09:09] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_MDEL_CH1_MASK       0x00000200
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_MDEL_CH1_SHIFT      9
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_MDEL_CH1_DEFAULT    0x00000000

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_1 :: MDIV_CH1 [08:01] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_MASK       0x000001fe
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_SHIFT      1
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_DEFAULT    0x00000028

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_1 :: CLOCK_DIS_CH1 [00:00] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK  0x00000001
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_SHIFT 0
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_DEFAULT 0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_CHANNEL_CTRL_CH_2 - PLL CHANNEL control CH 2
 ***************************************************************************/
/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_2 :: reserved0 [31:12] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_reserved0_MASK      0xfffff000
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_reserved0_SHIFT     12

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_2 :: BYP_EN_CH2 [11:11] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_BYP_EN_CH2_MASK     0x00000800
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_BYP_EN_CH2_SHIFT    11
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_BYP_EN_CH2_DEFAULT  0x00000000

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_2 :: POST_DIVIDER_HOLD_CH2 [10:10] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK 0x00000400
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_SHIFT 10
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_DEFAULT 0x00000000

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_2 :: MDEL_CH2 [09:09] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_MDEL_CH2_MASK       0x00000200
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_MDEL_CH2_SHIFT      9
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_MDEL_CH2_DEFAULT    0x00000000

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_2 :: MDIV_CH2 [08:01] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_MASK       0x000001fe
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_SHIFT      1
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_DEFAULT    0x0000000a

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_2 :: CLOCK_DIS_CH2 [00:00] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK  0x00000001
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_SHIFT 0
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_DEFAULT 0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_CHANNEL_CTRL_CH_3 - PLL CHANNEL control CH 3
 ***************************************************************************/
/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_3 :: reserved0 [31:12] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_reserved0_MASK      0xfffff000
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_reserved0_SHIFT     12

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_3 :: BYP_EN_CH3 [11:11] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_BYP_EN_CH3_MASK     0x00000800
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_BYP_EN_CH3_SHIFT    11
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_BYP_EN_CH3_DEFAULT  0x00000000

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_3 :: POST_DIVIDER_HOLD_CH3 [10:10] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_MASK 0x00000400
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_SHIFT 10
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_DEFAULT 0x00000000

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_3 :: MDEL_CH3 [09:09] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_MDEL_CH3_MASK       0x00000200
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_MDEL_CH3_SHIFT      9
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_MDEL_CH3_DEFAULT    0x00000000

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_3 :: MDIV_CH3 [08:01] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_MASK       0x000001fe
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_SHIFT      1
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_DEFAULT    0x00000014

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_3 :: CLOCK_DIS_CH3 [00:00] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_MASK  0x00000001
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_SHIFT 0
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_DEFAULT 0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_CHANNEL_CTRL_CH_4 - PLL CHANNEL control CH 4
 ***************************************************************************/
/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_4 :: reserved0 [31:12] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_reserved0_MASK      0xfffff000
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_reserved0_SHIFT     12

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_4 :: BYP_EN_CH4 [11:11] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_BYP_EN_CH4_MASK     0x00000800
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_BYP_EN_CH4_SHIFT    11
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_BYP_EN_CH4_DEFAULT  0x00000000

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_4 :: POST_DIVIDER_HOLD_CH4 [10:10] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_MASK 0x00000400
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_SHIFT 10
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_DEFAULT 0x00000000

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_4 :: MDEL_CH4 [09:09] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_MDEL_CH4_MASK       0x00000200
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_MDEL_CH4_SHIFT      9
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_MDEL_CH4_DEFAULT    0x00000000

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_4 :: MDIV_CH4 [08:01] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_MASK       0x000001fe
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_SHIFT      1
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_DEFAULT    0x00000005

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_4 :: CLOCK_DIS_CH4 [00:00] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_MASK  0x00000001
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_SHIFT 0
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_DEFAULT 0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_CHANNEL_CTRL_CH_5 - PLL CHANNEL control CH 5
 ***************************************************************************/
/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_5 :: reserved0 [31:12] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_reserved0_MASK      0xfffff000
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_reserved0_SHIFT     12

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_5 :: BYP_EN_CH5 [11:11] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_BYP_EN_CH5_MASK     0x00000800
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_BYP_EN_CH5_SHIFT    11
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_BYP_EN_CH5_DEFAULT  0x00000000

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_5 :: POST_DIVIDER_HOLD_CH5 [10:10] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_MASK 0x00000400
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_SHIFT 10
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_DEFAULT 0x00000000

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_5 :: MDEL_CH5 [09:09] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_MDEL_CH5_MASK       0x00000200
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_MDEL_CH5_SHIFT      9
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_MDEL_CH5_DEFAULT    0x00000000

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_5 :: MDIV_CH5 [08:01] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_MASK       0x000001fe
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_SHIFT      1
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_DEFAULT    0x00000009

/* TM :: PLL4_SYS_PLL_CHANNEL_CTRL_CH_5 :: CLOCK_DIS_CH5 [00:00] */
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_MASK  0x00000001
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_SHIFT 0
#define BCHP_TM_PLL4_SYS_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_DEFAULT 0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* TM :: PLL4_SYS_PLL_DIV :: reserved0 [31:14] */
#define BCHP_TM_PLL4_SYS_PLL_DIV_reserved0_MASK                    0xffffc000
#define BCHP_TM_PLL4_SYS_PLL_DIV_reserved0_SHIFT                   14

/* TM :: PLL4_SYS_PLL_DIV :: PDIV [13:10] */
#define BCHP_TM_PLL4_SYS_PLL_DIV_PDIV_MASK                         0x00003c00
#define BCHP_TM_PLL4_SYS_PLL_DIV_PDIV_SHIFT                        10
#define BCHP_TM_PLL4_SYS_PLL_DIV_PDIV_DEFAULT                      0x00000001

/* TM :: PLL4_SYS_PLL_DIV :: NDIV_INT [09:00] */
#define BCHP_TM_PLL4_SYS_PLL_DIV_NDIV_INT_MASK                     0x000003ff
#define BCHP_TM_PLL4_SYS_PLL_DIV_NDIV_INT_SHIFT                    0
#define BCHP_TM_PLL4_SYS_PLL_DIV_NDIV_INT_DEFAULT                  0x00000028

/***************************************************************************
 *PLL4_SYS_PLL_NDIV_FRAC - Pre multiplier
 ***************************************************************************/
/* TM :: PLL4_SYS_PLL_NDIV_FRAC :: reserved0 [31:20] */
#define BCHP_TM_PLL4_SYS_PLL_NDIV_FRAC_reserved0_MASK              0xfff00000
#define BCHP_TM_PLL4_SYS_PLL_NDIV_FRAC_reserved0_SHIFT             20

/* TM :: PLL4_SYS_PLL_NDIV_FRAC :: NDIV_FRAC [19:00] */
#define BCHP_TM_PLL4_SYS_PLL_NDIV_FRAC_NDIV_FRAC_MASK              0x000fffff
#define BCHP_TM_PLL4_SYS_PLL_NDIV_FRAC_NDIV_FRAC_SHIFT             0
#define BCHP_TM_PLL4_SYS_PLL_NDIV_FRAC_NDIV_FRAC_DEFAULT           0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* TM :: PLL4_SYS_PLL_GAIN :: reserved0 [31:10] */
#define BCHP_TM_PLL4_SYS_PLL_GAIN_reserved0_MASK                   0xfffffc00
#define BCHP_TM_PLL4_SYS_PLL_GAIN_reserved0_SHIFT                  10

/* TM :: PLL4_SYS_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_TM_PLL4_SYS_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_TM_PLL4_SYS_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6
#define BCHP_TM_PLL4_SYS_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_DEFAULT 0x00000008

/* TM :: PLL4_SYS_PLL_GAIN :: LOOP_GAIN_IN_FREQ [05:03] */
#define BCHP_TM_PLL4_SYS_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK           0x00000038
#define BCHP_TM_PLL4_SYS_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT          3
#define BCHP_TM_PLL4_SYS_PLL_GAIN_LOOP_GAIN_IN_FREQ_DEFAULT        0x00000000

/* TM :: PLL4_SYS_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [02:00] */
#define BCHP_TM_PLL4_SYS_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000007
#define BCHP_TM_PLL4_SYS_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 0
#define BCHP_TM_PLL4_SYS_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_DEFAULT 0x00000004

/***************************************************************************
 *PLL4_SYS_PLL_HOLD_CH_ALL - Hold PLL all channels
 ***************************************************************************/
/* TM :: PLL4_SYS_PLL_HOLD_CH_ALL :: reserved0 [31:01] */
#define BCHP_TM_PLL4_SYS_PLL_HOLD_CH_ALL_reserved0_MASK            0xfffffffe
#define BCHP_TM_PLL4_SYS_PLL_HOLD_CH_ALL_reserved0_SHIFT           1

/* TM :: PLL4_SYS_PLL_HOLD_CH_ALL :: HOLD_CH_ALL [00:00] */
#define BCHP_TM_PLL4_SYS_PLL_HOLD_CH_ALL_HOLD_CH_ALL_MASK          0x00000001
#define BCHP_TM_PLL4_SYS_PLL_HOLD_CH_ALL_HOLD_CH_ALL_SHIFT         0
#define BCHP_TM_PLL4_SYS_PLL_HOLD_CH_ALL_HOLD_CH_ALL_DEFAULT       0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_LDO_CTRL - Ldo voltage control
 ***************************************************************************/
/* TM :: PLL4_SYS_PLL_LDO_CTRL :: reserved0 [31:16] */
#define BCHP_TM_PLL4_SYS_PLL_LDO_CTRL_reserved0_MASK               0xffff0000
#define BCHP_TM_PLL4_SYS_PLL_LDO_CTRL_reserved0_SHIFT              16

/* TM :: PLL4_SYS_PLL_LDO_CTRL :: LDO_CTRL [15:00] */
#define BCHP_TM_PLL4_SYS_PLL_LDO_CTRL_LDO_CTRL_MASK                0x0000ffff
#define BCHP_TM_PLL4_SYS_PLL_LDO_CTRL_LDO_CTRL_SHIFT               0
#define BCHP_TM_PLL4_SYS_PLL_LDO_CTRL_LDO_CTRL_DEFAULT             0x00005005

/***************************************************************************
 *PLL4_SYS_PLL_LDO_PWRON - LDO Power on
 ***************************************************************************/
/* TM :: PLL4_SYS_PLL_LDO_PWRON :: reserved0 [31:01] */
#define BCHP_TM_PLL4_SYS_PLL_LDO_PWRON_reserved0_MASK              0xfffffffe
#define BCHP_TM_PLL4_SYS_PLL_LDO_PWRON_reserved0_SHIFT             1

/* TM :: PLL4_SYS_PLL_LDO_PWRON :: LDO_PWRON_PLL [00:00] */
#define BCHP_TM_PLL4_SYS_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK          0x00000001
#define BCHP_TM_PLL4_SYS_PLL_LDO_PWRON_LDO_PWRON_PLL_SHIFT         0
#define BCHP_TM_PLL4_SYS_PLL_LDO_PWRON_LDO_PWRON_PLL_DEFAULT       0x00000001

/***************************************************************************
 *PLL4_SYS_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* TM :: PLL4_SYS_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_TM_PLL4_SYS_PLL_LOCK_STATUS_reserved0_MASK            0xfffffffc
#define BCHP_TM_PLL4_SYS_PLL_LOCK_STATUS_reserved0_SHIFT           2

/* TM :: PLL4_SYS_PLL_LOCK_STATUS :: LOCK_LOST [01:01] */
#define BCHP_TM_PLL4_SYS_PLL_LOCK_STATUS_LOCK_LOST_MASK            0x00000002
#define BCHP_TM_PLL4_SYS_PLL_LOCK_STATUS_LOCK_LOST_SHIFT           1

/* TM :: PLL4_SYS_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_TM_PLL4_SYS_PLL_LOCK_STATUS_LOCK_MASK                 0x00000001
#define BCHP_TM_PLL4_SYS_PLL_LOCK_STATUS_LOCK_SHIFT                0

/***************************************************************************
 *PLL4_SYS_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* TM :: PLL4_SYS_PLL_MISC :: REF_ALT_OFFS [31:31] */
#define BCHP_TM_PLL4_SYS_PLL_MISC_REF_ALT_OFFS_MASK                0x80000000
#define BCHP_TM_PLL4_SYS_PLL_MISC_REF_ALT_OFFS_SHIFT               31
#define BCHP_TM_PLL4_SYS_PLL_MISC_REF_ALT_OFFS_DEFAULT             0x00000000

/* TM :: PLL4_SYS_PLL_MISC :: VCO_RANGE_LOW [30:30] */
#define BCHP_TM_PLL4_SYS_PLL_MISC_VCO_RANGE_LOW_MASK               0x40000000
#define BCHP_TM_PLL4_SYS_PLL_MISC_VCO_RANGE_LOW_SHIFT              30
#define BCHP_TM_PLL4_SYS_PLL_MISC_VCO_RANGE_LOW_DEFAULT            0x00000000

/* TM :: PLL4_SYS_PLL_MISC :: AUX_CTRL [29:29] */
#define BCHP_TM_PLL4_SYS_PLL_MISC_AUX_CTRL_MASK                    0x20000000
#define BCHP_TM_PLL4_SYS_PLL_MISC_AUX_CTRL_SHIFT                   29
#define BCHP_TM_PLL4_SYS_PLL_MISC_AUX_CTRL_DEFAULT                 0x00000000

/* TM :: PLL4_SYS_PLL_MISC :: NDIV_RELOCK [28:28] */
#define BCHP_TM_PLL4_SYS_PLL_MISC_NDIV_RELOCK_MASK                 0x10000000
#define BCHP_TM_PLL4_SYS_PLL_MISC_NDIV_RELOCK_SHIFT                28
#define BCHP_TM_PLL4_SYS_PLL_MISC_NDIV_RELOCK_DEFAULT              0x00000000

/* TM :: PLL4_SYS_PLL_MISC :: FAST_LOCK [27:27] */
#define BCHP_TM_PLL4_SYS_PLL_MISC_FAST_LOCK_MASK                   0x08000000
#define BCHP_TM_PLL4_SYS_PLL_MISC_FAST_LOCK_SHIFT                  27
#define BCHP_TM_PLL4_SYS_PLL_MISC_FAST_LOCK_DEFAULT                0x00000000

/* TM :: PLL4_SYS_PLL_MISC :: VCO_DIV2 [26:26] */
#define BCHP_TM_PLL4_SYS_PLL_MISC_VCO_DIV2_MASK                    0x04000000
#define BCHP_TM_PLL4_SYS_PLL_MISC_VCO_DIV2_SHIFT                   26
#define BCHP_TM_PLL4_SYS_PLL_MISC_VCO_DIV2_DEFAULT                 0x00000000

/* TM :: PLL4_SYS_PLL_MISC :: POST_RST_SEL [25:24] */
#define BCHP_TM_PLL4_SYS_PLL_MISC_POST_RST_SEL_MASK                0x03000000
#define BCHP_TM_PLL4_SYS_PLL_MISC_POST_RST_SEL_SHIFT               24
#define BCHP_TM_PLL4_SYS_PLL_MISC_POST_RST_SEL_DEFAULT             0x00000003

/* TM :: PLL4_SYS_PLL_MISC :: PWM_RATE [23:22] */
#define BCHP_TM_PLL4_SYS_PLL_MISC_PWM_RATE_MASK                    0x00c00000
#define BCHP_TM_PLL4_SYS_PLL_MISC_PWM_RATE_SHIFT                   22
#define BCHP_TM_PLL4_SYS_PLL_MISC_PWM_RATE_DEFAULT                 0x00000001

/* TM :: PLL4_SYS_PLL_MISC :: STAT_MODE [21:20] */
#define BCHP_TM_PLL4_SYS_PLL_MISC_STAT_MODE_MASK                   0x00300000
#define BCHP_TM_PLL4_SYS_PLL_MISC_STAT_MODE_SHIFT                  20
#define BCHP_TM_PLL4_SYS_PLL_MISC_STAT_MODE_DEFAULT                0x00000000

/* TM :: PLL4_SYS_PLL_MISC :: VCO_RANGE_HIGH [19:19] */
#define BCHP_TM_PLL4_SYS_PLL_MISC_VCO_RANGE_HIGH_MASK              0x00080000
#define BCHP_TM_PLL4_SYS_PLL_MISC_VCO_RANGE_HIGH_SHIFT             19
#define BCHP_TM_PLL4_SYS_PLL_MISC_VCO_RANGE_HIGH_DEFAULT           0x00000000

/* TM :: PLL4_SYS_PLL_MISC :: DITHER_DISABLE [18:18] */
#define BCHP_TM_PLL4_SYS_PLL_MISC_DITHER_DISABLE_MASK              0x00040000
#define BCHP_TM_PLL4_SYS_PLL_MISC_DITHER_DISABLE_SHIFT             18
#define BCHP_TM_PLL4_SYS_PLL_MISC_DITHER_DISABLE_DEFAULT           0x00000000

/* TM :: PLL4_SYS_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_TM_PLL4_SYS_PLL_MISC_STAT_UPDATE_MASK                 0x00020000
#define BCHP_TM_PLL4_SYS_PLL_MISC_STAT_UPDATE_SHIFT                17
#define BCHP_TM_PLL4_SYS_PLL_MISC_STAT_UPDATE_DEFAULT              0x00000000

/* TM :: PLL4_SYS_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_TM_PLL4_SYS_PLL_MISC_STAT_SELECT_MASK                 0x0001c000
#define BCHP_TM_PLL4_SYS_PLL_MISC_STAT_SELECT_SHIFT                14
#define BCHP_TM_PLL4_SYS_PLL_MISC_STAT_SELECT_DEFAULT              0x00000000

/* TM :: PLL4_SYS_PLL_MISC :: STAT_RESET [13:13] */
#define BCHP_TM_PLL4_SYS_PLL_MISC_STAT_RESET_MASK                  0x00002000
#define BCHP_TM_PLL4_SYS_PLL_MISC_STAT_RESET_SHIFT                 13
#define BCHP_TM_PLL4_SYS_PLL_MISC_STAT_RESET_DEFAULT               0x00000000

/* TM :: PLL4_SYS_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_TM_PLL4_SYS_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK      0x00001000
#define BCHP_TM_PLL4_SYS_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT     12
#define BCHP_TM_PLL4_SYS_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_DEFAULT   0x00000000

/* TM :: PLL4_SYS_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_TM_PLL4_SYS_PLL_MISC_DCO_CTRL_BYPASS_MASK             0x00000fff
#define BCHP_TM_PLL4_SYS_PLL_MISC_DCO_CTRL_BYPASS_SHIFT            0
#define BCHP_TM_PLL4_SYS_PLL_MISC_DCO_CTRL_BYPASS_DEFAULT          0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_MISC2 - Mscellaneous control bus continued.
 ***************************************************************************/
/* TM :: PLL4_SYS_PLL_MISC2 :: PLLRESERVED0 [31:00] */
#define BCHP_TM_PLL4_SYS_PLL_MISC2_PLLRESERVED0_MASK               0xffffffff
#define BCHP_TM_PLL4_SYS_PLL_MISC2_PLLRESERVED0_SHIFT              0
#define BCHP_TM_PLL4_SYS_PLL_MISC2_PLLRESERVED0_DEFAULT            0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_PWRON - Poweron
 ***************************************************************************/
/* TM :: PLL4_SYS_PLL_PWRON :: reserved0 [31:01] */
#define BCHP_TM_PLL4_SYS_PLL_PWRON_reserved0_MASK                  0xfffffffe
#define BCHP_TM_PLL4_SYS_PLL_PWRON_reserved0_SHIFT                 1

/* TM :: PLL4_SYS_PLL_PWRON :: PWRON_PLL [00:00] */
#define BCHP_TM_PLL4_SYS_PLL_PWRON_PWRON_PLL_MASK                  0x00000001
#define BCHP_TM_PLL4_SYS_PLL_PWRON_PWRON_PLL_SHIFT                 0
#define BCHP_TM_PLL4_SYS_PLL_PWRON_PWRON_PLL_DEFAULT               0x00000001

/***************************************************************************
 *PLL4_SYS_PLL_RESET - Resets
 ***************************************************************************/
/* TM :: PLL4_SYS_PLL_RESET :: reserved0 [31:01] */
#define BCHP_TM_PLL4_SYS_PLL_RESET_reserved0_MASK                  0xfffffffe
#define BCHP_TM_PLL4_SYS_PLL_RESET_reserved0_SHIFT                 1

/* TM :: PLL4_SYS_PLL_RESET :: RESETD [00:00] */
#define BCHP_TM_PLL4_SYS_PLL_RESET_RESETD_MASK                     0x00000001
#define BCHP_TM_PLL4_SYS_PLL_RESET_RESETD_SHIFT                    0
#define BCHP_TM_PLL4_SYS_PLL_RESET_RESETD_DEFAULT                  0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* TM :: PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_TM_PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK  0xffff0000
#define BCHP_TM_PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* TM :: PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_TM_PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK   0x0000ffff
#define BCHP_TM_PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT  0
#define BCHP_TM_PLL4_SYS_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_DEFAULT 0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* TM :: PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_TM_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK   0xff800000
#define BCHP_TM_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT  23

/* TM :: PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [22:22] */
#define BCHP_TM_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK    0x00400000
#define BCHP_TM_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT   22
#define BCHP_TM_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_DEFAULT 0x00000000

/* TM :: PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [21:00] */
#define BCHP_TM_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK   0x003fffff
#define BCHP_TM_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT  0
#define BCHP_TM_PLL4_SYS_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_DEFAULT 0x00000000

/***************************************************************************
 *PLL4_SYS_PLL_STATUS - Status
 ***************************************************************************/
/* TM :: PLL4_SYS_PLL_STATUS :: reserved0 [31:12] */
#define BCHP_TM_PLL4_SYS_PLL_STATUS_reserved0_MASK                 0xfffff000
#define BCHP_TM_PLL4_SYS_PLL_STATUS_reserved0_SHIFT                12

/* TM :: PLL4_SYS_PLL_STATUS :: TEST_STATUS [11:00] */
#define BCHP_TM_PLL4_SYS_PLL_STATUS_TEST_STATUS_MASK               0x00000fff
#define BCHP_TM_PLL4_SYS_PLL_STATUS_TEST_STATUS_SHIFT              0

/***************************************************************************
 *PLL3_SYS_PLL_CHANNEL_CTRL_CH_0 - PLL3_SYS_PLL_CHANNEL_CTRL_CH_0
 ***************************************************************************/
/* TM :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_0 :: reserved0 [31:11] */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_reserved0_MASK      0xfffff800
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_reserved0_SHIFT     11

/* TM :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_0 :: POST_DIVIDER_HOLD_CH0 [10:10] */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_MASK 0x00000400
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_SHIFT 10
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_POST_DIVIDER_HOLD_CH0_DEFAULT 0x00000000

/* TM :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_0 :: PHASE_OFFSET_CH0 [09:09] */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_MASK 0x00000200
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_SHIFT 9
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_PHASE_OFFSET_CH0_DEFAULT 0x00000000

/* TM :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_0 :: MDIV_CH0 [08:01] */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_MASK       0x000001fe
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_SHIFT      1
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_MDIV_CH0_DEFAULT    0x00000020

/* TM :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_0 :: CLOCK_DIS_CH0 [00:00] */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_MASK  0x00000001
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_SHIFT 0
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_0_CLOCK_DIS_CH0_DEFAULT 0x00000000

/***************************************************************************
 *PLL3_SYS_PLL_CHANNEL_CTRL_CH_1 - PLL3_SYS_PLL_CHANNEL_CTRL_CH_1
 ***************************************************************************/
/* TM :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_1 :: reserved0 [31:11] */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_reserved0_MASK      0xfffff800
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_reserved0_SHIFT     11

/* TM :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_1 :: POST_DIVIDER_HOLD_CH1 [10:10] */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_MASK 0x00000400
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_SHIFT 10
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_POST_DIVIDER_HOLD_CH1_DEFAULT 0x00000000

/* TM :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_1 :: PHASE_OFFSET_CH1 [09:09] */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_MASK 0x00000200
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_SHIFT 9
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_PHASE_OFFSET_CH1_DEFAULT 0x00000000

/* TM :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_1 :: MDIV_CH1 [08:01] */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_MASK       0x000001fe
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_SHIFT      1
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_MDIV_CH1_DEFAULT    0x00000008

/* TM :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_1 :: CLOCK_DIS_CH1 [00:00] */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_MASK  0x00000001
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_SHIFT 0
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_1_CLOCK_DIS_CH1_DEFAULT 0x00000000

/***************************************************************************
 *PLL3_SYS_PLL_CHANNEL_CTRL_CH_2 - PLL3_SYS_PLL_CHANNEL_CTRL_CH_2
 ***************************************************************************/
/* TM :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_2 :: reserved0 [31:11] */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_reserved0_MASK      0xfffff800
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_reserved0_SHIFT     11

/* TM :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_2 :: POST_DIVIDER_HOLD_CH2 [10:10] */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_MASK 0x00000400
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_SHIFT 10
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_POST_DIVIDER_HOLD_CH2_DEFAULT 0x00000000

/* TM :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_2 :: PHASE_OFFSET_CH2 [09:09] */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_MASK 0x00000200
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_SHIFT 9
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_PHASE_OFFSET_CH2_DEFAULT 0x00000000

/* TM :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_2 :: MDIV_CH2 [08:01] */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_MASK       0x000001fe
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_SHIFT      1
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_MDIV_CH2_DEFAULT    0x00000020

/* TM :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_2 :: CLOCK_DIS_CH2 [00:00] */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_MASK  0x00000001
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_SHIFT 0
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_2_CLOCK_DIS_CH2_DEFAULT 0x00000000

/***************************************************************************
 *PLL3_SYS_PLL_CHANNEL_CTRL_CH_3 - PLL3_SYS_PLL_CHANNEL_CTRL_CH_3
 ***************************************************************************/
/* TM :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_3 :: reserved0 [31:11] */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_reserved0_MASK      0xfffff800
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_reserved0_SHIFT     11

/* TM :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_3 :: POST_DIVIDER_HOLD_CH3 [10:10] */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_MASK 0x00000400
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_SHIFT 10
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_POST_DIVIDER_HOLD_CH3_DEFAULT 0x00000000

/* TM :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_3 :: PHASE_OFFSET_CH3 [09:09] */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_MASK 0x00000200
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_SHIFT 9
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_PHASE_OFFSET_CH3_DEFAULT 0x00000000

/* TM :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_3 :: MDIV_CH3 [08:01] */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_MASK       0x000001fe
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_SHIFT      1
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_MDIV_CH3_DEFAULT    0x0000000c

/* TM :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_3 :: CLOCK_DIS_CH3 [00:00] */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_MASK  0x00000001
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_SHIFT 0
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_3_CLOCK_DIS_CH3_DEFAULT 0x00000000

/***************************************************************************
 *PLL3_SYS_PLL_CHANNEL_CTRL_CH_4 - PLL3_SYS_PLL_CHANNEL_CTRL_CH_4
 ***************************************************************************/
/* TM :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_4 :: reserved0 [31:11] */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_reserved0_MASK      0xfffff800
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_reserved0_SHIFT     11

/* TM :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_4 :: POST_DIVIDER_HOLD_CH4 [10:10] */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_MASK 0x00000400
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_SHIFT 10
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_POST_DIVIDER_HOLD_CH4_DEFAULT 0x00000000

/* TM :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_4 :: PHASE_OFFSET_CH4 [09:09] */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_MASK 0x00000200
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_SHIFT 9
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_PHASE_OFFSET_CH4_DEFAULT 0x00000000

/* TM :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_4 :: MDIV_CH4 [08:01] */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_MASK       0x000001fe
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_SHIFT      1
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_MDIV_CH4_DEFAULT    0x00000018

/* TM :: PLL3_SYS_PLL_CHANNEL_CTRL_CH_4 :: CLOCK_DIS_CH4 [00:00] */
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_MASK  0x00000001
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_SHIFT 0
#define BCHP_TM_PLL3_SYS_PLL_CHANNEL_CTRL_CH_4_CLOCK_DIS_CH4_DEFAULT 0x00000000

/***************************************************************************
 *PLL3_SYS_PLL_CONTROL - PLL3_SYS_PLL_CONTROL
 ***************************************************************************/
/* TM :: PLL3_SYS_PLL_CONTROL :: reserved0 [31:01] */
#define BCHP_TM_PLL3_SYS_PLL_CONTROL_reserved0_MASK                0xfffffffe
#define BCHP_TM_PLL3_SYS_PLL_CONTROL_reserved0_SHIFT               1

/* TM :: PLL3_SYS_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_TM_PLL3_SYS_PLL_CONTROL_REF_SEL_MASK                  0x00000001
#define BCHP_TM_PLL3_SYS_PLL_CONTROL_REF_SEL_SHIFT                 0
#define BCHP_TM_PLL3_SYS_PLL_CONTROL_REF_SEL_DEFAULT               0x00000000

/***************************************************************************
 *PLL3_SYS_PLL_DIV - PLL3_SYS_PLL_DIV
 ***************************************************************************/
/* TM :: PLL3_SYS_PLL_DIV :: reserved0 [31:14] */
#define BCHP_TM_PLL3_SYS_PLL_DIV_reserved0_MASK                    0xffffc000
#define BCHP_TM_PLL3_SYS_PLL_DIV_reserved0_SHIFT                   14

/* TM :: PLL3_SYS_PLL_DIV :: PDIV [13:10] */
#define BCHP_TM_PLL3_SYS_PLL_DIV_PDIV_MASK                         0x00003c00
#define BCHP_TM_PLL3_SYS_PLL_DIV_PDIV_SHIFT                        10
#define BCHP_TM_PLL3_SYS_PLL_DIV_PDIV_DEFAULT                      0x00000001

/* TM :: PLL3_SYS_PLL_DIV :: NDIV_INT [09:00] */
#define BCHP_TM_PLL3_SYS_PLL_DIV_NDIV_INT_MASK                     0x000003ff
#define BCHP_TM_PLL3_SYS_PLL_DIV_NDIV_INT_SHIFT                    0
#define BCHP_TM_PLL3_SYS_PLL_DIV_NDIV_INT_DEFAULT                  0x00000030

/***************************************************************************
 *PLL3_SYS_PLL_GAIN - PLL3_SYS_PLL_GAIN
 ***************************************************************************/
/* TM :: PLL3_SYS_PLL_GAIN :: reserved0 [31:07] */
#define BCHP_TM_PLL3_SYS_PLL_GAIN_reserved0_MASK                   0xffffff80
#define BCHP_TM_PLL3_SYS_PLL_GAIN_reserved0_SHIFT                  7

/* TM :: PLL3_SYS_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [06:03] */
#define BCHP_TM_PLL3_SYS_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x00000078
#define BCHP_TM_PLL3_SYS_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 3
#define BCHP_TM_PLL3_SYS_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_DEFAULT 0x00000006

/* TM :: PLL3_SYS_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [02:00] */
#define BCHP_TM_PLL3_SYS_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000007
#define BCHP_TM_PLL3_SYS_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 0
#define BCHP_TM_PLL3_SYS_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_DEFAULT 0x00000002

/***************************************************************************
 *PLL3_SYS_PLL_HOLD_CH_ALL - PLL3_SYS_PLL_HOLD_CH_ALL
 ***************************************************************************/
/* TM :: PLL3_SYS_PLL_HOLD_CH_ALL :: reserved0 [31:01] */
#define BCHP_TM_PLL3_SYS_PLL_HOLD_CH_ALL_reserved0_MASK            0xfffffffe
#define BCHP_TM_PLL3_SYS_PLL_HOLD_CH_ALL_reserved0_SHIFT           1

/* TM :: PLL3_SYS_PLL_HOLD_CH_ALL :: HOLD_CH_ALL [00:00] */
#define BCHP_TM_PLL3_SYS_PLL_HOLD_CH_ALL_HOLD_CH_ALL_MASK          0x00000001
#define BCHP_TM_PLL3_SYS_PLL_HOLD_CH_ALL_HOLD_CH_ALL_SHIFT         0
#define BCHP_TM_PLL3_SYS_PLL_HOLD_CH_ALL_HOLD_CH_ALL_DEFAULT       0x00000000

/***************************************************************************
 *PLL3_SYS_PLL_LDO_CTRL - PLL3_SYS_PLL_LDO_CTRL
 ***************************************************************************/
/* TM :: PLL3_SYS_PLL_LDO_CTRL :: reserved0 [31:06] */
#define BCHP_TM_PLL3_SYS_PLL_LDO_CTRL_reserved0_MASK               0xffffffc0
#define BCHP_TM_PLL3_SYS_PLL_LDO_CTRL_reserved0_SHIFT              6

/* TM :: PLL3_SYS_PLL_LDO_CTRL :: LDO_CTRL [05:00] */
#define BCHP_TM_PLL3_SYS_PLL_LDO_CTRL_LDO_CTRL_MASK                0x0000003f
#define BCHP_TM_PLL3_SYS_PLL_LDO_CTRL_LDO_CTRL_SHIFT               0
#define BCHP_TM_PLL3_SYS_PLL_LDO_CTRL_LDO_CTRL_DEFAULT             0x00000000

/***************************************************************************
 *PLL3_SYS_PLL_LDO_PWRON - PLL3_SYS_PLL_LDO_PWRON
 ***************************************************************************/
/* TM :: PLL3_SYS_PLL_LDO_PWRON :: reserved0 [31:01] */
#define BCHP_TM_PLL3_SYS_PLL_LDO_PWRON_reserved0_MASK              0xfffffffe
#define BCHP_TM_PLL3_SYS_PLL_LDO_PWRON_reserved0_SHIFT             1

/* TM :: PLL3_SYS_PLL_LDO_PWRON :: LDO_PWRON_PLL [00:00] */
#define BCHP_TM_PLL3_SYS_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK          0x00000001
#define BCHP_TM_PLL3_SYS_PLL_LDO_PWRON_LDO_PWRON_PLL_SHIFT         0
#define BCHP_TM_PLL3_SYS_PLL_LDO_PWRON_LDO_PWRON_PLL_DEFAULT       0x00000001

/***************************************************************************
 *PLL3_SYS_PLL_LOCK_STATUS - PLL3_SYS_PLL_LOCK_STATUS
 ***************************************************************************/
/* TM :: PLL3_SYS_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_TM_PLL3_SYS_PLL_LOCK_STATUS_reserved0_MASK            0xfffffffe
#define BCHP_TM_PLL3_SYS_PLL_LOCK_STATUS_reserved0_SHIFT           1

/* TM :: PLL3_SYS_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_TM_PLL3_SYS_PLL_LOCK_STATUS_LOCK_MASK                 0x00000001
#define BCHP_TM_PLL3_SYS_PLL_LOCK_STATUS_LOCK_SHIFT                0

/***************************************************************************
 *PLL3_SYS_PLL_MISC - PLL3_SYS_PLL_MISC
 ***************************************************************************/
/* TM :: PLL3_SYS_PLL_MISC :: VCO_PREDIV_RATIO [31:31] */
#define BCHP_TM_PLL3_SYS_PLL_MISC_VCO_PREDIV_RATIO_MASK            0x80000000
#define BCHP_TM_PLL3_SYS_PLL_MISC_VCO_PREDIV_RATIO_SHIFT           31
#define BCHP_TM_PLL3_SYS_PLL_MISC_VCO_PREDIV_RATIO_DEFAULT         0x00000000

/* TM :: PLL3_SYS_PLL_MISC :: T2D_DELAY_SEL_LOW [30:28] */
#define BCHP_TM_PLL3_SYS_PLL_MISC_T2D_DELAY_SEL_LOW_MASK           0x70000000
#define BCHP_TM_PLL3_SYS_PLL_MISC_T2D_DELAY_SEL_LOW_SHIFT          28
#define BCHP_TM_PLL3_SYS_PLL_MISC_T2D_DELAY_SEL_LOW_DEFAULT        0x00000000

/* TM :: PLL3_SYS_PLL_MISC :: SEL_MEASURE_UNIT [27:25] */
#define BCHP_TM_PLL3_SYS_PLL_MISC_SEL_MEASURE_UNIT_MASK            0x0e000000
#define BCHP_TM_PLL3_SYS_PLL_MISC_SEL_MEASURE_UNIT_SHIFT           25
#define BCHP_TM_PLL3_SYS_PLL_MISC_SEL_MEASURE_UNIT_DEFAULT         0x00000000

/* TM :: PLL3_SYS_PLL_MISC :: RESET_MEASURE_MODE [24:24] */
#define BCHP_TM_PLL3_SYS_PLL_MISC_RESET_MEASURE_MODE_MASK          0x01000000
#define BCHP_TM_PLL3_SYS_PLL_MISC_RESET_MEASURE_MODE_SHIFT         24
#define BCHP_TM_PLL3_SYS_PLL_MISC_RESET_MEASURE_MODE_DEFAULT       0x00000001

/* TM :: PLL3_SYS_PLL_MISC :: LOAD_DCO_BYP_WORD [23:23] */
#define BCHP_TM_PLL3_SYS_PLL_MISC_LOAD_DCO_BYP_WORD_MASK           0x00800000
#define BCHP_TM_PLL3_SYS_PLL_MISC_LOAD_DCO_BYP_WORD_SHIFT          23
#define BCHP_TM_PLL3_SYS_PLL_MISC_LOAD_DCO_BYP_WORD_DEFAULT        0x00000000

/* TM :: PLL3_SYS_PLL_MISC :: FREQ_BYP_WORD [22:07] */
#define BCHP_TM_PLL3_SYS_PLL_MISC_FREQ_BYP_WORD_MASK               0x007fff80
#define BCHP_TM_PLL3_SYS_PLL_MISC_FREQ_BYP_WORD_SHIFT              7
#define BCHP_TM_PLL3_SYS_PLL_MISC_FREQ_BYP_WORD_DEFAULT            0x00000000

/* TM :: PLL3_SYS_PLL_MISC :: EN_VCO_OUTPUT [06:06] */
#define BCHP_TM_PLL3_SYS_PLL_MISC_EN_VCO_OUTPUT_MASK               0x00000040
#define BCHP_TM_PLL3_SYS_PLL_MISC_EN_VCO_OUTPUT_SHIFT              6
#define BCHP_TM_PLL3_SYS_PLL_MISC_EN_VCO_OUTPUT_DEFAULT            0x00000001

/* TM :: PLL3_SYS_PLL_MISC :: EN_DCO_BYP_WORD [05:05] */
#define BCHP_TM_PLL3_SYS_PLL_MISC_EN_DCO_BYP_WORD_MASK             0x00000020
#define BCHP_TM_PLL3_SYS_PLL_MISC_EN_DCO_BYP_WORD_SHIFT            5
#define BCHP_TM_PLL3_SYS_PLL_MISC_EN_DCO_BYP_WORD_DEFAULT          0x00000000

/* TM :: PLL3_SYS_PLL_MISC :: EN_BANGBANG_MODE [04:04] */
#define BCHP_TM_PLL3_SYS_PLL_MISC_EN_BANGBANG_MODE_MASK            0x00000010
#define BCHP_TM_PLL3_SYS_PLL_MISC_EN_BANGBANG_MODE_SHIFT           4
#define BCHP_TM_PLL3_SYS_PLL_MISC_EN_BANGBANG_MODE_DEFAULT         0x00000000

/* TM :: PLL3_SYS_PLL_MISC :: CTRL_MEASURE_MODE [03:02] */
#define BCHP_TM_PLL3_SYS_PLL_MISC_CTRL_MEASURE_MODE_MASK           0x0000000c
#define BCHP_TM_PLL3_SYS_PLL_MISC_CTRL_MEASURE_MODE_SHIFT          2
#define BCHP_TM_PLL3_SYS_PLL_MISC_CTRL_MEASURE_MODE_DEFAULT        0x00000000

/* TM :: PLL3_SYS_PLL_MISC :: CHANGE_MEASURE_UNIT [01:01] */
#define BCHP_TM_PLL3_SYS_PLL_MISC_CHANGE_MEASURE_UNIT_MASK         0x00000002
#define BCHP_TM_PLL3_SYS_PLL_MISC_CHANGE_MEASURE_UNIT_SHIFT        1
#define BCHP_TM_PLL3_SYS_PLL_MISC_CHANGE_MEASURE_UNIT_DEFAULT      0x00000000

/* TM :: PLL3_SYS_PLL_MISC :: BOOST_BIAS_CIRCUIT [00:00] */
#define BCHP_TM_PLL3_SYS_PLL_MISC_BOOST_BIAS_CIRCUIT_MASK          0x00000001
#define BCHP_TM_PLL3_SYS_PLL_MISC_BOOST_BIAS_CIRCUIT_SHIFT         0
#define BCHP_TM_PLL3_SYS_PLL_MISC_BOOST_BIAS_CIRCUIT_DEFAULT       0x00000000

/***************************************************************************
 *PLL3_SYS_PLL_MISC2 - PLL3_SYS_PLL_MISC2
 ***************************************************************************/
/* TM :: PLL3_SYS_PLL_MISC2 :: T2D_DELAY_SEL_HIGH [31:31] */
#define BCHP_TM_PLL3_SYS_PLL_MISC2_T2D_DELAY_SEL_HIGH_MASK         0x80000000
#define BCHP_TM_PLL3_SYS_PLL_MISC2_T2D_DELAY_SEL_HIGH_SHIFT        31
#define BCHP_TM_PLL3_SYS_PLL_MISC2_T2D_DELAY_SEL_HIGH_DEFAULT      0x00000000

/* TM :: PLL3_SYS_PLL_MISC2 :: SEL_TEST_CLK [30:30] */
#define BCHP_TM_PLL3_SYS_PLL_MISC2_SEL_TEST_CLK_MASK               0x40000000
#define BCHP_TM_PLL3_SYS_PLL_MISC2_SEL_TEST_CLK_SHIFT              30
#define BCHP_TM_PLL3_SYS_PLL_MISC2_SEL_TEST_CLK_DEFAULT            0x00000000

/* TM :: PLL3_SYS_PLL_MISC2 :: SEL_DIFF_REFCLK_SRC [29:29] */
#define BCHP_TM_PLL3_SYS_PLL_MISC2_SEL_DIFF_REFCLK_SRC_MASK        0x20000000
#define BCHP_TM_PLL3_SYS_PLL_MISC2_SEL_DIFF_REFCLK_SRC_SHIFT       29
#define BCHP_TM_PLL3_SYS_PLL_MISC2_SEL_DIFF_REFCLK_SRC_DEFAULT     0x00000000

/* TM :: PLL3_SYS_PLL_MISC2 :: PLLRESERVED0 [28:11] */
#define BCHP_TM_PLL3_SYS_PLL_MISC2_PLLRESERVED0_MASK               0x1ffff800
#define BCHP_TM_PLL3_SYS_PLL_MISC2_PLLRESERVED0_SHIFT              11
#define BCHP_TM_PLL3_SYS_PLL_MISC2_PLLRESERVED0_DEFAULT            0x00000000

/* TM :: PLL3_SYS_PLL_MISC2 :: INTERNAL_RESET_MODE [10:09] */
#define BCHP_TM_PLL3_SYS_PLL_MISC2_INTERNAL_RESET_MODE_MASK        0x00000600
#define BCHP_TM_PLL3_SYS_PLL_MISC2_INTERNAL_RESET_MODE_SHIFT       9
#define BCHP_TM_PLL3_SYS_PLL_MISC2_INTERNAL_RESET_MODE_DEFAULT     0x00000000

/* TM :: PLL3_SYS_PLL_MISC2 :: EN_TEST_CLK [08:08] */
#define BCHP_TM_PLL3_SYS_PLL_MISC2_EN_TEST_CLK_MASK                0x00000100
#define BCHP_TM_PLL3_SYS_PLL_MISC2_EN_TEST_CLK_SHIFT               8
#define BCHP_TM_PLL3_SYS_PLL_MISC2_EN_TEST_CLK_DEFAULT             0x00000000

/* TM :: PLL3_SYS_PLL_MISC2 :: EN_BYPCLK_1 [07:07] */
#define BCHP_TM_PLL3_SYS_PLL_MISC2_EN_BYPCLK_1_MASK                0x00000080
#define BCHP_TM_PLL3_SYS_PLL_MISC2_EN_BYPCLK_1_SHIFT               7
#define BCHP_TM_PLL3_SYS_PLL_MISC2_EN_BYPCLK_1_DEFAULT             0x00000000

/* TM :: PLL3_SYS_PLL_MISC2 :: EN_BYPCLK_0 [06:06] */
#define BCHP_TM_PLL3_SYS_PLL_MISC2_EN_BYPCLK_0_MASK                0x00000040
#define BCHP_TM_PLL3_SYS_PLL_MISC2_EN_BYPCLK_0_SHIFT               6
#define BCHP_TM_PLL3_SYS_PLL_MISC2_EN_BYPCLK_0_DEFAULT             0x00000000

/* TM :: PLL3_SYS_PLL_MISC2 :: DCO_PWM_RATE_CTRL [05:04] */
#define BCHP_TM_PLL3_SYS_PLL_MISC2_DCO_PWM_RATE_CTRL_MASK          0x00000030
#define BCHP_TM_PLL3_SYS_PLL_MISC2_DCO_PWM_RATE_CTRL_SHIFT         4
#define BCHP_TM_PLL3_SYS_PLL_MISC2_DCO_PWM_RATE_CTRL_DEFAULT       0x00000002

/* TM :: PLL3_SYS_PLL_MISC2 :: CTRL_2ND_POLE [03:00] */
#define BCHP_TM_PLL3_SYS_PLL_MISC2_CTRL_2ND_POLE_MASK              0x0000000f
#define BCHP_TM_PLL3_SYS_PLL_MISC2_CTRL_2ND_POLE_SHIFT             0
#define BCHP_TM_PLL3_SYS_PLL_MISC2_CTRL_2ND_POLE_DEFAULT           0x00000000

/***************************************************************************
 *PLL3_SYS_PLL_OUTSEL_SEL - PLL3_SYS_PLL_OUTSEL_SEL
 ***************************************************************************/
/* TM :: PLL3_SYS_PLL_OUTSEL_SEL :: reserved0 [31:03] */
#define BCHP_TM_PLL3_SYS_PLL_OUTSEL_SEL_reserved0_MASK             0xfffffff8
#define BCHP_TM_PLL3_SYS_PLL_OUTSEL_SEL_reserved0_SHIFT            3

/* TM :: PLL3_SYS_PLL_OUTSEL_SEL :: OUTPUT_SEL [02:00] */
#define BCHP_TM_PLL3_SYS_PLL_OUTSEL_SEL_OUTPUT_SEL_MASK            0x00000007
#define BCHP_TM_PLL3_SYS_PLL_OUTSEL_SEL_OUTPUT_SEL_SHIFT           0
#define BCHP_TM_PLL3_SYS_PLL_OUTSEL_SEL_OUTPUT_SEL_DEFAULT         0x00000000

/***************************************************************************
 *PLL3_SYS_PLL_PWRON - PLL3_SYS_PLL_PWRON
 ***************************************************************************/
/* TM :: PLL3_SYS_PLL_PWRON :: reserved0 [31:01] */
#define BCHP_TM_PLL3_SYS_PLL_PWRON_reserved0_MASK                  0xfffffffe
#define BCHP_TM_PLL3_SYS_PLL_PWRON_reserved0_SHIFT                 1

/* TM :: PLL3_SYS_PLL_PWRON :: PWRON_PLL [00:00] */
#define BCHP_TM_PLL3_SYS_PLL_PWRON_PWRON_PLL_MASK                  0x00000001
#define BCHP_TM_PLL3_SYS_PLL_PWRON_PWRON_PLL_SHIFT                 0
#define BCHP_TM_PLL3_SYS_PLL_PWRON_PWRON_PLL_DEFAULT               0x00000001

/***************************************************************************
 *PLL3_SYS_PLL_RESET - PLL3_SYS_PLL_RESET
 ***************************************************************************/
/* TM :: PLL3_SYS_PLL_RESET :: reserved0 [31:02] */
#define BCHP_TM_PLL3_SYS_PLL_RESET_reserved0_MASK                  0xfffffffc
#define BCHP_TM_PLL3_SYS_PLL_RESET_reserved0_SHIFT                 2

/* TM :: PLL3_SYS_PLL_RESET :: RESETD [01:01] */
#define BCHP_TM_PLL3_SYS_PLL_RESET_RESETD_MASK                     0x00000002
#define BCHP_TM_PLL3_SYS_PLL_RESET_RESETD_SHIFT                    1
#define BCHP_TM_PLL3_SYS_PLL_RESET_RESETD_DEFAULT                  0x00000000

/* TM :: PLL3_SYS_PLL_RESET :: RESETA [00:00] */
#define BCHP_TM_PLL3_SYS_PLL_RESET_RESETA_MASK                     0x00000001
#define BCHP_TM_PLL3_SYS_PLL_RESET_RESETA_SHIFT                    0
#define BCHP_TM_PLL3_SYS_PLL_RESET_RESETA_DEFAULT                  0x00000000

/***************************************************************************
 *PLL3_SYS_PLL_STATUS - PLL3_SYS_PLL_STATUS
 ***************************************************************************/
/* TM :: PLL3_SYS_PLL_STATUS :: TEST_STATUS [31:00] */
#define BCHP_TM_PLL3_SYS_PLL_STATUS_TEST_STATUS_MASK               0xffffffff
#define BCHP_TM_PLL3_SYS_PLL_STATUS_TEST_STATUS_SHIFT              0

/***************************************************************************
 *PLL3_SYS_PLL_TEST - PLL3_SYS_PLL_TEST
 ***************************************************************************/
/* TM :: PLL3_SYS_PLL_TEST :: reserved0 [31:04] */
#define BCHP_TM_PLL3_SYS_PLL_TEST_reserved0_MASK                   0xfffffff0
#define BCHP_TM_PLL3_SYS_PLL_TEST_reserved0_SHIFT                  4

/* TM :: PLL3_SYS_PLL_TEST :: TEST_SEL [03:01] */
#define BCHP_TM_PLL3_SYS_PLL_TEST_TEST_SEL_MASK                    0x0000000e
#define BCHP_TM_PLL3_SYS_PLL_TEST_TEST_SEL_SHIFT                   1
#define BCHP_TM_PLL3_SYS_PLL_TEST_TEST_SEL_DEFAULT                 0x00000000

/* TM :: PLL3_SYS_PLL_TEST :: TEST_ENABLE [00:00] */
#define BCHP_TM_PLL3_SYS_PLL_TEST_TEST_ENABLE_MASK                 0x00000001
#define BCHP_TM_PLL3_SYS_PLL_TEST_TEST_ENABLE_SHIFT                0
#define BCHP_TM_PLL3_SYS_PLL_TEST_TEST_ENABLE_DEFAULT              0x00000000

#endif /* #ifndef BCHP_TM_H__ */

/* End of File */
