
Guitar_Tuner.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a880  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a0  0800aa40  0800aa40  0000ba40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aee0  0800aee0  0000c1d4  2**0
                  CONTENTS
  4 .ARM          00000008  0800aee0  0800aee0  0000bee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aee8  0800aee8  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aee8  0800aee8  0000bee8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800aeec  0800aeec  0000beec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800aef0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0002f2d8  200001d4  0800b0c4  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2002f4ac  0800b0c4  0000c4ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cdce  00000000  00000000  0000c204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033ad  00000000  00000000  00028fd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001890  00000000  00000000  0002c380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001312  00000000  00000000  0002dc10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f0a6  00000000  00000000  0002ef22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cb26  00000000  00000000  0005dfc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00123aad  00000000  00000000  0007aaee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019e59b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007b24  00000000  00000000  0019e5e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  001a6104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001d4 	.word	0x200001d4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800aa28 	.word	0x0800aa28

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	0800aa28 	.word	0x0800aa28

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b96a 	b.w	8000ec4 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	460c      	mov	r4, r1
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d14e      	bne.n	8000cb2 <__udivmoddi4+0xaa>
 8000c14:	4694      	mov	ip, r2
 8000c16:	458c      	cmp	ip, r1
 8000c18:	4686      	mov	lr, r0
 8000c1a:	fab2 f282 	clz	r2, r2
 8000c1e:	d962      	bls.n	8000ce6 <__udivmoddi4+0xde>
 8000c20:	b14a      	cbz	r2, 8000c36 <__udivmoddi4+0x2e>
 8000c22:	f1c2 0320 	rsb	r3, r2, #32
 8000c26:	4091      	lsls	r1, r2
 8000c28:	fa20 f303 	lsr.w	r3, r0, r3
 8000c2c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c30:	4319      	orrs	r1, r3
 8000c32:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c36:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c3a:	fa1f f68c 	uxth.w	r6, ip
 8000c3e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c42:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c46:	fb07 1114 	mls	r1, r7, r4, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb04 f106 	mul.w	r1, r4, r6
 8000c52:	4299      	cmp	r1, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x64>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c5e:	f080 8112 	bcs.w	8000e86 <__udivmoddi4+0x27e>
 8000c62:	4299      	cmp	r1, r3
 8000c64:	f240 810f 	bls.w	8000e86 <__udivmoddi4+0x27e>
 8000c68:	3c02      	subs	r4, #2
 8000c6a:	4463      	add	r3, ip
 8000c6c:	1a59      	subs	r1, r3, r1
 8000c6e:	fa1f f38e 	uxth.w	r3, lr
 8000c72:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c76:	fb07 1110 	mls	r1, r7, r0, r1
 8000c7a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c7e:	fb00 f606 	mul.w	r6, r0, r6
 8000c82:	429e      	cmp	r6, r3
 8000c84:	d90a      	bls.n	8000c9c <__udivmoddi4+0x94>
 8000c86:	eb1c 0303 	adds.w	r3, ip, r3
 8000c8a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c8e:	f080 80fc 	bcs.w	8000e8a <__udivmoddi4+0x282>
 8000c92:	429e      	cmp	r6, r3
 8000c94:	f240 80f9 	bls.w	8000e8a <__udivmoddi4+0x282>
 8000c98:	4463      	add	r3, ip
 8000c9a:	3802      	subs	r0, #2
 8000c9c:	1b9b      	subs	r3, r3, r6
 8000c9e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	b11d      	cbz	r5, 8000cae <__udivmoddi4+0xa6>
 8000ca6:	40d3      	lsrs	r3, r2
 8000ca8:	2200      	movs	r2, #0
 8000caa:	e9c5 3200 	strd	r3, r2, [r5]
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d905      	bls.n	8000cc2 <__udivmoddi4+0xba>
 8000cb6:	b10d      	cbz	r5, 8000cbc <__udivmoddi4+0xb4>
 8000cb8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	4608      	mov	r0, r1
 8000cc0:	e7f5      	b.n	8000cae <__udivmoddi4+0xa6>
 8000cc2:	fab3 f183 	clz	r1, r3
 8000cc6:	2900      	cmp	r1, #0
 8000cc8:	d146      	bne.n	8000d58 <__udivmoddi4+0x150>
 8000cca:	42a3      	cmp	r3, r4
 8000ccc:	d302      	bcc.n	8000cd4 <__udivmoddi4+0xcc>
 8000cce:	4290      	cmp	r0, r2
 8000cd0:	f0c0 80f0 	bcc.w	8000eb4 <__udivmoddi4+0x2ac>
 8000cd4:	1a86      	subs	r6, r0, r2
 8000cd6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cda:	2001      	movs	r0, #1
 8000cdc:	2d00      	cmp	r5, #0
 8000cde:	d0e6      	beq.n	8000cae <__udivmoddi4+0xa6>
 8000ce0:	e9c5 6300 	strd	r6, r3, [r5]
 8000ce4:	e7e3      	b.n	8000cae <__udivmoddi4+0xa6>
 8000ce6:	2a00      	cmp	r2, #0
 8000ce8:	f040 8090 	bne.w	8000e0c <__udivmoddi4+0x204>
 8000cec:	eba1 040c 	sub.w	r4, r1, ip
 8000cf0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cf4:	fa1f f78c 	uxth.w	r7, ip
 8000cf8:	2101      	movs	r1, #1
 8000cfa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cfe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d02:	fb08 4416 	mls	r4, r8, r6, r4
 8000d06:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d0a:	fb07 f006 	mul.w	r0, r7, r6
 8000d0e:	4298      	cmp	r0, r3
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x11c>
 8000d12:	eb1c 0303 	adds.w	r3, ip, r3
 8000d16:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x11a>
 8000d1c:	4298      	cmp	r0, r3
 8000d1e:	f200 80cd 	bhi.w	8000ebc <__udivmoddi4+0x2b4>
 8000d22:	4626      	mov	r6, r4
 8000d24:	1a1c      	subs	r4, r3, r0
 8000d26:	fa1f f38e 	uxth.w	r3, lr
 8000d2a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d2e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d36:	fb00 f707 	mul.w	r7, r0, r7
 8000d3a:	429f      	cmp	r7, r3
 8000d3c:	d908      	bls.n	8000d50 <__udivmoddi4+0x148>
 8000d3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d42:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d46:	d202      	bcs.n	8000d4e <__udivmoddi4+0x146>
 8000d48:	429f      	cmp	r7, r3
 8000d4a:	f200 80b0 	bhi.w	8000eae <__udivmoddi4+0x2a6>
 8000d4e:	4620      	mov	r0, r4
 8000d50:	1bdb      	subs	r3, r3, r7
 8000d52:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d56:	e7a5      	b.n	8000ca4 <__udivmoddi4+0x9c>
 8000d58:	f1c1 0620 	rsb	r6, r1, #32
 8000d5c:	408b      	lsls	r3, r1
 8000d5e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d62:	431f      	orrs	r7, r3
 8000d64:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d68:	fa04 f301 	lsl.w	r3, r4, r1
 8000d6c:	ea43 030c 	orr.w	r3, r3, ip
 8000d70:	40f4      	lsrs	r4, r6
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	0c38      	lsrs	r0, r7, #16
 8000d78:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d7c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d80:	fa1f fc87 	uxth.w	ip, r7
 8000d84:	fb00 441e 	mls	r4, r0, lr, r4
 8000d88:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d8c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d90:	45a1      	cmp	r9, r4
 8000d92:	fa02 f201 	lsl.w	r2, r2, r1
 8000d96:	d90a      	bls.n	8000dae <__udivmoddi4+0x1a6>
 8000d98:	193c      	adds	r4, r7, r4
 8000d9a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d9e:	f080 8084 	bcs.w	8000eaa <__udivmoddi4+0x2a2>
 8000da2:	45a1      	cmp	r9, r4
 8000da4:	f240 8081 	bls.w	8000eaa <__udivmoddi4+0x2a2>
 8000da8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dac:	443c      	add	r4, r7
 8000dae:	eba4 0409 	sub.w	r4, r4, r9
 8000db2:	fa1f f983 	uxth.w	r9, r3
 8000db6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dba:	fb00 4413 	mls	r4, r0, r3, r4
 8000dbe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dc2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc6:	45a4      	cmp	ip, r4
 8000dc8:	d907      	bls.n	8000dda <__udivmoddi4+0x1d2>
 8000dca:	193c      	adds	r4, r7, r4
 8000dcc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000dd0:	d267      	bcs.n	8000ea2 <__udivmoddi4+0x29a>
 8000dd2:	45a4      	cmp	ip, r4
 8000dd4:	d965      	bls.n	8000ea2 <__udivmoddi4+0x29a>
 8000dd6:	3b02      	subs	r3, #2
 8000dd8:	443c      	add	r4, r7
 8000dda:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dde:	fba0 9302 	umull	r9, r3, r0, r2
 8000de2:	eba4 040c 	sub.w	r4, r4, ip
 8000de6:	429c      	cmp	r4, r3
 8000de8:	46ce      	mov	lr, r9
 8000dea:	469c      	mov	ip, r3
 8000dec:	d351      	bcc.n	8000e92 <__udivmoddi4+0x28a>
 8000dee:	d04e      	beq.n	8000e8e <__udivmoddi4+0x286>
 8000df0:	b155      	cbz	r5, 8000e08 <__udivmoddi4+0x200>
 8000df2:	ebb8 030e 	subs.w	r3, r8, lr
 8000df6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dfa:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfe:	40cb      	lsrs	r3, r1
 8000e00:	431e      	orrs	r6, r3
 8000e02:	40cc      	lsrs	r4, r1
 8000e04:	e9c5 6400 	strd	r6, r4, [r5]
 8000e08:	2100      	movs	r1, #0
 8000e0a:	e750      	b.n	8000cae <__udivmoddi4+0xa6>
 8000e0c:	f1c2 0320 	rsb	r3, r2, #32
 8000e10:	fa20 f103 	lsr.w	r1, r0, r3
 8000e14:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e18:	fa24 f303 	lsr.w	r3, r4, r3
 8000e1c:	4094      	lsls	r4, r2
 8000e1e:	430c      	orrs	r4, r1
 8000e20:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e24:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e28:	fa1f f78c 	uxth.w	r7, ip
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3110 	mls	r1, r8, r0, r3
 8000e34:	0c23      	lsrs	r3, r4, #16
 8000e36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e3a:	fb00 f107 	mul.w	r1, r0, r7
 8000e3e:	4299      	cmp	r1, r3
 8000e40:	d908      	bls.n	8000e54 <__udivmoddi4+0x24c>
 8000e42:	eb1c 0303 	adds.w	r3, ip, r3
 8000e46:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e4a:	d22c      	bcs.n	8000ea6 <__udivmoddi4+0x29e>
 8000e4c:	4299      	cmp	r1, r3
 8000e4e:	d92a      	bls.n	8000ea6 <__udivmoddi4+0x29e>
 8000e50:	3802      	subs	r0, #2
 8000e52:	4463      	add	r3, ip
 8000e54:	1a5b      	subs	r3, r3, r1
 8000e56:	b2a4      	uxth	r4, r4
 8000e58:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e5c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e60:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e64:	fb01 f307 	mul.w	r3, r1, r7
 8000e68:	42a3      	cmp	r3, r4
 8000e6a:	d908      	bls.n	8000e7e <__udivmoddi4+0x276>
 8000e6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e70:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e74:	d213      	bcs.n	8000e9e <__udivmoddi4+0x296>
 8000e76:	42a3      	cmp	r3, r4
 8000e78:	d911      	bls.n	8000e9e <__udivmoddi4+0x296>
 8000e7a:	3902      	subs	r1, #2
 8000e7c:	4464      	add	r4, ip
 8000e7e:	1ae4      	subs	r4, r4, r3
 8000e80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e84:	e739      	b.n	8000cfa <__udivmoddi4+0xf2>
 8000e86:	4604      	mov	r4, r0
 8000e88:	e6f0      	b.n	8000c6c <__udivmoddi4+0x64>
 8000e8a:	4608      	mov	r0, r1
 8000e8c:	e706      	b.n	8000c9c <__udivmoddi4+0x94>
 8000e8e:	45c8      	cmp	r8, r9
 8000e90:	d2ae      	bcs.n	8000df0 <__udivmoddi4+0x1e8>
 8000e92:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e96:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e9a:	3801      	subs	r0, #1
 8000e9c:	e7a8      	b.n	8000df0 <__udivmoddi4+0x1e8>
 8000e9e:	4631      	mov	r1, r6
 8000ea0:	e7ed      	b.n	8000e7e <__udivmoddi4+0x276>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	e799      	b.n	8000dda <__udivmoddi4+0x1d2>
 8000ea6:	4630      	mov	r0, r6
 8000ea8:	e7d4      	b.n	8000e54 <__udivmoddi4+0x24c>
 8000eaa:	46d6      	mov	lr, sl
 8000eac:	e77f      	b.n	8000dae <__udivmoddi4+0x1a6>
 8000eae:	4463      	add	r3, ip
 8000eb0:	3802      	subs	r0, #2
 8000eb2:	e74d      	b.n	8000d50 <__udivmoddi4+0x148>
 8000eb4:	4606      	mov	r6, r0
 8000eb6:	4623      	mov	r3, r4
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e70f      	b.n	8000cdc <__udivmoddi4+0xd4>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	4463      	add	r3, ip
 8000ec0:	e730      	b.n	8000d24 <__udivmoddi4+0x11c>
 8000ec2:	bf00      	nop

08000ec4 <__aeabi_idiv0>:
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop

08000ec8 <inputJack_Init>:
 *
 */

#include "input_jack.h"

void inputJack_Init(ADC_HandleTypeDef *hadc, TIM_HandleTypeDef *htim) {
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
 8000ed0:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status = HAL_ADCEx_Calibration_Start(hadc, ADC_SINGLE_ENDED);
 8000ed2:	217f      	movs	r1, #127	@ 0x7f
 8000ed4:	6878      	ldr	r0, [r7, #4]
 8000ed6:	f002 f9e1 	bl	800329c <HAL_ADCEx_Calibration_Start>
 8000eda:	4603      	mov	r3, r0
 8000edc:	73fb      	strb	r3, [r7, #15]
	if (status == HAL_OK) {
 8000ede:	7bfb      	ldrb	r3, [r7, #15]
 8000ee0:	2b00      	cmp	r3, #0
 8000ee2:	d103      	bne.n	8000eec <inputJack_Init+0x24>
	    printf("ADC Calibration successful.\n");
 8000ee4:	4806      	ldr	r0, [pc, #24]	@ (8000f00 <inputJack_Init+0x38>)
 8000ee6:	f007 fc6b 	bl	80087c0 <puts>
 8000eea:	e002      	b.n	8000ef2 <inputJack_Init+0x2a>
	} else {
	    printf("ADC Calibration failed.\n");
 8000eec:	4805      	ldr	r0, [pc, #20]	@ (8000f04 <inputJack_Init+0x3c>)
 8000eee:	f007 fc67 	bl	80087c0 <puts>
	}
	HAL_TIM_Base_Start(htim);
 8000ef2:	6838      	ldr	r0, [r7, #0]
 8000ef4:	f005 fba8 	bl	8006648 <HAL_TIM_Base_Start>
    //HAL_ADC_Start(hadc);
}
 8000ef8:	bf00      	nop
 8000efa:	3710      	adds	r7, #16
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	0800aa40 	.word	0x0800aa40
 8000f04:	0800aa5c 	.word	0x0800aa5c

08000f08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b08e      	sub	sp, #56	@ 0x38
 8000f0c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f0e:	f000 ffa0 	bl	8001e52 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f12:	f000 f84d 	bl	8000fb0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f16:	f000 faa5 	bl	8001464 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f1a:	f000 fa69 	bl	80013f0 <MX_DMA_Init>
  MX_ADC1_Init();
 8000f1e:	f000 f899 	bl	8001054 <MX_ADC1_Init>
  MX_DAC1_Init();
 8000f22:	f000 f90f 	bl	8001144 <MX_DAC1_Init>
  MX_TIM2_Init();
 8000f26:	f000 f9c9 	bl	80012bc <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000f2a:	f000 fa15 	bl	8001358 <MX_USART1_UART_Init>
  MX_DFSDM1_Init();
 8000f2e:	f000 f93d 	bl	80011ac <MX_DFSDM1_Init>
  MX_OPAMP1_Init();
 8000f32:	f000 f9a1 	bl	8001278 <MX_OPAMP1_Init>
  /* USER CODE BEGIN 2 */

	hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000f36:	4b17      	ldr	r3, [pc, #92]	@ (8000f94 <main+0x8c>)
 8000f38:	2220      	movs	r2, #32
 8000f3a:	61da      	str	r2, [r3, #28]
	inputJack_Init(&hadc1, &htim2);
 8000f3c:	4916      	ldr	r1, [pc, #88]	@ (8000f98 <main+0x90>)
 8000f3e:	4817      	ldr	r0, [pc, #92]	@ (8000f9c <main+0x94>)
 8000f40:	f7ff ffc2 	bl	8000ec8 <inputJack_Init>
	//inputJack_DMASampleBuffer(&hadc1, adc_buffer, BUFFER_SIZE);

	HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter2, mic_buffer, BUFFER_SIZE);
 8000f44:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000f48:	4915      	ldr	r1, [pc, #84]	@ (8000fa0 <main+0x98>)
 8000f4a:	4816      	ldr	r0, [pc, #88]	@ (8000fa4 <main+0x9c>)
 8000f4c:	f002 feac 	bl	8003ca8 <HAL_DFSDM_FilterRegularStart_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		char msg[50];
		for (int i = 0; i < BUFFER_SIZE; i++) {
 8000f50:	2300      	movs	r3, #0
 8000f52:	637b      	str	r3, [r7, #52]	@ 0x34
 8000f54:	e017      	b.n	8000f86 <main+0x7e>
			// Format the message with the current ADC value
			sprintf(msg, "Mic[%d],%d\r\n", i, mic_buffer[i]);
 8000f56:	4a12      	ldr	r2, [pc, #72]	@ (8000fa0 <main+0x98>)
 8000f58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f5e:	4638      	mov	r0, r7
 8000f60:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000f62:	4911      	ldr	r1, [pc, #68]	@ (8000fa8 <main+0xa0>)
 8000f64:	f007 fc34 	bl	80087d0 <siprintf>

			// Send the message over UART
			HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8000f68:	463b      	mov	r3, r7
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f7ff f998 	bl	80002a0 <strlen>
 8000f70:	4603      	mov	r3, r0
 8000f72:	b29a      	uxth	r2, r3
 8000f74:	4639      	mov	r1, r7
 8000f76:	f04f 33ff 	mov.w	r3, #4294967295
 8000f7a:	480c      	ldr	r0, [pc, #48]	@ (8000fac <main+0xa4>)
 8000f7c:	f006 f804 	bl	8006f88 <HAL_UART_Transmit>
		for (int i = 0; i < BUFFER_SIZE; i++) {
 8000f80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f82:	3301      	adds	r3, #1
 8000f84:	637b      	str	r3, [r7, #52]	@ 0x34
 8000f86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f88:	f64b 327f 	movw	r2, #47999	@ 0xbb7f
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	dde2      	ble.n	8000f56 <main+0x4e>
	{
 8000f90:	e7de      	b.n	8000f50 <main+0x48>
 8000f92:	bf00      	nop
 8000f94:	20000258 	.word	0x20000258
 8000f98:	2000044c 	.word	0x2000044c
 8000f9c:	200001f0 	.word	0x200001f0
 8000fa0:	2000052c 	.word	0x2000052c
 8000fa4:	2000032c 	.word	0x2000032c
 8000fa8:	0800aaec 	.word	0x0800aaec
 8000fac:	20000498 	.word	0x20000498

08000fb0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b096      	sub	sp, #88	@ 0x58
 8000fb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fb6:	f107 0314 	add.w	r3, r7, #20
 8000fba:	2244      	movs	r2, #68	@ 0x44
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f007 fcfe 	bl	80089c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fc4:	463b      	mov	r3, r7
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	601a      	str	r2, [r3, #0]
 8000fca:	605a      	str	r2, [r3, #4]
 8000fcc:	609a      	str	r2, [r3, #8]
 8000fce:	60da      	str	r2, [r3, #12]
 8000fd0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000fd2:	2000      	movs	r0, #0
 8000fd4:	f003 fe4c 	bl	8004c70 <HAL_PWREx_ControlVoltageScaling>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000fde:	f000 fa93 	bl	8001508 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000fe2:	2310      	movs	r3, #16
 8000fe4:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000fea:	2300      	movs	r3, #0
 8000fec:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_10;
 8000fee:	23a0      	movs	r3, #160	@ 0xa0
 8000ff0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ff2:	2302      	movs	r3, #2
 8000ff4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 15;
 8000ffe:	230f      	movs	r3, #15
 8001000:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001002:	2302      	movs	r3, #2
 8001004:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001006:	2302      	movs	r3, #2
 8001008:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800100a:	2302      	movs	r3, #2
 800100c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800100e:	f107 0314 	add.w	r3, r7, #20
 8001012:	4618      	mov	r0, r3
 8001014:	f003 fed0 	bl	8004db8 <HAL_RCC_OscConfig>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800101e:	f000 fa73 	bl	8001508 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001022:	230f      	movs	r3, #15
 8001024:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001026:	2303      	movs	r3, #3
 8001028:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800102a:	2300      	movs	r3, #0
 800102c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800102e:	2300      	movs	r3, #0
 8001030:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001032:	2300      	movs	r3, #0
 8001034:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001036:	463b      	mov	r3, r7
 8001038:	2105      	movs	r1, #5
 800103a:	4618      	mov	r0, r3
 800103c:	f004 fad6 	bl	80055ec <HAL_RCC_ClockConfig>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001046:	f000 fa5f 	bl	8001508 <Error_Handler>
  }
}
 800104a:	bf00      	nop
 800104c:	3758      	adds	r7, #88	@ 0x58
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
	...

08001054 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b088      	sub	sp, #32
 8001058:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800105a:	f107 0308 	add.w	r3, r7, #8
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	605a      	str	r2, [r3, #4]
 8001064:	609a      	str	r2, [r3, #8]
 8001066:	60da      	str	r2, [r3, #12]
 8001068:	611a      	str	r2, [r3, #16]
 800106a:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN ADC1_Init 1 */
	__HAL_RCC_ADC_CLK_ENABLE();
 800106c:	4b31      	ldr	r3, [pc, #196]	@ (8001134 <MX_ADC1_Init+0xe0>)
 800106e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001070:	4a30      	ldr	r2, [pc, #192]	@ (8001134 <MX_ADC1_Init+0xe0>)
 8001072:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001076:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001078:	4b2e      	ldr	r3, [pc, #184]	@ (8001134 <MX_ADC1_Init+0xe0>)
 800107a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800107c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001080:	607b      	str	r3, [r7, #4]
 8001082:	687b      	ldr	r3, [r7, #4]
  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001084:	4b2c      	ldr	r3, [pc, #176]	@ (8001138 <MX_ADC1_Init+0xe4>)
 8001086:	4a2d      	ldr	r2, [pc, #180]	@ (800113c <MX_ADC1_Init+0xe8>)
 8001088:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800108a:	4b2b      	ldr	r3, [pc, #172]	@ (8001138 <MX_ADC1_Init+0xe4>)
 800108c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001090:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001092:	4b29      	ldr	r3, [pc, #164]	@ (8001138 <MX_ADC1_Init+0xe4>)
 8001094:	2200      	movs	r2, #0
 8001096:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001098:	4b27      	ldr	r3, [pc, #156]	@ (8001138 <MX_ADC1_Init+0xe4>)
 800109a:	2200      	movs	r2, #0
 800109c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800109e:	4b26      	ldr	r3, [pc, #152]	@ (8001138 <MX_ADC1_Init+0xe4>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010a4:	4b24      	ldr	r3, [pc, #144]	@ (8001138 <MX_ADC1_Init+0xe4>)
 80010a6:	2204      	movs	r2, #4
 80010a8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80010aa:	4b23      	ldr	r3, [pc, #140]	@ (8001138 <MX_ADC1_Init+0xe4>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80010b0:	4b21      	ldr	r3, [pc, #132]	@ (8001138 <MX_ADC1_Init+0xe4>)
 80010b2:	2201      	movs	r2, #1
 80010b4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80010b6:	4b20      	ldr	r3, [pc, #128]	@ (8001138 <MX_ADC1_Init+0xe4>)
 80010b8:	2201      	movs	r2, #1
 80010ba:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001138 <MX_ADC1_Init+0xe4>)
 80010be:	2200      	movs	r2, #0
 80010c0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 80010c4:	4b1c      	ldr	r3, [pc, #112]	@ (8001138 <MX_ADC1_Init+0xe4>)
 80010c6:	f44f 62d8 	mov.w	r2, #1728	@ 0x6c0
 80010ca:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80010cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001138 <MX_ADC1_Init+0xe4>)
 80010ce:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80010d4:	4b18      	ldr	r3, [pc, #96]	@ (8001138 <MX_ADC1_Init+0xe4>)
 80010d6:	2201      	movs	r2, #1
 80010d8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80010dc:	4b16      	ldr	r3, [pc, #88]	@ (8001138 <MX_ADC1_Init+0xe4>)
 80010de:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80010e2:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80010e4:	4b14      	ldr	r3, [pc, #80]	@ (8001138 <MX_ADC1_Init+0xe4>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010ec:	4812      	ldr	r0, [pc, #72]	@ (8001138 <MX_ADC1_Init+0xe4>)
 80010ee:	f001 f935 	bl	800235c <HAL_ADC_Init>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 80010f8:	f000 fa06 	bl	8001508 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80010fc:	4b10      	ldr	r3, [pc, #64]	@ (8001140 <MX_ADC1_Init+0xec>)
 80010fe:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001100:	2306      	movs	r3, #6
 8001102:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001104:	2300      	movs	r3, #0
 8001106:	613b      	str	r3, [r7, #16]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001108:	237f      	movs	r3, #127	@ 0x7f
 800110a:	617b      	str	r3, [r7, #20]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800110c:	2304      	movs	r3, #4
 800110e:	61bb      	str	r3, [r7, #24]
  sConfig.Offset = 0;
 8001110:	2300      	movs	r3, #0
 8001112:	61fb      	str	r3, [r7, #28]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001114:	f107 0308 	add.w	r3, r7, #8
 8001118:	4619      	mov	r1, r3
 800111a:	4807      	ldr	r0, [pc, #28]	@ (8001138 <MX_ADC1_Init+0xe4>)
 800111c:	f001 fc36 	bl	800298c <HAL_ADC_ConfigChannel>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <MX_ADC1_Init+0xd6>
  {
    Error_Handler();
 8001126:	f000 f9ef 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800112a:	bf00      	nop
 800112c:	3720      	adds	r7, #32
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	40021000 	.word	0x40021000
 8001138:	200001f0 	.word	0x200001f0
 800113c:	50040000 	.word	0x50040000
 8001140:	08600004 	.word	0x08600004

08001144 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b08a      	sub	sp, #40	@ 0x28
 8001148:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800114a:	463b      	mov	r3, r7
 800114c:	2228      	movs	r2, #40	@ 0x28
 800114e:	2100      	movs	r1, #0
 8001150:	4618      	mov	r0, r3
 8001152:	f007 fc35 	bl	80089c0 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001156:	4b13      	ldr	r3, [pc, #76]	@ (80011a4 <MX_DAC1_Init+0x60>)
 8001158:	4a13      	ldr	r2, [pc, #76]	@ (80011a8 <MX_DAC1_Init+0x64>)
 800115a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 800115c:	4811      	ldr	r0, [pc, #68]	@ (80011a4 <MX_DAC1_Init+0x60>)
 800115e:	f002 fa40 	bl	80035e2 <HAL_DAC_Init>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001168:	f000 f9ce 	bl	8001508 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800116c:	2300      	movs	r3, #0
 800116e:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001170:	230a      	movs	r3, #10
 8001172:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8001174:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001178:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800117a:	2300      	movs	r3, #0
 800117c:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800117e:	2300      	movs	r3, #0
 8001180:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001182:	2300      	movs	r3, #0
 8001184:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001186:	463b      	mov	r3, r7
 8001188:	2200      	movs	r2, #0
 800118a:	4619      	mov	r1, r3
 800118c:	4805      	ldr	r0, [pc, #20]	@ (80011a4 <MX_DAC1_Init+0x60>)
 800118e:	f002 fa4b 	bl	8003628 <HAL_DAC_ConfigChannel>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8001198:	f000 f9b6 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800119c:	bf00      	nop
 800119e:	3728      	adds	r7, #40	@ 0x28
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	200002b8 	.word	0x200002b8
 80011a8:	40007400 	.word	0x40007400

080011ac <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter2.Instance = DFSDM1_Filter2;
 80011b0:	4b2c      	ldr	r3, [pc, #176]	@ (8001264 <MX_DFSDM1_Init+0xb8>)
 80011b2:	4a2d      	ldr	r2, [pc, #180]	@ (8001268 <MX_DFSDM1_Init+0xbc>)
 80011b4:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter2.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 80011b6:	4b2b      	ldr	r3, [pc, #172]	@ (8001264 <MX_DFSDM1_Init+0xb8>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter2.Init.RegularParam.FastMode = ENABLE;
 80011bc:	4b29      	ldr	r3, [pc, #164]	@ (8001264 <MX_DFSDM1_Init+0xb8>)
 80011be:	2201      	movs	r2, #1
 80011c0:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter2.Init.RegularParam.DmaMode = ENABLE;
 80011c2:	4b28      	ldr	r3, [pc, #160]	@ (8001264 <MX_DFSDM1_Init+0xb8>)
 80011c4:	2201      	movs	r2, #1
 80011c6:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter2.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC4_ORDER;
 80011c8:	4b26      	ldr	r3, [pc, #152]	@ (8001264 <MX_DFSDM1_Init+0xb8>)
 80011ca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80011ce:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter2.Init.FilterParam.Oversampling = 64;
 80011d0:	4b24      	ldr	r3, [pc, #144]	@ (8001264 <MX_DFSDM1_Init+0xb8>)
 80011d2:	2240      	movs	r2, #64	@ 0x40
 80011d4:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter2.Init.FilterParam.IntOversampling = 1;
 80011d6:	4b23      	ldr	r3, [pc, #140]	@ (8001264 <MX_DFSDM1_Init+0xb8>)
 80011d8:	2201      	movs	r2, #1
 80011da:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter2) != HAL_OK)
 80011dc:	4821      	ldr	r0, [pc, #132]	@ (8001264 <MX_DFSDM1_Init+0xb8>)
 80011de:	f002 fc43 	bl	8003a68 <HAL_DFSDM_FilterInit>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <MX_DFSDM1_Init+0x40>
  {
    Error_Handler();
 80011e8:	f000 f98e 	bl	8001508 <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 80011ec:	4b1f      	ldr	r3, [pc, #124]	@ (800126c <MX_DFSDM1_Init+0xc0>)
 80011ee:	4a20      	ldr	r2, [pc, #128]	@ (8001270 <MX_DFSDM1_Init+0xc4>)
 80011f0:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 80011f2:	4b1e      	ldr	r3, [pc, #120]	@ (800126c <MX_DFSDM1_Init+0xc0>)
 80011f4:	2201      	movs	r2, #1
 80011f6:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_AUDIO;
 80011f8:	4b1c      	ldr	r3, [pc, #112]	@ (800126c <MX_DFSDM1_Init+0xc0>)
 80011fa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011fe:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 20;
 8001200:	4b1a      	ldr	r3, [pc, #104]	@ (800126c <MX_DFSDM1_Init+0xc0>)
 8001202:	2214      	movs	r2, #20
 8001204:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8001206:	4b19      	ldr	r3, [pc, #100]	@ (800126c <MX_DFSDM1_Init+0xc0>)
 8001208:	2200      	movs	r2, #0
 800120a:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800120c:	4b17      	ldr	r3, [pc, #92]	@ (800126c <MX_DFSDM1_Init+0xc0>)
 800120e:	2200      	movs	r2, #0
 8001210:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8001212:	4b16      	ldr	r3, [pc, #88]	@ (800126c <MX_DFSDM1_Init+0xc0>)
 8001214:	2200      	movs	r2, #0
 8001216:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_FALLING;
 8001218:	4b14      	ldr	r3, [pc, #80]	@ (800126c <MX_DFSDM1_Init+0xc0>)
 800121a:	2201      	movs	r2, #1
 800121c:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 800121e:	4b13      	ldr	r3, [pc, #76]	@ (800126c <MX_DFSDM1_Init+0xc0>)
 8001220:	2204      	movs	r2, #4
 8001222:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8001224:	4b11      	ldr	r3, [pc, #68]	@ (800126c <MX_DFSDM1_Init+0xc0>)
 8001226:	2200      	movs	r2, #0
 8001228:	625a      	str	r2, [r3, #36]	@ 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 800122a:	4b10      	ldr	r3, [pc, #64]	@ (800126c <MX_DFSDM1_Init+0xc0>)
 800122c:	2201      	movs	r2, #1
 800122e:	629a      	str	r2, [r3, #40]	@ 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 8001230:	4b0e      	ldr	r3, [pc, #56]	@ (800126c <MX_DFSDM1_Init+0xc0>)
 8001232:	2200      	movs	r2, #0
 8001234:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 8001236:	4b0d      	ldr	r3, [pc, #52]	@ (800126c <MX_DFSDM1_Init+0xc0>)
 8001238:	2200      	movs	r2, #0
 800123a:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 800123c:	480b      	ldr	r0, [pc, #44]	@ (800126c <MX_DFSDM1_Init+0xc0>)
 800123e:	f002 fb3f 	bl	80038c0 <HAL_DFSDM_ChannelInit>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <MX_DFSDM1_Init+0xa0>
  {
    Error_Handler();
 8001248:	f000 f95e 	bl	8001508 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter2, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 800124c:	2201      	movs	r2, #1
 800124e:	4909      	ldr	r1, [pc, #36]	@ (8001274 <MX_DFSDM1_Init+0xc8>)
 8001250:	4804      	ldr	r0, [pc, #16]	@ (8001264 <MX_DFSDM1_Init+0xb8>)
 8001252:	f002 fce3 	bl	8003c1c <HAL_DFSDM_FilterConfigRegChannel>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <MX_DFSDM1_Init+0xb4>
  {
    Error_Handler();
 800125c:	f000 f954 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8001260:	bf00      	nop
 8001262:	bd80      	pop	{r7, pc}
 8001264:	2000032c 	.word	0x2000032c
 8001268:	40016200 	.word	0x40016200
 800126c:	20000380 	.word	0x20000380
 8001270:	40016040 	.word	0x40016040
 8001274:	00020004 	.word	0x00020004

08001278 <MX_OPAMP1_Init>:
  * @brief OPAMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP1_Init(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 800127c:	4b0d      	ldr	r3, [pc, #52]	@ (80012b4 <MX_OPAMP1_Init+0x3c>)
 800127e:	4a0e      	ldr	r2, [pc, #56]	@ (80012b8 <MX_OPAMP1_Init+0x40>)
 8001280:	601a      	str	r2, [r3, #0]
  hopamp1.Init.PowerSupplyRange = OPAMP_POWERSUPPLY_LOW;
 8001282:	4b0c      	ldr	r3, [pc, #48]	@ (80012b4 <MX_OPAMP1_Init+0x3c>)
 8001284:	2200      	movs	r2, #0
 8001286:	605a      	str	r2, [r3, #4]
  hopamp1.Init.Mode = OPAMP_FOLLOWER_MODE;
 8001288:	4b0a      	ldr	r3, [pc, #40]	@ (80012b4 <MX_OPAMP1_Init+0x3c>)
 800128a:	220c      	movs	r2, #12
 800128c:	60da      	str	r2, [r3, #12]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 800128e:	4b09      	ldr	r3, [pc, #36]	@ (80012b4 <MX_OPAMP1_Init+0x3c>)
 8001290:	2200      	movs	r2, #0
 8001292:	615a      	str	r2, [r3, #20]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_LOWPOWER;
 8001294:	4b07      	ldr	r3, [pc, #28]	@ (80012b4 <MX_OPAMP1_Init+0x3c>)
 8001296:	2202      	movs	r2, #2
 8001298:	609a      	str	r2, [r3, #8]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 800129a:	4b06      	ldr	r3, [pc, #24]	@ (80012b4 <MX_OPAMP1_Init+0x3c>)
 800129c:	2200      	movs	r2, #0
 800129e:	61da      	str	r2, [r3, #28]
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 80012a0:	4804      	ldr	r0, [pc, #16]	@ (80012b4 <MX_OPAMP1_Init+0x3c>)
 80012a2:	f003 fbef 	bl	8004a84 <HAL_OPAMP_Init>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_OPAMP1_Init+0x38>
  {
    Error_Handler();
 80012ac:	f000 f92c 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 80012b0:	bf00      	nop
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	20000418 	.word	0x20000418
 80012b8:	40007800 	.word	0x40007800

080012bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b088      	sub	sp, #32
 80012c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012c2:	f107 0310 	add.w	r3, r7, #16
 80012c6:	2200      	movs	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	605a      	str	r2, [r3, #4]
 80012cc:	609a      	str	r2, [r3, #8]
 80012ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012d0:	1d3b      	adds	r3, r7, #4
 80012d2:	2200      	movs	r2, #0
 80012d4:	601a      	str	r2, [r3, #0]
 80012d6:	605a      	str	r2, [r3, #4]
 80012d8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80012da:	4b1e      	ldr	r3, [pc, #120]	@ (8001354 <MX_TIM2_Init+0x98>)
 80012dc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012e0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80012e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001354 <MX_TIM2_Init+0x98>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001354 <MX_TIM2_Init+0x98>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2499;
 80012ee:	4b19      	ldr	r3, [pc, #100]	@ (8001354 <MX_TIM2_Init+0x98>)
 80012f0:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 80012f4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012f6:	4b17      	ldr	r3, [pc, #92]	@ (8001354 <MX_TIM2_Init+0x98>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012fc:	4b15      	ldr	r3, [pc, #84]	@ (8001354 <MX_TIM2_Init+0x98>)
 80012fe:	2200      	movs	r2, #0
 8001300:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001302:	4814      	ldr	r0, [pc, #80]	@ (8001354 <MX_TIM2_Init+0x98>)
 8001304:	f005 f948 	bl	8006598 <HAL_TIM_Base_Init>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800130e:	f000 f8fb 	bl	8001508 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001312:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001316:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001318:	f107 0310 	add.w	r3, r7, #16
 800131c:	4619      	mov	r1, r3
 800131e:	480d      	ldr	r0, [pc, #52]	@ (8001354 <MX_TIM2_Init+0x98>)
 8001320:	f005 fb01 	bl	8006926 <HAL_TIM_ConfigClockSource>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800132a:	f000 f8ed 	bl	8001508 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800132e:	2320      	movs	r3, #32
 8001330:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001332:	2300      	movs	r3, #0
 8001334:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001336:	1d3b      	adds	r3, r7, #4
 8001338:	4619      	mov	r1, r3
 800133a:	4806      	ldr	r0, [pc, #24]	@ (8001354 <MX_TIM2_Init+0x98>)
 800133c:	f005 fd2e 	bl	8006d9c <HAL_TIMEx_MasterConfigSynchronization>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001346:	f000 f8df 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800134a:	bf00      	nop
 800134c:	3720      	adds	r7, #32
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	2000044c 	.word	0x2000044c

08001358 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800135c:	4b22      	ldr	r3, [pc, #136]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 800135e:	4a23      	ldr	r2, [pc, #140]	@ (80013ec <MX_USART1_UART_Init+0x94>)
 8001360:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001362:	4b21      	ldr	r3, [pc, #132]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 8001364:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001368:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800136a:	4b1f      	ldr	r3, [pc, #124]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 800136c:	2200      	movs	r2, #0
 800136e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001370:	4b1d      	ldr	r3, [pc, #116]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 8001372:	2200      	movs	r2, #0
 8001374:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001376:	4b1c      	ldr	r3, [pc, #112]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 8001378:	2200      	movs	r2, #0
 800137a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800137c:	4b1a      	ldr	r3, [pc, #104]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 800137e:	220c      	movs	r2, #12
 8001380:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001382:	4b19      	ldr	r3, [pc, #100]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 8001384:	2200      	movs	r2, #0
 8001386:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001388:	4b17      	ldr	r3, [pc, #92]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 800138a:	2200      	movs	r2, #0
 800138c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800138e:	4b16      	ldr	r3, [pc, #88]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 8001390:	2200      	movs	r2, #0
 8001392:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001394:	4b14      	ldr	r3, [pc, #80]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 8001396:	2200      	movs	r2, #0
 8001398:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800139a:	4b13      	ldr	r3, [pc, #76]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 800139c:	2200      	movs	r2, #0
 800139e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80013a0:	4811      	ldr	r0, [pc, #68]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 80013a2:	f005 fda1 	bl	8006ee8 <HAL_UART_Init>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80013ac:	f000 f8ac 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013b0:	2100      	movs	r1, #0
 80013b2:	480d      	ldr	r0, [pc, #52]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 80013b4:	f006 fbca 	bl	8007b4c <HAL_UARTEx_SetTxFifoThreshold>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80013be:	f000 f8a3 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80013c2:	2100      	movs	r1, #0
 80013c4:	4808      	ldr	r0, [pc, #32]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 80013c6:	f006 fbff 	bl	8007bc8 <HAL_UARTEx_SetRxFifoThreshold>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80013d0:	f000 f89a 	bl	8001508 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80013d4:	4804      	ldr	r0, [pc, #16]	@ (80013e8 <MX_USART1_UART_Init+0x90>)
 80013d6:	f006 fb80 	bl	8007ada <HAL_UARTEx_DisableFifoMode>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80013e0:	f000 f892 	bl	8001508 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80013e4:	bf00      	nop
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	20000498 	.word	0x20000498
 80013ec:	40013800 	.word	0x40013800

080013f0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80013f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001460 <MX_DMA_Init+0x70>)
 80013f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80013fa:	4a19      	ldr	r2, [pc, #100]	@ (8001460 <MX_DMA_Init+0x70>)
 80013fc:	f043 0304 	orr.w	r3, r3, #4
 8001400:	6493      	str	r3, [r2, #72]	@ 0x48
 8001402:	4b17      	ldr	r3, [pc, #92]	@ (8001460 <MX_DMA_Init+0x70>)
 8001404:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001406:	f003 0304 	and.w	r3, r3, #4
 800140a:	607b      	str	r3, [r7, #4]
 800140c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800140e:	4b14      	ldr	r3, [pc, #80]	@ (8001460 <MX_DMA_Init+0x70>)
 8001410:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001412:	4a13      	ldr	r2, [pc, #76]	@ (8001460 <MX_DMA_Init+0x70>)
 8001414:	f043 0301 	orr.w	r3, r3, #1
 8001418:	6493      	str	r3, [r2, #72]	@ 0x48
 800141a:	4b11      	ldr	r3, [pc, #68]	@ (8001460 <MX_DMA_Init+0x70>)
 800141c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800141e:	f003 0301 	and.w	r3, r3, #1
 8001422:	603b      	str	r3, [r7, #0]
 8001424:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001426:	2200      	movs	r2, #0
 8001428:	2100      	movs	r1, #0
 800142a:	200b      	movs	r0, #11
 800142c:	f002 f8a3 	bl	8003576 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001430:	200b      	movs	r0, #11
 8001432:	f002 f8bc 	bl	80035ae <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001436:	2200      	movs	r2, #0
 8001438:	2100      	movs	r1, #0
 800143a:	200c      	movs	r0, #12
 800143c:	f002 f89b 	bl	8003576 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001440:	200c      	movs	r0, #12
 8001442:	f002 f8b4 	bl	80035ae <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001446:	2200      	movs	r2, #0
 8001448:	2100      	movs	r1, #0
 800144a:	200d      	movs	r0, #13
 800144c:	f002 f893 	bl	8003576 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001450:	200d      	movs	r0, #13
 8001452:	f002 f8ac 	bl	80035ae <HAL_NVIC_EnableIRQ>

}
 8001456:	bf00      	nop
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	40021000 	.word	0x40021000

08001464 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b08a      	sub	sp, #40	@ 0x28
 8001468:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800146a:	f107 0314 	add.w	r3, r7, #20
 800146e:	2200      	movs	r2, #0
 8001470:	601a      	str	r2, [r3, #0]
 8001472:	605a      	str	r2, [r3, #4]
 8001474:	609a      	str	r2, [r3, #8]
 8001476:	60da      	str	r2, [r3, #12]
 8001478:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800147a:	4b21      	ldr	r3, [pc, #132]	@ (8001500 <MX_GPIO_Init+0x9c>)
 800147c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800147e:	4a20      	ldr	r2, [pc, #128]	@ (8001500 <MX_GPIO_Init+0x9c>)
 8001480:	f043 0304 	orr.w	r3, r3, #4
 8001484:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001486:	4b1e      	ldr	r3, [pc, #120]	@ (8001500 <MX_GPIO_Init+0x9c>)
 8001488:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800148a:	f003 0304 	and.w	r3, r3, #4
 800148e:	613b      	str	r3, [r7, #16]
 8001490:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001492:	4b1b      	ldr	r3, [pc, #108]	@ (8001500 <MX_GPIO_Init+0x9c>)
 8001494:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001496:	4a1a      	ldr	r2, [pc, #104]	@ (8001500 <MX_GPIO_Init+0x9c>)
 8001498:	f043 0301 	orr.w	r3, r3, #1
 800149c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800149e:	4b18      	ldr	r3, [pc, #96]	@ (8001500 <MX_GPIO_Init+0x9c>)
 80014a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a2:	f003 0301 	and.w	r3, r3, #1
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014aa:	4b15      	ldr	r3, [pc, #84]	@ (8001500 <MX_GPIO_Init+0x9c>)
 80014ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ae:	4a14      	ldr	r2, [pc, #80]	@ (8001500 <MX_GPIO_Init+0x9c>)
 80014b0:	f043 0310 	orr.w	r3, r3, #16
 80014b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014b6:	4b12      	ldr	r3, [pc, #72]	@ (8001500 <MX_GPIO_Init+0x9c>)
 80014b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ba:	f003 0310 	and.w	r3, r3, #16
 80014be:	60bb      	str	r3, [r7, #8]
 80014c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001500 <MX_GPIO_Init+0x9c>)
 80014c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001500 <MX_GPIO_Init+0x9c>)
 80014c8:	f043 0302 	orr.w	r3, r3, #2
 80014cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001500 <MX_GPIO_Init+0x9c>)
 80014d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014d2:	f003 0302 	and.w	r3, r3, #2
 80014d6:	607b      	str	r3, [r7, #4]
 80014d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80014da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014e0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80014e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e6:	2300      	movs	r3, #0
 80014e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014ea:	f107 0314 	add.w	r3, r7, #20
 80014ee:	4619      	mov	r1, r3
 80014f0:	4804      	ldr	r0, [pc, #16]	@ (8001504 <MX_GPIO_Init+0xa0>)
 80014f2:	f003 f935 	bl	8004760 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80014f6:	bf00      	nop
 80014f8:	3728      	adds	r7, #40	@ 0x28
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	40021000 	.word	0x40021000
 8001504:	48000800 	.word	0x48000800

08001508 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800150c:	b672      	cpsid	i
}
 800150e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001510:	bf00      	nop
 8001512:	e7fd      	b.n	8001510 <Error_Handler+0x8>

08001514 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001514:	b480      	push	{r7}
 8001516:	b083      	sub	sp, #12
 8001518:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800151a:	4b0f      	ldr	r3, [pc, #60]	@ (8001558 <HAL_MspInit+0x44>)
 800151c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800151e:	4a0e      	ldr	r2, [pc, #56]	@ (8001558 <HAL_MspInit+0x44>)
 8001520:	f043 0301 	orr.w	r3, r3, #1
 8001524:	6613      	str	r3, [r2, #96]	@ 0x60
 8001526:	4b0c      	ldr	r3, [pc, #48]	@ (8001558 <HAL_MspInit+0x44>)
 8001528:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800152a:	f003 0301 	and.w	r3, r3, #1
 800152e:	607b      	str	r3, [r7, #4]
 8001530:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001532:	4b09      	ldr	r3, [pc, #36]	@ (8001558 <HAL_MspInit+0x44>)
 8001534:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001536:	4a08      	ldr	r2, [pc, #32]	@ (8001558 <HAL_MspInit+0x44>)
 8001538:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800153c:	6593      	str	r3, [r2, #88]	@ 0x58
 800153e:	4b06      	ldr	r3, [pc, #24]	@ (8001558 <HAL_MspInit+0x44>)
 8001540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001542:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001546:	603b      	str	r3, [r7, #0]
 8001548:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800154a:	bf00      	nop
 800154c:	370c      	adds	r7, #12
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
 8001556:	bf00      	nop
 8001558:	40021000 	.word	0x40021000

0800155c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b0ae      	sub	sp, #184	@ 0xb8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001564:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001568:	2200      	movs	r2, #0
 800156a:	601a      	str	r2, [r3, #0]
 800156c:	605a      	str	r2, [r3, #4]
 800156e:	609a      	str	r2, [r3, #8]
 8001570:	60da      	str	r2, [r3, #12]
 8001572:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001574:	f107 0310 	add.w	r3, r7, #16
 8001578:	2294      	movs	r2, #148	@ 0x94
 800157a:	2100      	movs	r1, #0
 800157c:	4618      	mov	r0, r3
 800157e:	f007 fa1f 	bl	80089c0 <memset>
  if(hadc->Instance==ADC1)
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a39      	ldr	r2, [pc, #228]	@ (800166c <HAL_ADC_MspInit+0x110>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d16a      	bne.n	8001662 <HAL_ADC_MspInit+0x106>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800158c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001590:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8001592:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8001596:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800159a:	f107 0310 	add.w	r3, r7, #16
 800159e:	4618      	mov	r0, r3
 80015a0:	f004 fae2 	bl	8005b68 <HAL_RCCEx_PeriphCLKConfig>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 80015aa:	f7ff ffad 	bl	8001508 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80015ae:	4b30      	ldr	r3, [pc, #192]	@ (8001670 <HAL_ADC_MspInit+0x114>)
 80015b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015b2:	4a2f      	ldr	r2, [pc, #188]	@ (8001670 <HAL_ADC_MspInit+0x114>)
 80015b4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80015b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015ba:	4b2d      	ldr	r3, [pc, #180]	@ (8001670 <HAL_ADC_MspInit+0x114>)
 80015bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80015c2:	60fb      	str	r3, [r7, #12]
 80015c4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015c6:	4b2a      	ldr	r3, [pc, #168]	@ (8001670 <HAL_ADC_MspInit+0x114>)
 80015c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ca:	4a29      	ldr	r2, [pc, #164]	@ (8001670 <HAL_ADC_MspInit+0x114>)
 80015cc:	f043 0304 	orr.w	r3, r3, #4
 80015d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015d2:	4b27      	ldr	r3, [pc, #156]	@ (8001670 <HAL_ADC_MspInit+0x114>)
 80015d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015d6:	f003 0304 	and.w	r3, r3, #4
 80015da:	60bb      	str	r3, [r7, #8]
 80015dc:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80015de:	2302      	movs	r3, #2
 80015e0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80015e4:	230b      	movs	r3, #11
 80015e6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ea:	2300      	movs	r3, #0
 80015ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015f0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80015f4:	4619      	mov	r1, r3
 80015f6:	481f      	ldr	r0, [pc, #124]	@ (8001674 <HAL_ADC_MspInit+0x118>)
 80015f8:	f003 f8b2 	bl	8004760 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel2;
 80015fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001678 <HAL_ADC_MspInit+0x11c>)
 80015fe:	4a1f      	ldr	r2, [pc, #124]	@ (800167c <HAL_ADC_MspInit+0x120>)
 8001600:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001602:	4b1d      	ldr	r3, [pc, #116]	@ (8001678 <HAL_ADC_MspInit+0x11c>)
 8001604:	2205      	movs	r2, #5
 8001606:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001608:	4b1b      	ldr	r3, [pc, #108]	@ (8001678 <HAL_ADC_MspInit+0x11c>)
 800160a:	2200      	movs	r2, #0
 800160c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800160e:	4b1a      	ldr	r3, [pc, #104]	@ (8001678 <HAL_ADC_MspInit+0x11c>)
 8001610:	2200      	movs	r2, #0
 8001612:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001614:	4b18      	ldr	r3, [pc, #96]	@ (8001678 <HAL_ADC_MspInit+0x11c>)
 8001616:	2280      	movs	r2, #128	@ 0x80
 8001618:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800161a:	4b17      	ldr	r3, [pc, #92]	@ (8001678 <HAL_ADC_MspInit+0x11c>)
 800161c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001620:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001622:	4b15      	ldr	r3, [pc, #84]	@ (8001678 <HAL_ADC_MspInit+0x11c>)
 8001624:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001628:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800162a:	4b13      	ldr	r3, [pc, #76]	@ (8001678 <HAL_ADC_MspInit+0x11c>)
 800162c:	2220      	movs	r2, #32
 800162e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001630:	4b11      	ldr	r3, [pc, #68]	@ (8001678 <HAL_ADC_MspInit+0x11c>)
 8001632:	2200      	movs	r2, #0
 8001634:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001636:	4810      	ldr	r0, [pc, #64]	@ (8001678 <HAL_ADC_MspInit+0x11c>)
 8001638:	f002 fe20 	bl	800427c <HAL_DMA_Init>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <HAL_ADC_MspInit+0xea>
    {
      Error_Handler();
 8001642:	f7ff ff61 	bl	8001508 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	4a0b      	ldr	r2, [pc, #44]	@ (8001678 <HAL_ADC_MspInit+0x11c>)
 800164a:	651a      	str	r2, [r3, #80]	@ 0x50
 800164c:	4a0a      	ldr	r2, [pc, #40]	@ (8001678 <HAL_ADC_MspInit+0x11c>)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8001652:	2200      	movs	r2, #0
 8001654:	2100      	movs	r1, #0
 8001656:	2012      	movs	r0, #18
 8001658:	f001 ff8d 	bl	8003576 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 800165c:	2012      	movs	r0, #18
 800165e:	f001 ffa6 	bl	80035ae <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001662:	bf00      	nop
 8001664:	37b8      	adds	r7, #184	@ 0xb8
 8001666:	46bd      	mov	sp, r7
 8001668:	bd80      	pop	{r7, pc}
 800166a:	bf00      	nop
 800166c:	50040000 	.word	0x50040000
 8001670:	40021000 	.word	0x40021000
 8001674:	48000800 	.word	0x48000800
 8001678:	20000258 	.word	0x20000258
 800167c:	4002001c 	.word	0x4002001c

08001680 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b08a      	sub	sp, #40	@ 0x28
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001688:	f107 0314 	add.w	r3, r7, #20
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]
 8001690:	605a      	str	r2, [r3, #4]
 8001692:	609a      	str	r2, [r3, #8]
 8001694:	60da      	str	r2, [r3, #12]
 8001696:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4a2b      	ldr	r2, [pc, #172]	@ (800174c <HAL_DAC_MspInit+0xcc>)
 800169e:	4293      	cmp	r3, r2
 80016a0:	d14f      	bne.n	8001742 <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80016a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001750 <HAL_DAC_MspInit+0xd0>)
 80016a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016a6:	4a2a      	ldr	r2, [pc, #168]	@ (8001750 <HAL_DAC_MspInit+0xd0>)
 80016a8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80016ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80016ae:	4b28      	ldr	r3, [pc, #160]	@ (8001750 <HAL_DAC_MspInit+0xd0>)
 80016b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80016b6:	613b      	str	r3, [r7, #16]
 80016b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ba:	4b25      	ldr	r3, [pc, #148]	@ (8001750 <HAL_DAC_MspInit+0xd0>)
 80016bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016be:	4a24      	ldr	r2, [pc, #144]	@ (8001750 <HAL_DAC_MspInit+0xd0>)
 80016c0:	f043 0301 	orr.w	r3, r3, #1
 80016c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016c6:	4b22      	ldr	r3, [pc, #136]	@ (8001750 <HAL_DAC_MspInit+0xd0>)
 80016c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	60fb      	str	r3, [r7, #12]
 80016d0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80016d2:	2310      	movs	r3, #16
 80016d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016d6:	2303      	movs	r3, #3
 80016d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016da:	2300      	movs	r3, #0
 80016dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016de:	f107 0314 	add.w	r3, r7, #20
 80016e2:	4619      	mov	r1, r3
 80016e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016e8:	f003 f83a 	bl	8004760 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 80016ec:	4b19      	ldr	r3, [pc, #100]	@ (8001754 <HAL_DAC_MspInit+0xd4>)
 80016ee:	4a1a      	ldr	r2, [pc, #104]	@ (8001758 <HAL_DAC_MspInit+0xd8>)
 80016f0:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 80016f2:	4b18      	ldr	r3, [pc, #96]	@ (8001754 <HAL_DAC_MspInit+0xd4>)
 80016f4:	2206      	movs	r2, #6
 80016f6:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80016f8:	4b16      	ldr	r3, [pc, #88]	@ (8001754 <HAL_DAC_MspInit+0xd4>)
 80016fa:	2210      	movs	r2, #16
 80016fc:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80016fe:	4b15      	ldr	r3, [pc, #84]	@ (8001754 <HAL_DAC_MspInit+0xd4>)
 8001700:	2200      	movs	r2, #0
 8001702:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001704:	4b13      	ldr	r3, [pc, #76]	@ (8001754 <HAL_DAC_MspInit+0xd4>)
 8001706:	2280      	movs	r2, #128	@ 0x80
 8001708:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800170a:	4b12      	ldr	r3, [pc, #72]	@ (8001754 <HAL_DAC_MspInit+0xd4>)
 800170c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001710:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001712:	4b10      	ldr	r3, [pc, #64]	@ (8001754 <HAL_DAC_MspInit+0xd4>)
 8001714:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001718:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 800171a:	4b0e      	ldr	r3, [pc, #56]	@ (8001754 <HAL_DAC_MspInit+0xd4>)
 800171c:	2220      	movs	r2, #32
 800171e:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001720:	4b0c      	ldr	r3, [pc, #48]	@ (8001754 <HAL_DAC_MspInit+0xd4>)
 8001722:	2200      	movs	r2, #0
 8001724:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8001726:	480b      	ldr	r0, [pc, #44]	@ (8001754 <HAL_DAC_MspInit+0xd4>)
 8001728:	f002 fda8 	bl	800427c <HAL_DMA_Init>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8001732:	f7ff fee9 	bl	8001508 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	4a06      	ldr	r2, [pc, #24]	@ (8001754 <HAL_DAC_MspInit+0xd4>)
 800173a:	609a      	str	r2, [r3, #8]
 800173c:	4a05      	ldr	r2, [pc, #20]	@ (8001754 <HAL_DAC_MspInit+0xd4>)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 8001742:	bf00      	nop
 8001744:	3728      	adds	r7, #40	@ 0x28
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	40007400 	.word	0x40007400
 8001750:	40021000 	.word	0x40021000
 8001754:	200002cc 	.word	0x200002cc
 8001758:	40020008 	.word	0x40020008

0800175c <HAL_DFSDM_FilterMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_filter: DFSDM_Filter handle pointer
* @retval None
*/
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b0ae      	sub	sp, #184	@ 0xb8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001764:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	605a      	str	r2, [r3, #4]
 800176e:	609a      	str	r2, [r3, #8]
 8001770:	60da      	str	r2, [r3, #12]
 8001772:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001774:	f107 0310 	add.w	r3, r7, #16
 8001778:	2294      	movs	r2, #148	@ 0x94
 800177a:	2100      	movs	r1, #0
 800177c:	4618      	mov	r0, r3
 800177e:	f007 f91f 	bl	80089c0 <memset>
  if(DFSDM1_Init == 0)
 8001782:	4b53      	ldr	r3, [pc, #332]	@ (80018d0 <HAL_DFSDM_FilterMspInit+0x174>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d166      	bne.n	8001858 <HAL_DFSDM_FilterMspInit+0xfc>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1AUDIO|RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_DFSDM1;
 800178a:	4b52      	ldr	r3, [pc, #328]	@ (80018d4 <HAL_DFSDM_FilterMspInit+0x178>)
 800178c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI2;
 800178e:	2320      	movs	r3, #32
 8001790:	67fb      	str	r3, [r7, #124]	@ 0x7c
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001792:	2300      	movs	r3, #0
 8001794:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    PeriphClkInit.Dfsdm1AudioClockSelection = RCC_DFSDM1AUDIOCLKSOURCE_SAI1;
 8001798:	2300      	movs	r3, #0
 800179a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    PeriphClkInit.PLLSAI2.PLLSAI2Source = RCC_PLLSOURCE_MSI;
 800179e:	2301      	movs	r3, #1
 80017a0:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI2.PLLSAI2M = 5;
 80017a2:	2305      	movs	r3, #5
 80017a4:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInit.PLLSAI2.PLLSAI2N = 48;
 80017a6:	2330      	movs	r3, #48	@ 0x30
 80017a8:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInit.PLLSAI2.PLLSAI2P = RCC_PLLP_DIV5;
 80017aa:	2305      	movs	r3, #5
 80017ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInit.PLLSAI2.PLLSAI2R = RCC_PLLR_DIV2;
 80017ae:	2302      	movs	r3, #2
 80017b0:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInit.PLLSAI2.PLLSAI2Q = RCC_PLLQ_DIV2;
 80017b2:	2302      	movs	r3, #2
 80017b4:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInit.PLLSAI2.PLLSAI2ClockOut = RCC_PLLSAI2_SAI2CLK;
 80017b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80017ba:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017bc:	f107 0310 	add.w	r3, r7, #16
 80017c0:	4618      	mov	r0, r3
 80017c2:	f004 f9d1 	bl	8005b68 <HAL_RCCEx_PeriphCLKConfig>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d001      	beq.n	80017d0 <HAL_DFSDM_FilterMspInit+0x74>
    {
      Error_Handler();
 80017cc:	f7ff fe9c 	bl	8001508 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 80017d0:	4b41      	ldr	r3, [pc, #260]	@ (80018d8 <HAL_DFSDM_FilterMspInit+0x17c>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	3301      	adds	r3, #1
 80017d6:	4a40      	ldr	r2, [pc, #256]	@ (80018d8 <HAL_DFSDM_FilterMspInit+0x17c>)
 80017d8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 80017da:	4b3f      	ldr	r3, [pc, #252]	@ (80018d8 <HAL_DFSDM_FilterMspInit+0x17c>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d10b      	bne.n	80017fa <HAL_DFSDM_FilterMspInit+0x9e>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 80017e2:	4b3e      	ldr	r3, [pc, #248]	@ (80018dc <HAL_DFSDM_FilterMspInit+0x180>)
 80017e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017e6:	4a3d      	ldr	r2, [pc, #244]	@ (80018dc <HAL_DFSDM_FilterMspInit+0x180>)
 80017e8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80017ec:	6613      	str	r3, [r2, #96]	@ 0x60
 80017ee:	4b3b      	ldr	r3, [pc, #236]	@ (80018dc <HAL_DFSDM_FilterMspInit+0x180>)
 80017f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017f2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80017f6:	60fb      	str	r3, [r7, #12]
 80017f8:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80017fa:	4b38      	ldr	r3, [pc, #224]	@ (80018dc <HAL_DFSDM_FilterMspInit+0x180>)
 80017fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017fe:	4a37      	ldr	r2, [pc, #220]	@ (80018dc <HAL_DFSDM_FilterMspInit+0x180>)
 8001800:	f043 0310 	orr.w	r3, r3, #16
 8001804:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001806:	4b35      	ldr	r3, [pc, #212]	@ (80018dc <HAL_DFSDM_FilterMspInit+0x180>)
 8001808:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800180a:	f003 0310 	and.w	r3, r3, #16
 800180e:	60bb      	str	r3, [r7, #8]
 8001810:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8001812:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8001816:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800181a:	2302      	movs	r3, #2
 800181c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001820:	2300      	movs	r3, #0
 8001822:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001826:	2300      	movs	r3, #0
 8001828:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800182c:	2306      	movs	r3, #6
 800182e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001832:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001836:	4619      	mov	r1, r3
 8001838:	4829      	ldr	r0, [pc, #164]	@ (80018e0 <HAL_DFSDM_FilterMspInit+0x184>)
 800183a:	f002 ff91 	bl	8004760 <HAL_GPIO_Init>

    /* DFSDM1 interrupt Init */
    HAL_NVIC_SetPriority(DFSDM1_FLT2_IRQn, 0, 0);
 800183e:	2200      	movs	r2, #0
 8001840:	2100      	movs	r1, #0
 8001842:	203f      	movs	r0, #63	@ 0x3f
 8001844:	f001 fe97 	bl	8003576 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DFSDM1_FLT2_IRQn);
 8001848:	203f      	movs	r0, #63	@ 0x3f
 800184a:	f001 feb0 	bl	80035ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 800184e:	4b20      	ldr	r3, [pc, #128]	@ (80018d0 <HAL_DFSDM_FilterMspInit+0x174>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	3301      	adds	r3, #1
 8001854:	4a1e      	ldr	r2, [pc, #120]	@ (80018d0 <HAL_DFSDM_FilterMspInit+0x174>)
 8001856:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT2 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter2){
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a21      	ldr	r2, [pc, #132]	@ (80018e4 <HAL_DFSDM_FilterMspInit+0x188>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d131      	bne.n	80018c6 <HAL_DFSDM_FilterMspInit+0x16a>
    hdma_dfsdm1_flt2.Instance = DMA1_Channel3;
 8001862:	4b21      	ldr	r3, [pc, #132]	@ (80018e8 <HAL_DFSDM_FilterMspInit+0x18c>)
 8001864:	4a21      	ldr	r2, [pc, #132]	@ (80018ec <HAL_DFSDM_FilterMspInit+0x190>)
 8001866:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt2.Init.Request = DMA_REQUEST_DFSDM1_FLT2;
 8001868:	4b1f      	ldr	r3, [pc, #124]	@ (80018e8 <HAL_DFSDM_FilterMspInit+0x18c>)
 800186a:	2258      	movs	r2, #88	@ 0x58
 800186c:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800186e:	4b1e      	ldr	r3, [pc, #120]	@ (80018e8 <HAL_DFSDM_FilterMspInit+0x18c>)
 8001870:	2200      	movs	r2, #0
 8001872:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001874:	4b1c      	ldr	r3, [pc, #112]	@ (80018e8 <HAL_DFSDM_FilterMspInit+0x18c>)
 8001876:	2200      	movs	r2, #0
 8001878:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt2.Init.MemInc = DMA_MINC_ENABLE;
 800187a:	4b1b      	ldr	r3, [pc, #108]	@ (80018e8 <HAL_DFSDM_FilterMspInit+0x18c>)
 800187c:	2280      	movs	r2, #128	@ 0x80
 800187e:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001880:	4b19      	ldr	r3, [pc, #100]	@ (80018e8 <HAL_DFSDM_FilterMspInit+0x18c>)
 8001882:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001886:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001888:	4b17      	ldr	r3, [pc, #92]	@ (80018e8 <HAL_DFSDM_FilterMspInit+0x18c>)
 800188a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800188e:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt2.Init.Mode = DMA_NORMAL;
 8001890:	4b15      	ldr	r3, [pc, #84]	@ (80018e8 <HAL_DFSDM_FilterMspInit+0x18c>)
 8001892:	2200      	movs	r2, #0
 8001894:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt2.Init.Priority = DMA_PRIORITY_HIGH;
 8001896:	4b14      	ldr	r3, [pc, #80]	@ (80018e8 <HAL_DFSDM_FilterMspInit+0x18c>)
 8001898:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800189c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt2) != HAL_OK)
 800189e:	4812      	ldr	r0, [pc, #72]	@ (80018e8 <HAL_DFSDM_FilterMspInit+0x18c>)
 80018a0:	f002 fcec 	bl	800427c <HAL_DMA_Init>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <HAL_DFSDM_FilterMspInit+0x152>
    {
      Error_Handler();
 80018aa:	f7ff fe2d 	bl	8001508 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt2);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	4a0d      	ldr	r2, [pc, #52]	@ (80018e8 <HAL_DFSDM_FilterMspInit+0x18c>)
 80018b2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80018b4:	4a0c      	ldr	r2, [pc, #48]	@ (80018e8 <HAL_DFSDM_FilterMspInit+0x18c>)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt2);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	4a0a      	ldr	r2, [pc, #40]	@ (80018e8 <HAL_DFSDM_FilterMspInit+0x18c>)
 80018be:	629a      	str	r2, [r3, #40]	@ 0x28
 80018c0:	4a09      	ldr	r2, [pc, #36]	@ (80018e8 <HAL_DFSDM_FilterMspInit+0x18c>)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6293      	str	r3, [r2, #40]	@ 0x28
  }

}
 80018c6:	bf00      	nop
 80018c8:	37b8      	adds	r7, #184	@ 0xb8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	2002f330 	.word	0x2002f330
 80018d4:	00210800 	.word	0x00210800
 80018d8:	2002f32c 	.word	0x2002f32c
 80018dc:	40021000 	.word	0x40021000
 80018e0:	48001000 	.word	0x48001000
 80018e4:	40016200 	.word	0x40016200
 80018e8:	200003b8 	.word	0x200003b8
 80018ec:	40020030 	.word	0x40020030

080018f0 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b0ae      	sub	sp, #184	@ 0xb8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]
 8001900:	605a      	str	r2, [r3, #4]
 8001902:	609a      	str	r2, [r3, #8]
 8001904:	60da      	str	r2, [r3, #12]
 8001906:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001908:	f107 0310 	add.w	r3, r7, #16
 800190c:	2294      	movs	r2, #148	@ 0x94
 800190e:	2100      	movs	r1, #0
 8001910:	4618      	mov	r0, r3
 8001912:	f007 f855 	bl	80089c0 <memset>
  if(DFSDM1_Init == 0)
 8001916:	4b33      	ldr	r3, [pc, #204]	@ (80019e4 <HAL_DFSDM_ChannelMspInit+0xf4>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	2b00      	cmp	r3, #0
 800191c:	d15e      	bne.n	80019dc <HAL_DFSDM_ChannelMspInit+0xec>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1AUDIO|RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_DFSDM1;
 800191e:	4b32      	ldr	r3, [pc, #200]	@ (80019e8 <HAL_DFSDM_ChannelMspInit+0xf8>)
 8001920:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI2;
 8001922:	2320      	movs	r3, #32
 8001924:	67fb      	str	r3, [r7, #124]	@ 0x7c
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001926:	2300      	movs	r3, #0
 8001928:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    PeriphClkInit.Dfsdm1AudioClockSelection = RCC_DFSDM1AUDIOCLKSOURCE_SAI1;
 800192c:	2300      	movs	r3, #0
 800192e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    PeriphClkInit.PLLSAI2.PLLSAI2Source = RCC_PLLSOURCE_MSI;
 8001932:	2301      	movs	r3, #1
 8001934:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI2.PLLSAI2M = 5;
 8001936:	2305      	movs	r3, #5
 8001938:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInit.PLLSAI2.PLLSAI2N = 48;
 800193a:	2330      	movs	r3, #48	@ 0x30
 800193c:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInit.PLLSAI2.PLLSAI2P = RCC_PLLP_DIV5;
 800193e:	2305      	movs	r3, #5
 8001940:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInit.PLLSAI2.PLLSAI2R = RCC_PLLR_DIV2;
 8001942:	2302      	movs	r3, #2
 8001944:	647b      	str	r3, [r7, #68]	@ 0x44
    PeriphClkInit.PLLSAI2.PLLSAI2Q = RCC_PLLQ_DIV2;
 8001946:	2302      	movs	r3, #2
 8001948:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInit.PLLSAI2.PLLSAI2ClockOut = RCC_PLLSAI2_SAI2CLK;
 800194a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800194e:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001950:	f107 0310 	add.w	r3, r7, #16
 8001954:	4618      	mov	r0, r3
 8001956:	f004 f907 	bl	8005b68 <HAL_RCCEx_PeriphCLKConfig>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d001      	beq.n	8001964 <HAL_DFSDM_ChannelMspInit+0x74>
    {
      Error_Handler();
 8001960:	f7ff fdd2 	bl	8001508 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8001964:	4b21      	ldr	r3, [pc, #132]	@ (80019ec <HAL_DFSDM_ChannelMspInit+0xfc>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	3301      	adds	r3, #1
 800196a:	4a20      	ldr	r2, [pc, #128]	@ (80019ec <HAL_DFSDM_ChannelMspInit+0xfc>)
 800196c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 800196e:	4b1f      	ldr	r3, [pc, #124]	@ (80019ec <HAL_DFSDM_ChannelMspInit+0xfc>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2b01      	cmp	r3, #1
 8001974:	d10b      	bne.n	800198e <HAL_DFSDM_ChannelMspInit+0x9e>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001976:	4b1e      	ldr	r3, [pc, #120]	@ (80019f0 <HAL_DFSDM_ChannelMspInit+0x100>)
 8001978:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800197a:	4a1d      	ldr	r2, [pc, #116]	@ (80019f0 <HAL_DFSDM_ChannelMspInit+0x100>)
 800197c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001980:	6613      	str	r3, [r2, #96]	@ 0x60
 8001982:	4b1b      	ldr	r3, [pc, #108]	@ (80019f0 <HAL_DFSDM_ChannelMspInit+0x100>)
 8001984:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001986:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800198a:	60fb      	str	r3, [r7, #12]
 800198c:	68fb      	ldr	r3, [r7, #12]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800198e:	4b18      	ldr	r3, [pc, #96]	@ (80019f0 <HAL_DFSDM_ChannelMspInit+0x100>)
 8001990:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001992:	4a17      	ldr	r2, [pc, #92]	@ (80019f0 <HAL_DFSDM_ChannelMspInit+0x100>)
 8001994:	f043 0310 	orr.w	r3, r3, #16
 8001998:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800199a:	4b15      	ldr	r3, [pc, #84]	@ (80019f0 <HAL_DFSDM_ChannelMspInit+0x100>)
 800199c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800199e:	f003 0310 	and.w	r3, r3, #16
 80019a2:	60bb      	str	r3, [r7, #8]
 80019a4:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 80019a6:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80019aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ae:	2302      	movs	r3, #2
 80019b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b4:	2300      	movs	r3, #0
 80019b6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ba:	2300      	movs	r3, #0
 80019bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80019c0:	2306      	movs	r3, #6
 80019c2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80019c6:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80019ca:	4619      	mov	r1, r3
 80019cc:	4809      	ldr	r0, [pc, #36]	@ (80019f4 <HAL_DFSDM_ChannelMspInit+0x104>)
 80019ce:	f002 fec7 	bl	8004760 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */

  DFSDM1_Init++;
 80019d2:	4b04      	ldr	r3, [pc, #16]	@ (80019e4 <HAL_DFSDM_ChannelMspInit+0xf4>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	3301      	adds	r3, #1
 80019d8:	4a02      	ldr	r2, [pc, #8]	@ (80019e4 <HAL_DFSDM_ChannelMspInit+0xf4>)
 80019da:	6013      	str	r3, [r2, #0]
  }

}
 80019dc:	bf00      	nop
 80019de:	37b8      	adds	r7, #184	@ 0xb8
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	2002f330 	.word	0x2002f330
 80019e8:	00210800 	.word	0x00210800
 80019ec:	2002f32c 	.word	0x2002f32c
 80019f0:	40021000 	.word	0x40021000
 80019f4:	48001000 	.word	0x48001000

080019f8 <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b08a      	sub	sp, #40	@ 0x28
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a00:	f107 0314 	add.w	r3, r7, #20
 8001a04:	2200      	movs	r2, #0
 8001a06:	601a      	str	r2, [r3, #0]
 8001a08:	605a      	str	r2, [r3, #4]
 8001a0a:	609a      	str	r2, [r3, #8]
 8001a0c:	60da      	str	r2, [r3, #12]
 8001a0e:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP1)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a15      	ldr	r2, [pc, #84]	@ (8001a6c <HAL_OPAMP_MspInit+0x74>)
 8001a16:	4293      	cmp	r3, r2
 8001a18:	d124      	bne.n	8001a64 <HAL_OPAMP_MspInit+0x6c>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_OPAMP_CLK_ENABLE();
 8001a1a:	4b15      	ldr	r3, [pc, #84]	@ (8001a70 <HAL_OPAMP_MspInit+0x78>)
 8001a1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a1e:	4a14      	ldr	r2, [pc, #80]	@ (8001a70 <HAL_OPAMP_MspInit+0x78>)
 8001a20:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001a24:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a26:	4b12      	ldr	r3, [pc, #72]	@ (8001a70 <HAL_OPAMP_MspInit+0x78>)
 8001a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a2a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001a2e:	613b      	str	r3, [r7, #16]
 8001a30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a32:	4b0f      	ldr	r3, [pc, #60]	@ (8001a70 <HAL_OPAMP_MspInit+0x78>)
 8001a34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a36:	4a0e      	ldr	r2, [pc, #56]	@ (8001a70 <HAL_OPAMP_MspInit+0x78>)
 8001a38:	f043 0301 	orr.w	r3, r3, #1
 8001a3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a3e:	4b0c      	ldr	r3, [pc, #48]	@ (8001a70 <HAL_OPAMP_MspInit+0x78>)
 8001a40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a42:	f003 0301 	and.w	r3, r3, #1
 8001a46:	60fb      	str	r3, [r7, #12]
 8001a48:	68fb      	ldr	r3, [r7, #12]
    /**OPAMP1 GPIO Configuration
    PA0     ------> OPAMP1_VINP
    PA3     ------> OPAMP1_VOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8001a4a:	2309      	movs	r3, #9
 8001a4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a52:	2300      	movs	r3, #0
 8001a54:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a56:	f107 0314 	add.w	r3, r7, #20
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a60:	f002 fe7e 	bl	8004760 <HAL_GPIO_Init>

  /* USER CODE END OPAMP1_MspInit 1 */

  }

}
 8001a64:	bf00      	nop
 8001a66:	3728      	adds	r7, #40	@ 0x28
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	40007800 	.word	0x40007800
 8001a70:	40021000 	.word	0x40021000

08001a74 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a84:	d113      	bne.n	8001aae <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a86:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab8 <HAL_TIM_Base_MspInit+0x44>)
 8001a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a8a:	4a0b      	ldr	r2, [pc, #44]	@ (8001ab8 <HAL_TIM_Base_MspInit+0x44>)
 8001a8c:	f043 0301 	orr.w	r3, r3, #1
 8001a90:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a92:	4b09      	ldr	r3, [pc, #36]	@ (8001ab8 <HAL_TIM_Base_MspInit+0x44>)
 8001a94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a96:	f003 0301 	and.w	r3, r3, #1
 8001a9a:	60fb      	str	r3, [r7, #12]
 8001a9c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	2100      	movs	r1, #0
 8001aa2:	201c      	movs	r0, #28
 8001aa4:	f001 fd67 	bl	8003576 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001aa8:	201c      	movs	r0, #28
 8001aaa:	f001 fd80 	bl	80035ae <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001aae:	bf00      	nop
 8001ab0:	3710      	adds	r7, #16
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40021000 	.word	0x40021000

08001abc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b0ae      	sub	sp, #184	@ 0xb8
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001ac8:	2200      	movs	r2, #0
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	605a      	str	r2, [r3, #4]
 8001ace:	609a      	str	r2, [r3, #8]
 8001ad0:	60da      	str	r2, [r3, #12]
 8001ad2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ad4:	f107 0310 	add.w	r3, r7, #16
 8001ad8:	2294      	movs	r2, #148	@ 0x94
 8001ada:	2100      	movs	r1, #0
 8001adc:	4618      	mov	r0, r3
 8001ade:	f006 ff6f 	bl	80089c0 <memset>
  if(huart->Instance==USART1)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a21      	ldr	r2, [pc, #132]	@ (8001b6c <HAL_UART_MspInit+0xb0>)
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d13a      	bne.n	8001b62 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001aec:	2301      	movs	r3, #1
 8001aee:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001af0:	2300      	movs	r3, #0
 8001af2:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001af4:	f107 0310 	add.w	r3, r7, #16
 8001af8:	4618      	mov	r0, r3
 8001afa:	f004 f835 	bl	8005b68 <HAL_RCCEx_PeriphCLKConfig>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001b04:	f7ff fd00 	bl	8001508 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b08:	4b19      	ldr	r3, [pc, #100]	@ (8001b70 <HAL_UART_MspInit+0xb4>)
 8001b0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b0c:	4a18      	ldr	r2, [pc, #96]	@ (8001b70 <HAL_UART_MspInit+0xb4>)
 8001b0e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b12:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b14:	4b16      	ldr	r3, [pc, #88]	@ (8001b70 <HAL_UART_MspInit+0xb4>)
 8001b16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b1c:	60fb      	str	r3, [r7, #12]
 8001b1e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b20:	4b13      	ldr	r3, [pc, #76]	@ (8001b70 <HAL_UART_MspInit+0xb4>)
 8001b22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b24:	4a12      	ldr	r2, [pc, #72]	@ (8001b70 <HAL_UART_MspInit+0xb4>)
 8001b26:	f043 0302 	orr.w	r3, r3, #2
 8001b2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b2c:	4b10      	ldr	r3, [pc, #64]	@ (8001b70 <HAL_UART_MspInit+0xb4>)
 8001b2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b30:	f003 0302 	and.w	r3, r3, #2
 8001b34:	60bb      	str	r3, [r7, #8]
 8001b36:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b38:	23c0      	movs	r3, #192	@ 0xc0
 8001b3a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b3e:	2302      	movs	r3, #2
 8001b40:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b44:	2300      	movs	r3, #0
 8001b46:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b50:	2307      	movs	r3, #7
 8001b52:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b56:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4805      	ldr	r0, [pc, #20]	@ (8001b74 <HAL_UART_MspInit+0xb8>)
 8001b5e:	f002 fdff 	bl	8004760 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001b62:	bf00      	nop
 8001b64:	37b8      	adds	r7, #184	@ 0xb8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	40013800 	.word	0x40013800
 8001b70:	40021000 	.word	0x40021000
 8001b74:	48000400 	.word	0x48000400

08001b78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b7c:	bf00      	nop
 8001b7e:	e7fd      	b.n	8001b7c <NMI_Handler+0x4>

08001b80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b84:	bf00      	nop
 8001b86:	e7fd      	b.n	8001b84 <HardFault_Handler+0x4>

08001b88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b88:	b480      	push	{r7}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b8c:	bf00      	nop
 8001b8e:	e7fd      	b.n	8001b8c <MemManage_Handler+0x4>

08001b90 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b90:	b480      	push	{r7}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b94:	bf00      	nop
 8001b96:	e7fd      	b.n	8001b94 <BusFault_Handler+0x4>

08001b98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b9c:	bf00      	nop
 8001b9e:	e7fd      	b.n	8001b9c <UsageFault_Handler+0x4>

08001ba0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ba4:	bf00      	nop
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr

08001bae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bae:	b480      	push	{r7}
 8001bb0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bb2:	bf00      	nop
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr

08001bbc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bc0:	bf00      	nop
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr

08001bca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bce:	f000 f995 	bl	8001efc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bd2:	bf00      	nop
 8001bd4:	bd80      	pop	{r7, pc}
	...

08001bd8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001bdc:	4802      	ldr	r0, [pc, #8]	@ (8001be8 <DMA1_Channel1_IRQHandler+0x10>)
 8001bde:	f002 fc70 	bl	80044c2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001be2:	bf00      	nop
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	200002cc 	.word	0x200002cc

08001bec <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001bf0:	4802      	ldr	r0, [pc, #8]	@ (8001bfc <DMA1_Channel2_IRQHandler+0x10>)
 8001bf2:	f002 fc66 	bl	80044c2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001bf6:	bf00      	nop
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	20000258 	.word	0x20000258

08001c00 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt2);
 8001c04:	4802      	ldr	r0, [pc, #8]	@ (8001c10 <DMA1_Channel3_IRQHandler+0x10>)
 8001c06:	f002 fc5c 	bl	80044c2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001c0a:	bf00      	nop
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	200003b8 	.word	0x200003b8

08001c14 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001c18:	4802      	ldr	r0, [pc, #8]	@ (8001c24 <ADC1_IRQHandler+0x10>)
 8001c1a:	f000 fce5 	bl	80025e8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8001c1e:	bf00      	nop
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	200001f0 	.word	0x200001f0

08001c28 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c2c:	4802      	ldr	r0, [pc, #8]	@ (8001c38 <TIM2_IRQHandler+0x10>)
 8001c2e:	f004 fd73 	bl	8006718 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c32:	bf00      	nop
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	2000044c 	.word	0x2000044c

08001c3c <DFSDM1_FLT2_IRQHandler>:

/**
  * @brief This function handles DFSDM1 filter2 global interrupt.
  */
void DFSDM1_FLT2_IRQHandler(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DFSDM1_FLT2_IRQn 0 */

  /* USER CODE END DFSDM1_FLT2_IRQn 0 */
  HAL_DFSDM_IRQHandler(&hdfsdm1_filter2);
 8001c40:	4802      	ldr	r0, [pc, #8]	@ (8001c4c <DFSDM1_FLT2_IRQHandler+0x10>)
 8001c42:	f002 f8b3 	bl	8003dac <HAL_DFSDM_IRQHandler>
  /* USER CODE BEGIN DFSDM1_FLT2_IRQn 1 */

  /* USER CODE END DFSDM1_FLT2_IRQn 1 */
}
 8001c46:	bf00      	nop
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	2000032c 	.word	0x2000032c

08001c50 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  return 1;
 8001c54:	2301      	movs	r3, #1
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr

08001c60 <_kill>:

int _kill(int pid, int sig)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
 8001c68:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c6a:	f006 fefb 	bl	8008a64 <__errno>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2216      	movs	r2, #22
 8001c72:	601a      	str	r2, [r3, #0]
  return -1;
 8001c74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3708      	adds	r7, #8
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <_exit>:

void _exit (int status)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c88:	f04f 31ff 	mov.w	r1, #4294967295
 8001c8c:	6878      	ldr	r0, [r7, #4]
 8001c8e:	f7ff ffe7 	bl	8001c60 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c92:	bf00      	nop
 8001c94:	e7fd      	b.n	8001c92 <_exit+0x12>

08001c96 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b086      	sub	sp, #24
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	60f8      	str	r0, [r7, #12]
 8001c9e:	60b9      	str	r1, [r7, #8]
 8001ca0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	617b      	str	r3, [r7, #20]
 8001ca6:	e00a      	b.n	8001cbe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ca8:	f3af 8000 	nop.w
 8001cac:	4601      	mov	r1, r0
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	1c5a      	adds	r2, r3, #1
 8001cb2:	60ba      	str	r2, [r7, #8]
 8001cb4:	b2ca      	uxtb	r2, r1
 8001cb6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	3301      	adds	r3, #1
 8001cbc:	617b      	str	r3, [r7, #20]
 8001cbe:	697a      	ldr	r2, [r7, #20]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	dbf0      	blt.n	8001ca8 <_read+0x12>
  }

  return len;
 8001cc6:	687b      	ldr	r3, [r7, #4]
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	3718      	adds	r7, #24
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b086      	sub	sp, #24
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	60f8      	str	r0, [r7, #12]
 8001cd8:	60b9      	str	r1, [r7, #8]
 8001cda:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cdc:	2300      	movs	r3, #0
 8001cde:	617b      	str	r3, [r7, #20]
 8001ce0:	e009      	b.n	8001cf6 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	1c5a      	adds	r2, r3, #1
 8001ce6:	60ba      	str	r2, [r7, #8]
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	4618      	mov	r0, r3
 8001cec:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	617b      	str	r3, [r7, #20]
 8001cf6:	697a      	ldr	r2, [r7, #20]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	dbf1      	blt.n	8001ce2 <_write+0x12>
  }
  return len;
 8001cfe:	687b      	ldr	r3, [r7, #4]
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	3718      	adds	r7, #24
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}

08001d08 <_close>:

int _close(int file)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b083      	sub	sp, #12
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d14:	4618      	mov	r0, r3
 8001d16:	370c      	adds	r7, #12
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr

08001d20 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
 8001d28:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d30:	605a      	str	r2, [r3, #4]
  return 0;
 8001d32:	2300      	movs	r3, #0
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	370c      	adds	r7, #12
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr

08001d40 <_isatty>:

int _isatty(int file)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d48:	2301      	movs	r3, #1
}
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	370c      	adds	r7, #12
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr

08001d56 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d56:	b480      	push	{r7}
 8001d58:	b085      	sub	sp, #20
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	60f8      	str	r0, [r7, #12]
 8001d5e:	60b9      	str	r1, [r7, #8]
 8001d60:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d62:	2300      	movs	r3, #0
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	3714      	adds	r7, #20
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr

08001d70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b086      	sub	sp, #24
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d78:	4a14      	ldr	r2, [pc, #80]	@ (8001dcc <_sbrk+0x5c>)
 8001d7a:	4b15      	ldr	r3, [pc, #84]	@ (8001dd0 <_sbrk+0x60>)
 8001d7c:	1ad3      	subs	r3, r2, r3
 8001d7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d84:	4b13      	ldr	r3, [pc, #76]	@ (8001dd4 <_sbrk+0x64>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d102      	bne.n	8001d92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d8c:	4b11      	ldr	r3, [pc, #68]	@ (8001dd4 <_sbrk+0x64>)
 8001d8e:	4a12      	ldr	r2, [pc, #72]	@ (8001dd8 <_sbrk+0x68>)
 8001d90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d92:	4b10      	ldr	r3, [pc, #64]	@ (8001dd4 <_sbrk+0x64>)
 8001d94:	681a      	ldr	r2, [r3, #0]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	4413      	add	r3, r2
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d207      	bcs.n	8001db0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001da0:	f006 fe60 	bl	8008a64 <__errno>
 8001da4:	4603      	mov	r3, r0
 8001da6:	220c      	movs	r2, #12
 8001da8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001daa:	f04f 33ff 	mov.w	r3, #4294967295
 8001dae:	e009      	b.n	8001dc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001db0:	4b08      	ldr	r3, [pc, #32]	@ (8001dd4 <_sbrk+0x64>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001db6:	4b07      	ldr	r3, [pc, #28]	@ (8001dd4 <_sbrk+0x64>)
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	4413      	add	r3, r2
 8001dbe:	4a05      	ldr	r2, [pc, #20]	@ (8001dd4 <_sbrk+0x64>)
 8001dc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	3718      	adds	r7, #24
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	200a0000 	.word	0x200a0000
 8001dd0:	00000400 	.word	0x00000400
 8001dd4:	2002f334 	.word	0x2002f334
 8001dd8:	2002f4b0 	.word	0x2002f4b0

08001ddc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001de0:	4b06      	ldr	r3, [pc, #24]	@ (8001dfc <SystemInit+0x20>)
 8001de2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001de6:	4a05      	ldr	r2, [pc, #20]	@ (8001dfc <SystemInit+0x20>)
 8001de8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001dec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001df0:	bf00      	nop
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	e000ed00 	.word	0xe000ed00

08001e00 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001e00:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e38 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e04:	f7ff ffea 	bl	8001ddc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e08:	480c      	ldr	r0, [pc, #48]	@ (8001e3c <LoopForever+0x6>)
  ldr r1, =_edata
 8001e0a:	490d      	ldr	r1, [pc, #52]	@ (8001e40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001e0c:	4a0d      	ldr	r2, [pc, #52]	@ (8001e44 <LoopForever+0xe>)
  movs r3, #0
 8001e0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e10:	e002      	b.n	8001e18 <LoopCopyDataInit>

08001e12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e16:	3304      	adds	r3, #4

08001e18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e1c:	d3f9      	bcc.n	8001e12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e1e:	4a0a      	ldr	r2, [pc, #40]	@ (8001e48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e20:	4c0a      	ldr	r4, [pc, #40]	@ (8001e4c <LoopForever+0x16>)
  movs r3, #0
 8001e22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e24:	e001      	b.n	8001e2a <LoopFillZerobss>

08001e26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e28:	3204      	adds	r2, #4

08001e2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e2c:	d3fb      	bcc.n	8001e26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e2e:	f006 fe1f 	bl	8008a70 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e32:	f7ff f869 	bl	8000f08 <main>

08001e36 <LoopForever>:

LoopForever:
    b LoopForever
 8001e36:	e7fe      	b.n	8001e36 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001e38:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001e3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e40:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001e44:	0800aef0 	.word	0x0800aef0
  ldr r2, =_sbss
 8001e48:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001e4c:	2002f4ac 	.word	0x2002f4ac

08001e50 <AES_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e50:	e7fe      	b.n	8001e50 <AES_IRQHandler>

08001e52 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e52:	b580      	push	{r7, lr}
 8001e54:	b082      	sub	sp, #8
 8001e56:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e5c:	2003      	movs	r0, #3
 8001e5e:	f001 fb7f 	bl	8003560 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e62:	2000      	movs	r0, #0
 8001e64:	f000 f80e 	bl	8001e84 <HAL_InitTick>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d002      	beq.n	8001e74 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	71fb      	strb	r3, [r7, #7]
 8001e72:	e001      	b.n	8001e78 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e74:	f7ff fb4e 	bl	8001514 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e78:	79fb      	ldrb	r3, [r7, #7]
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3708      	adds	r7, #8
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
	...

08001e84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b084      	sub	sp, #16
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001e90:	4b17      	ldr	r3, [pc, #92]	@ (8001ef0 <HAL_InitTick+0x6c>)
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d023      	beq.n	8001ee0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001e98:	4b16      	ldr	r3, [pc, #88]	@ (8001ef4 <HAL_InitTick+0x70>)
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	4b14      	ldr	r3, [pc, #80]	@ (8001ef0 <HAL_InitTick+0x6c>)
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ea6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001eaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f001 fb8b 	bl	80035ca <HAL_SYSTICK_Config>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d10f      	bne.n	8001eda <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2b0f      	cmp	r3, #15
 8001ebe:	d809      	bhi.n	8001ed4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	6879      	ldr	r1, [r7, #4]
 8001ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ec8:	f001 fb55 	bl	8003576 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ecc:	4a0a      	ldr	r2, [pc, #40]	@ (8001ef8 <HAL_InitTick+0x74>)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6013      	str	r3, [r2, #0]
 8001ed2:	e007      	b.n	8001ee4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	73fb      	strb	r3, [r7, #15]
 8001ed8:	e004      	b.n	8001ee4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	73fb      	strb	r3, [r7, #15]
 8001ede:	e001      	b.n	8001ee4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3710      	adds	r7, #16
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	20000008 	.word	0x20000008
 8001ef4:	20000000 	.word	0x20000000
 8001ef8:	20000004 	.word	0x20000004

08001efc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f00:	4b06      	ldr	r3, [pc, #24]	@ (8001f1c <HAL_IncTick+0x20>)
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	461a      	mov	r2, r3
 8001f06:	4b06      	ldr	r3, [pc, #24]	@ (8001f20 <HAL_IncTick+0x24>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4413      	add	r3, r2
 8001f0c:	4a04      	ldr	r2, [pc, #16]	@ (8001f20 <HAL_IncTick+0x24>)
 8001f0e:	6013      	str	r3, [r2, #0]
}
 8001f10:	bf00      	nop
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	20000008 	.word	0x20000008
 8001f20:	2002f338 	.word	0x2002f338

08001f24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  return uwTick;
 8001f28:	4b03      	ldr	r3, [pc, #12]	@ (8001f38 <HAL_GetTick+0x14>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	2002f338 	.word	0x2002f338

08001f3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f44:	f7ff ffee 	bl	8001f24 <HAL_GetTick>
 8001f48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f54:	d005      	beq.n	8001f62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001f56:	4b0a      	ldr	r3, [pc, #40]	@ (8001f80 <HAL_Delay+0x44>)
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	4413      	add	r3, r2
 8001f60:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f62:	bf00      	nop
 8001f64:	f7ff ffde 	bl	8001f24 <HAL_GetTick>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	68fa      	ldr	r2, [r7, #12]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d8f7      	bhi.n	8001f64 <HAL_Delay+0x28>
  {
  }
}
 8001f74:	bf00      	nop
 8001f76:	bf00      	nop
 8001f78:	3710      	adds	r7, #16
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	20000008 	.word	0x20000008

08001f84 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b083      	sub	sp, #12
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	431a      	orrs	r2, r3
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	609a      	str	r2, [r3, #8]
}
 8001f9e:	bf00      	nop
 8001fa0:	370c      	adds	r7, #12
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr

08001faa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001faa:	b480      	push	{r7}
 8001fac:	b083      	sub	sp, #12
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	6078      	str	r0, [r7, #4]
 8001fb2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	431a      	orrs	r2, r3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	609a      	str	r2, [r3, #8]
}
 8001fc4:	bf00      	nop
 8001fc6:	370c      	adds	r7, #12
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr

08001fd0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	370c      	adds	r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr

08001fec <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b087      	sub	sp, #28
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	60f8      	str	r0, [r7, #12]
 8001ff4:	60b9      	str	r1, [r7, #8]
 8001ff6:	607a      	str	r2, [r7, #4]
 8001ff8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	3360      	adds	r3, #96	@ 0x60
 8001ffe:	461a      	mov	r2, r3
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	009b      	lsls	r3, r3, #2
 8002004:	4413      	add	r3, r2
 8002006:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	4b08      	ldr	r3, [pc, #32]	@ (8002030 <LL_ADC_SetOffset+0x44>)
 800200e:	4013      	ands	r3, r2
 8002010:	687a      	ldr	r2, [r7, #4]
 8002012:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002016:	683a      	ldr	r2, [r7, #0]
 8002018:	430a      	orrs	r2, r1
 800201a:	4313      	orrs	r3, r2
 800201c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002024:	bf00      	nop
 8002026:	371c      	adds	r7, #28
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr
 8002030:	03fff000 	.word	0x03fff000

08002034 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002034:	b480      	push	{r7}
 8002036:	b085      	sub	sp, #20
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	3360      	adds	r3, #96	@ 0x60
 8002042:	461a      	mov	r2, r3
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	009b      	lsls	r3, r3, #2
 8002048:	4413      	add	r3, r2
 800204a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002054:	4618      	mov	r0, r3
 8002056:	3714      	adds	r7, #20
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr

08002060 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002060:	b480      	push	{r7}
 8002062:	b087      	sub	sp, #28
 8002064:	af00      	add	r7, sp, #0
 8002066:	60f8      	str	r0, [r7, #12]
 8002068:	60b9      	str	r1, [r7, #8]
 800206a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	3360      	adds	r3, #96	@ 0x60
 8002070:	461a      	mov	r2, r3
 8002072:	68bb      	ldr	r3, [r7, #8]
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	4413      	add	r3, r2
 8002078:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	431a      	orrs	r2, r3
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800208a:	bf00      	nop
 800208c:	371c      	adds	r7, #28
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr

08002096 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002096:	b480      	push	{r7}
 8002098:	b083      	sub	sp, #12
 800209a:	af00      	add	r7, sp, #0
 800209c:	6078      	str	r0, [r7, #4]
 800209e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	695b      	ldr	r3, [r3, #20]
 80020a4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	431a      	orrs	r2, r3
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	615a      	str	r2, [r3, #20]
}
 80020b0:	bf00      	nop
 80020b2:	370c      	adds	r7, #12
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d101      	bne.n	80020d4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80020d0:	2301      	movs	r3, #1
 80020d2:	e000      	b.n	80020d6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80020d4:	2300      	movs	r3, #0
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	370c      	adds	r7, #12
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr

080020e2 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80020e2:	b480      	push	{r7}
 80020e4:	b087      	sub	sp, #28
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	60f8      	str	r0, [r7, #12]
 80020ea:	60b9      	str	r1, [r7, #8]
 80020ec:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	3330      	adds	r3, #48	@ 0x30
 80020f2:	461a      	mov	r2, r3
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	0a1b      	lsrs	r3, r3, #8
 80020f8:	009b      	lsls	r3, r3, #2
 80020fa:	f003 030c 	and.w	r3, r3, #12
 80020fe:	4413      	add	r3, r2
 8002100:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002102:	697b      	ldr	r3, [r7, #20]
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	f003 031f 	and.w	r3, r3, #31
 800210c:	211f      	movs	r1, #31
 800210e:	fa01 f303 	lsl.w	r3, r1, r3
 8002112:	43db      	mvns	r3, r3
 8002114:	401a      	ands	r2, r3
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	0e9b      	lsrs	r3, r3, #26
 800211a:	f003 011f 	and.w	r1, r3, #31
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	f003 031f 	and.w	r3, r3, #31
 8002124:	fa01 f303 	lsl.w	r3, r1, r3
 8002128:	431a      	orrs	r2, r3
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800212e:	bf00      	nop
 8002130:	371c      	adds	r7, #28
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr

0800213a <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800213a:	b480      	push	{r7}
 800213c:	b083      	sub	sp, #12
 800213e:	af00      	add	r7, sp, #0
 8002140:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002146:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d101      	bne.n	8002152 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800214e:	2301      	movs	r3, #1
 8002150:	e000      	b.n	8002154 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002152:	2300      	movs	r3, #0
}
 8002154:	4618      	mov	r0, r3
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002160:	b480      	push	{r7}
 8002162:	b087      	sub	sp, #28
 8002164:	af00      	add	r7, sp, #0
 8002166:	60f8      	str	r0, [r7, #12]
 8002168:	60b9      	str	r1, [r7, #8]
 800216a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	3314      	adds	r3, #20
 8002170:	461a      	mov	r2, r3
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	0e5b      	lsrs	r3, r3, #25
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	f003 0304 	and.w	r3, r3, #4
 800217c:	4413      	add	r3, r2
 800217e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	681a      	ldr	r2, [r3, #0]
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	0d1b      	lsrs	r3, r3, #20
 8002188:	f003 031f 	and.w	r3, r3, #31
 800218c:	2107      	movs	r1, #7
 800218e:	fa01 f303 	lsl.w	r3, r1, r3
 8002192:	43db      	mvns	r3, r3
 8002194:	401a      	ands	r2, r3
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	0d1b      	lsrs	r3, r3, #20
 800219a:	f003 031f 	and.w	r3, r3, #31
 800219e:	6879      	ldr	r1, [r7, #4]
 80021a0:	fa01 f303 	lsl.w	r3, r1, r3
 80021a4:	431a      	orrs	r2, r3
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80021aa:	bf00      	nop
 80021ac:	371c      	adds	r7, #28
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
	...

080021b8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	60f8      	str	r0, [r7, #12]
 80021c0:	60b9      	str	r1, [r7, #8]
 80021c2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021d0:	43db      	mvns	r3, r3
 80021d2:	401a      	ands	r2, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	f003 0318 	and.w	r3, r3, #24
 80021da:	4908      	ldr	r1, [pc, #32]	@ (80021fc <LL_ADC_SetChannelSingleDiff+0x44>)
 80021dc:	40d9      	lsrs	r1, r3
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	400b      	ands	r3, r1
 80021e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021e6:	431a      	orrs	r2, r3
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80021ee:	bf00      	nop
 80021f0:	3714      	adds	r7, #20
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	0007ffff 	.word	0x0007ffff

08002200 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002210:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002214:	687a      	ldr	r2, [r7, #4]
 8002216:	6093      	str	r3, [r2, #8]
}
 8002218:	bf00      	nop
 800221a:	370c      	adds	r7, #12
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002234:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002238:	d101      	bne.n	800223e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800223a:	2301      	movs	r3, #1
 800223c:	e000      	b.n	8002240 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800223e:	2300      	movs	r3, #0
}
 8002240:	4618      	mov	r0, r3
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr

0800224c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800225c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002260:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002268:	bf00      	nop
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002284:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002288:	d101      	bne.n	800228e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800228a:	2301      	movs	r3, #1
 800228c:	e000      	b.n	8002290 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800228e:	2300      	movs	r3, #0
}
 8002290:	4618      	mov	r0, r3
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80022ac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80022b0:	f043 0202 	orr.w	r2, r3, #2
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80022b8:	bf00      	nop
 80022ba:	370c      	adds	r7, #12
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr

080022c4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	f003 0301 	and.w	r3, r3, #1
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d101      	bne.n	80022dc <LL_ADC_IsEnabled+0x18>
 80022d8:	2301      	movs	r3, #1
 80022da:	e000      	b.n	80022de <LL_ADC_IsEnabled+0x1a>
 80022dc:	2300      	movs	r3, #0
}
 80022de:	4618      	mov	r0, r3
 80022e0:	370c      	adds	r7, #12
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr

080022ea <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80022ea:	b480      	push	{r7}
 80022ec:	b083      	sub	sp, #12
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	f003 0302 	and.w	r3, r3, #2
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d101      	bne.n	8002302 <LL_ADC_IsDisableOngoing+0x18>
 80022fe:	2301      	movs	r3, #1
 8002300:	e000      	b.n	8002304 <LL_ADC_IsDisableOngoing+0x1a>
 8002302:	2300      	movs	r3, #0
}
 8002304:	4618      	mov	r0, r3
 8002306:	370c      	adds	r7, #12
 8002308:	46bd      	mov	sp, r7
 800230a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230e:	4770      	bx	lr

08002310 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	f003 0304 	and.w	r3, r3, #4
 8002320:	2b04      	cmp	r3, #4
 8002322:	d101      	bne.n	8002328 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002324:	2301      	movs	r3, #1
 8002326:	e000      	b.n	800232a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002328:	2300      	movs	r3, #0
}
 800232a:	4618      	mov	r0, r3
 800232c:	370c      	adds	r7, #12
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr

08002336 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002336:	b480      	push	{r7}
 8002338:	b083      	sub	sp, #12
 800233a:	af00      	add	r7, sp, #0
 800233c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	f003 0308 	and.w	r3, r3, #8
 8002346:	2b08      	cmp	r3, #8
 8002348:	d101      	bne.n	800234e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800234a:	2301      	movs	r3, #1
 800234c:	e000      	b.n	8002350 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800234e:	2300      	movs	r3, #0
}
 8002350:	4618      	mov	r0, r3
 8002352:	370c      	adds	r7, #12
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr

0800235c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b088      	sub	sp, #32
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002364:	2300      	movs	r3, #0
 8002366:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002368:	2300      	movs	r3, #0
 800236a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d101      	bne.n	8002376 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e129      	b.n	80025ca <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	691b      	ldr	r3, [r3, #16]
 800237a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002380:	2b00      	cmp	r3, #0
 8002382:	d109      	bne.n	8002398 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002384:	6878      	ldr	r0, [r7, #4]
 8002386:	f7ff f8e9 	bl	800155c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2200      	movs	r2, #0
 800238e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2200      	movs	r2, #0
 8002394:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4618      	mov	r0, r3
 800239e:	f7ff ff41 	bl	8002224 <LL_ADC_IsDeepPowerDownEnabled>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d004      	beq.n	80023b2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7ff ff27 	bl	8002200 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4618      	mov	r0, r3
 80023b8:	f7ff ff5c 	bl	8002274 <LL_ADC_IsInternalRegulatorEnabled>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d115      	bne.n	80023ee <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4618      	mov	r0, r3
 80023c8:	f7ff ff40 	bl	800224c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80023cc:	4b81      	ldr	r3, [pc, #516]	@ (80025d4 <HAL_ADC_Init+0x278>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	099b      	lsrs	r3, r3, #6
 80023d2:	4a81      	ldr	r2, [pc, #516]	@ (80025d8 <HAL_ADC_Init+0x27c>)
 80023d4:	fba2 2303 	umull	r2, r3, r2, r3
 80023d8:	099b      	lsrs	r3, r3, #6
 80023da:	3301      	adds	r3, #1
 80023dc:	005b      	lsls	r3, r3, #1
 80023de:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80023e0:	e002      	b.n	80023e8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	3b01      	subs	r3, #1
 80023e6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d1f9      	bne.n	80023e2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4618      	mov	r0, r3
 80023f4:	f7ff ff3e 	bl	8002274 <LL_ADC_IsInternalRegulatorEnabled>
 80023f8:	4603      	mov	r3, r0
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d10d      	bne.n	800241a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002402:	f043 0210 	orr.w	r2, r3, #16
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800240e:	f043 0201 	orr.w	r2, r3, #1
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4618      	mov	r0, r3
 8002420:	f7ff ff76 	bl	8002310 <LL_ADC_REG_IsConversionOngoing>
 8002424:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800242a:	f003 0310 	and.w	r3, r3, #16
 800242e:	2b00      	cmp	r3, #0
 8002430:	f040 80c2 	bne.w	80025b8 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	2b00      	cmp	r3, #0
 8002438:	f040 80be 	bne.w	80025b8 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002440:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002444:	f043 0202 	orr.w	r2, r3, #2
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4618      	mov	r0, r3
 8002452:	f7ff ff37 	bl	80022c4 <LL_ADC_IsEnabled>
 8002456:	4603      	mov	r3, r0
 8002458:	2b00      	cmp	r3, #0
 800245a:	d10b      	bne.n	8002474 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800245c:	485f      	ldr	r0, [pc, #380]	@ (80025dc <HAL_ADC_Init+0x280>)
 800245e:	f7ff ff31 	bl	80022c4 <LL_ADC_IsEnabled>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d105      	bne.n	8002474 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	4619      	mov	r1, r3
 800246e:	485c      	ldr	r0, [pc, #368]	@ (80025e0 <HAL_ADC_Init+0x284>)
 8002470:	f7ff fd88 	bl	8001f84 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	7e5b      	ldrb	r3, [r3, #25]
 8002478:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800247e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002484:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800248a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002492:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002494:	4313      	orrs	r3, r2
 8002496:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800249e:	2b01      	cmp	r3, #1
 80024a0:	d106      	bne.n	80024b0 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024a6:	3b01      	subs	r3, #1
 80024a8:	045b      	lsls	r3, r3, #17
 80024aa:	69ba      	ldr	r2, [r7, #24]
 80024ac:	4313      	orrs	r3, r2
 80024ae:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d009      	beq.n	80024cc <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024bc:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024c4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80024c6:	69ba      	ldr	r2, [r7, #24]
 80024c8:	4313      	orrs	r3, r2
 80024ca:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	68da      	ldr	r2, [r3, #12]
 80024d2:	4b44      	ldr	r3, [pc, #272]	@ (80025e4 <HAL_ADC_Init+0x288>)
 80024d4:	4013      	ands	r3, r2
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	6812      	ldr	r2, [r2, #0]
 80024da:	69b9      	ldr	r1, [r7, #24]
 80024dc:	430b      	orrs	r3, r1
 80024de:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4618      	mov	r0, r3
 80024e6:	f7ff ff26 	bl	8002336 <LL_ADC_INJ_IsConversionOngoing>
 80024ea:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d140      	bne.n	8002574 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d13d      	bne.n	8002574 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	7e1b      	ldrb	r3, [r3, #24]
 8002500:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002502:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800250a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800250c:	4313      	orrs	r3, r2
 800250e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	68db      	ldr	r3, [r3, #12]
 8002516:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800251a:	f023 0306 	bic.w	r3, r3, #6
 800251e:	687a      	ldr	r2, [r7, #4]
 8002520:	6812      	ldr	r2, [r2, #0]
 8002522:	69b9      	ldr	r1, [r7, #24]
 8002524:	430b      	orrs	r3, r1
 8002526:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800252e:	2b01      	cmp	r3, #1
 8002530:	d118      	bne.n	8002564 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	691b      	ldr	r3, [r3, #16]
 8002538:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800253c:	f023 0304 	bic.w	r3, r3, #4
 8002540:	687a      	ldr	r2, [r7, #4]
 8002542:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002548:	4311      	orrs	r1, r2
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800254e:	4311      	orrs	r1, r2
 8002550:	687a      	ldr	r2, [r7, #4]
 8002552:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002554:	430a      	orrs	r2, r1
 8002556:	431a      	orrs	r2, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f042 0201 	orr.w	r2, r2, #1
 8002560:	611a      	str	r2, [r3, #16]
 8002562:	e007      	b.n	8002574 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	691a      	ldr	r2, [r3, #16]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f022 0201 	bic.w	r2, r2, #1
 8002572:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	691b      	ldr	r3, [r3, #16]
 8002578:	2b01      	cmp	r3, #1
 800257a:	d10c      	bne.n	8002596 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002582:	f023 010f 	bic.w	r1, r3, #15
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	69db      	ldr	r3, [r3, #28]
 800258a:	1e5a      	subs	r2, r3, #1
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	430a      	orrs	r2, r1
 8002592:	631a      	str	r2, [r3, #48]	@ 0x30
 8002594:	e007      	b.n	80025a6 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f022 020f 	bic.w	r2, r2, #15
 80025a4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025aa:	f023 0303 	bic.w	r3, r3, #3
 80025ae:	f043 0201 	orr.w	r2, r3, #1
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	659a      	str	r2, [r3, #88]	@ 0x58
 80025b6:	e007      	b.n	80025c8 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025bc:	f043 0210 	orr.w	r2, r3, #16
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80025c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3720      	adds	r7, #32
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	20000000 	.word	0x20000000
 80025d8:	053e2d63 	.word	0x053e2d63
 80025dc:	50040000 	.word	0x50040000
 80025e0:	50040300 	.word	0x50040300
 80025e4:	fff0c007 	.word	0xfff0c007

080025e8 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b088      	sub	sp, #32
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80025f0:	2300      	movs	r3, #0
 80025f2:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002604:	69bb      	ldr	r3, [r7, #24]
 8002606:	f003 0302 	and.w	r3, r3, #2
 800260a:	2b00      	cmp	r3, #0
 800260c:	d017      	beq.n	800263e <HAL_ADC_IRQHandler+0x56>
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	f003 0302 	and.w	r3, r3, #2
 8002614:	2b00      	cmp	r3, #0
 8002616:	d012      	beq.n	800263e <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800261c:	f003 0310 	and.w	r3, r3, #16
 8002620:	2b00      	cmp	r3, #0
 8002622:	d105      	bne.n	8002630 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002628:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f000 febb 	bl	80033ac <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	2202      	movs	r2, #2
 800263c:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800263e:	69bb      	ldr	r3, [r7, #24]
 8002640:	f003 0304 	and.w	r3, r3, #4
 8002644:	2b00      	cmp	r3, #0
 8002646:	d004      	beq.n	8002652 <HAL_ADC_IRQHandler+0x6a>
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	f003 0304 	and.w	r3, r3, #4
 800264e:	2b00      	cmp	r3, #0
 8002650:	d109      	bne.n	8002666 <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002652:	69bb      	ldr	r3, [r7, #24]
 8002654:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002658:	2b00      	cmp	r3, #0
 800265a:	d05e      	beq.n	800271a <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	f003 0308 	and.w	r3, r3, #8
 8002662:	2b00      	cmp	r3, #0
 8002664:	d059      	beq.n	800271a <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800266a:	f003 0310 	and.w	r3, r3, #16
 800266e:	2b00      	cmp	r3, #0
 8002670:	d105      	bne.n	800267e <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002676:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4618      	mov	r0, r3
 8002684:	f7ff fd1a 	bl	80020bc <LL_ADC_REG_IsTriggerSourceSWStart>
 8002688:	4603      	mov	r3, r0
 800268a:	2b00      	cmp	r3, #0
 800268c:	d03e      	beq.n	800270c <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800269c:	2b00      	cmp	r3, #0
 800269e:	d135      	bne.n	800270c <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0308 	and.w	r3, r3, #8
 80026aa:	2b08      	cmp	r3, #8
 80026ac:	d12e      	bne.n	800270c <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4618      	mov	r0, r3
 80026b4:	f7ff fe2c 	bl	8002310 <LL_ADC_REG_IsConversionOngoing>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d11a      	bne.n	80026f4 <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	685a      	ldr	r2, [r3, #4]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f022 020c 	bic.w	r2, r2, #12
 80026cc:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026d2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026de:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d112      	bne.n	800270c <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ea:	f043 0201 	orr.w	r2, r3, #1
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	659a      	str	r2, [r3, #88]	@ 0x58
 80026f2:	e00b      	b.n	800270c <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026f8:	f043 0210 	orr.w	r2, r3, #16
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002704:	f043 0201 	orr.w	r2, r3, #1
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	f000 f91f 	bl	8002950 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	220c      	movs	r2, #12
 8002718:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800271a:	69bb      	ldr	r3, [r7, #24]
 800271c:	f003 0320 	and.w	r3, r3, #32
 8002720:	2b00      	cmp	r3, #0
 8002722:	d004      	beq.n	800272e <HAL_ADC_IRQHandler+0x146>
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	f003 0320 	and.w	r3, r3, #32
 800272a:	2b00      	cmp	r3, #0
 800272c:	d109      	bne.n	8002742 <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800272e:	69bb      	ldr	r3, [r7, #24]
 8002730:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002734:	2b00      	cmp	r3, #0
 8002736:	d072      	beq.n	800281e <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800273e:	2b00      	cmp	r3, #0
 8002740:	d06d      	beq.n	800281e <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002746:	f003 0310 	and.w	r3, r3, #16
 800274a:	2b00      	cmp	r3, #0
 800274c:	d105      	bne.n	800275a <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002752:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4618      	mov	r0, r3
 8002760:	f7ff fceb 	bl	800213a <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002764:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4618      	mov	r0, r3
 800276c:	f7ff fca6 	bl	80020bc <LL_ADC_REG_IsTriggerSourceSWStart>
 8002770:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d047      	beq.n	8002810 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002786:	2b00      	cmp	r3, #0
 8002788:	d007      	beq.n	800279a <HAL_ADC_IRQHandler+0x1b2>
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d03f      	beq.n	8002810 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002796:	2b00      	cmp	r3, #0
 8002798:	d13a      	bne.n	8002810 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027a4:	2b40      	cmp	r3, #64	@ 0x40
 80027a6:	d133      	bne.n	8002810 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d12e      	bne.n	8002810 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4618      	mov	r0, r3
 80027b8:	f7ff fdbd 	bl	8002336 <LL_ADC_INJ_IsConversionOngoing>
 80027bc:	4603      	mov	r3, r0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d11a      	bne.n	80027f8 <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	685a      	ldr	r2, [r3, #4]
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80027d0:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027d6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d112      	bne.n	8002810 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ee:	f043 0201 	orr.w	r2, r3, #1
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	659a      	str	r2, [r3, #88]	@ 0x58
 80027f6:	e00b      	b.n	8002810 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027fc:	f043 0210 	orr.w	r2, r3, #16
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002808:	f043 0201 	orr.w	r2, r3, #1
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002810:	6878      	ldr	r0, [r7, #4]
 8002812:	f000 fda3 	bl	800335c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	2260      	movs	r2, #96	@ 0x60
 800281c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800281e:	69bb      	ldr	r3, [r7, #24]
 8002820:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002824:	2b00      	cmp	r3, #0
 8002826:	d011      	beq.n	800284c <HAL_ADC_IRQHandler+0x264>
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800282e:	2b00      	cmp	r3, #0
 8002830:	d00c      	beq.n	800284c <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002836:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f000 f890 	bl	8002964 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2280      	movs	r2, #128	@ 0x80
 800284a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800284c:	69bb      	ldr	r3, [r7, #24]
 800284e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002852:	2b00      	cmp	r3, #0
 8002854:	d012      	beq.n	800287c <HAL_ADC_IRQHandler+0x294>
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800285c:	2b00      	cmp	r3, #0
 800285e:	d00d      	beq.n	800287c <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002864:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800286c:	6878      	ldr	r0, [r7, #4]
 800286e:	f000 fd89 	bl	8003384 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800287a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002882:	2b00      	cmp	r3, #0
 8002884:	d012      	beq.n	80028ac <HAL_ADC_IRQHandler+0x2c4>
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800288c:	2b00      	cmp	r3, #0
 800288e:	d00d      	beq.n	80028ac <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002894:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800289c:	6878      	ldr	r0, [r7, #4]
 800289e:	f000 fd7b 	bl	8003398 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80028aa:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80028ac:	69bb      	ldr	r3, [r7, #24]
 80028ae:	f003 0310 	and.w	r3, r3, #16
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d02a      	beq.n	800290c <HAL_ADC_IRQHandler+0x324>
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	f003 0310 	and.w	r3, r3, #16
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d025      	beq.n	800290c <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d102      	bne.n	80028ce <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 80028c8:	2301      	movs	r3, #1
 80028ca:	61fb      	str	r3, [r7, #28]
 80028cc:	e008      	b.n	80028e0 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	68db      	ldr	r3, [r3, #12]
 80028d4:	f003 0301 	and.w	r3, r3, #1
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d001      	beq.n	80028e0 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 80028dc:	2301      	movs	r3, #1
 80028de:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 80028e0:	69fb      	ldr	r3, [r7, #28]
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d10e      	bne.n	8002904 <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ea:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028f6:	f043 0202 	orr.w	r2, r3, #2
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f000 f83a 	bl	8002978 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2210      	movs	r2, #16
 800290a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800290c:	69bb      	ldr	r3, [r7, #24]
 800290e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002912:	2b00      	cmp	r3, #0
 8002914:	d018      	beq.n	8002948 <HAL_ADC_IRQHandler+0x360>
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800291c:	2b00      	cmp	r3, #0
 800291e:	d013      	beq.n	8002948 <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002924:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002930:	f043 0208 	orr.w	r2, r3, #8
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002940:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	f000 fd14 	bl	8003370 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002948:	bf00      	nop
 800294a:	3720      	adds	r7, #32
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}

08002950 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002958:	bf00      	nop
 800295a:	370c      	adds	r7, #12
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr

08002964 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800296c:	bf00      	nop
 800296e:	370c      	adds	r7, #12
 8002970:	46bd      	mov	sp, r7
 8002972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002976:	4770      	bx	lr

08002978 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002980:	bf00      	nop
 8002982:	370c      	adds	r7, #12
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b0b6      	sub	sp, #216	@ 0xd8
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
 8002994:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002996:	2300      	movs	r3, #0
 8002998:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800299c:	2300      	movs	r3, #0
 800299e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d101      	bne.n	80029ae <HAL_ADC_ConfigChannel+0x22>
 80029aa:	2302      	movs	r3, #2
 80029ac:	e3d5      	b.n	800315a <HAL_ADC_ConfigChannel+0x7ce>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2201      	movs	r2, #1
 80029b2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4618      	mov	r0, r3
 80029bc:	f7ff fca8 	bl	8002310 <LL_ADC_REG_IsConversionOngoing>
 80029c0:	4603      	mov	r3, r0
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	f040 83ba 	bne.w	800313c <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	2b05      	cmp	r3, #5
 80029d6:	d824      	bhi.n	8002a22 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	3b02      	subs	r3, #2
 80029de:	2b03      	cmp	r3, #3
 80029e0:	d81b      	bhi.n	8002a1a <HAL_ADC_ConfigChannel+0x8e>
 80029e2:	a201      	add	r2, pc, #4	@ (adr r2, 80029e8 <HAL_ADC_ConfigChannel+0x5c>)
 80029e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029e8:	080029f9 	.word	0x080029f9
 80029ec:	08002a01 	.word	0x08002a01
 80029f0:	08002a09 	.word	0x08002a09
 80029f4:	08002a11 	.word	0x08002a11
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80029f8:	230c      	movs	r3, #12
 80029fa:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80029fe:	e010      	b.n	8002a22 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002a00:	2312      	movs	r3, #18
 8002a02:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002a06:	e00c      	b.n	8002a22 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002a08:	2318      	movs	r3, #24
 8002a0a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002a0e:	e008      	b.n	8002a22 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002a10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a14:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002a18:	e003      	b.n	8002a22 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002a1a:	2306      	movs	r3, #6
 8002a1c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002a20:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6818      	ldr	r0, [r3, #0]
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002a30:	f7ff fb57 	bl	80020e2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4618      	mov	r0, r3
 8002a3a:	f7ff fc69 	bl	8002310 <LL_ADC_REG_IsConversionOngoing>
 8002a3e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7ff fc75 	bl	8002336 <LL_ADC_INJ_IsConversionOngoing>
 8002a4c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002a50:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	f040 81bf 	bne.w	8002dd8 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002a5a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	f040 81ba 	bne.w	8002dd8 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002a6c:	d10f      	bne.n	8002a8e <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6818      	ldr	r0, [r3, #0]
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	2200      	movs	r2, #0
 8002a78:	4619      	mov	r1, r3
 8002a7a:	f7ff fb71 	bl	8002160 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002a86:	4618      	mov	r0, r3
 8002a88:	f7ff fb05 	bl	8002096 <LL_ADC_SetSamplingTimeCommonConfig>
 8002a8c:	e00e      	b.n	8002aac <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6818      	ldr	r0, [r3, #0]
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	6819      	ldr	r1, [r3, #0]
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	461a      	mov	r2, r3
 8002a9c:	f7ff fb60 	bl	8002160 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	2100      	movs	r1, #0
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f7ff faf5 	bl	8002096 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	695a      	ldr	r2, [r3, #20]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	68db      	ldr	r3, [r3, #12]
 8002ab6:	08db      	lsrs	r3, r3, #3
 8002ab8:	f003 0303 	and.w	r3, r3, #3
 8002abc:	005b      	lsls	r3, r3, #1
 8002abe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	691b      	ldr	r3, [r3, #16]
 8002aca:	2b04      	cmp	r3, #4
 8002acc:	d00a      	beq.n	8002ae4 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	6818      	ldr	r0, [r3, #0]
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	6919      	ldr	r1, [r3, #16]
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002ade:	f7ff fa85 	bl	8001fec <LL_ADC_SetOffset>
 8002ae2:	e179      	b.n	8002dd8 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	2100      	movs	r1, #0
 8002aea:	4618      	mov	r0, r3
 8002aec:	f7ff faa2 	bl	8002034 <LL_ADC_GetOffsetChannel>
 8002af0:	4603      	mov	r3, r0
 8002af2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d10a      	bne.n	8002b10 <HAL_ADC_ConfigChannel+0x184>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	2100      	movs	r1, #0
 8002b00:	4618      	mov	r0, r3
 8002b02:	f7ff fa97 	bl	8002034 <LL_ADC_GetOffsetChannel>
 8002b06:	4603      	mov	r3, r0
 8002b08:	0e9b      	lsrs	r3, r3, #26
 8002b0a:	f003 021f 	and.w	r2, r3, #31
 8002b0e:	e01e      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x1c2>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	2100      	movs	r1, #0
 8002b16:	4618      	mov	r0, r3
 8002b18:	f7ff fa8c 	bl	8002034 <LL_ADC_GetOffsetChannel>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b22:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002b26:	fa93 f3a3 	rbit	r3, r3
 8002b2a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002b2e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002b32:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002b36:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d101      	bne.n	8002b42 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8002b3e:	2320      	movs	r3, #32
 8002b40:	e004      	b.n	8002b4c <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8002b42:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002b46:	fab3 f383 	clz	r3, r3
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d105      	bne.n	8002b66 <HAL_ADC_ConfigChannel+0x1da>
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	0e9b      	lsrs	r3, r3, #26
 8002b60:	f003 031f 	and.w	r3, r3, #31
 8002b64:	e018      	b.n	8002b98 <HAL_ADC_ConfigChannel+0x20c>
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002b72:	fa93 f3a3 	rbit	r3, r3
 8002b76:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002b7a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002b7e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002b82:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d101      	bne.n	8002b8e <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8002b8a:	2320      	movs	r3, #32
 8002b8c:	e004      	b.n	8002b98 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8002b8e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002b92:	fab3 f383 	clz	r3, r3
 8002b96:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	d106      	bne.n	8002baa <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	2100      	movs	r1, #0
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f7ff fa5b 	bl	8002060 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	2101      	movs	r1, #1
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f7ff fa3f 	bl	8002034 <LL_ADC_GetOffsetChannel>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d10a      	bne.n	8002bd6 <HAL_ADC_ConfigChannel+0x24a>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	2101      	movs	r1, #1
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7ff fa34 	bl	8002034 <LL_ADC_GetOffsetChannel>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	0e9b      	lsrs	r3, r3, #26
 8002bd0:	f003 021f 	and.w	r2, r3, #31
 8002bd4:	e01e      	b.n	8002c14 <HAL_ADC_ConfigChannel+0x288>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	2101      	movs	r1, #1
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f7ff fa29 	bl	8002034 <LL_ADC_GetOffsetChannel>
 8002be2:	4603      	mov	r3, r0
 8002be4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002bec:	fa93 f3a3 	rbit	r3, r3
 8002bf0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002bf4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002bf8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002bfc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d101      	bne.n	8002c08 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8002c04:	2320      	movs	r3, #32
 8002c06:	e004      	b.n	8002c12 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8002c08:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002c0c:	fab3 f383 	clz	r3, r3
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d105      	bne.n	8002c2c <HAL_ADC_ConfigChannel+0x2a0>
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	0e9b      	lsrs	r3, r3, #26
 8002c26:	f003 031f 	and.w	r3, r3, #31
 8002c2a:	e018      	b.n	8002c5e <HAL_ADC_ConfigChannel+0x2d2>
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c34:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c38:	fa93 f3a3 	rbit	r3, r3
 8002c3c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002c40:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002c44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002c48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d101      	bne.n	8002c54 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8002c50:	2320      	movs	r3, #32
 8002c52:	e004      	b.n	8002c5e <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8002c54:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002c58:	fab3 f383 	clz	r3, r3
 8002c5c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002c5e:	429a      	cmp	r2, r3
 8002c60:	d106      	bne.n	8002c70 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	2200      	movs	r2, #0
 8002c68:	2101      	movs	r1, #1
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f7ff f9f8 	bl	8002060 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	2102      	movs	r1, #2
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7ff f9dc 	bl	8002034 <LL_ADC_GetOffsetChannel>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d10a      	bne.n	8002c9c <HAL_ADC_ConfigChannel+0x310>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	2102      	movs	r1, #2
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f7ff f9d1 	bl	8002034 <LL_ADC_GetOffsetChannel>
 8002c92:	4603      	mov	r3, r0
 8002c94:	0e9b      	lsrs	r3, r3, #26
 8002c96:	f003 021f 	and.w	r2, r3, #31
 8002c9a:	e01e      	b.n	8002cda <HAL_ADC_ConfigChannel+0x34e>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	2102      	movs	r1, #2
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f7ff f9c6 	bl	8002034 <LL_ADC_GetOffsetChannel>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cae:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002cb2:	fa93 f3a3 	rbit	r3, r3
 8002cb6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002cba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002cbe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002cc2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d101      	bne.n	8002cce <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8002cca:	2320      	movs	r3, #32
 8002ccc:	e004      	b.n	8002cd8 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8002cce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002cd2:	fab3 f383 	clz	r3, r3
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d105      	bne.n	8002cf2 <HAL_ADC_ConfigChannel+0x366>
 8002ce6:	683b      	ldr	r3, [r7, #0]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	0e9b      	lsrs	r3, r3, #26
 8002cec:	f003 031f 	and.w	r3, r3, #31
 8002cf0:	e014      	b.n	8002d1c <HAL_ADC_ConfigChannel+0x390>
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cf8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002cfa:	fa93 f3a3 	rbit	r3, r3
 8002cfe:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002d00:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002d02:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002d06:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d101      	bne.n	8002d12 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002d0e:	2320      	movs	r3, #32
 8002d10:	e004      	b.n	8002d1c <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8002d12:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002d16:	fab3 f383 	clz	r3, r3
 8002d1a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d106      	bne.n	8002d2e <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	2200      	movs	r2, #0
 8002d26:	2102      	movs	r1, #2
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f7ff f999 	bl	8002060 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	2103      	movs	r1, #3
 8002d34:	4618      	mov	r0, r3
 8002d36:	f7ff f97d 	bl	8002034 <LL_ADC_GetOffsetChannel>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d10a      	bne.n	8002d5a <HAL_ADC_ConfigChannel+0x3ce>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	2103      	movs	r1, #3
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	f7ff f972 	bl	8002034 <LL_ADC_GetOffsetChannel>
 8002d50:	4603      	mov	r3, r0
 8002d52:	0e9b      	lsrs	r3, r3, #26
 8002d54:	f003 021f 	and.w	r2, r3, #31
 8002d58:	e017      	b.n	8002d8a <HAL_ADC_ConfigChannel+0x3fe>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	2103      	movs	r1, #3
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7ff f967 	bl	8002034 <LL_ADC_GetOffsetChannel>
 8002d66:	4603      	mov	r3, r0
 8002d68:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d6a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002d6c:	fa93 f3a3 	rbit	r3, r3
 8002d70:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002d72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002d74:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002d76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d101      	bne.n	8002d80 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8002d7c:	2320      	movs	r3, #32
 8002d7e:	e003      	b.n	8002d88 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8002d80:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002d82:	fab3 f383 	clz	r3, r3
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d105      	bne.n	8002da2 <HAL_ADC_ConfigChannel+0x416>
 8002d96:	683b      	ldr	r3, [r7, #0]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	0e9b      	lsrs	r3, r3, #26
 8002d9c:	f003 031f 	and.w	r3, r3, #31
 8002da0:	e011      	b.n	8002dc6 <HAL_ADC_ConfigChannel+0x43a>
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002daa:	fa93 f3a3 	rbit	r3, r3
 8002dae:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002db0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002db2:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002db4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d101      	bne.n	8002dbe <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 8002dba:	2320      	movs	r3, #32
 8002dbc:	e003      	b.n	8002dc6 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8002dbe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002dc0:	fab3 f383 	clz	r3, r3
 8002dc4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002dc6:	429a      	cmp	r2, r3
 8002dc8:	d106      	bne.n	8002dd8 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	2103      	movs	r1, #3
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7ff f944 	bl	8002060 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7ff fa71 	bl	80022c4 <LL_ADC_IsEnabled>
 8002de2:	4603      	mov	r3, r0
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	f040 813f 	bne.w	8003068 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6818      	ldr	r0, [r3, #0]
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	6819      	ldr	r1, [r3, #0]
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	461a      	mov	r2, r3
 8002df8:	f7ff f9de 	bl	80021b8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	68db      	ldr	r3, [r3, #12]
 8002e00:	4a8e      	ldr	r2, [pc, #568]	@ (800303c <HAL_ADC_ConfigChannel+0x6b0>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	f040 8130 	bne.w	8003068 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d10b      	bne.n	8002e30 <HAL_ADC_ConfigChannel+0x4a4>
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	0e9b      	lsrs	r3, r3, #26
 8002e1e:	3301      	adds	r3, #1
 8002e20:	f003 031f 	and.w	r3, r3, #31
 8002e24:	2b09      	cmp	r3, #9
 8002e26:	bf94      	ite	ls
 8002e28:	2301      	movls	r3, #1
 8002e2a:	2300      	movhi	r3, #0
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	e019      	b.n	8002e64 <HAL_ADC_ConfigChannel+0x4d8>
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e36:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002e38:	fa93 f3a3 	rbit	r3, r3
 8002e3c:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002e3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002e40:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002e42:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d101      	bne.n	8002e4c <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8002e48:	2320      	movs	r3, #32
 8002e4a:	e003      	b.n	8002e54 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8002e4c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002e4e:	fab3 f383 	clz	r3, r3
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	3301      	adds	r3, #1
 8002e56:	f003 031f 	and.w	r3, r3, #31
 8002e5a:	2b09      	cmp	r3, #9
 8002e5c:	bf94      	ite	ls
 8002e5e:	2301      	movls	r3, #1
 8002e60:	2300      	movhi	r3, #0
 8002e62:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d079      	beq.n	8002f5c <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d107      	bne.n	8002e84 <HAL_ADC_ConfigChannel+0x4f8>
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	0e9b      	lsrs	r3, r3, #26
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	069b      	lsls	r3, r3, #26
 8002e7e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e82:	e015      	b.n	8002eb0 <HAL_ADC_ConfigChannel+0x524>
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002e8c:	fa93 f3a3 	rbit	r3, r3
 8002e90:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002e92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e94:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002e96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d101      	bne.n	8002ea0 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8002e9c:	2320      	movs	r3, #32
 8002e9e:	e003      	b.n	8002ea8 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8002ea0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002ea2:	fab3 f383 	clz	r3, r3
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	3301      	adds	r3, #1
 8002eaa:	069b      	lsls	r3, r3, #26
 8002eac:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d109      	bne.n	8002ed0 <HAL_ADC_ConfigChannel+0x544>
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	0e9b      	lsrs	r3, r3, #26
 8002ec2:	3301      	adds	r3, #1
 8002ec4:	f003 031f 	and.w	r3, r3, #31
 8002ec8:	2101      	movs	r1, #1
 8002eca:	fa01 f303 	lsl.w	r3, r1, r3
 8002ece:	e017      	b.n	8002f00 <HAL_ADC_ConfigChannel+0x574>
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ed8:	fa93 f3a3 	rbit	r3, r3
 8002edc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002ede:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ee0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002ee2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d101      	bne.n	8002eec <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8002ee8:	2320      	movs	r3, #32
 8002eea:	e003      	b.n	8002ef4 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8002eec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002eee:	fab3 f383 	clz	r3, r3
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	f003 031f 	and.w	r3, r3, #31
 8002efa:	2101      	movs	r1, #1
 8002efc:	fa01 f303 	lsl.w	r3, r1, r3
 8002f00:	ea42 0103 	orr.w	r1, r2, r3
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d10a      	bne.n	8002f26 <HAL_ADC_ConfigChannel+0x59a>
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	0e9b      	lsrs	r3, r3, #26
 8002f16:	3301      	adds	r3, #1
 8002f18:	f003 021f 	and.w	r2, r3, #31
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	005b      	lsls	r3, r3, #1
 8002f20:	4413      	add	r3, r2
 8002f22:	051b      	lsls	r3, r3, #20
 8002f24:	e018      	b.n	8002f58 <HAL_ADC_ConfigChannel+0x5cc>
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f2e:	fa93 f3a3 	rbit	r3, r3
 8002f32:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f36:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002f38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d101      	bne.n	8002f42 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8002f3e:	2320      	movs	r3, #32
 8002f40:	e003      	b.n	8002f4a <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 8002f42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f44:	fab3 f383 	clz	r3, r3
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	3301      	adds	r3, #1
 8002f4c:	f003 021f 	and.w	r2, r3, #31
 8002f50:	4613      	mov	r3, r2
 8002f52:	005b      	lsls	r3, r3, #1
 8002f54:	4413      	add	r3, r2
 8002f56:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f58:	430b      	orrs	r3, r1
 8002f5a:	e080      	b.n	800305e <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d107      	bne.n	8002f78 <HAL_ADC_ConfigChannel+0x5ec>
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	0e9b      	lsrs	r3, r3, #26
 8002f6e:	3301      	adds	r3, #1
 8002f70:	069b      	lsls	r3, r3, #26
 8002f72:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002f76:	e015      	b.n	8002fa4 <HAL_ADC_ConfigChannel+0x618>
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f80:	fa93 f3a3 	rbit	r3, r3
 8002f84:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002f8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d101      	bne.n	8002f94 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8002f90:	2320      	movs	r3, #32
 8002f92:	e003      	b.n	8002f9c <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8002f94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f96:	fab3 f383 	clz	r3, r3
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	3301      	adds	r3, #1
 8002f9e:	069b      	lsls	r3, r3, #26
 8002fa0:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d109      	bne.n	8002fc4 <HAL_ADC_ConfigChannel+0x638>
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	0e9b      	lsrs	r3, r3, #26
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	f003 031f 	and.w	r3, r3, #31
 8002fbc:	2101      	movs	r1, #1
 8002fbe:	fa01 f303 	lsl.w	r3, r1, r3
 8002fc2:	e017      	b.n	8002ff4 <HAL_ADC_ConfigChannel+0x668>
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	fa93 f3a3 	rbit	r3, r3
 8002fd0:	61bb      	str	r3, [r7, #24]
  return result;
 8002fd2:	69bb      	ldr	r3, [r7, #24]
 8002fd4:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002fd6:	6a3b      	ldr	r3, [r7, #32]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d101      	bne.n	8002fe0 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8002fdc:	2320      	movs	r3, #32
 8002fde:	e003      	b.n	8002fe8 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8002fe0:	6a3b      	ldr	r3, [r7, #32]
 8002fe2:	fab3 f383 	clz	r3, r3
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	3301      	adds	r3, #1
 8002fea:	f003 031f 	and.w	r3, r3, #31
 8002fee:	2101      	movs	r1, #1
 8002ff0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ff4:	ea42 0103 	orr.w	r1, r2, r3
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003000:	2b00      	cmp	r3, #0
 8003002:	d10d      	bne.n	8003020 <HAL_ADC_ConfigChannel+0x694>
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	0e9b      	lsrs	r3, r3, #26
 800300a:	3301      	adds	r3, #1
 800300c:	f003 021f 	and.w	r2, r3, #31
 8003010:	4613      	mov	r3, r2
 8003012:	005b      	lsls	r3, r3, #1
 8003014:	4413      	add	r3, r2
 8003016:	3b1e      	subs	r3, #30
 8003018:	051b      	lsls	r3, r3, #20
 800301a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800301e:	e01d      	b.n	800305c <HAL_ADC_ConfigChannel+0x6d0>
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	fa93 f3a3 	rbit	r3, r3
 800302c:	60fb      	str	r3, [r7, #12]
  return result;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d103      	bne.n	8003040 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8003038:	2320      	movs	r3, #32
 800303a:	e005      	b.n	8003048 <HAL_ADC_ConfigChannel+0x6bc>
 800303c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003040:	697b      	ldr	r3, [r7, #20]
 8003042:	fab3 f383 	clz	r3, r3
 8003046:	b2db      	uxtb	r3, r3
 8003048:	3301      	adds	r3, #1
 800304a:	f003 021f 	and.w	r2, r3, #31
 800304e:	4613      	mov	r3, r2
 8003050:	005b      	lsls	r3, r3, #1
 8003052:	4413      	add	r3, r2
 8003054:	3b1e      	subs	r3, #30
 8003056:	051b      	lsls	r3, r3, #20
 8003058:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800305c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800305e:	683a      	ldr	r2, [r7, #0]
 8003060:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003062:	4619      	mov	r1, r3
 8003064:	f7ff f87c 	bl	8002160 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	681a      	ldr	r2, [r3, #0]
 800306c:	4b3d      	ldr	r3, [pc, #244]	@ (8003164 <HAL_ADC_ConfigChannel+0x7d8>)
 800306e:	4013      	ands	r3, r2
 8003070:	2b00      	cmp	r3, #0
 8003072:	d06c      	beq.n	800314e <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003074:	483c      	ldr	r0, [pc, #240]	@ (8003168 <HAL_ADC_ConfigChannel+0x7dc>)
 8003076:	f7fe ffab 	bl	8001fd0 <LL_ADC_GetCommonPathInternalCh>
 800307a:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a3a      	ldr	r2, [pc, #232]	@ (800316c <HAL_ADC_ConfigChannel+0x7e0>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d127      	bne.n	80030d8 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003088:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800308c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003090:	2b00      	cmp	r3, #0
 8003092:	d121      	bne.n	80030d8 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a35      	ldr	r2, [pc, #212]	@ (8003170 <HAL_ADC_ConfigChannel+0x7e4>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d157      	bne.n	800314e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800309e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80030a2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80030a6:	4619      	mov	r1, r3
 80030a8:	482f      	ldr	r0, [pc, #188]	@ (8003168 <HAL_ADC_ConfigChannel+0x7dc>)
 80030aa:	f7fe ff7e 	bl	8001faa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80030ae:	4b31      	ldr	r3, [pc, #196]	@ (8003174 <HAL_ADC_ConfigChannel+0x7e8>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	099b      	lsrs	r3, r3, #6
 80030b4:	4a30      	ldr	r2, [pc, #192]	@ (8003178 <HAL_ADC_ConfigChannel+0x7ec>)
 80030b6:	fba2 2303 	umull	r2, r3, r2, r3
 80030ba:	099b      	lsrs	r3, r3, #6
 80030bc:	1c5a      	adds	r2, r3, #1
 80030be:	4613      	mov	r3, r2
 80030c0:	005b      	lsls	r3, r3, #1
 80030c2:	4413      	add	r3, r2
 80030c4:	009b      	lsls	r3, r3, #2
 80030c6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80030c8:	e002      	b.n	80030d0 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	3b01      	subs	r3, #1
 80030ce:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d1f9      	bne.n	80030ca <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80030d6:	e03a      	b.n	800314e <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a27      	ldr	r2, [pc, #156]	@ (800317c <HAL_ADC_ConfigChannel+0x7f0>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d113      	bne.n	800310a <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80030e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80030e6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d10d      	bne.n	800310a <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a1f      	ldr	r2, [pc, #124]	@ (8003170 <HAL_ADC_ConfigChannel+0x7e4>)
 80030f4:	4293      	cmp	r3, r2
 80030f6:	d12a      	bne.n	800314e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80030f8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80030fc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003100:	4619      	mov	r1, r3
 8003102:	4819      	ldr	r0, [pc, #100]	@ (8003168 <HAL_ADC_ConfigChannel+0x7dc>)
 8003104:	f7fe ff51 	bl	8001faa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003108:	e021      	b.n	800314e <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a1c      	ldr	r2, [pc, #112]	@ (8003180 <HAL_ADC_ConfigChannel+0x7f4>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d11c      	bne.n	800314e <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003114:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003118:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800311c:	2b00      	cmp	r3, #0
 800311e:	d116      	bne.n	800314e <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4a12      	ldr	r2, [pc, #72]	@ (8003170 <HAL_ADC_ConfigChannel+0x7e4>)
 8003126:	4293      	cmp	r3, r2
 8003128:	d111      	bne.n	800314e <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800312a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800312e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003132:	4619      	mov	r1, r3
 8003134:	480c      	ldr	r0, [pc, #48]	@ (8003168 <HAL_ADC_ConfigChannel+0x7dc>)
 8003136:	f7fe ff38 	bl	8001faa <LL_ADC_SetCommonPathInternalCh>
 800313a:	e008      	b.n	800314e <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003140:	f043 0220 	orr.w	r2, r3, #32
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003148:	2301      	movs	r3, #1
 800314a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003156:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800315a:	4618      	mov	r0, r3
 800315c:	37d8      	adds	r7, #216	@ 0xd8
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop
 8003164:	80080000 	.word	0x80080000
 8003168:	50040300 	.word	0x50040300
 800316c:	c7520000 	.word	0xc7520000
 8003170:	50040000 	.word	0x50040000
 8003174:	20000000 	.word	0x20000000
 8003178:	053e2d63 	.word	0x053e2d63
 800317c:	cb840000 	.word	0xcb840000
 8003180:	80000001 	.word	0x80000001

08003184 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b084      	sub	sp, #16
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4618      	mov	r0, r3
 8003192:	f7ff f8aa 	bl	80022ea <LL_ADC_IsDisableOngoing>
 8003196:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	4618      	mov	r0, r3
 800319e:	f7ff f891 	bl	80022c4 <LL_ADC_IsEnabled>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d047      	beq.n	8003238 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d144      	bne.n	8003238 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	689b      	ldr	r3, [r3, #8]
 80031b4:	f003 030d 	and.w	r3, r3, #13
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d10c      	bne.n	80031d6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4618      	mov	r0, r3
 80031c2:	f7ff f86b 	bl	800229c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	2203      	movs	r2, #3
 80031cc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80031ce:	f7fe fea9 	bl	8001f24 <HAL_GetTick>
 80031d2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80031d4:	e029      	b.n	800322a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031da:	f043 0210 	orr.w	r2, r3, #16
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031e6:	f043 0201 	orr.w	r2, r3, #1
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e023      	b.n	800323a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80031f2:	f7fe fe97 	bl	8001f24 <HAL_GetTick>
 80031f6:	4602      	mov	r2, r0
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	2b02      	cmp	r3, #2
 80031fe:	d914      	bls.n	800322a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	689b      	ldr	r3, [r3, #8]
 8003206:	f003 0301 	and.w	r3, r3, #1
 800320a:	2b00      	cmp	r3, #0
 800320c:	d00d      	beq.n	800322a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003212:	f043 0210 	orr.w	r2, r3, #16
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800321e:	f043 0201 	orr.w	r2, r3, #1
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e007      	b.n	800323a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	f003 0301 	and.w	r3, r3, #1
 8003234:	2b00      	cmp	r3, #0
 8003236:	d1dc      	bne.n	80031f2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003238:	2300      	movs	r3, #0
}
 800323a:	4618      	mov	r0, r3
 800323c:	3710      	adds	r7, #16
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}

08003242 <LL_ADC_StartCalibration>:
{
 8003242:	b480      	push	{r7}
 8003244:	b083      	sub	sp, #12
 8003246:	af00      	add	r7, sp, #0
 8003248:	6078      	str	r0, [r7, #4]
 800324a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003254:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003258:	683a      	ldr	r2, [r7, #0]
 800325a:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800325e:	4313      	orrs	r3, r2
 8003260:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	609a      	str	r2, [r3, #8]
}
 8003268:	bf00      	nop
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <LL_ADC_IsCalibrationOnGoing>:
{
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003284:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003288:	d101      	bne.n	800328e <LL_ADC_IsCalibrationOnGoing+0x1a>
 800328a:	2301      	movs	r3, #1
 800328c:	e000      	b.n	8003290 <LL_ADC_IsCalibrationOnGoing+0x1c>
 800328e:	2300      	movs	r3, #0
}
 8003290:	4618      	mov	r0, r3
 8003292:	370c      	adds	r7, #12
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr

0800329c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80032a6:	2300      	movs	r3, #0
 80032a8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d101      	bne.n	80032b8 <HAL_ADCEx_Calibration_Start+0x1c>
 80032b4:	2302      	movs	r3, #2
 80032b6:	e04d      	b.n	8003354 <HAL_ADCEx_Calibration_Start+0xb8>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2201      	movs	r2, #1
 80032bc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80032c0:	6878      	ldr	r0, [r7, #4]
 80032c2:	f7ff ff5f 	bl	8003184 <ADC_Disable>
 80032c6:	4603      	mov	r3, r0
 80032c8:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80032ca:	7bfb      	ldrb	r3, [r7, #15]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d136      	bne.n	800333e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032d4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80032d8:	f023 0302 	bic.w	r3, r3, #2
 80032dc:	f043 0202 	orr.w	r2, r3, #2
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	6839      	ldr	r1, [r7, #0]
 80032ea:	4618      	mov	r0, r3
 80032ec:	f7ff ffa9 	bl	8003242 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80032f0:	e014      	b.n	800331c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	3301      	adds	r3, #1
 80032f6:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 80032fe:	d30d      	bcc.n	800331c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003304:	f023 0312 	bic.w	r3, r3, #18
 8003308:	f043 0210 	orr.w	r2, r3, #16
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2200      	movs	r2, #0
 8003314:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e01b      	b.n	8003354 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4618      	mov	r0, r3
 8003322:	f7ff ffa7 	bl	8003274 <LL_ADC_IsCalibrationOnGoing>
 8003326:	4603      	mov	r3, r0
 8003328:	2b00      	cmp	r3, #0
 800332a:	d1e2      	bne.n	80032f2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003330:	f023 0303 	bic.w	r3, r3, #3
 8003334:	f043 0201 	orr.w	r2, r3, #1
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	659a      	str	r2, [r3, #88]	@ 0x58
 800333c:	e005      	b.n	800334a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003342:	f043 0210 	orr.w	r2, r3, #16
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2200      	movs	r2, #0
 800334e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003352:	7bfb      	ldrb	r3, [r7, #15]
}
 8003354:	4618      	mov	r0, r3
 8003356:	3710      	adds	r7, #16
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}

0800335c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003364:	bf00      	nop
 8003366:	370c      	adds	r7, #12
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr

08003370 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003370:	b480      	push	{r7}
 8003372:	b083      	sub	sp, #12
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003378:	bf00      	nop
 800337a:	370c      	adds	r7, #12
 800337c:	46bd      	mov	sp, r7
 800337e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003382:	4770      	bx	lr

08003384 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 800338c:	bf00      	nop
 800338e:	370c      	adds	r7, #12
 8003390:	46bd      	mov	sp, r7
 8003392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003396:	4770      	bx	lr

08003398 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80033a0:	bf00      	nop
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr

080033ac <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80033b4:	bf00      	nop
 80033b6:	370c      	adds	r7, #12
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr

080033c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b085      	sub	sp, #20
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	f003 0307 	and.w	r3, r3, #7
 80033ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033d0:	4b0c      	ldr	r3, [pc, #48]	@ (8003404 <__NVIC_SetPriorityGrouping+0x44>)
 80033d2:	68db      	ldr	r3, [r3, #12]
 80033d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033d6:	68ba      	ldr	r2, [r7, #8]
 80033d8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80033dc:	4013      	ands	r3, r2
 80033de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80033e8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80033ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033f2:	4a04      	ldr	r2, [pc, #16]	@ (8003404 <__NVIC_SetPriorityGrouping+0x44>)
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	60d3      	str	r3, [r2, #12]
}
 80033f8:	bf00      	nop
 80033fa:	3714      	adds	r7, #20
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr
 8003404:	e000ed00 	.word	0xe000ed00

08003408 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003408:	b480      	push	{r7}
 800340a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800340c:	4b04      	ldr	r3, [pc, #16]	@ (8003420 <__NVIC_GetPriorityGrouping+0x18>)
 800340e:	68db      	ldr	r3, [r3, #12]
 8003410:	0a1b      	lsrs	r3, r3, #8
 8003412:	f003 0307 	and.w	r3, r3, #7
}
 8003416:	4618      	mov	r0, r3
 8003418:	46bd      	mov	sp, r7
 800341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341e:	4770      	bx	lr
 8003420:	e000ed00 	.word	0xe000ed00

08003424 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003424:	b480      	push	{r7}
 8003426:	b083      	sub	sp, #12
 8003428:	af00      	add	r7, sp, #0
 800342a:	4603      	mov	r3, r0
 800342c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800342e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003432:	2b00      	cmp	r3, #0
 8003434:	db0b      	blt.n	800344e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003436:	79fb      	ldrb	r3, [r7, #7]
 8003438:	f003 021f 	and.w	r2, r3, #31
 800343c:	4907      	ldr	r1, [pc, #28]	@ (800345c <__NVIC_EnableIRQ+0x38>)
 800343e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003442:	095b      	lsrs	r3, r3, #5
 8003444:	2001      	movs	r0, #1
 8003446:	fa00 f202 	lsl.w	r2, r0, r2
 800344a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800344e:	bf00      	nop
 8003450:	370c      	adds	r7, #12
 8003452:	46bd      	mov	sp, r7
 8003454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop
 800345c:	e000e100 	.word	0xe000e100

08003460 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	4603      	mov	r3, r0
 8003468:	6039      	str	r1, [r7, #0]
 800346a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800346c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003470:	2b00      	cmp	r3, #0
 8003472:	db0a      	blt.n	800348a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	b2da      	uxtb	r2, r3
 8003478:	490c      	ldr	r1, [pc, #48]	@ (80034ac <__NVIC_SetPriority+0x4c>)
 800347a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800347e:	0112      	lsls	r2, r2, #4
 8003480:	b2d2      	uxtb	r2, r2
 8003482:	440b      	add	r3, r1
 8003484:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003488:	e00a      	b.n	80034a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	b2da      	uxtb	r2, r3
 800348e:	4908      	ldr	r1, [pc, #32]	@ (80034b0 <__NVIC_SetPriority+0x50>)
 8003490:	79fb      	ldrb	r3, [r7, #7]
 8003492:	f003 030f 	and.w	r3, r3, #15
 8003496:	3b04      	subs	r3, #4
 8003498:	0112      	lsls	r2, r2, #4
 800349a:	b2d2      	uxtb	r2, r2
 800349c:	440b      	add	r3, r1
 800349e:	761a      	strb	r2, [r3, #24]
}
 80034a0:	bf00      	nop
 80034a2:	370c      	adds	r7, #12
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr
 80034ac:	e000e100 	.word	0xe000e100
 80034b0:	e000ed00 	.word	0xe000ed00

080034b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b089      	sub	sp, #36	@ 0x24
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	60f8      	str	r0, [r7, #12]
 80034bc:	60b9      	str	r1, [r7, #8]
 80034be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	f003 0307 	and.w	r3, r3, #7
 80034c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034c8:	69fb      	ldr	r3, [r7, #28]
 80034ca:	f1c3 0307 	rsb	r3, r3, #7
 80034ce:	2b04      	cmp	r3, #4
 80034d0:	bf28      	it	cs
 80034d2:	2304      	movcs	r3, #4
 80034d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	3304      	adds	r3, #4
 80034da:	2b06      	cmp	r3, #6
 80034dc:	d902      	bls.n	80034e4 <NVIC_EncodePriority+0x30>
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	3b03      	subs	r3, #3
 80034e2:	e000      	b.n	80034e6 <NVIC_EncodePriority+0x32>
 80034e4:	2300      	movs	r3, #0
 80034e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034e8:	f04f 32ff 	mov.w	r2, #4294967295
 80034ec:	69bb      	ldr	r3, [r7, #24]
 80034ee:	fa02 f303 	lsl.w	r3, r2, r3
 80034f2:	43da      	mvns	r2, r3
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	401a      	ands	r2, r3
 80034f8:	697b      	ldr	r3, [r7, #20]
 80034fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034fc:	f04f 31ff 	mov.w	r1, #4294967295
 8003500:	697b      	ldr	r3, [r7, #20]
 8003502:	fa01 f303 	lsl.w	r3, r1, r3
 8003506:	43d9      	mvns	r1, r3
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800350c:	4313      	orrs	r3, r2
         );
}
 800350e:	4618      	mov	r0, r3
 8003510:	3724      	adds	r7, #36	@ 0x24
 8003512:	46bd      	mov	sp, r7
 8003514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003518:	4770      	bx	lr
	...

0800351c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b082      	sub	sp, #8
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	3b01      	subs	r3, #1
 8003528:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800352c:	d301      	bcc.n	8003532 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800352e:	2301      	movs	r3, #1
 8003530:	e00f      	b.n	8003552 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003532:	4a0a      	ldr	r2, [pc, #40]	@ (800355c <SysTick_Config+0x40>)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	3b01      	subs	r3, #1
 8003538:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800353a:	210f      	movs	r1, #15
 800353c:	f04f 30ff 	mov.w	r0, #4294967295
 8003540:	f7ff ff8e 	bl	8003460 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003544:	4b05      	ldr	r3, [pc, #20]	@ (800355c <SysTick_Config+0x40>)
 8003546:	2200      	movs	r2, #0
 8003548:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800354a:	4b04      	ldr	r3, [pc, #16]	@ (800355c <SysTick_Config+0x40>)
 800354c:	2207      	movs	r2, #7
 800354e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003550:	2300      	movs	r3, #0
}
 8003552:	4618      	mov	r0, r3
 8003554:	3708      	adds	r7, #8
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	e000e010 	.word	0xe000e010

08003560 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b082      	sub	sp, #8
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	f7ff ff29 	bl	80033c0 <__NVIC_SetPriorityGrouping>
}
 800356e:	bf00      	nop
 8003570:	3708      	adds	r7, #8
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}

08003576 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003576:	b580      	push	{r7, lr}
 8003578:	b086      	sub	sp, #24
 800357a:	af00      	add	r7, sp, #0
 800357c:	4603      	mov	r3, r0
 800357e:	60b9      	str	r1, [r7, #8]
 8003580:	607a      	str	r2, [r7, #4]
 8003582:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003584:	2300      	movs	r3, #0
 8003586:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003588:	f7ff ff3e 	bl	8003408 <__NVIC_GetPriorityGrouping>
 800358c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	68b9      	ldr	r1, [r7, #8]
 8003592:	6978      	ldr	r0, [r7, #20]
 8003594:	f7ff ff8e 	bl	80034b4 <NVIC_EncodePriority>
 8003598:	4602      	mov	r2, r0
 800359a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800359e:	4611      	mov	r1, r2
 80035a0:	4618      	mov	r0, r3
 80035a2:	f7ff ff5d 	bl	8003460 <__NVIC_SetPriority>
}
 80035a6:	bf00      	nop
 80035a8:	3718      	adds	r7, #24
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}

080035ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035ae:	b580      	push	{r7, lr}
 80035b0:	b082      	sub	sp, #8
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	4603      	mov	r3, r0
 80035b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035bc:	4618      	mov	r0, r3
 80035be:	f7ff ff31 	bl	8003424 <__NVIC_EnableIRQ>
}
 80035c2:	bf00      	nop
 80035c4:	3708      	adds	r7, #8
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}

080035ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b082      	sub	sp, #8
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	f7ff ffa2 	bl	800351c <SysTick_Config>
 80035d8:	4603      	mov	r3, r0
}
 80035da:	4618      	mov	r0, r3
 80035dc:	3708      	adds	r7, #8
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}

080035e2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80035e2:	b580      	push	{r7, lr}
 80035e4:	b082      	sub	sp, #8
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d101      	bne.n	80035f4 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	e014      	b.n	800361e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	791b      	ldrb	r3, [r3, #4]
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d105      	bne.n	800360a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2200      	movs	r2, #0
 8003602:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003604:	6878      	ldr	r0, [r7, #4]
 8003606:	f7fe f83b 	bl	8001680 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	2202      	movs	r2, #2
 800360e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2201      	movs	r2, #1
 800361a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800361c:	2300      	movs	r3, #0
}
 800361e:	4618      	mov	r0, r3
 8003620:	3708      	adds	r7, #8
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}
	...

08003628 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b088      	sub	sp, #32
 800362c:	af00      	add	r7, sp, #0
 800362e:	60f8      	str	r0, [r7, #12]
 8003630:	60b9      	str	r1, [r7, #8]
 8003632:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8003634:	2300      	movs	r3, #0
 8003636:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	795b      	ldrb	r3, [r3, #5]
 800363c:	2b01      	cmp	r3, #1
 800363e:	d101      	bne.n	8003644 <HAL_DAC_ConfigChannel+0x1c>
 8003640:	2302      	movs	r3, #2
 8003642:	e137      	b.n	80038b4 <HAL_DAC_ConfigChannel+0x28c>
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2201      	movs	r2, #1
 8003648:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2202      	movs	r2, #2
 800364e:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	685b      	ldr	r3, [r3, #4]
 8003654:	2b04      	cmp	r3, #4
 8003656:	f040 8081 	bne.w	800375c <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800365a:	f7fe fc63 	bl	8001f24 <HAL_GetTick>
 800365e:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d140      	bne.n	80036e8 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003666:	e018      	b.n	800369a <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003668:	f7fe fc5c 	bl	8001f24 <HAL_GetTick>
 800366c:	4602      	mov	r2, r0
 800366e:	69bb      	ldr	r3, [r7, #24]
 8003670:	1ad3      	subs	r3, r2, r3
 8003672:	2b01      	cmp	r3, #1
 8003674:	d911      	bls.n	800369a <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800367c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003680:	2b00      	cmp	r3, #0
 8003682:	d00a      	beq.n	800369a <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	691b      	ldr	r3, [r3, #16]
 8003688:	f043 0208 	orr.w	r2, r3, #8
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2203      	movs	r2, #3
 8003694:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003696:	2303      	movs	r3, #3
 8003698:	e10c      	b.n	80038b4 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036a0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d1df      	bne.n	8003668 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 80036a8:	2001      	movs	r0, #1
 80036aa:	f7fe fc47 	bl	8001f3c <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	68ba      	ldr	r2, [r7, #8]
 80036b4:	69d2      	ldr	r2, [r2, #28]
 80036b6:	641a      	str	r2, [r3, #64]	@ 0x40
 80036b8:	e023      	b.n	8003702 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80036ba:	f7fe fc33 	bl	8001f24 <HAL_GetTick>
 80036be:	4602      	mov	r2, r0
 80036c0:	69bb      	ldr	r3, [r7, #24]
 80036c2:	1ad3      	subs	r3, r2, r3
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d90f      	bls.n	80036e8 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	da0a      	bge.n	80036e8 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	691b      	ldr	r3, [r3, #16]
 80036d6:	f043 0208 	orr.w	r2, r3, #8
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2203      	movs	r2, #3
 80036e2:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80036e4:	2303      	movs	r3, #3
 80036e6:	e0e5      	b.n	80038b4 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	dbe3      	blt.n	80036ba <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 80036f2:	2001      	movs	r0, #1
 80036f4:	f7fe fc22 	bl	8001f3c <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	68ba      	ldr	r2, [r7, #8]
 80036fe:	69d2      	ldr	r2, [r2, #28]
 8003700:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	f003 0310 	and.w	r3, r3, #16
 800370e:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8003712:	fa01 f303 	lsl.w	r3, r1, r3
 8003716:	43db      	mvns	r3, r3
 8003718:	ea02 0103 	and.w	r1, r2, r3
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	6a1a      	ldr	r2, [r3, #32]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f003 0310 	and.w	r3, r3, #16
 8003726:	409a      	lsls	r2, r3
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	430a      	orrs	r2, r1
 800372e:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	f003 0310 	and.w	r3, r3, #16
 800373c:	21ff      	movs	r1, #255	@ 0xff
 800373e:	fa01 f303 	lsl.w	r3, r1, r3
 8003742:	43db      	mvns	r3, r3
 8003744:	ea02 0103 	and.w	r1, r2, r3
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	f003 0310 	and.w	r3, r3, #16
 8003752:	409a      	lsls	r2, r3
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	430a      	orrs	r2, r1
 800375a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	695b      	ldr	r3, [r3, #20]
 8003760:	2b01      	cmp	r3, #1
 8003762:	d11d      	bne.n	80037a0 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800376a:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	f003 0310 	and.w	r3, r3, #16
 8003772:	221f      	movs	r2, #31
 8003774:	fa02 f303 	lsl.w	r3, r2, r3
 8003778:	43db      	mvns	r3, r3
 800377a:	69fa      	ldr	r2, [r7, #28]
 800377c:	4013      	ands	r3, r2
 800377e:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	699b      	ldr	r3, [r3, #24]
 8003784:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	f003 0310 	and.w	r3, r3, #16
 800378c:	697a      	ldr	r2, [r7, #20]
 800378e:	fa02 f303 	lsl.w	r3, r2, r3
 8003792:	69fa      	ldr	r2, [r7, #28]
 8003794:	4313      	orrs	r3, r2
 8003796:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	69fa      	ldr	r2, [r7, #28]
 800379e:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037a6:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f003 0310 	and.w	r3, r3, #16
 80037ae:	2207      	movs	r2, #7
 80037b0:	fa02 f303 	lsl.w	r3, r2, r3
 80037b4:	43db      	mvns	r3, r3
 80037b6:	69fa      	ldr	r2, [r7, #28]
 80037b8:	4013      	ands	r3, r2
 80037ba:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	685a      	ldr	r2, [r3, #4]
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	68db      	ldr	r3, [r3, #12]
 80037c4:	431a      	orrs	r2, r3
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	691b      	ldr	r3, [r3, #16]
 80037ca:	4313      	orrs	r3, r2
 80037cc:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	f003 0310 	and.w	r3, r3, #16
 80037d4:	697a      	ldr	r2, [r7, #20]
 80037d6:	fa02 f303 	lsl.w	r3, r2, r3
 80037da:	69fa      	ldr	r2, [r7, #28]
 80037dc:	4313      	orrs	r3, r2
 80037de:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	69fa      	ldr	r2, [r7, #28]
 80037e6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	6819      	ldr	r1, [r3, #0]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	f003 0310 	and.w	r3, r3, #16
 80037f4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80037f8:	fa02 f303 	lsl.w	r3, r2, r3
 80037fc:	43da      	mvns	r2, r3
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	400a      	ands	r2, r1
 8003804:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f003 0310 	and.w	r3, r3, #16
 8003814:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8003818:	fa02 f303 	lsl.w	r3, r2, r3
 800381c:	43db      	mvns	r3, r3
 800381e:	69fa      	ldr	r2, [r7, #28]
 8003820:	4013      	ands	r3, r2
 8003822:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f003 0310 	and.w	r3, r3, #16
 8003830:	697a      	ldr	r2, [r7, #20]
 8003832:	fa02 f303 	lsl.w	r3, r2, r3
 8003836:	69fa      	ldr	r2, [r7, #28]
 8003838:	4313      	orrs	r3, r2
 800383a:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 800383c:	68bb      	ldr	r3, [r7, #8]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003844:	d104      	bne.n	8003850 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800384c:	61fb      	str	r3, [r7, #28]
 800384e:	e018      	b.n	8003882 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8003850:	68bb      	ldr	r3, [r7, #8]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d104      	bne.n	8003862 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 8003858:	69fb      	ldr	r3, [r7, #28]
 800385a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800385e:	61fb      	str	r3, [r7, #28]
 8003860:	e00f      	b.n	8003882 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8003862:	f002 f889 	bl	8005978 <HAL_RCC_GetHCLKFreq>
 8003866:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	4a14      	ldr	r2, [pc, #80]	@ (80038bc <HAL_DAC_ConfigChannel+0x294>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d904      	bls.n	800387a <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8003870:	69fb      	ldr	r3, [r7, #28]
 8003872:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003876:	61fb      	str	r3, [r7, #28]
 8003878:	e003      	b.n	8003882 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 800387a:	69fb      	ldr	r3, [r7, #28]
 800387c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003880:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	69fa      	ldr	r2, [r7, #28]
 8003888:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	6819      	ldr	r1, [r3, #0]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f003 0310 	and.w	r3, r3, #16
 8003896:	22c0      	movs	r2, #192	@ 0xc0
 8003898:	fa02 f303 	lsl.w	r3, r2, r3
 800389c:	43da      	mvns	r2, r3
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	400a      	ands	r2, r1
 80038a4:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2201      	movs	r2, #1
 80038aa:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	2200      	movs	r2, #0
 80038b0:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80038b2:	2300      	movs	r3, #0
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	3720      	adds	r7, #32
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	04c4b400 	.word	0x04c4b400

080038c0 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b082      	sub	sp, #8
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d101      	bne.n	80038d2 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e0ac      	b.n	8003a2c <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4618      	mov	r0, r3
 80038d8:	f000 fc2e 	bl	8004138 <DFSDM_GetChannelFromInstance>
 80038dc:	4603      	mov	r3, r0
 80038de:	4a55      	ldr	r2, [pc, #340]	@ (8003a34 <HAL_DFSDM_ChannelInit+0x174>)
 80038e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d001      	beq.n	80038ec <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	e09f      	b.n	8003a2c <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 80038ec:	6878      	ldr	r0, [r7, #4]
 80038ee:	f7fd ffff 	bl	80018f0 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 80038f2:	4b51      	ldr	r3, [pc, #324]	@ (8003a38 <HAL_DFSDM_ChannelInit+0x178>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	3301      	adds	r3, #1
 80038f8:	4a4f      	ldr	r2, [pc, #316]	@ (8003a38 <HAL_DFSDM_ChannelInit+0x178>)
 80038fa:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 80038fc:	4b4e      	ldr	r3, [pc, #312]	@ (8003a38 <HAL_DFSDM_ChannelInit+0x178>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	2b01      	cmp	r3, #1
 8003902:	d125      	bne.n	8003950 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8003904:	4b4d      	ldr	r3, [pc, #308]	@ (8003a3c <HAL_DFSDM_ChannelInit+0x17c>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a4c      	ldr	r2, [pc, #304]	@ (8003a3c <HAL_DFSDM_ChannelInit+0x17c>)
 800390a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800390e:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8003910:	4b4a      	ldr	r3, [pc, #296]	@ (8003a3c <HAL_DFSDM_ChannelInit+0x17c>)
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	4948      	ldr	r1, [pc, #288]	@ (8003a3c <HAL_DFSDM_ChannelInit+0x17c>)
 800391a:	4313      	orrs	r3, r2
 800391c:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 800391e:	4b47      	ldr	r3, [pc, #284]	@ (8003a3c <HAL_DFSDM_ChannelInit+0x17c>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a46      	ldr	r2, [pc, #280]	@ (8003a3c <HAL_DFSDM_ChannelInit+0x17c>)
 8003924:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8003928:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	791b      	ldrb	r3, [r3, #4]
 800392e:	2b01      	cmp	r3, #1
 8003930:	d108      	bne.n	8003944 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8003932:	4b42      	ldr	r3, [pc, #264]	@ (8003a3c <HAL_DFSDM_ChannelInit+0x17c>)
 8003934:	681a      	ldr	r2, [r3, #0]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	3b01      	subs	r3, #1
 800393c:	041b      	lsls	r3, r3, #16
 800393e:	493f      	ldr	r1, [pc, #252]	@ (8003a3c <HAL_DFSDM_ChannelInit+0x17c>)
 8003940:	4313      	orrs	r3, r2
 8003942:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8003944:	4b3d      	ldr	r3, [pc, #244]	@ (8003a3c <HAL_DFSDM_ChannelInit+0x17c>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a3c      	ldr	r2, [pc, #240]	@ (8003a3c <HAL_DFSDM_ChannelInit+0x17c>)
 800394a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800394e:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f422 4271 	bic.w	r2, r2, #61696	@ 0xf100
 800395e:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	6819      	ldr	r1, [r3, #0]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800396e:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8003974:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	430a      	orrs	r2, r1
 800397c:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f022 020f 	bic.w	r2, r2, #15
 800398c:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	6819      	ldr	r1, [r3, #0]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800399c:	431a      	orrs	r2, r3
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	430a      	orrs	r2, r1
 80039a4:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	689a      	ldr	r2, [r3, #8]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f422 025f 	bic.w	r2, r2, #14614528	@ 0xdf0000
 80039b4:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	6899      	ldr	r1, [r3, #8]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039c4:	3b01      	subs	r3, #1
 80039c6:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80039c8:	431a      	orrs	r2, r3
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	430a      	orrs	r2, r1
 80039d0:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	685a      	ldr	r2, [r3, #4]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f002 0207 	and.w	r2, r2, #7
 80039e0:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	6859      	ldr	r1, [r3, #4]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ec:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039f2:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80039f4:	431a      	orrs	r2, r3
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	430a      	orrs	r2, r1
 80039fc:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003a0c:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2201      	movs	r2, #1
 8003a12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	f000 fb8c 	bl	8004138 <DFSDM_GetChannelFromInstance>
 8003a20:	4602      	mov	r2, r0
 8003a22:	4904      	ldr	r1, [pc, #16]	@ (8003a34 <HAL_DFSDM_ChannelInit+0x174>)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8003a2a:	2300      	movs	r3, #0
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3708      	adds	r7, #8
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	2002f340 	.word	0x2002f340
 8003a38:	2002f33c 	.word	0x2002f33c
 8003a3c:	40016000 	.word	0x40016000

08003a40 <HAL_DFSDM_ChannelCkabCallback>:
  * @brief  Clock absence detection callback.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval None
  */
__weak void HAL_DFSDM_ChannelCkabCallback(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_channel);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_ChannelCkabCallback could be implemented in the user file
   */
}
 8003a48:	bf00      	nop
 8003a4a:	370c      	adds	r7, #12
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr

08003a54 <HAL_DFSDM_ChannelScdCallback>:
  * @brief  Short circuit detection callback.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval None
  */
__weak void HAL_DFSDM_ChannelScdCallback(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8003a54:	b480      	push	{r7}
 8003a56:	b083      	sub	sp, #12
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_channel);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_ChannelScdCallback could be implemented in the user file
   */
}
 8003a5c:	bf00      	nop
 8003a5e:	370c      	adds	r7, #12
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr

08003a68 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b082      	sub	sp, #8
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d101      	bne.n	8003a7a <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e0ca      	b.n	8003c10 <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a66      	ldr	r2, [pc, #408]	@ (8003c18 <HAL_DFSDM_FilterInit+0x1b0>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d109      	bne.n	8003a98 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d003      	beq.n	8003a94 <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d101      	bne.n	8003a98 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	e0bb      	b.n	8003c10 <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	631a      	str	r2, [r3, #48]	@ 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	645a      	str	r2, [r3, #68]	@ 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	649a      	str	r2, [r3, #72]	@ 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2200      	movs	r2, #0
 8003aae:	651a      	str	r2, [r3, #80]	@ 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	f7fd fe53 	bl	800175c <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f422 2200 	bic.w	r2, r2, #524288	@ 0x80000
 8003ac4:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	7a1b      	ldrb	r3, [r3, #8]
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d108      	bne.n	8003ae0 <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8003adc:	601a      	str	r2, [r3, #0]
 8003ade:	e007      	b.n	8003af0 <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	681a      	ldr	r2, [r3, #0]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8003aee:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	7a5b      	ldrb	r3, [r3, #9]
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d108      	bne.n	8003b0a <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	681a      	ldr	r2, [r3, #0]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8003b06:	601a      	str	r2, [r3, #0]
 8003b08:	e007      	b.n	8003b1a <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 8003b18:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	687a      	ldr	r2, [r7, #4]
 8003b22:	6812      	ldr	r2, [r2, #0]
 8003b24:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003b28:	f023 0308 	bic.w	r3, r3, #8
 8003b2c:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	68db      	ldr	r3, [r3, #12]
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	d108      	bne.n	8003b48 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	6819      	ldr	r1, [r3, #0]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	695a      	ldr	r2, [r3, #20]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	430a      	orrs	r2, r1
 8003b46:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	7c1b      	ldrb	r3, [r3, #16]
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	d108      	bne.n	8003b62 <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f042 0210 	orr.w	r2, r2, #16
 8003b5e:	601a      	str	r2, [r3, #0]
 8003b60:	e007      	b.n	8003b72 <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681a      	ldr	r2, [r3, #0]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f022 0210 	bic.w	r2, r2, #16
 8003b70:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	7c5b      	ldrb	r3, [r3, #17]
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d108      	bne.n	8003b8c <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681a      	ldr	r2, [r3, #0]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f042 0220 	orr.w	r2, r2, #32
 8003b88:	601a      	str	r2, [r3, #0]
 8003b8a:	e007      	b.n	8003b9c <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f022 0220 	bic.w	r2, r2, #32
 8003b9a:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	695b      	ldr	r3, [r3, #20]
 8003ba2:	687a      	ldr	r2, [r7, #4]
 8003ba4:	6812      	ldr	r2, [r2, #0]
 8003ba6:	f023 4363 	bic.w	r3, r3, #3808428032	@ 0xe3000000
 8003baa:	f003 23ff 	and.w	r3, r3, #4278255360	@ 0xff00ff00
 8003bae:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	6959      	ldr	r1, [r3, #20]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6a1b      	ldr	r3, [r3, #32]
 8003bbe:	3b01      	subs	r3, #1
 8003bc0:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8003bc2:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc8:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8003bca:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	430a      	orrs	r2, r1
 8003bd2:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	685a      	ldr	r2, [r3, #4]
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	635a      	str	r2, [r3, #52]	@ 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	68da      	ldr	r2, [r3, #12]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	639a      	str	r2, [r3, #56]	@ 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	699a      	ldr	r2, [r3, #24]
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	7c1a      	ldrb	r2, [r3, #16]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f042 0201 	orr.w	r2, r2, #1
 8003c04:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2201      	movs	r2, #1
 8003c0a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  return HAL_OK;
 8003c0e:	2300      	movs	r3, #0
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	3708      	adds	r7, #8
 8003c14:	46bd      	mov	sp, r7
 8003c16:	bd80      	pop	{r7, pc}
 8003c18:	40016100 	.word	0x40016100

08003c1c <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b087      	sub	sp, #28
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	60f8      	str	r0, [r7, #12]
 8003c24:	60b9      	str	r1, [r7, #8]
 8003c26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c28:	2300      	movs	r3, #0
 8003c2a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d02e      	beq.n	8003c94 <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8003c3c:	2bff      	cmp	r3, #255	@ 0xff
 8003c3e:	d029      	beq.n	8003c94 <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	68fa      	ldr	r2, [r7, #12]
 8003c48:	6812      	ldr	r2, [r2, #0]
 8003c4a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8003c4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c52:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2b01      	cmp	r3, #1
 8003c58:	d10d      	bne.n	8003c76 <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	021b      	lsls	r3, r3, #8
 8003c64:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8003c68:	431a      	orrs	r2, r3
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8003c72:	601a      	str	r2, [r3, #0]
 8003c74:	e00a      	b.n	8003c8c <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	6819      	ldr	r1, [r3, #0]
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	021b      	lsls	r3, r3, #8
 8003c80:	f003 427f 	and.w	r2, r3, #4278190080	@ 0xff000000
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	430a      	orrs	r2, r1
 8003c8a:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	687a      	ldr	r2, [r7, #4]
 8003c90:	631a      	str	r2, [r3, #48]	@ 0x30
 8003c92:	e001      	b.n	8003c98 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8003c98:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	371c      	adds	r7, #28
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
	...

08003ca8 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b086      	sub	sp, #24
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	60b9      	str	r1, [r7, #8]
 8003cb2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if ((pData == NULL) || (Length == 0U))
 8003cb8:	68bb      	ldr	r3, [r7, #8]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d002      	beq.n	8003cc4 <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d102      	bne.n	8003cca <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	75fb      	strb	r3, [r7, #23]
 8003cc8:	e064      	b.n	8003d94 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check that DMA is enabled for regular conversion */
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003cd4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003cd8:	d002      	beq.n	8003ce0 <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	75fb      	strb	r3, [r7, #23]
 8003cde:	e059      	b.n	8003d94 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check parameters compatibility */
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d10e      	bne.n	8003d06 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d10a      	bne.n	8003d06 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cf4:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d105      	bne.n	8003d06 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d002      	beq.n	8003d06 <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
           (Length != 1U))
  {
    status = HAL_ERROR;
 8003d00:	2301      	movs	r3, #1
 8003d02:	75fb      	strb	r3, [r7, #23]
 8003d04:	e046      	b.n	8003d94 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d10b      	bne.n	8003d26 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d107      	bne.n	8003d26 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d1a:	69db      	ldr	r3, [r3, #28]
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8003d1c:	2b20      	cmp	r3, #32
 8003d1e:	d102      	bne.n	8003d26 <HAL_DFSDM_FilterRegularStart_DMA+0x7e>
  {
    status = HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	75fb      	strb	r3, [r7, #23]
 8003d24:	e036      	b.n	8003d94 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  }
  /* Check DFSDM filter state */
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d004      	beq.n	8003d3a <HAL_DFSDM_FilterRegularStart_DMA+0x92>
           (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8003d36:	2b03      	cmp	r3, #3
 8003d38:	d12a      	bne.n	8003d90 <HAL_DFSDM_FilterRegularStart_DMA+0xe8>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d3e:	4a18      	ldr	r2, [pc, #96]	@ (8003da0 <HAL_DFSDM_FilterRegularStart_DMA+0xf8>)
 8003d40:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d46:	4a17      	ldr	r2, [pc, #92]	@ (8003da4 <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 8003d48:	635a      	str	r2, [r3, #52]	@ 0x34
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d4e:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 8003d50:	2b20      	cmp	r3, #32
 8003d52:	d101      	bne.n	8003d58 <HAL_DFSDM_FilterRegularStart_DMA+0xb0>
 8003d54:	4a14      	ldr	r2, [pc, #80]	@ (8003da8 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 8003d56:	e000      	b.n	8003d5a <HAL_DFSDM_FilterRegularStart_DMA+0xb2>
 8003d58:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d5e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Start DMA in interrupt mode */
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	331c      	adds	r3, #28
 8003d6a:	4619      	mov	r1, r3
 8003d6c:	68ba      	ldr	r2, [r7, #8]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	f000 fb2c 	bl	80043cc <HAL_DMA_Start_IT>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d006      	beq.n	8003d88 <HAL_DFSDM_FilterRegularStart_DMA+0xe0>
                         (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	22ff      	movs	r2, #255	@ 0xff
 8003d7e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      status = HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	75fb      	strb	r3, [r7, #23]
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8003d86:	e005      	b.n	8003d94 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8003d88:	68f8      	ldr	r0, [r7, #12]
 8003d8a:	f000 fa21 	bl	80041d0 <DFSDM_RegConvStart>
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8003d8e:	e001      	b.n	8003d94 <HAL_DFSDM_FilterRegularStart_DMA+0xec>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 8003d94:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	3718      	adds	r7, #24
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}
 8003d9e:	bf00      	nop
 8003da0:	080040f9 	.word	0x080040f9
 8003da4:	08004115 	.word	0x08004115
 8003da8:	080040dd 	.word	0x080040dd

08003dac <HAL_DFSDM_IRQHandler>:
  * @brief  This function handles the DFSDM interrupts.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
void HAL_DFSDM_IRQHandler(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b08c      	sub	sp, #48	@ 0x30
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
  /* Get FTLISR and FLTCR2 register values */
  const uint32_t temp_fltisr = hdfsdm_filter->Instance->FLTISR;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	689b      	ldr	r3, [r3, #8]
 8003dba:	617b      	str	r3, [r7, #20]
  const uint32_t temp_fltcr2 = hdfsdm_filter->Instance->FLTCR2;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	613b      	str	r3, [r7, #16]

  /* Check if overrun occurs during regular conversion */
  if (((temp_fltisr & DFSDM_FLTISR_ROVRF) != 0U) && \
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	f003 0308 	and.w	r3, r3, #8
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d00f      	beq.n	8003dee <HAL_DFSDM_IRQHandler+0x42>
      ((temp_fltcr2 & DFSDM_FLTCR2_ROVRIE) != 0U))
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	f003 0308 	and.w	r3, r3, #8
  if (((temp_fltisr & DFSDM_FLTISR_ROVRF) != 0U) && \
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d00a      	beq.n	8003dee <HAL_DFSDM_IRQHandler+0x42>
  {
    /* Clear regular overrun flag */
    hdfsdm_filter->Instance->FLTICR = DFSDM_FLTICR_CLRROVRF;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	2208      	movs	r2, #8
 8003dde:	60da      	str	r2, [r3, #12]

    /* Update error code */
    hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_REGULAR_OVERRUN;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2201      	movs	r2, #1
 8003de4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f000 f96e 	bl	80040c8 <HAL_DFSDM_FilterErrorCallback>
 8003dec:	e13a      	b.n	8004064 <HAL_DFSDM_IRQHandler+0x2b8>
#endif
  }
  /* Check if overrun occurs during injected conversion */
  else if (((temp_fltisr & DFSDM_FLTISR_JOVRF) != 0U) && \
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	f003 0304 	and.w	r3, r3, #4
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d00f      	beq.n	8003e18 <HAL_DFSDM_IRQHandler+0x6c>
           ((temp_fltcr2 & DFSDM_FLTCR2_JOVRIE) != 0U))
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	f003 0304 	and.w	r3, r3, #4
  else if (((temp_fltisr & DFSDM_FLTISR_JOVRF) != 0U) && \
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d00a      	beq.n	8003e18 <HAL_DFSDM_IRQHandler+0x6c>
  {
    /* Clear injected overrun flag */
    hdfsdm_filter->Instance->FLTICR = DFSDM_FLTICR_CLRJOVRF;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	2204      	movs	r2, #4
 8003e08:	60da      	str	r2, [r3, #12]

    /* Update error code */
    hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_INJECTED_OVERRUN;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2202      	movs	r2, #2
 8003e0e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	f000 f959 	bl	80040c8 <HAL_DFSDM_FilterErrorCallback>
 8003e16:	e125      	b.n	8004064 <HAL_DFSDM_IRQHandler+0x2b8>
#endif
  }
  /* Check if end of regular conversion */
  else if (((temp_fltisr & DFSDM_FLTISR_REOCF) != 0U) && \
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d025      	beq.n	8003e6e <HAL_DFSDM_IRQHandler+0xc2>
           ((temp_fltcr2 & DFSDM_FLTCR2_REOCIE) != 0U))
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	f003 0302 	and.w	r3, r3, #2
  else if (((temp_fltisr & DFSDM_FLTISR_REOCF) != 0U) && \
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d020      	beq.n	8003e6e <HAL_DFSDM_IRQHandler+0xc2>
  {
    /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 8003e2c:	6878      	ldr	r0, [r7, #4]
 8003e2e:	f000 f921 	bl	8004074 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif

    /* End of conversion if mode is not continuous and software trigger */
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	f040 8113 	bne.w	8004062 <HAL_DFSDM_IRQHandler+0x2b6>
        (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER))
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	f040 810e 	bne.w	8004062 <HAL_DFSDM_IRQHandler+0x2b6>
    {
      /* Disable interrupts for regular conversions */
      hdfsdm_filter->Instance->FLTCR2 &= ~(DFSDM_FLTCR2_REOCIE);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	685a      	ldr	r2, [r3, #4]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f022 0202 	bic.w	r2, r2, #2
 8003e54:	605a      	str	r2, [r3, #4]

      /* Update DFSDM filter state */
      hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                             HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 8003e5c:	2b02      	cmp	r3, #2
 8003e5e:	d101      	bne.n	8003e64 <HAL_DFSDM_IRQHandler+0xb8>
 8003e60:	2201      	movs	r2, #1
 8003e62:	e000      	b.n	8003e66 <HAL_DFSDM_IRQHandler+0xba>
 8003e64:	2203      	movs	r2, #3
      hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8003e6c:	e0f9      	b.n	8004062 <HAL_DFSDM_IRQHandler+0x2b6>
    }
  }
  /* Check if end of injected conversion */
  else if (((temp_fltisr & DFSDM_FLTISR_JEOCF) != 0U) && \
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	f003 0301 	and.w	r3, r3, #1
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d034      	beq.n	8003ee2 <HAL_DFSDM_IRQHandler+0x136>
           ((temp_fltcr2 & DFSDM_FLTCR2_JEOCIE) != 0U))
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	f003 0301 	and.w	r3, r3, #1
  else if (((temp_fltisr & DFSDM_FLTISR_JEOCF) != 0U) && \
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d02f      	beq.n	8003ee2 <HAL_DFSDM_IRQHandler+0x136>
  {
    /* Call injected conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->InjConvCpltCallback(hdfsdm_filter);
#else
    HAL_DFSDM_FilterInjConvCpltCallback(hdfsdm_filter);
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f000 f90a 	bl	800409c <HAL_DFSDM_FilterInjConvCpltCallback>
#endif

    /* Update remaining injected conversions */
    hdfsdm_filter->InjConvRemaining--;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e8c:	1e5a      	subs	r2, r3, #1
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	649a      	str	r2, [r3, #72]	@ 0x48
    if (hdfsdm_filter->InjConvRemaining == 0U)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	f040 80e4 	bne.w	8004064 <HAL_DFSDM_IRQHandler+0x2b8>
    {
      /* End of conversion if trigger is software */
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d112      	bne.n	8003eca <HAL_DFSDM_IRQHandler+0x11e>
      {
        /* Disable interrupts for injected conversions */
        hdfsdm_filter->Instance->FLTCR2 &= ~(DFSDM_FLTCR2_JEOCIE);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	685a      	ldr	r2, [r3, #4]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f022 0201 	bic.w	r2, r2, #1
 8003eb2:	605a      	str	r2, [r3, #4]

        /* Update DFSDM filter state */
        hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ) ? \
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                               HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_REG;
 8003eba:	2b03      	cmp	r3, #3
 8003ebc:	d101      	bne.n	8003ec2 <HAL_DFSDM_IRQHandler+0x116>
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	e000      	b.n	8003ec4 <HAL_DFSDM_IRQHandler+0x118>
 8003ec2:	2202      	movs	r2, #2
        hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ) ? \
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      /* end of injected sequence, reset the value */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d102      	bne.n	8003eda <HAL_DFSDM_IRQHandler+0x12e>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ed8:	e000      	b.n	8003edc <HAL_DFSDM_IRQHandler+0x130>
 8003eda:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8003edc:	687a      	ldr	r2, [r7, #4]
 8003ede:	6493      	str	r3, [r2, #72]	@ 0x48
    if (hdfsdm_filter->InjConvRemaining == 0U)
 8003ee0:	e0c0      	b.n	8004064 <HAL_DFSDM_IRQHandler+0x2b8>
    }
  }
  /* Check if analog watchdog occurs */
  else if (((temp_fltisr & DFSDM_FLTISR_AWDF) != 0U) && \
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	f003 0310 	and.w	r3, r3, #16
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d03d      	beq.n	8003f68 <HAL_DFSDM_IRQHandler+0x1bc>
           ((temp_fltcr2 & DFSDM_FLTCR2_AWDIE) != 0U))
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	f003 0310 	and.w	r3, r3, #16
  else if (((temp_fltisr & DFSDM_FLTISR_AWDF) != 0U) && \
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d038      	beq.n	8003f68 <HAL_DFSDM_IRQHandler+0x1bc>
  {
    uint32_t reg;
    uint32_t threshold;
    uint32_t channel = 0;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Get channel and threshold */
    reg = hdfsdm_filter->Instance->FLTAWSR;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f00:	62fb      	str	r3, [r7, #44]	@ 0x2c
    threshold = ((reg & DFSDM_FLTAWSR_AWLTF) != 0U) ? DFSDM_AWD_LOW_THRESHOLD : DFSDM_AWD_HIGH_THRESHOLD;
 8003f02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d001      	beq.n	8003f0e <HAL_DFSDM_IRQHandler+0x162>
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e000      	b.n	8003f10 <HAL_DFSDM_IRQHandler+0x164>
 8003f0e:	2300      	movs	r3, #0
 8003f10:	60fb      	str	r3, [r7, #12]
    if (threshold == DFSDM_AWD_HIGH_THRESHOLD)
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d109      	bne.n	8003f2c <HAL_DFSDM_IRQHandler+0x180>
    {
      reg = reg >> DFSDM_FLTAWSR_AWHTF_Pos;
 8003f18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f1a:	0a1b      	lsrs	r3, r3, #8
 8003f1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 8003f1e:	e005      	b.n	8003f2c <HAL_DFSDM_IRQHandler+0x180>
    {
      channel++;
 8003f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f22:	3301      	adds	r3, #1
 8003f24:	62bb      	str	r3, [r7, #40]	@ 0x28
      reg = reg >> 1;
 8003f26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f28:	085b      	lsrs	r3, r3, #1
 8003f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 8003f2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f2e:	f003 0301 	and.w	r3, r3, #1
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d102      	bne.n	8003f3c <HAL_DFSDM_IRQHandler+0x190>
 8003f36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f38:	2b06      	cmp	r3, #6
 8003f3a:	d9f1      	bls.n	8003f20 <HAL_DFSDM_IRQHandler+0x174>
    }
    /* Clear analog watchdog flag */
    hdfsdm_filter->Instance->FLTAWCFR = (threshold == DFSDM_AWD_HIGH_THRESHOLD) ? \
                                        (1UL << (DFSDM_FLTAWSR_AWHTF_Pos + channel)) : \
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d105      	bne.n	8003f4e <HAL_DFSDM_IRQHandler+0x1a2>
 8003f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f44:	3308      	adds	r3, #8
 8003f46:	2201      	movs	r2, #1
 8003f48:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4c:	e003      	b.n	8003f56 <HAL_DFSDM_IRQHandler+0x1aa>
 8003f4e:	2201      	movs	r2, #1
 8003f50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f52:	fa02 f303 	lsl.w	r3, r2, r3
    hdfsdm_filter->Instance->FLTAWCFR = (threshold == DFSDM_AWD_HIGH_THRESHOLD) ? \
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	6812      	ldr	r2, [r2, #0]
 8003f5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Call analog watchdog callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    hdfsdm_filter->AwdCallback(hdfsdm_filter, channel, threshold);
#else
    HAL_DFSDM_FilterAwdCallback(hdfsdm_filter, channel, threshold);
 8003f5c:	68fa      	ldr	r2, [r7, #12]
 8003f5e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f000 f8a5 	bl	80040b0 <HAL_DFSDM_FilterAwdCallback>
  {
 8003f66:	e07d      	b.n	8004064 <HAL_DFSDM_IRQHandler+0x2b8>
#endif
  }
  /* Check if clock absence occurs */
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a3f      	ldr	r2, [pc, #252]	@ (800406c <HAL_DFSDM_IRQHandler+0x2c0>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d141      	bne.n	8003ff6 <HAL_DFSDM_IRQHandler+0x24a>
           ((temp_fltisr & DFSDM_FLTISR_CKABF) != 0U) && \
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d03c      	beq.n	8003ff6 <HAL_DFSDM_IRQHandler+0x24a>
           ((temp_fltcr2 & DFSDM_FLTCR2_CKABIE) != 0U))
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
           ((temp_fltisr & DFSDM_FLTISR_CKABF) != 0U) && \
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d037      	beq.n	8003ff6 <HAL_DFSDM_IRQHandler+0x24a>
  {
    uint32_t reg;
    uint32_t channel = 0;
 8003f86:	2300      	movs	r3, #0
 8003f88:	623b      	str	r3, [r7, #32]

    reg = ((hdfsdm_filter->Instance->FLTISR & DFSDM_FLTISR_CKABF) >> DFSDM_FLTISR_CKABF_Pos);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	0c1b      	lsrs	r3, r3, #16
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	627b      	str	r3, [r7, #36]	@ 0x24

    while (channel < DFSDM1_CHANNEL_NUMBER)
 8003f96:	e02a      	b.n	8003fee <HAL_DFSDM_IRQHandler+0x242>
    {
      /* Check if flag is set and corresponding channel is enabled */
      if (((reg & 1U) != 0U) && (a_dfsdm1ChannelHandle[channel] != NULL))
 8003f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f9a:	f003 0301 	and.w	r3, r3, #1
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d01f      	beq.n	8003fe2 <HAL_DFSDM_IRQHandler+0x236>
 8003fa2:	4a33      	ldr	r2, [pc, #204]	@ (8004070 <HAL_DFSDM_IRQHandler+0x2c4>)
 8003fa4:	6a3b      	ldr	r3, [r7, #32]
 8003fa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d019      	beq.n	8003fe2 <HAL_DFSDM_IRQHandler+0x236>
      {
        /* Check clock absence has been enabled for this channel */
        if ((a_dfsdm1ChannelHandle[channel]->Instance->CHCFGR1 & DFSDM_CHCFGR1_CKABEN) != 0U)
 8003fae:	4a30      	ldr	r2, [pc, #192]	@ (8004070 <HAL_DFSDM_IRQHandler+0x2c4>)
 8003fb0:	6a3b      	ldr	r3, [r7, #32]
 8003fb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d00f      	beq.n	8003fe2 <HAL_DFSDM_IRQHandler+0x236>
        {
          /* Clear clock absence flag */
          hdfsdm_filter->Instance->FLTICR = (1UL << (DFSDM_FLTICR_CLRCKABF_Pos + channel));
 8003fc2:	6a3b      	ldr	r3, [r7, #32]
 8003fc4:	f103 0210 	add.w	r2, r3, #16
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	2101      	movs	r1, #1
 8003fce:	fa01 f202 	lsl.w	r2, r1, r2
 8003fd2:	60da      	str	r2, [r3, #12]

          /* Call clock absence callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
          a_dfsdm1ChannelHandle[channel]->CkabCallback(a_dfsdm1ChannelHandle[channel]);
#else
          HAL_DFSDM_ChannelCkabCallback(a_dfsdm1ChannelHandle[channel]);
 8003fd4:	4a26      	ldr	r2, [pc, #152]	@ (8004070 <HAL_DFSDM_IRQHandler+0x2c4>)
 8003fd6:	6a3b      	ldr	r3, [r7, #32]
 8003fd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fdc:	4618      	mov	r0, r3
 8003fde:	f7ff fd2f 	bl	8003a40 <HAL_DFSDM_ChannelCkabCallback>
#endif
        }
      }
      channel++;
 8003fe2:	6a3b      	ldr	r3, [r7, #32]
 8003fe4:	3301      	adds	r3, #1
 8003fe6:	623b      	str	r3, [r7, #32]
      reg = reg >> 1;
 8003fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fea:	085b      	lsrs	r3, r3, #1
 8003fec:	627b      	str	r3, [r7, #36]	@ 0x24
    while (channel < DFSDM1_CHANNEL_NUMBER)
 8003fee:	6a3b      	ldr	r3, [r7, #32]
 8003ff0:	2b07      	cmp	r3, #7
 8003ff2:	d9d1      	bls.n	8003f98 <HAL_DFSDM_IRQHandler+0x1ec>
  {
 8003ff4:	e036      	b.n	8004064 <HAL_DFSDM_IRQHandler+0x2b8>
    }
  }
  /* Check if short circuit detection occurs */
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	4a1c      	ldr	r2, [pc, #112]	@ (800406c <HAL_DFSDM_IRQHandler+0x2c0>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d131      	bne.n	8004064 <HAL_DFSDM_IRQHandler+0x2b8>
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004006:	d32d      	bcc.n	8004064 <HAL_DFSDM_IRQHandler+0x2b8>
           ((temp_fltisr & DFSDM_FLTISR_SCDF) != 0U) && \
           ((temp_fltcr2 & DFSDM_FLTCR2_SCDIE) != 0U))
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	f003 0320 	and.w	r3, r3, #32
           ((temp_fltisr & DFSDM_FLTISR_SCDF) != 0U) && \
 800400e:	2b00      	cmp	r3, #0
 8004010:	d028      	beq.n	8004064 <HAL_DFSDM_IRQHandler+0x2b8>
  {
    uint32_t reg;
    uint32_t channel = 0;
 8004012:	2300      	movs	r3, #0
 8004014:	61bb      	str	r3, [r7, #24]

    /* Get channel */
    reg = ((hdfsdm_filter->Instance->FLTISR & DFSDM_FLTISR_SCDF) >> DFSDM_FLTISR_SCDF_Pos);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	0e1b      	lsrs	r3, r3, #24
 800401e:	b2db      	uxtb	r3, r3
 8004020:	61fb      	str	r3, [r7, #28]
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 8004022:	e005      	b.n	8004030 <HAL_DFSDM_IRQHandler+0x284>
    {
      channel++;
 8004024:	69bb      	ldr	r3, [r7, #24]
 8004026:	3301      	adds	r3, #1
 8004028:	61bb      	str	r3, [r7, #24]
      reg = reg >> 1;
 800402a:	69fb      	ldr	r3, [r7, #28]
 800402c:	085b      	lsrs	r3, r3, #1
 800402e:	61fb      	str	r3, [r7, #28]
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 8004030:	69fb      	ldr	r3, [r7, #28]
 8004032:	f003 0301 	and.w	r3, r3, #1
 8004036:	2b00      	cmp	r3, #0
 8004038:	d102      	bne.n	8004040 <HAL_DFSDM_IRQHandler+0x294>
 800403a:	69bb      	ldr	r3, [r7, #24]
 800403c:	2b06      	cmp	r3, #6
 800403e:	d9f1      	bls.n	8004024 <HAL_DFSDM_IRQHandler+0x278>
    }

    /* Clear short circuit detection flag */
    hdfsdm_filter->Instance->FLTICR = (1UL << (DFSDM_FLTICR_CLRSCDF_Pos + channel));
 8004040:	69bb      	ldr	r3, [r7, #24]
 8004042:	f103 0218 	add.w	r2, r3, #24
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	2101      	movs	r1, #1
 800404c:	fa01 f202 	lsl.w	r2, r1, r2
 8004050:	60da      	str	r2, [r3, #12]

    /* Call short circuit detection callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
    a_dfsdm1ChannelHandle[channel]->ScdCallback(a_dfsdm1ChannelHandle[channel]);
#else
    HAL_DFSDM_ChannelScdCallback(a_dfsdm1ChannelHandle[channel]);
 8004052:	4a07      	ldr	r2, [pc, #28]	@ (8004070 <HAL_DFSDM_IRQHandler+0x2c4>)
 8004054:	69bb      	ldr	r3, [r7, #24]
 8004056:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800405a:	4618      	mov	r0, r3
 800405c:	f7ff fcfa 	bl	8003a54 <HAL_DFSDM_ChannelScdCallback>
#endif
  }
}
 8004060:	e000      	b.n	8004064 <HAL_DFSDM_IRQHandler+0x2b8>
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8004062:	bf00      	nop
}
 8004064:	bf00      	nop
 8004066:	3730      	adds	r7, #48	@ 0x30
 8004068:	46bd      	mov	sp, r7
 800406a:	bd80      	pop	{r7, pc}
 800406c:	40016100 	.word	0x40016100
 8004070:	2002f340 	.word	0x2002f340

08004074 <HAL_DFSDM_FilterRegConvCpltCallback>:
  *         using HAL_DFSDM_FilterGetRegularValue.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004074:	b480      	push	{r7}
 8004076:	b083      	sub	sp, #12
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterRegConvCpltCallback could be implemented in the user file.
   */
}
 800407c:	bf00      	nop
 800407e:	370c      	adds	r7, #12
 8004080:	46bd      	mov	sp, r7
 8004082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004086:	4770      	bx	lr

08004088 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
  * @brief  Half regular conversion complete callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8004088:	b480      	push	{r7}
 800408a:	b083      	sub	sp, #12
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterRegConvHalfCpltCallback could be implemented in the user file.
   */
}
 8004090:	bf00      	nop
 8004092:	370c      	adds	r7, #12
 8004094:	46bd      	mov	sp, r7
 8004096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409a:	4770      	bx	lr

0800409c <HAL_DFSDM_FilterInjConvCpltCallback>:
  *         using HAL_DFSDM_FilterGetInjectedValue.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterInjConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 800409c:	b480      	push	{r7}
 800409e:	b083      	sub	sp, #12
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterInjConvCpltCallback could be implemented in the user file.
   */
}
 80040a4:	bf00      	nop
 80040a6:	370c      	adds	r7, #12
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr

080040b0 <HAL_DFSDM_FilterAwdCallback>:
  * @param  Threshold Low or high threshold has been reached.
  * @retval None
  */
__weak void HAL_DFSDM_FilterAwdCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                        uint32_t Channel, uint32_t Threshold)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b085      	sub	sp, #20
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	60f8      	str	r0, [r7, #12]
 80040b8:	60b9      	str	r1, [r7, #8]
 80040ba:	607a      	str	r2, [r7, #4]
  UNUSED(Threshold);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterAwdCallback could be implemented in the user file.
   */
}
 80040bc:	bf00      	nop
 80040be:	3714      	adds	r7, #20
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr

080040c8 <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b083      	sub	sp, #12
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 80040d0:	bf00      	nop
 80040d2:	370c      	adds	r7, #12
 80040d4:	46bd      	mov	sp, r7
 80040d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040da:	4770      	bx	lr

080040dc <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	b084      	sub	sp, #16
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040e8:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 80040ea:	68f8      	ldr	r0, [r7, #12]
 80040ec:	f7ff ffcc 	bl	8004088 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 80040f0:	bf00      	nop
 80040f2:	3710      	adds	r7, #16
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b084      	sub	sp, #16
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004104:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 8004106:	68f8      	ldr	r0, [r7, #12]
 8004108:	f7ff ffb4 	bl	8004074 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 800410c:	bf00      	nop
 800410e:	3710      	adds	r7, #16
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}

08004114 <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b084      	sub	sp, #16
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004120:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2203      	movs	r2, #3
 8004126:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8004128:	68f8      	ldr	r0, [r7, #12]
 800412a:	f7ff ffcd 	bl	80040c8 <HAL_DFSDM_FilterErrorCallback>
#endif
}
 800412e:	bf00      	nop
 8004130:	3710      	adds	r7, #16
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
	...

08004138 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8004138:	b480      	push	{r7}
 800413a:	b085      	sub	sp, #20
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	4a1c      	ldr	r2, [pc, #112]	@ (80041b4 <DFSDM_GetChannelFromInstance+0x7c>)
 8004144:	4293      	cmp	r3, r2
 8004146:	d102      	bne.n	800414e <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8004148:	2300      	movs	r3, #0
 800414a:	60fb      	str	r3, [r7, #12]
 800414c:	e02b      	b.n	80041a6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	4a19      	ldr	r2, [pc, #100]	@ (80041b8 <DFSDM_GetChannelFromInstance+0x80>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d102      	bne.n	800415c <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8004156:	2301      	movs	r3, #1
 8004158:	60fb      	str	r3, [r7, #12]
 800415a:	e024      	b.n	80041a6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	4a17      	ldr	r2, [pc, #92]	@ (80041bc <DFSDM_GetChannelFromInstance+0x84>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d102      	bne.n	800416a <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8004164:	2302      	movs	r3, #2
 8004166:	60fb      	str	r3, [r7, #12]
 8004168:	e01d      	b.n	80041a6 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	4a14      	ldr	r2, [pc, #80]	@ (80041c0 <DFSDM_GetChannelFromInstance+0x88>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d102      	bne.n	8004178 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8004172:	2304      	movs	r3, #4
 8004174:	60fb      	str	r3, [r7, #12]
 8004176:	e016      	b.n	80041a6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	4a12      	ldr	r2, [pc, #72]	@ (80041c4 <DFSDM_GetChannelFromInstance+0x8c>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d102      	bne.n	8004186 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8004180:	2305      	movs	r3, #5
 8004182:	60fb      	str	r3, [r7, #12]
 8004184:	e00f      	b.n	80041a6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	4a0f      	ldr	r2, [pc, #60]	@ (80041c8 <DFSDM_GetChannelFromInstance+0x90>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d102      	bne.n	8004194 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 800418e:	2306      	movs	r3, #6
 8004190:	60fb      	str	r3, [r7, #12]
 8004192:	e008      	b.n	80041a6 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	4a0d      	ldr	r2, [pc, #52]	@ (80041cc <DFSDM_GetChannelFromInstance+0x94>)
 8004198:	4293      	cmp	r3, r2
 800419a:	d102      	bne.n	80041a2 <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 800419c:	2307      	movs	r3, #7
 800419e:	60fb      	str	r3, [r7, #12]
 80041a0:	e001      	b.n	80041a6 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 80041a2:	2303      	movs	r3, #3
 80041a4:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 80041a6:	68fb      	ldr	r3, [r7, #12]
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	3714      	adds	r7, #20
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr
 80041b4:	40016000 	.word	0x40016000
 80041b8:	40016020 	.word	0x40016020
 80041bc:	40016040 	.word	0x40016040
 80041c0:	40016080 	.word	0x40016080
 80041c4:	400160a0 	.word	0x400160a0
 80041c8:	400160c0 	.word	0x400160c0
 80041cc:	400160e0 	.word	0x400160e0

080041d0 <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b083      	sub	sp, #12
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d108      	bne.n	80041f2 <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80041ee:	601a      	str	r2, [r3, #0]
 80041f0:	e033      	b.n	800425a <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f022 0201 	bic.w	r2, r2, #1
 8004200:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f442 2200 	orr.w	r2, r2, #524288	@ 0x80000
 8004210:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f042 0201 	orr.w	r2, r2, #1
 8004220:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8004228:	2b03      	cmp	r3, #3
 800422a:	d116      	bne.n	800425a <DFSDM_RegConvStart+0x8a>
    {
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004230:	2b00      	cmp	r3, #0
 8004232:	d107      	bne.n	8004244 <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	681a      	ldr	r2, [r3, #0]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f042 0202 	orr.w	r2, r2, #2
 8004242:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 800424a:	2b01      	cmp	r3, #1
 800424c:	d102      	bne.n	8004254 <DFSDM_RegConvStart+0x84>
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004252:	e000      	b.n	8004256 <DFSDM_RegConvStart+0x86>
 8004254:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	6493      	str	r3, [r2, #72]	@ 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8004260:	2b01      	cmp	r3, #1
 8004262:	d101      	bne.n	8004268 <DFSDM_RegConvStart+0x98>
 8004264:	2202      	movs	r2, #2
 8004266:	e000      	b.n	800426a <DFSDM_RegConvStart+0x9a>
 8004268:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
}
 8004270:	bf00      	nop
 8004272:	370c      	adds	r7, #12
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr

0800427c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b084      	sub	sp, #16
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d101      	bne.n	800428e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e08d      	b.n	80043aa <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	461a      	mov	r2, r3
 8004294:	4b47      	ldr	r3, [pc, #284]	@ (80043b4 <HAL_DMA_Init+0x138>)
 8004296:	429a      	cmp	r2, r3
 8004298:	d80f      	bhi.n	80042ba <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	461a      	mov	r2, r3
 80042a0:	4b45      	ldr	r3, [pc, #276]	@ (80043b8 <HAL_DMA_Init+0x13c>)
 80042a2:	4413      	add	r3, r2
 80042a4:	4a45      	ldr	r2, [pc, #276]	@ (80043bc <HAL_DMA_Init+0x140>)
 80042a6:	fba2 2303 	umull	r2, r3, r2, r3
 80042aa:	091b      	lsrs	r3, r3, #4
 80042ac:	009a      	lsls	r2, r3, #2
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	4a42      	ldr	r2, [pc, #264]	@ (80043c0 <HAL_DMA_Init+0x144>)
 80042b6:	641a      	str	r2, [r3, #64]	@ 0x40
 80042b8:	e00e      	b.n	80042d8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	461a      	mov	r2, r3
 80042c0:	4b40      	ldr	r3, [pc, #256]	@ (80043c4 <HAL_DMA_Init+0x148>)
 80042c2:	4413      	add	r3, r2
 80042c4:	4a3d      	ldr	r2, [pc, #244]	@ (80043bc <HAL_DMA_Init+0x140>)
 80042c6:	fba2 2303 	umull	r2, r3, r2, r3
 80042ca:	091b      	lsrs	r3, r3, #4
 80042cc:	009a      	lsls	r2, r3, #2
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	4a3c      	ldr	r2, [pc, #240]	@ (80043c8 <HAL_DMA_Init+0x14c>)
 80042d6:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2202      	movs	r2, #2
 80042dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80042ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042f2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80042fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	691b      	ldr	r3, [r3, #16]
 8004302:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004308:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	699b      	ldr	r3, [r3, #24]
 800430e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004314:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a1b      	ldr	r3, [r3, #32]
 800431a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800431c:	68fa      	ldr	r2, [r7, #12]
 800431e:	4313      	orrs	r3, r2
 8004320:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	68fa      	ldr	r2, [r7, #12]
 8004328:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800432a:	6878      	ldr	r0, [r7, #4]
 800432c:	f000 f9b6 	bl	800469c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004338:	d102      	bne.n	8004340 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2200      	movs	r2, #0
 800433e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	685a      	ldr	r2, [r3, #4]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004348:	b2d2      	uxtb	r2, r2
 800434a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004350:	687a      	ldr	r2, [r7, #4]
 8004352:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004354:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d010      	beq.n	8004380 <HAL_DMA_Init+0x104>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	2b04      	cmp	r3, #4
 8004364:	d80c      	bhi.n	8004380 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f000 f9d6 	bl	8004718 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004370:	2200      	movs	r2, #0
 8004372:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004378:	687a      	ldr	r2, [r7, #4]
 800437a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800437c:	605a      	str	r2, [r3, #4]
 800437e:	e008      	b.n	8004392 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2200      	movs	r2, #0
 8004384:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2200      	movs	r2, #0
 8004390:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2201      	movs	r2, #1
 800439c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2200      	movs	r2, #0
 80043a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80043a8:	2300      	movs	r3, #0
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	3710      	adds	r7, #16
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	40020407 	.word	0x40020407
 80043b8:	bffdfff8 	.word	0xbffdfff8
 80043bc:	cccccccd 	.word	0xcccccccd
 80043c0:	40020000 	.word	0x40020000
 80043c4:	bffdfbf8 	.word	0xbffdfbf8
 80043c8:	40020400 	.word	0x40020400

080043cc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b086      	sub	sp, #24
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	60f8      	str	r0, [r7, #12]
 80043d4:	60b9      	str	r1, [r7, #8]
 80043d6:	607a      	str	r2, [r7, #4]
 80043d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043da:	2300      	movs	r3, #0
 80043dc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80043e4:	2b01      	cmp	r3, #1
 80043e6:	d101      	bne.n	80043ec <HAL_DMA_Start_IT+0x20>
 80043e8:	2302      	movs	r3, #2
 80043ea:	e066      	b.n	80044ba <HAL_DMA_Start_IT+0xee>
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2201      	movs	r2, #1
 80043f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d155      	bne.n	80044ac <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2202      	movs	r2, #2
 8004404:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	2200      	movs	r2, #0
 800440c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f022 0201 	bic.w	r2, r2, #1
 800441c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	687a      	ldr	r2, [r7, #4]
 8004422:	68b9      	ldr	r1, [r7, #8]
 8004424:	68f8      	ldr	r0, [r7, #12]
 8004426:	f000 f8fb 	bl	8004620 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800442e:	2b00      	cmp	r3, #0
 8004430:	d008      	beq.n	8004444 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	681a      	ldr	r2, [r3, #0]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f042 020e 	orr.w	r2, r2, #14
 8004440:	601a      	str	r2, [r3, #0]
 8004442:	e00f      	b.n	8004464 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f022 0204 	bic.w	r2, r2, #4
 8004452:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f042 020a 	orr.w	r2, r2, #10
 8004462:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800446e:	2b00      	cmp	r3, #0
 8004470:	d007      	beq.n	8004482 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800447c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004480:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004486:	2b00      	cmp	r3, #0
 8004488:	d007      	beq.n	800449a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004494:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004498:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f042 0201 	orr.w	r2, r2, #1
 80044a8:	601a      	str	r2, [r3, #0]
 80044aa:	e005      	b.n	80044b8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2200      	movs	r2, #0
 80044b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80044b4:	2302      	movs	r3, #2
 80044b6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80044b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	3718      	adds	r7, #24
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}

080044c2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80044c2:	b580      	push	{r7, lr}
 80044c4:	b084      	sub	sp, #16
 80044c6:	af00      	add	r7, sp, #0
 80044c8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044de:	f003 031c 	and.w	r3, r3, #28
 80044e2:	2204      	movs	r2, #4
 80044e4:	409a      	lsls	r2, r3
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	4013      	ands	r3, r2
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d026      	beq.n	800453c <HAL_DMA_IRQHandler+0x7a>
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	f003 0304 	and.w	r3, r3, #4
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d021      	beq.n	800453c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f003 0320 	and.w	r3, r3, #32
 8004502:	2b00      	cmp	r3, #0
 8004504:	d107      	bne.n	8004516 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	681a      	ldr	r2, [r3, #0]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f022 0204 	bic.w	r2, r2, #4
 8004514:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800451a:	f003 021c 	and.w	r2, r3, #28
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004522:	2104      	movs	r1, #4
 8004524:	fa01 f202 	lsl.w	r2, r1, r2
 8004528:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800452e:	2b00      	cmp	r3, #0
 8004530:	d071      	beq.n	8004616 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004536:	6878      	ldr	r0, [r7, #4]
 8004538:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800453a:	e06c      	b.n	8004616 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004540:	f003 031c 	and.w	r3, r3, #28
 8004544:	2202      	movs	r2, #2
 8004546:	409a      	lsls	r2, r3
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	4013      	ands	r3, r2
 800454c:	2b00      	cmp	r3, #0
 800454e:	d02e      	beq.n	80045ae <HAL_DMA_IRQHandler+0xec>
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	f003 0302 	and.w	r3, r3, #2
 8004556:	2b00      	cmp	r3, #0
 8004558:	d029      	beq.n	80045ae <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 0320 	and.w	r3, r3, #32
 8004564:	2b00      	cmp	r3, #0
 8004566:	d10b      	bne.n	8004580 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f022 020a 	bic.w	r2, r2, #10
 8004576:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2201      	movs	r2, #1
 800457c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004584:	f003 021c 	and.w	r2, r3, #28
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800458c:	2102      	movs	r1, #2
 800458e:	fa01 f202 	lsl.w	r2, r1, r2
 8004592:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2200      	movs	r2, #0
 8004598:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d038      	beq.n	8004616 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80045ac:	e033      	b.n	8004616 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045b2:	f003 031c 	and.w	r3, r3, #28
 80045b6:	2208      	movs	r2, #8
 80045b8:	409a      	lsls	r2, r3
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	4013      	ands	r3, r2
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d02a      	beq.n	8004618 <HAL_DMA_IRQHandler+0x156>
 80045c2:	68bb      	ldr	r3, [r7, #8]
 80045c4:	f003 0308 	and.w	r3, r3, #8
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d025      	beq.n	8004618 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	681a      	ldr	r2, [r3, #0]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f022 020e 	bic.w	r2, r2, #14
 80045da:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045e0:	f003 021c 	and.w	r2, r3, #28
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e8:	2101      	movs	r1, #1
 80045ea:	fa01 f202 	lsl.w	r2, r1, r2
 80045ee:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2201      	movs	r2, #1
 80045f4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2201      	movs	r2, #1
 80045fa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2200      	movs	r2, #0
 8004602:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800460a:	2b00      	cmp	r3, #0
 800460c:	d004      	beq.n	8004618 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004612:	6878      	ldr	r0, [r7, #4]
 8004614:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004616:	bf00      	nop
 8004618:	bf00      	nop
}
 800461a:	3710      	adds	r7, #16
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}

08004620 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004620:	b480      	push	{r7}
 8004622:	b085      	sub	sp, #20
 8004624:	af00      	add	r7, sp, #0
 8004626:	60f8      	str	r0, [r7, #12]
 8004628:	60b9      	str	r1, [r7, #8]
 800462a:	607a      	str	r2, [r7, #4]
 800462c:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004632:	68fa      	ldr	r2, [r7, #12]
 8004634:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004636:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800463c:	2b00      	cmp	r3, #0
 800463e:	d004      	beq.n	800464a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004644:	68fa      	ldr	r2, [r7, #12]
 8004646:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004648:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800464e:	f003 021c 	and.w	r2, r3, #28
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004656:	2101      	movs	r1, #1
 8004658:	fa01 f202 	lsl.w	r2, r1, r2
 800465c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	683a      	ldr	r2, [r7, #0]
 8004664:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	2b10      	cmp	r3, #16
 800466c:	d108      	bne.n	8004680 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	687a      	ldr	r2, [r7, #4]
 8004674:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	68ba      	ldr	r2, [r7, #8]
 800467c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800467e:	e007      	b.n	8004690 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	68ba      	ldr	r2, [r7, #8]
 8004686:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	687a      	ldr	r2, [r7, #4]
 800468e:	60da      	str	r2, [r3, #12]
}
 8004690:	bf00      	nop
 8004692:	3714      	adds	r7, #20
 8004694:	46bd      	mov	sp, r7
 8004696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469a:	4770      	bx	lr

0800469c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800469c:	b480      	push	{r7}
 800469e:	b085      	sub	sp, #20
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	461a      	mov	r2, r3
 80046aa:	4b17      	ldr	r3, [pc, #92]	@ (8004708 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d80a      	bhi.n	80046c6 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046b4:	089b      	lsrs	r3, r3, #2
 80046b6:	009b      	lsls	r3, r3, #2
 80046b8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80046bc:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 80046c0:	687a      	ldr	r2, [r7, #4]
 80046c2:	6493      	str	r3, [r2, #72]	@ 0x48
 80046c4:	e007      	b.n	80046d6 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046ca:	089b      	lsrs	r3, r3, #2
 80046cc:	009a      	lsls	r2, r3, #2
 80046ce:	4b0f      	ldr	r3, [pc, #60]	@ (800470c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80046d0:	4413      	add	r3, r2
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	3b08      	subs	r3, #8
 80046de:	4a0c      	ldr	r2, [pc, #48]	@ (8004710 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80046e0:	fba2 2303 	umull	r2, r3, r2, r3
 80046e4:	091b      	lsrs	r3, r3, #4
 80046e6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	4a0a      	ldr	r2, [pc, #40]	@ (8004714 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80046ec:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	f003 031f 	and.w	r3, r3, #31
 80046f4:	2201      	movs	r2, #1
 80046f6:	409a      	lsls	r2, r3
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80046fc:	bf00      	nop
 80046fe:	3714      	adds	r7, #20
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr
 8004708:	40020407 	.word	0x40020407
 800470c:	4002081c 	.word	0x4002081c
 8004710:	cccccccd 	.word	0xcccccccd
 8004714:	40020880 	.word	0x40020880

08004718 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004718:	b480      	push	{r7}
 800471a:	b085      	sub	sp, #20
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	b2db      	uxtb	r3, r3
 8004726:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004728:	68fa      	ldr	r2, [r7, #12]
 800472a:	4b0b      	ldr	r3, [pc, #44]	@ (8004758 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800472c:	4413      	add	r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	461a      	mov	r2, r3
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a08      	ldr	r2, [pc, #32]	@ (800475c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800473a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	3b01      	subs	r3, #1
 8004740:	f003 0303 	and.w	r3, r3, #3
 8004744:	2201      	movs	r2, #1
 8004746:	409a      	lsls	r2, r3
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800474c:	bf00      	nop
 800474e:	3714      	adds	r7, #20
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr
 8004758:	1000823f 	.word	0x1000823f
 800475c:	40020940 	.word	0x40020940

08004760 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004760:	b480      	push	{r7}
 8004762:	b087      	sub	sp, #28
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800476a:	2300      	movs	r3, #0
 800476c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800476e:	e166      	b.n	8004a3e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	2101      	movs	r1, #1
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	fa01 f303 	lsl.w	r3, r1, r3
 800477c:	4013      	ands	r3, r2
 800477e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2b00      	cmp	r3, #0
 8004784:	f000 8158 	beq.w	8004a38 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	f003 0303 	and.w	r3, r3, #3
 8004790:	2b01      	cmp	r3, #1
 8004792:	d005      	beq.n	80047a0 <HAL_GPIO_Init+0x40>
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	f003 0303 	and.w	r3, r3, #3
 800479c:	2b02      	cmp	r3, #2
 800479e:	d130      	bne.n	8004802 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	689b      	ldr	r3, [r3, #8]
 80047a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	005b      	lsls	r3, r3, #1
 80047aa:	2203      	movs	r2, #3
 80047ac:	fa02 f303 	lsl.w	r3, r2, r3
 80047b0:	43db      	mvns	r3, r3
 80047b2:	693a      	ldr	r2, [r7, #16]
 80047b4:	4013      	ands	r3, r2
 80047b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	68da      	ldr	r2, [r3, #12]
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	005b      	lsls	r3, r3, #1
 80047c0:	fa02 f303 	lsl.w	r3, r2, r3
 80047c4:	693a      	ldr	r2, [r7, #16]
 80047c6:	4313      	orrs	r3, r2
 80047c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	693a      	ldr	r2, [r7, #16]
 80047ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80047d6:	2201      	movs	r2, #1
 80047d8:	697b      	ldr	r3, [r7, #20]
 80047da:	fa02 f303 	lsl.w	r3, r2, r3
 80047de:	43db      	mvns	r3, r3
 80047e0:	693a      	ldr	r2, [r7, #16]
 80047e2:	4013      	ands	r3, r2
 80047e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	091b      	lsrs	r3, r3, #4
 80047ec:	f003 0201 	and.w	r2, r3, #1
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	fa02 f303 	lsl.w	r3, r2, r3
 80047f6:	693a      	ldr	r2, [r7, #16]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	693a      	ldr	r2, [r7, #16]
 8004800:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	f003 0303 	and.w	r3, r3, #3
 800480a:	2b03      	cmp	r3, #3
 800480c:	d017      	beq.n	800483e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004814:	697b      	ldr	r3, [r7, #20]
 8004816:	005b      	lsls	r3, r3, #1
 8004818:	2203      	movs	r2, #3
 800481a:	fa02 f303 	lsl.w	r3, r2, r3
 800481e:	43db      	mvns	r3, r3
 8004820:	693a      	ldr	r2, [r7, #16]
 8004822:	4013      	ands	r3, r2
 8004824:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	689a      	ldr	r2, [r3, #8]
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	005b      	lsls	r3, r3, #1
 800482e:	fa02 f303 	lsl.w	r3, r2, r3
 8004832:	693a      	ldr	r2, [r7, #16]
 8004834:	4313      	orrs	r3, r2
 8004836:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	693a      	ldr	r2, [r7, #16]
 800483c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	f003 0303 	and.w	r3, r3, #3
 8004846:	2b02      	cmp	r3, #2
 8004848:	d123      	bne.n	8004892 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	08da      	lsrs	r2, r3, #3
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	3208      	adds	r2, #8
 8004852:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004856:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	f003 0307 	and.w	r3, r3, #7
 800485e:	009b      	lsls	r3, r3, #2
 8004860:	220f      	movs	r2, #15
 8004862:	fa02 f303 	lsl.w	r3, r2, r3
 8004866:	43db      	mvns	r3, r3
 8004868:	693a      	ldr	r2, [r7, #16]
 800486a:	4013      	ands	r3, r2
 800486c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	691a      	ldr	r2, [r3, #16]
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	f003 0307 	and.w	r3, r3, #7
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	fa02 f303 	lsl.w	r3, r2, r3
 800487e:	693a      	ldr	r2, [r7, #16]
 8004880:	4313      	orrs	r3, r2
 8004882:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004884:	697b      	ldr	r3, [r7, #20]
 8004886:	08da      	lsrs	r2, r3, #3
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	3208      	adds	r2, #8
 800488c:	6939      	ldr	r1, [r7, #16]
 800488e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	005b      	lsls	r3, r3, #1
 800489c:	2203      	movs	r2, #3
 800489e:	fa02 f303 	lsl.w	r3, r2, r3
 80048a2:	43db      	mvns	r3, r3
 80048a4:	693a      	ldr	r2, [r7, #16]
 80048a6:	4013      	ands	r3, r2
 80048a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	685b      	ldr	r3, [r3, #4]
 80048ae:	f003 0203 	and.w	r2, r3, #3
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	005b      	lsls	r3, r3, #1
 80048b6:	fa02 f303 	lsl.w	r3, r2, r3
 80048ba:	693a      	ldr	r2, [r7, #16]
 80048bc:	4313      	orrs	r3, r2
 80048be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	693a      	ldr	r2, [r7, #16]
 80048c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	f000 80b2 	beq.w	8004a38 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048d4:	4b61      	ldr	r3, [pc, #388]	@ (8004a5c <HAL_GPIO_Init+0x2fc>)
 80048d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048d8:	4a60      	ldr	r2, [pc, #384]	@ (8004a5c <HAL_GPIO_Init+0x2fc>)
 80048da:	f043 0301 	orr.w	r3, r3, #1
 80048de:	6613      	str	r3, [r2, #96]	@ 0x60
 80048e0:	4b5e      	ldr	r3, [pc, #376]	@ (8004a5c <HAL_GPIO_Init+0x2fc>)
 80048e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048e4:	f003 0301 	and.w	r3, r3, #1
 80048e8:	60bb      	str	r3, [r7, #8]
 80048ea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80048ec:	4a5c      	ldr	r2, [pc, #368]	@ (8004a60 <HAL_GPIO_Init+0x300>)
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	089b      	lsrs	r3, r3, #2
 80048f2:	3302      	adds	r3, #2
 80048f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	f003 0303 	and.w	r3, r3, #3
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	220f      	movs	r2, #15
 8004904:	fa02 f303 	lsl.w	r3, r2, r3
 8004908:	43db      	mvns	r3, r3
 800490a:	693a      	ldr	r2, [r7, #16]
 800490c:	4013      	ands	r3, r2
 800490e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004916:	d02b      	beq.n	8004970 <HAL_GPIO_Init+0x210>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	4a52      	ldr	r2, [pc, #328]	@ (8004a64 <HAL_GPIO_Init+0x304>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d025      	beq.n	800496c <HAL_GPIO_Init+0x20c>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	4a51      	ldr	r2, [pc, #324]	@ (8004a68 <HAL_GPIO_Init+0x308>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d01f      	beq.n	8004968 <HAL_GPIO_Init+0x208>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	4a50      	ldr	r2, [pc, #320]	@ (8004a6c <HAL_GPIO_Init+0x30c>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d019      	beq.n	8004964 <HAL_GPIO_Init+0x204>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	4a4f      	ldr	r2, [pc, #316]	@ (8004a70 <HAL_GPIO_Init+0x310>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d013      	beq.n	8004960 <HAL_GPIO_Init+0x200>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	4a4e      	ldr	r2, [pc, #312]	@ (8004a74 <HAL_GPIO_Init+0x314>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d00d      	beq.n	800495c <HAL_GPIO_Init+0x1fc>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	4a4d      	ldr	r2, [pc, #308]	@ (8004a78 <HAL_GPIO_Init+0x318>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d007      	beq.n	8004958 <HAL_GPIO_Init+0x1f8>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	4a4c      	ldr	r2, [pc, #304]	@ (8004a7c <HAL_GPIO_Init+0x31c>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d101      	bne.n	8004954 <HAL_GPIO_Init+0x1f4>
 8004950:	2307      	movs	r3, #7
 8004952:	e00e      	b.n	8004972 <HAL_GPIO_Init+0x212>
 8004954:	2308      	movs	r3, #8
 8004956:	e00c      	b.n	8004972 <HAL_GPIO_Init+0x212>
 8004958:	2306      	movs	r3, #6
 800495a:	e00a      	b.n	8004972 <HAL_GPIO_Init+0x212>
 800495c:	2305      	movs	r3, #5
 800495e:	e008      	b.n	8004972 <HAL_GPIO_Init+0x212>
 8004960:	2304      	movs	r3, #4
 8004962:	e006      	b.n	8004972 <HAL_GPIO_Init+0x212>
 8004964:	2303      	movs	r3, #3
 8004966:	e004      	b.n	8004972 <HAL_GPIO_Init+0x212>
 8004968:	2302      	movs	r3, #2
 800496a:	e002      	b.n	8004972 <HAL_GPIO_Init+0x212>
 800496c:	2301      	movs	r3, #1
 800496e:	e000      	b.n	8004972 <HAL_GPIO_Init+0x212>
 8004970:	2300      	movs	r3, #0
 8004972:	697a      	ldr	r2, [r7, #20]
 8004974:	f002 0203 	and.w	r2, r2, #3
 8004978:	0092      	lsls	r2, r2, #2
 800497a:	4093      	lsls	r3, r2
 800497c:	693a      	ldr	r2, [r7, #16]
 800497e:	4313      	orrs	r3, r2
 8004980:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004982:	4937      	ldr	r1, [pc, #220]	@ (8004a60 <HAL_GPIO_Init+0x300>)
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	089b      	lsrs	r3, r3, #2
 8004988:	3302      	adds	r3, #2
 800498a:	693a      	ldr	r2, [r7, #16]
 800498c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004990:	4b3b      	ldr	r3, [pc, #236]	@ (8004a80 <HAL_GPIO_Init+0x320>)
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	43db      	mvns	r3, r3
 800499a:	693a      	ldr	r2, [r7, #16]
 800499c:	4013      	ands	r3, r2
 800499e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d003      	beq.n	80049b4 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80049ac:	693a      	ldr	r2, [r7, #16]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	4313      	orrs	r3, r2
 80049b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80049b4:	4a32      	ldr	r2, [pc, #200]	@ (8004a80 <HAL_GPIO_Init+0x320>)
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80049ba:	4b31      	ldr	r3, [pc, #196]	@ (8004a80 <HAL_GPIO_Init+0x320>)
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	43db      	mvns	r3, r3
 80049c4:	693a      	ldr	r2, [r7, #16]
 80049c6:	4013      	ands	r3, r2
 80049c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d003      	beq.n	80049de <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80049d6:	693a      	ldr	r2, [r7, #16]
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	4313      	orrs	r3, r2
 80049dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80049de:	4a28      	ldr	r2, [pc, #160]	@ (8004a80 <HAL_GPIO_Init+0x320>)
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80049e4:	4b26      	ldr	r3, [pc, #152]	@ (8004a80 <HAL_GPIO_Init+0x320>)
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	43db      	mvns	r3, r3
 80049ee:	693a      	ldr	r2, [r7, #16]
 80049f0:	4013      	ands	r3, r2
 80049f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d003      	beq.n	8004a08 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8004a00:	693a      	ldr	r2, [r7, #16]
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	4313      	orrs	r3, r2
 8004a06:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004a08:	4a1d      	ldr	r2, [pc, #116]	@ (8004a80 <HAL_GPIO_Init+0x320>)
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004a0e:	4b1c      	ldr	r3, [pc, #112]	@ (8004a80 <HAL_GPIO_Init+0x320>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	43db      	mvns	r3, r3
 8004a18:	693a      	ldr	r2, [r7, #16]
 8004a1a:	4013      	ands	r3, r2
 8004a1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d003      	beq.n	8004a32 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8004a2a:	693a      	ldr	r2, [r7, #16]
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004a32:	4a13      	ldr	r2, [pc, #76]	@ (8004a80 <HAL_GPIO_Init+0x320>)
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	3301      	adds	r3, #1
 8004a3c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	fa22 f303 	lsr.w	r3, r2, r3
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	f47f ae91 	bne.w	8004770 <HAL_GPIO_Init+0x10>
  }
}
 8004a4e:	bf00      	nop
 8004a50:	bf00      	nop
 8004a52:	371c      	adds	r7, #28
 8004a54:	46bd      	mov	sp, r7
 8004a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a5a:	4770      	bx	lr
 8004a5c:	40021000 	.word	0x40021000
 8004a60:	40010000 	.word	0x40010000
 8004a64:	48000400 	.word	0x48000400
 8004a68:	48000800 	.word	0x48000800
 8004a6c:	48000c00 	.word	0x48000c00
 8004a70:	48001000 	.word	0x48001000
 8004a74:	48001400 	.word	0x48001400
 8004a78:	48001800 	.word	0x48001800
 8004a7c:	48001c00 	.word	0x48001c00
 8004a80:	40010400 	.word	0x40010400

08004a84 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b084      	sub	sp, #16
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	73fb      	strb	r3, [r7, #15]
  uint32_t updateotrlpotr;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if(hopamp == NULL)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d101      	bne.n	8004a9a <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 8004a96:	2301      	movs	r3, #1
 8004a98:	e0c3      	b.n	8004c22 <HAL_OPAMP_Init+0x19e>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	2b05      	cmp	r3, #5
 8004aa4:	d101      	bne.n	8004aaa <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	e0bb      	b.n	8004c22 <HAL_OPAMP_Init+0x19e>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	2b02      	cmp	r3, #2
 8004ab4:	d101      	bne.n	8004aba <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e0b3      	b.n	8004c22 <HAL_OPAMP_Init+0x19e>
    {
      assert_param(IS_OPAMP_PGA_GAIN(hopamp->Init.PgaGain));
    }

    assert_param(IS_OPAMP_TRIMMING(hopamp->Init.UserTrimming));
    if ((hopamp->Init.UserTrimming) == OPAMP_TRIMMING_USER)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	69db      	ldr	r3, [r3, #28]
 8004abe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValuePLowPower));
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueNLowPower));
      }
    }

    if(hopamp->State == HAL_OPAMP_STATE_RESET)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d103      	bne.n	8004ad6 <HAL_OPAMP_Init+0x52>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f7fc ff8e 	bl	80019f8 <HAL_OPAMP_MspInit>
#endif /* USE_HAL_OPAMP_REGISTER_CALLBACKS */

    /* Set operating mode */
    CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALON);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004aea:	601a      	str	r2, [r3, #0]

    if (hopamp->Init.Mode == OPAMP_PGA_MODE)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	2b08      	cmp	r3, #8
 8004af2:	d11b      	bne.n	8004b2c <HAL_OPAMP_Init+0xa8>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_PGA, \
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f423 438e 	bic.w	r3, r3, #18176	@ 0x4700
 8004afe:	f023 033e 	bic.w	r3, r3, #62	@ 0x3e
 8004b02:	687a      	ldr	r2, [r7, #4]
 8004b04:	6891      	ldr	r1, [r2, #8]
 8004b06:	687a      	ldr	r2, [r7, #4]
 8004b08:	68d2      	ldr	r2, [r2, #12]
 8004b0a:	4311      	orrs	r1, r2
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	6992      	ldr	r2, [r2, #24]
 8004b10:	4311      	orrs	r1, r2
 8004b12:	687a      	ldr	r2, [r7, #4]
 8004b14:	6912      	ldr	r2, [r2, #16]
 8004b16:	4311      	orrs	r1, r2
 8004b18:	687a      	ldr	r2, [r7, #4]
 8004b1a:	6952      	ldr	r2, [r2, #20]
 8004b1c:	4311      	orrs	r1, r2
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	69d2      	ldr	r2, [r2, #28]
 8004b22:	4311      	orrs	r1, r2
 8004b24:	687a      	ldr	r2, [r7, #4]
 8004b26:	6812      	ldr	r2, [r2, #0]
 8004b28:	430b      	orrs	r3, r1
 8004b2a:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.InvertingInput    | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	68db      	ldr	r3, [r3, #12]
 8004b30:	2b0c      	cmp	r3, #12
 8004b32:	d115      	bne.n	8004b60 <HAL_OPAMP_Init+0xdc>
    {
    /* In Follower mode InvertingInput is Not Applicable  */
    MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_FOLLOWER, \
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f423 4388 	bic.w	r3, r3, #17408	@ 0x4400
 8004b3e:	f023 030e 	bic.w	r3, r3, #14
 8004b42:	687a      	ldr	r2, [r7, #4]
 8004b44:	6891      	ldr	r1, [r2, #8]
 8004b46:	687a      	ldr	r2, [r7, #4]
 8004b48:	68d2      	ldr	r2, [r2, #12]
 8004b4a:	4311      	orrs	r1, r2
 8004b4c:	687a      	ldr	r2, [r7, #4]
 8004b4e:	6952      	ldr	r2, [r2, #20]
 8004b50:	4311      	orrs	r1, r2
 8004b52:	687a      	ldr	r2, [r7, #4]
 8004b54:	69d2      	ldr	r2, [r2, #28]
 8004b56:	4311      	orrs	r1, r2
 8004b58:	687a      	ldr	r2, [r7, #4]
 8004b5a:	6812      	ldr	r2, [r2, #0]
 8004b5c:	430b      	orrs	r3, r1
 8004b5e:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.Mode | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.Mode == OPAMP_STANDALONE_MODE)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	68db      	ldr	r3, [r3, #12]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d118      	bne.n	8004b9a <HAL_OPAMP_Init+0x116>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_STANDALONE, \
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f423 438e 	bic.w	r3, r3, #18176	@ 0x4700
 8004b72:	f023 030e 	bic.w	r3, r3, #14
 8004b76:	687a      	ldr	r2, [r7, #4]
 8004b78:	6891      	ldr	r1, [r2, #8]
 8004b7a:	687a      	ldr	r2, [r7, #4]
 8004b7c:	68d2      	ldr	r2, [r2, #12]
 8004b7e:	4311      	orrs	r1, r2
 8004b80:	687a      	ldr	r2, [r7, #4]
 8004b82:	6912      	ldr	r2, [r2, #16]
 8004b84:	4311      	orrs	r1, r2
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	6952      	ldr	r2, [r2, #20]
 8004b8a:	4311      	orrs	r1, r2
 8004b8c:	687a      	ldr	r2, [r7, #4]
 8004b8e:	69d2      	ldr	r2, [r2, #28]
 8004b90:	4311      	orrs	r1, r2
 8004b92:	687a      	ldr	r2, [r7, #4]
 8004b94:	6812      	ldr	r2, [r2, #0]
 8004b96:	430b      	orrs	r3, r1
 8004b98:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.InvertingInput    | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }

    if (hopamp->Init.UserTrimming == OPAMP_TRIMMING_USER)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	69db      	ldr	r3, [r3, #28]
 8004b9e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ba2:	d12a      	bne.n	8004bfa <HAL_OPAMP_Init+0x176>
    {
      /* Set power mode and associated calibration parameters */
      if (hopamp->Init.PowerMode != OPAMP_POWERMODE_LOWPOWER)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	2b02      	cmp	r3, #2
 8004baa:	d013      	beq.n	8004bd4 <HAL_OPAMP_Init+0x150>
      {
        /* OPAMP_POWERMODE_NORMALPOWER */
        /* Set calibration mode (factory or user) and values for            */
        /* transistors differential pair high (PMOS) and low (NMOS) for     */
        /* normal mode.                                                     */
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6a1b      	ldr	r3, [r3, #32]
 8004bb0:	021a      	lsls	r2, r3, #8
                         | (hopamp->Init.TrimmingValueN));
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	60bb      	str	r3, [r7, #8]
        MODIFY_REG(hopamp->Instance->OTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 8004bc4:	f023 031f 	bic.w	r3, r3, #31
 8004bc8:	687a      	ldr	r2, [r7, #4]
 8004bca:	6812      	ldr	r2, [r2, #0]
 8004bcc:	68b9      	ldr	r1, [r7, #8]
 8004bce:	430b      	orrs	r3, r1
 8004bd0:	6053      	str	r3, [r2, #4]
 8004bd2:	e012      	b.n	8004bfa <HAL_OPAMP_Init+0x176>
      else
      {
        /* OPAMP_POWERMODE_LOWPOWER */
        /* transistors differential pair high (PMOS) and low (NMOS) for     */
        /* low power mode.                                                     */
        updateotrlpotr = (((hopamp->Init.TrimmingValuePLowPower) << (OPAMP_INPUT_NONINVERTING)) \
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bd8:	021a      	lsls	r2, r3, #8
                         | (hopamp->Init.TrimmingValueNLowPower));
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        updateotrlpotr = (((hopamp->Init.TrimmingValuePLowPower) << (OPAMP_INPUT_NONINVERTING)) \
 8004bde:	4313      	orrs	r3, r2
 8004be0:	60bb      	str	r3, [r7, #8]
        MODIFY_REG(hopamp->Instance->LPOTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	f423 53f8 	bic.w	r3, r3, #7936	@ 0x1f00
 8004bec:	f023 031f 	bic.w	r3, r3, #31
 8004bf0:	687a      	ldr	r2, [r7, #4]
 8004bf2:	6812      	ldr	r2, [r2, #0]
 8004bf4:	68b9      	ldr	r1, [r7, #8]
 8004bf6:	430b      	orrs	r3, r1
 8004bf8:	6093      	str	r3, [r2, #8]
    }

    /* Configure the power supply range */
    /* The OPAMP_CSR_OPARANGE is common configuration for all OPAMPs */
    /* bit OPAMP1_CSR_OPARANGE is used for both OPAMPs */
    MODIFY_REG(OPAMP1->CSR, OPAMP1_CSR_OPARANGE, hopamp->Init.PowerSupplyRange);
 8004bfa:	4b0c      	ldr	r3, [pc, #48]	@ (8004c2c <HAL_OPAMP_Init+0x1a8>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	685b      	ldr	r3, [r3, #4]
 8004c06:	4909      	ldr	r1, [pc, #36]	@ (8004c2c <HAL_OPAMP_Init+0x1a8>)
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	600b      	str	r3, [r1, #0]

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004c12:	b2db      	uxtb	r3, r3
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d103      	bne.n	8004c20 <HAL_OPAMP_Init+0x19c>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    }
    /* else: remain in READY or BUSY state (no update) */
    return status;
 8004c20:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3710      	adds	r7, #16
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}
 8004c2a:	bf00      	nop
 8004c2c:	40007800 	.word	0x40007800

08004c30 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004c30:	b480      	push	{r7}
 8004c32:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004c34:	4b0d      	ldr	r3, [pc, #52]	@ (8004c6c <HAL_PWREx_GetVoltageRange+0x3c>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004c3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c40:	d102      	bne.n	8004c48 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004c42:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004c46:	e00b      	b.n	8004c60 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004c48:	4b08      	ldr	r3, [pc, #32]	@ (8004c6c <HAL_PWREx_GetVoltageRange+0x3c>)
 8004c4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c56:	d102      	bne.n	8004c5e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004c58:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004c5c:	e000      	b.n	8004c60 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004c5e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	46bd      	mov	sp, r7
 8004c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c68:	4770      	bx	lr
 8004c6a:	bf00      	nop
 8004c6c:	40007000 	.word	0x40007000

08004c70 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b085      	sub	sp, #20
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d141      	bne.n	8004d02 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004c7e:	4b4b      	ldr	r3, [pc, #300]	@ (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004c86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c8a:	d131      	bne.n	8004cf0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004c8c:	4b47      	ldr	r3, [pc, #284]	@ (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c92:	4a46      	ldr	r2, [pc, #280]	@ (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c98:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004c9c:	4b43      	ldr	r3, [pc, #268]	@ (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004ca4:	4a41      	ldr	r2, [pc, #260]	@ (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ca6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004caa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004cac:	4b40      	ldr	r3, [pc, #256]	@ (8004db0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	2232      	movs	r2, #50	@ 0x32
 8004cb2:	fb02 f303 	mul.w	r3, r2, r3
 8004cb6:	4a3f      	ldr	r2, [pc, #252]	@ (8004db4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004cb8:	fba2 2303 	umull	r2, r3, r2, r3
 8004cbc:	0c9b      	lsrs	r3, r3, #18
 8004cbe:	3301      	adds	r3, #1
 8004cc0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004cc2:	e002      	b.n	8004cca <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	3b01      	subs	r3, #1
 8004cc8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004cca:	4b38      	ldr	r3, [pc, #224]	@ (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ccc:	695b      	ldr	r3, [r3, #20]
 8004cce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cd6:	d102      	bne.n	8004cde <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d1f2      	bne.n	8004cc4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004cde:	4b33      	ldr	r3, [pc, #204]	@ (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ce0:	695b      	ldr	r3, [r3, #20]
 8004ce2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ce6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004cea:	d158      	bne.n	8004d9e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004cec:	2303      	movs	r3, #3
 8004cee:	e057      	b.n	8004da0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004cf0:	4b2e      	ldr	r3, [pc, #184]	@ (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cf2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004cf6:	4a2d      	ldr	r2, [pc, #180]	@ (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004cf8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004cfc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004d00:	e04d      	b.n	8004d9e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d08:	d141      	bne.n	8004d8e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004d0a:	4b28      	ldr	r3, [pc, #160]	@ (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004d12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d16:	d131      	bne.n	8004d7c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d18:	4b24      	ldr	r3, [pc, #144]	@ (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d1e:	4a23      	ldr	r2, [pc, #140]	@ (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d24:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004d28:	4b20      	ldr	r3, [pc, #128]	@ (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004d30:	4a1e      	ldr	r2, [pc, #120]	@ (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d32:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004d36:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004d38:	4b1d      	ldr	r3, [pc, #116]	@ (8004db0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	2232      	movs	r2, #50	@ 0x32
 8004d3e:	fb02 f303 	mul.w	r3, r2, r3
 8004d42:	4a1c      	ldr	r2, [pc, #112]	@ (8004db4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004d44:	fba2 2303 	umull	r2, r3, r2, r3
 8004d48:	0c9b      	lsrs	r3, r3, #18
 8004d4a:	3301      	adds	r3, #1
 8004d4c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d4e:	e002      	b.n	8004d56 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	3b01      	subs	r3, #1
 8004d54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d56:	4b15      	ldr	r3, [pc, #84]	@ (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d58:	695b      	ldr	r3, [r3, #20]
 8004d5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d62:	d102      	bne.n	8004d6a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d1f2      	bne.n	8004d50 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004d6a:	4b10      	ldr	r3, [pc, #64]	@ (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d6c:	695b      	ldr	r3, [r3, #20]
 8004d6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d76:	d112      	bne.n	8004d9e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004d78:	2303      	movs	r3, #3
 8004d7a:	e011      	b.n	8004da0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d7c:	4b0b      	ldr	r3, [pc, #44]	@ (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d82:	4a0a      	ldr	r2, [pc, #40]	@ (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d88:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004d8c:	e007      	b.n	8004d9e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004d8e:	4b07      	ldr	r3, [pc, #28]	@ (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004d96:	4a05      	ldr	r2, [pc, #20]	@ (8004dac <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d98:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004d9c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004d9e:	2300      	movs	r3, #0
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3714      	adds	r7, #20
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr
 8004dac:	40007000 	.word	0x40007000
 8004db0:	20000000 	.word	0x20000000
 8004db4:	431bde83 	.word	0x431bde83

08004db8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b088      	sub	sp, #32
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d102      	bne.n	8004dcc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	f000 bc08 	b.w	80055dc <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004dcc:	4b96      	ldr	r3, [pc, #600]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	f003 030c 	and.w	r3, r3, #12
 8004dd4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004dd6:	4b94      	ldr	r3, [pc, #592]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004dd8:	68db      	ldr	r3, [r3, #12]
 8004dda:	f003 0303 	and.w	r3, r3, #3
 8004dde:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f003 0310 	and.w	r3, r3, #16
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	f000 80e4 	beq.w	8004fb6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004dee:	69bb      	ldr	r3, [r7, #24]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d007      	beq.n	8004e04 <HAL_RCC_OscConfig+0x4c>
 8004df4:	69bb      	ldr	r3, [r7, #24]
 8004df6:	2b0c      	cmp	r3, #12
 8004df8:	f040 808b 	bne.w	8004f12 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004dfc:	697b      	ldr	r3, [r7, #20]
 8004dfe:	2b01      	cmp	r3, #1
 8004e00:	f040 8087 	bne.w	8004f12 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004e04:	4b88      	ldr	r3, [pc, #544]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f003 0302 	and.w	r3, r3, #2
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d005      	beq.n	8004e1c <HAL_RCC_OscConfig+0x64>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	699b      	ldr	r3, [r3, #24]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d101      	bne.n	8004e1c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e3df      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6a1a      	ldr	r2, [r3, #32]
 8004e20:	4b81      	ldr	r3, [pc, #516]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 0308 	and.w	r3, r3, #8
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d004      	beq.n	8004e36 <HAL_RCC_OscConfig+0x7e>
 8004e2c:	4b7e      	ldr	r3, [pc, #504]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e34:	e005      	b.n	8004e42 <HAL_RCC_OscConfig+0x8a>
 8004e36:	4b7c      	ldr	r3, [pc, #496]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004e38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004e3c:	091b      	lsrs	r3, r3, #4
 8004e3e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d223      	bcs.n	8004e8e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6a1b      	ldr	r3, [r3, #32]
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f000 fdcc 	bl	80059e8 <RCC_SetFlashLatencyFromMSIRange>
 8004e50:	4603      	mov	r3, r0
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d001      	beq.n	8004e5a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	e3c0      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004e5a:	4b73      	ldr	r3, [pc, #460]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a72      	ldr	r2, [pc, #456]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004e60:	f043 0308 	orr.w	r3, r3, #8
 8004e64:	6013      	str	r3, [r2, #0]
 8004e66:	4b70      	ldr	r3, [pc, #448]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6a1b      	ldr	r3, [r3, #32]
 8004e72:	496d      	ldr	r1, [pc, #436]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004e74:	4313      	orrs	r3, r2
 8004e76:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004e78:	4b6b      	ldr	r3, [pc, #428]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	69db      	ldr	r3, [r3, #28]
 8004e84:	021b      	lsls	r3, r3, #8
 8004e86:	4968      	ldr	r1, [pc, #416]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	604b      	str	r3, [r1, #4]
 8004e8c:	e025      	b.n	8004eda <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004e8e:	4b66      	ldr	r3, [pc, #408]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	4a65      	ldr	r2, [pc, #404]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004e94:	f043 0308 	orr.w	r3, r3, #8
 8004e98:	6013      	str	r3, [r2, #0]
 8004e9a:	4b63      	ldr	r3, [pc, #396]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6a1b      	ldr	r3, [r3, #32]
 8004ea6:	4960      	ldr	r1, [pc, #384]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004eac:	4b5e      	ldr	r3, [pc, #376]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	69db      	ldr	r3, [r3, #28]
 8004eb8:	021b      	lsls	r3, r3, #8
 8004eba:	495b      	ldr	r1, [pc, #364]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ec0:	69bb      	ldr	r3, [r7, #24]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d109      	bne.n	8004eda <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6a1b      	ldr	r3, [r3, #32]
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f000 fd8c 	bl	80059e8 <RCC_SetFlashLatencyFromMSIRange>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d001      	beq.n	8004eda <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e380      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004eda:	f000 fcc1 	bl	8005860 <HAL_RCC_GetSysClockFreq>
 8004ede:	4602      	mov	r2, r0
 8004ee0:	4b51      	ldr	r3, [pc, #324]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004ee2:	689b      	ldr	r3, [r3, #8]
 8004ee4:	091b      	lsrs	r3, r3, #4
 8004ee6:	f003 030f 	and.w	r3, r3, #15
 8004eea:	4950      	ldr	r1, [pc, #320]	@ (800502c <HAL_RCC_OscConfig+0x274>)
 8004eec:	5ccb      	ldrb	r3, [r1, r3]
 8004eee:	f003 031f 	and.w	r3, r3, #31
 8004ef2:	fa22 f303 	lsr.w	r3, r2, r3
 8004ef6:	4a4e      	ldr	r2, [pc, #312]	@ (8005030 <HAL_RCC_OscConfig+0x278>)
 8004ef8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004efa:	4b4e      	ldr	r3, [pc, #312]	@ (8005034 <HAL_RCC_OscConfig+0x27c>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4618      	mov	r0, r3
 8004f00:	f7fc ffc0 	bl	8001e84 <HAL_InitTick>
 8004f04:	4603      	mov	r3, r0
 8004f06:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004f08:	7bfb      	ldrb	r3, [r7, #15]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d052      	beq.n	8004fb4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004f0e:	7bfb      	ldrb	r3, [r7, #15]
 8004f10:	e364      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	699b      	ldr	r3, [r3, #24]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d032      	beq.n	8004f80 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004f1a:	4b43      	ldr	r3, [pc, #268]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a42      	ldr	r2, [pc, #264]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004f20:	f043 0301 	orr.w	r3, r3, #1
 8004f24:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004f26:	f7fc fffd 	bl	8001f24 <HAL_GetTick>
 8004f2a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004f2c:	e008      	b.n	8004f40 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004f2e:	f7fc fff9 	bl	8001f24 <HAL_GetTick>
 8004f32:	4602      	mov	r2, r0
 8004f34:	693b      	ldr	r3, [r7, #16]
 8004f36:	1ad3      	subs	r3, r2, r3
 8004f38:	2b02      	cmp	r3, #2
 8004f3a:	d901      	bls.n	8004f40 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004f3c:	2303      	movs	r3, #3
 8004f3e:	e34d      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004f40:	4b39      	ldr	r3, [pc, #228]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 0302 	and.w	r3, r3, #2
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d0f0      	beq.n	8004f2e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004f4c:	4b36      	ldr	r3, [pc, #216]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a35      	ldr	r2, [pc, #212]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004f52:	f043 0308 	orr.w	r3, r3, #8
 8004f56:	6013      	str	r3, [r2, #0]
 8004f58:	4b33      	ldr	r3, [pc, #204]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6a1b      	ldr	r3, [r3, #32]
 8004f64:	4930      	ldr	r1, [pc, #192]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004f66:	4313      	orrs	r3, r2
 8004f68:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004f6a:	4b2f      	ldr	r3, [pc, #188]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	69db      	ldr	r3, [r3, #28]
 8004f76:	021b      	lsls	r3, r3, #8
 8004f78:	492b      	ldr	r1, [pc, #172]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	604b      	str	r3, [r1, #4]
 8004f7e:	e01a      	b.n	8004fb6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004f80:	4b29      	ldr	r3, [pc, #164]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a28      	ldr	r2, [pc, #160]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004f86:	f023 0301 	bic.w	r3, r3, #1
 8004f8a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004f8c:	f7fc ffca 	bl	8001f24 <HAL_GetTick>
 8004f90:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004f92:	e008      	b.n	8004fa6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004f94:	f7fc ffc6 	bl	8001f24 <HAL_GetTick>
 8004f98:	4602      	mov	r2, r0
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	1ad3      	subs	r3, r2, r3
 8004f9e:	2b02      	cmp	r3, #2
 8004fa0:	d901      	bls.n	8004fa6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004fa2:	2303      	movs	r3, #3
 8004fa4:	e31a      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004fa6:	4b20      	ldr	r3, [pc, #128]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f003 0302 	and.w	r3, r3, #2
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d1f0      	bne.n	8004f94 <HAL_RCC_OscConfig+0x1dc>
 8004fb2:	e000      	b.n	8004fb6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004fb4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f003 0301 	and.w	r3, r3, #1
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d073      	beq.n	80050aa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004fc2:	69bb      	ldr	r3, [r7, #24]
 8004fc4:	2b08      	cmp	r3, #8
 8004fc6:	d005      	beq.n	8004fd4 <HAL_RCC_OscConfig+0x21c>
 8004fc8:	69bb      	ldr	r3, [r7, #24]
 8004fca:	2b0c      	cmp	r3, #12
 8004fcc:	d10e      	bne.n	8004fec <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	2b03      	cmp	r3, #3
 8004fd2:	d10b      	bne.n	8004fec <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fd4:	4b14      	ldr	r3, [pc, #80]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d063      	beq.n	80050a8 <HAL_RCC_OscConfig+0x2f0>
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d15f      	bne.n	80050a8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e2f7      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ff4:	d106      	bne.n	8005004 <HAL_RCC_OscConfig+0x24c>
 8004ff6:	4b0c      	ldr	r3, [pc, #48]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	4a0b      	ldr	r2, [pc, #44]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8004ffc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005000:	6013      	str	r3, [r2, #0]
 8005002:	e025      	b.n	8005050 <HAL_RCC_OscConfig+0x298>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800500c:	d114      	bne.n	8005038 <HAL_RCC_OscConfig+0x280>
 800500e:	4b06      	ldr	r3, [pc, #24]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a05      	ldr	r2, [pc, #20]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8005014:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005018:	6013      	str	r3, [r2, #0]
 800501a:	4b03      	ldr	r3, [pc, #12]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	4a02      	ldr	r2, [pc, #8]	@ (8005028 <HAL_RCC_OscConfig+0x270>)
 8005020:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005024:	6013      	str	r3, [r2, #0]
 8005026:	e013      	b.n	8005050 <HAL_RCC_OscConfig+0x298>
 8005028:	40021000 	.word	0x40021000
 800502c:	0800aafc 	.word	0x0800aafc
 8005030:	20000000 	.word	0x20000000
 8005034:	20000004 	.word	0x20000004
 8005038:	4ba0      	ldr	r3, [pc, #640]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a9f      	ldr	r2, [pc, #636]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 800503e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005042:	6013      	str	r3, [r2, #0]
 8005044:	4b9d      	ldr	r3, [pc, #628]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	4a9c      	ldr	r2, [pc, #624]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 800504a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800504e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	685b      	ldr	r3, [r3, #4]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d013      	beq.n	8005080 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005058:	f7fc ff64 	bl	8001f24 <HAL_GetTick>
 800505c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800505e:	e008      	b.n	8005072 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005060:	f7fc ff60 	bl	8001f24 <HAL_GetTick>
 8005064:	4602      	mov	r2, r0
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	2b64      	cmp	r3, #100	@ 0x64
 800506c:	d901      	bls.n	8005072 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e2b4      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005072:	4b92      	ldr	r3, [pc, #584]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800507a:	2b00      	cmp	r3, #0
 800507c:	d0f0      	beq.n	8005060 <HAL_RCC_OscConfig+0x2a8>
 800507e:	e014      	b.n	80050aa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005080:	f7fc ff50 	bl	8001f24 <HAL_GetTick>
 8005084:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005086:	e008      	b.n	800509a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005088:	f7fc ff4c 	bl	8001f24 <HAL_GetTick>
 800508c:	4602      	mov	r2, r0
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	2b64      	cmp	r3, #100	@ 0x64
 8005094:	d901      	bls.n	800509a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005096:	2303      	movs	r3, #3
 8005098:	e2a0      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800509a:	4b88      	ldr	r3, [pc, #544]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d1f0      	bne.n	8005088 <HAL_RCC_OscConfig+0x2d0>
 80050a6:	e000      	b.n	80050aa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f003 0302 	and.w	r3, r3, #2
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d060      	beq.n	8005178 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80050b6:	69bb      	ldr	r3, [r7, #24]
 80050b8:	2b04      	cmp	r3, #4
 80050ba:	d005      	beq.n	80050c8 <HAL_RCC_OscConfig+0x310>
 80050bc:	69bb      	ldr	r3, [r7, #24]
 80050be:	2b0c      	cmp	r3, #12
 80050c0:	d119      	bne.n	80050f6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	2b02      	cmp	r3, #2
 80050c6:	d116      	bne.n	80050f6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80050c8:	4b7c      	ldr	r3, [pc, #496]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d005      	beq.n	80050e0 <HAL_RCC_OscConfig+0x328>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	68db      	ldr	r3, [r3, #12]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d101      	bne.n	80050e0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80050dc:	2301      	movs	r3, #1
 80050de:	e27d      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050e0:	4b76      	ldr	r3, [pc, #472]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	691b      	ldr	r3, [r3, #16]
 80050ec:	061b      	lsls	r3, r3, #24
 80050ee:	4973      	ldr	r1, [pc, #460]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 80050f0:	4313      	orrs	r3, r2
 80050f2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80050f4:	e040      	b.n	8005178 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	68db      	ldr	r3, [r3, #12]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d023      	beq.n	8005146 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050fe:	4b6f      	ldr	r3, [pc, #444]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a6e      	ldr	r2, [pc, #440]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 8005104:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005108:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800510a:	f7fc ff0b 	bl	8001f24 <HAL_GetTick>
 800510e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005110:	e008      	b.n	8005124 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005112:	f7fc ff07 	bl	8001f24 <HAL_GetTick>
 8005116:	4602      	mov	r2, r0
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	1ad3      	subs	r3, r2, r3
 800511c:	2b02      	cmp	r3, #2
 800511e:	d901      	bls.n	8005124 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005120:	2303      	movs	r3, #3
 8005122:	e25b      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005124:	4b65      	ldr	r3, [pc, #404]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800512c:	2b00      	cmp	r3, #0
 800512e:	d0f0      	beq.n	8005112 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005130:	4b62      	ldr	r3, [pc, #392]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	691b      	ldr	r3, [r3, #16]
 800513c:	061b      	lsls	r3, r3, #24
 800513e:	495f      	ldr	r1, [pc, #380]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 8005140:	4313      	orrs	r3, r2
 8005142:	604b      	str	r3, [r1, #4]
 8005144:	e018      	b.n	8005178 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005146:	4b5d      	ldr	r3, [pc, #372]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	4a5c      	ldr	r2, [pc, #368]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 800514c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005150:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005152:	f7fc fee7 	bl	8001f24 <HAL_GetTick>
 8005156:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005158:	e008      	b.n	800516c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800515a:	f7fc fee3 	bl	8001f24 <HAL_GetTick>
 800515e:	4602      	mov	r2, r0
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	1ad3      	subs	r3, r2, r3
 8005164:	2b02      	cmp	r3, #2
 8005166:	d901      	bls.n	800516c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005168:	2303      	movs	r3, #3
 800516a:	e237      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800516c:	4b53      	ldr	r3, [pc, #332]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005174:	2b00      	cmp	r3, #0
 8005176:	d1f0      	bne.n	800515a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f003 0308 	and.w	r3, r3, #8
 8005180:	2b00      	cmp	r3, #0
 8005182:	d03c      	beq.n	80051fe <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	695b      	ldr	r3, [r3, #20]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d01c      	beq.n	80051c6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800518c:	4b4b      	ldr	r3, [pc, #300]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 800518e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005192:	4a4a      	ldr	r2, [pc, #296]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 8005194:	f043 0301 	orr.w	r3, r3, #1
 8005198:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800519c:	f7fc fec2 	bl	8001f24 <HAL_GetTick>
 80051a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80051a2:	e008      	b.n	80051b6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051a4:	f7fc febe 	bl	8001f24 <HAL_GetTick>
 80051a8:	4602      	mov	r2, r0
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	2b02      	cmp	r3, #2
 80051b0:	d901      	bls.n	80051b6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80051b2:	2303      	movs	r3, #3
 80051b4:	e212      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80051b6:	4b41      	ldr	r3, [pc, #260]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 80051b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051bc:	f003 0302 	and.w	r3, r3, #2
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d0ef      	beq.n	80051a4 <HAL_RCC_OscConfig+0x3ec>
 80051c4:	e01b      	b.n	80051fe <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80051c6:	4b3d      	ldr	r3, [pc, #244]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 80051c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051cc:	4a3b      	ldr	r2, [pc, #236]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 80051ce:	f023 0301 	bic.w	r3, r3, #1
 80051d2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80051d6:	f7fc fea5 	bl	8001f24 <HAL_GetTick>
 80051da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80051dc:	e008      	b.n	80051f0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80051de:	f7fc fea1 	bl	8001f24 <HAL_GetTick>
 80051e2:	4602      	mov	r2, r0
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	1ad3      	subs	r3, r2, r3
 80051e8:	2b02      	cmp	r3, #2
 80051ea:	d901      	bls.n	80051f0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80051ec:	2303      	movs	r3, #3
 80051ee:	e1f5      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80051f0:	4b32      	ldr	r3, [pc, #200]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 80051f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051f6:	f003 0302 	and.w	r3, r3, #2
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d1ef      	bne.n	80051de <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f003 0304 	and.w	r3, r3, #4
 8005206:	2b00      	cmp	r3, #0
 8005208:	f000 80a6 	beq.w	8005358 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800520c:	2300      	movs	r3, #0
 800520e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005210:	4b2a      	ldr	r3, [pc, #168]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 8005212:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005214:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005218:	2b00      	cmp	r3, #0
 800521a:	d10d      	bne.n	8005238 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800521c:	4b27      	ldr	r3, [pc, #156]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 800521e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005220:	4a26      	ldr	r2, [pc, #152]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 8005222:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005226:	6593      	str	r3, [r2, #88]	@ 0x58
 8005228:	4b24      	ldr	r3, [pc, #144]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 800522a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800522c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005230:	60bb      	str	r3, [r7, #8]
 8005232:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005234:	2301      	movs	r3, #1
 8005236:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005238:	4b21      	ldr	r3, [pc, #132]	@ (80052c0 <HAL_RCC_OscConfig+0x508>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005240:	2b00      	cmp	r3, #0
 8005242:	d118      	bne.n	8005276 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005244:	4b1e      	ldr	r3, [pc, #120]	@ (80052c0 <HAL_RCC_OscConfig+0x508>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	4a1d      	ldr	r2, [pc, #116]	@ (80052c0 <HAL_RCC_OscConfig+0x508>)
 800524a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800524e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005250:	f7fc fe68 	bl	8001f24 <HAL_GetTick>
 8005254:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005256:	e008      	b.n	800526a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005258:	f7fc fe64 	bl	8001f24 <HAL_GetTick>
 800525c:	4602      	mov	r2, r0
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	1ad3      	subs	r3, r2, r3
 8005262:	2b02      	cmp	r3, #2
 8005264:	d901      	bls.n	800526a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005266:	2303      	movs	r3, #3
 8005268:	e1b8      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800526a:	4b15      	ldr	r3, [pc, #84]	@ (80052c0 <HAL_RCC_OscConfig+0x508>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005272:	2b00      	cmp	r3, #0
 8005274:	d0f0      	beq.n	8005258 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	2b01      	cmp	r3, #1
 800527c:	d108      	bne.n	8005290 <HAL_RCC_OscConfig+0x4d8>
 800527e:	4b0f      	ldr	r3, [pc, #60]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 8005280:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005284:	4a0d      	ldr	r2, [pc, #52]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 8005286:	f043 0301 	orr.w	r3, r3, #1
 800528a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800528e:	e029      	b.n	80052e4 <HAL_RCC_OscConfig+0x52c>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	2b05      	cmp	r3, #5
 8005296:	d115      	bne.n	80052c4 <HAL_RCC_OscConfig+0x50c>
 8005298:	4b08      	ldr	r3, [pc, #32]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 800529a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800529e:	4a07      	ldr	r2, [pc, #28]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 80052a0:	f043 0304 	orr.w	r3, r3, #4
 80052a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80052a8:	4b04      	ldr	r3, [pc, #16]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 80052aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052ae:	4a03      	ldr	r2, [pc, #12]	@ (80052bc <HAL_RCC_OscConfig+0x504>)
 80052b0:	f043 0301 	orr.w	r3, r3, #1
 80052b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80052b8:	e014      	b.n	80052e4 <HAL_RCC_OscConfig+0x52c>
 80052ba:	bf00      	nop
 80052bc:	40021000 	.word	0x40021000
 80052c0:	40007000 	.word	0x40007000
 80052c4:	4b9d      	ldr	r3, [pc, #628]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 80052c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052ca:	4a9c      	ldr	r2, [pc, #624]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 80052cc:	f023 0301 	bic.w	r3, r3, #1
 80052d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80052d4:	4b99      	ldr	r3, [pc, #612]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 80052d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052da:	4a98      	ldr	r2, [pc, #608]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 80052dc:	f023 0304 	bic.w	r3, r3, #4
 80052e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d016      	beq.n	800531a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052ec:	f7fc fe1a 	bl	8001f24 <HAL_GetTick>
 80052f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052f2:	e00a      	b.n	800530a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052f4:	f7fc fe16 	bl	8001f24 <HAL_GetTick>
 80052f8:	4602      	mov	r2, r0
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	1ad3      	subs	r3, r2, r3
 80052fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005302:	4293      	cmp	r3, r2
 8005304:	d901      	bls.n	800530a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005306:	2303      	movs	r3, #3
 8005308:	e168      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800530a:	4b8c      	ldr	r3, [pc, #560]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 800530c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005310:	f003 0302 	and.w	r3, r3, #2
 8005314:	2b00      	cmp	r3, #0
 8005316:	d0ed      	beq.n	80052f4 <HAL_RCC_OscConfig+0x53c>
 8005318:	e015      	b.n	8005346 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800531a:	f7fc fe03 	bl	8001f24 <HAL_GetTick>
 800531e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005320:	e00a      	b.n	8005338 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005322:	f7fc fdff 	bl	8001f24 <HAL_GetTick>
 8005326:	4602      	mov	r2, r0
 8005328:	693b      	ldr	r3, [r7, #16]
 800532a:	1ad3      	subs	r3, r2, r3
 800532c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005330:	4293      	cmp	r3, r2
 8005332:	d901      	bls.n	8005338 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005334:	2303      	movs	r3, #3
 8005336:	e151      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005338:	4b80      	ldr	r3, [pc, #512]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 800533a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800533e:	f003 0302 	and.w	r3, r3, #2
 8005342:	2b00      	cmp	r3, #0
 8005344:	d1ed      	bne.n	8005322 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005346:	7ffb      	ldrb	r3, [r7, #31]
 8005348:	2b01      	cmp	r3, #1
 800534a:	d105      	bne.n	8005358 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800534c:	4b7b      	ldr	r3, [pc, #492]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 800534e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005350:	4a7a      	ldr	r2, [pc, #488]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 8005352:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005356:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f003 0320 	and.w	r3, r3, #32
 8005360:	2b00      	cmp	r3, #0
 8005362:	d03c      	beq.n	80053de <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005368:	2b00      	cmp	r3, #0
 800536a:	d01c      	beq.n	80053a6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800536c:	4b73      	ldr	r3, [pc, #460]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 800536e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005372:	4a72      	ldr	r2, [pc, #456]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 8005374:	f043 0301 	orr.w	r3, r3, #1
 8005378:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800537c:	f7fc fdd2 	bl	8001f24 <HAL_GetTick>
 8005380:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005382:	e008      	b.n	8005396 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005384:	f7fc fdce 	bl	8001f24 <HAL_GetTick>
 8005388:	4602      	mov	r2, r0
 800538a:	693b      	ldr	r3, [r7, #16]
 800538c:	1ad3      	subs	r3, r2, r3
 800538e:	2b02      	cmp	r3, #2
 8005390:	d901      	bls.n	8005396 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005392:	2303      	movs	r3, #3
 8005394:	e122      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005396:	4b69      	ldr	r3, [pc, #420]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 8005398:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800539c:	f003 0302 	and.w	r3, r3, #2
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d0ef      	beq.n	8005384 <HAL_RCC_OscConfig+0x5cc>
 80053a4:	e01b      	b.n	80053de <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80053a6:	4b65      	ldr	r3, [pc, #404]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 80053a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80053ac:	4a63      	ldr	r2, [pc, #396]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 80053ae:	f023 0301 	bic.w	r3, r3, #1
 80053b2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053b6:	f7fc fdb5 	bl	8001f24 <HAL_GetTick>
 80053ba:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80053bc:	e008      	b.n	80053d0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80053be:	f7fc fdb1 	bl	8001f24 <HAL_GetTick>
 80053c2:	4602      	mov	r2, r0
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	1ad3      	subs	r3, r2, r3
 80053c8:	2b02      	cmp	r3, #2
 80053ca:	d901      	bls.n	80053d0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80053cc:	2303      	movs	r3, #3
 80053ce:	e105      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80053d0:	4b5a      	ldr	r3, [pc, #360]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 80053d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80053d6:	f003 0302 	and.w	r3, r3, #2
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d1ef      	bne.n	80053be <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	f000 80f9 	beq.w	80055da <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053ec:	2b02      	cmp	r3, #2
 80053ee:	f040 80cf 	bne.w	8005590 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80053f2:	4b52      	ldr	r3, [pc, #328]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 80053f4:	68db      	ldr	r3, [r3, #12]
 80053f6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	f003 0203 	and.w	r2, r3, #3
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005402:	429a      	cmp	r2, r3
 8005404:	d12c      	bne.n	8005460 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005410:	3b01      	subs	r3, #1
 8005412:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005414:	429a      	cmp	r2, r3
 8005416:	d123      	bne.n	8005460 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005422:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005424:	429a      	cmp	r2, r3
 8005426:	d11b      	bne.n	8005460 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005432:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005434:	429a      	cmp	r2, r3
 8005436:	d113      	bne.n	8005460 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005442:	085b      	lsrs	r3, r3, #1
 8005444:	3b01      	subs	r3, #1
 8005446:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005448:	429a      	cmp	r2, r3
 800544a:	d109      	bne.n	8005460 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005456:	085b      	lsrs	r3, r3, #1
 8005458:	3b01      	subs	r3, #1
 800545a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800545c:	429a      	cmp	r2, r3
 800545e:	d071      	beq.n	8005544 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005460:	69bb      	ldr	r3, [r7, #24]
 8005462:	2b0c      	cmp	r3, #12
 8005464:	d068      	beq.n	8005538 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005466:	4b35      	ldr	r3, [pc, #212]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800546e:	2b00      	cmp	r3, #0
 8005470:	d105      	bne.n	800547e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005472:	4b32      	ldr	r3, [pc, #200]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800547a:	2b00      	cmp	r3, #0
 800547c:	d001      	beq.n	8005482 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800547e:	2301      	movs	r3, #1
 8005480:	e0ac      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005482:	4b2e      	ldr	r3, [pc, #184]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a2d      	ldr	r2, [pc, #180]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 8005488:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800548c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800548e:	f7fc fd49 	bl	8001f24 <HAL_GetTick>
 8005492:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005494:	e008      	b.n	80054a8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005496:	f7fc fd45 	bl	8001f24 <HAL_GetTick>
 800549a:	4602      	mov	r2, r0
 800549c:	693b      	ldr	r3, [r7, #16]
 800549e:	1ad3      	subs	r3, r2, r3
 80054a0:	2b02      	cmp	r3, #2
 80054a2:	d901      	bls.n	80054a8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80054a4:	2303      	movs	r3, #3
 80054a6:	e099      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80054a8:	4b24      	ldr	r3, [pc, #144]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d1f0      	bne.n	8005496 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80054b4:	4b21      	ldr	r3, [pc, #132]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 80054b6:	68da      	ldr	r2, [r3, #12]
 80054b8:	4b21      	ldr	r3, [pc, #132]	@ (8005540 <HAL_RCC_OscConfig+0x788>)
 80054ba:	4013      	ands	r3, r2
 80054bc:	687a      	ldr	r2, [r7, #4]
 80054be:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80054c0:	687a      	ldr	r2, [r7, #4]
 80054c2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80054c4:	3a01      	subs	r2, #1
 80054c6:	0112      	lsls	r2, r2, #4
 80054c8:	4311      	orrs	r1, r2
 80054ca:	687a      	ldr	r2, [r7, #4]
 80054cc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80054ce:	0212      	lsls	r2, r2, #8
 80054d0:	4311      	orrs	r1, r2
 80054d2:	687a      	ldr	r2, [r7, #4]
 80054d4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80054d6:	0852      	lsrs	r2, r2, #1
 80054d8:	3a01      	subs	r2, #1
 80054da:	0552      	lsls	r2, r2, #21
 80054dc:	4311      	orrs	r1, r2
 80054de:	687a      	ldr	r2, [r7, #4]
 80054e0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80054e2:	0852      	lsrs	r2, r2, #1
 80054e4:	3a01      	subs	r2, #1
 80054e6:	0652      	lsls	r2, r2, #25
 80054e8:	4311      	orrs	r1, r2
 80054ea:	687a      	ldr	r2, [r7, #4]
 80054ec:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80054ee:	06d2      	lsls	r2, r2, #27
 80054f0:	430a      	orrs	r2, r1
 80054f2:	4912      	ldr	r1, [pc, #72]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 80054f4:	4313      	orrs	r3, r2
 80054f6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80054f8:	4b10      	ldr	r3, [pc, #64]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a0f      	ldr	r2, [pc, #60]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 80054fe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005502:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005504:	4b0d      	ldr	r3, [pc, #52]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 8005506:	68db      	ldr	r3, [r3, #12]
 8005508:	4a0c      	ldr	r2, [pc, #48]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 800550a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800550e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005510:	f7fc fd08 	bl	8001f24 <HAL_GetTick>
 8005514:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005516:	e008      	b.n	800552a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005518:	f7fc fd04 	bl	8001f24 <HAL_GetTick>
 800551c:	4602      	mov	r2, r0
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	1ad3      	subs	r3, r2, r3
 8005522:	2b02      	cmp	r3, #2
 8005524:	d901      	bls.n	800552a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005526:	2303      	movs	r3, #3
 8005528:	e058      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800552a:	4b04      	ldr	r3, [pc, #16]	@ (800553c <HAL_RCC_OscConfig+0x784>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005532:	2b00      	cmp	r3, #0
 8005534:	d0f0      	beq.n	8005518 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005536:	e050      	b.n	80055da <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	e04f      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
 800553c:	40021000 	.word	0x40021000
 8005540:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005544:	4b27      	ldr	r3, [pc, #156]	@ (80055e4 <HAL_RCC_OscConfig+0x82c>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800554c:	2b00      	cmp	r3, #0
 800554e:	d144      	bne.n	80055da <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005550:	4b24      	ldr	r3, [pc, #144]	@ (80055e4 <HAL_RCC_OscConfig+0x82c>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a23      	ldr	r2, [pc, #140]	@ (80055e4 <HAL_RCC_OscConfig+0x82c>)
 8005556:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800555a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800555c:	4b21      	ldr	r3, [pc, #132]	@ (80055e4 <HAL_RCC_OscConfig+0x82c>)
 800555e:	68db      	ldr	r3, [r3, #12]
 8005560:	4a20      	ldr	r2, [pc, #128]	@ (80055e4 <HAL_RCC_OscConfig+0x82c>)
 8005562:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005566:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005568:	f7fc fcdc 	bl	8001f24 <HAL_GetTick>
 800556c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800556e:	e008      	b.n	8005582 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005570:	f7fc fcd8 	bl	8001f24 <HAL_GetTick>
 8005574:	4602      	mov	r2, r0
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	1ad3      	subs	r3, r2, r3
 800557a:	2b02      	cmp	r3, #2
 800557c:	d901      	bls.n	8005582 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800557e:	2303      	movs	r3, #3
 8005580:	e02c      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005582:	4b18      	ldr	r3, [pc, #96]	@ (80055e4 <HAL_RCC_OscConfig+0x82c>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800558a:	2b00      	cmp	r3, #0
 800558c:	d0f0      	beq.n	8005570 <HAL_RCC_OscConfig+0x7b8>
 800558e:	e024      	b.n	80055da <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005590:	69bb      	ldr	r3, [r7, #24]
 8005592:	2b0c      	cmp	r3, #12
 8005594:	d01f      	beq.n	80055d6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005596:	4b13      	ldr	r3, [pc, #76]	@ (80055e4 <HAL_RCC_OscConfig+0x82c>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a12      	ldr	r2, [pc, #72]	@ (80055e4 <HAL_RCC_OscConfig+0x82c>)
 800559c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80055a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055a2:	f7fc fcbf 	bl	8001f24 <HAL_GetTick>
 80055a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80055a8:	e008      	b.n	80055bc <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055aa:	f7fc fcbb 	bl	8001f24 <HAL_GetTick>
 80055ae:	4602      	mov	r2, r0
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	1ad3      	subs	r3, r2, r3
 80055b4:	2b02      	cmp	r3, #2
 80055b6:	d901      	bls.n	80055bc <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80055b8:	2303      	movs	r3, #3
 80055ba:	e00f      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80055bc:	4b09      	ldr	r3, [pc, #36]	@ (80055e4 <HAL_RCC_OscConfig+0x82c>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d1f0      	bne.n	80055aa <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80055c8:	4b06      	ldr	r3, [pc, #24]	@ (80055e4 <HAL_RCC_OscConfig+0x82c>)
 80055ca:	68da      	ldr	r2, [r3, #12]
 80055cc:	4905      	ldr	r1, [pc, #20]	@ (80055e4 <HAL_RCC_OscConfig+0x82c>)
 80055ce:	4b06      	ldr	r3, [pc, #24]	@ (80055e8 <HAL_RCC_OscConfig+0x830>)
 80055d0:	4013      	ands	r3, r2
 80055d2:	60cb      	str	r3, [r1, #12]
 80055d4:	e001      	b.n	80055da <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e000      	b.n	80055dc <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80055da:	2300      	movs	r3, #0
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3720      	adds	r7, #32
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}
 80055e4:	40021000 	.word	0x40021000
 80055e8:	feeefffc 	.word	0xfeeefffc

080055ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b086      	sub	sp, #24
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
 80055f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80055f6:	2300      	movs	r3, #0
 80055f8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d101      	bne.n	8005604 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005600:	2301      	movs	r3, #1
 8005602:	e11d      	b.n	8005840 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005604:	4b90      	ldr	r3, [pc, #576]	@ (8005848 <HAL_RCC_ClockConfig+0x25c>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f003 030f 	and.w	r3, r3, #15
 800560c:	683a      	ldr	r2, [r7, #0]
 800560e:	429a      	cmp	r2, r3
 8005610:	d910      	bls.n	8005634 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005612:	4b8d      	ldr	r3, [pc, #564]	@ (8005848 <HAL_RCC_ClockConfig+0x25c>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f023 020f 	bic.w	r2, r3, #15
 800561a:	498b      	ldr	r1, [pc, #556]	@ (8005848 <HAL_RCC_ClockConfig+0x25c>)
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	4313      	orrs	r3, r2
 8005620:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005622:	4b89      	ldr	r3, [pc, #548]	@ (8005848 <HAL_RCC_ClockConfig+0x25c>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f003 030f 	and.w	r3, r3, #15
 800562a:	683a      	ldr	r2, [r7, #0]
 800562c:	429a      	cmp	r2, r3
 800562e:	d001      	beq.n	8005634 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005630:	2301      	movs	r3, #1
 8005632:	e105      	b.n	8005840 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 0302 	and.w	r3, r3, #2
 800563c:	2b00      	cmp	r3, #0
 800563e:	d010      	beq.n	8005662 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	689a      	ldr	r2, [r3, #8]
 8005644:	4b81      	ldr	r3, [pc, #516]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 8005646:	689b      	ldr	r3, [r3, #8]
 8005648:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800564c:	429a      	cmp	r2, r3
 800564e:	d908      	bls.n	8005662 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005650:	4b7e      	ldr	r3, [pc, #504]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	497b      	ldr	r1, [pc, #492]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 800565e:	4313      	orrs	r3, r2
 8005660:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f003 0301 	and.w	r3, r3, #1
 800566a:	2b00      	cmp	r3, #0
 800566c:	d079      	beq.n	8005762 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	685b      	ldr	r3, [r3, #4]
 8005672:	2b03      	cmp	r3, #3
 8005674:	d11e      	bne.n	80056b4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005676:	4b75      	ldr	r3, [pc, #468]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800567e:	2b00      	cmp	r3, #0
 8005680:	d101      	bne.n	8005686 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	e0dc      	b.n	8005840 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005686:	f000 fa09 	bl	8005a9c <RCC_GetSysClockFreqFromPLLSource>
 800568a:	4603      	mov	r3, r0
 800568c:	4a70      	ldr	r2, [pc, #448]	@ (8005850 <HAL_RCC_ClockConfig+0x264>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d946      	bls.n	8005720 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005692:	4b6e      	ldr	r3, [pc, #440]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 8005694:	689b      	ldr	r3, [r3, #8]
 8005696:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800569a:	2b00      	cmp	r3, #0
 800569c:	d140      	bne.n	8005720 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800569e:	4b6b      	ldr	r3, [pc, #428]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80056a6:	4a69      	ldr	r2, [pc, #420]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 80056a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056ac:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80056ae:	2380      	movs	r3, #128	@ 0x80
 80056b0:	617b      	str	r3, [r7, #20]
 80056b2:	e035      	b.n	8005720 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	2b02      	cmp	r3, #2
 80056ba:	d107      	bne.n	80056cc <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80056bc:	4b63      	ldr	r3, [pc, #396]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056c4:	2b00      	cmp	r3, #0
 80056c6:	d115      	bne.n	80056f4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80056c8:	2301      	movs	r3, #1
 80056ca:	e0b9      	b.n	8005840 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d107      	bne.n	80056e4 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80056d4:	4b5d      	ldr	r3, [pc, #372]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f003 0302 	and.w	r3, r3, #2
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d109      	bne.n	80056f4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80056e0:	2301      	movs	r3, #1
 80056e2:	e0ad      	b.n	8005840 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80056e4:	4b59      	ldr	r3, [pc, #356]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d101      	bne.n	80056f4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	e0a5      	b.n	8005840 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80056f4:	f000 f8b4 	bl	8005860 <HAL_RCC_GetSysClockFreq>
 80056f8:	4603      	mov	r3, r0
 80056fa:	4a55      	ldr	r2, [pc, #340]	@ (8005850 <HAL_RCC_ClockConfig+0x264>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d90f      	bls.n	8005720 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005700:	4b52      	ldr	r3, [pc, #328]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005708:	2b00      	cmp	r3, #0
 800570a:	d109      	bne.n	8005720 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800570c:	4b4f      	ldr	r3, [pc, #316]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 800570e:	689b      	ldr	r3, [r3, #8]
 8005710:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005714:	4a4d      	ldr	r2, [pc, #308]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 8005716:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800571a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800571c:	2380      	movs	r3, #128	@ 0x80
 800571e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005720:	4b4a      	ldr	r3, [pc, #296]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	f023 0203 	bic.w	r2, r3, #3
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	4947      	ldr	r1, [pc, #284]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 800572e:	4313      	orrs	r3, r2
 8005730:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005732:	f7fc fbf7 	bl	8001f24 <HAL_GetTick>
 8005736:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005738:	e00a      	b.n	8005750 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800573a:	f7fc fbf3 	bl	8001f24 <HAL_GetTick>
 800573e:	4602      	mov	r2, r0
 8005740:	693b      	ldr	r3, [r7, #16]
 8005742:	1ad3      	subs	r3, r2, r3
 8005744:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005748:	4293      	cmp	r3, r2
 800574a:	d901      	bls.n	8005750 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800574c:	2303      	movs	r3, #3
 800574e:	e077      	b.n	8005840 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005750:	4b3e      	ldr	r3, [pc, #248]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 8005752:	689b      	ldr	r3, [r3, #8]
 8005754:	f003 020c 	and.w	r2, r3, #12
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	009b      	lsls	r3, r3, #2
 800575e:	429a      	cmp	r2, r3
 8005760:	d1eb      	bne.n	800573a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	2b80      	cmp	r3, #128	@ 0x80
 8005766:	d105      	bne.n	8005774 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005768:	4b38      	ldr	r3, [pc, #224]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 800576a:	689b      	ldr	r3, [r3, #8]
 800576c:	4a37      	ldr	r2, [pc, #220]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 800576e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005772:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f003 0302 	and.w	r3, r3, #2
 800577c:	2b00      	cmp	r3, #0
 800577e:	d010      	beq.n	80057a2 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	689a      	ldr	r2, [r3, #8]
 8005784:	4b31      	ldr	r3, [pc, #196]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800578c:	429a      	cmp	r2, r3
 800578e:	d208      	bcs.n	80057a2 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005790:	4b2e      	ldr	r3, [pc, #184]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	689b      	ldr	r3, [r3, #8]
 800579c:	492b      	ldr	r1, [pc, #172]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 800579e:	4313      	orrs	r3, r2
 80057a0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80057a2:	4b29      	ldr	r3, [pc, #164]	@ (8005848 <HAL_RCC_ClockConfig+0x25c>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f003 030f 	and.w	r3, r3, #15
 80057aa:	683a      	ldr	r2, [r7, #0]
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d210      	bcs.n	80057d2 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057b0:	4b25      	ldr	r3, [pc, #148]	@ (8005848 <HAL_RCC_ClockConfig+0x25c>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f023 020f 	bic.w	r2, r3, #15
 80057b8:	4923      	ldr	r1, [pc, #140]	@ (8005848 <HAL_RCC_ClockConfig+0x25c>)
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	4313      	orrs	r3, r2
 80057be:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057c0:	4b21      	ldr	r3, [pc, #132]	@ (8005848 <HAL_RCC_ClockConfig+0x25c>)
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f003 030f 	and.w	r3, r3, #15
 80057c8:	683a      	ldr	r2, [r7, #0]
 80057ca:	429a      	cmp	r2, r3
 80057cc:	d001      	beq.n	80057d2 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80057ce:	2301      	movs	r3, #1
 80057d0:	e036      	b.n	8005840 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f003 0304 	and.w	r3, r3, #4
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d008      	beq.n	80057f0 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80057de:	4b1b      	ldr	r3, [pc, #108]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	68db      	ldr	r3, [r3, #12]
 80057ea:	4918      	ldr	r1, [pc, #96]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 80057ec:	4313      	orrs	r3, r2
 80057ee:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f003 0308 	and.w	r3, r3, #8
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d009      	beq.n	8005810 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80057fc:	4b13      	ldr	r3, [pc, #76]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	691b      	ldr	r3, [r3, #16]
 8005808:	00db      	lsls	r3, r3, #3
 800580a:	4910      	ldr	r1, [pc, #64]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 800580c:	4313      	orrs	r3, r2
 800580e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005810:	f000 f826 	bl	8005860 <HAL_RCC_GetSysClockFreq>
 8005814:	4602      	mov	r2, r0
 8005816:	4b0d      	ldr	r3, [pc, #52]	@ (800584c <HAL_RCC_ClockConfig+0x260>)
 8005818:	689b      	ldr	r3, [r3, #8]
 800581a:	091b      	lsrs	r3, r3, #4
 800581c:	f003 030f 	and.w	r3, r3, #15
 8005820:	490c      	ldr	r1, [pc, #48]	@ (8005854 <HAL_RCC_ClockConfig+0x268>)
 8005822:	5ccb      	ldrb	r3, [r1, r3]
 8005824:	f003 031f 	and.w	r3, r3, #31
 8005828:	fa22 f303 	lsr.w	r3, r2, r3
 800582c:	4a0a      	ldr	r2, [pc, #40]	@ (8005858 <HAL_RCC_ClockConfig+0x26c>)
 800582e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005830:	4b0a      	ldr	r3, [pc, #40]	@ (800585c <HAL_RCC_ClockConfig+0x270>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4618      	mov	r0, r3
 8005836:	f7fc fb25 	bl	8001e84 <HAL_InitTick>
 800583a:	4603      	mov	r3, r0
 800583c:	73fb      	strb	r3, [r7, #15]

  return status;
 800583e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005840:	4618      	mov	r0, r3
 8005842:	3718      	adds	r7, #24
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}
 8005848:	40022000 	.word	0x40022000
 800584c:	40021000 	.word	0x40021000
 8005850:	04c4b400 	.word	0x04c4b400
 8005854:	0800aafc 	.word	0x0800aafc
 8005858:	20000000 	.word	0x20000000
 800585c:	20000004 	.word	0x20000004

08005860 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005860:	b480      	push	{r7}
 8005862:	b089      	sub	sp, #36	@ 0x24
 8005864:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005866:	2300      	movs	r3, #0
 8005868:	61fb      	str	r3, [r7, #28]
 800586a:	2300      	movs	r3, #0
 800586c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800586e:	4b3e      	ldr	r3, [pc, #248]	@ (8005968 <HAL_RCC_GetSysClockFreq+0x108>)
 8005870:	689b      	ldr	r3, [r3, #8]
 8005872:	f003 030c 	and.w	r3, r3, #12
 8005876:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005878:	4b3b      	ldr	r3, [pc, #236]	@ (8005968 <HAL_RCC_GetSysClockFreq+0x108>)
 800587a:	68db      	ldr	r3, [r3, #12]
 800587c:	f003 0303 	and.w	r3, r3, #3
 8005880:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d005      	beq.n	8005894 <HAL_RCC_GetSysClockFreq+0x34>
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	2b0c      	cmp	r3, #12
 800588c:	d121      	bne.n	80058d2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2b01      	cmp	r3, #1
 8005892:	d11e      	bne.n	80058d2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005894:	4b34      	ldr	r3, [pc, #208]	@ (8005968 <HAL_RCC_GetSysClockFreq+0x108>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f003 0308 	and.w	r3, r3, #8
 800589c:	2b00      	cmp	r3, #0
 800589e:	d107      	bne.n	80058b0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80058a0:	4b31      	ldr	r3, [pc, #196]	@ (8005968 <HAL_RCC_GetSysClockFreq+0x108>)
 80058a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80058a6:	0a1b      	lsrs	r3, r3, #8
 80058a8:	f003 030f 	and.w	r3, r3, #15
 80058ac:	61fb      	str	r3, [r7, #28]
 80058ae:	e005      	b.n	80058bc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80058b0:	4b2d      	ldr	r3, [pc, #180]	@ (8005968 <HAL_RCC_GetSysClockFreq+0x108>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	091b      	lsrs	r3, r3, #4
 80058b6:	f003 030f 	and.w	r3, r3, #15
 80058ba:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80058bc:	4a2b      	ldr	r2, [pc, #172]	@ (800596c <HAL_RCC_GetSysClockFreq+0x10c>)
 80058be:	69fb      	ldr	r3, [r7, #28]
 80058c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058c4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d10d      	bne.n	80058e8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80058cc:	69fb      	ldr	r3, [r7, #28]
 80058ce:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80058d0:	e00a      	b.n	80058e8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	2b04      	cmp	r3, #4
 80058d6:	d102      	bne.n	80058de <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80058d8:	4b25      	ldr	r3, [pc, #148]	@ (8005970 <HAL_RCC_GetSysClockFreq+0x110>)
 80058da:	61bb      	str	r3, [r7, #24]
 80058dc:	e004      	b.n	80058e8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80058de:	693b      	ldr	r3, [r7, #16]
 80058e0:	2b08      	cmp	r3, #8
 80058e2:	d101      	bne.n	80058e8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80058e4:	4b23      	ldr	r3, [pc, #140]	@ (8005974 <HAL_RCC_GetSysClockFreq+0x114>)
 80058e6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	2b0c      	cmp	r3, #12
 80058ec:	d134      	bne.n	8005958 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80058ee:	4b1e      	ldr	r3, [pc, #120]	@ (8005968 <HAL_RCC_GetSysClockFreq+0x108>)
 80058f0:	68db      	ldr	r3, [r3, #12]
 80058f2:	f003 0303 	and.w	r3, r3, #3
 80058f6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	2b02      	cmp	r3, #2
 80058fc:	d003      	beq.n	8005906 <HAL_RCC_GetSysClockFreq+0xa6>
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	2b03      	cmp	r3, #3
 8005902:	d003      	beq.n	800590c <HAL_RCC_GetSysClockFreq+0xac>
 8005904:	e005      	b.n	8005912 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005906:	4b1a      	ldr	r3, [pc, #104]	@ (8005970 <HAL_RCC_GetSysClockFreq+0x110>)
 8005908:	617b      	str	r3, [r7, #20]
      break;
 800590a:	e005      	b.n	8005918 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800590c:	4b19      	ldr	r3, [pc, #100]	@ (8005974 <HAL_RCC_GetSysClockFreq+0x114>)
 800590e:	617b      	str	r3, [r7, #20]
      break;
 8005910:	e002      	b.n	8005918 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005912:	69fb      	ldr	r3, [r7, #28]
 8005914:	617b      	str	r3, [r7, #20]
      break;
 8005916:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005918:	4b13      	ldr	r3, [pc, #76]	@ (8005968 <HAL_RCC_GetSysClockFreq+0x108>)
 800591a:	68db      	ldr	r3, [r3, #12]
 800591c:	091b      	lsrs	r3, r3, #4
 800591e:	f003 030f 	and.w	r3, r3, #15
 8005922:	3301      	adds	r3, #1
 8005924:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005926:	4b10      	ldr	r3, [pc, #64]	@ (8005968 <HAL_RCC_GetSysClockFreq+0x108>)
 8005928:	68db      	ldr	r3, [r3, #12]
 800592a:	0a1b      	lsrs	r3, r3, #8
 800592c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005930:	697a      	ldr	r2, [r7, #20]
 8005932:	fb03 f202 	mul.w	r2, r3, r2
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	fbb2 f3f3 	udiv	r3, r2, r3
 800593c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800593e:	4b0a      	ldr	r3, [pc, #40]	@ (8005968 <HAL_RCC_GetSysClockFreq+0x108>)
 8005940:	68db      	ldr	r3, [r3, #12]
 8005942:	0e5b      	lsrs	r3, r3, #25
 8005944:	f003 0303 	and.w	r3, r3, #3
 8005948:	3301      	adds	r3, #1
 800594a:	005b      	lsls	r3, r3, #1
 800594c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800594e:	697a      	ldr	r2, [r7, #20]
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	fbb2 f3f3 	udiv	r3, r2, r3
 8005956:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005958:	69bb      	ldr	r3, [r7, #24]
}
 800595a:	4618      	mov	r0, r3
 800595c:	3724      	adds	r7, #36	@ 0x24
 800595e:	46bd      	mov	sp, r7
 8005960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005964:	4770      	bx	lr
 8005966:	bf00      	nop
 8005968:	40021000 	.word	0x40021000
 800596c:	0800ab14 	.word	0x0800ab14
 8005970:	00f42400 	.word	0x00f42400
 8005974:	007a1200 	.word	0x007a1200

08005978 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005978:	b480      	push	{r7}
 800597a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800597c:	4b03      	ldr	r3, [pc, #12]	@ (800598c <HAL_RCC_GetHCLKFreq+0x14>)
 800597e:	681b      	ldr	r3, [r3, #0]
}
 8005980:	4618      	mov	r0, r3
 8005982:	46bd      	mov	sp, r7
 8005984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005988:	4770      	bx	lr
 800598a:	bf00      	nop
 800598c:	20000000 	.word	0x20000000

08005990 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005994:	f7ff fff0 	bl	8005978 <HAL_RCC_GetHCLKFreq>
 8005998:	4602      	mov	r2, r0
 800599a:	4b06      	ldr	r3, [pc, #24]	@ (80059b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800599c:	689b      	ldr	r3, [r3, #8]
 800599e:	0a1b      	lsrs	r3, r3, #8
 80059a0:	f003 0307 	and.w	r3, r3, #7
 80059a4:	4904      	ldr	r1, [pc, #16]	@ (80059b8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80059a6:	5ccb      	ldrb	r3, [r1, r3]
 80059a8:	f003 031f 	and.w	r3, r3, #31
 80059ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	bd80      	pop	{r7, pc}
 80059b4:	40021000 	.word	0x40021000
 80059b8:	0800ab0c 	.word	0x0800ab0c

080059bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80059c0:	f7ff ffda 	bl	8005978 <HAL_RCC_GetHCLKFreq>
 80059c4:	4602      	mov	r2, r0
 80059c6:	4b06      	ldr	r3, [pc, #24]	@ (80059e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80059c8:	689b      	ldr	r3, [r3, #8]
 80059ca:	0adb      	lsrs	r3, r3, #11
 80059cc:	f003 0307 	and.w	r3, r3, #7
 80059d0:	4904      	ldr	r1, [pc, #16]	@ (80059e4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80059d2:	5ccb      	ldrb	r3, [r1, r3]
 80059d4:	f003 031f 	and.w	r3, r3, #31
 80059d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059dc:	4618      	mov	r0, r3
 80059de:	bd80      	pop	{r7, pc}
 80059e0:	40021000 	.word	0x40021000
 80059e4:	0800ab0c 	.word	0x0800ab0c

080059e8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b086      	sub	sp, #24
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80059f0:	2300      	movs	r3, #0
 80059f2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80059f4:	4b27      	ldr	r3, [pc, #156]	@ (8005a94 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80059f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d003      	beq.n	8005a08 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005a00:	f7ff f916 	bl	8004c30 <HAL_PWREx_GetVoltageRange>
 8005a04:	6178      	str	r0, [r7, #20]
 8005a06:	e014      	b.n	8005a32 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005a08:	4b22      	ldr	r3, [pc, #136]	@ (8005a94 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005a0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a0c:	4a21      	ldr	r2, [pc, #132]	@ (8005a94 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005a0e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a12:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a14:	4b1f      	ldr	r3, [pc, #124]	@ (8005a94 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005a16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a1c:	60fb      	str	r3, [r7, #12]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005a20:	f7ff f906 	bl	8004c30 <HAL_PWREx_GetVoltageRange>
 8005a24:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005a26:	4b1b      	ldr	r3, [pc, #108]	@ (8005a94 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a2a:	4a1a      	ldr	r2, [pc, #104]	@ (8005a94 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005a2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a30:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a38:	d10b      	bne.n	8005a52 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2b80      	cmp	r3, #128	@ 0x80
 8005a3e:	d913      	bls.n	8005a68 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2ba0      	cmp	r3, #160	@ 0xa0
 8005a44:	d902      	bls.n	8005a4c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005a46:	2302      	movs	r3, #2
 8005a48:	613b      	str	r3, [r7, #16]
 8005a4a:	e00d      	b.n	8005a68 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	613b      	str	r3, [r7, #16]
 8005a50:	e00a      	b.n	8005a68 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2b7f      	cmp	r3, #127	@ 0x7f
 8005a56:	d902      	bls.n	8005a5e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005a58:	2302      	movs	r3, #2
 8005a5a:	613b      	str	r3, [r7, #16]
 8005a5c:	e004      	b.n	8005a68 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2b70      	cmp	r3, #112	@ 0x70
 8005a62:	d101      	bne.n	8005a68 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005a64:	2301      	movs	r3, #1
 8005a66:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005a68:	4b0b      	ldr	r3, [pc, #44]	@ (8005a98 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f023 020f 	bic.w	r2, r3, #15
 8005a70:	4909      	ldr	r1, [pc, #36]	@ (8005a98 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	4313      	orrs	r3, r2
 8005a76:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005a78:	4b07      	ldr	r3, [pc, #28]	@ (8005a98 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f003 030f 	and.w	r3, r3, #15
 8005a80:	693a      	ldr	r2, [r7, #16]
 8005a82:	429a      	cmp	r2, r3
 8005a84:	d001      	beq.n	8005a8a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	e000      	b.n	8005a8c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8005a8a:	2300      	movs	r3, #0
}
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	3718      	adds	r7, #24
 8005a90:	46bd      	mov	sp, r7
 8005a92:	bd80      	pop	{r7, pc}
 8005a94:	40021000 	.word	0x40021000
 8005a98:	40022000 	.word	0x40022000

08005a9c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b087      	sub	sp, #28
 8005aa0:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005aa2:	4b2d      	ldr	r3, [pc, #180]	@ (8005b58 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005aa4:	68db      	ldr	r3, [r3, #12]
 8005aa6:	f003 0303 	and.w	r3, r3, #3
 8005aaa:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2b03      	cmp	r3, #3
 8005ab0:	d00b      	beq.n	8005aca <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	2b03      	cmp	r3, #3
 8005ab6:	d825      	bhi.n	8005b04 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d008      	beq.n	8005ad0 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2b02      	cmp	r3, #2
 8005ac2:	d11f      	bne.n	8005b04 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005ac4:	4b25      	ldr	r3, [pc, #148]	@ (8005b5c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005ac6:	613b      	str	r3, [r7, #16]
    break;
 8005ac8:	e01f      	b.n	8005b0a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8005aca:	4b25      	ldr	r3, [pc, #148]	@ (8005b60 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005acc:	613b      	str	r3, [r7, #16]
    break;
 8005ace:	e01c      	b.n	8005b0a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005ad0:	4b21      	ldr	r3, [pc, #132]	@ (8005b58 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f003 0308 	and.w	r3, r3, #8
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d107      	bne.n	8005aec <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005adc:	4b1e      	ldr	r3, [pc, #120]	@ (8005b58 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005ade:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ae2:	0a1b      	lsrs	r3, r3, #8
 8005ae4:	f003 030f 	and.w	r3, r3, #15
 8005ae8:	617b      	str	r3, [r7, #20]
 8005aea:	e005      	b.n	8005af8 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005aec:	4b1a      	ldr	r3, [pc, #104]	@ (8005b58 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	091b      	lsrs	r3, r3, #4
 8005af2:	f003 030f 	and.w	r3, r3, #15
 8005af6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8005af8:	4a1a      	ldr	r2, [pc, #104]	@ (8005b64 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005afa:	697b      	ldr	r3, [r7, #20]
 8005afc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b00:	613b      	str	r3, [r7, #16]
    break;
 8005b02:	e002      	b.n	8005b0a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8005b04:	2300      	movs	r3, #0
 8005b06:	613b      	str	r3, [r7, #16]
    break;
 8005b08:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005b0a:	4b13      	ldr	r3, [pc, #76]	@ (8005b58 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005b0c:	68db      	ldr	r3, [r3, #12]
 8005b0e:	091b      	lsrs	r3, r3, #4
 8005b10:	f003 030f 	and.w	r3, r3, #15
 8005b14:	3301      	adds	r3, #1
 8005b16:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005b18:	4b0f      	ldr	r3, [pc, #60]	@ (8005b58 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005b1a:	68db      	ldr	r3, [r3, #12]
 8005b1c:	0a1b      	lsrs	r3, r3, #8
 8005b1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b22:	693a      	ldr	r2, [r7, #16]
 8005b24:	fb03 f202 	mul.w	r2, r3, r2
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b2e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005b30:	4b09      	ldr	r3, [pc, #36]	@ (8005b58 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005b32:	68db      	ldr	r3, [r3, #12]
 8005b34:	0e5b      	lsrs	r3, r3, #25
 8005b36:	f003 0303 	and.w	r3, r3, #3
 8005b3a:	3301      	adds	r3, #1
 8005b3c:	005b      	lsls	r3, r3, #1
 8005b3e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005b40:	693a      	ldr	r2, [r7, #16]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b48:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005b4a:	683b      	ldr	r3, [r7, #0]
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	371c      	adds	r7, #28
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr
 8005b58:	40021000 	.word	0x40021000
 8005b5c:	00f42400 	.word	0x00f42400
 8005b60:	007a1200 	.word	0x007a1200
 8005b64:	0800ab14 	.word	0x0800ab14

08005b68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b086      	sub	sp, #24
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005b70:	2300      	movs	r3, #0
 8005b72:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005b74:	2300      	movs	r3, #0
 8005b76:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d040      	beq.n	8005c06 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b88:	2b80      	cmp	r3, #128	@ 0x80
 8005b8a:	d02a      	beq.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005b8c:	2b80      	cmp	r3, #128	@ 0x80
 8005b8e:	d825      	bhi.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005b90:	2b60      	cmp	r3, #96	@ 0x60
 8005b92:	d026      	beq.n	8005be2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005b94:	2b60      	cmp	r3, #96	@ 0x60
 8005b96:	d821      	bhi.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005b98:	2b40      	cmp	r3, #64	@ 0x40
 8005b9a:	d006      	beq.n	8005baa <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005b9c:	2b40      	cmp	r3, #64	@ 0x40
 8005b9e:	d81d      	bhi.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d009      	beq.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005ba4:	2b20      	cmp	r3, #32
 8005ba6:	d010      	beq.n	8005bca <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005ba8:	e018      	b.n	8005bdc <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005baa:	4b89      	ldr	r3, [pc, #548]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005bac:	68db      	ldr	r3, [r3, #12]
 8005bae:	4a88      	ldr	r2, [pc, #544]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005bb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005bb4:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005bb6:	e015      	b.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	3304      	adds	r3, #4
 8005bbc:	2100      	movs	r1, #0
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f000 fb02 	bl	80061c8 <RCCEx_PLLSAI1_Config>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005bc8:	e00c      	b.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	3320      	adds	r3, #32
 8005bce:	2100      	movs	r1, #0
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f000 fbed 	bl	80063b0 <RCCEx_PLLSAI2_Config>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005bda:	e003      	b.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	74fb      	strb	r3, [r7, #19]
      break;
 8005be0:	e000      	b.n	8005be4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005be2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005be4:	7cfb      	ldrb	r3, [r7, #19]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d10b      	bne.n	8005c02 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005bea:	4b79      	ldr	r3, [pc, #484]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005bec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005bf0:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005bf8:	4975      	ldr	r1, [pc, #468]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005c00:	e001      	b.n	8005c06 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c02:	7cfb      	ldrb	r3, [r7, #19]
 8005c04:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d047      	beq.n	8005ca2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c1a:	d030      	beq.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005c1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c20:	d82a      	bhi.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005c22:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c26:	d02a      	beq.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005c28:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005c2c:	d824      	bhi.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005c2e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c32:	d008      	beq.n	8005c46 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005c34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c38:	d81e      	bhi.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d00a      	beq.n	8005c54 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005c3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005c42:	d010      	beq.n	8005c66 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005c44:	e018      	b.n	8005c78 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005c46:	4b62      	ldr	r3, [pc, #392]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005c48:	68db      	ldr	r3, [r3, #12]
 8005c4a:	4a61      	ldr	r2, [pc, #388]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005c4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c50:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005c52:	e015      	b.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	3304      	adds	r3, #4
 8005c58:	2100      	movs	r1, #0
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f000 fab4 	bl	80061c8 <RCCEx_PLLSAI1_Config>
 8005c60:	4603      	mov	r3, r0
 8005c62:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005c64:	e00c      	b.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	3320      	adds	r3, #32
 8005c6a:	2100      	movs	r1, #0
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f000 fb9f 	bl	80063b0 <RCCEx_PLLSAI2_Config>
 8005c72:	4603      	mov	r3, r0
 8005c74:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005c76:	e003      	b.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	74fb      	strb	r3, [r7, #19]
      break;
 8005c7c:	e000      	b.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8005c7e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005c80:	7cfb      	ldrb	r3, [r7, #19]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d10b      	bne.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005c86:	4b52      	ldr	r3, [pc, #328]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005c88:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005c8c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005c94:	494e      	ldr	r1, [pc, #312]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005c96:	4313      	orrs	r3, r2
 8005c98:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005c9c:	e001      	b.n	8005ca2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c9e:	7cfb      	ldrb	r3, [r7, #19]
 8005ca0:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	f000 809f 	beq.w	8005dee <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005cb4:	4b46      	ldr	r3, [pc, #280]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005cb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d101      	bne.n	8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	e000      	b.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d00d      	beq.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005cca:	4b41      	ldr	r3, [pc, #260]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cce:	4a40      	ldr	r2, [pc, #256]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005cd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005cd4:	6593      	str	r3, [r2, #88]	@ 0x58
 8005cd6:	4b3e      	ldr	r3, [pc, #248]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005cd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cde:	60bb      	str	r3, [r7, #8]
 8005ce0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005ce6:	4b3b      	ldr	r3, [pc, #236]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a3a      	ldr	r2, [pc, #232]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005cec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005cf0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005cf2:	f7fc f917 	bl	8001f24 <HAL_GetTick>
 8005cf6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005cf8:	e009      	b.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cfa:	f7fc f913 	bl	8001f24 <HAL_GetTick>
 8005cfe:	4602      	mov	r2, r0
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	1ad3      	subs	r3, r2, r3
 8005d04:	2b02      	cmp	r3, #2
 8005d06:	d902      	bls.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005d08:	2303      	movs	r3, #3
 8005d0a:	74fb      	strb	r3, [r7, #19]
        break;
 8005d0c:	e005      	b.n	8005d1a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005d0e:	4b31      	ldr	r3, [pc, #196]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d0ef      	beq.n	8005cfa <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8005d1a:	7cfb      	ldrb	r3, [r7, #19]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d15b      	bne.n	8005dd8 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005d20:	4b2b      	ldr	r3, [pc, #172]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d2a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d01f      	beq.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d38:	697a      	ldr	r2, [r7, #20]
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d019      	beq.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005d3e:	4b24      	ldr	r3, [pc, #144]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005d48:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005d4a:	4b21      	ldr	r3, [pc, #132]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d50:	4a1f      	ldr	r2, [pc, #124]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d56:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005d5a:	4b1d      	ldr	r3, [pc, #116]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d60:	4a1b      	ldr	r2, [pc, #108]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d66:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005d6a:	4a19      	ldr	r2, [pc, #100]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005d72:	697b      	ldr	r3, [r7, #20]
 8005d74:	f003 0301 	and.w	r3, r3, #1
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d016      	beq.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d7c:	f7fc f8d2 	bl	8001f24 <HAL_GetTick>
 8005d80:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d82:	e00b      	b.n	8005d9c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d84:	f7fc f8ce 	bl	8001f24 <HAL_GetTick>
 8005d88:	4602      	mov	r2, r0
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	1ad3      	subs	r3, r2, r3
 8005d8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d92:	4293      	cmp	r3, r2
 8005d94:	d902      	bls.n	8005d9c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8005d96:	2303      	movs	r3, #3
 8005d98:	74fb      	strb	r3, [r7, #19]
            break;
 8005d9a:	e006      	b.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005da2:	f003 0302 	and.w	r3, r3, #2
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d0ec      	beq.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8005daa:	7cfb      	ldrb	r3, [r7, #19]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d10c      	bne.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005db0:	4b07      	ldr	r3, [pc, #28]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005db2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005db6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005dc0:	4903      	ldr	r1, [pc, #12]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005dc8:	e008      	b.n	8005ddc <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005dca:	7cfb      	ldrb	r3, [r7, #19]
 8005dcc:	74bb      	strb	r3, [r7, #18]
 8005dce:	e005      	b.n	8005ddc <HAL_RCCEx_PeriphCLKConfig+0x274>
 8005dd0:	40021000 	.word	0x40021000
 8005dd4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dd8:	7cfb      	ldrb	r3, [r7, #19]
 8005dda:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005ddc:	7c7b      	ldrb	r3, [r7, #17]
 8005dde:	2b01      	cmp	r3, #1
 8005de0:	d105      	bne.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005de2:	4ba0      	ldr	r3, [pc, #640]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005de4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005de6:	4a9f      	ldr	r2, [pc, #636]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005de8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005dec:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f003 0301 	and.w	r3, r3, #1
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d00a      	beq.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005dfa:	4b9a      	ldr	r3, [pc, #616]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e00:	f023 0203 	bic.w	r2, r3, #3
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e08:	4996      	ldr	r1, [pc, #600]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f003 0302 	and.w	r3, r3, #2
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d00a      	beq.n	8005e32 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005e1c:	4b91      	ldr	r3, [pc, #580]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e22:	f023 020c 	bic.w	r2, r3, #12
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e2a:	498e      	ldr	r1, [pc, #568]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f003 0304 	and.w	r3, r3, #4
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d00a      	beq.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005e3e:	4b89      	ldr	r3, [pc, #548]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e44:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e4c:	4985      	ldr	r1, [pc, #532]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f003 0308 	and.w	r3, r3, #8
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d00a      	beq.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005e60:	4b80      	ldr	r3, [pc, #512]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e66:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e6e:	497d      	ldr	r1, [pc, #500]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e70:	4313      	orrs	r3, r2
 8005e72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f003 0310 	and.w	r3, r3, #16
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d00a      	beq.n	8005e98 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005e82:	4b78      	ldr	r3, [pc, #480]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e88:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e90:	4974      	ldr	r1, [pc, #464]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005e92:	4313      	orrs	r3, r2
 8005e94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f003 0320 	and.w	r3, r3, #32
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d00a      	beq.n	8005eba <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005ea4:	4b6f      	ldr	r3, [pc, #444]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eaa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005eb2:	496c      	ldr	r1, [pc, #432]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d00a      	beq.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005ec6:	4b67      	ldr	r3, [pc, #412]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ecc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005ed4:	4963      	ldr	r1, [pc, #396]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d00a      	beq.n	8005efe <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005ee8:	4b5e      	ldr	r3, [pc, #376]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005eee:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005ef6:	495b      	ldr	r1, [pc, #364]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d00a      	beq.n	8005f20 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005f0a:	4b56      	ldr	r3, [pc, #344]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f10:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f18:	4952      	ldr	r1, [pc, #328]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d00a      	beq.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005f2c:	4b4d      	ldr	r3, [pc, #308]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f32:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f3a:	494a      	ldr	r1, [pc, #296]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d00a      	beq.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005f4e:	4b45      	ldr	r3, [pc, #276]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f54:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f5c:	4941      	ldr	r1, [pc, #260]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d00a      	beq.n	8005f86 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005f70:	4b3c      	ldr	r3, [pc, #240]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f72:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f76:	f023 0203 	bic.w	r2, r3, #3
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f7e:	4939      	ldr	r1, [pc, #228]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f80:	4313      	orrs	r3, r2
 8005f82:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d028      	beq.n	8005fe4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005f92:	4b34      	ldr	r3, [pc, #208]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f98:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005fa0:	4930      	ldr	r1, [pc, #192]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005fac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005fb0:	d106      	bne.n	8005fc0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005fb2:	4b2c      	ldr	r3, [pc, #176]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fb4:	68db      	ldr	r3, [r3, #12]
 8005fb6:	4a2b      	ldr	r2, [pc, #172]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fb8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005fbc:	60d3      	str	r3, [r2, #12]
 8005fbe:	e011      	b.n	8005fe4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005fc4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005fc8:	d10c      	bne.n	8005fe4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	3304      	adds	r3, #4
 8005fce:	2101      	movs	r1, #1
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	f000 f8f9 	bl	80061c8 <RCCEx_PLLSAI1_Config>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005fda:	7cfb      	ldrb	r3, [r7, #19]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d001      	beq.n	8005fe4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8005fe0:	7cfb      	ldrb	r3, [r7, #19]
 8005fe2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d04d      	beq.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005ff4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ff8:	d108      	bne.n	800600c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8005ffa:	4b1a      	ldr	r3, [pc, #104]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ffc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006000:	4a18      	ldr	r2, [pc, #96]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006002:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006006:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800600a:	e012      	b.n	8006032 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800600c:	4b15      	ldr	r3, [pc, #84]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800600e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006012:	4a14      	ldr	r2, [pc, #80]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006014:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006018:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800601c:	4b11      	ldr	r3, [pc, #68]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800601e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006022:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800602a:	490e      	ldr	r1, [pc, #56]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800602c:	4313      	orrs	r3, r2
 800602e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006036:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800603a:	d106      	bne.n	800604a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800603c:	4b09      	ldr	r3, [pc, #36]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800603e:	68db      	ldr	r3, [r3, #12]
 8006040:	4a08      	ldr	r2, [pc, #32]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006042:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006046:	60d3      	str	r3, [r2, #12]
 8006048:	e020      	b.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800604e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006052:	d109      	bne.n	8006068 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006054:	4b03      	ldr	r3, [pc, #12]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006056:	68db      	ldr	r3, [r3, #12]
 8006058:	4a02      	ldr	r2, [pc, #8]	@ (8006064 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800605a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800605e:	60d3      	str	r3, [r2, #12]
 8006060:	e014      	b.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8006062:	bf00      	nop
 8006064:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800606c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006070:	d10c      	bne.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	3304      	adds	r3, #4
 8006076:	2101      	movs	r1, #1
 8006078:	4618      	mov	r0, r3
 800607a:	f000 f8a5 	bl	80061c8 <RCCEx_PLLSAI1_Config>
 800607e:	4603      	mov	r3, r0
 8006080:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006082:	7cfb      	ldrb	r3, [r7, #19]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d001      	beq.n	800608c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006088:	7cfb      	ldrb	r3, [r7, #19]
 800608a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006094:	2b00      	cmp	r3, #0
 8006096:	d028      	beq.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006098:	4b4a      	ldr	r3, [pc, #296]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800609a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800609e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80060a6:	4947      	ldr	r1, [pc, #284]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80060a8:	4313      	orrs	r3, r2
 80060aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80060b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80060b6:	d106      	bne.n	80060c6 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80060b8:	4b42      	ldr	r3, [pc, #264]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80060ba:	68db      	ldr	r3, [r3, #12]
 80060bc:	4a41      	ldr	r2, [pc, #260]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80060be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80060c2:	60d3      	str	r3, [r2, #12]
 80060c4:	e011      	b.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80060ca:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80060ce:	d10c      	bne.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	3304      	adds	r3, #4
 80060d4:	2101      	movs	r1, #1
 80060d6:	4618      	mov	r0, r3
 80060d8:	f000 f876 	bl	80061c8 <RCCEx_PLLSAI1_Config>
 80060dc:	4603      	mov	r3, r0
 80060de:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80060e0:	7cfb      	ldrb	r3, [r7, #19]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d001      	beq.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80060e6:	7cfb      	ldrb	r3, [r7, #19]
 80060e8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d01e      	beq.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80060f6:	4b33      	ldr	r3, [pc, #204]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80060f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060fc:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006106:	492f      	ldr	r1, [pc, #188]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006108:	4313      	orrs	r3, r2
 800610a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006114:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006118:	d10c      	bne.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	3304      	adds	r3, #4
 800611e:	2102      	movs	r1, #2
 8006120:	4618      	mov	r0, r3
 8006122:	f000 f851 	bl	80061c8 <RCCEx_PLLSAI1_Config>
 8006126:	4603      	mov	r3, r0
 8006128:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800612a:	7cfb      	ldrb	r3, [r7, #19]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d001      	beq.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8006130:	7cfb      	ldrb	r3, [r7, #19]
 8006132:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800613c:	2b00      	cmp	r3, #0
 800613e:	d00b      	beq.n	8006158 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006140:	4b20      	ldr	r3, [pc, #128]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006142:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006146:	f023 0204 	bic.w	r2, r3, #4
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006150:	491c      	ldr	r1, [pc, #112]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006152:	4313      	orrs	r3, r2
 8006154:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006160:	2b00      	cmp	r3, #0
 8006162:	d00b      	beq.n	800617c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006164:	4b17      	ldr	r3, [pc, #92]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006166:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800616a:	f023 0218 	bic.w	r2, r3, #24
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006174:	4913      	ldr	r1, [pc, #76]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006176:	4313      	orrs	r3, r2
 8006178:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006184:	2b00      	cmp	r3, #0
 8006186:	d017      	beq.n	80061b8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006188:	4b0e      	ldr	r3, [pc, #56]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800618a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800618e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006198:	490a      	ldr	r1, [pc, #40]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800619a:	4313      	orrs	r3, r2
 800619c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80061a6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80061aa:	d105      	bne.n	80061b8 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80061ac:	4b05      	ldr	r3, [pc, #20]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061ae:	68db      	ldr	r3, [r3, #12]
 80061b0:	4a04      	ldr	r2, [pc, #16]	@ (80061c4 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80061b6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80061b8:	7cbb      	ldrb	r3, [r7, #18]
}
 80061ba:	4618      	mov	r0, r3
 80061bc:	3718      	adds	r7, #24
 80061be:	46bd      	mov	sp, r7
 80061c0:	bd80      	pop	{r7, pc}
 80061c2:	bf00      	nop
 80061c4:	40021000 	.word	0x40021000

080061c8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b084      	sub	sp, #16
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
 80061d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80061d2:	2300      	movs	r3, #0
 80061d4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80061d6:	4b72      	ldr	r3, [pc, #456]	@ (80063a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80061d8:	68db      	ldr	r3, [r3, #12]
 80061da:	f003 0303 	and.w	r3, r3, #3
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d00e      	beq.n	8006200 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80061e2:	4b6f      	ldr	r3, [pc, #444]	@ (80063a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80061e4:	68db      	ldr	r3, [r3, #12]
 80061e6:	f003 0203 	and.w	r2, r3, #3
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	429a      	cmp	r2, r3
 80061f0:	d103      	bne.n	80061fa <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
       ||
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d142      	bne.n	8006280 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	73fb      	strb	r3, [r7, #15]
 80061fe:	e03f      	b.n	8006280 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	2b03      	cmp	r3, #3
 8006206:	d018      	beq.n	800623a <RCCEx_PLLSAI1_Config+0x72>
 8006208:	2b03      	cmp	r3, #3
 800620a:	d825      	bhi.n	8006258 <RCCEx_PLLSAI1_Config+0x90>
 800620c:	2b01      	cmp	r3, #1
 800620e:	d002      	beq.n	8006216 <RCCEx_PLLSAI1_Config+0x4e>
 8006210:	2b02      	cmp	r3, #2
 8006212:	d009      	beq.n	8006228 <RCCEx_PLLSAI1_Config+0x60>
 8006214:	e020      	b.n	8006258 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006216:	4b62      	ldr	r3, [pc, #392]	@ (80063a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f003 0302 	and.w	r3, r3, #2
 800621e:	2b00      	cmp	r3, #0
 8006220:	d11d      	bne.n	800625e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006226:	e01a      	b.n	800625e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006228:	4b5d      	ldr	r3, [pc, #372]	@ (80063a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006230:	2b00      	cmp	r3, #0
 8006232:	d116      	bne.n	8006262 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006238:	e013      	b.n	8006262 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800623a:	4b59      	ldr	r3, [pc, #356]	@ (80063a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006242:	2b00      	cmp	r3, #0
 8006244:	d10f      	bne.n	8006266 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006246:	4b56      	ldr	r3, [pc, #344]	@ (80063a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800624e:	2b00      	cmp	r3, #0
 8006250:	d109      	bne.n	8006266 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006256:	e006      	b.n	8006266 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006258:	2301      	movs	r3, #1
 800625a:	73fb      	strb	r3, [r7, #15]
      break;
 800625c:	e004      	b.n	8006268 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800625e:	bf00      	nop
 8006260:	e002      	b.n	8006268 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006262:	bf00      	nop
 8006264:	e000      	b.n	8006268 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006266:	bf00      	nop
    }

    if(status == HAL_OK)
 8006268:	7bfb      	ldrb	r3, [r7, #15]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d108      	bne.n	8006280 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800626e:	4b4c      	ldr	r3, [pc, #304]	@ (80063a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006270:	68db      	ldr	r3, [r3, #12]
 8006272:	f023 0203 	bic.w	r2, r3, #3
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4949      	ldr	r1, [pc, #292]	@ (80063a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800627c:	4313      	orrs	r3, r2
 800627e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006280:	7bfb      	ldrb	r3, [r7, #15]
 8006282:	2b00      	cmp	r3, #0
 8006284:	f040 8086 	bne.w	8006394 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006288:	4b45      	ldr	r3, [pc, #276]	@ (80063a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a44      	ldr	r2, [pc, #272]	@ (80063a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800628e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006292:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006294:	f7fb fe46 	bl	8001f24 <HAL_GetTick>
 8006298:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800629a:	e009      	b.n	80062b0 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800629c:	f7fb fe42 	bl	8001f24 <HAL_GetTick>
 80062a0:	4602      	mov	r2, r0
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	1ad3      	subs	r3, r2, r3
 80062a6:	2b02      	cmp	r3, #2
 80062a8:	d902      	bls.n	80062b0 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80062aa:	2303      	movs	r3, #3
 80062ac:	73fb      	strb	r3, [r7, #15]
        break;
 80062ae:	e005      	b.n	80062bc <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80062b0:	4b3b      	ldr	r3, [pc, #236]	@ (80063a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d1ef      	bne.n	800629c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80062bc:	7bfb      	ldrb	r3, [r7, #15]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d168      	bne.n	8006394 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d113      	bne.n	80062f0 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80062c8:	4b35      	ldr	r3, [pc, #212]	@ (80063a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80062ca:	691a      	ldr	r2, [r3, #16]
 80062cc:	4b35      	ldr	r3, [pc, #212]	@ (80063a4 <RCCEx_PLLSAI1_Config+0x1dc>)
 80062ce:	4013      	ands	r3, r2
 80062d0:	687a      	ldr	r2, [r7, #4]
 80062d2:	6892      	ldr	r2, [r2, #8]
 80062d4:	0211      	lsls	r1, r2, #8
 80062d6:	687a      	ldr	r2, [r7, #4]
 80062d8:	68d2      	ldr	r2, [r2, #12]
 80062da:	06d2      	lsls	r2, r2, #27
 80062dc:	4311      	orrs	r1, r2
 80062de:	687a      	ldr	r2, [r7, #4]
 80062e0:	6852      	ldr	r2, [r2, #4]
 80062e2:	3a01      	subs	r2, #1
 80062e4:	0112      	lsls	r2, r2, #4
 80062e6:	430a      	orrs	r2, r1
 80062e8:	492d      	ldr	r1, [pc, #180]	@ (80063a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80062ea:	4313      	orrs	r3, r2
 80062ec:	610b      	str	r3, [r1, #16]
 80062ee:	e02d      	b.n	800634c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	2b01      	cmp	r3, #1
 80062f4:	d115      	bne.n	8006322 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80062f6:	4b2a      	ldr	r3, [pc, #168]	@ (80063a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 80062f8:	691a      	ldr	r2, [r3, #16]
 80062fa:	4b2b      	ldr	r3, [pc, #172]	@ (80063a8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80062fc:	4013      	ands	r3, r2
 80062fe:	687a      	ldr	r2, [r7, #4]
 8006300:	6892      	ldr	r2, [r2, #8]
 8006302:	0211      	lsls	r1, r2, #8
 8006304:	687a      	ldr	r2, [r7, #4]
 8006306:	6912      	ldr	r2, [r2, #16]
 8006308:	0852      	lsrs	r2, r2, #1
 800630a:	3a01      	subs	r2, #1
 800630c:	0552      	lsls	r2, r2, #21
 800630e:	4311      	orrs	r1, r2
 8006310:	687a      	ldr	r2, [r7, #4]
 8006312:	6852      	ldr	r2, [r2, #4]
 8006314:	3a01      	subs	r2, #1
 8006316:	0112      	lsls	r2, r2, #4
 8006318:	430a      	orrs	r2, r1
 800631a:	4921      	ldr	r1, [pc, #132]	@ (80063a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800631c:	4313      	orrs	r3, r2
 800631e:	610b      	str	r3, [r1, #16]
 8006320:	e014      	b.n	800634c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006322:	4b1f      	ldr	r3, [pc, #124]	@ (80063a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006324:	691a      	ldr	r2, [r3, #16]
 8006326:	4b21      	ldr	r3, [pc, #132]	@ (80063ac <RCCEx_PLLSAI1_Config+0x1e4>)
 8006328:	4013      	ands	r3, r2
 800632a:	687a      	ldr	r2, [r7, #4]
 800632c:	6892      	ldr	r2, [r2, #8]
 800632e:	0211      	lsls	r1, r2, #8
 8006330:	687a      	ldr	r2, [r7, #4]
 8006332:	6952      	ldr	r2, [r2, #20]
 8006334:	0852      	lsrs	r2, r2, #1
 8006336:	3a01      	subs	r2, #1
 8006338:	0652      	lsls	r2, r2, #25
 800633a:	4311      	orrs	r1, r2
 800633c:	687a      	ldr	r2, [r7, #4]
 800633e:	6852      	ldr	r2, [r2, #4]
 8006340:	3a01      	subs	r2, #1
 8006342:	0112      	lsls	r2, r2, #4
 8006344:	430a      	orrs	r2, r1
 8006346:	4916      	ldr	r1, [pc, #88]	@ (80063a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006348:	4313      	orrs	r3, r2
 800634a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800634c:	4b14      	ldr	r3, [pc, #80]	@ (80063a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4a13      	ldr	r2, [pc, #76]	@ (80063a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006352:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006356:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006358:	f7fb fde4 	bl	8001f24 <HAL_GetTick>
 800635c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800635e:	e009      	b.n	8006374 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006360:	f7fb fde0 	bl	8001f24 <HAL_GetTick>
 8006364:	4602      	mov	r2, r0
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	1ad3      	subs	r3, r2, r3
 800636a:	2b02      	cmp	r3, #2
 800636c:	d902      	bls.n	8006374 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800636e:	2303      	movs	r3, #3
 8006370:	73fb      	strb	r3, [r7, #15]
          break;
 8006372:	e005      	b.n	8006380 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006374:	4b0a      	ldr	r3, [pc, #40]	@ (80063a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800637c:	2b00      	cmp	r3, #0
 800637e:	d0ef      	beq.n	8006360 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006380:	7bfb      	ldrb	r3, [r7, #15]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d106      	bne.n	8006394 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006386:	4b06      	ldr	r3, [pc, #24]	@ (80063a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006388:	691a      	ldr	r2, [r3, #16]
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	699b      	ldr	r3, [r3, #24]
 800638e:	4904      	ldr	r1, [pc, #16]	@ (80063a0 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006390:	4313      	orrs	r3, r2
 8006392:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006394:	7bfb      	ldrb	r3, [r7, #15]
}
 8006396:	4618      	mov	r0, r3
 8006398:	3710      	adds	r7, #16
 800639a:	46bd      	mov	sp, r7
 800639c:	bd80      	pop	{r7, pc}
 800639e:	bf00      	nop
 80063a0:	40021000 	.word	0x40021000
 80063a4:	07ff800f 	.word	0x07ff800f
 80063a8:	ff9f800f 	.word	0xff9f800f
 80063ac:	f9ff800f 	.word	0xf9ff800f

080063b0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b084      	sub	sp, #16
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
 80063b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80063ba:	2300      	movs	r3, #0
 80063bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80063be:	4b72      	ldr	r3, [pc, #456]	@ (8006588 <RCCEx_PLLSAI2_Config+0x1d8>)
 80063c0:	68db      	ldr	r3, [r3, #12]
 80063c2:	f003 0303 	and.w	r3, r3, #3
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d00e      	beq.n	80063e8 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80063ca:	4b6f      	ldr	r3, [pc, #444]	@ (8006588 <RCCEx_PLLSAI2_Config+0x1d8>)
 80063cc:	68db      	ldr	r3, [r3, #12]
 80063ce:	f003 0203 	and.w	r2, r3, #3
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	429a      	cmp	r2, r3
 80063d8:	d103      	bne.n	80063e2 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
       ||
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d142      	bne.n	8006468 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80063e2:	2301      	movs	r3, #1
 80063e4:	73fb      	strb	r3, [r7, #15]
 80063e6:	e03f      	b.n	8006468 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	2b03      	cmp	r3, #3
 80063ee:	d018      	beq.n	8006422 <RCCEx_PLLSAI2_Config+0x72>
 80063f0:	2b03      	cmp	r3, #3
 80063f2:	d825      	bhi.n	8006440 <RCCEx_PLLSAI2_Config+0x90>
 80063f4:	2b01      	cmp	r3, #1
 80063f6:	d002      	beq.n	80063fe <RCCEx_PLLSAI2_Config+0x4e>
 80063f8:	2b02      	cmp	r3, #2
 80063fa:	d009      	beq.n	8006410 <RCCEx_PLLSAI2_Config+0x60>
 80063fc:	e020      	b.n	8006440 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80063fe:	4b62      	ldr	r3, [pc, #392]	@ (8006588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f003 0302 	and.w	r3, r3, #2
 8006406:	2b00      	cmp	r3, #0
 8006408:	d11d      	bne.n	8006446 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800640e:	e01a      	b.n	8006446 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006410:	4b5d      	ldr	r3, [pc, #372]	@ (8006588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006418:	2b00      	cmp	r3, #0
 800641a:	d116      	bne.n	800644a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800641c:	2301      	movs	r3, #1
 800641e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006420:	e013      	b.n	800644a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006422:	4b59      	ldr	r3, [pc, #356]	@ (8006588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800642a:	2b00      	cmp	r3, #0
 800642c:	d10f      	bne.n	800644e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800642e:	4b56      	ldr	r3, [pc, #344]	@ (8006588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006436:	2b00      	cmp	r3, #0
 8006438:	d109      	bne.n	800644e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800643e:	e006      	b.n	800644e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006440:	2301      	movs	r3, #1
 8006442:	73fb      	strb	r3, [r7, #15]
      break;
 8006444:	e004      	b.n	8006450 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006446:	bf00      	nop
 8006448:	e002      	b.n	8006450 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800644a:	bf00      	nop
 800644c:	e000      	b.n	8006450 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800644e:	bf00      	nop
    }

    if(status == HAL_OK)
 8006450:	7bfb      	ldrb	r3, [r7, #15]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d108      	bne.n	8006468 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006456:	4b4c      	ldr	r3, [pc, #304]	@ (8006588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006458:	68db      	ldr	r3, [r3, #12]
 800645a:	f023 0203 	bic.w	r2, r3, #3
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4949      	ldr	r1, [pc, #292]	@ (8006588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006464:	4313      	orrs	r3, r2
 8006466:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006468:	7bfb      	ldrb	r3, [r7, #15]
 800646a:	2b00      	cmp	r3, #0
 800646c:	f040 8086 	bne.w	800657c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006470:	4b45      	ldr	r3, [pc, #276]	@ (8006588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	4a44      	ldr	r2, [pc, #272]	@ (8006588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006476:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800647a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800647c:	f7fb fd52 	bl	8001f24 <HAL_GetTick>
 8006480:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006482:	e009      	b.n	8006498 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006484:	f7fb fd4e 	bl	8001f24 <HAL_GetTick>
 8006488:	4602      	mov	r2, r0
 800648a:	68bb      	ldr	r3, [r7, #8]
 800648c:	1ad3      	subs	r3, r2, r3
 800648e:	2b02      	cmp	r3, #2
 8006490:	d902      	bls.n	8006498 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006492:	2303      	movs	r3, #3
 8006494:	73fb      	strb	r3, [r7, #15]
        break;
 8006496:	e005      	b.n	80064a4 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006498:	4b3b      	ldr	r3, [pc, #236]	@ (8006588 <RCCEx_PLLSAI2_Config+0x1d8>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d1ef      	bne.n	8006484 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80064a4:	7bfb      	ldrb	r3, [r7, #15]
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d168      	bne.n	800657c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d113      	bne.n	80064d8 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80064b0:	4b35      	ldr	r3, [pc, #212]	@ (8006588 <RCCEx_PLLSAI2_Config+0x1d8>)
 80064b2:	695a      	ldr	r2, [r3, #20]
 80064b4:	4b35      	ldr	r3, [pc, #212]	@ (800658c <RCCEx_PLLSAI2_Config+0x1dc>)
 80064b6:	4013      	ands	r3, r2
 80064b8:	687a      	ldr	r2, [r7, #4]
 80064ba:	6892      	ldr	r2, [r2, #8]
 80064bc:	0211      	lsls	r1, r2, #8
 80064be:	687a      	ldr	r2, [r7, #4]
 80064c0:	68d2      	ldr	r2, [r2, #12]
 80064c2:	06d2      	lsls	r2, r2, #27
 80064c4:	4311      	orrs	r1, r2
 80064c6:	687a      	ldr	r2, [r7, #4]
 80064c8:	6852      	ldr	r2, [r2, #4]
 80064ca:	3a01      	subs	r2, #1
 80064cc:	0112      	lsls	r2, r2, #4
 80064ce:	430a      	orrs	r2, r1
 80064d0:	492d      	ldr	r1, [pc, #180]	@ (8006588 <RCCEx_PLLSAI2_Config+0x1d8>)
 80064d2:	4313      	orrs	r3, r2
 80064d4:	614b      	str	r3, [r1, #20]
 80064d6:	e02d      	b.n	8006534 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	2b01      	cmp	r3, #1
 80064dc:	d115      	bne.n	800650a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80064de:	4b2a      	ldr	r3, [pc, #168]	@ (8006588 <RCCEx_PLLSAI2_Config+0x1d8>)
 80064e0:	695a      	ldr	r2, [r3, #20]
 80064e2:	4b2b      	ldr	r3, [pc, #172]	@ (8006590 <RCCEx_PLLSAI2_Config+0x1e0>)
 80064e4:	4013      	ands	r3, r2
 80064e6:	687a      	ldr	r2, [r7, #4]
 80064e8:	6892      	ldr	r2, [r2, #8]
 80064ea:	0211      	lsls	r1, r2, #8
 80064ec:	687a      	ldr	r2, [r7, #4]
 80064ee:	6912      	ldr	r2, [r2, #16]
 80064f0:	0852      	lsrs	r2, r2, #1
 80064f2:	3a01      	subs	r2, #1
 80064f4:	0552      	lsls	r2, r2, #21
 80064f6:	4311      	orrs	r1, r2
 80064f8:	687a      	ldr	r2, [r7, #4]
 80064fa:	6852      	ldr	r2, [r2, #4]
 80064fc:	3a01      	subs	r2, #1
 80064fe:	0112      	lsls	r2, r2, #4
 8006500:	430a      	orrs	r2, r1
 8006502:	4921      	ldr	r1, [pc, #132]	@ (8006588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006504:	4313      	orrs	r3, r2
 8006506:	614b      	str	r3, [r1, #20]
 8006508:	e014      	b.n	8006534 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800650a:	4b1f      	ldr	r3, [pc, #124]	@ (8006588 <RCCEx_PLLSAI2_Config+0x1d8>)
 800650c:	695a      	ldr	r2, [r3, #20]
 800650e:	4b21      	ldr	r3, [pc, #132]	@ (8006594 <RCCEx_PLLSAI2_Config+0x1e4>)
 8006510:	4013      	ands	r3, r2
 8006512:	687a      	ldr	r2, [r7, #4]
 8006514:	6892      	ldr	r2, [r2, #8]
 8006516:	0211      	lsls	r1, r2, #8
 8006518:	687a      	ldr	r2, [r7, #4]
 800651a:	6952      	ldr	r2, [r2, #20]
 800651c:	0852      	lsrs	r2, r2, #1
 800651e:	3a01      	subs	r2, #1
 8006520:	0652      	lsls	r2, r2, #25
 8006522:	4311      	orrs	r1, r2
 8006524:	687a      	ldr	r2, [r7, #4]
 8006526:	6852      	ldr	r2, [r2, #4]
 8006528:	3a01      	subs	r2, #1
 800652a:	0112      	lsls	r2, r2, #4
 800652c:	430a      	orrs	r2, r1
 800652e:	4916      	ldr	r1, [pc, #88]	@ (8006588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006530:	4313      	orrs	r3, r2
 8006532:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006534:	4b14      	ldr	r3, [pc, #80]	@ (8006588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	4a13      	ldr	r2, [pc, #76]	@ (8006588 <RCCEx_PLLSAI2_Config+0x1d8>)
 800653a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800653e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006540:	f7fb fcf0 	bl	8001f24 <HAL_GetTick>
 8006544:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006546:	e009      	b.n	800655c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006548:	f7fb fcec 	bl	8001f24 <HAL_GetTick>
 800654c:	4602      	mov	r2, r0
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	1ad3      	subs	r3, r2, r3
 8006552:	2b02      	cmp	r3, #2
 8006554:	d902      	bls.n	800655c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006556:	2303      	movs	r3, #3
 8006558:	73fb      	strb	r3, [r7, #15]
          break;
 800655a:	e005      	b.n	8006568 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800655c:	4b0a      	ldr	r3, [pc, #40]	@ (8006588 <RCCEx_PLLSAI2_Config+0x1d8>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006564:	2b00      	cmp	r3, #0
 8006566:	d0ef      	beq.n	8006548 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006568:	7bfb      	ldrb	r3, [r7, #15]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d106      	bne.n	800657c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800656e:	4b06      	ldr	r3, [pc, #24]	@ (8006588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006570:	695a      	ldr	r2, [r3, #20]
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	699b      	ldr	r3, [r3, #24]
 8006576:	4904      	ldr	r1, [pc, #16]	@ (8006588 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006578:	4313      	orrs	r3, r2
 800657a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800657c:	7bfb      	ldrb	r3, [r7, #15]
}
 800657e:	4618      	mov	r0, r3
 8006580:	3710      	adds	r7, #16
 8006582:	46bd      	mov	sp, r7
 8006584:	bd80      	pop	{r7, pc}
 8006586:	bf00      	nop
 8006588:	40021000 	.word	0x40021000
 800658c:	07ff800f 	.word	0x07ff800f
 8006590:	ff9f800f 	.word	0xff9f800f
 8006594:	f9ff800f 	.word	0xf9ff800f

08006598 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b082      	sub	sp, #8
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d101      	bne.n	80065aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80065a6:	2301      	movs	r3, #1
 80065a8:	e049      	b.n	800663e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065b0:	b2db      	uxtb	r3, r3
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d106      	bne.n	80065c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2200      	movs	r2, #0
 80065ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80065be:	6878      	ldr	r0, [r7, #4]
 80065c0:	f7fb fa58 	bl	8001a74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2202      	movs	r2, #2
 80065c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681a      	ldr	r2, [r3, #0]
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	3304      	adds	r3, #4
 80065d4:	4619      	mov	r1, r3
 80065d6:	4610      	mov	r0, r2
 80065d8:	f000 faa0 	bl	8006b1c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2201      	movs	r2, #1
 80065e0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2201      	movs	r2, #1
 80065e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2201      	movs	r2, #1
 80065f0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2201      	movs	r2, #1
 80065f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2201      	movs	r2, #1
 8006600:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2201      	movs	r2, #1
 8006608:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2201      	movs	r2, #1
 8006610:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2201      	movs	r2, #1
 8006618:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2201      	movs	r2, #1
 8006620:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2201      	movs	r2, #1
 8006628:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2201      	movs	r2, #1
 8006630:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2201      	movs	r2, #1
 8006638:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800663c:	2300      	movs	r3, #0
}
 800663e:	4618      	mov	r0, r3
 8006640:	3708      	adds	r7, #8
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}
	...

08006648 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006648:	b480      	push	{r7}
 800664a:	b085      	sub	sp, #20
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006656:	b2db      	uxtb	r3, r3
 8006658:	2b01      	cmp	r3, #1
 800665a:	d001      	beq.n	8006660 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800665c:	2301      	movs	r3, #1
 800665e:	e047      	b.n	80066f0 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2202      	movs	r2, #2
 8006664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a23      	ldr	r2, [pc, #140]	@ (80066fc <HAL_TIM_Base_Start+0xb4>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d01d      	beq.n	80066ae <HAL_TIM_Base_Start+0x66>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800667a:	d018      	beq.n	80066ae <HAL_TIM_Base_Start+0x66>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a1f      	ldr	r2, [pc, #124]	@ (8006700 <HAL_TIM_Base_Start+0xb8>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d013      	beq.n	80066ae <HAL_TIM_Base_Start+0x66>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a1e      	ldr	r2, [pc, #120]	@ (8006704 <HAL_TIM_Base_Start+0xbc>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d00e      	beq.n	80066ae <HAL_TIM_Base_Start+0x66>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4a1c      	ldr	r2, [pc, #112]	@ (8006708 <HAL_TIM_Base_Start+0xc0>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d009      	beq.n	80066ae <HAL_TIM_Base_Start+0x66>
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4a1b      	ldr	r2, [pc, #108]	@ (800670c <HAL_TIM_Base_Start+0xc4>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d004      	beq.n	80066ae <HAL_TIM_Base_Start+0x66>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4a19      	ldr	r2, [pc, #100]	@ (8006710 <HAL_TIM_Base_Start+0xc8>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d115      	bne.n	80066da <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	689a      	ldr	r2, [r3, #8]
 80066b4:	4b17      	ldr	r3, [pc, #92]	@ (8006714 <HAL_TIM_Base_Start+0xcc>)
 80066b6:	4013      	ands	r3, r2
 80066b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2b06      	cmp	r3, #6
 80066be:	d015      	beq.n	80066ec <HAL_TIM_Base_Start+0xa4>
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80066c6:	d011      	beq.n	80066ec <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	681a      	ldr	r2, [r3, #0]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f042 0201 	orr.w	r2, r2, #1
 80066d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066d8:	e008      	b.n	80066ec <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	681a      	ldr	r2, [r3, #0]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f042 0201 	orr.w	r2, r2, #1
 80066e8:	601a      	str	r2, [r3, #0]
 80066ea:	e000      	b.n	80066ee <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066ec:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80066ee:	2300      	movs	r3, #0
}
 80066f0:	4618      	mov	r0, r3
 80066f2:	3714      	adds	r7, #20
 80066f4:	46bd      	mov	sp, r7
 80066f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fa:	4770      	bx	lr
 80066fc:	40012c00 	.word	0x40012c00
 8006700:	40000400 	.word	0x40000400
 8006704:	40000800 	.word	0x40000800
 8006708:	40000c00 	.word	0x40000c00
 800670c:	40013400 	.word	0x40013400
 8006710:	40014000 	.word	0x40014000
 8006714:	00010007 	.word	0x00010007

08006718 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b084      	sub	sp, #16
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	68db      	ldr	r3, [r3, #12]
 8006726:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	691b      	ldr	r3, [r3, #16]
 800672e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006730:	68bb      	ldr	r3, [r7, #8]
 8006732:	f003 0302 	and.w	r3, r3, #2
 8006736:	2b00      	cmp	r3, #0
 8006738:	d020      	beq.n	800677c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	f003 0302 	and.w	r3, r3, #2
 8006740:	2b00      	cmp	r3, #0
 8006742:	d01b      	beq.n	800677c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	f06f 0202 	mvn.w	r2, #2
 800674c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2201      	movs	r2, #1
 8006752:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	699b      	ldr	r3, [r3, #24]
 800675a:	f003 0303 	and.w	r3, r3, #3
 800675e:	2b00      	cmp	r3, #0
 8006760:	d003      	beq.n	800676a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006762:	6878      	ldr	r0, [r7, #4]
 8006764:	f000 f9bc 	bl	8006ae0 <HAL_TIM_IC_CaptureCallback>
 8006768:	e005      	b.n	8006776 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f000 f9ae 	bl	8006acc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006770:	6878      	ldr	r0, [r7, #4]
 8006772:	f000 f9bf 	bl	8006af4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2200      	movs	r2, #0
 800677a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800677c:	68bb      	ldr	r3, [r7, #8]
 800677e:	f003 0304 	and.w	r3, r3, #4
 8006782:	2b00      	cmp	r3, #0
 8006784:	d020      	beq.n	80067c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	f003 0304 	and.w	r3, r3, #4
 800678c:	2b00      	cmp	r3, #0
 800678e:	d01b      	beq.n	80067c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f06f 0204 	mvn.w	r2, #4
 8006798:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2202      	movs	r2, #2
 800679e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	699b      	ldr	r3, [r3, #24]
 80067a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d003      	beq.n	80067b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067ae:	6878      	ldr	r0, [r7, #4]
 80067b0:	f000 f996 	bl	8006ae0 <HAL_TIM_IC_CaptureCallback>
 80067b4:	e005      	b.n	80067c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067b6:	6878      	ldr	r0, [r7, #4]
 80067b8:	f000 f988 	bl	8006acc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f000 f999 	bl	8006af4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2200      	movs	r2, #0
 80067c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	f003 0308 	and.w	r3, r3, #8
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d020      	beq.n	8006814 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	f003 0308 	and.w	r3, r3, #8
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d01b      	beq.n	8006814 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f06f 0208 	mvn.w	r2, #8
 80067e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2204      	movs	r2, #4
 80067ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	69db      	ldr	r3, [r3, #28]
 80067f2:	f003 0303 	and.w	r3, r3, #3
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d003      	beq.n	8006802 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067fa:	6878      	ldr	r0, [r7, #4]
 80067fc:	f000 f970 	bl	8006ae0 <HAL_TIM_IC_CaptureCallback>
 8006800:	e005      	b.n	800680e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f000 f962 	bl	8006acc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006808:	6878      	ldr	r0, [r7, #4]
 800680a:	f000 f973 	bl	8006af4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	2200      	movs	r2, #0
 8006812:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	f003 0310 	and.w	r3, r3, #16
 800681a:	2b00      	cmp	r3, #0
 800681c:	d020      	beq.n	8006860 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	f003 0310 	and.w	r3, r3, #16
 8006824:	2b00      	cmp	r3, #0
 8006826:	d01b      	beq.n	8006860 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f06f 0210 	mvn.w	r2, #16
 8006830:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2208      	movs	r2, #8
 8006836:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	69db      	ldr	r3, [r3, #28]
 800683e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006842:	2b00      	cmp	r3, #0
 8006844:	d003      	beq.n	800684e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006846:	6878      	ldr	r0, [r7, #4]
 8006848:	f000 f94a 	bl	8006ae0 <HAL_TIM_IC_CaptureCallback>
 800684c:	e005      	b.n	800685a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	f000 f93c 	bl	8006acc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	f000 f94d 	bl	8006af4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2200      	movs	r2, #0
 800685e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	f003 0301 	and.w	r3, r3, #1
 8006866:	2b00      	cmp	r3, #0
 8006868:	d00c      	beq.n	8006884 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	f003 0301 	and.w	r3, r3, #1
 8006870:	2b00      	cmp	r3, #0
 8006872:	d007      	beq.n	8006884 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f06f 0201 	mvn.w	r2, #1
 800687c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800687e:	6878      	ldr	r0, [r7, #4]
 8006880:	f000 f91a 	bl	8006ab8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800688a:	2b00      	cmp	r3, #0
 800688c:	d104      	bne.n	8006898 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800688e:	68bb      	ldr	r3, [r7, #8]
 8006890:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006894:	2b00      	cmp	r3, #0
 8006896:	d00c      	beq.n	80068b2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d007      	beq.n	80068b2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80068aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80068ac:	6878      	ldr	r0, [r7, #4]
 80068ae:	f000 fb07 	bl	8006ec0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d00c      	beq.n	80068d6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d007      	beq.n	80068d6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80068ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f000 faff 	bl	8006ed4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d00c      	beq.n	80068fa <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d007      	beq.n	80068fa <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80068f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80068f4:	6878      	ldr	r0, [r7, #4]
 80068f6:	f000 f907 	bl	8006b08 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80068fa:	68bb      	ldr	r3, [r7, #8]
 80068fc:	f003 0320 	and.w	r3, r3, #32
 8006900:	2b00      	cmp	r3, #0
 8006902:	d00c      	beq.n	800691e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	f003 0320 	and.w	r3, r3, #32
 800690a:	2b00      	cmp	r3, #0
 800690c:	d007      	beq.n	800691e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f06f 0220 	mvn.w	r2, #32
 8006916:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006918:	6878      	ldr	r0, [r7, #4]
 800691a:	f000 fac7 	bl	8006eac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800691e:	bf00      	nop
 8006920:	3710      	adds	r7, #16
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}

08006926 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006926:	b580      	push	{r7, lr}
 8006928:	b084      	sub	sp, #16
 800692a:	af00      	add	r7, sp, #0
 800692c:	6078      	str	r0, [r7, #4]
 800692e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006930:	2300      	movs	r3, #0
 8006932:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800693a:	2b01      	cmp	r3, #1
 800693c:	d101      	bne.n	8006942 <HAL_TIM_ConfigClockSource+0x1c>
 800693e:	2302      	movs	r3, #2
 8006940:	e0b6      	b.n	8006ab0 <HAL_TIM_ConfigClockSource+0x18a>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2201      	movs	r2, #1
 8006946:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2202      	movs	r2, #2
 800694e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	689b      	ldr	r3, [r3, #8]
 8006958:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006960:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006964:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800696c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	68ba      	ldr	r2, [r7, #8]
 8006974:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800697e:	d03e      	beq.n	80069fe <HAL_TIM_ConfigClockSource+0xd8>
 8006980:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006984:	f200 8087 	bhi.w	8006a96 <HAL_TIM_ConfigClockSource+0x170>
 8006988:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800698c:	f000 8086 	beq.w	8006a9c <HAL_TIM_ConfigClockSource+0x176>
 8006990:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006994:	d87f      	bhi.n	8006a96 <HAL_TIM_ConfigClockSource+0x170>
 8006996:	2b70      	cmp	r3, #112	@ 0x70
 8006998:	d01a      	beq.n	80069d0 <HAL_TIM_ConfigClockSource+0xaa>
 800699a:	2b70      	cmp	r3, #112	@ 0x70
 800699c:	d87b      	bhi.n	8006a96 <HAL_TIM_ConfigClockSource+0x170>
 800699e:	2b60      	cmp	r3, #96	@ 0x60
 80069a0:	d050      	beq.n	8006a44 <HAL_TIM_ConfigClockSource+0x11e>
 80069a2:	2b60      	cmp	r3, #96	@ 0x60
 80069a4:	d877      	bhi.n	8006a96 <HAL_TIM_ConfigClockSource+0x170>
 80069a6:	2b50      	cmp	r3, #80	@ 0x50
 80069a8:	d03c      	beq.n	8006a24 <HAL_TIM_ConfigClockSource+0xfe>
 80069aa:	2b50      	cmp	r3, #80	@ 0x50
 80069ac:	d873      	bhi.n	8006a96 <HAL_TIM_ConfigClockSource+0x170>
 80069ae:	2b40      	cmp	r3, #64	@ 0x40
 80069b0:	d058      	beq.n	8006a64 <HAL_TIM_ConfigClockSource+0x13e>
 80069b2:	2b40      	cmp	r3, #64	@ 0x40
 80069b4:	d86f      	bhi.n	8006a96 <HAL_TIM_ConfigClockSource+0x170>
 80069b6:	2b30      	cmp	r3, #48	@ 0x30
 80069b8:	d064      	beq.n	8006a84 <HAL_TIM_ConfigClockSource+0x15e>
 80069ba:	2b30      	cmp	r3, #48	@ 0x30
 80069bc:	d86b      	bhi.n	8006a96 <HAL_TIM_ConfigClockSource+0x170>
 80069be:	2b20      	cmp	r3, #32
 80069c0:	d060      	beq.n	8006a84 <HAL_TIM_ConfigClockSource+0x15e>
 80069c2:	2b20      	cmp	r3, #32
 80069c4:	d867      	bhi.n	8006a96 <HAL_TIM_ConfigClockSource+0x170>
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d05c      	beq.n	8006a84 <HAL_TIM_ConfigClockSource+0x15e>
 80069ca:	2b10      	cmp	r3, #16
 80069cc:	d05a      	beq.n	8006a84 <HAL_TIM_ConfigClockSource+0x15e>
 80069ce:	e062      	b.n	8006a96 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80069dc:	683b      	ldr	r3, [r7, #0]
 80069de:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80069e0:	f000 f9bc 	bl	8006d5c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	689b      	ldr	r3, [r3, #8]
 80069ea:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80069f2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	68ba      	ldr	r2, [r7, #8]
 80069fa:	609a      	str	r2, [r3, #8]
      break;
 80069fc:	e04f      	b.n	8006a9e <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a0e:	f000 f9a5 	bl	8006d5c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	689a      	ldr	r2, [r3, #8]
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006a20:	609a      	str	r2, [r3, #8]
      break;
 8006a22:	e03c      	b.n	8006a9e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a30:	461a      	mov	r2, r3
 8006a32:	f000 f919 	bl	8006c68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	2150      	movs	r1, #80	@ 0x50
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	f000 f972 	bl	8006d26 <TIM_ITRx_SetConfig>
      break;
 8006a42:	e02c      	b.n	8006a9e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a50:	461a      	mov	r2, r3
 8006a52:	f000 f938 	bl	8006cc6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	2160      	movs	r1, #96	@ 0x60
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	f000 f962 	bl	8006d26 <TIM_ITRx_SetConfig>
      break;
 8006a62:	e01c      	b.n	8006a9e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a70:	461a      	mov	r2, r3
 8006a72:	f000 f8f9 	bl	8006c68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	2140      	movs	r1, #64	@ 0x40
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	f000 f952 	bl	8006d26 <TIM_ITRx_SetConfig>
      break;
 8006a82:	e00c      	b.n	8006a9e <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681a      	ldr	r2, [r3, #0]
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4619      	mov	r1, r3
 8006a8e:	4610      	mov	r0, r2
 8006a90:	f000 f949 	bl	8006d26 <TIM_ITRx_SetConfig>
      break;
 8006a94:	e003      	b.n	8006a9e <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006a96:	2301      	movs	r3, #1
 8006a98:	73fb      	strb	r3, [r7, #15]
      break;
 8006a9a:	e000      	b.n	8006a9e <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006a9c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2201      	movs	r2, #1
 8006aa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006aae:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	3710      	adds	r7, #16
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	bd80      	pop	{r7, pc}

08006ab8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006ab8:	b480      	push	{r7}
 8006aba:	b083      	sub	sp, #12
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006ac0:	bf00      	nop
 8006ac2:	370c      	adds	r7, #12
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aca:	4770      	bx	lr

08006acc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006acc:	b480      	push	{r7}
 8006ace:	b083      	sub	sp, #12
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006ad4:	bf00      	nop
 8006ad6:	370c      	adds	r7, #12
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ade:	4770      	bx	lr

08006ae0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b083      	sub	sp, #12
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006ae8:	bf00      	nop
 8006aea:	370c      	adds	r7, #12
 8006aec:	46bd      	mov	sp, r7
 8006aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af2:	4770      	bx	lr

08006af4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b083      	sub	sp, #12
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006afc:	bf00      	nop
 8006afe:	370c      	adds	r7, #12
 8006b00:	46bd      	mov	sp, r7
 8006b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b06:	4770      	bx	lr

08006b08 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b08:	b480      	push	{r7}
 8006b0a:	b083      	sub	sp, #12
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b10:	bf00      	nop
 8006b12:	370c      	adds	r7, #12
 8006b14:	46bd      	mov	sp, r7
 8006b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1a:	4770      	bx	lr

08006b1c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b085      	sub	sp, #20
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
 8006b24:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	4a46      	ldr	r2, [pc, #280]	@ (8006c48 <TIM_Base_SetConfig+0x12c>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d013      	beq.n	8006b5c <TIM_Base_SetConfig+0x40>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b3a:	d00f      	beq.n	8006b5c <TIM_Base_SetConfig+0x40>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	4a43      	ldr	r2, [pc, #268]	@ (8006c4c <TIM_Base_SetConfig+0x130>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d00b      	beq.n	8006b5c <TIM_Base_SetConfig+0x40>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	4a42      	ldr	r2, [pc, #264]	@ (8006c50 <TIM_Base_SetConfig+0x134>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d007      	beq.n	8006b5c <TIM_Base_SetConfig+0x40>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	4a41      	ldr	r2, [pc, #260]	@ (8006c54 <TIM_Base_SetConfig+0x138>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d003      	beq.n	8006b5c <TIM_Base_SetConfig+0x40>
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	4a40      	ldr	r2, [pc, #256]	@ (8006c58 <TIM_Base_SetConfig+0x13c>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d108      	bne.n	8006b6e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	68fa      	ldr	r2, [r7, #12]
 8006b6a:	4313      	orrs	r3, r2
 8006b6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	4a35      	ldr	r2, [pc, #212]	@ (8006c48 <TIM_Base_SetConfig+0x12c>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d01f      	beq.n	8006bb6 <TIM_Base_SetConfig+0x9a>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b7c:	d01b      	beq.n	8006bb6 <TIM_Base_SetConfig+0x9a>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	4a32      	ldr	r2, [pc, #200]	@ (8006c4c <TIM_Base_SetConfig+0x130>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d017      	beq.n	8006bb6 <TIM_Base_SetConfig+0x9a>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	4a31      	ldr	r2, [pc, #196]	@ (8006c50 <TIM_Base_SetConfig+0x134>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d013      	beq.n	8006bb6 <TIM_Base_SetConfig+0x9a>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	4a30      	ldr	r2, [pc, #192]	@ (8006c54 <TIM_Base_SetConfig+0x138>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d00f      	beq.n	8006bb6 <TIM_Base_SetConfig+0x9a>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	4a2f      	ldr	r2, [pc, #188]	@ (8006c58 <TIM_Base_SetConfig+0x13c>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d00b      	beq.n	8006bb6 <TIM_Base_SetConfig+0x9a>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	4a2e      	ldr	r2, [pc, #184]	@ (8006c5c <TIM_Base_SetConfig+0x140>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d007      	beq.n	8006bb6 <TIM_Base_SetConfig+0x9a>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	4a2d      	ldr	r2, [pc, #180]	@ (8006c60 <TIM_Base_SetConfig+0x144>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d003      	beq.n	8006bb6 <TIM_Base_SetConfig+0x9a>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	4a2c      	ldr	r2, [pc, #176]	@ (8006c64 <TIM_Base_SetConfig+0x148>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d108      	bne.n	8006bc8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006bbe:	683b      	ldr	r3, [r7, #0]
 8006bc0:	68db      	ldr	r3, [r3, #12]
 8006bc2:	68fa      	ldr	r2, [r7, #12]
 8006bc4:	4313      	orrs	r3, r2
 8006bc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	695b      	ldr	r3, [r3, #20]
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	68fa      	ldr	r2, [r7, #12]
 8006bda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006bdc:	683b      	ldr	r3, [r7, #0]
 8006bde:	689a      	ldr	r2, [r3, #8]
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	681a      	ldr	r2, [r3, #0]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	4a16      	ldr	r2, [pc, #88]	@ (8006c48 <TIM_Base_SetConfig+0x12c>)
 8006bf0:	4293      	cmp	r3, r2
 8006bf2:	d00f      	beq.n	8006c14 <TIM_Base_SetConfig+0xf8>
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	4a18      	ldr	r2, [pc, #96]	@ (8006c58 <TIM_Base_SetConfig+0x13c>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d00b      	beq.n	8006c14 <TIM_Base_SetConfig+0xf8>
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	4a17      	ldr	r2, [pc, #92]	@ (8006c5c <TIM_Base_SetConfig+0x140>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d007      	beq.n	8006c14 <TIM_Base_SetConfig+0xf8>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	4a16      	ldr	r2, [pc, #88]	@ (8006c60 <TIM_Base_SetConfig+0x144>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d003      	beq.n	8006c14 <TIM_Base_SetConfig+0xf8>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	4a15      	ldr	r2, [pc, #84]	@ (8006c64 <TIM_Base_SetConfig+0x148>)
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d103      	bne.n	8006c1c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	691a      	ldr	r2, [r3, #16]
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	691b      	ldr	r3, [r3, #16]
 8006c26:	f003 0301 	and.w	r3, r3, #1
 8006c2a:	2b01      	cmp	r3, #1
 8006c2c:	d105      	bne.n	8006c3a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	691b      	ldr	r3, [r3, #16]
 8006c32:	f023 0201 	bic.w	r2, r3, #1
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	611a      	str	r2, [r3, #16]
  }
}
 8006c3a:	bf00      	nop
 8006c3c:	3714      	adds	r7, #20
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c44:	4770      	bx	lr
 8006c46:	bf00      	nop
 8006c48:	40012c00 	.word	0x40012c00
 8006c4c:	40000400 	.word	0x40000400
 8006c50:	40000800 	.word	0x40000800
 8006c54:	40000c00 	.word	0x40000c00
 8006c58:	40013400 	.word	0x40013400
 8006c5c:	40014000 	.word	0x40014000
 8006c60:	40014400 	.word	0x40014400
 8006c64:	40014800 	.word	0x40014800

08006c68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b087      	sub	sp, #28
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	60f8      	str	r0, [r7, #12]
 8006c70:	60b9      	str	r1, [r7, #8]
 8006c72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	6a1b      	ldr	r3, [r3, #32]
 8006c78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	6a1b      	ldr	r3, [r3, #32]
 8006c7e:	f023 0201 	bic.w	r2, r3, #1
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	699b      	ldr	r3, [r3, #24]
 8006c8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c8c:	693b      	ldr	r3, [r7, #16]
 8006c8e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006c92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	011b      	lsls	r3, r3, #4
 8006c98:	693a      	ldr	r2, [r7, #16]
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	f023 030a 	bic.w	r3, r3, #10
 8006ca4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006ca6:	697a      	ldr	r2, [r7, #20]
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	4313      	orrs	r3, r2
 8006cac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	693a      	ldr	r2, [r7, #16]
 8006cb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	697a      	ldr	r2, [r7, #20]
 8006cb8:	621a      	str	r2, [r3, #32]
}
 8006cba:	bf00      	nop
 8006cbc:	371c      	adds	r7, #28
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc4:	4770      	bx	lr

08006cc6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006cc6:	b480      	push	{r7}
 8006cc8:	b087      	sub	sp, #28
 8006cca:	af00      	add	r7, sp, #0
 8006ccc:	60f8      	str	r0, [r7, #12]
 8006cce:	60b9      	str	r1, [r7, #8]
 8006cd0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	6a1b      	ldr	r3, [r3, #32]
 8006cd6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	6a1b      	ldr	r3, [r3, #32]
 8006cdc:	f023 0210 	bic.w	r2, r3, #16
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	699b      	ldr	r3, [r3, #24]
 8006ce8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006cea:	693b      	ldr	r3, [r7, #16]
 8006cec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006cf0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	031b      	lsls	r3, r3, #12
 8006cf6:	693a      	ldr	r2, [r7, #16]
 8006cf8:	4313      	orrs	r3, r2
 8006cfa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006d02:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	011b      	lsls	r3, r3, #4
 8006d08:	697a      	ldr	r2, [r7, #20]
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	693a      	ldr	r2, [r7, #16]
 8006d12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	697a      	ldr	r2, [r7, #20]
 8006d18:	621a      	str	r2, [r3, #32]
}
 8006d1a:	bf00      	nop
 8006d1c:	371c      	adds	r7, #28
 8006d1e:	46bd      	mov	sp, r7
 8006d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d24:	4770      	bx	lr

08006d26 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006d26:	b480      	push	{r7}
 8006d28:	b085      	sub	sp, #20
 8006d2a:	af00      	add	r7, sp, #0
 8006d2c:	6078      	str	r0, [r7, #4]
 8006d2e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	689b      	ldr	r3, [r3, #8]
 8006d34:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d3c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d3e:	683a      	ldr	r2, [r7, #0]
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	4313      	orrs	r3, r2
 8006d44:	f043 0307 	orr.w	r3, r3, #7
 8006d48:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	68fa      	ldr	r2, [r7, #12]
 8006d4e:	609a      	str	r2, [r3, #8]
}
 8006d50:	bf00      	nop
 8006d52:	3714      	adds	r7, #20
 8006d54:	46bd      	mov	sp, r7
 8006d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5a:	4770      	bx	lr

08006d5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006d5c:	b480      	push	{r7}
 8006d5e:	b087      	sub	sp, #28
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	60f8      	str	r0, [r7, #12]
 8006d64:	60b9      	str	r1, [r7, #8]
 8006d66:	607a      	str	r2, [r7, #4]
 8006d68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	689b      	ldr	r3, [r3, #8]
 8006d6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d70:	697b      	ldr	r3, [r7, #20]
 8006d72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006d76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	021a      	lsls	r2, r3, #8
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	431a      	orrs	r2, r3
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	4313      	orrs	r3, r2
 8006d84:	697a      	ldr	r2, [r7, #20]
 8006d86:	4313      	orrs	r3, r2
 8006d88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	697a      	ldr	r2, [r7, #20]
 8006d8e:	609a      	str	r2, [r3, #8]
}
 8006d90:	bf00      	nop
 8006d92:	371c      	adds	r7, #28
 8006d94:	46bd      	mov	sp, r7
 8006d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9a:	4770      	bx	lr

08006d9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b085      	sub	sp, #20
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
 8006da4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006dac:	2b01      	cmp	r3, #1
 8006dae:	d101      	bne.n	8006db4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006db0:	2302      	movs	r3, #2
 8006db2:	e068      	b.n	8006e86 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2201      	movs	r2, #1
 8006db8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2202      	movs	r2, #2
 8006dc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	685b      	ldr	r3, [r3, #4]
 8006dca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	689b      	ldr	r3, [r3, #8]
 8006dd2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4a2e      	ldr	r2, [pc, #184]	@ (8006e94 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d004      	beq.n	8006de8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4a2d      	ldr	r2, [pc, #180]	@ (8006e98 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d108      	bne.n	8006dfa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006dee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	68fa      	ldr	r2, [r7, #12]
 8006df6:	4313      	orrs	r3, r2
 8006df8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e00:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	68fa      	ldr	r2, [r7, #12]
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	68fa      	ldr	r2, [r7, #12]
 8006e12:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a1e      	ldr	r2, [pc, #120]	@ (8006e94 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d01d      	beq.n	8006e5a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e26:	d018      	beq.n	8006e5a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a1b      	ldr	r2, [pc, #108]	@ (8006e9c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006e2e:	4293      	cmp	r3, r2
 8006e30:	d013      	beq.n	8006e5a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	4a1a      	ldr	r2, [pc, #104]	@ (8006ea0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006e38:	4293      	cmp	r3, r2
 8006e3a:	d00e      	beq.n	8006e5a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	4a18      	ldr	r2, [pc, #96]	@ (8006ea4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d009      	beq.n	8006e5a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4a13      	ldr	r2, [pc, #76]	@ (8006e98 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d004      	beq.n	8006e5a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	4a14      	ldr	r2, [pc, #80]	@ (8006ea8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d10c      	bne.n	8006e74 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006e5a:	68bb      	ldr	r3, [r7, #8]
 8006e5c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e60:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	689b      	ldr	r3, [r3, #8]
 8006e66:	68ba      	ldr	r2, [r7, #8]
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	68ba      	ldr	r2, [r7, #8]
 8006e72:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2201      	movs	r2, #1
 8006e78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006e84:	2300      	movs	r3, #0
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	3714      	adds	r7, #20
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e90:	4770      	bx	lr
 8006e92:	bf00      	nop
 8006e94:	40012c00 	.word	0x40012c00
 8006e98:	40013400 	.word	0x40013400
 8006e9c:	40000400 	.word	0x40000400
 8006ea0:	40000800 	.word	0x40000800
 8006ea4:	40000c00 	.word	0x40000c00
 8006ea8:	40014000 	.word	0x40014000

08006eac <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006eac:	b480      	push	{r7}
 8006eae:	b083      	sub	sp, #12
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006eb4:	bf00      	nop
 8006eb6:	370c      	adds	r7, #12
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebe:	4770      	bx	lr

08006ec0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006ec0:	b480      	push	{r7}
 8006ec2:	b083      	sub	sp, #12
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006ec8:	bf00      	nop
 8006eca:	370c      	adds	r7, #12
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed2:	4770      	bx	lr

08006ed4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b083      	sub	sp, #12
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006edc:	bf00      	nop
 8006ede:	370c      	adds	r7, #12
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee6:	4770      	bx	lr

08006ee8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b082      	sub	sp, #8
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d101      	bne.n	8006efa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	e042      	b.n	8006f80 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d106      	bne.n	8006f12 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2200      	movs	r2, #0
 8006f08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006f0c:	6878      	ldr	r0, [r7, #4]
 8006f0e:	f7fa fdd5 	bl	8001abc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2224      	movs	r2, #36	@ 0x24
 8006f16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	681a      	ldr	r2, [r3, #0]
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f022 0201 	bic.w	r2, r2, #1
 8006f28:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d002      	beq.n	8006f38 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006f32:	6878      	ldr	r0, [r7, #4]
 8006f34:	f000 fbb2 	bl	800769c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006f38:	6878      	ldr	r0, [r7, #4]
 8006f3a:	f000 f8b3 	bl	80070a4 <UART_SetConfig>
 8006f3e:	4603      	mov	r3, r0
 8006f40:	2b01      	cmp	r3, #1
 8006f42:	d101      	bne.n	8006f48 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006f44:	2301      	movs	r3, #1
 8006f46:	e01b      	b.n	8006f80 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	685a      	ldr	r2, [r3, #4]
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006f56:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	689a      	ldr	r2, [r3, #8]
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006f66:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f042 0201 	orr.w	r2, r2, #1
 8006f76:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006f78:	6878      	ldr	r0, [r7, #4]
 8006f7a:	f000 fc31 	bl	80077e0 <UART_CheckIdleState>
 8006f7e:	4603      	mov	r3, r0
}
 8006f80:	4618      	mov	r0, r3
 8006f82:	3708      	adds	r7, #8
 8006f84:	46bd      	mov	sp, r7
 8006f86:	bd80      	pop	{r7, pc}

08006f88 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b08a      	sub	sp, #40	@ 0x28
 8006f8c:	af02      	add	r7, sp, #8
 8006f8e:	60f8      	str	r0, [r7, #12]
 8006f90:	60b9      	str	r1, [r7, #8]
 8006f92:	603b      	str	r3, [r7, #0]
 8006f94:	4613      	mov	r3, r2
 8006f96:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f9e:	2b20      	cmp	r3, #32
 8006fa0:	d17b      	bne.n	800709a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d002      	beq.n	8006fae <HAL_UART_Transmit+0x26>
 8006fa8:	88fb      	ldrh	r3, [r7, #6]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d101      	bne.n	8006fb2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006fae:	2301      	movs	r3, #1
 8006fb0:	e074      	b.n	800709c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2221      	movs	r2, #33	@ 0x21
 8006fbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006fc2:	f7fa ffaf 	bl	8001f24 <HAL_GetTick>
 8006fc6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	88fa      	ldrh	r2, [r7, #6]
 8006fcc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	88fa      	ldrh	r2, [r7, #6]
 8006fd4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	689b      	ldr	r3, [r3, #8]
 8006fdc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006fe0:	d108      	bne.n	8006ff4 <HAL_UART_Transmit+0x6c>
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	691b      	ldr	r3, [r3, #16]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d104      	bne.n	8006ff4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006fea:	2300      	movs	r3, #0
 8006fec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	61bb      	str	r3, [r7, #24]
 8006ff2:	e003      	b.n	8006ffc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006ffc:	e030      	b.n	8007060 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	9300      	str	r3, [sp, #0]
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	2200      	movs	r2, #0
 8007006:	2180      	movs	r1, #128	@ 0x80
 8007008:	68f8      	ldr	r0, [r7, #12]
 800700a:	f000 fc93 	bl	8007934 <UART_WaitOnFlagUntilTimeout>
 800700e:	4603      	mov	r3, r0
 8007010:	2b00      	cmp	r3, #0
 8007012:	d005      	beq.n	8007020 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	2220      	movs	r2, #32
 8007018:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800701c:	2303      	movs	r3, #3
 800701e:	e03d      	b.n	800709c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007020:	69fb      	ldr	r3, [r7, #28]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d10b      	bne.n	800703e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007026:	69bb      	ldr	r3, [r7, #24]
 8007028:	881a      	ldrh	r2, [r3, #0]
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007032:	b292      	uxth	r2, r2
 8007034:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007036:	69bb      	ldr	r3, [r7, #24]
 8007038:	3302      	adds	r3, #2
 800703a:	61bb      	str	r3, [r7, #24]
 800703c:	e007      	b.n	800704e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800703e:	69fb      	ldr	r3, [r7, #28]
 8007040:	781a      	ldrb	r2, [r3, #0]
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007048:	69fb      	ldr	r3, [r7, #28]
 800704a:	3301      	adds	r3, #1
 800704c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007054:	b29b      	uxth	r3, r3
 8007056:	3b01      	subs	r3, #1
 8007058:	b29a      	uxth	r2, r3
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007066:	b29b      	uxth	r3, r3
 8007068:	2b00      	cmp	r3, #0
 800706a:	d1c8      	bne.n	8006ffe <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	9300      	str	r3, [sp, #0]
 8007070:	697b      	ldr	r3, [r7, #20]
 8007072:	2200      	movs	r2, #0
 8007074:	2140      	movs	r1, #64	@ 0x40
 8007076:	68f8      	ldr	r0, [r7, #12]
 8007078:	f000 fc5c 	bl	8007934 <UART_WaitOnFlagUntilTimeout>
 800707c:	4603      	mov	r3, r0
 800707e:	2b00      	cmp	r3, #0
 8007080:	d005      	beq.n	800708e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	2220      	movs	r2, #32
 8007086:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800708a:	2303      	movs	r3, #3
 800708c:	e006      	b.n	800709c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	2220      	movs	r2, #32
 8007092:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007096:	2300      	movs	r3, #0
 8007098:	e000      	b.n	800709c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800709a:	2302      	movs	r3, #2
  }
}
 800709c:	4618      	mov	r0, r3
 800709e:	3720      	adds	r7, #32
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bd80      	pop	{r7, pc}

080070a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80070a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80070a8:	b08c      	sub	sp, #48	@ 0x30
 80070aa:	af00      	add	r7, sp, #0
 80070ac:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80070ae:	2300      	movs	r3, #0
 80070b0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80070b4:	697b      	ldr	r3, [r7, #20]
 80070b6:	689a      	ldr	r2, [r3, #8]
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	691b      	ldr	r3, [r3, #16]
 80070bc:	431a      	orrs	r2, r3
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	695b      	ldr	r3, [r3, #20]
 80070c2:	431a      	orrs	r2, r3
 80070c4:	697b      	ldr	r3, [r7, #20]
 80070c6:	69db      	ldr	r3, [r3, #28]
 80070c8:	4313      	orrs	r3, r2
 80070ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80070cc:	697b      	ldr	r3, [r7, #20]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	681a      	ldr	r2, [r3, #0]
 80070d2:	4baa      	ldr	r3, [pc, #680]	@ (800737c <UART_SetConfig+0x2d8>)
 80070d4:	4013      	ands	r3, r2
 80070d6:	697a      	ldr	r2, [r7, #20]
 80070d8:	6812      	ldr	r2, [r2, #0]
 80070da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80070dc:	430b      	orrs	r3, r1
 80070de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80070e0:	697b      	ldr	r3, [r7, #20]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	685b      	ldr	r3, [r3, #4]
 80070e6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80070ea:	697b      	ldr	r3, [r7, #20]
 80070ec:	68da      	ldr	r2, [r3, #12]
 80070ee:	697b      	ldr	r3, [r7, #20]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	430a      	orrs	r2, r1
 80070f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80070f6:	697b      	ldr	r3, [r7, #20]
 80070f8:	699b      	ldr	r3, [r3, #24]
 80070fa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	4a9f      	ldr	r2, [pc, #636]	@ (8007380 <UART_SetConfig+0x2dc>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d004      	beq.n	8007110 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007106:	697b      	ldr	r3, [r7, #20]
 8007108:	6a1b      	ldr	r3, [r3, #32]
 800710a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800710c:	4313      	orrs	r3, r2
 800710e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	689b      	ldr	r3, [r3, #8]
 8007116:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800711a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800711e:	697a      	ldr	r2, [r7, #20]
 8007120:	6812      	ldr	r2, [r2, #0]
 8007122:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007124:	430b      	orrs	r3, r1
 8007126:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800712e:	f023 010f 	bic.w	r1, r3, #15
 8007132:	697b      	ldr	r3, [r7, #20]
 8007134:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	430a      	orrs	r2, r1
 800713c:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800713e:	697b      	ldr	r3, [r7, #20]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4a90      	ldr	r2, [pc, #576]	@ (8007384 <UART_SetConfig+0x2e0>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d125      	bne.n	8007194 <UART_SetConfig+0xf0>
 8007148:	4b8f      	ldr	r3, [pc, #572]	@ (8007388 <UART_SetConfig+0x2e4>)
 800714a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800714e:	f003 0303 	and.w	r3, r3, #3
 8007152:	2b03      	cmp	r3, #3
 8007154:	d81a      	bhi.n	800718c <UART_SetConfig+0xe8>
 8007156:	a201      	add	r2, pc, #4	@ (adr r2, 800715c <UART_SetConfig+0xb8>)
 8007158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800715c:	0800716d 	.word	0x0800716d
 8007160:	0800717d 	.word	0x0800717d
 8007164:	08007175 	.word	0x08007175
 8007168:	08007185 	.word	0x08007185
 800716c:	2301      	movs	r3, #1
 800716e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007172:	e116      	b.n	80073a2 <UART_SetConfig+0x2fe>
 8007174:	2302      	movs	r3, #2
 8007176:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800717a:	e112      	b.n	80073a2 <UART_SetConfig+0x2fe>
 800717c:	2304      	movs	r3, #4
 800717e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007182:	e10e      	b.n	80073a2 <UART_SetConfig+0x2fe>
 8007184:	2308      	movs	r3, #8
 8007186:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800718a:	e10a      	b.n	80073a2 <UART_SetConfig+0x2fe>
 800718c:	2310      	movs	r3, #16
 800718e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007192:	e106      	b.n	80073a2 <UART_SetConfig+0x2fe>
 8007194:	697b      	ldr	r3, [r7, #20]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a7c      	ldr	r2, [pc, #496]	@ (800738c <UART_SetConfig+0x2e8>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d138      	bne.n	8007210 <UART_SetConfig+0x16c>
 800719e:	4b7a      	ldr	r3, [pc, #488]	@ (8007388 <UART_SetConfig+0x2e4>)
 80071a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071a4:	f003 030c 	and.w	r3, r3, #12
 80071a8:	2b0c      	cmp	r3, #12
 80071aa:	d82d      	bhi.n	8007208 <UART_SetConfig+0x164>
 80071ac:	a201      	add	r2, pc, #4	@ (adr r2, 80071b4 <UART_SetConfig+0x110>)
 80071ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071b2:	bf00      	nop
 80071b4:	080071e9 	.word	0x080071e9
 80071b8:	08007209 	.word	0x08007209
 80071bc:	08007209 	.word	0x08007209
 80071c0:	08007209 	.word	0x08007209
 80071c4:	080071f9 	.word	0x080071f9
 80071c8:	08007209 	.word	0x08007209
 80071cc:	08007209 	.word	0x08007209
 80071d0:	08007209 	.word	0x08007209
 80071d4:	080071f1 	.word	0x080071f1
 80071d8:	08007209 	.word	0x08007209
 80071dc:	08007209 	.word	0x08007209
 80071e0:	08007209 	.word	0x08007209
 80071e4:	08007201 	.word	0x08007201
 80071e8:	2300      	movs	r3, #0
 80071ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071ee:	e0d8      	b.n	80073a2 <UART_SetConfig+0x2fe>
 80071f0:	2302      	movs	r3, #2
 80071f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071f6:	e0d4      	b.n	80073a2 <UART_SetConfig+0x2fe>
 80071f8:	2304      	movs	r3, #4
 80071fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80071fe:	e0d0      	b.n	80073a2 <UART_SetConfig+0x2fe>
 8007200:	2308      	movs	r3, #8
 8007202:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007206:	e0cc      	b.n	80073a2 <UART_SetConfig+0x2fe>
 8007208:	2310      	movs	r3, #16
 800720a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800720e:	e0c8      	b.n	80073a2 <UART_SetConfig+0x2fe>
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	4a5e      	ldr	r2, [pc, #376]	@ (8007390 <UART_SetConfig+0x2ec>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d125      	bne.n	8007266 <UART_SetConfig+0x1c2>
 800721a:	4b5b      	ldr	r3, [pc, #364]	@ (8007388 <UART_SetConfig+0x2e4>)
 800721c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007220:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007224:	2b30      	cmp	r3, #48	@ 0x30
 8007226:	d016      	beq.n	8007256 <UART_SetConfig+0x1b2>
 8007228:	2b30      	cmp	r3, #48	@ 0x30
 800722a:	d818      	bhi.n	800725e <UART_SetConfig+0x1ba>
 800722c:	2b20      	cmp	r3, #32
 800722e:	d00a      	beq.n	8007246 <UART_SetConfig+0x1a2>
 8007230:	2b20      	cmp	r3, #32
 8007232:	d814      	bhi.n	800725e <UART_SetConfig+0x1ba>
 8007234:	2b00      	cmp	r3, #0
 8007236:	d002      	beq.n	800723e <UART_SetConfig+0x19a>
 8007238:	2b10      	cmp	r3, #16
 800723a:	d008      	beq.n	800724e <UART_SetConfig+0x1aa>
 800723c:	e00f      	b.n	800725e <UART_SetConfig+0x1ba>
 800723e:	2300      	movs	r3, #0
 8007240:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007244:	e0ad      	b.n	80073a2 <UART_SetConfig+0x2fe>
 8007246:	2302      	movs	r3, #2
 8007248:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800724c:	e0a9      	b.n	80073a2 <UART_SetConfig+0x2fe>
 800724e:	2304      	movs	r3, #4
 8007250:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007254:	e0a5      	b.n	80073a2 <UART_SetConfig+0x2fe>
 8007256:	2308      	movs	r3, #8
 8007258:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800725c:	e0a1      	b.n	80073a2 <UART_SetConfig+0x2fe>
 800725e:	2310      	movs	r3, #16
 8007260:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007264:	e09d      	b.n	80073a2 <UART_SetConfig+0x2fe>
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4a4a      	ldr	r2, [pc, #296]	@ (8007394 <UART_SetConfig+0x2f0>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d125      	bne.n	80072bc <UART_SetConfig+0x218>
 8007270:	4b45      	ldr	r3, [pc, #276]	@ (8007388 <UART_SetConfig+0x2e4>)
 8007272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007276:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800727a:	2bc0      	cmp	r3, #192	@ 0xc0
 800727c:	d016      	beq.n	80072ac <UART_SetConfig+0x208>
 800727e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007280:	d818      	bhi.n	80072b4 <UART_SetConfig+0x210>
 8007282:	2b80      	cmp	r3, #128	@ 0x80
 8007284:	d00a      	beq.n	800729c <UART_SetConfig+0x1f8>
 8007286:	2b80      	cmp	r3, #128	@ 0x80
 8007288:	d814      	bhi.n	80072b4 <UART_SetConfig+0x210>
 800728a:	2b00      	cmp	r3, #0
 800728c:	d002      	beq.n	8007294 <UART_SetConfig+0x1f0>
 800728e:	2b40      	cmp	r3, #64	@ 0x40
 8007290:	d008      	beq.n	80072a4 <UART_SetConfig+0x200>
 8007292:	e00f      	b.n	80072b4 <UART_SetConfig+0x210>
 8007294:	2300      	movs	r3, #0
 8007296:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800729a:	e082      	b.n	80073a2 <UART_SetConfig+0x2fe>
 800729c:	2302      	movs	r3, #2
 800729e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072a2:	e07e      	b.n	80073a2 <UART_SetConfig+0x2fe>
 80072a4:	2304      	movs	r3, #4
 80072a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072aa:	e07a      	b.n	80073a2 <UART_SetConfig+0x2fe>
 80072ac:	2308      	movs	r3, #8
 80072ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072b2:	e076      	b.n	80073a2 <UART_SetConfig+0x2fe>
 80072b4:	2310      	movs	r3, #16
 80072b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072ba:	e072      	b.n	80073a2 <UART_SetConfig+0x2fe>
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4a35      	ldr	r2, [pc, #212]	@ (8007398 <UART_SetConfig+0x2f4>)
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d12a      	bne.n	800731c <UART_SetConfig+0x278>
 80072c6:	4b30      	ldr	r3, [pc, #192]	@ (8007388 <UART_SetConfig+0x2e4>)
 80072c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072cc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80072d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80072d4:	d01a      	beq.n	800730c <UART_SetConfig+0x268>
 80072d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80072da:	d81b      	bhi.n	8007314 <UART_SetConfig+0x270>
 80072dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072e0:	d00c      	beq.n	80072fc <UART_SetConfig+0x258>
 80072e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80072e6:	d815      	bhi.n	8007314 <UART_SetConfig+0x270>
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d003      	beq.n	80072f4 <UART_SetConfig+0x250>
 80072ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072f0:	d008      	beq.n	8007304 <UART_SetConfig+0x260>
 80072f2:	e00f      	b.n	8007314 <UART_SetConfig+0x270>
 80072f4:	2300      	movs	r3, #0
 80072f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80072fa:	e052      	b.n	80073a2 <UART_SetConfig+0x2fe>
 80072fc:	2302      	movs	r3, #2
 80072fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007302:	e04e      	b.n	80073a2 <UART_SetConfig+0x2fe>
 8007304:	2304      	movs	r3, #4
 8007306:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800730a:	e04a      	b.n	80073a2 <UART_SetConfig+0x2fe>
 800730c:	2308      	movs	r3, #8
 800730e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007312:	e046      	b.n	80073a2 <UART_SetConfig+0x2fe>
 8007314:	2310      	movs	r3, #16
 8007316:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800731a:	e042      	b.n	80073a2 <UART_SetConfig+0x2fe>
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a17      	ldr	r2, [pc, #92]	@ (8007380 <UART_SetConfig+0x2dc>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d13a      	bne.n	800739c <UART_SetConfig+0x2f8>
 8007326:	4b18      	ldr	r3, [pc, #96]	@ (8007388 <UART_SetConfig+0x2e4>)
 8007328:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800732c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007330:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007334:	d01a      	beq.n	800736c <UART_SetConfig+0x2c8>
 8007336:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800733a:	d81b      	bhi.n	8007374 <UART_SetConfig+0x2d0>
 800733c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007340:	d00c      	beq.n	800735c <UART_SetConfig+0x2b8>
 8007342:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007346:	d815      	bhi.n	8007374 <UART_SetConfig+0x2d0>
 8007348:	2b00      	cmp	r3, #0
 800734a:	d003      	beq.n	8007354 <UART_SetConfig+0x2b0>
 800734c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007350:	d008      	beq.n	8007364 <UART_SetConfig+0x2c0>
 8007352:	e00f      	b.n	8007374 <UART_SetConfig+0x2d0>
 8007354:	2300      	movs	r3, #0
 8007356:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800735a:	e022      	b.n	80073a2 <UART_SetConfig+0x2fe>
 800735c:	2302      	movs	r3, #2
 800735e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007362:	e01e      	b.n	80073a2 <UART_SetConfig+0x2fe>
 8007364:	2304      	movs	r3, #4
 8007366:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800736a:	e01a      	b.n	80073a2 <UART_SetConfig+0x2fe>
 800736c:	2308      	movs	r3, #8
 800736e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007372:	e016      	b.n	80073a2 <UART_SetConfig+0x2fe>
 8007374:	2310      	movs	r3, #16
 8007376:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800737a:	e012      	b.n	80073a2 <UART_SetConfig+0x2fe>
 800737c:	cfff69f3 	.word	0xcfff69f3
 8007380:	40008000 	.word	0x40008000
 8007384:	40013800 	.word	0x40013800
 8007388:	40021000 	.word	0x40021000
 800738c:	40004400 	.word	0x40004400
 8007390:	40004800 	.word	0x40004800
 8007394:	40004c00 	.word	0x40004c00
 8007398:	40005000 	.word	0x40005000
 800739c:	2310      	movs	r3, #16
 800739e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	4aae      	ldr	r2, [pc, #696]	@ (8007660 <UART_SetConfig+0x5bc>)
 80073a8:	4293      	cmp	r3, r2
 80073aa:	f040 8097 	bne.w	80074dc <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80073ae:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80073b2:	2b08      	cmp	r3, #8
 80073b4:	d823      	bhi.n	80073fe <UART_SetConfig+0x35a>
 80073b6:	a201      	add	r2, pc, #4	@ (adr r2, 80073bc <UART_SetConfig+0x318>)
 80073b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073bc:	080073e1 	.word	0x080073e1
 80073c0:	080073ff 	.word	0x080073ff
 80073c4:	080073e9 	.word	0x080073e9
 80073c8:	080073ff 	.word	0x080073ff
 80073cc:	080073ef 	.word	0x080073ef
 80073d0:	080073ff 	.word	0x080073ff
 80073d4:	080073ff 	.word	0x080073ff
 80073d8:	080073ff 	.word	0x080073ff
 80073dc:	080073f7 	.word	0x080073f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073e0:	f7fe fad6 	bl	8005990 <HAL_RCC_GetPCLK1Freq>
 80073e4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80073e6:	e010      	b.n	800740a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073e8:	4b9e      	ldr	r3, [pc, #632]	@ (8007664 <UART_SetConfig+0x5c0>)
 80073ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80073ec:	e00d      	b.n	800740a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073ee:	f7fe fa37 	bl	8005860 <HAL_RCC_GetSysClockFreq>
 80073f2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80073f4:	e009      	b.n	800740a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80073fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80073fc:	e005      	b.n	800740a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80073fe:	2300      	movs	r3, #0
 8007400:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007402:	2301      	movs	r3, #1
 8007404:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007408:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800740a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800740c:	2b00      	cmp	r3, #0
 800740e:	f000 8130 	beq.w	8007672 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007412:	697b      	ldr	r3, [r7, #20]
 8007414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007416:	4a94      	ldr	r2, [pc, #592]	@ (8007668 <UART_SetConfig+0x5c4>)
 8007418:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800741c:	461a      	mov	r2, r3
 800741e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007420:	fbb3 f3f2 	udiv	r3, r3, r2
 8007424:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007426:	697b      	ldr	r3, [r7, #20]
 8007428:	685a      	ldr	r2, [r3, #4]
 800742a:	4613      	mov	r3, r2
 800742c:	005b      	lsls	r3, r3, #1
 800742e:	4413      	add	r3, r2
 8007430:	69ba      	ldr	r2, [r7, #24]
 8007432:	429a      	cmp	r2, r3
 8007434:	d305      	bcc.n	8007442 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007436:	697b      	ldr	r3, [r7, #20]
 8007438:	685b      	ldr	r3, [r3, #4]
 800743a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800743c:	69ba      	ldr	r2, [r7, #24]
 800743e:	429a      	cmp	r2, r3
 8007440:	d903      	bls.n	800744a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007442:	2301      	movs	r3, #1
 8007444:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007448:	e113      	b.n	8007672 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800744a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800744c:	2200      	movs	r2, #0
 800744e:	60bb      	str	r3, [r7, #8]
 8007450:	60fa      	str	r2, [r7, #12]
 8007452:	697b      	ldr	r3, [r7, #20]
 8007454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007456:	4a84      	ldr	r2, [pc, #528]	@ (8007668 <UART_SetConfig+0x5c4>)
 8007458:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800745c:	b29b      	uxth	r3, r3
 800745e:	2200      	movs	r2, #0
 8007460:	603b      	str	r3, [r7, #0]
 8007462:	607a      	str	r2, [r7, #4]
 8007464:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007468:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800746c:	f7f9 fbb4 	bl	8000bd8 <__aeabi_uldivmod>
 8007470:	4602      	mov	r2, r0
 8007472:	460b      	mov	r3, r1
 8007474:	4610      	mov	r0, r2
 8007476:	4619      	mov	r1, r3
 8007478:	f04f 0200 	mov.w	r2, #0
 800747c:	f04f 0300 	mov.w	r3, #0
 8007480:	020b      	lsls	r3, r1, #8
 8007482:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007486:	0202      	lsls	r2, r0, #8
 8007488:	6979      	ldr	r1, [r7, #20]
 800748a:	6849      	ldr	r1, [r1, #4]
 800748c:	0849      	lsrs	r1, r1, #1
 800748e:	2000      	movs	r0, #0
 8007490:	460c      	mov	r4, r1
 8007492:	4605      	mov	r5, r0
 8007494:	eb12 0804 	adds.w	r8, r2, r4
 8007498:	eb43 0905 	adc.w	r9, r3, r5
 800749c:	697b      	ldr	r3, [r7, #20]
 800749e:	685b      	ldr	r3, [r3, #4]
 80074a0:	2200      	movs	r2, #0
 80074a2:	469a      	mov	sl, r3
 80074a4:	4693      	mov	fp, r2
 80074a6:	4652      	mov	r2, sl
 80074a8:	465b      	mov	r3, fp
 80074aa:	4640      	mov	r0, r8
 80074ac:	4649      	mov	r1, r9
 80074ae:	f7f9 fb93 	bl	8000bd8 <__aeabi_uldivmod>
 80074b2:	4602      	mov	r2, r0
 80074b4:	460b      	mov	r3, r1
 80074b6:	4613      	mov	r3, r2
 80074b8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80074ba:	6a3b      	ldr	r3, [r7, #32]
 80074bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074c0:	d308      	bcc.n	80074d4 <UART_SetConfig+0x430>
 80074c2:	6a3b      	ldr	r3, [r7, #32]
 80074c4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80074c8:	d204      	bcs.n	80074d4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80074ca:	697b      	ldr	r3, [r7, #20]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	6a3a      	ldr	r2, [r7, #32]
 80074d0:	60da      	str	r2, [r3, #12]
 80074d2:	e0ce      	b.n	8007672 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80074d4:	2301      	movs	r3, #1
 80074d6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80074da:	e0ca      	b.n	8007672 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	69db      	ldr	r3, [r3, #28]
 80074e0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074e4:	d166      	bne.n	80075b4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80074e6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80074ea:	2b08      	cmp	r3, #8
 80074ec:	d827      	bhi.n	800753e <UART_SetConfig+0x49a>
 80074ee:	a201      	add	r2, pc, #4	@ (adr r2, 80074f4 <UART_SetConfig+0x450>)
 80074f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074f4:	08007519 	.word	0x08007519
 80074f8:	08007521 	.word	0x08007521
 80074fc:	08007529 	.word	0x08007529
 8007500:	0800753f 	.word	0x0800753f
 8007504:	0800752f 	.word	0x0800752f
 8007508:	0800753f 	.word	0x0800753f
 800750c:	0800753f 	.word	0x0800753f
 8007510:	0800753f 	.word	0x0800753f
 8007514:	08007537 	.word	0x08007537
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007518:	f7fe fa3a 	bl	8005990 <HAL_RCC_GetPCLK1Freq>
 800751c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800751e:	e014      	b.n	800754a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007520:	f7fe fa4c 	bl	80059bc <HAL_RCC_GetPCLK2Freq>
 8007524:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007526:	e010      	b.n	800754a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007528:	4b4e      	ldr	r3, [pc, #312]	@ (8007664 <UART_SetConfig+0x5c0>)
 800752a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800752c:	e00d      	b.n	800754a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800752e:	f7fe f997 	bl	8005860 <HAL_RCC_GetSysClockFreq>
 8007532:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007534:	e009      	b.n	800754a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007536:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800753a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800753c:	e005      	b.n	800754a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800753e:	2300      	movs	r3, #0
 8007540:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007542:	2301      	movs	r3, #1
 8007544:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007548:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800754a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800754c:	2b00      	cmp	r3, #0
 800754e:	f000 8090 	beq.w	8007672 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007552:	697b      	ldr	r3, [r7, #20]
 8007554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007556:	4a44      	ldr	r2, [pc, #272]	@ (8007668 <UART_SetConfig+0x5c4>)
 8007558:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800755c:	461a      	mov	r2, r3
 800755e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007560:	fbb3 f3f2 	udiv	r3, r3, r2
 8007564:	005a      	lsls	r2, r3, #1
 8007566:	697b      	ldr	r3, [r7, #20]
 8007568:	685b      	ldr	r3, [r3, #4]
 800756a:	085b      	lsrs	r3, r3, #1
 800756c:	441a      	add	r2, r3
 800756e:	697b      	ldr	r3, [r7, #20]
 8007570:	685b      	ldr	r3, [r3, #4]
 8007572:	fbb2 f3f3 	udiv	r3, r2, r3
 8007576:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007578:	6a3b      	ldr	r3, [r7, #32]
 800757a:	2b0f      	cmp	r3, #15
 800757c:	d916      	bls.n	80075ac <UART_SetConfig+0x508>
 800757e:	6a3b      	ldr	r3, [r7, #32]
 8007580:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007584:	d212      	bcs.n	80075ac <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007586:	6a3b      	ldr	r3, [r7, #32]
 8007588:	b29b      	uxth	r3, r3
 800758a:	f023 030f 	bic.w	r3, r3, #15
 800758e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007590:	6a3b      	ldr	r3, [r7, #32]
 8007592:	085b      	lsrs	r3, r3, #1
 8007594:	b29b      	uxth	r3, r3
 8007596:	f003 0307 	and.w	r3, r3, #7
 800759a:	b29a      	uxth	r2, r3
 800759c:	8bfb      	ldrh	r3, [r7, #30]
 800759e:	4313      	orrs	r3, r2
 80075a0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80075a2:	697b      	ldr	r3, [r7, #20]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	8bfa      	ldrh	r2, [r7, #30]
 80075a8:	60da      	str	r2, [r3, #12]
 80075aa:	e062      	b.n	8007672 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80075ac:	2301      	movs	r3, #1
 80075ae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80075b2:	e05e      	b.n	8007672 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80075b4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80075b8:	2b08      	cmp	r3, #8
 80075ba:	d828      	bhi.n	800760e <UART_SetConfig+0x56a>
 80075bc:	a201      	add	r2, pc, #4	@ (adr r2, 80075c4 <UART_SetConfig+0x520>)
 80075be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075c2:	bf00      	nop
 80075c4:	080075e9 	.word	0x080075e9
 80075c8:	080075f1 	.word	0x080075f1
 80075cc:	080075f9 	.word	0x080075f9
 80075d0:	0800760f 	.word	0x0800760f
 80075d4:	080075ff 	.word	0x080075ff
 80075d8:	0800760f 	.word	0x0800760f
 80075dc:	0800760f 	.word	0x0800760f
 80075e0:	0800760f 	.word	0x0800760f
 80075e4:	08007607 	.word	0x08007607
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075e8:	f7fe f9d2 	bl	8005990 <HAL_RCC_GetPCLK1Freq>
 80075ec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80075ee:	e014      	b.n	800761a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80075f0:	f7fe f9e4 	bl	80059bc <HAL_RCC_GetPCLK2Freq>
 80075f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80075f6:	e010      	b.n	800761a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075f8:	4b1a      	ldr	r3, [pc, #104]	@ (8007664 <UART_SetConfig+0x5c0>)
 80075fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80075fc:	e00d      	b.n	800761a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075fe:	f7fe f92f 	bl	8005860 <HAL_RCC_GetSysClockFreq>
 8007602:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007604:	e009      	b.n	800761a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007606:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800760a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800760c:	e005      	b.n	800761a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800760e:	2300      	movs	r3, #0
 8007610:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007612:	2301      	movs	r3, #1
 8007614:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007618:	bf00      	nop
    }

    if (pclk != 0U)
 800761a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800761c:	2b00      	cmp	r3, #0
 800761e:	d028      	beq.n	8007672 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007620:	697b      	ldr	r3, [r7, #20]
 8007622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007624:	4a10      	ldr	r2, [pc, #64]	@ (8007668 <UART_SetConfig+0x5c4>)
 8007626:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800762a:	461a      	mov	r2, r3
 800762c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800762e:	fbb3 f2f2 	udiv	r2, r3, r2
 8007632:	697b      	ldr	r3, [r7, #20]
 8007634:	685b      	ldr	r3, [r3, #4]
 8007636:	085b      	lsrs	r3, r3, #1
 8007638:	441a      	add	r2, r3
 800763a:	697b      	ldr	r3, [r7, #20]
 800763c:	685b      	ldr	r3, [r3, #4]
 800763e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007642:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007644:	6a3b      	ldr	r3, [r7, #32]
 8007646:	2b0f      	cmp	r3, #15
 8007648:	d910      	bls.n	800766c <UART_SetConfig+0x5c8>
 800764a:	6a3b      	ldr	r3, [r7, #32]
 800764c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007650:	d20c      	bcs.n	800766c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007652:	6a3b      	ldr	r3, [r7, #32]
 8007654:	b29a      	uxth	r2, r3
 8007656:	697b      	ldr	r3, [r7, #20]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	60da      	str	r2, [r3, #12]
 800765c:	e009      	b.n	8007672 <UART_SetConfig+0x5ce>
 800765e:	bf00      	nop
 8007660:	40008000 	.word	0x40008000
 8007664:	00f42400 	.word	0x00f42400
 8007668:	0800ab44 	.word	0x0800ab44
      }
      else
      {
        ret = HAL_ERROR;
 800766c:	2301      	movs	r3, #1
 800766e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007672:	697b      	ldr	r3, [r7, #20]
 8007674:	2201      	movs	r2, #1
 8007676:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800767a:	697b      	ldr	r3, [r7, #20]
 800767c:	2201      	movs	r2, #1
 800767e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007682:	697b      	ldr	r3, [r7, #20]
 8007684:	2200      	movs	r2, #0
 8007686:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007688:	697b      	ldr	r3, [r7, #20]
 800768a:	2200      	movs	r2, #0
 800768c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800768e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007692:	4618      	mov	r0, r3
 8007694:	3730      	adds	r7, #48	@ 0x30
 8007696:	46bd      	mov	sp, r7
 8007698:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800769c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800769c:	b480      	push	{r7}
 800769e:	b083      	sub	sp, #12
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076a8:	f003 0308 	and.w	r3, r3, #8
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d00a      	beq.n	80076c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	685b      	ldr	r3, [r3, #4]
 80076b6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	430a      	orrs	r2, r1
 80076c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076ca:	f003 0301 	and.w	r3, r3, #1
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d00a      	beq.n	80076e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	685b      	ldr	r3, [r3, #4]
 80076d8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	430a      	orrs	r2, r1
 80076e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076ec:	f003 0302 	and.w	r3, r3, #2
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d00a      	beq.n	800770a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	685b      	ldr	r3, [r3, #4]
 80076fa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	430a      	orrs	r2, r1
 8007708:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800770e:	f003 0304 	and.w	r3, r3, #4
 8007712:	2b00      	cmp	r3, #0
 8007714:	d00a      	beq.n	800772c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	685b      	ldr	r3, [r3, #4]
 800771c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	430a      	orrs	r2, r1
 800772a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007730:	f003 0310 	and.w	r3, r3, #16
 8007734:	2b00      	cmp	r3, #0
 8007736:	d00a      	beq.n	800774e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	689b      	ldr	r3, [r3, #8]
 800773e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	430a      	orrs	r2, r1
 800774c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007752:	f003 0320 	and.w	r3, r3, #32
 8007756:	2b00      	cmp	r3, #0
 8007758:	d00a      	beq.n	8007770 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	689b      	ldr	r3, [r3, #8]
 8007760:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	430a      	orrs	r2, r1
 800776e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007774:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007778:	2b00      	cmp	r3, #0
 800777a:	d01a      	beq.n	80077b2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	430a      	orrs	r2, r1
 8007790:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007796:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800779a:	d10a      	bne.n	80077b2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	685b      	ldr	r3, [r3, #4]
 80077a2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	430a      	orrs	r2, r1
 80077b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d00a      	beq.n	80077d4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	685b      	ldr	r3, [r3, #4]
 80077c4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	430a      	orrs	r2, r1
 80077d2:	605a      	str	r2, [r3, #4]
  }
}
 80077d4:	bf00      	nop
 80077d6:	370c      	adds	r7, #12
 80077d8:	46bd      	mov	sp, r7
 80077da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077de:	4770      	bx	lr

080077e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b098      	sub	sp, #96	@ 0x60
 80077e4:	af02      	add	r7, sp, #8
 80077e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2200      	movs	r2, #0
 80077ec:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80077f0:	f7fa fb98 	bl	8001f24 <HAL_GetTick>
 80077f4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f003 0308 	and.w	r3, r3, #8
 8007800:	2b08      	cmp	r3, #8
 8007802:	d12f      	bne.n	8007864 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007804:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007808:	9300      	str	r3, [sp, #0]
 800780a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800780c:	2200      	movs	r2, #0
 800780e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f000 f88e 	bl	8007934 <UART_WaitOnFlagUntilTimeout>
 8007818:	4603      	mov	r3, r0
 800781a:	2b00      	cmp	r3, #0
 800781c:	d022      	beq.n	8007864 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007826:	e853 3f00 	ldrex	r3, [r3]
 800782a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800782c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800782e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007832:	653b      	str	r3, [r7, #80]	@ 0x50
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	461a      	mov	r2, r3
 800783a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800783c:	647b      	str	r3, [r7, #68]	@ 0x44
 800783e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007840:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007842:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007844:	e841 2300 	strex	r3, r2, [r1]
 8007848:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800784a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800784c:	2b00      	cmp	r3, #0
 800784e:	d1e6      	bne.n	800781e <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2220      	movs	r2, #32
 8007854:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2200      	movs	r2, #0
 800785c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007860:	2303      	movs	r3, #3
 8007862:	e063      	b.n	800792c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f003 0304 	and.w	r3, r3, #4
 800786e:	2b04      	cmp	r3, #4
 8007870:	d149      	bne.n	8007906 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007872:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007876:	9300      	str	r3, [sp, #0]
 8007878:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800787a:	2200      	movs	r2, #0
 800787c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007880:	6878      	ldr	r0, [r7, #4]
 8007882:	f000 f857 	bl	8007934 <UART_WaitOnFlagUntilTimeout>
 8007886:	4603      	mov	r3, r0
 8007888:	2b00      	cmp	r3, #0
 800788a:	d03c      	beq.n	8007906 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007894:	e853 3f00 	ldrex	r3, [r3]
 8007898:	623b      	str	r3, [r7, #32]
   return(result);
 800789a:	6a3b      	ldr	r3, [r7, #32]
 800789c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	461a      	mov	r2, r3
 80078a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078aa:	633b      	str	r3, [r7, #48]	@ 0x30
 80078ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078b2:	e841 2300 	strex	r3, r2, [r1]
 80078b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80078b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d1e6      	bne.n	800788c <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	3308      	adds	r3, #8
 80078c4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078c6:	693b      	ldr	r3, [r7, #16]
 80078c8:	e853 3f00 	ldrex	r3, [r3]
 80078cc:	60fb      	str	r3, [r7, #12]
   return(result);
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	f023 0301 	bic.w	r3, r3, #1
 80078d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	3308      	adds	r3, #8
 80078dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80078de:	61fa      	str	r2, [r7, #28]
 80078e0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078e2:	69b9      	ldr	r1, [r7, #24]
 80078e4:	69fa      	ldr	r2, [r7, #28]
 80078e6:	e841 2300 	strex	r3, r2, [r1]
 80078ea:	617b      	str	r3, [r7, #20]
   return(result);
 80078ec:	697b      	ldr	r3, [r7, #20]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d1e5      	bne.n	80078be <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	2220      	movs	r2, #32
 80078f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2200      	movs	r2, #0
 80078fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007902:	2303      	movs	r3, #3
 8007904:	e012      	b.n	800792c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2220      	movs	r2, #32
 800790a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2220      	movs	r2, #32
 8007912:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2200      	movs	r2, #0
 800791a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2200      	movs	r2, #0
 8007920:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2200      	movs	r2, #0
 8007926:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800792a:	2300      	movs	r3, #0
}
 800792c:	4618      	mov	r0, r3
 800792e:	3758      	adds	r7, #88	@ 0x58
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}

08007934 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b084      	sub	sp, #16
 8007938:	af00      	add	r7, sp, #0
 800793a:	60f8      	str	r0, [r7, #12]
 800793c:	60b9      	str	r1, [r7, #8]
 800793e:	603b      	str	r3, [r7, #0]
 8007940:	4613      	mov	r3, r2
 8007942:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007944:	e04f      	b.n	80079e6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007946:	69bb      	ldr	r3, [r7, #24]
 8007948:	f1b3 3fff 	cmp.w	r3, #4294967295
 800794c:	d04b      	beq.n	80079e6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800794e:	f7fa fae9 	bl	8001f24 <HAL_GetTick>
 8007952:	4602      	mov	r2, r0
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	1ad3      	subs	r3, r2, r3
 8007958:	69ba      	ldr	r2, [r7, #24]
 800795a:	429a      	cmp	r2, r3
 800795c:	d302      	bcc.n	8007964 <UART_WaitOnFlagUntilTimeout+0x30>
 800795e:	69bb      	ldr	r3, [r7, #24]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d101      	bne.n	8007968 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007964:	2303      	movs	r3, #3
 8007966:	e04e      	b.n	8007a06 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f003 0304 	and.w	r3, r3, #4
 8007972:	2b00      	cmp	r3, #0
 8007974:	d037      	beq.n	80079e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007976:	68bb      	ldr	r3, [r7, #8]
 8007978:	2b80      	cmp	r3, #128	@ 0x80
 800797a:	d034      	beq.n	80079e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	2b40      	cmp	r3, #64	@ 0x40
 8007980:	d031      	beq.n	80079e6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	69db      	ldr	r3, [r3, #28]
 8007988:	f003 0308 	and.w	r3, r3, #8
 800798c:	2b08      	cmp	r3, #8
 800798e:	d110      	bne.n	80079b2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	2208      	movs	r2, #8
 8007996:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007998:	68f8      	ldr	r0, [r7, #12]
 800799a:	f000 f838 	bl	8007a0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	2208      	movs	r2, #8
 80079a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	2200      	movs	r2, #0
 80079aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80079ae:	2301      	movs	r3, #1
 80079b0:	e029      	b.n	8007a06 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	69db      	ldr	r3, [r3, #28]
 80079b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80079bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80079c0:	d111      	bne.n	80079e6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80079ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80079cc:	68f8      	ldr	r0, [r7, #12]
 80079ce:	f000 f81e 	bl	8007a0e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	2220      	movs	r2, #32
 80079d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	2200      	movs	r2, #0
 80079de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80079e2:	2303      	movs	r3, #3
 80079e4:	e00f      	b.n	8007a06 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	69da      	ldr	r2, [r3, #28]
 80079ec:	68bb      	ldr	r3, [r7, #8]
 80079ee:	4013      	ands	r3, r2
 80079f0:	68ba      	ldr	r2, [r7, #8]
 80079f2:	429a      	cmp	r2, r3
 80079f4:	bf0c      	ite	eq
 80079f6:	2301      	moveq	r3, #1
 80079f8:	2300      	movne	r3, #0
 80079fa:	b2db      	uxtb	r3, r3
 80079fc:	461a      	mov	r2, r3
 80079fe:	79fb      	ldrb	r3, [r7, #7]
 8007a00:	429a      	cmp	r2, r3
 8007a02:	d0a0      	beq.n	8007946 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007a04:	2300      	movs	r3, #0
}
 8007a06:	4618      	mov	r0, r3
 8007a08:	3710      	adds	r7, #16
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	bd80      	pop	{r7, pc}

08007a0e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007a0e:	b480      	push	{r7}
 8007a10:	b095      	sub	sp, #84	@ 0x54
 8007a12:	af00      	add	r7, sp, #0
 8007a14:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a1e:	e853 3f00 	ldrex	r3, [r3]
 8007a22:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	461a      	mov	r2, r3
 8007a32:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a34:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a36:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a38:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007a3a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007a3c:	e841 2300 	strex	r3, r2, [r1]
 8007a40:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007a42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d1e6      	bne.n	8007a16 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	3308      	adds	r3, #8
 8007a4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a50:	6a3b      	ldr	r3, [r7, #32]
 8007a52:	e853 3f00 	ldrex	r3, [r3]
 8007a56:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a58:	69fb      	ldr	r3, [r7, #28]
 8007a5a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007a5e:	f023 0301 	bic.w	r3, r3, #1
 8007a62:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	3308      	adds	r3, #8
 8007a6a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a6c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007a6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007a72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a74:	e841 2300 	strex	r3, r2, [r1]
 8007a78:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d1e3      	bne.n	8007a48 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a84:	2b01      	cmp	r3, #1
 8007a86:	d118      	bne.n	8007aba <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	e853 3f00 	ldrex	r3, [r3]
 8007a94:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a96:	68bb      	ldr	r3, [r7, #8]
 8007a98:	f023 0310 	bic.w	r3, r3, #16
 8007a9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	461a      	mov	r2, r3
 8007aa4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007aa6:	61bb      	str	r3, [r7, #24]
 8007aa8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aaa:	6979      	ldr	r1, [r7, #20]
 8007aac:	69ba      	ldr	r2, [r7, #24]
 8007aae:	e841 2300 	strex	r3, r2, [r1]
 8007ab2:	613b      	str	r3, [r7, #16]
   return(result);
 8007ab4:	693b      	ldr	r3, [r7, #16]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d1e6      	bne.n	8007a88 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2220      	movs	r2, #32
 8007abe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2200      	movs	r2, #0
 8007acc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007ace:	bf00      	nop
 8007ad0:	3754      	adds	r7, #84	@ 0x54
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad8:	4770      	bx	lr

08007ada <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007ada:	b480      	push	{r7}
 8007adc:	b085      	sub	sp, #20
 8007ade:	af00      	add	r7, sp, #0
 8007ae0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007ae8:	2b01      	cmp	r3, #1
 8007aea:	d101      	bne.n	8007af0 <HAL_UARTEx_DisableFifoMode+0x16>
 8007aec:	2302      	movs	r3, #2
 8007aee:	e027      	b.n	8007b40 <HAL_UARTEx_DisableFifoMode+0x66>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2201      	movs	r2, #1
 8007af4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2224      	movs	r2, #36	@ 0x24
 8007afc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	681a      	ldr	r2, [r3, #0]
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f022 0201 	bic.w	r2, r2, #1
 8007b16:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007b1e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2200      	movs	r2, #0
 8007b24:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	68fa      	ldr	r2, [r7, #12]
 8007b2c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2220      	movs	r2, #32
 8007b32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007b3e:	2300      	movs	r3, #0
}
 8007b40:	4618      	mov	r0, r3
 8007b42:	3714      	adds	r7, #20
 8007b44:	46bd      	mov	sp, r7
 8007b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4a:	4770      	bx	lr

08007b4c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b084      	sub	sp, #16
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
 8007b54:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007b5c:	2b01      	cmp	r3, #1
 8007b5e:	d101      	bne.n	8007b64 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007b60:	2302      	movs	r3, #2
 8007b62:	e02d      	b.n	8007bc0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2201      	movs	r2, #1
 8007b68:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2224      	movs	r2, #36	@ 0x24
 8007b70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	681a      	ldr	r2, [r3, #0]
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f022 0201 	bic.w	r2, r2, #1
 8007b8a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	689b      	ldr	r3, [r3, #8]
 8007b92:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	683a      	ldr	r2, [r7, #0]
 8007b9c:	430a      	orrs	r2, r1
 8007b9e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007ba0:	6878      	ldr	r0, [r7, #4]
 8007ba2:	f000 f84f 	bl	8007c44 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	68fa      	ldr	r2, [r7, #12]
 8007bac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2220      	movs	r2, #32
 8007bb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007bbe:	2300      	movs	r3, #0
}
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	3710      	adds	r7, #16
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	bd80      	pop	{r7, pc}

08007bc8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b084      	sub	sp, #16
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
 8007bd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007bd8:	2b01      	cmp	r3, #1
 8007bda:	d101      	bne.n	8007be0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007bdc:	2302      	movs	r3, #2
 8007bde:	e02d      	b.n	8007c3c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2201      	movs	r2, #1
 8007be4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2224      	movs	r2, #36	@ 0x24
 8007bec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	681a      	ldr	r2, [r3, #0]
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f022 0201 	bic.w	r2, r2, #1
 8007c06:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	689b      	ldr	r3, [r3, #8]
 8007c0e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	683a      	ldr	r2, [r7, #0]
 8007c18:	430a      	orrs	r2, r1
 8007c1a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007c1c:	6878      	ldr	r0, [r7, #4]
 8007c1e:	f000 f811 	bl	8007c44 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	68fa      	ldr	r2, [r7, #12]
 8007c28:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2220      	movs	r2, #32
 8007c2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2200      	movs	r2, #0
 8007c36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007c3a:	2300      	movs	r3, #0
}
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	3710      	adds	r7, #16
 8007c40:	46bd      	mov	sp, r7
 8007c42:	bd80      	pop	{r7, pc}

08007c44 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007c44:	b480      	push	{r7}
 8007c46:	b085      	sub	sp, #20
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d108      	bne.n	8007c66 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2201      	movs	r2, #1
 8007c58:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2201      	movs	r2, #1
 8007c60:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007c64:	e031      	b.n	8007cca <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007c66:	2308      	movs	r3, #8
 8007c68:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007c6a:	2308      	movs	r3, #8
 8007c6c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	689b      	ldr	r3, [r3, #8]
 8007c74:	0e5b      	lsrs	r3, r3, #25
 8007c76:	b2db      	uxtb	r3, r3
 8007c78:	f003 0307 	and.w	r3, r3, #7
 8007c7c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	689b      	ldr	r3, [r3, #8]
 8007c84:	0f5b      	lsrs	r3, r3, #29
 8007c86:	b2db      	uxtb	r3, r3
 8007c88:	f003 0307 	and.w	r3, r3, #7
 8007c8c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007c8e:	7bbb      	ldrb	r3, [r7, #14]
 8007c90:	7b3a      	ldrb	r2, [r7, #12]
 8007c92:	4911      	ldr	r1, [pc, #68]	@ (8007cd8 <UARTEx_SetNbDataToProcess+0x94>)
 8007c94:	5c8a      	ldrb	r2, [r1, r2]
 8007c96:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007c9a:	7b3a      	ldrb	r2, [r7, #12]
 8007c9c:	490f      	ldr	r1, [pc, #60]	@ (8007cdc <UARTEx_SetNbDataToProcess+0x98>)
 8007c9e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007ca0:	fb93 f3f2 	sdiv	r3, r3, r2
 8007ca4:	b29a      	uxth	r2, r3
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007cac:	7bfb      	ldrb	r3, [r7, #15]
 8007cae:	7b7a      	ldrb	r2, [r7, #13]
 8007cb0:	4909      	ldr	r1, [pc, #36]	@ (8007cd8 <UARTEx_SetNbDataToProcess+0x94>)
 8007cb2:	5c8a      	ldrb	r2, [r1, r2]
 8007cb4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007cb8:	7b7a      	ldrb	r2, [r7, #13]
 8007cba:	4908      	ldr	r1, [pc, #32]	@ (8007cdc <UARTEx_SetNbDataToProcess+0x98>)
 8007cbc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007cbe:	fb93 f3f2 	sdiv	r3, r3, r2
 8007cc2:	b29a      	uxth	r2, r3
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007cca:	bf00      	nop
 8007ccc:	3714      	adds	r7, #20
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd4:	4770      	bx	lr
 8007cd6:	bf00      	nop
 8007cd8:	0800ab5c 	.word	0x0800ab5c
 8007cdc:	0800ab64 	.word	0x0800ab64

08007ce0 <__cvt>:
 8007ce0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ce4:	ec57 6b10 	vmov	r6, r7, d0
 8007ce8:	2f00      	cmp	r7, #0
 8007cea:	460c      	mov	r4, r1
 8007cec:	4619      	mov	r1, r3
 8007cee:	463b      	mov	r3, r7
 8007cf0:	bfbb      	ittet	lt
 8007cf2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007cf6:	461f      	movlt	r7, r3
 8007cf8:	2300      	movge	r3, #0
 8007cfa:	232d      	movlt	r3, #45	@ 0x2d
 8007cfc:	700b      	strb	r3, [r1, #0]
 8007cfe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007d00:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007d04:	4691      	mov	r9, r2
 8007d06:	f023 0820 	bic.w	r8, r3, #32
 8007d0a:	bfbc      	itt	lt
 8007d0c:	4632      	movlt	r2, r6
 8007d0e:	4616      	movlt	r6, r2
 8007d10:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007d14:	d005      	beq.n	8007d22 <__cvt+0x42>
 8007d16:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007d1a:	d100      	bne.n	8007d1e <__cvt+0x3e>
 8007d1c:	3401      	adds	r4, #1
 8007d1e:	2102      	movs	r1, #2
 8007d20:	e000      	b.n	8007d24 <__cvt+0x44>
 8007d22:	2103      	movs	r1, #3
 8007d24:	ab03      	add	r3, sp, #12
 8007d26:	9301      	str	r3, [sp, #4]
 8007d28:	ab02      	add	r3, sp, #8
 8007d2a:	9300      	str	r3, [sp, #0]
 8007d2c:	ec47 6b10 	vmov	d0, r6, r7
 8007d30:	4653      	mov	r3, sl
 8007d32:	4622      	mov	r2, r4
 8007d34:	f000 ff4c 	bl	8008bd0 <_dtoa_r>
 8007d38:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007d3c:	4605      	mov	r5, r0
 8007d3e:	d119      	bne.n	8007d74 <__cvt+0x94>
 8007d40:	f019 0f01 	tst.w	r9, #1
 8007d44:	d00e      	beq.n	8007d64 <__cvt+0x84>
 8007d46:	eb00 0904 	add.w	r9, r0, r4
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	4630      	mov	r0, r6
 8007d50:	4639      	mov	r1, r7
 8007d52:	f7f8 fed1 	bl	8000af8 <__aeabi_dcmpeq>
 8007d56:	b108      	cbz	r0, 8007d5c <__cvt+0x7c>
 8007d58:	f8cd 900c 	str.w	r9, [sp, #12]
 8007d5c:	2230      	movs	r2, #48	@ 0x30
 8007d5e:	9b03      	ldr	r3, [sp, #12]
 8007d60:	454b      	cmp	r3, r9
 8007d62:	d31e      	bcc.n	8007da2 <__cvt+0xc2>
 8007d64:	9b03      	ldr	r3, [sp, #12]
 8007d66:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007d68:	1b5b      	subs	r3, r3, r5
 8007d6a:	4628      	mov	r0, r5
 8007d6c:	6013      	str	r3, [r2, #0]
 8007d6e:	b004      	add	sp, #16
 8007d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d74:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007d78:	eb00 0904 	add.w	r9, r0, r4
 8007d7c:	d1e5      	bne.n	8007d4a <__cvt+0x6a>
 8007d7e:	7803      	ldrb	r3, [r0, #0]
 8007d80:	2b30      	cmp	r3, #48	@ 0x30
 8007d82:	d10a      	bne.n	8007d9a <__cvt+0xba>
 8007d84:	2200      	movs	r2, #0
 8007d86:	2300      	movs	r3, #0
 8007d88:	4630      	mov	r0, r6
 8007d8a:	4639      	mov	r1, r7
 8007d8c:	f7f8 feb4 	bl	8000af8 <__aeabi_dcmpeq>
 8007d90:	b918      	cbnz	r0, 8007d9a <__cvt+0xba>
 8007d92:	f1c4 0401 	rsb	r4, r4, #1
 8007d96:	f8ca 4000 	str.w	r4, [sl]
 8007d9a:	f8da 3000 	ldr.w	r3, [sl]
 8007d9e:	4499      	add	r9, r3
 8007da0:	e7d3      	b.n	8007d4a <__cvt+0x6a>
 8007da2:	1c59      	adds	r1, r3, #1
 8007da4:	9103      	str	r1, [sp, #12]
 8007da6:	701a      	strb	r2, [r3, #0]
 8007da8:	e7d9      	b.n	8007d5e <__cvt+0x7e>

08007daa <__exponent>:
 8007daa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007dac:	2900      	cmp	r1, #0
 8007dae:	bfba      	itte	lt
 8007db0:	4249      	neglt	r1, r1
 8007db2:	232d      	movlt	r3, #45	@ 0x2d
 8007db4:	232b      	movge	r3, #43	@ 0x2b
 8007db6:	2909      	cmp	r1, #9
 8007db8:	7002      	strb	r2, [r0, #0]
 8007dba:	7043      	strb	r3, [r0, #1]
 8007dbc:	dd29      	ble.n	8007e12 <__exponent+0x68>
 8007dbe:	f10d 0307 	add.w	r3, sp, #7
 8007dc2:	461d      	mov	r5, r3
 8007dc4:	270a      	movs	r7, #10
 8007dc6:	461a      	mov	r2, r3
 8007dc8:	fbb1 f6f7 	udiv	r6, r1, r7
 8007dcc:	fb07 1416 	mls	r4, r7, r6, r1
 8007dd0:	3430      	adds	r4, #48	@ 0x30
 8007dd2:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007dd6:	460c      	mov	r4, r1
 8007dd8:	2c63      	cmp	r4, #99	@ 0x63
 8007dda:	f103 33ff 	add.w	r3, r3, #4294967295
 8007dde:	4631      	mov	r1, r6
 8007de0:	dcf1      	bgt.n	8007dc6 <__exponent+0x1c>
 8007de2:	3130      	adds	r1, #48	@ 0x30
 8007de4:	1e94      	subs	r4, r2, #2
 8007de6:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007dea:	1c41      	adds	r1, r0, #1
 8007dec:	4623      	mov	r3, r4
 8007dee:	42ab      	cmp	r3, r5
 8007df0:	d30a      	bcc.n	8007e08 <__exponent+0x5e>
 8007df2:	f10d 0309 	add.w	r3, sp, #9
 8007df6:	1a9b      	subs	r3, r3, r2
 8007df8:	42ac      	cmp	r4, r5
 8007dfa:	bf88      	it	hi
 8007dfc:	2300      	movhi	r3, #0
 8007dfe:	3302      	adds	r3, #2
 8007e00:	4403      	add	r3, r0
 8007e02:	1a18      	subs	r0, r3, r0
 8007e04:	b003      	add	sp, #12
 8007e06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e08:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007e0c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007e10:	e7ed      	b.n	8007dee <__exponent+0x44>
 8007e12:	2330      	movs	r3, #48	@ 0x30
 8007e14:	3130      	adds	r1, #48	@ 0x30
 8007e16:	7083      	strb	r3, [r0, #2]
 8007e18:	70c1      	strb	r1, [r0, #3]
 8007e1a:	1d03      	adds	r3, r0, #4
 8007e1c:	e7f1      	b.n	8007e02 <__exponent+0x58>
	...

08007e20 <_printf_float>:
 8007e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e24:	b08d      	sub	sp, #52	@ 0x34
 8007e26:	460c      	mov	r4, r1
 8007e28:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007e2c:	4616      	mov	r6, r2
 8007e2e:	461f      	mov	r7, r3
 8007e30:	4605      	mov	r5, r0
 8007e32:	f000 fdcd 	bl	80089d0 <_localeconv_r>
 8007e36:	6803      	ldr	r3, [r0, #0]
 8007e38:	9304      	str	r3, [sp, #16]
 8007e3a:	4618      	mov	r0, r3
 8007e3c:	f7f8 fa30 	bl	80002a0 <strlen>
 8007e40:	2300      	movs	r3, #0
 8007e42:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e44:	f8d8 3000 	ldr.w	r3, [r8]
 8007e48:	9005      	str	r0, [sp, #20]
 8007e4a:	3307      	adds	r3, #7
 8007e4c:	f023 0307 	bic.w	r3, r3, #7
 8007e50:	f103 0208 	add.w	r2, r3, #8
 8007e54:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007e58:	f8d4 b000 	ldr.w	fp, [r4]
 8007e5c:	f8c8 2000 	str.w	r2, [r8]
 8007e60:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007e64:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007e68:	9307      	str	r3, [sp, #28]
 8007e6a:	f8cd 8018 	str.w	r8, [sp, #24]
 8007e6e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007e72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e76:	4b9c      	ldr	r3, [pc, #624]	@ (80080e8 <_printf_float+0x2c8>)
 8007e78:	f04f 32ff 	mov.w	r2, #4294967295
 8007e7c:	f7f8 fe6e 	bl	8000b5c <__aeabi_dcmpun>
 8007e80:	bb70      	cbnz	r0, 8007ee0 <_printf_float+0xc0>
 8007e82:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e86:	4b98      	ldr	r3, [pc, #608]	@ (80080e8 <_printf_float+0x2c8>)
 8007e88:	f04f 32ff 	mov.w	r2, #4294967295
 8007e8c:	f7f8 fe48 	bl	8000b20 <__aeabi_dcmple>
 8007e90:	bb30      	cbnz	r0, 8007ee0 <_printf_float+0xc0>
 8007e92:	2200      	movs	r2, #0
 8007e94:	2300      	movs	r3, #0
 8007e96:	4640      	mov	r0, r8
 8007e98:	4649      	mov	r1, r9
 8007e9a:	f7f8 fe37 	bl	8000b0c <__aeabi_dcmplt>
 8007e9e:	b110      	cbz	r0, 8007ea6 <_printf_float+0x86>
 8007ea0:	232d      	movs	r3, #45	@ 0x2d
 8007ea2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ea6:	4a91      	ldr	r2, [pc, #580]	@ (80080ec <_printf_float+0x2cc>)
 8007ea8:	4b91      	ldr	r3, [pc, #580]	@ (80080f0 <_printf_float+0x2d0>)
 8007eaa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007eae:	bf94      	ite	ls
 8007eb0:	4690      	movls	r8, r2
 8007eb2:	4698      	movhi	r8, r3
 8007eb4:	2303      	movs	r3, #3
 8007eb6:	6123      	str	r3, [r4, #16]
 8007eb8:	f02b 0304 	bic.w	r3, fp, #4
 8007ebc:	6023      	str	r3, [r4, #0]
 8007ebe:	f04f 0900 	mov.w	r9, #0
 8007ec2:	9700      	str	r7, [sp, #0]
 8007ec4:	4633      	mov	r3, r6
 8007ec6:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007ec8:	4621      	mov	r1, r4
 8007eca:	4628      	mov	r0, r5
 8007ecc:	f000 f9d2 	bl	8008274 <_printf_common>
 8007ed0:	3001      	adds	r0, #1
 8007ed2:	f040 808d 	bne.w	8007ff0 <_printf_float+0x1d0>
 8007ed6:	f04f 30ff 	mov.w	r0, #4294967295
 8007eda:	b00d      	add	sp, #52	@ 0x34
 8007edc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ee0:	4642      	mov	r2, r8
 8007ee2:	464b      	mov	r3, r9
 8007ee4:	4640      	mov	r0, r8
 8007ee6:	4649      	mov	r1, r9
 8007ee8:	f7f8 fe38 	bl	8000b5c <__aeabi_dcmpun>
 8007eec:	b140      	cbz	r0, 8007f00 <_printf_float+0xe0>
 8007eee:	464b      	mov	r3, r9
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	bfbc      	itt	lt
 8007ef4:	232d      	movlt	r3, #45	@ 0x2d
 8007ef6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007efa:	4a7e      	ldr	r2, [pc, #504]	@ (80080f4 <_printf_float+0x2d4>)
 8007efc:	4b7e      	ldr	r3, [pc, #504]	@ (80080f8 <_printf_float+0x2d8>)
 8007efe:	e7d4      	b.n	8007eaa <_printf_float+0x8a>
 8007f00:	6863      	ldr	r3, [r4, #4]
 8007f02:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007f06:	9206      	str	r2, [sp, #24]
 8007f08:	1c5a      	adds	r2, r3, #1
 8007f0a:	d13b      	bne.n	8007f84 <_printf_float+0x164>
 8007f0c:	2306      	movs	r3, #6
 8007f0e:	6063      	str	r3, [r4, #4]
 8007f10:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007f14:	2300      	movs	r3, #0
 8007f16:	6022      	str	r2, [r4, #0]
 8007f18:	9303      	str	r3, [sp, #12]
 8007f1a:	ab0a      	add	r3, sp, #40	@ 0x28
 8007f1c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007f20:	ab09      	add	r3, sp, #36	@ 0x24
 8007f22:	9300      	str	r3, [sp, #0]
 8007f24:	6861      	ldr	r1, [r4, #4]
 8007f26:	ec49 8b10 	vmov	d0, r8, r9
 8007f2a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007f2e:	4628      	mov	r0, r5
 8007f30:	f7ff fed6 	bl	8007ce0 <__cvt>
 8007f34:	9b06      	ldr	r3, [sp, #24]
 8007f36:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007f38:	2b47      	cmp	r3, #71	@ 0x47
 8007f3a:	4680      	mov	r8, r0
 8007f3c:	d129      	bne.n	8007f92 <_printf_float+0x172>
 8007f3e:	1cc8      	adds	r0, r1, #3
 8007f40:	db02      	blt.n	8007f48 <_printf_float+0x128>
 8007f42:	6863      	ldr	r3, [r4, #4]
 8007f44:	4299      	cmp	r1, r3
 8007f46:	dd41      	ble.n	8007fcc <_printf_float+0x1ac>
 8007f48:	f1aa 0a02 	sub.w	sl, sl, #2
 8007f4c:	fa5f fa8a 	uxtb.w	sl, sl
 8007f50:	3901      	subs	r1, #1
 8007f52:	4652      	mov	r2, sl
 8007f54:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007f58:	9109      	str	r1, [sp, #36]	@ 0x24
 8007f5a:	f7ff ff26 	bl	8007daa <__exponent>
 8007f5e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007f60:	1813      	adds	r3, r2, r0
 8007f62:	2a01      	cmp	r2, #1
 8007f64:	4681      	mov	r9, r0
 8007f66:	6123      	str	r3, [r4, #16]
 8007f68:	dc02      	bgt.n	8007f70 <_printf_float+0x150>
 8007f6a:	6822      	ldr	r2, [r4, #0]
 8007f6c:	07d2      	lsls	r2, r2, #31
 8007f6e:	d501      	bpl.n	8007f74 <_printf_float+0x154>
 8007f70:	3301      	adds	r3, #1
 8007f72:	6123      	str	r3, [r4, #16]
 8007f74:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d0a2      	beq.n	8007ec2 <_printf_float+0xa2>
 8007f7c:	232d      	movs	r3, #45	@ 0x2d
 8007f7e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007f82:	e79e      	b.n	8007ec2 <_printf_float+0xa2>
 8007f84:	9a06      	ldr	r2, [sp, #24]
 8007f86:	2a47      	cmp	r2, #71	@ 0x47
 8007f88:	d1c2      	bne.n	8007f10 <_printf_float+0xf0>
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d1c0      	bne.n	8007f10 <_printf_float+0xf0>
 8007f8e:	2301      	movs	r3, #1
 8007f90:	e7bd      	b.n	8007f0e <_printf_float+0xee>
 8007f92:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007f96:	d9db      	bls.n	8007f50 <_printf_float+0x130>
 8007f98:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007f9c:	d118      	bne.n	8007fd0 <_printf_float+0x1b0>
 8007f9e:	2900      	cmp	r1, #0
 8007fa0:	6863      	ldr	r3, [r4, #4]
 8007fa2:	dd0b      	ble.n	8007fbc <_printf_float+0x19c>
 8007fa4:	6121      	str	r1, [r4, #16]
 8007fa6:	b913      	cbnz	r3, 8007fae <_printf_float+0x18e>
 8007fa8:	6822      	ldr	r2, [r4, #0]
 8007faa:	07d0      	lsls	r0, r2, #31
 8007fac:	d502      	bpl.n	8007fb4 <_printf_float+0x194>
 8007fae:	3301      	adds	r3, #1
 8007fb0:	440b      	add	r3, r1
 8007fb2:	6123      	str	r3, [r4, #16]
 8007fb4:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007fb6:	f04f 0900 	mov.w	r9, #0
 8007fba:	e7db      	b.n	8007f74 <_printf_float+0x154>
 8007fbc:	b913      	cbnz	r3, 8007fc4 <_printf_float+0x1a4>
 8007fbe:	6822      	ldr	r2, [r4, #0]
 8007fc0:	07d2      	lsls	r2, r2, #31
 8007fc2:	d501      	bpl.n	8007fc8 <_printf_float+0x1a8>
 8007fc4:	3302      	adds	r3, #2
 8007fc6:	e7f4      	b.n	8007fb2 <_printf_float+0x192>
 8007fc8:	2301      	movs	r3, #1
 8007fca:	e7f2      	b.n	8007fb2 <_printf_float+0x192>
 8007fcc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007fd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007fd2:	4299      	cmp	r1, r3
 8007fd4:	db05      	blt.n	8007fe2 <_printf_float+0x1c2>
 8007fd6:	6823      	ldr	r3, [r4, #0]
 8007fd8:	6121      	str	r1, [r4, #16]
 8007fda:	07d8      	lsls	r0, r3, #31
 8007fdc:	d5ea      	bpl.n	8007fb4 <_printf_float+0x194>
 8007fde:	1c4b      	adds	r3, r1, #1
 8007fe0:	e7e7      	b.n	8007fb2 <_printf_float+0x192>
 8007fe2:	2900      	cmp	r1, #0
 8007fe4:	bfd4      	ite	le
 8007fe6:	f1c1 0202 	rsble	r2, r1, #2
 8007fea:	2201      	movgt	r2, #1
 8007fec:	4413      	add	r3, r2
 8007fee:	e7e0      	b.n	8007fb2 <_printf_float+0x192>
 8007ff0:	6823      	ldr	r3, [r4, #0]
 8007ff2:	055a      	lsls	r2, r3, #21
 8007ff4:	d407      	bmi.n	8008006 <_printf_float+0x1e6>
 8007ff6:	6923      	ldr	r3, [r4, #16]
 8007ff8:	4642      	mov	r2, r8
 8007ffa:	4631      	mov	r1, r6
 8007ffc:	4628      	mov	r0, r5
 8007ffe:	47b8      	blx	r7
 8008000:	3001      	adds	r0, #1
 8008002:	d12b      	bne.n	800805c <_printf_float+0x23c>
 8008004:	e767      	b.n	8007ed6 <_printf_float+0xb6>
 8008006:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800800a:	f240 80dd 	bls.w	80081c8 <_printf_float+0x3a8>
 800800e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008012:	2200      	movs	r2, #0
 8008014:	2300      	movs	r3, #0
 8008016:	f7f8 fd6f 	bl	8000af8 <__aeabi_dcmpeq>
 800801a:	2800      	cmp	r0, #0
 800801c:	d033      	beq.n	8008086 <_printf_float+0x266>
 800801e:	4a37      	ldr	r2, [pc, #220]	@ (80080fc <_printf_float+0x2dc>)
 8008020:	2301      	movs	r3, #1
 8008022:	4631      	mov	r1, r6
 8008024:	4628      	mov	r0, r5
 8008026:	47b8      	blx	r7
 8008028:	3001      	adds	r0, #1
 800802a:	f43f af54 	beq.w	8007ed6 <_printf_float+0xb6>
 800802e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008032:	4543      	cmp	r3, r8
 8008034:	db02      	blt.n	800803c <_printf_float+0x21c>
 8008036:	6823      	ldr	r3, [r4, #0]
 8008038:	07d8      	lsls	r0, r3, #31
 800803a:	d50f      	bpl.n	800805c <_printf_float+0x23c>
 800803c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008040:	4631      	mov	r1, r6
 8008042:	4628      	mov	r0, r5
 8008044:	47b8      	blx	r7
 8008046:	3001      	adds	r0, #1
 8008048:	f43f af45 	beq.w	8007ed6 <_printf_float+0xb6>
 800804c:	f04f 0900 	mov.w	r9, #0
 8008050:	f108 38ff 	add.w	r8, r8, #4294967295
 8008054:	f104 0a1a 	add.w	sl, r4, #26
 8008058:	45c8      	cmp	r8, r9
 800805a:	dc09      	bgt.n	8008070 <_printf_float+0x250>
 800805c:	6823      	ldr	r3, [r4, #0]
 800805e:	079b      	lsls	r3, r3, #30
 8008060:	f100 8103 	bmi.w	800826a <_printf_float+0x44a>
 8008064:	68e0      	ldr	r0, [r4, #12]
 8008066:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008068:	4298      	cmp	r0, r3
 800806a:	bfb8      	it	lt
 800806c:	4618      	movlt	r0, r3
 800806e:	e734      	b.n	8007eda <_printf_float+0xba>
 8008070:	2301      	movs	r3, #1
 8008072:	4652      	mov	r2, sl
 8008074:	4631      	mov	r1, r6
 8008076:	4628      	mov	r0, r5
 8008078:	47b8      	blx	r7
 800807a:	3001      	adds	r0, #1
 800807c:	f43f af2b 	beq.w	8007ed6 <_printf_float+0xb6>
 8008080:	f109 0901 	add.w	r9, r9, #1
 8008084:	e7e8      	b.n	8008058 <_printf_float+0x238>
 8008086:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008088:	2b00      	cmp	r3, #0
 800808a:	dc39      	bgt.n	8008100 <_printf_float+0x2e0>
 800808c:	4a1b      	ldr	r2, [pc, #108]	@ (80080fc <_printf_float+0x2dc>)
 800808e:	2301      	movs	r3, #1
 8008090:	4631      	mov	r1, r6
 8008092:	4628      	mov	r0, r5
 8008094:	47b8      	blx	r7
 8008096:	3001      	adds	r0, #1
 8008098:	f43f af1d 	beq.w	8007ed6 <_printf_float+0xb6>
 800809c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80080a0:	ea59 0303 	orrs.w	r3, r9, r3
 80080a4:	d102      	bne.n	80080ac <_printf_float+0x28c>
 80080a6:	6823      	ldr	r3, [r4, #0]
 80080a8:	07d9      	lsls	r1, r3, #31
 80080aa:	d5d7      	bpl.n	800805c <_printf_float+0x23c>
 80080ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80080b0:	4631      	mov	r1, r6
 80080b2:	4628      	mov	r0, r5
 80080b4:	47b8      	blx	r7
 80080b6:	3001      	adds	r0, #1
 80080b8:	f43f af0d 	beq.w	8007ed6 <_printf_float+0xb6>
 80080bc:	f04f 0a00 	mov.w	sl, #0
 80080c0:	f104 0b1a 	add.w	fp, r4, #26
 80080c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080c6:	425b      	negs	r3, r3
 80080c8:	4553      	cmp	r3, sl
 80080ca:	dc01      	bgt.n	80080d0 <_printf_float+0x2b0>
 80080cc:	464b      	mov	r3, r9
 80080ce:	e793      	b.n	8007ff8 <_printf_float+0x1d8>
 80080d0:	2301      	movs	r3, #1
 80080d2:	465a      	mov	r2, fp
 80080d4:	4631      	mov	r1, r6
 80080d6:	4628      	mov	r0, r5
 80080d8:	47b8      	blx	r7
 80080da:	3001      	adds	r0, #1
 80080dc:	f43f aefb 	beq.w	8007ed6 <_printf_float+0xb6>
 80080e0:	f10a 0a01 	add.w	sl, sl, #1
 80080e4:	e7ee      	b.n	80080c4 <_printf_float+0x2a4>
 80080e6:	bf00      	nop
 80080e8:	7fefffff 	.word	0x7fefffff
 80080ec:	0800ab6c 	.word	0x0800ab6c
 80080f0:	0800ab70 	.word	0x0800ab70
 80080f4:	0800ab74 	.word	0x0800ab74
 80080f8:	0800ab78 	.word	0x0800ab78
 80080fc:	0800ab7c 	.word	0x0800ab7c
 8008100:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008102:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008106:	4553      	cmp	r3, sl
 8008108:	bfa8      	it	ge
 800810a:	4653      	movge	r3, sl
 800810c:	2b00      	cmp	r3, #0
 800810e:	4699      	mov	r9, r3
 8008110:	dc36      	bgt.n	8008180 <_printf_float+0x360>
 8008112:	f04f 0b00 	mov.w	fp, #0
 8008116:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800811a:	f104 021a 	add.w	r2, r4, #26
 800811e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008120:	9306      	str	r3, [sp, #24]
 8008122:	eba3 0309 	sub.w	r3, r3, r9
 8008126:	455b      	cmp	r3, fp
 8008128:	dc31      	bgt.n	800818e <_printf_float+0x36e>
 800812a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800812c:	459a      	cmp	sl, r3
 800812e:	dc3a      	bgt.n	80081a6 <_printf_float+0x386>
 8008130:	6823      	ldr	r3, [r4, #0]
 8008132:	07da      	lsls	r2, r3, #31
 8008134:	d437      	bmi.n	80081a6 <_printf_float+0x386>
 8008136:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008138:	ebaa 0903 	sub.w	r9, sl, r3
 800813c:	9b06      	ldr	r3, [sp, #24]
 800813e:	ebaa 0303 	sub.w	r3, sl, r3
 8008142:	4599      	cmp	r9, r3
 8008144:	bfa8      	it	ge
 8008146:	4699      	movge	r9, r3
 8008148:	f1b9 0f00 	cmp.w	r9, #0
 800814c:	dc33      	bgt.n	80081b6 <_printf_float+0x396>
 800814e:	f04f 0800 	mov.w	r8, #0
 8008152:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008156:	f104 0b1a 	add.w	fp, r4, #26
 800815a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800815c:	ebaa 0303 	sub.w	r3, sl, r3
 8008160:	eba3 0309 	sub.w	r3, r3, r9
 8008164:	4543      	cmp	r3, r8
 8008166:	f77f af79 	ble.w	800805c <_printf_float+0x23c>
 800816a:	2301      	movs	r3, #1
 800816c:	465a      	mov	r2, fp
 800816e:	4631      	mov	r1, r6
 8008170:	4628      	mov	r0, r5
 8008172:	47b8      	blx	r7
 8008174:	3001      	adds	r0, #1
 8008176:	f43f aeae 	beq.w	8007ed6 <_printf_float+0xb6>
 800817a:	f108 0801 	add.w	r8, r8, #1
 800817e:	e7ec      	b.n	800815a <_printf_float+0x33a>
 8008180:	4642      	mov	r2, r8
 8008182:	4631      	mov	r1, r6
 8008184:	4628      	mov	r0, r5
 8008186:	47b8      	blx	r7
 8008188:	3001      	adds	r0, #1
 800818a:	d1c2      	bne.n	8008112 <_printf_float+0x2f2>
 800818c:	e6a3      	b.n	8007ed6 <_printf_float+0xb6>
 800818e:	2301      	movs	r3, #1
 8008190:	4631      	mov	r1, r6
 8008192:	4628      	mov	r0, r5
 8008194:	9206      	str	r2, [sp, #24]
 8008196:	47b8      	blx	r7
 8008198:	3001      	adds	r0, #1
 800819a:	f43f ae9c 	beq.w	8007ed6 <_printf_float+0xb6>
 800819e:	9a06      	ldr	r2, [sp, #24]
 80081a0:	f10b 0b01 	add.w	fp, fp, #1
 80081a4:	e7bb      	b.n	800811e <_printf_float+0x2fe>
 80081a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80081aa:	4631      	mov	r1, r6
 80081ac:	4628      	mov	r0, r5
 80081ae:	47b8      	blx	r7
 80081b0:	3001      	adds	r0, #1
 80081b2:	d1c0      	bne.n	8008136 <_printf_float+0x316>
 80081b4:	e68f      	b.n	8007ed6 <_printf_float+0xb6>
 80081b6:	9a06      	ldr	r2, [sp, #24]
 80081b8:	464b      	mov	r3, r9
 80081ba:	4442      	add	r2, r8
 80081bc:	4631      	mov	r1, r6
 80081be:	4628      	mov	r0, r5
 80081c0:	47b8      	blx	r7
 80081c2:	3001      	adds	r0, #1
 80081c4:	d1c3      	bne.n	800814e <_printf_float+0x32e>
 80081c6:	e686      	b.n	8007ed6 <_printf_float+0xb6>
 80081c8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80081cc:	f1ba 0f01 	cmp.w	sl, #1
 80081d0:	dc01      	bgt.n	80081d6 <_printf_float+0x3b6>
 80081d2:	07db      	lsls	r3, r3, #31
 80081d4:	d536      	bpl.n	8008244 <_printf_float+0x424>
 80081d6:	2301      	movs	r3, #1
 80081d8:	4642      	mov	r2, r8
 80081da:	4631      	mov	r1, r6
 80081dc:	4628      	mov	r0, r5
 80081de:	47b8      	blx	r7
 80081e0:	3001      	adds	r0, #1
 80081e2:	f43f ae78 	beq.w	8007ed6 <_printf_float+0xb6>
 80081e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80081ea:	4631      	mov	r1, r6
 80081ec:	4628      	mov	r0, r5
 80081ee:	47b8      	blx	r7
 80081f0:	3001      	adds	r0, #1
 80081f2:	f43f ae70 	beq.w	8007ed6 <_printf_float+0xb6>
 80081f6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80081fa:	2200      	movs	r2, #0
 80081fc:	2300      	movs	r3, #0
 80081fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008202:	f7f8 fc79 	bl	8000af8 <__aeabi_dcmpeq>
 8008206:	b9c0      	cbnz	r0, 800823a <_printf_float+0x41a>
 8008208:	4653      	mov	r3, sl
 800820a:	f108 0201 	add.w	r2, r8, #1
 800820e:	4631      	mov	r1, r6
 8008210:	4628      	mov	r0, r5
 8008212:	47b8      	blx	r7
 8008214:	3001      	adds	r0, #1
 8008216:	d10c      	bne.n	8008232 <_printf_float+0x412>
 8008218:	e65d      	b.n	8007ed6 <_printf_float+0xb6>
 800821a:	2301      	movs	r3, #1
 800821c:	465a      	mov	r2, fp
 800821e:	4631      	mov	r1, r6
 8008220:	4628      	mov	r0, r5
 8008222:	47b8      	blx	r7
 8008224:	3001      	adds	r0, #1
 8008226:	f43f ae56 	beq.w	8007ed6 <_printf_float+0xb6>
 800822a:	f108 0801 	add.w	r8, r8, #1
 800822e:	45d0      	cmp	r8, sl
 8008230:	dbf3      	blt.n	800821a <_printf_float+0x3fa>
 8008232:	464b      	mov	r3, r9
 8008234:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008238:	e6df      	b.n	8007ffa <_printf_float+0x1da>
 800823a:	f04f 0800 	mov.w	r8, #0
 800823e:	f104 0b1a 	add.w	fp, r4, #26
 8008242:	e7f4      	b.n	800822e <_printf_float+0x40e>
 8008244:	2301      	movs	r3, #1
 8008246:	4642      	mov	r2, r8
 8008248:	e7e1      	b.n	800820e <_printf_float+0x3ee>
 800824a:	2301      	movs	r3, #1
 800824c:	464a      	mov	r2, r9
 800824e:	4631      	mov	r1, r6
 8008250:	4628      	mov	r0, r5
 8008252:	47b8      	blx	r7
 8008254:	3001      	adds	r0, #1
 8008256:	f43f ae3e 	beq.w	8007ed6 <_printf_float+0xb6>
 800825a:	f108 0801 	add.w	r8, r8, #1
 800825e:	68e3      	ldr	r3, [r4, #12]
 8008260:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008262:	1a5b      	subs	r3, r3, r1
 8008264:	4543      	cmp	r3, r8
 8008266:	dcf0      	bgt.n	800824a <_printf_float+0x42a>
 8008268:	e6fc      	b.n	8008064 <_printf_float+0x244>
 800826a:	f04f 0800 	mov.w	r8, #0
 800826e:	f104 0919 	add.w	r9, r4, #25
 8008272:	e7f4      	b.n	800825e <_printf_float+0x43e>

08008274 <_printf_common>:
 8008274:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008278:	4616      	mov	r6, r2
 800827a:	4698      	mov	r8, r3
 800827c:	688a      	ldr	r2, [r1, #8]
 800827e:	690b      	ldr	r3, [r1, #16]
 8008280:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008284:	4293      	cmp	r3, r2
 8008286:	bfb8      	it	lt
 8008288:	4613      	movlt	r3, r2
 800828a:	6033      	str	r3, [r6, #0]
 800828c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008290:	4607      	mov	r7, r0
 8008292:	460c      	mov	r4, r1
 8008294:	b10a      	cbz	r2, 800829a <_printf_common+0x26>
 8008296:	3301      	adds	r3, #1
 8008298:	6033      	str	r3, [r6, #0]
 800829a:	6823      	ldr	r3, [r4, #0]
 800829c:	0699      	lsls	r1, r3, #26
 800829e:	bf42      	ittt	mi
 80082a0:	6833      	ldrmi	r3, [r6, #0]
 80082a2:	3302      	addmi	r3, #2
 80082a4:	6033      	strmi	r3, [r6, #0]
 80082a6:	6825      	ldr	r5, [r4, #0]
 80082a8:	f015 0506 	ands.w	r5, r5, #6
 80082ac:	d106      	bne.n	80082bc <_printf_common+0x48>
 80082ae:	f104 0a19 	add.w	sl, r4, #25
 80082b2:	68e3      	ldr	r3, [r4, #12]
 80082b4:	6832      	ldr	r2, [r6, #0]
 80082b6:	1a9b      	subs	r3, r3, r2
 80082b8:	42ab      	cmp	r3, r5
 80082ba:	dc26      	bgt.n	800830a <_printf_common+0x96>
 80082bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80082c0:	6822      	ldr	r2, [r4, #0]
 80082c2:	3b00      	subs	r3, #0
 80082c4:	bf18      	it	ne
 80082c6:	2301      	movne	r3, #1
 80082c8:	0692      	lsls	r2, r2, #26
 80082ca:	d42b      	bmi.n	8008324 <_printf_common+0xb0>
 80082cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80082d0:	4641      	mov	r1, r8
 80082d2:	4638      	mov	r0, r7
 80082d4:	47c8      	blx	r9
 80082d6:	3001      	adds	r0, #1
 80082d8:	d01e      	beq.n	8008318 <_printf_common+0xa4>
 80082da:	6823      	ldr	r3, [r4, #0]
 80082dc:	6922      	ldr	r2, [r4, #16]
 80082de:	f003 0306 	and.w	r3, r3, #6
 80082e2:	2b04      	cmp	r3, #4
 80082e4:	bf02      	ittt	eq
 80082e6:	68e5      	ldreq	r5, [r4, #12]
 80082e8:	6833      	ldreq	r3, [r6, #0]
 80082ea:	1aed      	subeq	r5, r5, r3
 80082ec:	68a3      	ldr	r3, [r4, #8]
 80082ee:	bf0c      	ite	eq
 80082f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80082f4:	2500      	movne	r5, #0
 80082f6:	4293      	cmp	r3, r2
 80082f8:	bfc4      	itt	gt
 80082fa:	1a9b      	subgt	r3, r3, r2
 80082fc:	18ed      	addgt	r5, r5, r3
 80082fe:	2600      	movs	r6, #0
 8008300:	341a      	adds	r4, #26
 8008302:	42b5      	cmp	r5, r6
 8008304:	d11a      	bne.n	800833c <_printf_common+0xc8>
 8008306:	2000      	movs	r0, #0
 8008308:	e008      	b.n	800831c <_printf_common+0xa8>
 800830a:	2301      	movs	r3, #1
 800830c:	4652      	mov	r2, sl
 800830e:	4641      	mov	r1, r8
 8008310:	4638      	mov	r0, r7
 8008312:	47c8      	blx	r9
 8008314:	3001      	adds	r0, #1
 8008316:	d103      	bne.n	8008320 <_printf_common+0xac>
 8008318:	f04f 30ff 	mov.w	r0, #4294967295
 800831c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008320:	3501      	adds	r5, #1
 8008322:	e7c6      	b.n	80082b2 <_printf_common+0x3e>
 8008324:	18e1      	adds	r1, r4, r3
 8008326:	1c5a      	adds	r2, r3, #1
 8008328:	2030      	movs	r0, #48	@ 0x30
 800832a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800832e:	4422      	add	r2, r4
 8008330:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008334:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008338:	3302      	adds	r3, #2
 800833a:	e7c7      	b.n	80082cc <_printf_common+0x58>
 800833c:	2301      	movs	r3, #1
 800833e:	4622      	mov	r2, r4
 8008340:	4641      	mov	r1, r8
 8008342:	4638      	mov	r0, r7
 8008344:	47c8      	blx	r9
 8008346:	3001      	adds	r0, #1
 8008348:	d0e6      	beq.n	8008318 <_printf_common+0xa4>
 800834a:	3601      	adds	r6, #1
 800834c:	e7d9      	b.n	8008302 <_printf_common+0x8e>
	...

08008350 <_printf_i>:
 8008350:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008354:	7e0f      	ldrb	r7, [r1, #24]
 8008356:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008358:	2f78      	cmp	r7, #120	@ 0x78
 800835a:	4691      	mov	r9, r2
 800835c:	4680      	mov	r8, r0
 800835e:	460c      	mov	r4, r1
 8008360:	469a      	mov	sl, r3
 8008362:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008366:	d807      	bhi.n	8008378 <_printf_i+0x28>
 8008368:	2f62      	cmp	r7, #98	@ 0x62
 800836a:	d80a      	bhi.n	8008382 <_printf_i+0x32>
 800836c:	2f00      	cmp	r7, #0
 800836e:	f000 80d2 	beq.w	8008516 <_printf_i+0x1c6>
 8008372:	2f58      	cmp	r7, #88	@ 0x58
 8008374:	f000 80b9 	beq.w	80084ea <_printf_i+0x19a>
 8008378:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800837c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008380:	e03a      	b.n	80083f8 <_printf_i+0xa8>
 8008382:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008386:	2b15      	cmp	r3, #21
 8008388:	d8f6      	bhi.n	8008378 <_printf_i+0x28>
 800838a:	a101      	add	r1, pc, #4	@ (adr r1, 8008390 <_printf_i+0x40>)
 800838c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008390:	080083e9 	.word	0x080083e9
 8008394:	080083fd 	.word	0x080083fd
 8008398:	08008379 	.word	0x08008379
 800839c:	08008379 	.word	0x08008379
 80083a0:	08008379 	.word	0x08008379
 80083a4:	08008379 	.word	0x08008379
 80083a8:	080083fd 	.word	0x080083fd
 80083ac:	08008379 	.word	0x08008379
 80083b0:	08008379 	.word	0x08008379
 80083b4:	08008379 	.word	0x08008379
 80083b8:	08008379 	.word	0x08008379
 80083bc:	080084fd 	.word	0x080084fd
 80083c0:	08008427 	.word	0x08008427
 80083c4:	080084b7 	.word	0x080084b7
 80083c8:	08008379 	.word	0x08008379
 80083cc:	08008379 	.word	0x08008379
 80083d0:	0800851f 	.word	0x0800851f
 80083d4:	08008379 	.word	0x08008379
 80083d8:	08008427 	.word	0x08008427
 80083dc:	08008379 	.word	0x08008379
 80083e0:	08008379 	.word	0x08008379
 80083e4:	080084bf 	.word	0x080084bf
 80083e8:	6833      	ldr	r3, [r6, #0]
 80083ea:	1d1a      	adds	r2, r3, #4
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	6032      	str	r2, [r6, #0]
 80083f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80083f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80083f8:	2301      	movs	r3, #1
 80083fa:	e09d      	b.n	8008538 <_printf_i+0x1e8>
 80083fc:	6833      	ldr	r3, [r6, #0]
 80083fe:	6820      	ldr	r0, [r4, #0]
 8008400:	1d19      	adds	r1, r3, #4
 8008402:	6031      	str	r1, [r6, #0]
 8008404:	0606      	lsls	r6, r0, #24
 8008406:	d501      	bpl.n	800840c <_printf_i+0xbc>
 8008408:	681d      	ldr	r5, [r3, #0]
 800840a:	e003      	b.n	8008414 <_printf_i+0xc4>
 800840c:	0645      	lsls	r5, r0, #25
 800840e:	d5fb      	bpl.n	8008408 <_printf_i+0xb8>
 8008410:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008414:	2d00      	cmp	r5, #0
 8008416:	da03      	bge.n	8008420 <_printf_i+0xd0>
 8008418:	232d      	movs	r3, #45	@ 0x2d
 800841a:	426d      	negs	r5, r5
 800841c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008420:	4859      	ldr	r0, [pc, #356]	@ (8008588 <_printf_i+0x238>)
 8008422:	230a      	movs	r3, #10
 8008424:	e011      	b.n	800844a <_printf_i+0xfa>
 8008426:	6821      	ldr	r1, [r4, #0]
 8008428:	6833      	ldr	r3, [r6, #0]
 800842a:	0608      	lsls	r0, r1, #24
 800842c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008430:	d402      	bmi.n	8008438 <_printf_i+0xe8>
 8008432:	0649      	lsls	r1, r1, #25
 8008434:	bf48      	it	mi
 8008436:	b2ad      	uxthmi	r5, r5
 8008438:	2f6f      	cmp	r7, #111	@ 0x6f
 800843a:	4853      	ldr	r0, [pc, #332]	@ (8008588 <_printf_i+0x238>)
 800843c:	6033      	str	r3, [r6, #0]
 800843e:	bf14      	ite	ne
 8008440:	230a      	movne	r3, #10
 8008442:	2308      	moveq	r3, #8
 8008444:	2100      	movs	r1, #0
 8008446:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800844a:	6866      	ldr	r6, [r4, #4]
 800844c:	60a6      	str	r6, [r4, #8]
 800844e:	2e00      	cmp	r6, #0
 8008450:	bfa2      	ittt	ge
 8008452:	6821      	ldrge	r1, [r4, #0]
 8008454:	f021 0104 	bicge.w	r1, r1, #4
 8008458:	6021      	strge	r1, [r4, #0]
 800845a:	b90d      	cbnz	r5, 8008460 <_printf_i+0x110>
 800845c:	2e00      	cmp	r6, #0
 800845e:	d04b      	beq.n	80084f8 <_printf_i+0x1a8>
 8008460:	4616      	mov	r6, r2
 8008462:	fbb5 f1f3 	udiv	r1, r5, r3
 8008466:	fb03 5711 	mls	r7, r3, r1, r5
 800846a:	5dc7      	ldrb	r7, [r0, r7]
 800846c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008470:	462f      	mov	r7, r5
 8008472:	42bb      	cmp	r3, r7
 8008474:	460d      	mov	r5, r1
 8008476:	d9f4      	bls.n	8008462 <_printf_i+0x112>
 8008478:	2b08      	cmp	r3, #8
 800847a:	d10b      	bne.n	8008494 <_printf_i+0x144>
 800847c:	6823      	ldr	r3, [r4, #0]
 800847e:	07df      	lsls	r7, r3, #31
 8008480:	d508      	bpl.n	8008494 <_printf_i+0x144>
 8008482:	6923      	ldr	r3, [r4, #16]
 8008484:	6861      	ldr	r1, [r4, #4]
 8008486:	4299      	cmp	r1, r3
 8008488:	bfde      	ittt	le
 800848a:	2330      	movle	r3, #48	@ 0x30
 800848c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008490:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008494:	1b92      	subs	r2, r2, r6
 8008496:	6122      	str	r2, [r4, #16]
 8008498:	f8cd a000 	str.w	sl, [sp]
 800849c:	464b      	mov	r3, r9
 800849e:	aa03      	add	r2, sp, #12
 80084a0:	4621      	mov	r1, r4
 80084a2:	4640      	mov	r0, r8
 80084a4:	f7ff fee6 	bl	8008274 <_printf_common>
 80084a8:	3001      	adds	r0, #1
 80084aa:	d14a      	bne.n	8008542 <_printf_i+0x1f2>
 80084ac:	f04f 30ff 	mov.w	r0, #4294967295
 80084b0:	b004      	add	sp, #16
 80084b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084b6:	6823      	ldr	r3, [r4, #0]
 80084b8:	f043 0320 	orr.w	r3, r3, #32
 80084bc:	6023      	str	r3, [r4, #0]
 80084be:	4833      	ldr	r0, [pc, #204]	@ (800858c <_printf_i+0x23c>)
 80084c0:	2778      	movs	r7, #120	@ 0x78
 80084c2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80084c6:	6823      	ldr	r3, [r4, #0]
 80084c8:	6831      	ldr	r1, [r6, #0]
 80084ca:	061f      	lsls	r7, r3, #24
 80084cc:	f851 5b04 	ldr.w	r5, [r1], #4
 80084d0:	d402      	bmi.n	80084d8 <_printf_i+0x188>
 80084d2:	065f      	lsls	r7, r3, #25
 80084d4:	bf48      	it	mi
 80084d6:	b2ad      	uxthmi	r5, r5
 80084d8:	6031      	str	r1, [r6, #0]
 80084da:	07d9      	lsls	r1, r3, #31
 80084dc:	bf44      	itt	mi
 80084de:	f043 0320 	orrmi.w	r3, r3, #32
 80084e2:	6023      	strmi	r3, [r4, #0]
 80084e4:	b11d      	cbz	r5, 80084ee <_printf_i+0x19e>
 80084e6:	2310      	movs	r3, #16
 80084e8:	e7ac      	b.n	8008444 <_printf_i+0xf4>
 80084ea:	4827      	ldr	r0, [pc, #156]	@ (8008588 <_printf_i+0x238>)
 80084ec:	e7e9      	b.n	80084c2 <_printf_i+0x172>
 80084ee:	6823      	ldr	r3, [r4, #0]
 80084f0:	f023 0320 	bic.w	r3, r3, #32
 80084f4:	6023      	str	r3, [r4, #0]
 80084f6:	e7f6      	b.n	80084e6 <_printf_i+0x196>
 80084f8:	4616      	mov	r6, r2
 80084fa:	e7bd      	b.n	8008478 <_printf_i+0x128>
 80084fc:	6833      	ldr	r3, [r6, #0]
 80084fe:	6825      	ldr	r5, [r4, #0]
 8008500:	6961      	ldr	r1, [r4, #20]
 8008502:	1d18      	adds	r0, r3, #4
 8008504:	6030      	str	r0, [r6, #0]
 8008506:	062e      	lsls	r6, r5, #24
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	d501      	bpl.n	8008510 <_printf_i+0x1c0>
 800850c:	6019      	str	r1, [r3, #0]
 800850e:	e002      	b.n	8008516 <_printf_i+0x1c6>
 8008510:	0668      	lsls	r0, r5, #25
 8008512:	d5fb      	bpl.n	800850c <_printf_i+0x1bc>
 8008514:	8019      	strh	r1, [r3, #0]
 8008516:	2300      	movs	r3, #0
 8008518:	6123      	str	r3, [r4, #16]
 800851a:	4616      	mov	r6, r2
 800851c:	e7bc      	b.n	8008498 <_printf_i+0x148>
 800851e:	6833      	ldr	r3, [r6, #0]
 8008520:	1d1a      	adds	r2, r3, #4
 8008522:	6032      	str	r2, [r6, #0]
 8008524:	681e      	ldr	r6, [r3, #0]
 8008526:	6862      	ldr	r2, [r4, #4]
 8008528:	2100      	movs	r1, #0
 800852a:	4630      	mov	r0, r6
 800852c:	f7f7 fe68 	bl	8000200 <memchr>
 8008530:	b108      	cbz	r0, 8008536 <_printf_i+0x1e6>
 8008532:	1b80      	subs	r0, r0, r6
 8008534:	6060      	str	r0, [r4, #4]
 8008536:	6863      	ldr	r3, [r4, #4]
 8008538:	6123      	str	r3, [r4, #16]
 800853a:	2300      	movs	r3, #0
 800853c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008540:	e7aa      	b.n	8008498 <_printf_i+0x148>
 8008542:	6923      	ldr	r3, [r4, #16]
 8008544:	4632      	mov	r2, r6
 8008546:	4649      	mov	r1, r9
 8008548:	4640      	mov	r0, r8
 800854a:	47d0      	blx	sl
 800854c:	3001      	adds	r0, #1
 800854e:	d0ad      	beq.n	80084ac <_printf_i+0x15c>
 8008550:	6823      	ldr	r3, [r4, #0]
 8008552:	079b      	lsls	r3, r3, #30
 8008554:	d413      	bmi.n	800857e <_printf_i+0x22e>
 8008556:	68e0      	ldr	r0, [r4, #12]
 8008558:	9b03      	ldr	r3, [sp, #12]
 800855a:	4298      	cmp	r0, r3
 800855c:	bfb8      	it	lt
 800855e:	4618      	movlt	r0, r3
 8008560:	e7a6      	b.n	80084b0 <_printf_i+0x160>
 8008562:	2301      	movs	r3, #1
 8008564:	4632      	mov	r2, r6
 8008566:	4649      	mov	r1, r9
 8008568:	4640      	mov	r0, r8
 800856a:	47d0      	blx	sl
 800856c:	3001      	adds	r0, #1
 800856e:	d09d      	beq.n	80084ac <_printf_i+0x15c>
 8008570:	3501      	adds	r5, #1
 8008572:	68e3      	ldr	r3, [r4, #12]
 8008574:	9903      	ldr	r1, [sp, #12]
 8008576:	1a5b      	subs	r3, r3, r1
 8008578:	42ab      	cmp	r3, r5
 800857a:	dcf2      	bgt.n	8008562 <_printf_i+0x212>
 800857c:	e7eb      	b.n	8008556 <_printf_i+0x206>
 800857e:	2500      	movs	r5, #0
 8008580:	f104 0619 	add.w	r6, r4, #25
 8008584:	e7f5      	b.n	8008572 <_printf_i+0x222>
 8008586:	bf00      	nop
 8008588:	0800ab7e 	.word	0x0800ab7e
 800858c:	0800ab8f 	.word	0x0800ab8f

08008590 <std>:
 8008590:	2300      	movs	r3, #0
 8008592:	b510      	push	{r4, lr}
 8008594:	4604      	mov	r4, r0
 8008596:	e9c0 3300 	strd	r3, r3, [r0]
 800859a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800859e:	6083      	str	r3, [r0, #8]
 80085a0:	8181      	strh	r1, [r0, #12]
 80085a2:	6643      	str	r3, [r0, #100]	@ 0x64
 80085a4:	81c2      	strh	r2, [r0, #14]
 80085a6:	6183      	str	r3, [r0, #24]
 80085a8:	4619      	mov	r1, r3
 80085aa:	2208      	movs	r2, #8
 80085ac:	305c      	adds	r0, #92	@ 0x5c
 80085ae:	f000 fa07 	bl	80089c0 <memset>
 80085b2:	4b0d      	ldr	r3, [pc, #52]	@ (80085e8 <std+0x58>)
 80085b4:	6263      	str	r3, [r4, #36]	@ 0x24
 80085b6:	4b0d      	ldr	r3, [pc, #52]	@ (80085ec <std+0x5c>)
 80085b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80085ba:	4b0d      	ldr	r3, [pc, #52]	@ (80085f0 <std+0x60>)
 80085bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80085be:	4b0d      	ldr	r3, [pc, #52]	@ (80085f4 <std+0x64>)
 80085c0:	6323      	str	r3, [r4, #48]	@ 0x30
 80085c2:	4b0d      	ldr	r3, [pc, #52]	@ (80085f8 <std+0x68>)
 80085c4:	6224      	str	r4, [r4, #32]
 80085c6:	429c      	cmp	r4, r3
 80085c8:	d006      	beq.n	80085d8 <std+0x48>
 80085ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80085ce:	4294      	cmp	r4, r2
 80085d0:	d002      	beq.n	80085d8 <std+0x48>
 80085d2:	33d0      	adds	r3, #208	@ 0xd0
 80085d4:	429c      	cmp	r4, r3
 80085d6:	d105      	bne.n	80085e4 <std+0x54>
 80085d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80085dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80085e0:	f000 ba6a 	b.w	8008ab8 <__retarget_lock_init_recursive>
 80085e4:	bd10      	pop	{r4, pc}
 80085e6:	bf00      	nop
 80085e8:	08008811 	.word	0x08008811
 80085ec:	08008833 	.word	0x08008833
 80085f0:	0800886b 	.word	0x0800886b
 80085f4:	0800888f 	.word	0x0800888f
 80085f8:	2002f360 	.word	0x2002f360

080085fc <stdio_exit_handler>:
 80085fc:	4a02      	ldr	r2, [pc, #8]	@ (8008608 <stdio_exit_handler+0xc>)
 80085fe:	4903      	ldr	r1, [pc, #12]	@ (800860c <stdio_exit_handler+0x10>)
 8008600:	4803      	ldr	r0, [pc, #12]	@ (8008610 <stdio_exit_handler+0x14>)
 8008602:	f000 b869 	b.w	80086d8 <_fwalk_sglue>
 8008606:	bf00      	nop
 8008608:	2000000c 	.word	0x2000000c
 800860c:	0800a415 	.word	0x0800a415
 8008610:	2000001c 	.word	0x2000001c

08008614 <cleanup_stdio>:
 8008614:	6841      	ldr	r1, [r0, #4]
 8008616:	4b0c      	ldr	r3, [pc, #48]	@ (8008648 <cleanup_stdio+0x34>)
 8008618:	4299      	cmp	r1, r3
 800861a:	b510      	push	{r4, lr}
 800861c:	4604      	mov	r4, r0
 800861e:	d001      	beq.n	8008624 <cleanup_stdio+0x10>
 8008620:	f001 fef8 	bl	800a414 <_fflush_r>
 8008624:	68a1      	ldr	r1, [r4, #8]
 8008626:	4b09      	ldr	r3, [pc, #36]	@ (800864c <cleanup_stdio+0x38>)
 8008628:	4299      	cmp	r1, r3
 800862a:	d002      	beq.n	8008632 <cleanup_stdio+0x1e>
 800862c:	4620      	mov	r0, r4
 800862e:	f001 fef1 	bl	800a414 <_fflush_r>
 8008632:	68e1      	ldr	r1, [r4, #12]
 8008634:	4b06      	ldr	r3, [pc, #24]	@ (8008650 <cleanup_stdio+0x3c>)
 8008636:	4299      	cmp	r1, r3
 8008638:	d004      	beq.n	8008644 <cleanup_stdio+0x30>
 800863a:	4620      	mov	r0, r4
 800863c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008640:	f001 bee8 	b.w	800a414 <_fflush_r>
 8008644:	bd10      	pop	{r4, pc}
 8008646:	bf00      	nop
 8008648:	2002f360 	.word	0x2002f360
 800864c:	2002f3c8 	.word	0x2002f3c8
 8008650:	2002f430 	.word	0x2002f430

08008654 <global_stdio_init.part.0>:
 8008654:	b510      	push	{r4, lr}
 8008656:	4b0b      	ldr	r3, [pc, #44]	@ (8008684 <global_stdio_init.part.0+0x30>)
 8008658:	4c0b      	ldr	r4, [pc, #44]	@ (8008688 <global_stdio_init.part.0+0x34>)
 800865a:	4a0c      	ldr	r2, [pc, #48]	@ (800868c <global_stdio_init.part.0+0x38>)
 800865c:	601a      	str	r2, [r3, #0]
 800865e:	4620      	mov	r0, r4
 8008660:	2200      	movs	r2, #0
 8008662:	2104      	movs	r1, #4
 8008664:	f7ff ff94 	bl	8008590 <std>
 8008668:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800866c:	2201      	movs	r2, #1
 800866e:	2109      	movs	r1, #9
 8008670:	f7ff ff8e 	bl	8008590 <std>
 8008674:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008678:	2202      	movs	r2, #2
 800867a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800867e:	2112      	movs	r1, #18
 8008680:	f7ff bf86 	b.w	8008590 <std>
 8008684:	2002f498 	.word	0x2002f498
 8008688:	2002f360 	.word	0x2002f360
 800868c:	080085fd 	.word	0x080085fd

08008690 <__sfp_lock_acquire>:
 8008690:	4801      	ldr	r0, [pc, #4]	@ (8008698 <__sfp_lock_acquire+0x8>)
 8008692:	f000 ba12 	b.w	8008aba <__retarget_lock_acquire_recursive>
 8008696:	bf00      	nop
 8008698:	2002f4a1 	.word	0x2002f4a1

0800869c <__sfp_lock_release>:
 800869c:	4801      	ldr	r0, [pc, #4]	@ (80086a4 <__sfp_lock_release+0x8>)
 800869e:	f000 ba0d 	b.w	8008abc <__retarget_lock_release_recursive>
 80086a2:	bf00      	nop
 80086a4:	2002f4a1 	.word	0x2002f4a1

080086a8 <__sinit>:
 80086a8:	b510      	push	{r4, lr}
 80086aa:	4604      	mov	r4, r0
 80086ac:	f7ff fff0 	bl	8008690 <__sfp_lock_acquire>
 80086b0:	6a23      	ldr	r3, [r4, #32]
 80086b2:	b11b      	cbz	r3, 80086bc <__sinit+0x14>
 80086b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086b8:	f7ff bff0 	b.w	800869c <__sfp_lock_release>
 80086bc:	4b04      	ldr	r3, [pc, #16]	@ (80086d0 <__sinit+0x28>)
 80086be:	6223      	str	r3, [r4, #32]
 80086c0:	4b04      	ldr	r3, [pc, #16]	@ (80086d4 <__sinit+0x2c>)
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d1f5      	bne.n	80086b4 <__sinit+0xc>
 80086c8:	f7ff ffc4 	bl	8008654 <global_stdio_init.part.0>
 80086cc:	e7f2      	b.n	80086b4 <__sinit+0xc>
 80086ce:	bf00      	nop
 80086d0:	08008615 	.word	0x08008615
 80086d4:	2002f498 	.word	0x2002f498

080086d8 <_fwalk_sglue>:
 80086d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086dc:	4607      	mov	r7, r0
 80086de:	4688      	mov	r8, r1
 80086e0:	4614      	mov	r4, r2
 80086e2:	2600      	movs	r6, #0
 80086e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80086e8:	f1b9 0901 	subs.w	r9, r9, #1
 80086ec:	d505      	bpl.n	80086fa <_fwalk_sglue+0x22>
 80086ee:	6824      	ldr	r4, [r4, #0]
 80086f0:	2c00      	cmp	r4, #0
 80086f2:	d1f7      	bne.n	80086e4 <_fwalk_sglue+0xc>
 80086f4:	4630      	mov	r0, r6
 80086f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086fa:	89ab      	ldrh	r3, [r5, #12]
 80086fc:	2b01      	cmp	r3, #1
 80086fe:	d907      	bls.n	8008710 <_fwalk_sglue+0x38>
 8008700:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008704:	3301      	adds	r3, #1
 8008706:	d003      	beq.n	8008710 <_fwalk_sglue+0x38>
 8008708:	4629      	mov	r1, r5
 800870a:	4638      	mov	r0, r7
 800870c:	47c0      	blx	r8
 800870e:	4306      	orrs	r6, r0
 8008710:	3568      	adds	r5, #104	@ 0x68
 8008712:	e7e9      	b.n	80086e8 <_fwalk_sglue+0x10>

08008714 <_puts_r>:
 8008714:	6a03      	ldr	r3, [r0, #32]
 8008716:	b570      	push	{r4, r5, r6, lr}
 8008718:	6884      	ldr	r4, [r0, #8]
 800871a:	4605      	mov	r5, r0
 800871c:	460e      	mov	r6, r1
 800871e:	b90b      	cbnz	r3, 8008724 <_puts_r+0x10>
 8008720:	f7ff ffc2 	bl	80086a8 <__sinit>
 8008724:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008726:	07db      	lsls	r3, r3, #31
 8008728:	d405      	bmi.n	8008736 <_puts_r+0x22>
 800872a:	89a3      	ldrh	r3, [r4, #12]
 800872c:	0598      	lsls	r0, r3, #22
 800872e:	d402      	bmi.n	8008736 <_puts_r+0x22>
 8008730:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008732:	f000 f9c2 	bl	8008aba <__retarget_lock_acquire_recursive>
 8008736:	89a3      	ldrh	r3, [r4, #12]
 8008738:	0719      	lsls	r1, r3, #28
 800873a:	d502      	bpl.n	8008742 <_puts_r+0x2e>
 800873c:	6923      	ldr	r3, [r4, #16]
 800873e:	2b00      	cmp	r3, #0
 8008740:	d135      	bne.n	80087ae <_puts_r+0x9a>
 8008742:	4621      	mov	r1, r4
 8008744:	4628      	mov	r0, r5
 8008746:	f000 f8e5 	bl	8008914 <__swsetup_r>
 800874a:	b380      	cbz	r0, 80087ae <_puts_r+0x9a>
 800874c:	f04f 35ff 	mov.w	r5, #4294967295
 8008750:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008752:	07da      	lsls	r2, r3, #31
 8008754:	d405      	bmi.n	8008762 <_puts_r+0x4e>
 8008756:	89a3      	ldrh	r3, [r4, #12]
 8008758:	059b      	lsls	r3, r3, #22
 800875a:	d402      	bmi.n	8008762 <_puts_r+0x4e>
 800875c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800875e:	f000 f9ad 	bl	8008abc <__retarget_lock_release_recursive>
 8008762:	4628      	mov	r0, r5
 8008764:	bd70      	pop	{r4, r5, r6, pc}
 8008766:	2b00      	cmp	r3, #0
 8008768:	da04      	bge.n	8008774 <_puts_r+0x60>
 800876a:	69a2      	ldr	r2, [r4, #24]
 800876c:	429a      	cmp	r2, r3
 800876e:	dc17      	bgt.n	80087a0 <_puts_r+0x8c>
 8008770:	290a      	cmp	r1, #10
 8008772:	d015      	beq.n	80087a0 <_puts_r+0x8c>
 8008774:	6823      	ldr	r3, [r4, #0]
 8008776:	1c5a      	adds	r2, r3, #1
 8008778:	6022      	str	r2, [r4, #0]
 800877a:	7019      	strb	r1, [r3, #0]
 800877c:	68a3      	ldr	r3, [r4, #8]
 800877e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008782:	3b01      	subs	r3, #1
 8008784:	60a3      	str	r3, [r4, #8]
 8008786:	2900      	cmp	r1, #0
 8008788:	d1ed      	bne.n	8008766 <_puts_r+0x52>
 800878a:	2b00      	cmp	r3, #0
 800878c:	da11      	bge.n	80087b2 <_puts_r+0x9e>
 800878e:	4622      	mov	r2, r4
 8008790:	210a      	movs	r1, #10
 8008792:	4628      	mov	r0, r5
 8008794:	f000 f87f 	bl	8008896 <__swbuf_r>
 8008798:	3001      	adds	r0, #1
 800879a:	d0d7      	beq.n	800874c <_puts_r+0x38>
 800879c:	250a      	movs	r5, #10
 800879e:	e7d7      	b.n	8008750 <_puts_r+0x3c>
 80087a0:	4622      	mov	r2, r4
 80087a2:	4628      	mov	r0, r5
 80087a4:	f000 f877 	bl	8008896 <__swbuf_r>
 80087a8:	3001      	adds	r0, #1
 80087aa:	d1e7      	bne.n	800877c <_puts_r+0x68>
 80087ac:	e7ce      	b.n	800874c <_puts_r+0x38>
 80087ae:	3e01      	subs	r6, #1
 80087b0:	e7e4      	b.n	800877c <_puts_r+0x68>
 80087b2:	6823      	ldr	r3, [r4, #0]
 80087b4:	1c5a      	adds	r2, r3, #1
 80087b6:	6022      	str	r2, [r4, #0]
 80087b8:	220a      	movs	r2, #10
 80087ba:	701a      	strb	r2, [r3, #0]
 80087bc:	e7ee      	b.n	800879c <_puts_r+0x88>
	...

080087c0 <puts>:
 80087c0:	4b02      	ldr	r3, [pc, #8]	@ (80087cc <puts+0xc>)
 80087c2:	4601      	mov	r1, r0
 80087c4:	6818      	ldr	r0, [r3, #0]
 80087c6:	f7ff bfa5 	b.w	8008714 <_puts_r>
 80087ca:	bf00      	nop
 80087cc:	20000018 	.word	0x20000018

080087d0 <siprintf>:
 80087d0:	b40e      	push	{r1, r2, r3}
 80087d2:	b500      	push	{lr}
 80087d4:	b09c      	sub	sp, #112	@ 0x70
 80087d6:	ab1d      	add	r3, sp, #116	@ 0x74
 80087d8:	9002      	str	r0, [sp, #8]
 80087da:	9006      	str	r0, [sp, #24]
 80087dc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80087e0:	4809      	ldr	r0, [pc, #36]	@ (8008808 <siprintf+0x38>)
 80087e2:	9107      	str	r1, [sp, #28]
 80087e4:	9104      	str	r1, [sp, #16]
 80087e6:	4909      	ldr	r1, [pc, #36]	@ (800880c <siprintf+0x3c>)
 80087e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80087ec:	9105      	str	r1, [sp, #20]
 80087ee:	6800      	ldr	r0, [r0, #0]
 80087f0:	9301      	str	r3, [sp, #4]
 80087f2:	a902      	add	r1, sp, #8
 80087f4:	f001 fc8e 	bl	800a114 <_svfiprintf_r>
 80087f8:	9b02      	ldr	r3, [sp, #8]
 80087fa:	2200      	movs	r2, #0
 80087fc:	701a      	strb	r2, [r3, #0]
 80087fe:	b01c      	add	sp, #112	@ 0x70
 8008800:	f85d eb04 	ldr.w	lr, [sp], #4
 8008804:	b003      	add	sp, #12
 8008806:	4770      	bx	lr
 8008808:	20000018 	.word	0x20000018
 800880c:	ffff0208 	.word	0xffff0208

08008810 <__sread>:
 8008810:	b510      	push	{r4, lr}
 8008812:	460c      	mov	r4, r1
 8008814:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008818:	f000 f900 	bl	8008a1c <_read_r>
 800881c:	2800      	cmp	r0, #0
 800881e:	bfab      	itete	ge
 8008820:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008822:	89a3      	ldrhlt	r3, [r4, #12]
 8008824:	181b      	addge	r3, r3, r0
 8008826:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800882a:	bfac      	ite	ge
 800882c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800882e:	81a3      	strhlt	r3, [r4, #12]
 8008830:	bd10      	pop	{r4, pc}

08008832 <__swrite>:
 8008832:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008836:	461f      	mov	r7, r3
 8008838:	898b      	ldrh	r3, [r1, #12]
 800883a:	05db      	lsls	r3, r3, #23
 800883c:	4605      	mov	r5, r0
 800883e:	460c      	mov	r4, r1
 8008840:	4616      	mov	r6, r2
 8008842:	d505      	bpl.n	8008850 <__swrite+0x1e>
 8008844:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008848:	2302      	movs	r3, #2
 800884a:	2200      	movs	r2, #0
 800884c:	f000 f8d4 	bl	80089f8 <_lseek_r>
 8008850:	89a3      	ldrh	r3, [r4, #12]
 8008852:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008856:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800885a:	81a3      	strh	r3, [r4, #12]
 800885c:	4632      	mov	r2, r6
 800885e:	463b      	mov	r3, r7
 8008860:	4628      	mov	r0, r5
 8008862:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008866:	f000 b8eb 	b.w	8008a40 <_write_r>

0800886a <__sseek>:
 800886a:	b510      	push	{r4, lr}
 800886c:	460c      	mov	r4, r1
 800886e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008872:	f000 f8c1 	bl	80089f8 <_lseek_r>
 8008876:	1c43      	adds	r3, r0, #1
 8008878:	89a3      	ldrh	r3, [r4, #12]
 800887a:	bf15      	itete	ne
 800887c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800887e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008882:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008886:	81a3      	strheq	r3, [r4, #12]
 8008888:	bf18      	it	ne
 800888a:	81a3      	strhne	r3, [r4, #12]
 800888c:	bd10      	pop	{r4, pc}

0800888e <__sclose>:
 800888e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008892:	f000 b8a1 	b.w	80089d8 <_close_r>

08008896 <__swbuf_r>:
 8008896:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008898:	460e      	mov	r6, r1
 800889a:	4614      	mov	r4, r2
 800889c:	4605      	mov	r5, r0
 800889e:	b118      	cbz	r0, 80088a8 <__swbuf_r+0x12>
 80088a0:	6a03      	ldr	r3, [r0, #32]
 80088a2:	b90b      	cbnz	r3, 80088a8 <__swbuf_r+0x12>
 80088a4:	f7ff ff00 	bl	80086a8 <__sinit>
 80088a8:	69a3      	ldr	r3, [r4, #24]
 80088aa:	60a3      	str	r3, [r4, #8]
 80088ac:	89a3      	ldrh	r3, [r4, #12]
 80088ae:	071a      	lsls	r2, r3, #28
 80088b0:	d501      	bpl.n	80088b6 <__swbuf_r+0x20>
 80088b2:	6923      	ldr	r3, [r4, #16]
 80088b4:	b943      	cbnz	r3, 80088c8 <__swbuf_r+0x32>
 80088b6:	4621      	mov	r1, r4
 80088b8:	4628      	mov	r0, r5
 80088ba:	f000 f82b 	bl	8008914 <__swsetup_r>
 80088be:	b118      	cbz	r0, 80088c8 <__swbuf_r+0x32>
 80088c0:	f04f 37ff 	mov.w	r7, #4294967295
 80088c4:	4638      	mov	r0, r7
 80088c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088c8:	6823      	ldr	r3, [r4, #0]
 80088ca:	6922      	ldr	r2, [r4, #16]
 80088cc:	1a98      	subs	r0, r3, r2
 80088ce:	6963      	ldr	r3, [r4, #20]
 80088d0:	b2f6      	uxtb	r6, r6
 80088d2:	4283      	cmp	r3, r0
 80088d4:	4637      	mov	r7, r6
 80088d6:	dc05      	bgt.n	80088e4 <__swbuf_r+0x4e>
 80088d8:	4621      	mov	r1, r4
 80088da:	4628      	mov	r0, r5
 80088dc:	f001 fd9a 	bl	800a414 <_fflush_r>
 80088e0:	2800      	cmp	r0, #0
 80088e2:	d1ed      	bne.n	80088c0 <__swbuf_r+0x2a>
 80088e4:	68a3      	ldr	r3, [r4, #8]
 80088e6:	3b01      	subs	r3, #1
 80088e8:	60a3      	str	r3, [r4, #8]
 80088ea:	6823      	ldr	r3, [r4, #0]
 80088ec:	1c5a      	adds	r2, r3, #1
 80088ee:	6022      	str	r2, [r4, #0]
 80088f0:	701e      	strb	r6, [r3, #0]
 80088f2:	6962      	ldr	r2, [r4, #20]
 80088f4:	1c43      	adds	r3, r0, #1
 80088f6:	429a      	cmp	r2, r3
 80088f8:	d004      	beq.n	8008904 <__swbuf_r+0x6e>
 80088fa:	89a3      	ldrh	r3, [r4, #12]
 80088fc:	07db      	lsls	r3, r3, #31
 80088fe:	d5e1      	bpl.n	80088c4 <__swbuf_r+0x2e>
 8008900:	2e0a      	cmp	r6, #10
 8008902:	d1df      	bne.n	80088c4 <__swbuf_r+0x2e>
 8008904:	4621      	mov	r1, r4
 8008906:	4628      	mov	r0, r5
 8008908:	f001 fd84 	bl	800a414 <_fflush_r>
 800890c:	2800      	cmp	r0, #0
 800890e:	d0d9      	beq.n	80088c4 <__swbuf_r+0x2e>
 8008910:	e7d6      	b.n	80088c0 <__swbuf_r+0x2a>
	...

08008914 <__swsetup_r>:
 8008914:	b538      	push	{r3, r4, r5, lr}
 8008916:	4b29      	ldr	r3, [pc, #164]	@ (80089bc <__swsetup_r+0xa8>)
 8008918:	4605      	mov	r5, r0
 800891a:	6818      	ldr	r0, [r3, #0]
 800891c:	460c      	mov	r4, r1
 800891e:	b118      	cbz	r0, 8008928 <__swsetup_r+0x14>
 8008920:	6a03      	ldr	r3, [r0, #32]
 8008922:	b90b      	cbnz	r3, 8008928 <__swsetup_r+0x14>
 8008924:	f7ff fec0 	bl	80086a8 <__sinit>
 8008928:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800892c:	0719      	lsls	r1, r3, #28
 800892e:	d422      	bmi.n	8008976 <__swsetup_r+0x62>
 8008930:	06da      	lsls	r2, r3, #27
 8008932:	d407      	bmi.n	8008944 <__swsetup_r+0x30>
 8008934:	2209      	movs	r2, #9
 8008936:	602a      	str	r2, [r5, #0]
 8008938:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800893c:	81a3      	strh	r3, [r4, #12]
 800893e:	f04f 30ff 	mov.w	r0, #4294967295
 8008942:	e033      	b.n	80089ac <__swsetup_r+0x98>
 8008944:	0758      	lsls	r0, r3, #29
 8008946:	d512      	bpl.n	800896e <__swsetup_r+0x5a>
 8008948:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800894a:	b141      	cbz	r1, 800895e <__swsetup_r+0x4a>
 800894c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008950:	4299      	cmp	r1, r3
 8008952:	d002      	beq.n	800895a <__swsetup_r+0x46>
 8008954:	4628      	mov	r0, r5
 8008956:	f000 feff 	bl	8009758 <_free_r>
 800895a:	2300      	movs	r3, #0
 800895c:	6363      	str	r3, [r4, #52]	@ 0x34
 800895e:	89a3      	ldrh	r3, [r4, #12]
 8008960:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008964:	81a3      	strh	r3, [r4, #12]
 8008966:	2300      	movs	r3, #0
 8008968:	6063      	str	r3, [r4, #4]
 800896a:	6923      	ldr	r3, [r4, #16]
 800896c:	6023      	str	r3, [r4, #0]
 800896e:	89a3      	ldrh	r3, [r4, #12]
 8008970:	f043 0308 	orr.w	r3, r3, #8
 8008974:	81a3      	strh	r3, [r4, #12]
 8008976:	6923      	ldr	r3, [r4, #16]
 8008978:	b94b      	cbnz	r3, 800898e <__swsetup_r+0x7a>
 800897a:	89a3      	ldrh	r3, [r4, #12]
 800897c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008980:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008984:	d003      	beq.n	800898e <__swsetup_r+0x7a>
 8008986:	4621      	mov	r1, r4
 8008988:	4628      	mov	r0, r5
 800898a:	f001 fd91 	bl	800a4b0 <__smakebuf_r>
 800898e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008992:	f013 0201 	ands.w	r2, r3, #1
 8008996:	d00a      	beq.n	80089ae <__swsetup_r+0x9a>
 8008998:	2200      	movs	r2, #0
 800899a:	60a2      	str	r2, [r4, #8]
 800899c:	6962      	ldr	r2, [r4, #20]
 800899e:	4252      	negs	r2, r2
 80089a0:	61a2      	str	r2, [r4, #24]
 80089a2:	6922      	ldr	r2, [r4, #16]
 80089a4:	b942      	cbnz	r2, 80089b8 <__swsetup_r+0xa4>
 80089a6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80089aa:	d1c5      	bne.n	8008938 <__swsetup_r+0x24>
 80089ac:	bd38      	pop	{r3, r4, r5, pc}
 80089ae:	0799      	lsls	r1, r3, #30
 80089b0:	bf58      	it	pl
 80089b2:	6962      	ldrpl	r2, [r4, #20]
 80089b4:	60a2      	str	r2, [r4, #8]
 80089b6:	e7f4      	b.n	80089a2 <__swsetup_r+0x8e>
 80089b8:	2000      	movs	r0, #0
 80089ba:	e7f7      	b.n	80089ac <__swsetup_r+0x98>
 80089bc:	20000018 	.word	0x20000018

080089c0 <memset>:
 80089c0:	4402      	add	r2, r0
 80089c2:	4603      	mov	r3, r0
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d100      	bne.n	80089ca <memset+0xa>
 80089c8:	4770      	bx	lr
 80089ca:	f803 1b01 	strb.w	r1, [r3], #1
 80089ce:	e7f9      	b.n	80089c4 <memset+0x4>

080089d0 <_localeconv_r>:
 80089d0:	4800      	ldr	r0, [pc, #0]	@ (80089d4 <_localeconv_r+0x4>)
 80089d2:	4770      	bx	lr
 80089d4:	20000158 	.word	0x20000158

080089d8 <_close_r>:
 80089d8:	b538      	push	{r3, r4, r5, lr}
 80089da:	4d06      	ldr	r5, [pc, #24]	@ (80089f4 <_close_r+0x1c>)
 80089dc:	2300      	movs	r3, #0
 80089de:	4604      	mov	r4, r0
 80089e0:	4608      	mov	r0, r1
 80089e2:	602b      	str	r3, [r5, #0]
 80089e4:	f7f9 f990 	bl	8001d08 <_close>
 80089e8:	1c43      	adds	r3, r0, #1
 80089ea:	d102      	bne.n	80089f2 <_close_r+0x1a>
 80089ec:	682b      	ldr	r3, [r5, #0]
 80089ee:	b103      	cbz	r3, 80089f2 <_close_r+0x1a>
 80089f0:	6023      	str	r3, [r4, #0]
 80089f2:	bd38      	pop	{r3, r4, r5, pc}
 80089f4:	2002f49c 	.word	0x2002f49c

080089f8 <_lseek_r>:
 80089f8:	b538      	push	{r3, r4, r5, lr}
 80089fa:	4d07      	ldr	r5, [pc, #28]	@ (8008a18 <_lseek_r+0x20>)
 80089fc:	4604      	mov	r4, r0
 80089fe:	4608      	mov	r0, r1
 8008a00:	4611      	mov	r1, r2
 8008a02:	2200      	movs	r2, #0
 8008a04:	602a      	str	r2, [r5, #0]
 8008a06:	461a      	mov	r2, r3
 8008a08:	f7f9 f9a5 	bl	8001d56 <_lseek>
 8008a0c:	1c43      	adds	r3, r0, #1
 8008a0e:	d102      	bne.n	8008a16 <_lseek_r+0x1e>
 8008a10:	682b      	ldr	r3, [r5, #0]
 8008a12:	b103      	cbz	r3, 8008a16 <_lseek_r+0x1e>
 8008a14:	6023      	str	r3, [r4, #0]
 8008a16:	bd38      	pop	{r3, r4, r5, pc}
 8008a18:	2002f49c 	.word	0x2002f49c

08008a1c <_read_r>:
 8008a1c:	b538      	push	{r3, r4, r5, lr}
 8008a1e:	4d07      	ldr	r5, [pc, #28]	@ (8008a3c <_read_r+0x20>)
 8008a20:	4604      	mov	r4, r0
 8008a22:	4608      	mov	r0, r1
 8008a24:	4611      	mov	r1, r2
 8008a26:	2200      	movs	r2, #0
 8008a28:	602a      	str	r2, [r5, #0]
 8008a2a:	461a      	mov	r2, r3
 8008a2c:	f7f9 f933 	bl	8001c96 <_read>
 8008a30:	1c43      	adds	r3, r0, #1
 8008a32:	d102      	bne.n	8008a3a <_read_r+0x1e>
 8008a34:	682b      	ldr	r3, [r5, #0]
 8008a36:	b103      	cbz	r3, 8008a3a <_read_r+0x1e>
 8008a38:	6023      	str	r3, [r4, #0]
 8008a3a:	bd38      	pop	{r3, r4, r5, pc}
 8008a3c:	2002f49c 	.word	0x2002f49c

08008a40 <_write_r>:
 8008a40:	b538      	push	{r3, r4, r5, lr}
 8008a42:	4d07      	ldr	r5, [pc, #28]	@ (8008a60 <_write_r+0x20>)
 8008a44:	4604      	mov	r4, r0
 8008a46:	4608      	mov	r0, r1
 8008a48:	4611      	mov	r1, r2
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	602a      	str	r2, [r5, #0]
 8008a4e:	461a      	mov	r2, r3
 8008a50:	f7f9 f93e 	bl	8001cd0 <_write>
 8008a54:	1c43      	adds	r3, r0, #1
 8008a56:	d102      	bne.n	8008a5e <_write_r+0x1e>
 8008a58:	682b      	ldr	r3, [r5, #0]
 8008a5a:	b103      	cbz	r3, 8008a5e <_write_r+0x1e>
 8008a5c:	6023      	str	r3, [r4, #0]
 8008a5e:	bd38      	pop	{r3, r4, r5, pc}
 8008a60:	2002f49c 	.word	0x2002f49c

08008a64 <__errno>:
 8008a64:	4b01      	ldr	r3, [pc, #4]	@ (8008a6c <__errno+0x8>)
 8008a66:	6818      	ldr	r0, [r3, #0]
 8008a68:	4770      	bx	lr
 8008a6a:	bf00      	nop
 8008a6c:	20000018 	.word	0x20000018

08008a70 <__libc_init_array>:
 8008a70:	b570      	push	{r4, r5, r6, lr}
 8008a72:	4d0d      	ldr	r5, [pc, #52]	@ (8008aa8 <__libc_init_array+0x38>)
 8008a74:	4c0d      	ldr	r4, [pc, #52]	@ (8008aac <__libc_init_array+0x3c>)
 8008a76:	1b64      	subs	r4, r4, r5
 8008a78:	10a4      	asrs	r4, r4, #2
 8008a7a:	2600      	movs	r6, #0
 8008a7c:	42a6      	cmp	r6, r4
 8008a7e:	d109      	bne.n	8008a94 <__libc_init_array+0x24>
 8008a80:	4d0b      	ldr	r5, [pc, #44]	@ (8008ab0 <__libc_init_array+0x40>)
 8008a82:	4c0c      	ldr	r4, [pc, #48]	@ (8008ab4 <__libc_init_array+0x44>)
 8008a84:	f001 ffd0 	bl	800aa28 <_init>
 8008a88:	1b64      	subs	r4, r4, r5
 8008a8a:	10a4      	asrs	r4, r4, #2
 8008a8c:	2600      	movs	r6, #0
 8008a8e:	42a6      	cmp	r6, r4
 8008a90:	d105      	bne.n	8008a9e <__libc_init_array+0x2e>
 8008a92:	bd70      	pop	{r4, r5, r6, pc}
 8008a94:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a98:	4798      	blx	r3
 8008a9a:	3601      	adds	r6, #1
 8008a9c:	e7ee      	b.n	8008a7c <__libc_init_array+0xc>
 8008a9e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008aa2:	4798      	blx	r3
 8008aa4:	3601      	adds	r6, #1
 8008aa6:	e7f2      	b.n	8008a8e <__libc_init_array+0x1e>
 8008aa8:	0800aee8 	.word	0x0800aee8
 8008aac:	0800aee8 	.word	0x0800aee8
 8008ab0:	0800aee8 	.word	0x0800aee8
 8008ab4:	0800aeec 	.word	0x0800aeec

08008ab8 <__retarget_lock_init_recursive>:
 8008ab8:	4770      	bx	lr

08008aba <__retarget_lock_acquire_recursive>:
 8008aba:	4770      	bx	lr

08008abc <__retarget_lock_release_recursive>:
 8008abc:	4770      	bx	lr

08008abe <quorem>:
 8008abe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ac2:	6903      	ldr	r3, [r0, #16]
 8008ac4:	690c      	ldr	r4, [r1, #16]
 8008ac6:	42a3      	cmp	r3, r4
 8008ac8:	4607      	mov	r7, r0
 8008aca:	db7e      	blt.n	8008bca <quorem+0x10c>
 8008acc:	3c01      	subs	r4, #1
 8008ace:	f101 0814 	add.w	r8, r1, #20
 8008ad2:	00a3      	lsls	r3, r4, #2
 8008ad4:	f100 0514 	add.w	r5, r0, #20
 8008ad8:	9300      	str	r3, [sp, #0]
 8008ada:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008ade:	9301      	str	r3, [sp, #4]
 8008ae0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008ae4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008ae8:	3301      	adds	r3, #1
 8008aea:	429a      	cmp	r2, r3
 8008aec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008af0:	fbb2 f6f3 	udiv	r6, r2, r3
 8008af4:	d32e      	bcc.n	8008b54 <quorem+0x96>
 8008af6:	f04f 0a00 	mov.w	sl, #0
 8008afa:	46c4      	mov	ip, r8
 8008afc:	46ae      	mov	lr, r5
 8008afe:	46d3      	mov	fp, sl
 8008b00:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008b04:	b298      	uxth	r0, r3
 8008b06:	fb06 a000 	mla	r0, r6, r0, sl
 8008b0a:	0c02      	lsrs	r2, r0, #16
 8008b0c:	0c1b      	lsrs	r3, r3, #16
 8008b0e:	fb06 2303 	mla	r3, r6, r3, r2
 8008b12:	f8de 2000 	ldr.w	r2, [lr]
 8008b16:	b280      	uxth	r0, r0
 8008b18:	b292      	uxth	r2, r2
 8008b1a:	1a12      	subs	r2, r2, r0
 8008b1c:	445a      	add	r2, fp
 8008b1e:	f8de 0000 	ldr.w	r0, [lr]
 8008b22:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008b26:	b29b      	uxth	r3, r3
 8008b28:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008b2c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008b30:	b292      	uxth	r2, r2
 8008b32:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008b36:	45e1      	cmp	r9, ip
 8008b38:	f84e 2b04 	str.w	r2, [lr], #4
 8008b3c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008b40:	d2de      	bcs.n	8008b00 <quorem+0x42>
 8008b42:	9b00      	ldr	r3, [sp, #0]
 8008b44:	58eb      	ldr	r3, [r5, r3]
 8008b46:	b92b      	cbnz	r3, 8008b54 <quorem+0x96>
 8008b48:	9b01      	ldr	r3, [sp, #4]
 8008b4a:	3b04      	subs	r3, #4
 8008b4c:	429d      	cmp	r5, r3
 8008b4e:	461a      	mov	r2, r3
 8008b50:	d32f      	bcc.n	8008bb2 <quorem+0xf4>
 8008b52:	613c      	str	r4, [r7, #16]
 8008b54:	4638      	mov	r0, r7
 8008b56:	f001 f979 	bl	8009e4c <__mcmp>
 8008b5a:	2800      	cmp	r0, #0
 8008b5c:	db25      	blt.n	8008baa <quorem+0xec>
 8008b5e:	4629      	mov	r1, r5
 8008b60:	2000      	movs	r0, #0
 8008b62:	f858 2b04 	ldr.w	r2, [r8], #4
 8008b66:	f8d1 c000 	ldr.w	ip, [r1]
 8008b6a:	fa1f fe82 	uxth.w	lr, r2
 8008b6e:	fa1f f38c 	uxth.w	r3, ip
 8008b72:	eba3 030e 	sub.w	r3, r3, lr
 8008b76:	4403      	add	r3, r0
 8008b78:	0c12      	lsrs	r2, r2, #16
 8008b7a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008b7e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008b82:	b29b      	uxth	r3, r3
 8008b84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b88:	45c1      	cmp	r9, r8
 8008b8a:	f841 3b04 	str.w	r3, [r1], #4
 8008b8e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008b92:	d2e6      	bcs.n	8008b62 <quorem+0xa4>
 8008b94:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008b98:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008b9c:	b922      	cbnz	r2, 8008ba8 <quorem+0xea>
 8008b9e:	3b04      	subs	r3, #4
 8008ba0:	429d      	cmp	r5, r3
 8008ba2:	461a      	mov	r2, r3
 8008ba4:	d30b      	bcc.n	8008bbe <quorem+0x100>
 8008ba6:	613c      	str	r4, [r7, #16]
 8008ba8:	3601      	adds	r6, #1
 8008baa:	4630      	mov	r0, r6
 8008bac:	b003      	add	sp, #12
 8008bae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bb2:	6812      	ldr	r2, [r2, #0]
 8008bb4:	3b04      	subs	r3, #4
 8008bb6:	2a00      	cmp	r2, #0
 8008bb8:	d1cb      	bne.n	8008b52 <quorem+0x94>
 8008bba:	3c01      	subs	r4, #1
 8008bbc:	e7c6      	b.n	8008b4c <quorem+0x8e>
 8008bbe:	6812      	ldr	r2, [r2, #0]
 8008bc0:	3b04      	subs	r3, #4
 8008bc2:	2a00      	cmp	r2, #0
 8008bc4:	d1ef      	bne.n	8008ba6 <quorem+0xe8>
 8008bc6:	3c01      	subs	r4, #1
 8008bc8:	e7ea      	b.n	8008ba0 <quorem+0xe2>
 8008bca:	2000      	movs	r0, #0
 8008bcc:	e7ee      	b.n	8008bac <quorem+0xee>
	...

08008bd0 <_dtoa_r>:
 8008bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bd4:	69c7      	ldr	r7, [r0, #28]
 8008bd6:	b099      	sub	sp, #100	@ 0x64
 8008bd8:	ed8d 0b02 	vstr	d0, [sp, #8]
 8008bdc:	ec55 4b10 	vmov	r4, r5, d0
 8008be0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8008be2:	9109      	str	r1, [sp, #36]	@ 0x24
 8008be4:	4683      	mov	fp, r0
 8008be6:	920e      	str	r2, [sp, #56]	@ 0x38
 8008be8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008bea:	b97f      	cbnz	r7, 8008c0c <_dtoa_r+0x3c>
 8008bec:	2010      	movs	r0, #16
 8008bee:	f000 fdfd 	bl	80097ec <malloc>
 8008bf2:	4602      	mov	r2, r0
 8008bf4:	f8cb 001c 	str.w	r0, [fp, #28]
 8008bf8:	b920      	cbnz	r0, 8008c04 <_dtoa_r+0x34>
 8008bfa:	4ba7      	ldr	r3, [pc, #668]	@ (8008e98 <_dtoa_r+0x2c8>)
 8008bfc:	21ef      	movs	r1, #239	@ 0xef
 8008bfe:	48a7      	ldr	r0, [pc, #668]	@ (8008e9c <_dtoa_r+0x2cc>)
 8008c00:	f001 fcec 	bl	800a5dc <__assert_func>
 8008c04:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008c08:	6007      	str	r7, [r0, #0]
 8008c0a:	60c7      	str	r7, [r0, #12]
 8008c0c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008c10:	6819      	ldr	r1, [r3, #0]
 8008c12:	b159      	cbz	r1, 8008c2c <_dtoa_r+0x5c>
 8008c14:	685a      	ldr	r2, [r3, #4]
 8008c16:	604a      	str	r2, [r1, #4]
 8008c18:	2301      	movs	r3, #1
 8008c1a:	4093      	lsls	r3, r2
 8008c1c:	608b      	str	r3, [r1, #8]
 8008c1e:	4658      	mov	r0, fp
 8008c20:	f000 feda 	bl	80099d8 <_Bfree>
 8008c24:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008c28:	2200      	movs	r2, #0
 8008c2a:	601a      	str	r2, [r3, #0]
 8008c2c:	1e2b      	subs	r3, r5, #0
 8008c2e:	bfb9      	ittee	lt
 8008c30:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008c34:	9303      	strlt	r3, [sp, #12]
 8008c36:	2300      	movge	r3, #0
 8008c38:	6033      	strge	r3, [r6, #0]
 8008c3a:	9f03      	ldr	r7, [sp, #12]
 8008c3c:	4b98      	ldr	r3, [pc, #608]	@ (8008ea0 <_dtoa_r+0x2d0>)
 8008c3e:	bfbc      	itt	lt
 8008c40:	2201      	movlt	r2, #1
 8008c42:	6032      	strlt	r2, [r6, #0]
 8008c44:	43bb      	bics	r3, r7
 8008c46:	d112      	bne.n	8008c6e <_dtoa_r+0x9e>
 8008c48:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008c4a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008c4e:	6013      	str	r3, [r2, #0]
 8008c50:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008c54:	4323      	orrs	r3, r4
 8008c56:	f000 854d 	beq.w	80096f4 <_dtoa_r+0xb24>
 8008c5a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008c5c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8008eb4 <_dtoa_r+0x2e4>
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	f000 854f 	beq.w	8009704 <_dtoa_r+0xb34>
 8008c66:	f10a 0303 	add.w	r3, sl, #3
 8008c6a:	f000 bd49 	b.w	8009700 <_dtoa_r+0xb30>
 8008c6e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008c72:	2200      	movs	r2, #0
 8008c74:	ec51 0b17 	vmov	r0, r1, d7
 8008c78:	2300      	movs	r3, #0
 8008c7a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8008c7e:	f7f7 ff3b 	bl	8000af8 <__aeabi_dcmpeq>
 8008c82:	4680      	mov	r8, r0
 8008c84:	b158      	cbz	r0, 8008c9e <_dtoa_r+0xce>
 8008c86:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8008c88:	2301      	movs	r3, #1
 8008c8a:	6013      	str	r3, [r2, #0]
 8008c8c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008c8e:	b113      	cbz	r3, 8008c96 <_dtoa_r+0xc6>
 8008c90:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008c92:	4b84      	ldr	r3, [pc, #528]	@ (8008ea4 <_dtoa_r+0x2d4>)
 8008c94:	6013      	str	r3, [r2, #0]
 8008c96:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8008eb8 <_dtoa_r+0x2e8>
 8008c9a:	f000 bd33 	b.w	8009704 <_dtoa_r+0xb34>
 8008c9e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008ca2:	aa16      	add	r2, sp, #88	@ 0x58
 8008ca4:	a917      	add	r1, sp, #92	@ 0x5c
 8008ca6:	4658      	mov	r0, fp
 8008ca8:	f001 f980 	bl	8009fac <__d2b>
 8008cac:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008cb0:	4681      	mov	r9, r0
 8008cb2:	2e00      	cmp	r6, #0
 8008cb4:	d077      	beq.n	8008da6 <_dtoa_r+0x1d6>
 8008cb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008cb8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8008cbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008cc0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008cc4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008cc8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008ccc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008cd0:	4619      	mov	r1, r3
 8008cd2:	2200      	movs	r2, #0
 8008cd4:	4b74      	ldr	r3, [pc, #464]	@ (8008ea8 <_dtoa_r+0x2d8>)
 8008cd6:	f7f7 faef 	bl	80002b8 <__aeabi_dsub>
 8008cda:	a369      	add	r3, pc, #420	@ (adr r3, 8008e80 <_dtoa_r+0x2b0>)
 8008cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ce0:	f7f7 fca2 	bl	8000628 <__aeabi_dmul>
 8008ce4:	a368      	add	r3, pc, #416	@ (adr r3, 8008e88 <_dtoa_r+0x2b8>)
 8008ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cea:	f7f7 fae7 	bl	80002bc <__adddf3>
 8008cee:	4604      	mov	r4, r0
 8008cf0:	4630      	mov	r0, r6
 8008cf2:	460d      	mov	r5, r1
 8008cf4:	f7f7 fc2e 	bl	8000554 <__aeabi_i2d>
 8008cf8:	a365      	add	r3, pc, #404	@ (adr r3, 8008e90 <_dtoa_r+0x2c0>)
 8008cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cfe:	f7f7 fc93 	bl	8000628 <__aeabi_dmul>
 8008d02:	4602      	mov	r2, r0
 8008d04:	460b      	mov	r3, r1
 8008d06:	4620      	mov	r0, r4
 8008d08:	4629      	mov	r1, r5
 8008d0a:	f7f7 fad7 	bl	80002bc <__adddf3>
 8008d0e:	4604      	mov	r4, r0
 8008d10:	460d      	mov	r5, r1
 8008d12:	f7f7 ff39 	bl	8000b88 <__aeabi_d2iz>
 8008d16:	2200      	movs	r2, #0
 8008d18:	4607      	mov	r7, r0
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	4620      	mov	r0, r4
 8008d1e:	4629      	mov	r1, r5
 8008d20:	f7f7 fef4 	bl	8000b0c <__aeabi_dcmplt>
 8008d24:	b140      	cbz	r0, 8008d38 <_dtoa_r+0x168>
 8008d26:	4638      	mov	r0, r7
 8008d28:	f7f7 fc14 	bl	8000554 <__aeabi_i2d>
 8008d2c:	4622      	mov	r2, r4
 8008d2e:	462b      	mov	r3, r5
 8008d30:	f7f7 fee2 	bl	8000af8 <__aeabi_dcmpeq>
 8008d34:	b900      	cbnz	r0, 8008d38 <_dtoa_r+0x168>
 8008d36:	3f01      	subs	r7, #1
 8008d38:	2f16      	cmp	r7, #22
 8008d3a:	d851      	bhi.n	8008de0 <_dtoa_r+0x210>
 8008d3c:	4b5b      	ldr	r3, [pc, #364]	@ (8008eac <_dtoa_r+0x2dc>)
 8008d3e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008d4a:	f7f7 fedf 	bl	8000b0c <__aeabi_dcmplt>
 8008d4e:	2800      	cmp	r0, #0
 8008d50:	d048      	beq.n	8008de4 <_dtoa_r+0x214>
 8008d52:	3f01      	subs	r7, #1
 8008d54:	2300      	movs	r3, #0
 8008d56:	9312      	str	r3, [sp, #72]	@ 0x48
 8008d58:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008d5a:	1b9b      	subs	r3, r3, r6
 8008d5c:	1e5a      	subs	r2, r3, #1
 8008d5e:	bf44      	itt	mi
 8008d60:	f1c3 0801 	rsbmi	r8, r3, #1
 8008d64:	2300      	movmi	r3, #0
 8008d66:	9208      	str	r2, [sp, #32]
 8008d68:	bf54      	ite	pl
 8008d6a:	f04f 0800 	movpl.w	r8, #0
 8008d6e:	9308      	strmi	r3, [sp, #32]
 8008d70:	2f00      	cmp	r7, #0
 8008d72:	db39      	blt.n	8008de8 <_dtoa_r+0x218>
 8008d74:	9b08      	ldr	r3, [sp, #32]
 8008d76:	970f      	str	r7, [sp, #60]	@ 0x3c
 8008d78:	443b      	add	r3, r7
 8008d7a:	9308      	str	r3, [sp, #32]
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008d80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d82:	2b09      	cmp	r3, #9
 8008d84:	d864      	bhi.n	8008e50 <_dtoa_r+0x280>
 8008d86:	2b05      	cmp	r3, #5
 8008d88:	bfc4      	itt	gt
 8008d8a:	3b04      	subgt	r3, #4
 8008d8c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8008d8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d90:	f1a3 0302 	sub.w	r3, r3, #2
 8008d94:	bfcc      	ite	gt
 8008d96:	2400      	movgt	r4, #0
 8008d98:	2401      	movle	r4, #1
 8008d9a:	2b03      	cmp	r3, #3
 8008d9c:	d863      	bhi.n	8008e66 <_dtoa_r+0x296>
 8008d9e:	e8df f003 	tbb	[pc, r3]
 8008da2:	372a      	.short	0x372a
 8008da4:	5535      	.short	0x5535
 8008da6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8008daa:	441e      	add	r6, r3
 8008dac:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008db0:	2b20      	cmp	r3, #32
 8008db2:	bfc1      	itttt	gt
 8008db4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008db8:	409f      	lslgt	r7, r3
 8008dba:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008dbe:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008dc2:	bfd6      	itet	le
 8008dc4:	f1c3 0320 	rsble	r3, r3, #32
 8008dc8:	ea47 0003 	orrgt.w	r0, r7, r3
 8008dcc:	fa04 f003 	lslle.w	r0, r4, r3
 8008dd0:	f7f7 fbb0 	bl	8000534 <__aeabi_ui2d>
 8008dd4:	2201      	movs	r2, #1
 8008dd6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008dda:	3e01      	subs	r6, #1
 8008ddc:	9214      	str	r2, [sp, #80]	@ 0x50
 8008dde:	e777      	b.n	8008cd0 <_dtoa_r+0x100>
 8008de0:	2301      	movs	r3, #1
 8008de2:	e7b8      	b.n	8008d56 <_dtoa_r+0x186>
 8008de4:	9012      	str	r0, [sp, #72]	@ 0x48
 8008de6:	e7b7      	b.n	8008d58 <_dtoa_r+0x188>
 8008de8:	427b      	negs	r3, r7
 8008dea:	930a      	str	r3, [sp, #40]	@ 0x28
 8008dec:	2300      	movs	r3, #0
 8008dee:	eba8 0807 	sub.w	r8, r8, r7
 8008df2:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008df4:	e7c4      	b.n	8008d80 <_dtoa_r+0x1b0>
 8008df6:	2300      	movs	r3, #0
 8008df8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008dfa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	dc35      	bgt.n	8008e6c <_dtoa_r+0x29c>
 8008e00:	2301      	movs	r3, #1
 8008e02:	9300      	str	r3, [sp, #0]
 8008e04:	9307      	str	r3, [sp, #28]
 8008e06:	461a      	mov	r2, r3
 8008e08:	920e      	str	r2, [sp, #56]	@ 0x38
 8008e0a:	e00b      	b.n	8008e24 <_dtoa_r+0x254>
 8008e0c:	2301      	movs	r3, #1
 8008e0e:	e7f3      	b.n	8008df8 <_dtoa_r+0x228>
 8008e10:	2300      	movs	r3, #0
 8008e12:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008e14:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e16:	18fb      	adds	r3, r7, r3
 8008e18:	9300      	str	r3, [sp, #0]
 8008e1a:	3301      	adds	r3, #1
 8008e1c:	2b01      	cmp	r3, #1
 8008e1e:	9307      	str	r3, [sp, #28]
 8008e20:	bfb8      	it	lt
 8008e22:	2301      	movlt	r3, #1
 8008e24:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008e28:	2100      	movs	r1, #0
 8008e2a:	2204      	movs	r2, #4
 8008e2c:	f102 0514 	add.w	r5, r2, #20
 8008e30:	429d      	cmp	r5, r3
 8008e32:	d91f      	bls.n	8008e74 <_dtoa_r+0x2a4>
 8008e34:	6041      	str	r1, [r0, #4]
 8008e36:	4658      	mov	r0, fp
 8008e38:	f000 fd8e 	bl	8009958 <_Balloc>
 8008e3c:	4682      	mov	sl, r0
 8008e3e:	2800      	cmp	r0, #0
 8008e40:	d13c      	bne.n	8008ebc <_dtoa_r+0x2ec>
 8008e42:	4b1b      	ldr	r3, [pc, #108]	@ (8008eb0 <_dtoa_r+0x2e0>)
 8008e44:	4602      	mov	r2, r0
 8008e46:	f240 11af 	movw	r1, #431	@ 0x1af
 8008e4a:	e6d8      	b.n	8008bfe <_dtoa_r+0x2e>
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	e7e0      	b.n	8008e12 <_dtoa_r+0x242>
 8008e50:	2401      	movs	r4, #1
 8008e52:	2300      	movs	r3, #0
 8008e54:	9309      	str	r3, [sp, #36]	@ 0x24
 8008e56:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008e58:	f04f 33ff 	mov.w	r3, #4294967295
 8008e5c:	9300      	str	r3, [sp, #0]
 8008e5e:	9307      	str	r3, [sp, #28]
 8008e60:	2200      	movs	r2, #0
 8008e62:	2312      	movs	r3, #18
 8008e64:	e7d0      	b.n	8008e08 <_dtoa_r+0x238>
 8008e66:	2301      	movs	r3, #1
 8008e68:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008e6a:	e7f5      	b.n	8008e58 <_dtoa_r+0x288>
 8008e6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e6e:	9300      	str	r3, [sp, #0]
 8008e70:	9307      	str	r3, [sp, #28]
 8008e72:	e7d7      	b.n	8008e24 <_dtoa_r+0x254>
 8008e74:	3101      	adds	r1, #1
 8008e76:	0052      	lsls	r2, r2, #1
 8008e78:	e7d8      	b.n	8008e2c <_dtoa_r+0x25c>
 8008e7a:	bf00      	nop
 8008e7c:	f3af 8000 	nop.w
 8008e80:	636f4361 	.word	0x636f4361
 8008e84:	3fd287a7 	.word	0x3fd287a7
 8008e88:	8b60c8b3 	.word	0x8b60c8b3
 8008e8c:	3fc68a28 	.word	0x3fc68a28
 8008e90:	509f79fb 	.word	0x509f79fb
 8008e94:	3fd34413 	.word	0x3fd34413
 8008e98:	0800abad 	.word	0x0800abad
 8008e9c:	0800abc4 	.word	0x0800abc4
 8008ea0:	7ff00000 	.word	0x7ff00000
 8008ea4:	0800ab7d 	.word	0x0800ab7d
 8008ea8:	3ff80000 	.word	0x3ff80000
 8008eac:	0800acc0 	.word	0x0800acc0
 8008eb0:	0800ac1c 	.word	0x0800ac1c
 8008eb4:	0800aba9 	.word	0x0800aba9
 8008eb8:	0800ab7c 	.word	0x0800ab7c
 8008ebc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8008ec0:	6018      	str	r0, [r3, #0]
 8008ec2:	9b07      	ldr	r3, [sp, #28]
 8008ec4:	2b0e      	cmp	r3, #14
 8008ec6:	f200 80a4 	bhi.w	8009012 <_dtoa_r+0x442>
 8008eca:	2c00      	cmp	r4, #0
 8008ecc:	f000 80a1 	beq.w	8009012 <_dtoa_r+0x442>
 8008ed0:	2f00      	cmp	r7, #0
 8008ed2:	dd33      	ble.n	8008f3c <_dtoa_r+0x36c>
 8008ed4:	4bad      	ldr	r3, [pc, #692]	@ (800918c <_dtoa_r+0x5bc>)
 8008ed6:	f007 020f 	and.w	r2, r7, #15
 8008eda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ede:	ed93 7b00 	vldr	d7, [r3]
 8008ee2:	05f8      	lsls	r0, r7, #23
 8008ee4:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008ee8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008eec:	d516      	bpl.n	8008f1c <_dtoa_r+0x34c>
 8008eee:	4ba8      	ldr	r3, [pc, #672]	@ (8009190 <_dtoa_r+0x5c0>)
 8008ef0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008ef4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008ef8:	f7f7 fcc0 	bl	800087c <__aeabi_ddiv>
 8008efc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008f00:	f004 040f 	and.w	r4, r4, #15
 8008f04:	2603      	movs	r6, #3
 8008f06:	4da2      	ldr	r5, [pc, #648]	@ (8009190 <_dtoa_r+0x5c0>)
 8008f08:	b954      	cbnz	r4, 8008f20 <_dtoa_r+0x350>
 8008f0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f12:	f7f7 fcb3 	bl	800087c <__aeabi_ddiv>
 8008f16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008f1a:	e028      	b.n	8008f6e <_dtoa_r+0x39e>
 8008f1c:	2602      	movs	r6, #2
 8008f1e:	e7f2      	b.n	8008f06 <_dtoa_r+0x336>
 8008f20:	07e1      	lsls	r1, r4, #31
 8008f22:	d508      	bpl.n	8008f36 <_dtoa_r+0x366>
 8008f24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f28:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008f2c:	f7f7 fb7c 	bl	8000628 <__aeabi_dmul>
 8008f30:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008f34:	3601      	adds	r6, #1
 8008f36:	1064      	asrs	r4, r4, #1
 8008f38:	3508      	adds	r5, #8
 8008f3a:	e7e5      	b.n	8008f08 <_dtoa_r+0x338>
 8008f3c:	f000 80d2 	beq.w	80090e4 <_dtoa_r+0x514>
 8008f40:	427c      	negs	r4, r7
 8008f42:	4b92      	ldr	r3, [pc, #584]	@ (800918c <_dtoa_r+0x5bc>)
 8008f44:	4d92      	ldr	r5, [pc, #584]	@ (8009190 <_dtoa_r+0x5c0>)
 8008f46:	f004 020f 	and.w	r2, r4, #15
 8008f4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f52:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008f56:	f7f7 fb67 	bl	8000628 <__aeabi_dmul>
 8008f5a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008f5e:	1124      	asrs	r4, r4, #4
 8008f60:	2300      	movs	r3, #0
 8008f62:	2602      	movs	r6, #2
 8008f64:	2c00      	cmp	r4, #0
 8008f66:	f040 80b2 	bne.w	80090ce <_dtoa_r+0x4fe>
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d1d3      	bne.n	8008f16 <_dtoa_r+0x346>
 8008f6e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008f70:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	f000 80b7 	beq.w	80090e8 <_dtoa_r+0x518>
 8008f7a:	4b86      	ldr	r3, [pc, #536]	@ (8009194 <_dtoa_r+0x5c4>)
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	4620      	mov	r0, r4
 8008f80:	4629      	mov	r1, r5
 8008f82:	f7f7 fdc3 	bl	8000b0c <__aeabi_dcmplt>
 8008f86:	2800      	cmp	r0, #0
 8008f88:	f000 80ae 	beq.w	80090e8 <_dtoa_r+0x518>
 8008f8c:	9b07      	ldr	r3, [sp, #28]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	f000 80aa 	beq.w	80090e8 <_dtoa_r+0x518>
 8008f94:	9b00      	ldr	r3, [sp, #0]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	dd37      	ble.n	800900a <_dtoa_r+0x43a>
 8008f9a:	1e7b      	subs	r3, r7, #1
 8008f9c:	9304      	str	r3, [sp, #16]
 8008f9e:	4620      	mov	r0, r4
 8008fa0:	4b7d      	ldr	r3, [pc, #500]	@ (8009198 <_dtoa_r+0x5c8>)
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	4629      	mov	r1, r5
 8008fa6:	f7f7 fb3f 	bl	8000628 <__aeabi_dmul>
 8008faa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008fae:	9c00      	ldr	r4, [sp, #0]
 8008fb0:	3601      	adds	r6, #1
 8008fb2:	4630      	mov	r0, r6
 8008fb4:	f7f7 face 	bl	8000554 <__aeabi_i2d>
 8008fb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008fbc:	f7f7 fb34 	bl	8000628 <__aeabi_dmul>
 8008fc0:	4b76      	ldr	r3, [pc, #472]	@ (800919c <_dtoa_r+0x5cc>)
 8008fc2:	2200      	movs	r2, #0
 8008fc4:	f7f7 f97a 	bl	80002bc <__adddf3>
 8008fc8:	4605      	mov	r5, r0
 8008fca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008fce:	2c00      	cmp	r4, #0
 8008fd0:	f040 808d 	bne.w	80090ee <_dtoa_r+0x51e>
 8008fd4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fd8:	4b71      	ldr	r3, [pc, #452]	@ (80091a0 <_dtoa_r+0x5d0>)
 8008fda:	2200      	movs	r2, #0
 8008fdc:	f7f7 f96c 	bl	80002b8 <__aeabi_dsub>
 8008fe0:	4602      	mov	r2, r0
 8008fe2:	460b      	mov	r3, r1
 8008fe4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008fe8:	462a      	mov	r2, r5
 8008fea:	4633      	mov	r3, r6
 8008fec:	f7f7 fdac 	bl	8000b48 <__aeabi_dcmpgt>
 8008ff0:	2800      	cmp	r0, #0
 8008ff2:	f040 828b 	bne.w	800950c <_dtoa_r+0x93c>
 8008ff6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008ffa:	462a      	mov	r2, r5
 8008ffc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009000:	f7f7 fd84 	bl	8000b0c <__aeabi_dcmplt>
 8009004:	2800      	cmp	r0, #0
 8009006:	f040 8128 	bne.w	800925a <_dtoa_r+0x68a>
 800900a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800900e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009012:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009014:	2b00      	cmp	r3, #0
 8009016:	f2c0 815a 	blt.w	80092ce <_dtoa_r+0x6fe>
 800901a:	2f0e      	cmp	r7, #14
 800901c:	f300 8157 	bgt.w	80092ce <_dtoa_r+0x6fe>
 8009020:	4b5a      	ldr	r3, [pc, #360]	@ (800918c <_dtoa_r+0x5bc>)
 8009022:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009026:	ed93 7b00 	vldr	d7, [r3]
 800902a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800902c:	2b00      	cmp	r3, #0
 800902e:	ed8d 7b00 	vstr	d7, [sp]
 8009032:	da03      	bge.n	800903c <_dtoa_r+0x46c>
 8009034:	9b07      	ldr	r3, [sp, #28]
 8009036:	2b00      	cmp	r3, #0
 8009038:	f340 8101 	ble.w	800923e <_dtoa_r+0x66e>
 800903c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009040:	4656      	mov	r6, sl
 8009042:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009046:	4620      	mov	r0, r4
 8009048:	4629      	mov	r1, r5
 800904a:	f7f7 fc17 	bl	800087c <__aeabi_ddiv>
 800904e:	f7f7 fd9b 	bl	8000b88 <__aeabi_d2iz>
 8009052:	4680      	mov	r8, r0
 8009054:	f7f7 fa7e 	bl	8000554 <__aeabi_i2d>
 8009058:	e9dd 2300 	ldrd	r2, r3, [sp]
 800905c:	f7f7 fae4 	bl	8000628 <__aeabi_dmul>
 8009060:	4602      	mov	r2, r0
 8009062:	460b      	mov	r3, r1
 8009064:	4620      	mov	r0, r4
 8009066:	4629      	mov	r1, r5
 8009068:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800906c:	f7f7 f924 	bl	80002b8 <__aeabi_dsub>
 8009070:	f806 4b01 	strb.w	r4, [r6], #1
 8009074:	9d07      	ldr	r5, [sp, #28]
 8009076:	eba6 040a 	sub.w	r4, r6, sl
 800907a:	42a5      	cmp	r5, r4
 800907c:	4602      	mov	r2, r0
 800907e:	460b      	mov	r3, r1
 8009080:	f040 8117 	bne.w	80092b2 <_dtoa_r+0x6e2>
 8009084:	f7f7 f91a 	bl	80002bc <__adddf3>
 8009088:	e9dd 2300 	ldrd	r2, r3, [sp]
 800908c:	4604      	mov	r4, r0
 800908e:	460d      	mov	r5, r1
 8009090:	f7f7 fd5a 	bl	8000b48 <__aeabi_dcmpgt>
 8009094:	2800      	cmp	r0, #0
 8009096:	f040 80f9 	bne.w	800928c <_dtoa_r+0x6bc>
 800909a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800909e:	4620      	mov	r0, r4
 80090a0:	4629      	mov	r1, r5
 80090a2:	f7f7 fd29 	bl	8000af8 <__aeabi_dcmpeq>
 80090a6:	b118      	cbz	r0, 80090b0 <_dtoa_r+0x4e0>
 80090a8:	f018 0f01 	tst.w	r8, #1
 80090ac:	f040 80ee 	bne.w	800928c <_dtoa_r+0x6bc>
 80090b0:	4649      	mov	r1, r9
 80090b2:	4658      	mov	r0, fp
 80090b4:	f000 fc90 	bl	80099d8 <_Bfree>
 80090b8:	2300      	movs	r3, #0
 80090ba:	7033      	strb	r3, [r6, #0]
 80090bc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80090be:	3701      	adds	r7, #1
 80090c0:	601f      	str	r7, [r3, #0]
 80090c2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	f000 831d 	beq.w	8009704 <_dtoa_r+0xb34>
 80090ca:	601e      	str	r6, [r3, #0]
 80090cc:	e31a      	b.n	8009704 <_dtoa_r+0xb34>
 80090ce:	07e2      	lsls	r2, r4, #31
 80090d0:	d505      	bpl.n	80090de <_dtoa_r+0x50e>
 80090d2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80090d6:	f7f7 faa7 	bl	8000628 <__aeabi_dmul>
 80090da:	3601      	adds	r6, #1
 80090dc:	2301      	movs	r3, #1
 80090de:	1064      	asrs	r4, r4, #1
 80090e0:	3508      	adds	r5, #8
 80090e2:	e73f      	b.n	8008f64 <_dtoa_r+0x394>
 80090e4:	2602      	movs	r6, #2
 80090e6:	e742      	b.n	8008f6e <_dtoa_r+0x39e>
 80090e8:	9c07      	ldr	r4, [sp, #28]
 80090ea:	9704      	str	r7, [sp, #16]
 80090ec:	e761      	b.n	8008fb2 <_dtoa_r+0x3e2>
 80090ee:	4b27      	ldr	r3, [pc, #156]	@ (800918c <_dtoa_r+0x5bc>)
 80090f0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80090f2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80090f6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80090fa:	4454      	add	r4, sl
 80090fc:	2900      	cmp	r1, #0
 80090fe:	d053      	beq.n	80091a8 <_dtoa_r+0x5d8>
 8009100:	4928      	ldr	r1, [pc, #160]	@ (80091a4 <_dtoa_r+0x5d4>)
 8009102:	2000      	movs	r0, #0
 8009104:	f7f7 fbba 	bl	800087c <__aeabi_ddiv>
 8009108:	4633      	mov	r3, r6
 800910a:	462a      	mov	r2, r5
 800910c:	f7f7 f8d4 	bl	80002b8 <__aeabi_dsub>
 8009110:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009114:	4656      	mov	r6, sl
 8009116:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800911a:	f7f7 fd35 	bl	8000b88 <__aeabi_d2iz>
 800911e:	4605      	mov	r5, r0
 8009120:	f7f7 fa18 	bl	8000554 <__aeabi_i2d>
 8009124:	4602      	mov	r2, r0
 8009126:	460b      	mov	r3, r1
 8009128:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800912c:	f7f7 f8c4 	bl	80002b8 <__aeabi_dsub>
 8009130:	3530      	adds	r5, #48	@ 0x30
 8009132:	4602      	mov	r2, r0
 8009134:	460b      	mov	r3, r1
 8009136:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800913a:	f806 5b01 	strb.w	r5, [r6], #1
 800913e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009142:	f7f7 fce3 	bl	8000b0c <__aeabi_dcmplt>
 8009146:	2800      	cmp	r0, #0
 8009148:	d171      	bne.n	800922e <_dtoa_r+0x65e>
 800914a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800914e:	4911      	ldr	r1, [pc, #68]	@ (8009194 <_dtoa_r+0x5c4>)
 8009150:	2000      	movs	r0, #0
 8009152:	f7f7 f8b1 	bl	80002b8 <__aeabi_dsub>
 8009156:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800915a:	f7f7 fcd7 	bl	8000b0c <__aeabi_dcmplt>
 800915e:	2800      	cmp	r0, #0
 8009160:	f040 8095 	bne.w	800928e <_dtoa_r+0x6be>
 8009164:	42a6      	cmp	r6, r4
 8009166:	f43f af50 	beq.w	800900a <_dtoa_r+0x43a>
 800916a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800916e:	4b0a      	ldr	r3, [pc, #40]	@ (8009198 <_dtoa_r+0x5c8>)
 8009170:	2200      	movs	r2, #0
 8009172:	f7f7 fa59 	bl	8000628 <__aeabi_dmul>
 8009176:	4b08      	ldr	r3, [pc, #32]	@ (8009198 <_dtoa_r+0x5c8>)
 8009178:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800917c:	2200      	movs	r2, #0
 800917e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009182:	f7f7 fa51 	bl	8000628 <__aeabi_dmul>
 8009186:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800918a:	e7c4      	b.n	8009116 <_dtoa_r+0x546>
 800918c:	0800acc0 	.word	0x0800acc0
 8009190:	0800ac98 	.word	0x0800ac98
 8009194:	3ff00000 	.word	0x3ff00000
 8009198:	40240000 	.word	0x40240000
 800919c:	401c0000 	.word	0x401c0000
 80091a0:	40140000 	.word	0x40140000
 80091a4:	3fe00000 	.word	0x3fe00000
 80091a8:	4631      	mov	r1, r6
 80091aa:	4628      	mov	r0, r5
 80091ac:	f7f7 fa3c 	bl	8000628 <__aeabi_dmul>
 80091b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80091b4:	9415      	str	r4, [sp, #84]	@ 0x54
 80091b6:	4656      	mov	r6, sl
 80091b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80091bc:	f7f7 fce4 	bl	8000b88 <__aeabi_d2iz>
 80091c0:	4605      	mov	r5, r0
 80091c2:	f7f7 f9c7 	bl	8000554 <__aeabi_i2d>
 80091c6:	4602      	mov	r2, r0
 80091c8:	460b      	mov	r3, r1
 80091ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80091ce:	f7f7 f873 	bl	80002b8 <__aeabi_dsub>
 80091d2:	3530      	adds	r5, #48	@ 0x30
 80091d4:	f806 5b01 	strb.w	r5, [r6], #1
 80091d8:	4602      	mov	r2, r0
 80091da:	460b      	mov	r3, r1
 80091dc:	42a6      	cmp	r6, r4
 80091de:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80091e2:	f04f 0200 	mov.w	r2, #0
 80091e6:	d124      	bne.n	8009232 <_dtoa_r+0x662>
 80091e8:	4bac      	ldr	r3, [pc, #688]	@ (800949c <_dtoa_r+0x8cc>)
 80091ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80091ee:	f7f7 f865 	bl	80002bc <__adddf3>
 80091f2:	4602      	mov	r2, r0
 80091f4:	460b      	mov	r3, r1
 80091f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80091fa:	f7f7 fca5 	bl	8000b48 <__aeabi_dcmpgt>
 80091fe:	2800      	cmp	r0, #0
 8009200:	d145      	bne.n	800928e <_dtoa_r+0x6be>
 8009202:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009206:	49a5      	ldr	r1, [pc, #660]	@ (800949c <_dtoa_r+0x8cc>)
 8009208:	2000      	movs	r0, #0
 800920a:	f7f7 f855 	bl	80002b8 <__aeabi_dsub>
 800920e:	4602      	mov	r2, r0
 8009210:	460b      	mov	r3, r1
 8009212:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009216:	f7f7 fc79 	bl	8000b0c <__aeabi_dcmplt>
 800921a:	2800      	cmp	r0, #0
 800921c:	f43f aef5 	beq.w	800900a <_dtoa_r+0x43a>
 8009220:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8009222:	1e73      	subs	r3, r6, #1
 8009224:	9315      	str	r3, [sp, #84]	@ 0x54
 8009226:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800922a:	2b30      	cmp	r3, #48	@ 0x30
 800922c:	d0f8      	beq.n	8009220 <_dtoa_r+0x650>
 800922e:	9f04      	ldr	r7, [sp, #16]
 8009230:	e73e      	b.n	80090b0 <_dtoa_r+0x4e0>
 8009232:	4b9b      	ldr	r3, [pc, #620]	@ (80094a0 <_dtoa_r+0x8d0>)
 8009234:	f7f7 f9f8 	bl	8000628 <__aeabi_dmul>
 8009238:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800923c:	e7bc      	b.n	80091b8 <_dtoa_r+0x5e8>
 800923e:	d10c      	bne.n	800925a <_dtoa_r+0x68a>
 8009240:	4b98      	ldr	r3, [pc, #608]	@ (80094a4 <_dtoa_r+0x8d4>)
 8009242:	2200      	movs	r2, #0
 8009244:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009248:	f7f7 f9ee 	bl	8000628 <__aeabi_dmul>
 800924c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009250:	f7f7 fc70 	bl	8000b34 <__aeabi_dcmpge>
 8009254:	2800      	cmp	r0, #0
 8009256:	f000 8157 	beq.w	8009508 <_dtoa_r+0x938>
 800925a:	2400      	movs	r4, #0
 800925c:	4625      	mov	r5, r4
 800925e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009260:	43db      	mvns	r3, r3
 8009262:	9304      	str	r3, [sp, #16]
 8009264:	4656      	mov	r6, sl
 8009266:	2700      	movs	r7, #0
 8009268:	4621      	mov	r1, r4
 800926a:	4658      	mov	r0, fp
 800926c:	f000 fbb4 	bl	80099d8 <_Bfree>
 8009270:	2d00      	cmp	r5, #0
 8009272:	d0dc      	beq.n	800922e <_dtoa_r+0x65e>
 8009274:	b12f      	cbz	r7, 8009282 <_dtoa_r+0x6b2>
 8009276:	42af      	cmp	r7, r5
 8009278:	d003      	beq.n	8009282 <_dtoa_r+0x6b2>
 800927a:	4639      	mov	r1, r7
 800927c:	4658      	mov	r0, fp
 800927e:	f000 fbab 	bl	80099d8 <_Bfree>
 8009282:	4629      	mov	r1, r5
 8009284:	4658      	mov	r0, fp
 8009286:	f000 fba7 	bl	80099d8 <_Bfree>
 800928a:	e7d0      	b.n	800922e <_dtoa_r+0x65e>
 800928c:	9704      	str	r7, [sp, #16]
 800928e:	4633      	mov	r3, r6
 8009290:	461e      	mov	r6, r3
 8009292:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009296:	2a39      	cmp	r2, #57	@ 0x39
 8009298:	d107      	bne.n	80092aa <_dtoa_r+0x6da>
 800929a:	459a      	cmp	sl, r3
 800929c:	d1f8      	bne.n	8009290 <_dtoa_r+0x6c0>
 800929e:	9a04      	ldr	r2, [sp, #16]
 80092a0:	3201      	adds	r2, #1
 80092a2:	9204      	str	r2, [sp, #16]
 80092a4:	2230      	movs	r2, #48	@ 0x30
 80092a6:	f88a 2000 	strb.w	r2, [sl]
 80092aa:	781a      	ldrb	r2, [r3, #0]
 80092ac:	3201      	adds	r2, #1
 80092ae:	701a      	strb	r2, [r3, #0]
 80092b0:	e7bd      	b.n	800922e <_dtoa_r+0x65e>
 80092b2:	4b7b      	ldr	r3, [pc, #492]	@ (80094a0 <_dtoa_r+0x8d0>)
 80092b4:	2200      	movs	r2, #0
 80092b6:	f7f7 f9b7 	bl	8000628 <__aeabi_dmul>
 80092ba:	2200      	movs	r2, #0
 80092bc:	2300      	movs	r3, #0
 80092be:	4604      	mov	r4, r0
 80092c0:	460d      	mov	r5, r1
 80092c2:	f7f7 fc19 	bl	8000af8 <__aeabi_dcmpeq>
 80092c6:	2800      	cmp	r0, #0
 80092c8:	f43f aebb 	beq.w	8009042 <_dtoa_r+0x472>
 80092cc:	e6f0      	b.n	80090b0 <_dtoa_r+0x4e0>
 80092ce:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80092d0:	2a00      	cmp	r2, #0
 80092d2:	f000 80db 	beq.w	800948c <_dtoa_r+0x8bc>
 80092d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80092d8:	2a01      	cmp	r2, #1
 80092da:	f300 80bf 	bgt.w	800945c <_dtoa_r+0x88c>
 80092de:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80092e0:	2a00      	cmp	r2, #0
 80092e2:	f000 80b7 	beq.w	8009454 <_dtoa_r+0x884>
 80092e6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80092ea:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80092ec:	4646      	mov	r6, r8
 80092ee:	9a08      	ldr	r2, [sp, #32]
 80092f0:	2101      	movs	r1, #1
 80092f2:	441a      	add	r2, r3
 80092f4:	4658      	mov	r0, fp
 80092f6:	4498      	add	r8, r3
 80092f8:	9208      	str	r2, [sp, #32]
 80092fa:	f000 fc21 	bl	8009b40 <__i2b>
 80092fe:	4605      	mov	r5, r0
 8009300:	b15e      	cbz	r6, 800931a <_dtoa_r+0x74a>
 8009302:	9b08      	ldr	r3, [sp, #32]
 8009304:	2b00      	cmp	r3, #0
 8009306:	dd08      	ble.n	800931a <_dtoa_r+0x74a>
 8009308:	42b3      	cmp	r3, r6
 800930a:	9a08      	ldr	r2, [sp, #32]
 800930c:	bfa8      	it	ge
 800930e:	4633      	movge	r3, r6
 8009310:	eba8 0803 	sub.w	r8, r8, r3
 8009314:	1af6      	subs	r6, r6, r3
 8009316:	1ad3      	subs	r3, r2, r3
 8009318:	9308      	str	r3, [sp, #32]
 800931a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800931c:	b1f3      	cbz	r3, 800935c <_dtoa_r+0x78c>
 800931e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009320:	2b00      	cmp	r3, #0
 8009322:	f000 80b7 	beq.w	8009494 <_dtoa_r+0x8c4>
 8009326:	b18c      	cbz	r4, 800934c <_dtoa_r+0x77c>
 8009328:	4629      	mov	r1, r5
 800932a:	4622      	mov	r2, r4
 800932c:	4658      	mov	r0, fp
 800932e:	f000 fcc7 	bl	8009cc0 <__pow5mult>
 8009332:	464a      	mov	r2, r9
 8009334:	4601      	mov	r1, r0
 8009336:	4605      	mov	r5, r0
 8009338:	4658      	mov	r0, fp
 800933a:	f000 fc17 	bl	8009b6c <__multiply>
 800933e:	4649      	mov	r1, r9
 8009340:	9004      	str	r0, [sp, #16]
 8009342:	4658      	mov	r0, fp
 8009344:	f000 fb48 	bl	80099d8 <_Bfree>
 8009348:	9b04      	ldr	r3, [sp, #16]
 800934a:	4699      	mov	r9, r3
 800934c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800934e:	1b1a      	subs	r2, r3, r4
 8009350:	d004      	beq.n	800935c <_dtoa_r+0x78c>
 8009352:	4649      	mov	r1, r9
 8009354:	4658      	mov	r0, fp
 8009356:	f000 fcb3 	bl	8009cc0 <__pow5mult>
 800935a:	4681      	mov	r9, r0
 800935c:	2101      	movs	r1, #1
 800935e:	4658      	mov	r0, fp
 8009360:	f000 fbee 	bl	8009b40 <__i2b>
 8009364:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009366:	4604      	mov	r4, r0
 8009368:	2b00      	cmp	r3, #0
 800936a:	f000 81cf 	beq.w	800970c <_dtoa_r+0xb3c>
 800936e:	461a      	mov	r2, r3
 8009370:	4601      	mov	r1, r0
 8009372:	4658      	mov	r0, fp
 8009374:	f000 fca4 	bl	8009cc0 <__pow5mult>
 8009378:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800937a:	2b01      	cmp	r3, #1
 800937c:	4604      	mov	r4, r0
 800937e:	f300 8095 	bgt.w	80094ac <_dtoa_r+0x8dc>
 8009382:	9b02      	ldr	r3, [sp, #8]
 8009384:	2b00      	cmp	r3, #0
 8009386:	f040 8087 	bne.w	8009498 <_dtoa_r+0x8c8>
 800938a:	9b03      	ldr	r3, [sp, #12]
 800938c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009390:	2b00      	cmp	r3, #0
 8009392:	f040 8089 	bne.w	80094a8 <_dtoa_r+0x8d8>
 8009396:	9b03      	ldr	r3, [sp, #12]
 8009398:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800939c:	0d1b      	lsrs	r3, r3, #20
 800939e:	051b      	lsls	r3, r3, #20
 80093a0:	b12b      	cbz	r3, 80093ae <_dtoa_r+0x7de>
 80093a2:	9b08      	ldr	r3, [sp, #32]
 80093a4:	3301      	adds	r3, #1
 80093a6:	9308      	str	r3, [sp, #32]
 80093a8:	f108 0801 	add.w	r8, r8, #1
 80093ac:	2301      	movs	r3, #1
 80093ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80093b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	f000 81b0 	beq.w	8009718 <_dtoa_r+0xb48>
 80093b8:	6923      	ldr	r3, [r4, #16]
 80093ba:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80093be:	6918      	ldr	r0, [r3, #16]
 80093c0:	f000 fb72 	bl	8009aa8 <__hi0bits>
 80093c4:	f1c0 0020 	rsb	r0, r0, #32
 80093c8:	9b08      	ldr	r3, [sp, #32]
 80093ca:	4418      	add	r0, r3
 80093cc:	f010 001f 	ands.w	r0, r0, #31
 80093d0:	d077      	beq.n	80094c2 <_dtoa_r+0x8f2>
 80093d2:	f1c0 0320 	rsb	r3, r0, #32
 80093d6:	2b04      	cmp	r3, #4
 80093d8:	dd6b      	ble.n	80094b2 <_dtoa_r+0x8e2>
 80093da:	9b08      	ldr	r3, [sp, #32]
 80093dc:	f1c0 001c 	rsb	r0, r0, #28
 80093e0:	4403      	add	r3, r0
 80093e2:	4480      	add	r8, r0
 80093e4:	4406      	add	r6, r0
 80093e6:	9308      	str	r3, [sp, #32]
 80093e8:	f1b8 0f00 	cmp.w	r8, #0
 80093ec:	dd05      	ble.n	80093fa <_dtoa_r+0x82a>
 80093ee:	4649      	mov	r1, r9
 80093f0:	4642      	mov	r2, r8
 80093f2:	4658      	mov	r0, fp
 80093f4:	f000 fcbe 	bl	8009d74 <__lshift>
 80093f8:	4681      	mov	r9, r0
 80093fa:	9b08      	ldr	r3, [sp, #32]
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	dd05      	ble.n	800940c <_dtoa_r+0x83c>
 8009400:	4621      	mov	r1, r4
 8009402:	461a      	mov	r2, r3
 8009404:	4658      	mov	r0, fp
 8009406:	f000 fcb5 	bl	8009d74 <__lshift>
 800940a:	4604      	mov	r4, r0
 800940c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800940e:	2b00      	cmp	r3, #0
 8009410:	d059      	beq.n	80094c6 <_dtoa_r+0x8f6>
 8009412:	4621      	mov	r1, r4
 8009414:	4648      	mov	r0, r9
 8009416:	f000 fd19 	bl	8009e4c <__mcmp>
 800941a:	2800      	cmp	r0, #0
 800941c:	da53      	bge.n	80094c6 <_dtoa_r+0x8f6>
 800941e:	1e7b      	subs	r3, r7, #1
 8009420:	9304      	str	r3, [sp, #16]
 8009422:	4649      	mov	r1, r9
 8009424:	2300      	movs	r3, #0
 8009426:	220a      	movs	r2, #10
 8009428:	4658      	mov	r0, fp
 800942a:	f000 faf7 	bl	8009a1c <__multadd>
 800942e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009430:	4681      	mov	r9, r0
 8009432:	2b00      	cmp	r3, #0
 8009434:	f000 8172 	beq.w	800971c <_dtoa_r+0xb4c>
 8009438:	2300      	movs	r3, #0
 800943a:	4629      	mov	r1, r5
 800943c:	220a      	movs	r2, #10
 800943e:	4658      	mov	r0, fp
 8009440:	f000 faec 	bl	8009a1c <__multadd>
 8009444:	9b00      	ldr	r3, [sp, #0]
 8009446:	2b00      	cmp	r3, #0
 8009448:	4605      	mov	r5, r0
 800944a:	dc67      	bgt.n	800951c <_dtoa_r+0x94c>
 800944c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800944e:	2b02      	cmp	r3, #2
 8009450:	dc41      	bgt.n	80094d6 <_dtoa_r+0x906>
 8009452:	e063      	b.n	800951c <_dtoa_r+0x94c>
 8009454:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009456:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800945a:	e746      	b.n	80092ea <_dtoa_r+0x71a>
 800945c:	9b07      	ldr	r3, [sp, #28]
 800945e:	1e5c      	subs	r4, r3, #1
 8009460:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009462:	42a3      	cmp	r3, r4
 8009464:	bfbf      	itttt	lt
 8009466:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009468:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800946a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800946c:	1ae3      	sublt	r3, r4, r3
 800946e:	bfb4      	ite	lt
 8009470:	18d2      	addlt	r2, r2, r3
 8009472:	1b1c      	subge	r4, r3, r4
 8009474:	9b07      	ldr	r3, [sp, #28]
 8009476:	bfbc      	itt	lt
 8009478:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800947a:	2400      	movlt	r4, #0
 800947c:	2b00      	cmp	r3, #0
 800947e:	bfb5      	itete	lt
 8009480:	eba8 0603 	sublt.w	r6, r8, r3
 8009484:	9b07      	ldrge	r3, [sp, #28]
 8009486:	2300      	movlt	r3, #0
 8009488:	4646      	movge	r6, r8
 800948a:	e730      	b.n	80092ee <_dtoa_r+0x71e>
 800948c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800948e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009490:	4646      	mov	r6, r8
 8009492:	e735      	b.n	8009300 <_dtoa_r+0x730>
 8009494:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009496:	e75c      	b.n	8009352 <_dtoa_r+0x782>
 8009498:	2300      	movs	r3, #0
 800949a:	e788      	b.n	80093ae <_dtoa_r+0x7de>
 800949c:	3fe00000 	.word	0x3fe00000
 80094a0:	40240000 	.word	0x40240000
 80094a4:	40140000 	.word	0x40140000
 80094a8:	9b02      	ldr	r3, [sp, #8]
 80094aa:	e780      	b.n	80093ae <_dtoa_r+0x7de>
 80094ac:	2300      	movs	r3, #0
 80094ae:	930a      	str	r3, [sp, #40]	@ 0x28
 80094b0:	e782      	b.n	80093b8 <_dtoa_r+0x7e8>
 80094b2:	d099      	beq.n	80093e8 <_dtoa_r+0x818>
 80094b4:	9a08      	ldr	r2, [sp, #32]
 80094b6:	331c      	adds	r3, #28
 80094b8:	441a      	add	r2, r3
 80094ba:	4498      	add	r8, r3
 80094bc:	441e      	add	r6, r3
 80094be:	9208      	str	r2, [sp, #32]
 80094c0:	e792      	b.n	80093e8 <_dtoa_r+0x818>
 80094c2:	4603      	mov	r3, r0
 80094c4:	e7f6      	b.n	80094b4 <_dtoa_r+0x8e4>
 80094c6:	9b07      	ldr	r3, [sp, #28]
 80094c8:	9704      	str	r7, [sp, #16]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	dc20      	bgt.n	8009510 <_dtoa_r+0x940>
 80094ce:	9300      	str	r3, [sp, #0]
 80094d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094d2:	2b02      	cmp	r3, #2
 80094d4:	dd1e      	ble.n	8009514 <_dtoa_r+0x944>
 80094d6:	9b00      	ldr	r3, [sp, #0]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	f47f aec0 	bne.w	800925e <_dtoa_r+0x68e>
 80094de:	4621      	mov	r1, r4
 80094e0:	2205      	movs	r2, #5
 80094e2:	4658      	mov	r0, fp
 80094e4:	f000 fa9a 	bl	8009a1c <__multadd>
 80094e8:	4601      	mov	r1, r0
 80094ea:	4604      	mov	r4, r0
 80094ec:	4648      	mov	r0, r9
 80094ee:	f000 fcad 	bl	8009e4c <__mcmp>
 80094f2:	2800      	cmp	r0, #0
 80094f4:	f77f aeb3 	ble.w	800925e <_dtoa_r+0x68e>
 80094f8:	4656      	mov	r6, sl
 80094fa:	2331      	movs	r3, #49	@ 0x31
 80094fc:	f806 3b01 	strb.w	r3, [r6], #1
 8009500:	9b04      	ldr	r3, [sp, #16]
 8009502:	3301      	adds	r3, #1
 8009504:	9304      	str	r3, [sp, #16]
 8009506:	e6ae      	b.n	8009266 <_dtoa_r+0x696>
 8009508:	9c07      	ldr	r4, [sp, #28]
 800950a:	9704      	str	r7, [sp, #16]
 800950c:	4625      	mov	r5, r4
 800950e:	e7f3      	b.n	80094f8 <_dtoa_r+0x928>
 8009510:	9b07      	ldr	r3, [sp, #28]
 8009512:	9300      	str	r3, [sp, #0]
 8009514:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009516:	2b00      	cmp	r3, #0
 8009518:	f000 8104 	beq.w	8009724 <_dtoa_r+0xb54>
 800951c:	2e00      	cmp	r6, #0
 800951e:	dd05      	ble.n	800952c <_dtoa_r+0x95c>
 8009520:	4629      	mov	r1, r5
 8009522:	4632      	mov	r2, r6
 8009524:	4658      	mov	r0, fp
 8009526:	f000 fc25 	bl	8009d74 <__lshift>
 800952a:	4605      	mov	r5, r0
 800952c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800952e:	2b00      	cmp	r3, #0
 8009530:	d05a      	beq.n	80095e8 <_dtoa_r+0xa18>
 8009532:	6869      	ldr	r1, [r5, #4]
 8009534:	4658      	mov	r0, fp
 8009536:	f000 fa0f 	bl	8009958 <_Balloc>
 800953a:	4606      	mov	r6, r0
 800953c:	b928      	cbnz	r0, 800954a <_dtoa_r+0x97a>
 800953e:	4b84      	ldr	r3, [pc, #528]	@ (8009750 <_dtoa_r+0xb80>)
 8009540:	4602      	mov	r2, r0
 8009542:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009546:	f7ff bb5a 	b.w	8008bfe <_dtoa_r+0x2e>
 800954a:	692a      	ldr	r2, [r5, #16]
 800954c:	3202      	adds	r2, #2
 800954e:	0092      	lsls	r2, r2, #2
 8009550:	f105 010c 	add.w	r1, r5, #12
 8009554:	300c      	adds	r0, #12
 8009556:	f001 f833 	bl	800a5c0 <memcpy>
 800955a:	2201      	movs	r2, #1
 800955c:	4631      	mov	r1, r6
 800955e:	4658      	mov	r0, fp
 8009560:	f000 fc08 	bl	8009d74 <__lshift>
 8009564:	f10a 0301 	add.w	r3, sl, #1
 8009568:	9307      	str	r3, [sp, #28]
 800956a:	9b00      	ldr	r3, [sp, #0]
 800956c:	4453      	add	r3, sl
 800956e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009570:	9b02      	ldr	r3, [sp, #8]
 8009572:	f003 0301 	and.w	r3, r3, #1
 8009576:	462f      	mov	r7, r5
 8009578:	930a      	str	r3, [sp, #40]	@ 0x28
 800957a:	4605      	mov	r5, r0
 800957c:	9b07      	ldr	r3, [sp, #28]
 800957e:	4621      	mov	r1, r4
 8009580:	3b01      	subs	r3, #1
 8009582:	4648      	mov	r0, r9
 8009584:	9300      	str	r3, [sp, #0]
 8009586:	f7ff fa9a 	bl	8008abe <quorem>
 800958a:	4639      	mov	r1, r7
 800958c:	9002      	str	r0, [sp, #8]
 800958e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009592:	4648      	mov	r0, r9
 8009594:	f000 fc5a 	bl	8009e4c <__mcmp>
 8009598:	462a      	mov	r2, r5
 800959a:	9008      	str	r0, [sp, #32]
 800959c:	4621      	mov	r1, r4
 800959e:	4658      	mov	r0, fp
 80095a0:	f000 fc70 	bl	8009e84 <__mdiff>
 80095a4:	68c2      	ldr	r2, [r0, #12]
 80095a6:	4606      	mov	r6, r0
 80095a8:	bb02      	cbnz	r2, 80095ec <_dtoa_r+0xa1c>
 80095aa:	4601      	mov	r1, r0
 80095ac:	4648      	mov	r0, r9
 80095ae:	f000 fc4d 	bl	8009e4c <__mcmp>
 80095b2:	4602      	mov	r2, r0
 80095b4:	4631      	mov	r1, r6
 80095b6:	4658      	mov	r0, fp
 80095b8:	920e      	str	r2, [sp, #56]	@ 0x38
 80095ba:	f000 fa0d 	bl	80099d8 <_Bfree>
 80095be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095c0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80095c2:	9e07      	ldr	r6, [sp, #28]
 80095c4:	ea43 0102 	orr.w	r1, r3, r2
 80095c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80095ca:	4319      	orrs	r1, r3
 80095cc:	d110      	bne.n	80095f0 <_dtoa_r+0xa20>
 80095ce:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80095d2:	d029      	beq.n	8009628 <_dtoa_r+0xa58>
 80095d4:	9b08      	ldr	r3, [sp, #32]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	dd02      	ble.n	80095e0 <_dtoa_r+0xa10>
 80095da:	9b02      	ldr	r3, [sp, #8]
 80095dc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80095e0:	9b00      	ldr	r3, [sp, #0]
 80095e2:	f883 8000 	strb.w	r8, [r3]
 80095e6:	e63f      	b.n	8009268 <_dtoa_r+0x698>
 80095e8:	4628      	mov	r0, r5
 80095ea:	e7bb      	b.n	8009564 <_dtoa_r+0x994>
 80095ec:	2201      	movs	r2, #1
 80095ee:	e7e1      	b.n	80095b4 <_dtoa_r+0x9e4>
 80095f0:	9b08      	ldr	r3, [sp, #32]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	db04      	blt.n	8009600 <_dtoa_r+0xa30>
 80095f6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80095f8:	430b      	orrs	r3, r1
 80095fa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80095fc:	430b      	orrs	r3, r1
 80095fe:	d120      	bne.n	8009642 <_dtoa_r+0xa72>
 8009600:	2a00      	cmp	r2, #0
 8009602:	dded      	ble.n	80095e0 <_dtoa_r+0xa10>
 8009604:	4649      	mov	r1, r9
 8009606:	2201      	movs	r2, #1
 8009608:	4658      	mov	r0, fp
 800960a:	f000 fbb3 	bl	8009d74 <__lshift>
 800960e:	4621      	mov	r1, r4
 8009610:	4681      	mov	r9, r0
 8009612:	f000 fc1b 	bl	8009e4c <__mcmp>
 8009616:	2800      	cmp	r0, #0
 8009618:	dc03      	bgt.n	8009622 <_dtoa_r+0xa52>
 800961a:	d1e1      	bne.n	80095e0 <_dtoa_r+0xa10>
 800961c:	f018 0f01 	tst.w	r8, #1
 8009620:	d0de      	beq.n	80095e0 <_dtoa_r+0xa10>
 8009622:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009626:	d1d8      	bne.n	80095da <_dtoa_r+0xa0a>
 8009628:	9a00      	ldr	r2, [sp, #0]
 800962a:	2339      	movs	r3, #57	@ 0x39
 800962c:	7013      	strb	r3, [r2, #0]
 800962e:	4633      	mov	r3, r6
 8009630:	461e      	mov	r6, r3
 8009632:	3b01      	subs	r3, #1
 8009634:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009638:	2a39      	cmp	r2, #57	@ 0x39
 800963a:	d052      	beq.n	80096e2 <_dtoa_r+0xb12>
 800963c:	3201      	adds	r2, #1
 800963e:	701a      	strb	r2, [r3, #0]
 8009640:	e612      	b.n	8009268 <_dtoa_r+0x698>
 8009642:	2a00      	cmp	r2, #0
 8009644:	dd07      	ble.n	8009656 <_dtoa_r+0xa86>
 8009646:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800964a:	d0ed      	beq.n	8009628 <_dtoa_r+0xa58>
 800964c:	9a00      	ldr	r2, [sp, #0]
 800964e:	f108 0301 	add.w	r3, r8, #1
 8009652:	7013      	strb	r3, [r2, #0]
 8009654:	e608      	b.n	8009268 <_dtoa_r+0x698>
 8009656:	9b07      	ldr	r3, [sp, #28]
 8009658:	9a07      	ldr	r2, [sp, #28]
 800965a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800965e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009660:	4293      	cmp	r3, r2
 8009662:	d028      	beq.n	80096b6 <_dtoa_r+0xae6>
 8009664:	4649      	mov	r1, r9
 8009666:	2300      	movs	r3, #0
 8009668:	220a      	movs	r2, #10
 800966a:	4658      	mov	r0, fp
 800966c:	f000 f9d6 	bl	8009a1c <__multadd>
 8009670:	42af      	cmp	r7, r5
 8009672:	4681      	mov	r9, r0
 8009674:	f04f 0300 	mov.w	r3, #0
 8009678:	f04f 020a 	mov.w	r2, #10
 800967c:	4639      	mov	r1, r7
 800967e:	4658      	mov	r0, fp
 8009680:	d107      	bne.n	8009692 <_dtoa_r+0xac2>
 8009682:	f000 f9cb 	bl	8009a1c <__multadd>
 8009686:	4607      	mov	r7, r0
 8009688:	4605      	mov	r5, r0
 800968a:	9b07      	ldr	r3, [sp, #28]
 800968c:	3301      	adds	r3, #1
 800968e:	9307      	str	r3, [sp, #28]
 8009690:	e774      	b.n	800957c <_dtoa_r+0x9ac>
 8009692:	f000 f9c3 	bl	8009a1c <__multadd>
 8009696:	4629      	mov	r1, r5
 8009698:	4607      	mov	r7, r0
 800969a:	2300      	movs	r3, #0
 800969c:	220a      	movs	r2, #10
 800969e:	4658      	mov	r0, fp
 80096a0:	f000 f9bc 	bl	8009a1c <__multadd>
 80096a4:	4605      	mov	r5, r0
 80096a6:	e7f0      	b.n	800968a <_dtoa_r+0xaba>
 80096a8:	9b00      	ldr	r3, [sp, #0]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	bfcc      	ite	gt
 80096ae:	461e      	movgt	r6, r3
 80096b0:	2601      	movle	r6, #1
 80096b2:	4456      	add	r6, sl
 80096b4:	2700      	movs	r7, #0
 80096b6:	4649      	mov	r1, r9
 80096b8:	2201      	movs	r2, #1
 80096ba:	4658      	mov	r0, fp
 80096bc:	f000 fb5a 	bl	8009d74 <__lshift>
 80096c0:	4621      	mov	r1, r4
 80096c2:	4681      	mov	r9, r0
 80096c4:	f000 fbc2 	bl	8009e4c <__mcmp>
 80096c8:	2800      	cmp	r0, #0
 80096ca:	dcb0      	bgt.n	800962e <_dtoa_r+0xa5e>
 80096cc:	d102      	bne.n	80096d4 <_dtoa_r+0xb04>
 80096ce:	f018 0f01 	tst.w	r8, #1
 80096d2:	d1ac      	bne.n	800962e <_dtoa_r+0xa5e>
 80096d4:	4633      	mov	r3, r6
 80096d6:	461e      	mov	r6, r3
 80096d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80096dc:	2a30      	cmp	r2, #48	@ 0x30
 80096de:	d0fa      	beq.n	80096d6 <_dtoa_r+0xb06>
 80096e0:	e5c2      	b.n	8009268 <_dtoa_r+0x698>
 80096e2:	459a      	cmp	sl, r3
 80096e4:	d1a4      	bne.n	8009630 <_dtoa_r+0xa60>
 80096e6:	9b04      	ldr	r3, [sp, #16]
 80096e8:	3301      	adds	r3, #1
 80096ea:	9304      	str	r3, [sp, #16]
 80096ec:	2331      	movs	r3, #49	@ 0x31
 80096ee:	f88a 3000 	strb.w	r3, [sl]
 80096f2:	e5b9      	b.n	8009268 <_dtoa_r+0x698>
 80096f4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80096f6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009754 <_dtoa_r+0xb84>
 80096fa:	b11b      	cbz	r3, 8009704 <_dtoa_r+0xb34>
 80096fc:	f10a 0308 	add.w	r3, sl, #8
 8009700:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009702:	6013      	str	r3, [r2, #0]
 8009704:	4650      	mov	r0, sl
 8009706:	b019      	add	sp, #100	@ 0x64
 8009708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800970c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800970e:	2b01      	cmp	r3, #1
 8009710:	f77f ae37 	ble.w	8009382 <_dtoa_r+0x7b2>
 8009714:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009716:	930a      	str	r3, [sp, #40]	@ 0x28
 8009718:	2001      	movs	r0, #1
 800971a:	e655      	b.n	80093c8 <_dtoa_r+0x7f8>
 800971c:	9b00      	ldr	r3, [sp, #0]
 800971e:	2b00      	cmp	r3, #0
 8009720:	f77f aed6 	ble.w	80094d0 <_dtoa_r+0x900>
 8009724:	4656      	mov	r6, sl
 8009726:	4621      	mov	r1, r4
 8009728:	4648      	mov	r0, r9
 800972a:	f7ff f9c8 	bl	8008abe <quorem>
 800972e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009732:	f806 8b01 	strb.w	r8, [r6], #1
 8009736:	9b00      	ldr	r3, [sp, #0]
 8009738:	eba6 020a 	sub.w	r2, r6, sl
 800973c:	4293      	cmp	r3, r2
 800973e:	ddb3      	ble.n	80096a8 <_dtoa_r+0xad8>
 8009740:	4649      	mov	r1, r9
 8009742:	2300      	movs	r3, #0
 8009744:	220a      	movs	r2, #10
 8009746:	4658      	mov	r0, fp
 8009748:	f000 f968 	bl	8009a1c <__multadd>
 800974c:	4681      	mov	r9, r0
 800974e:	e7ea      	b.n	8009726 <_dtoa_r+0xb56>
 8009750:	0800ac1c 	.word	0x0800ac1c
 8009754:	0800aba0 	.word	0x0800aba0

08009758 <_free_r>:
 8009758:	b538      	push	{r3, r4, r5, lr}
 800975a:	4605      	mov	r5, r0
 800975c:	2900      	cmp	r1, #0
 800975e:	d041      	beq.n	80097e4 <_free_r+0x8c>
 8009760:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009764:	1f0c      	subs	r4, r1, #4
 8009766:	2b00      	cmp	r3, #0
 8009768:	bfb8      	it	lt
 800976a:	18e4      	addlt	r4, r4, r3
 800976c:	f000 f8e8 	bl	8009940 <__malloc_lock>
 8009770:	4a1d      	ldr	r2, [pc, #116]	@ (80097e8 <_free_r+0x90>)
 8009772:	6813      	ldr	r3, [r2, #0]
 8009774:	b933      	cbnz	r3, 8009784 <_free_r+0x2c>
 8009776:	6063      	str	r3, [r4, #4]
 8009778:	6014      	str	r4, [r2, #0]
 800977a:	4628      	mov	r0, r5
 800977c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009780:	f000 b8e4 	b.w	800994c <__malloc_unlock>
 8009784:	42a3      	cmp	r3, r4
 8009786:	d908      	bls.n	800979a <_free_r+0x42>
 8009788:	6820      	ldr	r0, [r4, #0]
 800978a:	1821      	adds	r1, r4, r0
 800978c:	428b      	cmp	r3, r1
 800978e:	bf01      	itttt	eq
 8009790:	6819      	ldreq	r1, [r3, #0]
 8009792:	685b      	ldreq	r3, [r3, #4]
 8009794:	1809      	addeq	r1, r1, r0
 8009796:	6021      	streq	r1, [r4, #0]
 8009798:	e7ed      	b.n	8009776 <_free_r+0x1e>
 800979a:	461a      	mov	r2, r3
 800979c:	685b      	ldr	r3, [r3, #4]
 800979e:	b10b      	cbz	r3, 80097a4 <_free_r+0x4c>
 80097a0:	42a3      	cmp	r3, r4
 80097a2:	d9fa      	bls.n	800979a <_free_r+0x42>
 80097a4:	6811      	ldr	r1, [r2, #0]
 80097a6:	1850      	adds	r0, r2, r1
 80097a8:	42a0      	cmp	r0, r4
 80097aa:	d10b      	bne.n	80097c4 <_free_r+0x6c>
 80097ac:	6820      	ldr	r0, [r4, #0]
 80097ae:	4401      	add	r1, r0
 80097b0:	1850      	adds	r0, r2, r1
 80097b2:	4283      	cmp	r3, r0
 80097b4:	6011      	str	r1, [r2, #0]
 80097b6:	d1e0      	bne.n	800977a <_free_r+0x22>
 80097b8:	6818      	ldr	r0, [r3, #0]
 80097ba:	685b      	ldr	r3, [r3, #4]
 80097bc:	6053      	str	r3, [r2, #4]
 80097be:	4408      	add	r0, r1
 80097c0:	6010      	str	r0, [r2, #0]
 80097c2:	e7da      	b.n	800977a <_free_r+0x22>
 80097c4:	d902      	bls.n	80097cc <_free_r+0x74>
 80097c6:	230c      	movs	r3, #12
 80097c8:	602b      	str	r3, [r5, #0]
 80097ca:	e7d6      	b.n	800977a <_free_r+0x22>
 80097cc:	6820      	ldr	r0, [r4, #0]
 80097ce:	1821      	adds	r1, r4, r0
 80097d0:	428b      	cmp	r3, r1
 80097d2:	bf04      	itt	eq
 80097d4:	6819      	ldreq	r1, [r3, #0]
 80097d6:	685b      	ldreq	r3, [r3, #4]
 80097d8:	6063      	str	r3, [r4, #4]
 80097da:	bf04      	itt	eq
 80097dc:	1809      	addeq	r1, r1, r0
 80097de:	6021      	streq	r1, [r4, #0]
 80097e0:	6054      	str	r4, [r2, #4]
 80097e2:	e7ca      	b.n	800977a <_free_r+0x22>
 80097e4:	bd38      	pop	{r3, r4, r5, pc}
 80097e6:	bf00      	nop
 80097e8:	2002f4a8 	.word	0x2002f4a8

080097ec <malloc>:
 80097ec:	4b02      	ldr	r3, [pc, #8]	@ (80097f8 <malloc+0xc>)
 80097ee:	4601      	mov	r1, r0
 80097f0:	6818      	ldr	r0, [r3, #0]
 80097f2:	f000 b825 	b.w	8009840 <_malloc_r>
 80097f6:	bf00      	nop
 80097f8:	20000018 	.word	0x20000018

080097fc <sbrk_aligned>:
 80097fc:	b570      	push	{r4, r5, r6, lr}
 80097fe:	4e0f      	ldr	r6, [pc, #60]	@ (800983c <sbrk_aligned+0x40>)
 8009800:	460c      	mov	r4, r1
 8009802:	6831      	ldr	r1, [r6, #0]
 8009804:	4605      	mov	r5, r0
 8009806:	b911      	cbnz	r1, 800980e <sbrk_aligned+0x12>
 8009808:	f000 feca 	bl	800a5a0 <_sbrk_r>
 800980c:	6030      	str	r0, [r6, #0]
 800980e:	4621      	mov	r1, r4
 8009810:	4628      	mov	r0, r5
 8009812:	f000 fec5 	bl	800a5a0 <_sbrk_r>
 8009816:	1c43      	adds	r3, r0, #1
 8009818:	d103      	bne.n	8009822 <sbrk_aligned+0x26>
 800981a:	f04f 34ff 	mov.w	r4, #4294967295
 800981e:	4620      	mov	r0, r4
 8009820:	bd70      	pop	{r4, r5, r6, pc}
 8009822:	1cc4      	adds	r4, r0, #3
 8009824:	f024 0403 	bic.w	r4, r4, #3
 8009828:	42a0      	cmp	r0, r4
 800982a:	d0f8      	beq.n	800981e <sbrk_aligned+0x22>
 800982c:	1a21      	subs	r1, r4, r0
 800982e:	4628      	mov	r0, r5
 8009830:	f000 feb6 	bl	800a5a0 <_sbrk_r>
 8009834:	3001      	adds	r0, #1
 8009836:	d1f2      	bne.n	800981e <sbrk_aligned+0x22>
 8009838:	e7ef      	b.n	800981a <sbrk_aligned+0x1e>
 800983a:	bf00      	nop
 800983c:	2002f4a4 	.word	0x2002f4a4

08009840 <_malloc_r>:
 8009840:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009844:	1ccd      	adds	r5, r1, #3
 8009846:	f025 0503 	bic.w	r5, r5, #3
 800984a:	3508      	adds	r5, #8
 800984c:	2d0c      	cmp	r5, #12
 800984e:	bf38      	it	cc
 8009850:	250c      	movcc	r5, #12
 8009852:	2d00      	cmp	r5, #0
 8009854:	4606      	mov	r6, r0
 8009856:	db01      	blt.n	800985c <_malloc_r+0x1c>
 8009858:	42a9      	cmp	r1, r5
 800985a:	d904      	bls.n	8009866 <_malloc_r+0x26>
 800985c:	230c      	movs	r3, #12
 800985e:	6033      	str	r3, [r6, #0]
 8009860:	2000      	movs	r0, #0
 8009862:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009866:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800993c <_malloc_r+0xfc>
 800986a:	f000 f869 	bl	8009940 <__malloc_lock>
 800986e:	f8d8 3000 	ldr.w	r3, [r8]
 8009872:	461c      	mov	r4, r3
 8009874:	bb44      	cbnz	r4, 80098c8 <_malloc_r+0x88>
 8009876:	4629      	mov	r1, r5
 8009878:	4630      	mov	r0, r6
 800987a:	f7ff ffbf 	bl	80097fc <sbrk_aligned>
 800987e:	1c43      	adds	r3, r0, #1
 8009880:	4604      	mov	r4, r0
 8009882:	d158      	bne.n	8009936 <_malloc_r+0xf6>
 8009884:	f8d8 4000 	ldr.w	r4, [r8]
 8009888:	4627      	mov	r7, r4
 800988a:	2f00      	cmp	r7, #0
 800988c:	d143      	bne.n	8009916 <_malloc_r+0xd6>
 800988e:	2c00      	cmp	r4, #0
 8009890:	d04b      	beq.n	800992a <_malloc_r+0xea>
 8009892:	6823      	ldr	r3, [r4, #0]
 8009894:	4639      	mov	r1, r7
 8009896:	4630      	mov	r0, r6
 8009898:	eb04 0903 	add.w	r9, r4, r3
 800989c:	f000 fe80 	bl	800a5a0 <_sbrk_r>
 80098a0:	4581      	cmp	r9, r0
 80098a2:	d142      	bne.n	800992a <_malloc_r+0xea>
 80098a4:	6821      	ldr	r1, [r4, #0]
 80098a6:	1a6d      	subs	r5, r5, r1
 80098a8:	4629      	mov	r1, r5
 80098aa:	4630      	mov	r0, r6
 80098ac:	f7ff ffa6 	bl	80097fc <sbrk_aligned>
 80098b0:	3001      	adds	r0, #1
 80098b2:	d03a      	beq.n	800992a <_malloc_r+0xea>
 80098b4:	6823      	ldr	r3, [r4, #0]
 80098b6:	442b      	add	r3, r5
 80098b8:	6023      	str	r3, [r4, #0]
 80098ba:	f8d8 3000 	ldr.w	r3, [r8]
 80098be:	685a      	ldr	r2, [r3, #4]
 80098c0:	bb62      	cbnz	r2, 800991c <_malloc_r+0xdc>
 80098c2:	f8c8 7000 	str.w	r7, [r8]
 80098c6:	e00f      	b.n	80098e8 <_malloc_r+0xa8>
 80098c8:	6822      	ldr	r2, [r4, #0]
 80098ca:	1b52      	subs	r2, r2, r5
 80098cc:	d420      	bmi.n	8009910 <_malloc_r+0xd0>
 80098ce:	2a0b      	cmp	r2, #11
 80098d0:	d917      	bls.n	8009902 <_malloc_r+0xc2>
 80098d2:	1961      	adds	r1, r4, r5
 80098d4:	42a3      	cmp	r3, r4
 80098d6:	6025      	str	r5, [r4, #0]
 80098d8:	bf18      	it	ne
 80098da:	6059      	strne	r1, [r3, #4]
 80098dc:	6863      	ldr	r3, [r4, #4]
 80098de:	bf08      	it	eq
 80098e0:	f8c8 1000 	streq.w	r1, [r8]
 80098e4:	5162      	str	r2, [r4, r5]
 80098e6:	604b      	str	r3, [r1, #4]
 80098e8:	4630      	mov	r0, r6
 80098ea:	f000 f82f 	bl	800994c <__malloc_unlock>
 80098ee:	f104 000b 	add.w	r0, r4, #11
 80098f2:	1d23      	adds	r3, r4, #4
 80098f4:	f020 0007 	bic.w	r0, r0, #7
 80098f8:	1ac2      	subs	r2, r0, r3
 80098fa:	bf1c      	itt	ne
 80098fc:	1a1b      	subne	r3, r3, r0
 80098fe:	50a3      	strne	r3, [r4, r2]
 8009900:	e7af      	b.n	8009862 <_malloc_r+0x22>
 8009902:	6862      	ldr	r2, [r4, #4]
 8009904:	42a3      	cmp	r3, r4
 8009906:	bf0c      	ite	eq
 8009908:	f8c8 2000 	streq.w	r2, [r8]
 800990c:	605a      	strne	r2, [r3, #4]
 800990e:	e7eb      	b.n	80098e8 <_malloc_r+0xa8>
 8009910:	4623      	mov	r3, r4
 8009912:	6864      	ldr	r4, [r4, #4]
 8009914:	e7ae      	b.n	8009874 <_malloc_r+0x34>
 8009916:	463c      	mov	r4, r7
 8009918:	687f      	ldr	r7, [r7, #4]
 800991a:	e7b6      	b.n	800988a <_malloc_r+0x4a>
 800991c:	461a      	mov	r2, r3
 800991e:	685b      	ldr	r3, [r3, #4]
 8009920:	42a3      	cmp	r3, r4
 8009922:	d1fb      	bne.n	800991c <_malloc_r+0xdc>
 8009924:	2300      	movs	r3, #0
 8009926:	6053      	str	r3, [r2, #4]
 8009928:	e7de      	b.n	80098e8 <_malloc_r+0xa8>
 800992a:	230c      	movs	r3, #12
 800992c:	6033      	str	r3, [r6, #0]
 800992e:	4630      	mov	r0, r6
 8009930:	f000 f80c 	bl	800994c <__malloc_unlock>
 8009934:	e794      	b.n	8009860 <_malloc_r+0x20>
 8009936:	6005      	str	r5, [r0, #0]
 8009938:	e7d6      	b.n	80098e8 <_malloc_r+0xa8>
 800993a:	bf00      	nop
 800993c:	2002f4a8 	.word	0x2002f4a8

08009940 <__malloc_lock>:
 8009940:	4801      	ldr	r0, [pc, #4]	@ (8009948 <__malloc_lock+0x8>)
 8009942:	f7ff b8ba 	b.w	8008aba <__retarget_lock_acquire_recursive>
 8009946:	bf00      	nop
 8009948:	2002f4a0 	.word	0x2002f4a0

0800994c <__malloc_unlock>:
 800994c:	4801      	ldr	r0, [pc, #4]	@ (8009954 <__malloc_unlock+0x8>)
 800994e:	f7ff b8b5 	b.w	8008abc <__retarget_lock_release_recursive>
 8009952:	bf00      	nop
 8009954:	2002f4a0 	.word	0x2002f4a0

08009958 <_Balloc>:
 8009958:	b570      	push	{r4, r5, r6, lr}
 800995a:	69c6      	ldr	r6, [r0, #28]
 800995c:	4604      	mov	r4, r0
 800995e:	460d      	mov	r5, r1
 8009960:	b976      	cbnz	r6, 8009980 <_Balloc+0x28>
 8009962:	2010      	movs	r0, #16
 8009964:	f7ff ff42 	bl	80097ec <malloc>
 8009968:	4602      	mov	r2, r0
 800996a:	61e0      	str	r0, [r4, #28]
 800996c:	b920      	cbnz	r0, 8009978 <_Balloc+0x20>
 800996e:	4b18      	ldr	r3, [pc, #96]	@ (80099d0 <_Balloc+0x78>)
 8009970:	4818      	ldr	r0, [pc, #96]	@ (80099d4 <_Balloc+0x7c>)
 8009972:	216b      	movs	r1, #107	@ 0x6b
 8009974:	f000 fe32 	bl	800a5dc <__assert_func>
 8009978:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800997c:	6006      	str	r6, [r0, #0]
 800997e:	60c6      	str	r6, [r0, #12]
 8009980:	69e6      	ldr	r6, [r4, #28]
 8009982:	68f3      	ldr	r3, [r6, #12]
 8009984:	b183      	cbz	r3, 80099a8 <_Balloc+0x50>
 8009986:	69e3      	ldr	r3, [r4, #28]
 8009988:	68db      	ldr	r3, [r3, #12]
 800998a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800998e:	b9b8      	cbnz	r0, 80099c0 <_Balloc+0x68>
 8009990:	2101      	movs	r1, #1
 8009992:	fa01 f605 	lsl.w	r6, r1, r5
 8009996:	1d72      	adds	r2, r6, #5
 8009998:	0092      	lsls	r2, r2, #2
 800999a:	4620      	mov	r0, r4
 800999c:	f000 fe3c 	bl	800a618 <_calloc_r>
 80099a0:	b160      	cbz	r0, 80099bc <_Balloc+0x64>
 80099a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80099a6:	e00e      	b.n	80099c6 <_Balloc+0x6e>
 80099a8:	2221      	movs	r2, #33	@ 0x21
 80099aa:	2104      	movs	r1, #4
 80099ac:	4620      	mov	r0, r4
 80099ae:	f000 fe33 	bl	800a618 <_calloc_r>
 80099b2:	69e3      	ldr	r3, [r4, #28]
 80099b4:	60f0      	str	r0, [r6, #12]
 80099b6:	68db      	ldr	r3, [r3, #12]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d1e4      	bne.n	8009986 <_Balloc+0x2e>
 80099bc:	2000      	movs	r0, #0
 80099be:	bd70      	pop	{r4, r5, r6, pc}
 80099c0:	6802      	ldr	r2, [r0, #0]
 80099c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80099c6:	2300      	movs	r3, #0
 80099c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80099cc:	e7f7      	b.n	80099be <_Balloc+0x66>
 80099ce:	bf00      	nop
 80099d0:	0800abad 	.word	0x0800abad
 80099d4:	0800ac2d 	.word	0x0800ac2d

080099d8 <_Bfree>:
 80099d8:	b570      	push	{r4, r5, r6, lr}
 80099da:	69c6      	ldr	r6, [r0, #28]
 80099dc:	4605      	mov	r5, r0
 80099de:	460c      	mov	r4, r1
 80099e0:	b976      	cbnz	r6, 8009a00 <_Bfree+0x28>
 80099e2:	2010      	movs	r0, #16
 80099e4:	f7ff ff02 	bl	80097ec <malloc>
 80099e8:	4602      	mov	r2, r0
 80099ea:	61e8      	str	r0, [r5, #28]
 80099ec:	b920      	cbnz	r0, 80099f8 <_Bfree+0x20>
 80099ee:	4b09      	ldr	r3, [pc, #36]	@ (8009a14 <_Bfree+0x3c>)
 80099f0:	4809      	ldr	r0, [pc, #36]	@ (8009a18 <_Bfree+0x40>)
 80099f2:	218f      	movs	r1, #143	@ 0x8f
 80099f4:	f000 fdf2 	bl	800a5dc <__assert_func>
 80099f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80099fc:	6006      	str	r6, [r0, #0]
 80099fe:	60c6      	str	r6, [r0, #12]
 8009a00:	b13c      	cbz	r4, 8009a12 <_Bfree+0x3a>
 8009a02:	69eb      	ldr	r3, [r5, #28]
 8009a04:	6862      	ldr	r2, [r4, #4]
 8009a06:	68db      	ldr	r3, [r3, #12]
 8009a08:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009a0c:	6021      	str	r1, [r4, #0]
 8009a0e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009a12:	bd70      	pop	{r4, r5, r6, pc}
 8009a14:	0800abad 	.word	0x0800abad
 8009a18:	0800ac2d 	.word	0x0800ac2d

08009a1c <__multadd>:
 8009a1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a20:	690d      	ldr	r5, [r1, #16]
 8009a22:	4607      	mov	r7, r0
 8009a24:	460c      	mov	r4, r1
 8009a26:	461e      	mov	r6, r3
 8009a28:	f101 0c14 	add.w	ip, r1, #20
 8009a2c:	2000      	movs	r0, #0
 8009a2e:	f8dc 3000 	ldr.w	r3, [ip]
 8009a32:	b299      	uxth	r1, r3
 8009a34:	fb02 6101 	mla	r1, r2, r1, r6
 8009a38:	0c1e      	lsrs	r6, r3, #16
 8009a3a:	0c0b      	lsrs	r3, r1, #16
 8009a3c:	fb02 3306 	mla	r3, r2, r6, r3
 8009a40:	b289      	uxth	r1, r1
 8009a42:	3001      	adds	r0, #1
 8009a44:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009a48:	4285      	cmp	r5, r0
 8009a4a:	f84c 1b04 	str.w	r1, [ip], #4
 8009a4e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009a52:	dcec      	bgt.n	8009a2e <__multadd+0x12>
 8009a54:	b30e      	cbz	r6, 8009a9a <__multadd+0x7e>
 8009a56:	68a3      	ldr	r3, [r4, #8]
 8009a58:	42ab      	cmp	r3, r5
 8009a5a:	dc19      	bgt.n	8009a90 <__multadd+0x74>
 8009a5c:	6861      	ldr	r1, [r4, #4]
 8009a5e:	4638      	mov	r0, r7
 8009a60:	3101      	adds	r1, #1
 8009a62:	f7ff ff79 	bl	8009958 <_Balloc>
 8009a66:	4680      	mov	r8, r0
 8009a68:	b928      	cbnz	r0, 8009a76 <__multadd+0x5a>
 8009a6a:	4602      	mov	r2, r0
 8009a6c:	4b0c      	ldr	r3, [pc, #48]	@ (8009aa0 <__multadd+0x84>)
 8009a6e:	480d      	ldr	r0, [pc, #52]	@ (8009aa4 <__multadd+0x88>)
 8009a70:	21ba      	movs	r1, #186	@ 0xba
 8009a72:	f000 fdb3 	bl	800a5dc <__assert_func>
 8009a76:	6922      	ldr	r2, [r4, #16]
 8009a78:	3202      	adds	r2, #2
 8009a7a:	f104 010c 	add.w	r1, r4, #12
 8009a7e:	0092      	lsls	r2, r2, #2
 8009a80:	300c      	adds	r0, #12
 8009a82:	f000 fd9d 	bl	800a5c0 <memcpy>
 8009a86:	4621      	mov	r1, r4
 8009a88:	4638      	mov	r0, r7
 8009a8a:	f7ff ffa5 	bl	80099d8 <_Bfree>
 8009a8e:	4644      	mov	r4, r8
 8009a90:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009a94:	3501      	adds	r5, #1
 8009a96:	615e      	str	r6, [r3, #20]
 8009a98:	6125      	str	r5, [r4, #16]
 8009a9a:	4620      	mov	r0, r4
 8009a9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009aa0:	0800ac1c 	.word	0x0800ac1c
 8009aa4:	0800ac2d 	.word	0x0800ac2d

08009aa8 <__hi0bits>:
 8009aa8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009aac:	4603      	mov	r3, r0
 8009aae:	bf36      	itet	cc
 8009ab0:	0403      	lslcc	r3, r0, #16
 8009ab2:	2000      	movcs	r0, #0
 8009ab4:	2010      	movcc	r0, #16
 8009ab6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009aba:	bf3c      	itt	cc
 8009abc:	021b      	lslcc	r3, r3, #8
 8009abe:	3008      	addcc	r0, #8
 8009ac0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009ac4:	bf3c      	itt	cc
 8009ac6:	011b      	lslcc	r3, r3, #4
 8009ac8:	3004      	addcc	r0, #4
 8009aca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ace:	bf3c      	itt	cc
 8009ad0:	009b      	lslcc	r3, r3, #2
 8009ad2:	3002      	addcc	r0, #2
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	db05      	blt.n	8009ae4 <__hi0bits+0x3c>
 8009ad8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009adc:	f100 0001 	add.w	r0, r0, #1
 8009ae0:	bf08      	it	eq
 8009ae2:	2020      	moveq	r0, #32
 8009ae4:	4770      	bx	lr

08009ae6 <__lo0bits>:
 8009ae6:	6803      	ldr	r3, [r0, #0]
 8009ae8:	4602      	mov	r2, r0
 8009aea:	f013 0007 	ands.w	r0, r3, #7
 8009aee:	d00b      	beq.n	8009b08 <__lo0bits+0x22>
 8009af0:	07d9      	lsls	r1, r3, #31
 8009af2:	d421      	bmi.n	8009b38 <__lo0bits+0x52>
 8009af4:	0798      	lsls	r0, r3, #30
 8009af6:	bf49      	itett	mi
 8009af8:	085b      	lsrmi	r3, r3, #1
 8009afa:	089b      	lsrpl	r3, r3, #2
 8009afc:	2001      	movmi	r0, #1
 8009afe:	6013      	strmi	r3, [r2, #0]
 8009b00:	bf5c      	itt	pl
 8009b02:	6013      	strpl	r3, [r2, #0]
 8009b04:	2002      	movpl	r0, #2
 8009b06:	4770      	bx	lr
 8009b08:	b299      	uxth	r1, r3
 8009b0a:	b909      	cbnz	r1, 8009b10 <__lo0bits+0x2a>
 8009b0c:	0c1b      	lsrs	r3, r3, #16
 8009b0e:	2010      	movs	r0, #16
 8009b10:	b2d9      	uxtb	r1, r3
 8009b12:	b909      	cbnz	r1, 8009b18 <__lo0bits+0x32>
 8009b14:	3008      	adds	r0, #8
 8009b16:	0a1b      	lsrs	r3, r3, #8
 8009b18:	0719      	lsls	r1, r3, #28
 8009b1a:	bf04      	itt	eq
 8009b1c:	091b      	lsreq	r3, r3, #4
 8009b1e:	3004      	addeq	r0, #4
 8009b20:	0799      	lsls	r1, r3, #30
 8009b22:	bf04      	itt	eq
 8009b24:	089b      	lsreq	r3, r3, #2
 8009b26:	3002      	addeq	r0, #2
 8009b28:	07d9      	lsls	r1, r3, #31
 8009b2a:	d403      	bmi.n	8009b34 <__lo0bits+0x4e>
 8009b2c:	085b      	lsrs	r3, r3, #1
 8009b2e:	f100 0001 	add.w	r0, r0, #1
 8009b32:	d003      	beq.n	8009b3c <__lo0bits+0x56>
 8009b34:	6013      	str	r3, [r2, #0]
 8009b36:	4770      	bx	lr
 8009b38:	2000      	movs	r0, #0
 8009b3a:	4770      	bx	lr
 8009b3c:	2020      	movs	r0, #32
 8009b3e:	4770      	bx	lr

08009b40 <__i2b>:
 8009b40:	b510      	push	{r4, lr}
 8009b42:	460c      	mov	r4, r1
 8009b44:	2101      	movs	r1, #1
 8009b46:	f7ff ff07 	bl	8009958 <_Balloc>
 8009b4a:	4602      	mov	r2, r0
 8009b4c:	b928      	cbnz	r0, 8009b5a <__i2b+0x1a>
 8009b4e:	4b05      	ldr	r3, [pc, #20]	@ (8009b64 <__i2b+0x24>)
 8009b50:	4805      	ldr	r0, [pc, #20]	@ (8009b68 <__i2b+0x28>)
 8009b52:	f240 1145 	movw	r1, #325	@ 0x145
 8009b56:	f000 fd41 	bl	800a5dc <__assert_func>
 8009b5a:	2301      	movs	r3, #1
 8009b5c:	6144      	str	r4, [r0, #20]
 8009b5e:	6103      	str	r3, [r0, #16]
 8009b60:	bd10      	pop	{r4, pc}
 8009b62:	bf00      	nop
 8009b64:	0800ac1c 	.word	0x0800ac1c
 8009b68:	0800ac2d 	.word	0x0800ac2d

08009b6c <__multiply>:
 8009b6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b70:	4614      	mov	r4, r2
 8009b72:	690a      	ldr	r2, [r1, #16]
 8009b74:	6923      	ldr	r3, [r4, #16]
 8009b76:	429a      	cmp	r2, r3
 8009b78:	bfa8      	it	ge
 8009b7a:	4623      	movge	r3, r4
 8009b7c:	460f      	mov	r7, r1
 8009b7e:	bfa4      	itt	ge
 8009b80:	460c      	movge	r4, r1
 8009b82:	461f      	movge	r7, r3
 8009b84:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8009b88:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8009b8c:	68a3      	ldr	r3, [r4, #8]
 8009b8e:	6861      	ldr	r1, [r4, #4]
 8009b90:	eb0a 0609 	add.w	r6, sl, r9
 8009b94:	42b3      	cmp	r3, r6
 8009b96:	b085      	sub	sp, #20
 8009b98:	bfb8      	it	lt
 8009b9a:	3101      	addlt	r1, #1
 8009b9c:	f7ff fedc 	bl	8009958 <_Balloc>
 8009ba0:	b930      	cbnz	r0, 8009bb0 <__multiply+0x44>
 8009ba2:	4602      	mov	r2, r0
 8009ba4:	4b44      	ldr	r3, [pc, #272]	@ (8009cb8 <__multiply+0x14c>)
 8009ba6:	4845      	ldr	r0, [pc, #276]	@ (8009cbc <__multiply+0x150>)
 8009ba8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009bac:	f000 fd16 	bl	800a5dc <__assert_func>
 8009bb0:	f100 0514 	add.w	r5, r0, #20
 8009bb4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009bb8:	462b      	mov	r3, r5
 8009bba:	2200      	movs	r2, #0
 8009bbc:	4543      	cmp	r3, r8
 8009bbe:	d321      	bcc.n	8009c04 <__multiply+0x98>
 8009bc0:	f107 0114 	add.w	r1, r7, #20
 8009bc4:	f104 0214 	add.w	r2, r4, #20
 8009bc8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8009bcc:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8009bd0:	9302      	str	r3, [sp, #8]
 8009bd2:	1b13      	subs	r3, r2, r4
 8009bd4:	3b15      	subs	r3, #21
 8009bd6:	f023 0303 	bic.w	r3, r3, #3
 8009bda:	3304      	adds	r3, #4
 8009bdc:	f104 0715 	add.w	r7, r4, #21
 8009be0:	42ba      	cmp	r2, r7
 8009be2:	bf38      	it	cc
 8009be4:	2304      	movcc	r3, #4
 8009be6:	9301      	str	r3, [sp, #4]
 8009be8:	9b02      	ldr	r3, [sp, #8]
 8009bea:	9103      	str	r1, [sp, #12]
 8009bec:	428b      	cmp	r3, r1
 8009bee:	d80c      	bhi.n	8009c0a <__multiply+0x9e>
 8009bf0:	2e00      	cmp	r6, #0
 8009bf2:	dd03      	ble.n	8009bfc <__multiply+0x90>
 8009bf4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d05b      	beq.n	8009cb4 <__multiply+0x148>
 8009bfc:	6106      	str	r6, [r0, #16]
 8009bfe:	b005      	add	sp, #20
 8009c00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c04:	f843 2b04 	str.w	r2, [r3], #4
 8009c08:	e7d8      	b.n	8009bbc <__multiply+0x50>
 8009c0a:	f8b1 a000 	ldrh.w	sl, [r1]
 8009c0e:	f1ba 0f00 	cmp.w	sl, #0
 8009c12:	d024      	beq.n	8009c5e <__multiply+0xf2>
 8009c14:	f104 0e14 	add.w	lr, r4, #20
 8009c18:	46a9      	mov	r9, r5
 8009c1a:	f04f 0c00 	mov.w	ip, #0
 8009c1e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009c22:	f8d9 3000 	ldr.w	r3, [r9]
 8009c26:	fa1f fb87 	uxth.w	fp, r7
 8009c2a:	b29b      	uxth	r3, r3
 8009c2c:	fb0a 330b 	mla	r3, sl, fp, r3
 8009c30:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8009c34:	f8d9 7000 	ldr.w	r7, [r9]
 8009c38:	4463      	add	r3, ip
 8009c3a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009c3e:	fb0a c70b 	mla	r7, sl, fp, ip
 8009c42:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8009c46:	b29b      	uxth	r3, r3
 8009c48:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009c4c:	4572      	cmp	r2, lr
 8009c4e:	f849 3b04 	str.w	r3, [r9], #4
 8009c52:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8009c56:	d8e2      	bhi.n	8009c1e <__multiply+0xb2>
 8009c58:	9b01      	ldr	r3, [sp, #4]
 8009c5a:	f845 c003 	str.w	ip, [r5, r3]
 8009c5e:	9b03      	ldr	r3, [sp, #12]
 8009c60:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009c64:	3104      	adds	r1, #4
 8009c66:	f1b9 0f00 	cmp.w	r9, #0
 8009c6a:	d021      	beq.n	8009cb0 <__multiply+0x144>
 8009c6c:	682b      	ldr	r3, [r5, #0]
 8009c6e:	f104 0c14 	add.w	ip, r4, #20
 8009c72:	46ae      	mov	lr, r5
 8009c74:	f04f 0a00 	mov.w	sl, #0
 8009c78:	f8bc b000 	ldrh.w	fp, [ip]
 8009c7c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8009c80:	fb09 770b 	mla	r7, r9, fp, r7
 8009c84:	4457      	add	r7, sl
 8009c86:	b29b      	uxth	r3, r3
 8009c88:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8009c8c:	f84e 3b04 	str.w	r3, [lr], #4
 8009c90:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009c94:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009c98:	f8be 3000 	ldrh.w	r3, [lr]
 8009c9c:	fb09 330a 	mla	r3, r9, sl, r3
 8009ca0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8009ca4:	4562      	cmp	r2, ip
 8009ca6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009caa:	d8e5      	bhi.n	8009c78 <__multiply+0x10c>
 8009cac:	9f01      	ldr	r7, [sp, #4]
 8009cae:	51eb      	str	r3, [r5, r7]
 8009cb0:	3504      	adds	r5, #4
 8009cb2:	e799      	b.n	8009be8 <__multiply+0x7c>
 8009cb4:	3e01      	subs	r6, #1
 8009cb6:	e79b      	b.n	8009bf0 <__multiply+0x84>
 8009cb8:	0800ac1c 	.word	0x0800ac1c
 8009cbc:	0800ac2d 	.word	0x0800ac2d

08009cc0 <__pow5mult>:
 8009cc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cc4:	4615      	mov	r5, r2
 8009cc6:	f012 0203 	ands.w	r2, r2, #3
 8009cca:	4607      	mov	r7, r0
 8009ccc:	460e      	mov	r6, r1
 8009cce:	d007      	beq.n	8009ce0 <__pow5mult+0x20>
 8009cd0:	4c25      	ldr	r4, [pc, #148]	@ (8009d68 <__pow5mult+0xa8>)
 8009cd2:	3a01      	subs	r2, #1
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009cda:	f7ff fe9f 	bl	8009a1c <__multadd>
 8009cde:	4606      	mov	r6, r0
 8009ce0:	10ad      	asrs	r5, r5, #2
 8009ce2:	d03d      	beq.n	8009d60 <__pow5mult+0xa0>
 8009ce4:	69fc      	ldr	r4, [r7, #28]
 8009ce6:	b97c      	cbnz	r4, 8009d08 <__pow5mult+0x48>
 8009ce8:	2010      	movs	r0, #16
 8009cea:	f7ff fd7f 	bl	80097ec <malloc>
 8009cee:	4602      	mov	r2, r0
 8009cf0:	61f8      	str	r0, [r7, #28]
 8009cf2:	b928      	cbnz	r0, 8009d00 <__pow5mult+0x40>
 8009cf4:	4b1d      	ldr	r3, [pc, #116]	@ (8009d6c <__pow5mult+0xac>)
 8009cf6:	481e      	ldr	r0, [pc, #120]	@ (8009d70 <__pow5mult+0xb0>)
 8009cf8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009cfc:	f000 fc6e 	bl	800a5dc <__assert_func>
 8009d00:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009d04:	6004      	str	r4, [r0, #0]
 8009d06:	60c4      	str	r4, [r0, #12]
 8009d08:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009d0c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009d10:	b94c      	cbnz	r4, 8009d26 <__pow5mult+0x66>
 8009d12:	f240 2171 	movw	r1, #625	@ 0x271
 8009d16:	4638      	mov	r0, r7
 8009d18:	f7ff ff12 	bl	8009b40 <__i2b>
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009d22:	4604      	mov	r4, r0
 8009d24:	6003      	str	r3, [r0, #0]
 8009d26:	f04f 0900 	mov.w	r9, #0
 8009d2a:	07eb      	lsls	r3, r5, #31
 8009d2c:	d50a      	bpl.n	8009d44 <__pow5mult+0x84>
 8009d2e:	4631      	mov	r1, r6
 8009d30:	4622      	mov	r2, r4
 8009d32:	4638      	mov	r0, r7
 8009d34:	f7ff ff1a 	bl	8009b6c <__multiply>
 8009d38:	4631      	mov	r1, r6
 8009d3a:	4680      	mov	r8, r0
 8009d3c:	4638      	mov	r0, r7
 8009d3e:	f7ff fe4b 	bl	80099d8 <_Bfree>
 8009d42:	4646      	mov	r6, r8
 8009d44:	106d      	asrs	r5, r5, #1
 8009d46:	d00b      	beq.n	8009d60 <__pow5mult+0xa0>
 8009d48:	6820      	ldr	r0, [r4, #0]
 8009d4a:	b938      	cbnz	r0, 8009d5c <__pow5mult+0x9c>
 8009d4c:	4622      	mov	r2, r4
 8009d4e:	4621      	mov	r1, r4
 8009d50:	4638      	mov	r0, r7
 8009d52:	f7ff ff0b 	bl	8009b6c <__multiply>
 8009d56:	6020      	str	r0, [r4, #0]
 8009d58:	f8c0 9000 	str.w	r9, [r0]
 8009d5c:	4604      	mov	r4, r0
 8009d5e:	e7e4      	b.n	8009d2a <__pow5mult+0x6a>
 8009d60:	4630      	mov	r0, r6
 8009d62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d66:	bf00      	nop
 8009d68:	0800ac88 	.word	0x0800ac88
 8009d6c:	0800abad 	.word	0x0800abad
 8009d70:	0800ac2d 	.word	0x0800ac2d

08009d74 <__lshift>:
 8009d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d78:	460c      	mov	r4, r1
 8009d7a:	6849      	ldr	r1, [r1, #4]
 8009d7c:	6923      	ldr	r3, [r4, #16]
 8009d7e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009d82:	68a3      	ldr	r3, [r4, #8]
 8009d84:	4607      	mov	r7, r0
 8009d86:	4691      	mov	r9, r2
 8009d88:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009d8c:	f108 0601 	add.w	r6, r8, #1
 8009d90:	42b3      	cmp	r3, r6
 8009d92:	db0b      	blt.n	8009dac <__lshift+0x38>
 8009d94:	4638      	mov	r0, r7
 8009d96:	f7ff fddf 	bl	8009958 <_Balloc>
 8009d9a:	4605      	mov	r5, r0
 8009d9c:	b948      	cbnz	r0, 8009db2 <__lshift+0x3e>
 8009d9e:	4602      	mov	r2, r0
 8009da0:	4b28      	ldr	r3, [pc, #160]	@ (8009e44 <__lshift+0xd0>)
 8009da2:	4829      	ldr	r0, [pc, #164]	@ (8009e48 <__lshift+0xd4>)
 8009da4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009da8:	f000 fc18 	bl	800a5dc <__assert_func>
 8009dac:	3101      	adds	r1, #1
 8009dae:	005b      	lsls	r3, r3, #1
 8009db0:	e7ee      	b.n	8009d90 <__lshift+0x1c>
 8009db2:	2300      	movs	r3, #0
 8009db4:	f100 0114 	add.w	r1, r0, #20
 8009db8:	f100 0210 	add.w	r2, r0, #16
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	4553      	cmp	r3, sl
 8009dc0:	db33      	blt.n	8009e2a <__lshift+0xb6>
 8009dc2:	6920      	ldr	r0, [r4, #16]
 8009dc4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009dc8:	f104 0314 	add.w	r3, r4, #20
 8009dcc:	f019 091f 	ands.w	r9, r9, #31
 8009dd0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009dd4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009dd8:	d02b      	beq.n	8009e32 <__lshift+0xbe>
 8009dda:	f1c9 0e20 	rsb	lr, r9, #32
 8009dde:	468a      	mov	sl, r1
 8009de0:	2200      	movs	r2, #0
 8009de2:	6818      	ldr	r0, [r3, #0]
 8009de4:	fa00 f009 	lsl.w	r0, r0, r9
 8009de8:	4310      	orrs	r0, r2
 8009dea:	f84a 0b04 	str.w	r0, [sl], #4
 8009dee:	f853 2b04 	ldr.w	r2, [r3], #4
 8009df2:	459c      	cmp	ip, r3
 8009df4:	fa22 f20e 	lsr.w	r2, r2, lr
 8009df8:	d8f3      	bhi.n	8009de2 <__lshift+0x6e>
 8009dfa:	ebac 0304 	sub.w	r3, ip, r4
 8009dfe:	3b15      	subs	r3, #21
 8009e00:	f023 0303 	bic.w	r3, r3, #3
 8009e04:	3304      	adds	r3, #4
 8009e06:	f104 0015 	add.w	r0, r4, #21
 8009e0a:	4584      	cmp	ip, r0
 8009e0c:	bf38      	it	cc
 8009e0e:	2304      	movcc	r3, #4
 8009e10:	50ca      	str	r2, [r1, r3]
 8009e12:	b10a      	cbz	r2, 8009e18 <__lshift+0xa4>
 8009e14:	f108 0602 	add.w	r6, r8, #2
 8009e18:	3e01      	subs	r6, #1
 8009e1a:	4638      	mov	r0, r7
 8009e1c:	612e      	str	r6, [r5, #16]
 8009e1e:	4621      	mov	r1, r4
 8009e20:	f7ff fdda 	bl	80099d8 <_Bfree>
 8009e24:	4628      	mov	r0, r5
 8009e26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e2a:	f842 0f04 	str.w	r0, [r2, #4]!
 8009e2e:	3301      	adds	r3, #1
 8009e30:	e7c5      	b.n	8009dbe <__lshift+0x4a>
 8009e32:	3904      	subs	r1, #4
 8009e34:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e38:	f841 2f04 	str.w	r2, [r1, #4]!
 8009e3c:	459c      	cmp	ip, r3
 8009e3e:	d8f9      	bhi.n	8009e34 <__lshift+0xc0>
 8009e40:	e7ea      	b.n	8009e18 <__lshift+0xa4>
 8009e42:	bf00      	nop
 8009e44:	0800ac1c 	.word	0x0800ac1c
 8009e48:	0800ac2d 	.word	0x0800ac2d

08009e4c <__mcmp>:
 8009e4c:	690a      	ldr	r2, [r1, #16]
 8009e4e:	4603      	mov	r3, r0
 8009e50:	6900      	ldr	r0, [r0, #16]
 8009e52:	1a80      	subs	r0, r0, r2
 8009e54:	b530      	push	{r4, r5, lr}
 8009e56:	d10e      	bne.n	8009e76 <__mcmp+0x2a>
 8009e58:	3314      	adds	r3, #20
 8009e5a:	3114      	adds	r1, #20
 8009e5c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009e60:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009e64:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009e68:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009e6c:	4295      	cmp	r5, r2
 8009e6e:	d003      	beq.n	8009e78 <__mcmp+0x2c>
 8009e70:	d205      	bcs.n	8009e7e <__mcmp+0x32>
 8009e72:	f04f 30ff 	mov.w	r0, #4294967295
 8009e76:	bd30      	pop	{r4, r5, pc}
 8009e78:	42a3      	cmp	r3, r4
 8009e7a:	d3f3      	bcc.n	8009e64 <__mcmp+0x18>
 8009e7c:	e7fb      	b.n	8009e76 <__mcmp+0x2a>
 8009e7e:	2001      	movs	r0, #1
 8009e80:	e7f9      	b.n	8009e76 <__mcmp+0x2a>
	...

08009e84 <__mdiff>:
 8009e84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e88:	4689      	mov	r9, r1
 8009e8a:	4606      	mov	r6, r0
 8009e8c:	4611      	mov	r1, r2
 8009e8e:	4648      	mov	r0, r9
 8009e90:	4614      	mov	r4, r2
 8009e92:	f7ff ffdb 	bl	8009e4c <__mcmp>
 8009e96:	1e05      	subs	r5, r0, #0
 8009e98:	d112      	bne.n	8009ec0 <__mdiff+0x3c>
 8009e9a:	4629      	mov	r1, r5
 8009e9c:	4630      	mov	r0, r6
 8009e9e:	f7ff fd5b 	bl	8009958 <_Balloc>
 8009ea2:	4602      	mov	r2, r0
 8009ea4:	b928      	cbnz	r0, 8009eb2 <__mdiff+0x2e>
 8009ea6:	4b3f      	ldr	r3, [pc, #252]	@ (8009fa4 <__mdiff+0x120>)
 8009ea8:	f240 2137 	movw	r1, #567	@ 0x237
 8009eac:	483e      	ldr	r0, [pc, #248]	@ (8009fa8 <__mdiff+0x124>)
 8009eae:	f000 fb95 	bl	800a5dc <__assert_func>
 8009eb2:	2301      	movs	r3, #1
 8009eb4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009eb8:	4610      	mov	r0, r2
 8009eba:	b003      	add	sp, #12
 8009ebc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ec0:	bfbc      	itt	lt
 8009ec2:	464b      	movlt	r3, r9
 8009ec4:	46a1      	movlt	r9, r4
 8009ec6:	4630      	mov	r0, r6
 8009ec8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009ecc:	bfba      	itte	lt
 8009ece:	461c      	movlt	r4, r3
 8009ed0:	2501      	movlt	r5, #1
 8009ed2:	2500      	movge	r5, #0
 8009ed4:	f7ff fd40 	bl	8009958 <_Balloc>
 8009ed8:	4602      	mov	r2, r0
 8009eda:	b918      	cbnz	r0, 8009ee4 <__mdiff+0x60>
 8009edc:	4b31      	ldr	r3, [pc, #196]	@ (8009fa4 <__mdiff+0x120>)
 8009ede:	f240 2145 	movw	r1, #581	@ 0x245
 8009ee2:	e7e3      	b.n	8009eac <__mdiff+0x28>
 8009ee4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009ee8:	6926      	ldr	r6, [r4, #16]
 8009eea:	60c5      	str	r5, [r0, #12]
 8009eec:	f109 0310 	add.w	r3, r9, #16
 8009ef0:	f109 0514 	add.w	r5, r9, #20
 8009ef4:	f104 0e14 	add.w	lr, r4, #20
 8009ef8:	f100 0b14 	add.w	fp, r0, #20
 8009efc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009f00:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009f04:	9301      	str	r3, [sp, #4]
 8009f06:	46d9      	mov	r9, fp
 8009f08:	f04f 0c00 	mov.w	ip, #0
 8009f0c:	9b01      	ldr	r3, [sp, #4]
 8009f0e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009f12:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009f16:	9301      	str	r3, [sp, #4]
 8009f18:	fa1f f38a 	uxth.w	r3, sl
 8009f1c:	4619      	mov	r1, r3
 8009f1e:	b283      	uxth	r3, r0
 8009f20:	1acb      	subs	r3, r1, r3
 8009f22:	0c00      	lsrs	r0, r0, #16
 8009f24:	4463      	add	r3, ip
 8009f26:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009f2a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009f2e:	b29b      	uxth	r3, r3
 8009f30:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009f34:	4576      	cmp	r6, lr
 8009f36:	f849 3b04 	str.w	r3, [r9], #4
 8009f3a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009f3e:	d8e5      	bhi.n	8009f0c <__mdiff+0x88>
 8009f40:	1b33      	subs	r3, r6, r4
 8009f42:	3b15      	subs	r3, #21
 8009f44:	f023 0303 	bic.w	r3, r3, #3
 8009f48:	3415      	adds	r4, #21
 8009f4a:	3304      	adds	r3, #4
 8009f4c:	42a6      	cmp	r6, r4
 8009f4e:	bf38      	it	cc
 8009f50:	2304      	movcc	r3, #4
 8009f52:	441d      	add	r5, r3
 8009f54:	445b      	add	r3, fp
 8009f56:	461e      	mov	r6, r3
 8009f58:	462c      	mov	r4, r5
 8009f5a:	4544      	cmp	r4, r8
 8009f5c:	d30e      	bcc.n	8009f7c <__mdiff+0xf8>
 8009f5e:	f108 0103 	add.w	r1, r8, #3
 8009f62:	1b49      	subs	r1, r1, r5
 8009f64:	f021 0103 	bic.w	r1, r1, #3
 8009f68:	3d03      	subs	r5, #3
 8009f6a:	45a8      	cmp	r8, r5
 8009f6c:	bf38      	it	cc
 8009f6e:	2100      	movcc	r1, #0
 8009f70:	440b      	add	r3, r1
 8009f72:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009f76:	b191      	cbz	r1, 8009f9e <__mdiff+0x11a>
 8009f78:	6117      	str	r7, [r2, #16]
 8009f7a:	e79d      	b.n	8009eb8 <__mdiff+0x34>
 8009f7c:	f854 1b04 	ldr.w	r1, [r4], #4
 8009f80:	46e6      	mov	lr, ip
 8009f82:	0c08      	lsrs	r0, r1, #16
 8009f84:	fa1c fc81 	uxtah	ip, ip, r1
 8009f88:	4471      	add	r1, lr
 8009f8a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009f8e:	b289      	uxth	r1, r1
 8009f90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009f94:	f846 1b04 	str.w	r1, [r6], #4
 8009f98:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009f9c:	e7dd      	b.n	8009f5a <__mdiff+0xd6>
 8009f9e:	3f01      	subs	r7, #1
 8009fa0:	e7e7      	b.n	8009f72 <__mdiff+0xee>
 8009fa2:	bf00      	nop
 8009fa4:	0800ac1c 	.word	0x0800ac1c
 8009fa8:	0800ac2d 	.word	0x0800ac2d

08009fac <__d2b>:
 8009fac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009fb0:	460f      	mov	r7, r1
 8009fb2:	2101      	movs	r1, #1
 8009fb4:	ec59 8b10 	vmov	r8, r9, d0
 8009fb8:	4616      	mov	r6, r2
 8009fba:	f7ff fccd 	bl	8009958 <_Balloc>
 8009fbe:	4604      	mov	r4, r0
 8009fc0:	b930      	cbnz	r0, 8009fd0 <__d2b+0x24>
 8009fc2:	4602      	mov	r2, r0
 8009fc4:	4b23      	ldr	r3, [pc, #140]	@ (800a054 <__d2b+0xa8>)
 8009fc6:	4824      	ldr	r0, [pc, #144]	@ (800a058 <__d2b+0xac>)
 8009fc8:	f240 310f 	movw	r1, #783	@ 0x30f
 8009fcc:	f000 fb06 	bl	800a5dc <__assert_func>
 8009fd0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009fd4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009fd8:	b10d      	cbz	r5, 8009fde <__d2b+0x32>
 8009fda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009fde:	9301      	str	r3, [sp, #4]
 8009fe0:	f1b8 0300 	subs.w	r3, r8, #0
 8009fe4:	d023      	beq.n	800a02e <__d2b+0x82>
 8009fe6:	4668      	mov	r0, sp
 8009fe8:	9300      	str	r3, [sp, #0]
 8009fea:	f7ff fd7c 	bl	8009ae6 <__lo0bits>
 8009fee:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009ff2:	b1d0      	cbz	r0, 800a02a <__d2b+0x7e>
 8009ff4:	f1c0 0320 	rsb	r3, r0, #32
 8009ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8009ffc:	430b      	orrs	r3, r1
 8009ffe:	40c2      	lsrs	r2, r0
 800a000:	6163      	str	r3, [r4, #20]
 800a002:	9201      	str	r2, [sp, #4]
 800a004:	9b01      	ldr	r3, [sp, #4]
 800a006:	61a3      	str	r3, [r4, #24]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	bf0c      	ite	eq
 800a00c:	2201      	moveq	r2, #1
 800a00e:	2202      	movne	r2, #2
 800a010:	6122      	str	r2, [r4, #16]
 800a012:	b1a5      	cbz	r5, 800a03e <__d2b+0x92>
 800a014:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a018:	4405      	add	r5, r0
 800a01a:	603d      	str	r5, [r7, #0]
 800a01c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a020:	6030      	str	r0, [r6, #0]
 800a022:	4620      	mov	r0, r4
 800a024:	b003      	add	sp, #12
 800a026:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a02a:	6161      	str	r1, [r4, #20]
 800a02c:	e7ea      	b.n	800a004 <__d2b+0x58>
 800a02e:	a801      	add	r0, sp, #4
 800a030:	f7ff fd59 	bl	8009ae6 <__lo0bits>
 800a034:	9b01      	ldr	r3, [sp, #4]
 800a036:	6163      	str	r3, [r4, #20]
 800a038:	3020      	adds	r0, #32
 800a03a:	2201      	movs	r2, #1
 800a03c:	e7e8      	b.n	800a010 <__d2b+0x64>
 800a03e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a042:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a046:	6038      	str	r0, [r7, #0]
 800a048:	6918      	ldr	r0, [r3, #16]
 800a04a:	f7ff fd2d 	bl	8009aa8 <__hi0bits>
 800a04e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a052:	e7e5      	b.n	800a020 <__d2b+0x74>
 800a054:	0800ac1c 	.word	0x0800ac1c
 800a058:	0800ac2d 	.word	0x0800ac2d

0800a05c <__ssputs_r>:
 800a05c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a060:	688e      	ldr	r6, [r1, #8]
 800a062:	461f      	mov	r7, r3
 800a064:	42be      	cmp	r6, r7
 800a066:	680b      	ldr	r3, [r1, #0]
 800a068:	4682      	mov	sl, r0
 800a06a:	460c      	mov	r4, r1
 800a06c:	4690      	mov	r8, r2
 800a06e:	d82d      	bhi.n	800a0cc <__ssputs_r+0x70>
 800a070:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a074:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a078:	d026      	beq.n	800a0c8 <__ssputs_r+0x6c>
 800a07a:	6965      	ldr	r5, [r4, #20]
 800a07c:	6909      	ldr	r1, [r1, #16]
 800a07e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a082:	eba3 0901 	sub.w	r9, r3, r1
 800a086:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a08a:	1c7b      	adds	r3, r7, #1
 800a08c:	444b      	add	r3, r9
 800a08e:	106d      	asrs	r5, r5, #1
 800a090:	429d      	cmp	r5, r3
 800a092:	bf38      	it	cc
 800a094:	461d      	movcc	r5, r3
 800a096:	0553      	lsls	r3, r2, #21
 800a098:	d527      	bpl.n	800a0ea <__ssputs_r+0x8e>
 800a09a:	4629      	mov	r1, r5
 800a09c:	f7ff fbd0 	bl	8009840 <_malloc_r>
 800a0a0:	4606      	mov	r6, r0
 800a0a2:	b360      	cbz	r0, 800a0fe <__ssputs_r+0xa2>
 800a0a4:	6921      	ldr	r1, [r4, #16]
 800a0a6:	464a      	mov	r2, r9
 800a0a8:	f000 fa8a 	bl	800a5c0 <memcpy>
 800a0ac:	89a3      	ldrh	r3, [r4, #12]
 800a0ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a0b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0b6:	81a3      	strh	r3, [r4, #12]
 800a0b8:	6126      	str	r6, [r4, #16]
 800a0ba:	6165      	str	r5, [r4, #20]
 800a0bc:	444e      	add	r6, r9
 800a0be:	eba5 0509 	sub.w	r5, r5, r9
 800a0c2:	6026      	str	r6, [r4, #0]
 800a0c4:	60a5      	str	r5, [r4, #8]
 800a0c6:	463e      	mov	r6, r7
 800a0c8:	42be      	cmp	r6, r7
 800a0ca:	d900      	bls.n	800a0ce <__ssputs_r+0x72>
 800a0cc:	463e      	mov	r6, r7
 800a0ce:	6820      	ldr	r0, [r4, #0]
 800a0d0:	4632      	mov	r2, r6
 800a0d2:	4641      	mov	r1, r8
 800a0d4:	f000 fa28 	bl	800a528 <memmove>
 800a0d8:	68a3      	ldr	r3, [r4, #8]
 800a0da:	1b9b      	subs	r3, r3, r6
 800a0dc:	60a3      	str	r3, [r4, #8]
 800a0de:	6823      	ldr	r3, [r4, #0]
 800a0e0:	4433      	add	r3, r6
 800a0e2:	6023      	str	r3, [r4, #0]
 800a0e4:	2000      	movs	r0, #0
 800a0e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0ea:	462a      	mov	r2, r5
 800a0ec:	f000 faba 	bl	800a664 <_realloc_r>
 800a0f0:	4606      	mov	r6, r0
 800a0f2:	2800      	cmp	r0, #0
 800a0f4:	d1e0      	bne.n	800a0b8 <__ssputs_r+0x5c>
 800a0f6:	6921      	ldr	r1, [r4, #16]
 800a0f8:	4650      	mov	r0, sl
 800a0fa:	f7ff fb2d 	bl	8009758 <_free_r>
 800a0fe:	230c      	movs	r3, #12
 800a100:	f8ca 3000 	str.w	r3, [sl]
 800a104:	89a3      	ldrh	r3, [r4, #12]
 800a106:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a10a:	81a3      	strh	r3, [r4, #12]
 800a10c:	f04f 30ff 	mov.w	r0, #4294967295
 800a110:	e7e9      	b.n	800a0e6 <__ssputs_r+0x8a>
	...

0800a114 <_svfiprintf_r>:
 800a114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a118:	4698      	mov	r8, r3
 800a11a:	898b      	ldrh	r3, [r1, #12]
 800a11c:	061b      	lsls	r3, r3, #24
 800a11e:	b09d      	sub	sp, #116	@ 0x74
 800a120:	4607      	mov	r7, r0
 800a122:	460d      	mov	r5, r1
 800a124:	4614      	mov	r4, r2
 800a126:	d510      	bpl.n	800a14a <_svfiprintf_r+0x36>
 800a128:	690b      	ldr	r3, [r1, #16]
 800a12a:	b973      	cbnz	r3, 800a14a <_svfiprintf_r+0x36>
 800a12c:	2140      	movs	r1, #64	@ 0x40
 800a12e:	f7ff fb87 	bl	8009840 <_malloc_r>
 800a132:	6028      	str	r0, [r5, #0]
 800a134:	6128      	str	r0, [r5, #16]
 800a136:	b930      	cbnz	r0, 800a146 <_svfiprintf_r+0x32>
 800a138:	230c      	movs	r3, #12
 800a13a:	603b      	str	r3, [r7, #0]
 800a13c:	f04f 30ff 	mov.w	r0, #4294967295
 800a140:	b01d      	add	sp, #116	@ 0x74
 800a142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a146:	2340      	movs	r3, #64	@ 0x40
 800a148:	616b      	str	r3, [r5, #20]
 800a14a:	2300      	movs	r3, #0
 800a14c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a14e:	2320      	movs	r3, #32
 800a150:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a154:	f8cd 800c 	str.w	r8, [sp, #12]
 800a158:	2330      	movs	r3, #48	@ 0x30
 800a15a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a2f8 <_svfiprintf_r+0x1e4>
 800a15e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a162:	f04f 0901 	mov.w	r9, #1
 800a166:	4623      	mov	r3, r4
 800a168:	469a      	mov	sl, r3
 800a16a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a16e:	b10a      	cbz	r2, 800a174 <_svfiprintf_r+0x60>
 800a170:	2a25      	cmp	r2, #37	@ 0x25
 800a172:	d1f9      	bne.n	800a168 <_svfiprintf_r+0x54>
 800a174:	ebba 0b04 	subs.w	fp, sl, r4
 800a178:	d00b      	beq.n	800a192 <_svfiprintf_r+0x7e>
 800a17a:	465b      	mov	r3, fp
 800a17c:	4622      	mov	r2, r4
 800a17e:	4629      	mov	r1, r5
 800a180:	4638      	mov	r0, r7
 800a182:	f7ff ff6b 	bl	800a05c <__ssputs_r>
 800a186:	3001      	adds	r0, #1
 800a188:	f000 80a7 	beq.w	800a2da <_svfiprintf_r+0x1c6>
 800a18c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a18e:	445a      	add	r2, fp
 800a190:	9209      	str	r2, [sp, #36]	@ 0x24
 800a192:	f89a 3000 	ldrb.w	r3, [sl]
 800a196:	2b00      	cmp	r3, #0
 800a198:	f000 809f 	beq.w	800a2da <_svfiprintf_r+0x1c6>
 800a19c:	2300      	movs	r3, #0
 800a19e:	f04f 32ff 	mov.w	r2, #4294967295
 800a1a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a1a6:	f10a 0a01 	add.w	sl, sl, #1
 800a1aa:	9304      	str	r3, [sp, #16]
 800a1ac:	9307      	str	r3, [sp, #28]
 800a1ae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a1b2:	931a      	str	r3, [sp, #104]	@ 0x68
 800a1b4:	4654      	mov	r4, sl
 800a1b6:	2205      	movs	r2, #5
 800a1b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1bc:	484e      	ldr	r0, [pc, #312]	@ (800a2f8 <_svfiprintf_r+0x1e4>)
 800a1be:	f7f6 f81f 	bl	8000200 <memchr>
 800a1c2:	9a04      	ldr	r2, [sp, #16]
 800a1c4:	b9d8      	cbnz	r0, 800a1fe <_svfiprintf_r+0xea>
 800a1c6:	06d0      	lsls	r0, r2, #27
 800a1c8:	bf44      	itt	mi
 800a1ca:	2320      	movmi	r3, #32
 800a1cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a1d0:	0711      	lsls	r1, r2, #28
 800a1d2:	bf44      	itt	mi
 800a1d4:	232b      	movmi	r3, #43	@ 0x2b
 800a1d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a1da:	f89a 3000 	ldrb.w	r3, [sl]
 800a1de:	2b2a      	cmp	r3, #42	@ 0x2a
 800a1e0:	d015      	beq.n	800a20e <_svfiprintf_r+0xfa>
 800a1e2:	9a07      	ldr	r2, [sp, #28]
 800a1e4:	4654      	mov	r4, sl
 800a1e6:	2000      	movs	r0, #0
 800a1e8:	f04f 0c0a 	mov.w	ip, #10
 800a1ec:	4621      	mov	r1, r4
 800a1ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a1f2:	3b30      	subs	r3, #48	@ 0x30
 800a1f4:	2b09      	cmp	r3, #9
 800a1f6:	d94b      	bls.n	800a290 <_svfiprintf_r+0x17c>
 800a1f8:	b1b0      	cbz	r0, 800a228 <_svfiprintf_r+0x114>
 800a1fa:	9207      	str	r2, [sp, #28]
 800a1fc:	e014      	b.n	800a228 <_svfiprintf_r+0x114>
 800a1fe:	eba0 0308 	sub.w	r3, r0, r8
 800a202:	fa09 f303 	lsl.w	r3, r9, r3
 800a206:	4313      	orrs	r3, r2
 800a208:	9304      	str	r3, [sp, #16]
 800a20a:	46a2      	mov	sl, r4
 800a20c:	e7d2      	b.n	800a1b4 <_svfiprintf_r+0xa0>
 800a20e:	9b03      	ldr	r3, [sp, #12]
 800a210:	1d19      	adds	r1, r3, #4
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	9103      	str	r1, [sp, #12]
 800a216:	2b00      	cmp	r3, #0
 800a218:	bfbb      	ittet	lt
 800a21a:	425b      	neglt	r3, r3
 800a21c:	f042 0202 	orrlt.w	r2, r2, #2
 800a220:	9307      	strge	r3, [sp, #28]
 800a222:	9307      	strlt	r3, [sp, #28]
 800a224:	bfb8      	it	lt
 800a226:	9204      	strlt	r2, [sp, #16]
 800a228:	7823      	ldrb	r3, [r4, #0]
 800a22a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a22c:	d10a      	bne.n	800a244 <_svfiprintf_r+0x130>
 800a22e:	7863      	ldrb	r3, [r4, #1]
 800a230:	2b2a      	cmp	r3, #42	@ 0x2a
 800a232:	d132      	bne.n	800a29a <_svfiprintf_r+0x186>
 800a234:	9b03      	ldr	r3, [sp, #12]
 800a236:	1d1a      	adds	r2, r3, #4
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	9203      	str	r2, [sp, #12]
 800a23c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a240:	3402      	adds	r4, #2
 800a242:	9305      	str	r3, [sp, #20]
 800a244:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a308 <_svfiprintf_r+0x1f4>
 800a248:	7821      	ldrb	r1, [r4, #0]
 800a24a:	2203      	movs	r2, #3
 800a24c:	4650      	mov	r0, sl
 800a24e:	f7f5 ffd7 	bl	8000200 <memchr>
 800a252:	b138      	cbz	r0, 800a264 <_svfiprintf_r+0x150>
 800a254:	9b04      	ldr	r3, [sp, #16]
 800a256:	eba0 000a 	sub.w	r0, r0, sl
 800a25a:	2240      	movs	r2, #64	@ 0x40
 800a25c:	4082      	lsls	r2, r0
 800a25e:	4313      	orrs	r3, r2
 800a260:	3401      	adds	r4, #1
 800a262:	9304      	str	r3, [sp, #16]
 800a264:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a268:	4824      	ldr	r0, [pc, #144]	@ (800a2fc <_svfiprintf_r+0x1e8>)
 800a26a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a26e:	2206      	movs	r2, #6
 800a270:	f7f5 ffc6 	bl	8000200 <memchr>
 800a274:	2800      	cmp	r0, #0
 800a276:	d036      	beq.n	800a2e6 <_svfiprintf_r+0x1d2>
 800a278:	4b21      	ldr	r3, [pc, #132]	@ (800a300 <_svfiprintf_r+0x1ec>)
 800a27a:	bb1b      	cbnz	r3, 800a2c4 <_svfiprintf_r+0x1b0>
 800a27c:	9b03      	ldr	r3, [sp, #12]
 800a27e:	3307      	adds	r3, #7
 800a280:	f023 0307 	bic.w	r3, r3, #7
 800a284:	3308      	adds	r3, #8
 800a286:	9303      	str	r3, [sp, #12]
 800a288:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a28a:	4433      	add	r3, r6
 800a28c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a28e:	e76a      	b.n	800a166 <_svfiprintf_r+0x52>
 800a290:	fb0c 3202 	mla	r2, ip, r2, r3
 800a294:	460c      	mov	r4, r1
 800a296:	2001      	movs	r0, #1
 800a298:	e7a8      	b.n	800a1ec <_svfiprintf_r+0xd8>
 800a29a:	2300      	movs	r3, #0
 800a29c:	3401      	adds	r4, #1
 800a29e:	9305      	str	r3, [sp, #20]
 800a2a0:	4619      	mov	r1, r3
 800a2a2:	f04f 0c0a 	mov.w	ip, #10
 800a2a6:	4620      	mov	r0, r4
 800a2a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a2ac:	3a30      	subs	r2, #48	@ 0x30
 800a2ae:	2a09      	cmp	r2, #9
 800a2b0:	d903      	bls.n	800a2ba <_svfiprintf_r+0x1a6>
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d0c6      	beq.n	800a244 <_svfiprintf_r+0x130>
 800a2b6:	9105      	str	r1, [sp, #20]
 800a2b8:	e7c4      	b.n	800a244 <_svfiprintf_r+0x130>
 800a2ba:	fb0c 2101 	mla	r1, ip, r1, r2
 800a2be:	4604      	mov	r4, r0
 800a2c0:	2301      	movs	r3, #1
 800a2c2:	e7f0      	b.n	800a2a6 <_svfiprintf_r+0x192>
 800a2c4:	ab03      	add	r3, sp, #12
 800a2c6:	9300      	str	r3, [sp, #0]
 800a2c8:	462a      	mov	r2, r5
 800a2ca:	4b0e      	ldr	r3, [pc, #56]	@ (800a304 <_svfiprintf_r+0x1f0>)
 800a2cc:	a904      	add	r1, sp, #16
 800a2ce:	4638      	mov	r0, r7
 800a2d0:	f7fd fda6 	bl	8007e20 <_printf_float>
 800a2d4:	1c42      	adds	r2, r0, #1
 800a2d6:	4606      	mov	r6, r0
 800a2d8:	d1d6      	bne.n	800a288 <_svfiprintf_r+0x174>
 800a2da:	89ab      	ldrh	r3, [r5, #12]
 800a2dc:	065b      	lsls	r3, r3, #25
 800a2de:	f53f af2d 	bmi.w	800a13c <_svfiprintf_r+0x28>
 800a2e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a2e4:	e72c      	b.n	800a140 <_svfiprintf_r+0x2c>
 800a2e6:	ab03      	add	r3, sp, #12
 800a2e8:	9300      	str	r3, [sp, #0]
 800a2ea:	462a      	mov	r2, r5
 800a2ec:	4b05      	ldr	r3, [pc, #20]	@ (800a304 <_svfiprintf_r+0x1f0>)
 800a2ee:	a904      	add	r1, sp, #16
 800a2f0:	4638      	mov	r0, r7
 800a2f2:	f7fe f82d 	bl	8008350 <_printf_i>
 800a2f6:	e7ed      	b.n	800a2d4 <_svfiprintf_r+0x1c0>
 800a2f8:	0800ad88 	.word	0x0800ad88
 800a2fc:	0800ad92 	.word	0x0800ad92
 800a300:	08007e21 	.word	0x08007e21
 800a304:	0800a05d 	.word	0x0800a05d
 800a308:	0800ad8e 	.word	0x0800ad8e

0800a30c <__sflush_r>:
 800a30c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a310:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a314:	0716      	lsls	r6, r2, #28
 800a316:	4605      	mov	r5, r0
 800a318:	460c      	mov	r4, r1
 800a31a:	d454      	bmi.n	800a3c6 <__sflush_r+0xba>
 800a31c:	684b      	ldr	r3, [r1, #4]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	dc02      	bgt.n	800a328 <__sflush_r+0x1c>
 800a322:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a324:	2b00      	cmp	r3, #0
 800a326:	dd48      	ble.n	800a3ba <__sflush_r+0xae>
 800a328:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a32a:	2e00      	cmp	r6, #0
 800a32c:	d045      	beq.n	800a3ba <__sflush_r+0xae>
 800a32e:	2300      	movs	r3, #0
 800a330:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a334:	682f      	ldr	r7, [r5, #0]
 800a336:	6a21      	ldr	r1, [r4, #32]
 800a338:	602b      	str	r3, [r5, #0]
 800a33a:	d030      	beq.n	800a39e <__sflush_r+0x92>
 800a33c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a33e:	89a3      	ldrh	r3, [r4, #12]
 800a340:	0759      	lsls	r1, r3, #29
 800a342:	d505      	bpl.n	800a350 <__sflush_r+0x44>
 800a344:	6863      	ldr	r3, [r4, #4]
 800a346:	1ad2      	subs	r2, r2, r3
 800a348:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a34a:	b10b      	cbz	r3, 800a350 <__sflush_r+0x44>
 800a34c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a34e:	1ad2      	subs	r2, r2, r3
 800a350:	2300      	movs	r3, #0
 800a352:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a354:	6a21      	ldr	r1, [r4, #32]
 800a356:	4628      	mov	r0, r5
 800a358:	47b0      	blx	r6
 800a35a:	1c43      	adds	r3, r0, #1
 800a35c:	89a3      	ldrh	r3, [r4, #12]
 800a35e:	d106      	bne.n	800a36e <__sflush_r+0x62>
 800a360:	6829      	ldr	r1, [r5, #0]
 800a362:	291d      	cmp	r1, #29
 800a364:	d82b      	bhi.n	800a3be <__sflush_r+0xb2>
 800a366:	4a2a      	ldr	r2, [pc, #168]	@ (800a410 <__sflush_r+0x104>)
 800a368:	410a      	asrs	r2, r1
 800a36a:	07d6      	lsls	r6, r2, #31
 800a36c:	d427      	bmi.n	800a3be <__sflush_r+0xb2>
 800a36e:	2200      	movs	r2, #0
 800a370:	6062      	str	r2, [r4, #4]
 800a372:	04d9      	lsls	r1, r3, #19
 800a374:	6922      	ldr	r2, [r4, #16]
 800a376:	6022      	str	r2, [r4, #0]
 800a378:	d504      	bpl.n	800a384 <__sflush_r+0x78>
 800a37a:	1c42      	adds	r2, r0, #1
 800a37c:	d101      	bne.n	800a382 <__sflush_r+0x76>
 800a37e:	682b      	ldr	r3, [r5, #0]
 800a380:	b903      	cbnz	r3, 800a384 <__sflush_r+0x78>
 800a382:	6560      	str	r0, [r4, #84]	@ 0x54
 800a384:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a386:	602f      	str	r7, [r5, #0]
 800a388:	b1b9      	cbz	r1, 800a3ba <__sflush_r+0xae>
 800a38a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a38e:	4299      	cmp	r1, r3
 800a390:	d002      	beq.n	800a398 <__sflush_r+0x8c>
 800a392:	4628      	mov	r0, r5
 800a394:	f7ff f9e0 	bl	8009758 <_free_r>
 800a398:	2300      	movs	r3, #0
 800a39a:	6363      	str	r3, [r4, #52]	@ 0x34
 800a39c:	e00d      	b.n	800a3ba <__sflush_r+0xae>
 800a39e:	2301      	movs	r3, #1
 800a3a0:	4628      	mov	r0, r5
 800a3a2:	47b0      	blx	r6
 800a3a4:	4602      	mov	r2, r0
 800a3a6:	1c50      	adds	r0, r2, #1
 800a3a8:	d1c9      	bne.n	800a33e <__sflush_r+0x32>
 800a3aa:	682b      	ldr	r3, [r5, #0]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d0c6      	beq.n	800a33e <__sflush_r+0x32>
 800a3b0:	2b1d      	cmp	r3, #29
 800a3b2:	d001      	beq.n	800a3b8 <__sflush_r+0xac>
 800a3b4:	2b16      	cmp	r3, #22
 800a3b6:	d11e      	bne.n	800a3f6 <__sflush_r+0xea>
 800a3b8:	602f      	str	r7, [r5, #0]
 800a3ba:	2000      	movs	r0, #0
 800a3bc:	e022      	b.n	800a404 <__sflush_r+0xf8>
 800a3be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3c2:	b21b      	sxth	r3, r3
 800a3c4:	e01b      	b.n	800a3fe <__sflush_r+0xf2>
 800a3c6:	690f      	ldr	r7, [r1, #16]
 800a3c8:	2f00      	cmp	r7, #0
 800a3ca:	d0f6      	beq.n	800a3ba <__sflush_r+0xae>
 800a3cc:	0793      	lsls	r3, r2, #30
 800a3ce:	680e      	ldr	r6, [r1, #0]
 800a3d0:	bf08      	it	eq
 800a3d2:	694b      	ldreq	r3, [r1, #20]
 800a3d4:	600f      	str	r7, [r1, #0]
 800a3d6:	bf18      	it	ne
 800a3d8:	2300      	movne	r3, #0
 800a3da:	eba6 0807 	sub.w	r8, r6, r7
 800a3de:	608b      	str	r3, [r1, #8]
 800a3e0:	f1b8 0f00 	cmp.w	r8, #0
 800a3e4:	dde9      	ble.n	800a3ba <__sflush_r+0xae>
 800a3e6:	6a21      	ldr	r1, [r4, #32]
 800a3e8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a3ea:	4643      	mov	r3, r8
 800a3ec:	463a      	mov	r2, r7
 800a3ee:	4628      	mov	r0, r5
 800a3f0:	47b0      	blx	r6
 800a3f2:	2800      	cmp	r0, #0
 800a3f4:	dc08      	bgt.n	800a408 <__sflush_r+0xfc>
 800a3f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3fe:	81a3      	strh	r3, [r4, #12]
 800a400:	f04f 30ff 	mov.w	r0, #4294967295
 800a404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a408:	4407      	add	r7, r0
 800a40a:	eba8 0800 	sub.w	r8, r8, r0
 800a40e:	e7e7      	b.n	800a3e0 <__sflush_r+0xd4>
 800a410:	dfbffffe 	.word	0xdfbffffe

0800a414 <_fflush_r>:
 800a414:	b538      	push	{r3, r4, r5, lr}
 800a416:	690b      	ldr	r3, [r1, #16]
 800a418:	4605      	mov	r5, r0
 800a41a:	460c      	mov	r4, r1
 800a41c:	b913      	cbnz	r3, 800a424 <_fflush_r+0x10>
 800a41e:	2500      	movs	r5, #0
 800a420:	4628      	mov	r0, r5
 800a422:	bd38      	pop	{r3, r4, r5, pc}
 800a424:	b118      	cbz	r0, 800a42e <_fflush_r+0x1a>
 800a426:	6a03      	ldr	r3, [r0, #32]
 800a428:	b90b      	cbnz	r3, 800a42e <_fflush_r+0x1a>
 800a42a:	f7fe f93d 	bl	80086a8 <__sinit>
 800a42e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a432:	2b00      	cmp	r3, #0
 800a434:	d0f3      	beq.n	800a41e <_fflush_r+0xa>
 800a436:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a438:	07d0      	lsls	r0, r2, #31
 800a43a:	d404      	bmi.n	800a446 <_fflush_r+0x32>
 800a43c:	0599      	lsls	r1, r3, #22
 800a43e:	d402      	bmi.n	800a446 <_fflush_r+0x32>
 800a440:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a442:	f7fe fb3a 	bl	8008aba <__retarget_lock_acquire_recursive>
 800a446:	4628      	mov	r0, r5
 800a448:	4621      	mov	r1, r4
 800a44a:	f7ff ff5f 	bl	800a30c <__sflush_r>
 800a44e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a450:	07da      	lsls	r2, r3, #31
 800a452:	4605      	mov	r5, r0
 800a454:	d4e4      	bmi.n	800a420 <_fflush_r+0xc>
 800a456:	89a3      	ldrh	r3, [r4, #12]
 800a458:	059b      	lsls	r3, r3, #22
 800a45a:	d4e1      	bmi.n	800a420 <_fflush_r+0xc>
 800a45c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a45e:	f7fe fb2d 	bl	8008abc <__retarget_lock_release_recursive>
 800a462:	e7dd      	b.n	800a420 <_fflush_r+0xc>

0800a464 <__swhatbuf_r>:
 800a464:	b570      	push	{r4, r5, r6, lr}
 800a466:	460c      	mov	r4, r1
 800a468:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a46c:	2900      	cmp	r1, #0
 800a46e:	b096      	sub	sp, #88	@ 0x58
 800a470:	4615      	mov	r5, r2
 800a472:	461e      	mov	r6, r3
 800a474:	da0d      	bge.n	800a492 <__swhatbuf_r+0x2e>
 800a476:	89a3      	ldrh	r3, [r4, #12]
 800a478:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a47c:	f04f 0100 	mov.w	r1, #0
 800a480:	bf14      	ite	ne
 800a482:	2340      	movne	r3, #64	@ 0x40
 800a484:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a488:	2000      	movs	r0, #0
 800a48a:	6031      	str	r1, [r6, #0]
 800a48c:	602b      	str	r3, [r5, #0]
 800a48e:	b016      	add	sp, #88	@ 0x58
 800a490:	bd70      	pop	{r4, r5, r6, pc}
 800a492:	466a      	mov	r2, sp
 800a494:	f000 f862 	bl	800a55c <_fstat_r>
 800a498:	2800      	cmp	r0, #0
 800a49a:	dbec      	blt.n	800a476 <__swhatbuf_r+0x12>
 800a49c:	9901      	ldr	r1, [sp, #4]
 800a49e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a4a2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a4a6:	4259      	negs	r1, r3
 800a4a8:	4159      	adcs	r1, r3
 800a4aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a4ae:	e7eb      	b.n	800a488 <__swhatbuf_r+0x24>

0800a4b0 <__smakebuf_r>:
 800a4b0:	898b      	ldrh	r3, [r1, #12]
 800a4b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a4b4:	079d      	lsls	r5, r3, #30
 800a4b6:	4606      	mov	r6, r0
 800a4b8:	460c      	mov	r4, r1
 800a4ba:	d507      	bpl.n	800a4cc <__smakebuf_r+0x1c>
 800a4bc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a4c0:	6023      	str	r3, [r4, #0]
 800a4c2:	6123      	str	r3, [r4, #16]
 800a4c4:	2301      	movs	r3, #1
 800a4c6:	6163      	str	r3, [r4, #20]
 800a4c8:	b003      	add	sp, #12
 800a4ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4cc:	ab01      	add	r3, sp, #4
 800a4ce:	466a      	mov	r2, sp
 800a4d0:	f7ff ffc8 	bl	800a464 <__swhatbuf_r>
 800a4d4:	9f00      	ldr	r7, [sp, #0]
 800a4d6:	4605      	mov	r5, r0
 800a4d8:	4639      	mov	r1, r7
 800a4da:	4630      	mov	r0, r6
 800a4dc:	f7ff f9b0 	bl	8009840 <_malloc_r>
 800a4e0:	b948      	cbnz	r0, 800a4f6 <__smakebuf_r+0x46>
 800a4e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4e6:	059a      	lsls	r2, r3, #22
 800a4e8:	d4ee      	bmi.n	800a4c8 <__smakebuf_r+0x18>
 800a4ea:	f023 0303 	bic.w	r3, r3, #3
 800a4ee:	f043 0302 	orr.w	r3, r3, #2
 800a4f2:	81a3      	strh	r3, [r4, #12]
 800a4f4:	e7e2      	b.n	800a4bc <__smakebuf_r+0xc>
 800a4f6:	89a3      	ldrh	r3, [r4, #12]
 800a4f8:	6020      	str	r0, [r4, #0]
 800a4fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a4fe:	81a3      	strh	r3, [r4, #12]
 800a500:	9b01      	ldr	r3, [sp, #4]
 800a502:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a506:	b15b      	cbz	r3, 800a520 <__smakebuf_r+0x70>
 800a508:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a50c:	4630      	mov	r0, r6
 800a50e:	f000 f837 	bl	800a580 <_isatty_r>
 800a512:	b128      	cbz	r0, 800a520 <__smakebuf_r+0x70>
 800a514:	89a3      	ldrh	r3, [r4, #12]
 800a516:	f023 0303 	bic.w	r3, r3, #3
 800a51a:	f043 0301 	orr.w	r3, r3, #1
 800a51e:	81a3      	strh	r3, [r4, #12]
 800a520:	89a3      	ldrh	r3, [r4, #12]
 800a522:	431d      	orrs	r5, r3
 800a524:	81a5      	strh	r5, [r4, #12]
 800a526:	e7cf      	b.n	800a4c8 <__smakebuf_r+0x18>

0800a528 <memmove>:
 800a528:	4288      	cmp	r0, r1
 800a52a:	b510      	push	{r4, lr}
 800a52c:	eb01 0402 	add.w	r4, r1, r2
 800a530:	d902      	bls.n	800a538 <memmove+0x10>
 800a532:	4284      	cmp	r4, r0
 800a534:	4623      	mov	r3, r4
 800a536:	d807      	bhi.n	800a548 <memmove+0x20>
 800a538:	1e43      	subs	r3, r0, #1
 800a53a:	42a1      	cmp	r1, r4
 800a53c:	d008      	beq.n	800a550 <memmove+0x28>
 800a53e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a542:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a546:	e7f8      	b.n	800a53a <memmove+0x12>
 800a548:	4402      	add	r2, r0
 800a54a:	4601      	mov	r1, r0
 800a54c:	428a      	cmp	r2, r1
 800a54e:	d100      	bne.n	800a552 <memmove+0x2a>
 800a550:	bd10      	pop	{r4, pc}
 800a552:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a556:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a55a:	e7f7      	b.n	800a54c <memmove+0x24>

0800a55c <_fstat_r>:
 800a55c:	b538      	push	{r3, r4, r5, lr}
 800a55e:	4d07      	ldr	r5, [pc, #28]	@ (800a57c <_fstat_r+0x20>)
 800a560:	2300      	movs	r3, #0
 800a562:	4604      	mov	r4, r0
 800a564:	4608      	mov	r0, r1
 800a566:	4611      	mov	r1, r2
 800a568:	602b      	str	r3, [r5, #0]
 800a56a:	f7f7 fbd9 	bl	8001d20 <_fstat>
 800a56e:	1c43      	adds	r3, r0, #1
 800a570:	d102      	bne.n	800a578 <_fstat_r+0x1c>
 800a572:	682b      	ldr	r3, [r5, #0]
 800a574:	b103      	cbz	r3, 800a578 <_fstat_r+0x1c>
 800a576:	6023      	str	r3, [r4, #0]
 800a578:	bd38      	pop	{r3, r4, r5, pc}
 800a57a:	bf00      	nop
 800a57c:	2002f49c 	.word	0x2002f49c

0800a580 <_isatty_r>:
 800a580:	b538      	push	{r3, r4, r5, lr}
 800a582:	4d06      	ldr	r5, [pc, #24]	@ (800a59c <_isatty_r+0x1c>)
 800a584:	2300      	movs	r3, #0
 800a586:	4604      	mov	r4, r0
 800a588:	4608      	mov	r0, r1
 800a58a:	602b      	str	r3, [r5, #0]
 800a58c:	f7f7 fbd8 	bl	8001d40 <_isatty>
 800a590:	1c43      	adds	r3, r0, #1
 800a592:	d102      	bne.n	800a59a <_isatty_r+0x1a>
 800a594:	682b      	ldr	r3, [r5, #0]
 800a596:	b103      	cbz	r3, 800a59a <_isatty_r+0x1a>
 800a598:	6023      	str	r3, [r4, #0]
 800a59a:	bd38      	pop	{r3, r4, r5, pc}
 800a59c:	2002f49c 	.word	0x2002f49c

0800a5a0 <_sbrk_r>:
 800a5a0:	b538      	push	{r3, r4, r5, lr}
 800a5a2:	4d06      	ldr	r5, [pc, #24]	@ (800a5bc <_sbrk_r+0x1c>)
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	4604      	mov	r4, r0
 800a5a8:	4608      	mov	r0, r1
 800a5aa:	602b      	str	r3, [r5, #0]
 800a5ac:	f7f7 fbe0 	bl	8001d70 <_sbrk>
 800a5b0:	1c43      	adds	r3, r0, #1
 800a5b2:	d102      	bne.n	800a5ba <_sbrk_r+0x1a>
 800a5b4:	682b      	ldr	r3, [r5, #0]
 800a5b6:	b103      	cbz	r3, 800a5ba <_sbrk_r+0x1a>
 800a5b8:	6023      	str	r3, [r4, #0]
 800a5ba:	bd38      	pop	{r3, r4, r5, pc}
 800a5bc:	2002f49c 	.word	0x2002f49c

0800a5c0 <memcpy>:
 800a5c0:	440a      	add	r2, r1
 800a5c2:	4291      	cmp	r1, r2
 800a5c4:	f100 33ff 	add.w	r3, r0, #4294967295
 800a5c8:	d100      	bne.n	800a5cc <memcpy+0xc>
 800a5ca:	4770      	bx	lr
 800a5cc:	b510      	push	{r4, lr}
 800a5ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a5d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a5d6:	4291      	cmp	r1, r2
 800a5d8:	d1f9      	bne.n	800a5ce <memcpy+0xe>
 800a5da:	bd10      	pop	{r4, pc}

0800a5dc <__assert_func>:
 800a5dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a5de:	4614      	mov	r4, r2
 800a5e0:	461a      	mov	r2, r3
 800a5e2:	4b09      	ldr	r3, [pc, #36]	@ (800a608 <__assert_func+0x2c>)
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	4605      	mov	r5, r0
 800a5e8:	68d8      	ldr	r0, [r3, #12]
 800a5ea:	b954      	cbnz	r4, 800a602 <__assert_func+0x26>
 800a5ec:	4b07      	ldr	r3, [pc, #28]	@ (800a60c <__assert_func+0x30>)
 800a5ee:	461c      	mov	r4, r3
 800a5f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a5f4:	9100      	str	r1, [sp, #0]
 800a5f6:	462b      	mov	r3, r5
 800a5f8:	4905      	ldr	r1, [pc, #20]	@ (800a610 <__assert_func+0x34>)
 800a5fa:	f000 f86f 	bl	800a6dc <fiprintf>
 800a5fe:	f000 f87f 	bl	800a700 <abort>
 800a602:	4b04      	ldr	r3, [pc, #16]	@ (800a614 <__assert_func+0x38>)
 800a604:	e7f4      	b.n	800a5f0 <__assert_func+0x14>
 800a606:	bf00      	nop
 800a608:	20000018 	.word	0x20000018
 800a60c:	0800adde 	.word	0x0800adde
 800a610:	0800adb0 	.word	0x0800adb0
 800a614:	0800ada3 	.word	0x0800ada3

0800a618 <_calloc_r>:
 800a618:	b570      	push	{r4, r5, r6, lr}
 800a61a:	fba1 5402 	umull	r5, r4, r1, r2
 800a61e:	b93c      	cbnz	r4, 800a630 <_calloc_r+0x18>
 800a620:	4629      	mov	r1, r5
 800a622:	f7ff f90d 	bl	8009840 <_malloc_r>
 800a626:	4606      	mov	r6, r0
 800a628:	b928      	cbnz	r0, 800a636 <_calloc_r+0x1e>
 800a62a:	2600      	movs	r6, #0
 800a62c:	4630      	mov	r0, r6
 800a62e:	bd70      	pop	{r4, r5, r6, pc}
 800a630:	220c      	movs	r2, #12
 800a632:	6002      	str	r2, [r0, #0]
 800a634:	e7f9      	b.n	800a62a <_calloc_r+0x12>
 800a636:	462a      	mov	r2, r5
 800a638:	4621      	mov	r1, r4
 800a63a:	f7fe f9c1 	bl	80089c0 <memset>
 800a63e:	e7f5      	b.n	800a62c <_calloc_r+0x14>

0800a640 <__ascii_mbtowc>:
 800a640:	b082      	sub	sp, #8
 800a642:	b901      	cbnz	r1, 800a646 <__ascii_mbtowc+0x6>
 800a644:	a901      	add	r1, sp, #4
 800a646:	b142      	cbz	r2, 800a65a <__ascii_mbtowc+0x1a>
 800a648:	b14b      	cbz	r3, 800a65e <__ascii_mbtowc+0x1e>
 800a64a:	7813      	ldrb	r3, [r2, #0]
 800a64c:	600b      	str	r3, [r1, #0]
 800a64e:	7812      	ldrb	r2, [r2, #0]
 800a650:	1e10      	subs	r0, r2, #0
 800a652:	bf18      	it	ne
 800a654:	2001      	movne	r0, #1
 800a656:	b002      	add	sp, #8
 800a658:	4770      	bx	lr
 800a65a:	4610      	mov	r0, r2
 800a65c:	e7fb      	b.n	800a656 <__ascii_mbtowc+0x16>
 800a65e:	f06f 0001 	mvn.w	r0, #1
 800a662:	e7f8      	b.n	800a656 <__ascii_mbtowc+0x16>

0800a664 <_realloc_r>:
 800a664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a668:	4680      	mov	r8, r0
 800a66a:	4615      	mov	r5, r2
 800a66c:	460c      	mov	r4, r1
 800a66e:	b921      	cbnz	r1, 800a67a <_realloc_r+0x16>
 800a670:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a674:	4611      	mov	r1, r2
 800a676:	f7ff b8e3 	b.w	8009840 <_malloc_r>
 800a67a:	b92a      	cbnz	r2, 800a688 <_realloc_r+0x24>
 800a67c:	f7ff f86c 	bl	8009758 <_free_r>
 800a680:	2400      	movs	r4, #0
 800a682:	4620      	mov	r0, r4
 800a684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a688:	f000 f841 	bl	800a70e <_malloc_usable_size_r>
 800a68c:	4285      	cmp	r5, r0
 800a68e:	4606      	mov	r6, r0
 800a690:	d802      	bhi.n	800a698 <_realloc_r+0x34>
 800a692:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a696:	d8f4      	bhi.n	800a682 <_realloc_r+0x1e>
 800a698:	4629      	mov	r1, r5
 800a69a:	4640      	mov	r0, r8
 800a69c:	f7ff f8d0 	bl	8009840 <_malloc_r>
 800a6a0:	4607      	mov	r7, r0
 800a6a2:	2800      	cmp	r0, #0
 800a6a4:	d0ec      	beq.n	800a680 <_realloc_r+0x1c>
 800a6a6:	42b5      	cmp	r5, r6
 800a6a8:	462a      	mov	r2, r5
 800a6aa:	4621      	mov	r1, r4
 800a6ac:	bf28      	it	cs
 800a6ae:	4632      	movcs	r2, r6
 800a6b0:	f7ff ff86 	bl	800a5c0 <memcpy>
 800a6b4:	4621      	mov	r1, r4
 800a6b6:	4640      	mov	r0, r8
 800a6b8:	f7ff f84e 	bl	8009758 <_free_r>
 800a6bc:	463c      	mov	r4, r7
 800a6be:	e7e0      	b.n	800a682 <_realloc_r+0x1e>

0800a6c0 <__ascii_wctomb>:
 800a6c0:	4603      	mov	r3, r0
 800a6c2:	4608      	mov	r0, r1
 800a6c4:	b141      	cbz	r1, 800a6d8 <__ascii_wctomb+0x18>
 800a6c6:	2aff      	cmp	r2, #255	@ 0xff
 800a6c8:	d904      	bls.n	800a6d4 <__ascii_wctomb+0x14>
 800a6ca:	228a      	movs	r2, #138	@ 0x8a
 800a6cc:	601a      	str	r2, [r3, #0]
 800a6ce:	f04f 30ff 	mov.w	r0, #4294967295
 800a6d2:	4770      	bx	lr
 800a6d4:	700a      	strb	r2, [r1, #0]
 800a6d6:	2001      	movs	r0, #1
 800a6d8:	4770      	bx	lr
	...

0800a6dc <fiprintf>:
 800a6dc:	b40e      	push	{r1, r2, r3}
 800a6de:	b503      	push	{r0, r1, lr}
 800a6e0:	4601      	mov	r1, r0
 800a6e2:	ab03      	add	r3, sp, #12
 800a6e4:	4805      	ldr	r0, [pc, #20]	@ (800a6fc <fiprintf+0x20>)
 800a6e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a6ea:	6800      	ldr	r0, [r0, #0]
 800a6ec:	9301      	str	r3, [sp, #4]
 800a6ee:	f000 f83f 	bl	800a770 <_vfiprintf_r>
 800a6f2:	b002      	add	sp, #8
 800a6f4:	f85d eb04 	ldr.w	lr, [sp], #4
 800a6f8:	b003      	add	sp, #12
 800a6fa:	4770      	bx	lr
 800a6fc:	20000018 	.word	0x20000018

0800a700 <abort>:
 800a700:	b508      	push	{r3, lr}
 800a702:	2006      	movs	r0, #6
 800a704:	f000 f974 	bl	800a9f0 <raise>
 800a708:	2001      	movs	r0, #1
 800a70a:	f7f7 fab9 	bl	8001c80 <_exit>

0800a70e <_malloc_usable_size_r>:
 800a70e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a712:	1f18      	subs	r0, r3, #4
 800a714:	2b00      	cmp	r3, #0
 800a716:	bfbc      	itt	lt
 800a718:	580b      	ldrlt	r3, [r1, r0]
 800a71a:	18c0      	addlt	r0, r0, r3
 800a71c:	4770      	bx	lr

0800a71e <__sfputc_r>:
 800a71e:	6893      	ldr	r3, [r2, #8]
 800a720:	3b01      	subs	r3, #1
 800a722:	2b00      	cmp	r3, #0
 800a724:	b410      	push	{r4}
 800a726:	6093      	str	r3, [r2, #8]
 800a728:	da08      	bge.n	800a73c <__sfputc_r+0x1e>
 800a72a:	6994      	ldr	r4, [r2, #24]
 800a72c:	42a3      	cmp	r3, r4
 800a72e:	db01      	blt.n	800a734 <__sfputc_r+0x16>
 800a730:	290a      	cmp	r1, #10
 800a732:	d103      	bne.n	800a73c <__sfputc_r+0x1e>
 800a734:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a738:	f7fe b8ad 	b.w	8008896 <__swbuf_r>
 800a73c:	6813      	ldr	r3, [r2, #0]
 800a73e:	1c58      	adds	r0, r3, #1
 800a740:	6010      	str	r0, [r2, #0]
 800a742:	7019      	strb	r1, [r3, #0]
 800a744:	4608      	mov	r0, r1
 800a746:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a74a:	4770      	bx	lr

0800a74c <__sfputs_r>:
 800a74c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a74e:	4606      	mov	r6, r0
 800a750:	460f      	mov	r7, r1
 800a752:	4614      	mov	r4, r2
 800a754:	18d5      	adds	r5, r2, r3
 800a756:	42ac      	cmp	r4, r5
 800a758:	d101      	bne.n	800a75e <__sfputs_r+0x12>
 800a75a:	2000      	movs	r0, #0
 800a75c:	e007      	b.n	800a76e <__sfputs_r+0x22>
 800a75e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a762:	463a      	mov	r2, r7
 800a764:	4630      	mov	r0, r6
 800a766:	f7ff ffda 	bl	800a71e <__sfputc_r>
 800a76a:	1c43      	adds	r3, r0, #1
 800a76c:	d1f3      	bne.n	800a756 <__sfputs_r+0xa>
 800a76e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a770 <_vfiprintf_r>:
 800a770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a774:	460d      	mov	r5, r1
 800a776:	b09d      	sub	sp, #116	@ 0x74
 800a778:	4614      	mov	r4, r2
 800a77a:	4698      	mov	r8, r3
 800a77c:	4606      	mov	r6, r0
 800a77e:	b118      	cbz	r0, 800a788 <_vfiprintf_r+0x18>
 800a780:	6a03      	ldr	r3, [r0, #32]
 800a782:	b90b      	cbnz	r3, 800a788 <_vfiprintf_r+0x18>
 800a784:	f7fd ff90 	bl	80086a8 <__sinit>
 800a788:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a78a:	07d9      	lsls	r1, r3, #31
 800a78c:	d405      	bmi.n	800a79a <_vfiprintf_r+0x2a>
 800a78e:	89ab      	ldrh	r3, [r5, #12]
 800a790:	059a      	lsls	r2, r3, #22
 800a792:	d402      	bmi.n	800a79a <_vfiprintf_r+0x2a>
 800a794:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a796:	f7fe f990 	bl	8008aba <__retarget_lock_acquire_recursive>
 800a79a:	89ab      	ldrh	r3, [r5, #12]
 800a79c:	071b      	lsls	r3, r3, #28
 800a79e:	d501      	bpl.n	800a7a4 <_vfiprintf_r+0x34>
 800a7a0:	692b      	ldr	r3, [r5, #16]
 800a7a2:	b99b      	cbnz	r3, 800a7cc <_vfiprintf_r+0x5c>
 800a7a4:	4629      	mov	r1, r5
 800a7a6:	4630      	mov	r0, r6
 800a7a8:	f7fe f8b4 	bl	8008914 <__swsetup_r>
 800a7ac:	b170      	cbz	r0, 800a7cc <_vfiprintf_r+0x5c>
 800a7ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a7b0:	07dc      	lsls	r4, r3, #31
 800a7b2:	d504      	bpl.n	800a7be <_vfiprintf_r+0x4e>
 800a7b4:	f04f 30ff 	mov.w	r0, #4294967295
 800a7b8:	b01d      	add	sp, #116	@ 0x74
 800a7ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7be:	89ab      	ldrh	r3, [r5, #12]
 800a7c0:	0598      	lsls	r0, r3, #22
 800a7c2:	d4f7      	bmi.n	800a7b4 <_vfiprintf_r+0x44>
 800a7c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a7c6:	f7fe f979 	bl	8008abc <__retarget_lock_release_recursive>
 800a7ca:	e7f3      	b.n	800a7b4 <_vfiprintf_r+0x44>
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	9309      	str	r3, [sp, #36]	@ 0x24
 800a7d0:	2320      	movs	r3, #32
 800a7d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a7d6:	f8cd 800c 	str.w	r8, [sp, #12]
 800a7da:	2330      	movs	r3, #48	@ 0x30
 800a7dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a98c <_vfiprintf_r+0x21c>
 800a7e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a7e4:	f04f 0901 	mov.w	r9, #1
 800a7e8:	4623      	mov	r3, r4
 800a7ea:	469a      	mov	sl, r3
 800a7ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a7f0:	b10a      	cbz	r2, 800a7f6 <_vfiprintf_r+0x86>
 800a7f2:	2a25      	cmp	r2, #37	@ 0x25
 800a7f4:	d1f9      	bne.n	800a7ea <_vfiprintf_r+0x7a>
 800a7f6:	ebba 0b04 	subs.w	fp, sl, r4
 800a7fa:	d00b      	beq.n	800a814 <_vfiprintf_r+0xa4>
 800a7fc:	465b      	mov	r3, fp
 800a7fe:	4622      	mov	r2, r4
 800a800:	4629      	mov	r1, r5
 800a802:	4630      	mov	r0, r6
 800a804:	f7ff ffa2 	bl	800a74c <__sfputs_r>
 800a808:	3001      	adds	r0, #1
 800a80a:	f000 80a7 	beq.w	800a95c <_vfiprintf_r+0x1ec>
 800a80e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a810:	445a      	add	r2, fp
 800a812:	9209      	str	r2, [sp, #36]	@ 0x24
 800a814:	f89a 3000 	ldrb.w	r3, [sl]
 800a818:	2b00      	cmp	r3, #0
 800a81a:	f000 809f 	beq.w	800a95c <_vfiprintf_r+0x1ec>
 800a81e:	2300      	movs	r3, #0
 800a820:	f04f 32ff 	mov.w	r2, #4294967295
 800a824:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a828:	f10a 0a01 	add.w	sl, sl, #1
 800a82c:	9304      	str	r3, [sp, #16]
 800a82e:	9307      	str	r3, [sp, #28]
 800a830:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a834:	931a      	str	r3, [sp, #104]	@ 0x68
 800a836:	4654      	mov	r4, sl
 800a838:	2205      	movs	r2, #5
 800a83a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a83e:	4853      	ldr	r0, [pc, #332]	@ (800a98c <_vfiprintf_r+0x21c>)
 800a840:	f7f5 fcde 	bl	8000200 <memchr>
 800a844:	9a04      	ldr	r2, [sp, #16]
 800a846:	b9d8      	cbnz	r0, 800a880 <_vfiprintf_r+0x110>
 800a848:	06d1      	lsls	r1, r2, #27
 800a84a:	bf44      	itt	mi
 800a84c:	2320      	movmi	r3, #32
 800a84e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a852:	0713      	lsls	r3, r2, #28
 800a854:	bf44      	itt	mi
 800a856:	232b      	movmi	r3, #43	@ 0x2b
 800a858:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a85c:	f89a 3000 	ldrb.w	r3, [sl]
 800a860:	2b2a      	cmp	r3, #42	@ 0x2a
 800a862:	d015      	beq.n	800a890 <_vfiprintf_r+0x120>
 800a864:	9a07      	ldr	r2, [sp, #28]
 800a866:	4654      	mov	r4, sl
 800a868:	2000      	movs	r0, #0
 800a86a:	f04f 0c0a 	mov.w	ip, #10
 800a86e:	4621      	mov	r1, r4
 800a870:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a874:	3b30      	subs	r3, #48	@ 0x30
 800a876:	2b09      	cmp	r3, #9
 800a878:	d94b      	bls.n	800a912 <_vfiprintf_r+0x1a2>
 800a87a:	b1b0      	cbz	r0, 800a8aa <_vfiprintf_r+0x13a>
 800a87c:	9207      	str	r2, [sp, #28]
 800a87e:	e014      	b.n	800a8aa <_vfiprintf_r+0x13a>
 800a880:	eba0 0308 	sub.w	r3, r0, r8
 800a884:	fa09 f303 	lsl.w	r3, r9, r3
 800a888:	4313      	orrs	r3, r2
 800a88a:	9304      	str	r3, [sp, #16]
 800a88c:	46a2      	mov	sl, r4
 800a88e:	e7d2      	b.n	800a836 <_vfiprintf_r+0xc6>
 800a890:	9b03      	ldr	r3, [sp, #12]
 800a892:	1d19      	adds	r1, r3, #4
 800a894:	681b      	ldr	r3, [r3, #0]
 800a896:	9103      	str	r1, [sp, #12]
 800a898:	2b00      	cmp	r3, #0
 800a89a:	bfbb      	ittet	lt
 800a89c:	425b      	neglt	r3, r3
 800a89e:	f042 0202 	orrlt.w	r2, r2, #2
 800a8a2:	9307      	strge	r3, [sp, #28]
 800a8a4:	9307      	strlt	r3, [sp, #28]
 800a8a6:	bfb8      	it	lt
 800a8a8:	9204      	strlt	r2, [sp, #16]
 800a8aa:	7823      	ldrb	r3, [r4, #0]
 800a8ac:	2b2e      	cmp	r3, #46	@ 0x2e
 800a8ae:	d10a      	bne.n	800a8c6 <_vfiprintf_r+0x156>
 800a8b0:	7863      	ldrb	r3, [r4, #1]
 800a8b2:	2b2a      	cmp	r3, #42	@ 0x2a
 800a8b4:	d132      	bne.n	800a91c <_vfiprintf_r+0x1ac>
 800a8b6:	9b03      	ldr	r3, [sp, #12]
 800a8b8:	1d1a      	adds	r2, r3, #4
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	9203      	str	r2, [sp, #12]
 800a8be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a8c2:	3402      	adds	r4, #2
 800a8c4:	9305      	str	r3, [sp, #20]
 800a8c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a99c <_vfiprintf_r+0x22c>
 800a8ca:	7821      	ldrb	r1, [r4, #0]
 800a8cc:	2203      	movs	r2, #3
 800a8ce:	4650      	mov	r0, sl
 800a8d0:	f7f5 fc96 	bl	8000200 <memchr>
 800a8d4:	b138      	cbz	r0, 800a8e6 <_vfiprintf_r+0x176>
 800a8d6:	9b04      	ldr	r3, [sp, #16]
 800a8d8:	eba0 000a 	sub.w	r0, r0, sl
 800a8dc:	2240      	movs	r2, #64	@ 0x40
 800a8de:	4082      	lsls	r2, r0
 800a8e0:	4313      	orrs	r3, r2
 800a8e2:	3401      	adds	r4, #1
 800a8e4:	9304      	str	r3, [sp, #16]
 800a8e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8ea:	4829      	ldr	r0, [pc, #164]	@ (800a990 <_vfiprintf_r+0x220>)
 800a8ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a8f0:	2206      	movs	r2, #6
 800a8f2:	f7f5 fc85 	bl	8000200 <memchr>
 800a8f6:	2800      	cmp	r0, #0
 800a8f8:	d03f      	beq.n	800a97a <_vfiprintf_r+0x20a>
 800a8fa:	4b26      	ldr	r3, [pc, #152]	@ (800a994 <_vfiprintf_r+0x224>)
 800a8fc:	bb1b      	cbnz	r3, 800a946 <_vfiprintf_r+0x1d6>
 800a8fe:	9b03      	ldr	r3, [sp, #12]
 800a900:	3307      	adds	r3, #7
 800a902:	f023 0307 	bic.w	r3, r3, #7
 800a906:	3308      	adds	r3, #8
 800a908:	9303      	str	r3, [sp, #12]
 800a90a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a90c:	443b      	add	r3, r7
 800a90e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a910:	e76a      	b.n	800a7e8 <_vfiprintf_r+0x78>
 800a912:	fb0c 3202 	mla	r2, ip, r2, r3
 800a916:	460c      	mov	r4, r1
 800a918:	2001      	movs	r0, #1
 800a91a:	e7a8      	b.n	800a86e <_vfiprintf_r+0xfe>
 800a91c:	2300      	movs	r3, #0
 800a91e:	3401      	adds	r4, #1
 800a920:	9305      	str	r3, [sp, #20]
 800a922:	4619      	mov	r1, r3
 800a924:	f04f 0c0a 	mov.w	ip, #10
 800a928:	4620      	mov	r0, r4
 800a92a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a92e:	3a30      	subs	r2, #48	@ 0x30
 800a930:	2a09      	cmp	r2, #9
 800a932:	d903      	bls.n	800a93c <_vfiprintf_r+0x1cc>
 800a934:	2b00      	cmp	r3, #0
 800a936:	d0c6      	beq.n	800a8c6 <_vfiprintf_r+0x156>
 800a938:	9105      	str	r1, [sp, #20]
 800a93a:	e7c4      	b.n	800a8c6 <_vfiprintf_r+0x156>
 800a93c:	fb0c 2101 	mla	r1, ip, r1, r2
 800a940:	4604      	mov	r4, r0
 800a942:	2301      	movs	r3, #1
 800a944:	e7f0      	b.n	800a928 <_vfiprintf_r+0x1b8>
 800a946:	ab03      	add	r3, sp, #12
 800a948:	9300      	str	r3, [sp, #0]
 800a94a:	462a      	mov	r2, r5
 800a94c:	4b12      	ldr	r3, [pc, #72]	@ (800a998 <_vfiprintf_r+0x228>)
 800a94e:	a904      	add	r1, sp, #16
 800a950:	4630      	mov	r0, r6
 800a952:	f7fd fa65 	bl	8007e20 <_printf_float>
 800a956:	4607      	mov	r7, r0
 800a958:	1c78      	adds	r0, r7, #1
 800a95a:	d1d6      	bne.n	800a90a <_vfiprintf_r+0x19a>
 800a95c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a95e:	07d9      	lsls	r1, r3, #31
 800a960:	d405      	bmi.n	800a96e <_vfiprintf_r+0x1fe>
 800a962:	89ab      	ldrh	r3, [r5, #12]
 800a964:	059a      	lsls	r2, r3, #22
 800a966:	d402      	bmi.n	800a96e <_vfiprintf_r+0x1fe>
 800a968:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a96a:	f7fe f8a7 	bl	8008abc <__retarget_lock_release_recursive>
 800a96e:	89ab      	ldrh	r3, [r5, #12]
 800a970:	065b      	lsls	r3, r3, #25
 800a972:	f53f af1f 	bmi.w	800a7b4 <_vfiprintf_r+0x44>
 800a976:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a978:	e71e      	b.n	800a7b8 <_vfiprintf_r+0x48>
 800a97a:	ab03      	add	r3, sp, #12
 800a97c:	9300      	str	r3, [sp, #0]
 800a97e:	462a      	mov	r2, r5
 800a980:	4b05      	ldr	r3, [pc, #20]	@ (800a998 <_vfiprintf_r+0x228>)
 800a982:	a904      	add	r1, sp, #16
 800a984:	4630      	mov	r0, r6
 800a986:	f7fd fce3 	bl	8008350 <_printf_i>
 800a98a:	e7e4      	b.n	800a956 <_vfiprintf_r+0x1e6>
 800a98c:	0800ad88 	.word	0x0800ad88
 800a990:	0800ad92 	.word	0x0800ad92
 800a994:	08007e21 	.word	0x08007e21
 800a998:	0800a74d 	.word	0x0800a74d
 800a99c:	0800ad8e 	.word	0x0800ad8e

0800a9a0 <_raise_r>:
 800a9a0:	291f      	cmp	r1, #31
 800a9a2:	b538      	push	{r3, r4, r5, lr}
 800a9a4:	4605      	mov	r5, r0
 800a9a6:	460c      	mov	r4, r1
 800a9a8:	d904      	bls.n	800a9b4 <_raise_r+0x14>
 800a9aa:	2316      	movs	r3, #22
 800a9ac:	6003      	str	r3, [r0, #0]
 800a9ae:	f04f 30ff 	mov.w	r0, #4294967295
 800a9b2:	bd38      	pop	{r3, r4, r5, pc}
 800a9b4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a9b6:	b112      	cbz	r2, 800a9be <_raise_r+0x1e>
 800a9b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a9bc:	b94b      	cbnz	r3, 800a9d2 <_raise_r+0x32>
 800a9be:	4628      	mov	r0, r5
 800a9c0:	f000 f830 	bl	800aa24 <_getpid_r>
 800a9c4:	4622      	mov	r2, r4
 800a9c6:	4601      	mov	r1, r0
 800a9c8:	4628      	mov	r0, r5
 800a9ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a9ce:	f000 b817 	b.w	800aa00 <_kill_r>
 800a9d2:	2b01      	cmp	r3, #1
 800a9d4:	d00a      	beq.n	800a9ec <_raise_r+0x4c>
 800a9d6:	1c59      	adds	r1, r3, #1
 800a9d8:	d103      	bne.n	800a9e2 <_raise_r+0x42>
 800a9da:	2316      	movs	r3, #22
 800a9dc:	6003      	str	r3, [r0, #0]
 800a9de:	2001      	movs	r0, #1
 800a9e0:	e7e7      	b.n	800a9b2 <_raise_r+0x12>
 800a9e2:	2100      	movs	r1, #0
 800a9e4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a9e8:	4620      	mov	r0, r4
 800a9ea:	4798      	blx	r3
 800a9ec:	2000      	movs	r0, #0
 800a9ee:	e7e0      	b.n	800a9b2 <_raise_r+0x12>

0800a9f0 <raise>:
 800a9f0:	4b02      	ldr	r3, [pc, #8]	@ (800a9fc <raise+0xc>)
 800a9f2:	4601      	mov	r1, r0
 800a9f4:	6818      	ldr	r0, [r3, #0]
 800a9f6:	f7ff bfd3 	b.w	800a9a0 <_raise_r>
 800a9fa:	bf00      	nop
 800a9fc:	20000018 	.word	0x20000018

0800aa00 <_kill_r>:
 800aa00:	b538      	push	{r3, r4, r5, lr}
 800aa02:	4d07      	ldr	r5, [pc, #28]	@ (800aa20 <_kill_r+0x20>)
 800aa04:	2300      	movs	r3, #0
 800aa06:	4604      	mov	r4, r0
 800aa08:	4608      	mov	r0, r1
 800aa0a:	4611      	mov	r1, r2
 800aa0c:	602b      	str	r3, [r5, #0]
 800aa0e:	f7f7 f927 	bl	8001c60 <_kill>
 800aa12:	1c43      	adds	r3, r0, #1
 800aa14:	d102      	bne.n	800aa1c <_kill_r+0x1c>
 800aa16:	682b      	ldr	r3, [r5, #0]
 800aa18:	b103      	cbz	r3, 800aa1c <_kill_r+0x1c>
 800aa1a:	6023      	str	r3, [r4, #0]
 800aa1c:	bd38      	pop	{r3, r4, r5, pc}
 800aa1e:	bf00      	nop
 800aa20:	2002f49c 	.word	0x2002f49c

0800aa24 <_getpid_r>:
 800aa24:	f7f7 b914 	b.w	8001c50 <_getpid>

0800aa28 <_init>:
 800aa28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa2a:	bf00      	nop
 800aa2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa2e:	bc08      	pop	{r3}
 800aa30:	469e      	mov	lr, r3
 800aa32:	4770      	bx	lr

0800aa34 <_fini>:
 800aa34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa36:	bf00      	nop
 800aa38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa3a:	bc08      	pop	{r3}
 800aa3c:	469e      	mov	lr, r3
 800aa3e:	4770      	bx	lr
