<!DOCTYPE html>
<html lang="en">

<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Intel® FPGA Academic Program Teaching Materials Workshops</title>
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet"
        integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">

    <link href=" https://fonts.cdnfonts.com/css/intel-clear " rel="stylesheet">
    <link rel="stylesheet" href="/css/owl.carousel.min.css">

    <link rel="stylesheet" href="/css/rushita.css">
    <link rel="stylesheet" href="/css/rushita_automotive.css">
    <link rel="stylesheet" href="/css/yatri.css">

    <link rel="stylesheet" href="/css/owl.theme.default.min.css">
    <style>
        * {
            font-family: 'Intel Clear', sans-serif;
        }

        .k_infrabg {
            background-image: url(/img/rushita_img/bgimggrey.svg);
            background-position: center;
        }

        .b_special_a1{
            color: #0068b5;
            text-decoration: underline dotted;
            text-decoration-style: dashed;
            text-underline-offset: .3rem;
            text-decoration-skip-ink: auto;
            text-decoration-thickness: .5px;
        }
        .b_special_a1:hover{
            color: #004a86;
            text-decoration: underline;
            text-decoration-thickness: .5px;
        }
        .dk_fpga_academic_padd{
            padding: 50px 0px;
            background-color: #f7f7f7;
        }   

        .dk_fpga_academic_padd2{
            padding: 50px 0px;
            background-color: #ffffff;
        }  

        .dk_box {
            background-color: #0068B5;
            color: #ffffff;
            margin-right: 30px;
            padding: 10px 20px;
        }
    
        .dk_Professors{
            text-align: center;
            padding: 100px 0px 30px;
        }

        @media(max-width:768px){
           .dk_fpga_academic_padd2 img{
                margin-bottom: 20px ;
           } 
        }

        @media(max-width:575px){
            .dk_fpga_academic_padd2{
                padding: 30px 0px;
            } 
        }
       
    </style>
</head>

<body>
    <div id="navbar"></div>
    <div style="padding-top: 75px;">

        <section class="m_ai_tdrop">
            <div>
                <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
                    Developers
                </button>
                <ul class="dropdown-menu">
                    <li><a class="dropdown-item m_dropActive"
                            href="/dhruvin_developer-tools/ds_Developer-Zone.html">Overview</a></li>
                    <li><a class="dropdown-item m_dropActive"
                            href="/rushita_Solutions/k_solutions_in_Viewall_SDF_Industrial-Automation_Control-flow-Enforcement_Technology.html">Topics
                            & Technologies</a></li>
                    <li><a class="dropdown-item m_dropActive"
                            href="/dhruvin_developer-tools/ds_Development-Tools.html">Tools</a></li>
                    <li><a class="dropdown-item m_dropActive"
                            href="/rushita_Solutions/k_solutions_in_Viewall_SDF_Industrial-Automation_Hardware-Platforms.html">Hardware
                            Platforms</a></li>
                    <li><a class="dropdown-item m_dropActive"
                            href="/dhruvin_developer-tools/ds_Resource-Documentation-Center.html">Resources &
                            Documentation</a></li>
                    <li><a class="dropdown-item m_dropActive" href="/dhruvin_developer-tools/ds_Learn.html">Learn</a>
                    </li>
                    <li><a class="dropdown-item m_dropActive"
                            href="/dhruvin_developer-tools/ds_Communities-and-Events.html">Community & Events</a></li>
                    <li><a class="dropdown-item m_dropActive"
                            href="/dhruvin_developer-tools/ds_Developer-Programs.html">Developer Programs</a></li>
                    <li><a class="dropdown-item m_dropActive" href="/dhruvin_developer-tools/ds_Get-Help.html">Get
                            Help</a></li>
                </ul>
            </div>


            <div class="m_ai_shlash">/</div>
            <div>
                <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
                    Developer Programs
                </button>
                <ul class="dropdown-menu">
                    <li><a class="dropdown-item m_dropActive" href="#">Overview</a></li>
                    <li><a class="dropdown-item m_dropActive" href="#">Intel® FPGA Academic Program</a></li>

                </ul>
            </div>



            <div class="m_ai_shlash">/</div>


            <div>
                <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
                    Intel® FPGA Academic Program
                </button>
                <ul class="dropdown-menu">

                    <li><a class="dropdown-item m_dropActive" href="#">Membership</a></li>
                    <li><a class="dropdown-item m_dropActive" href="#">Boards</a></li>
                    <li><a class="dropdown-item m_dropActive" href="#">Materials</a>
                    </li>
                    <li><a class="dropdown-item m_dropActive" href="#">Research</a></li>
                    <li><a class="dropdown-item m_dropActive" href="#">Support</a></li>
                </ul>
            </div>

            <div class="m_ai_shlash">/</div>


            <div>
                <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
                    Materials
                </button>
                <ul class="dropdown-menu">

                    <li><a class="dropdown-item m_dropActive" href="#">Artificial Intelligence</a></li>
                    <li><a class="dropdown-item m_dropActive" href="#">Computer Organization</a></li>
                    <li><a class="dropdown-item m_dropActive" href="#">Computer Systems</a>
                    </li>
                    <li><a class="dropdown-item m_dropActive" href="#">Digital Logic</a></li>
                    <li><a class="dropdown-item m_dropActive" href="#">Embedded Systems</a></li>
                    <li><a class="dropdown-item m_dropActive" href="#">Heterogeneous Computing</a></li>
                    <li><a class="dropdown-item m_dropActive" href="#">IP Cores</a></li>
                    <li><a class="dropdown-item m_dropActive" href="#">SD Card Images</a>
                    </li>
                    <li><a class="dropdown-item m_dropActive" href="#">Tutorials</a></li>
                    <li><a class="dropdown-item m_dropActive" href="#">Workshops</a></li>
                </ul>
            </div>

            <div class="m_ai_shlash">/</div>
            <div class="m_ai_httl">Workshops</div>

        </section>
        <section class="k_infrabg pt-5" style="background-color: #262626;">
            <div class="k_container11">
                <div class="row text-white text-center">
                    <div>
                        <h2 class="fw-light pb-5 fs-1">
                            Intel® FPGA Academic Program Teaching Materials</h2>
                    </div>
                </div>
                <div class="row">
                    <div class="k_scrollable-menu">
                        <ul class="d-flex  k_textwhite mb-0 px-0 gap-4 k_listnone">
                            <li class="p-2"><a
                                    href="/rushita_Solutions/k_solutions_in_education_IT-Professionals_FPGA-Academic-Program(Materials).html">Courses</a>
                            </li>
                            <li class=" p-2 "><a
                                    href="#">Computer Systems</a>
                            </li>
                            <li class="p-2"><a href="/darshit/dk_product/intel_FPGA_academic_Program_teaching_materials_Software_Tools.html">Software Tools</a></li>
                            <li class="p-2 k_active"><a href="#">Workshops</a></li>
                        </ul>
                    </div>
                </div>
            </div>
        </section>

        <section>
            <div class="dk_fpga_academic_padd">
                <div class="k_container11">
                    <div class="row">
                        <h2 style="font-weight: 300;"> Workshops</h2>
                        <p class="mb-0">&nbsp;</p>
                        <p>Learn the basics of designing custom logic on Intel® FPGA technology with these project-based workshops. Each workshop contains lecture slides plus multiple labs and exercises designed for new users. To be successful, first read or watch the lecture material, and then complete the associated projects.</p>
                    </div>
                </div>
            </div>
        </section>

        <section>
            <div class="k_container11">
                    <div class="dk_fpga_academic_padd">
                    <div class="row">
                        <h5 class="margin-btm-1x"><b>Required Hardware</b></h5>
                        <p>A laptop or desktop computer with a USB port<br> </p>
                        <p>An Intel® FPGA development kit from Terasic</p>
                        <p>Students and professors can receive an academic discount through our partner, Terasic.<br> </p>
                        <p><span class="dk_box">Purchase</span></a><br> </p>
                        <p>&nbsp;</p>
                        <p><b>Note</b>&nbsp;Most<b>&nbsp;</b>workshops are based on the Terasic DE10-Lite but can be adapted for other Intel FPGA development kits with similar features, unless stated otherwise.</p>
                        <p>&nbsp;</p>

                        <div class="dk_Professors">
                            Professors: 
                            <a class="b_special_a1" href="">Request an in-person workshop at your university</a>
                            <br> 
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <section>
            <div class="dk_fpga_academic_padd2">
                <div class="k_container11">
                    <div class="row" style="display: flex; align-items: center;">
                        <div class="col-md-5">
                            <img class="w-100" src="/img/darshit_image/screen-fpga-workshops-intel-quartus-rwd.png.rendition.intel.web.720.405.png" alt="">
                        </div>
                        <div class="col-md-7">
                            <p><b>Introduction to FPGA Design Using the Intel® Quartus® Prime Software</b></p>
                            <p>Explore the features of Intel® Quartus® software through the creation of simple FPGA designs. Learn how FPGAs work and write Verilog code to implement your first custom logic project.</p>
                            <p class="mb-0">&nbsp;</p>
                            <p>Prerequisites: Boolean algebra, combinational logic, sequential logic, basic coding</p>
                            <p class="mb-0">&nbsp;</p>
                            <p>Required Hardware: Terasic DE10-Lite</p>
                            <p class="mb-0">&nbsp;</p>
                            <p><span class="dk_box">Access Materials</span></a><br> </p>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <section>
            <div class="dk_fpga_academic_padd2">
                <div class="k_container11">
                    <div class="row" style="display: flex; align-items: center;">
                        <div class="col-md-5">
                            <img class="w-100" src="/img/darshit_image/screen-fpga-workshops-embedded-rwd.png.rendition.intel.web.720.405.png" alt="">
                        </div>
                        <div class="col-md-7">
                            <p><b>Embedded FPGA Design Using the Nios® II Processor</b></p>
                            <p>Use Platform Designer to build a customized embedded system using a soft processor. Write bare-metal software using the open source Eclipse* IDE. Interact with an I/O peripheral using functions from the Nios II Hardware Abstraction Layer (HAL).</p> 
                            <p class="mb-0">&nbsp;</p>
                            <p>Prerequisites: Computer organization, software development in C</p>
                            <p class="mb-0">&nbsp;</p>
                            <p>Required Hardware: Terasic DE10-Lite</p>
                            <p class="mb-0">&nbsp;</p>
                            <p><span class="dk_box">Access Materials</span></a><br> </p>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <section>
            <div class="dk_fpga_academic_padd2">
                <div class="k_container11">
                    <div class="row" style="display: flex; align-items: center;">
                        <div class="col-md-5">
                            <img class="w-100" src="/img/darshit_image/screen-fpga-research-academicprogram-rwd_1920-1080.webp" alt="">
                        </div>
                        <div class="col-md-7">
                            <p><b>Introduction to Static Timing Analysis of Digital Circuits</b></p>
                            <p>Calculate timing margins by completing paper and pencil exercises. Practice writing, analyzing, and correcting constraints using the Timing Analysis tool within the Intel® Quartus® Prime Software Suite.</p>
                            <p class="mb-0">&nbsp;</p>
                            <p>Prerequisites: Digital logic design, computer architecture</p>
                            <p class="mb-0">&nbsp;</p>
                            <p>No hardware required</p>
                            <p class="mb-0">&nbsp;</p>
                            <p><span class="dk_box">Access Materials</span></a><br> </p>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <section>
            <div class="dk_fpga_academic_padd2">
                <div class="k_container11">
                    <div class="row" style="display: flex; align-items: center;">
                        <div class="col-md-5">
                            <img class="w-100" src="/img/darshit_image/screen-fpga-workshops-simulation-debug-rwd.png.rendition.intel.web.720.405.png" alt="">
                        </div>
                        <div class="col-md-7">
                            <p><b>Introduction to FPGA Simulation and Debug</b></p>
                            <p>Learn how to simulate and debug digital designs. Practice debugging real systems using tools in the Intel Quartus Prime Software Suite, such as ModelSim*, SignalTap, System Console, and In-System Sources and Probes Editor.</p>
                            <p class="mb-0">&nbsp;</p>
                            <p>Prerequisites: Timing analysis</p>
                            <p class="mb-0">&nbsp;</p>
                            <p>Required Hardware: Terasic DE10-Lite</p>
                            <p class="mb-0">&nbsp;</p>
                            <p><span class="dk_box">Access Materials</span></a><br> </p>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <section>
            <div class="dk_fpga_academic_padd2">
                <div class="k_container11">
                    <div class="row" style="display: flex; align-items: center;">
                        <div class="col-md-5">
                            <img class="w-100" src="/img/darshit_image/screen-fpga-workshops-high-speed-io-rwd.png.rendition.intel.web.720.405.png" alt="">
                        </div>
                        <div class="col-md-7">
                            <p><b>Introduction to High-Speed I/O</b></p>
                            <p>Learn about the importance of high-speed serializer and deserializer transceiver circuits by configuring, assembling, simulating, and testing your own transceiver bidirectional channel.</p>
                            <p class="mb-0">&nbsp;</p>
                            <p>Prerequisites: Digital logic design, computer architecture</p>
                            <p class="mb-0">&nbsp;</p>
                            <p><b>Note</b> This workshop requires specialty transceiver hardware not found in the Terasic DE10-Lite, Terasic DE10-Nano, or Terasic DE1-SoC kits.</p>
                            <p class="mb-0">&nbsp;</p>
                            <p>Hardware Required: Cyclone® V FPGA GX Starter Kit from Terasic</p>
                            <p class="mb-0">&nbsp;</p>
                            <p><a class="b_special_a1" href="">Purchase the Kit</a></p>
                            <p class="mb-0">&nbsp;</p>
                            <p><span class="dk_box">Download Materials</span></a><br> </p>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <section>
            <div class="dk_fpga_academic_padd2">
                <div class="k_container11">
                    <div class="row" style="display: flex; align-items: center;">
                        <div class="col-md-5">
                            <img class="w-100" src="/img/darshit_image/screen-fpga-workshops-video-rwd.png.rendition.intel.web.720.405.png" alt="">
                        </div>
                        <div class="col-md-7">
                            <p><b>Introduction to Video</b></p>
                            <p>Explore VGA hardware to discover how video is stored, displayed, and formatted. Take that knowledge and use it to build a simple game.</p>
                            <p class="mb-0">&nbsp;</p>
                            <p>Prerequisites: Digital logic design, computer architecture, Verilog, or VHDL</p>
                            <p class="mb-0">&nbsp;</p>
                            <p>Required Hardware: Terasic DE10-Lite</p>
                            <p class="mb-0">&nbsp;</p>
                            <p><span class="dk_box">Download Materials</span></a><br> </p>

                        </div>
                    </div>
                </div>
            </div>
        </section>

        <section>
            <div class="dk_fpga_academic_padd2">
                <div class="k_container11">
                    <div class="row" style="display: flex; align-items: center;">
                        <div class="col-md-5">
                            <img class="w-100" src="/img/darshit_image/screen-fpga-workshops-memory-rwd.png.rendition.intel.web.720.405.png" alt="">
                        </div>
                        <div class="col-md-7">
                            <p><b>Introduction to Memory</b></p>
                            <p>Use internal and external memory structures to build an efficient design. Configure, assemble, and benchmark on-chip dual port RAM, single port ROM, and external SDRAM.</p>
                            <p class="mb-0">&nbsp;</p>
                            <p>Prerequisites: Digital logic design, computer architecture, Verilog, or VHDL</p>
                            <p class="mb-0">&nbsp;</p>
                            <p>Required Hardware: Terasic DE10-Lite</p>
                            <p class="mb-0">&nbsp;</p>
                            <p><span class="dk_box">Download Materials</span></a><br> </p>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <section>
            <div class="dk_fpga_academic_padd2">
                <div class="k_container11">
                    <div class="row" style="display: flex; align-items: center;">
                        <div class="col-md-5">
                            <img class="w-100" src="/img/darshit_image/screen-fpga-workshops-high-level-design-4x3.png.rendition.intel.web.720.405.png" alt="">
                        </div>
                        <div class="col-md-7">
                            <p><b>Introduction to High-Level Design&nbsp;</b></p>
                            <p>Learn how to use C derivatives, such as OpenCL™ software technology and the Intel® High Level Synthesis Compiler, to describe FPGA designs without hardware description languages. Discover how to increase your productivity by building a computationally rich workload using Intel Quartus software, ModelSim, and the Intel® HLS Compiler.</p>
                            <p class="mb-0">&nbsp;</p>
                            <p>Prerequisites: Digital logic design, computer architecture, coding in C and C++</p>
                            <p class="mb-0">&nbsp;</p>
                            <p>No hardware required</p>
                            <p class="mb-0">&nbsp;</p>
                            <p><span class="dk_box">Download Materials</span></a><br> </p>
                        </div>
                    </div>
                </div>
            </div>
        </section>

        <section>
            <div class="dk_fpga_academic_padd2">
                <div class="k_container11">
                    <div class="row" style="display: flex; align-items: center;">
                        <div class="col-md-5">
                            <img class="w-100" src="/img/darshit_image/screen-fpga-workshops-acceleration-rwd.png.rendition.intel.web.720.405.png" alt="">
                        </div>
                        <div class="col-md-7">
                            <p><b>Introduction to FPGA Acceleration</b></p>
                            <p>Learn how to develop and deploy FPGAs for workload optimization in data center and cloud environments using the acceleration stack for Intel® Xeon® CPU with FPGAs. Practice writing host code that communicates transparently with the FPGA accelerator using the Open Programmable Acceleration Engine (OPAE).</p>
                            <p class="mb-0">&nbsp;</p>
                            <p>Prerequisites: Coding in C and C++</p>
                            <p class="mb-0">&nbsp;</p>
                            <p>No hardware required</p>
                            <p class="mb-0">&nbsp;</p>
                            <p><span class="dk_box">Download Materials</span></a><br> </p>
                        </div>
                    </div>
                </div>
            </div>
        </section>

    </div>
    <div id="footer"></div>
    <script>
        // navbar include  
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <script src="/js/jquery-3.7.1.js"></script>
    <script src="/js/owl.carousel.min.js"></script>
    <script src="/js/rushita.js"></script>
    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js"
        integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM"
        crossorigin="anonymous"></script>
</body>

</html>