--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml lcd_top_flashcart.twx lcd_top_flashcart.ncd -o
lcd_top_flashcart.twr lcd_top_flashcart.pcf -ucf lcd_top.ucf

Design file:              lcd_top_flashcart.ncd
Physical constraint file: lcd_top_flashcart.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-10-12, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
8 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! data_ext<0>                       LICE_X54Y67.AMUX  SLICE_X54Y67.D4  !
 ! data_ext<1>                       SLICE_X57Y65.D    SLICE_X53Y66.A1  !
 ! data_ext<2>                       LICE_X52Y65.AMUX  SLICE_X58Y68.A5  !
 ! data_ext<3>                       LICE_X55Y67.AMUX  SLICE_X55Y67.C5  !
 ! data_ext<4>                       LICE_X57Y65.AMUX  SLICE_X54Y65.D2  !
 ! data_ext<5>                       LICE_X53Y65.AMUX  SLICE_X58Y67.A1  !
 ! data_ext<6>                       LICE_X52Y65.CMUX  SLICE_X53Y65.D1  !
 ! data_ext<7>                       LICE_X54Y65.AMUX  SLICE_X54Y64.A1  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1748 paths analyzed, 441 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.446ns.
--------------------------------------------------------------------------------

Paths for end point audio/regs/WR3E_2 (SLICE_X78Y111.CX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     72.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/FF00_data_out_2 (FF)
  Destination:          audio/regs/WR3E_2 (FF)
  Requirement:          81.380ns
  Data Path Delay:      8.422ns (Levels of Logic = 2)
  Clock Path Skew:      0.011ns (1.327 - 1.316)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/FF00_data_out_2 to audio/regs/WR3E_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y80.CQ      Tcko                  0.471   cont/FF00_data_out<3>
                                                       cont/FF00_data_out_2
    SLICE_X52Y66.B5      net (fanout=5)        1.975   cont/FF00_data_out<2>
    SLICE_X52Y66.B       Tilo                  0.094   _and0001
                                                       data_ext<2>LogicTrst48
    SLICE_X52Y65.A3      net (fanout=2)        0.599   data_ext<2>LogicTrst48
    SLICE_X52Y65.AMUX    Tilo                  0.362   data_ext<6>
                                                       data_ext<2>LogicTrst1171
                                                       data_ext<2>LogicTrst117_f7
    SLICE_X78Y111.CX     net (fanout=55)       4.917   data_ext<2>
    SLICE_X78Y111.CLK    Tdick                 0.004   audio/regs/WR3E<3>
                                                       audio/regs/WR3E_2
    -------------------------------------------------  ---------------------------
    Total                                      8.422ns (0.931ns logic, 7.491ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     72.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/FF00_data_out_2 (FF)
  Destination:          audio/regs/WR3E_2 (FF)
  Requirement:          81.380ns
  Data Path Delay:      8.408ns (Levels of Logic = 2)
  Clock Path Skew:      0.011ns (1.327 - 1.316)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/FF00_data_out_2 to audio/regs/WR3E_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y80.CQ      Tcko                  0.471   cont/FF00_data_out<3>
                                                       cont/FF00_data_out_2
    SLICE_X52Y66.B5      net (fanout=5)        1.975   cont/FF00_data_out<2>
    SLICE_X52Y66.B       Tilo                  0.094   _and0001
                                                       data_ext<2>LogicTrst48
    SLICE_X52Y65.B3      net (fanout=2)        0.593   data_ext<2>LogicTrst48
    SLICE_X52Y65.AMUX    Topba                 0.354   data_ext<6>
                                                       data_ext<2>LogicTrst1172
                                                       data_ext<2>LogicTrst117_f7
    SLICE_X78Y111.CX     net (fanout=55)       4.917   data_ext<2>
    SLICE_X78Y111.CLK    Tdick                 0.004   audio/regs/WR3E<3>
                                                       audio/regs/WR3E_2
    -------------------------------------------------  ---------------------------
    Total                                      8.408ns (0.923ns logic, 7.485ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point audio/regs/WR3F_2 (SLICE_X76Y110.CX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     73.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/FF00_data_out_2 (FF)
  Destination:          audio/regs/WR3F_2 (FF)
  Requirement:          81.380ns
  Data Path Delay:      8.260ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (1.290 - 1.316)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/FF00_data_out_2 to audio/regs/WR3F_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y80.CQ      Tcko                  0.471   cont/FF00_data_out<3>
                                                       cont/FF00_data_out_2
    SLICE_X52Y66.B5      net (fanout=5)        1.975   cont/FF00_data_out<2>
    SLICE_X52Y66.B       Tilo                  0.094   _and0001
                                                       data_ext<2>LogicTrst48
    SLICE_X52Y65.A3      net (fanout=2)        0.599   data_ext<2>LogicTrst48
    SLICE_X52Y65.AMUX    Tilo                  0.362   data_ext<6>
                                                       data_ext<2>LogicTrst1171
                                                       data_ext<2>LogicTrst117_f7
    SLICE_X76Y110.CX     net (fanout=55)       4.764   data_ext<2>
    SLICE_X76Y110.CLK    Tdick                -0.005   audio/regs/WR3F<3>
                                                       audio/regs/WR3F_2
    -------------------------------------------------  ---------------------------
    Total                                      8.260ns (0.922ns logic, 7.338ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     73.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/FF00_data_out_2 (FF)
  Destination:          audio/regs/WR3F_2 (FF)
  Requirement:          81.380ns
  Data Path Delay:      8.246ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (1.290 - 1.316)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/FF00_data_out_2 to audio/regs/WR3F_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y80.CQ      Tcko                  0.471   cont/FF00_data_out<3>
                                                       cont/FF00_data_out_2
    SLICE_X52Y66.B5      net (fanout=5)        1.975   cont/FF00_data_out<2>
    SLICE_X52Y66.B       Tilo                  0.094   _and0001
                                                       data_ext<2>LogicTrst48
    SLICE_X52Y65.B3      net (fanout=2)        0.593   data_ext<2>LogicTrst48
    SLICE_X52Y65.AMUX    Topba                 0.354   data_ext<6>
                                                       data_ext<2>LogicTrst1172
                                                       data_ext<2>LogicTrst117_f7
    SLICE_X76Y110.CX     net (fanout=55)       4.764   data_ext<2>
    SLICE_X76Y110.CLK    Tdick                -0.005   audio/regs/WR3F<3>
                                                       audio/regs/WR3F_2
    -------------------------------------------------  ---------------------------
    Total                                      8.246ns (0.914ns logic, 7.332ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Paths for end point audio/regs/WR3D_2 (SLICE_X76Y109.CX), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     73.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/FF00_data_out_2 (FF)
  Destination:          audio/regs/WR3D_2 (FF)
  Requirement:          81.380ns
  Data Path Delay:      8.110ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (1.290 - 1.316)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/FF00_data_out_2 to audio/regs/WR3D_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y80.CQ      Tcko                  0.471   cont/FF00_data_out<3>
                                                       cont/FF00_data_out_2
    SLICE_X52Y66.B5      net (fanout=5)        1.975   cont/FF00_data_out<2>
    SLICE_X52Y66.B       Tilo                  0.094   _and0001
                                                       data_ext<2>LogicTrst48
    SLICE_X52Y65.A3      net (fanout=2)        0.599   data_ext<2>LogicTrst48
    SLICE_X52Y65.AMUX    Tilo                  0.362   data_ext<6>
                                                       data_ext<2>LogicTrst1171
                                                       data_ext<2>LogicTrst117_f7
    SLICE_X76Y109.CX     net (fanout=55)       4.614   data_ext<2>
    SLICE_X76Y109.CLK    Tdick                -0.005   audio/regs/WR3D<3>
                                                       audio/regs/WR3D_2
    -------------------------------------------------  ---------------------------
    Total                                      8.110ns (0.922ns logic, 7.188ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     73.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/FF00_data_out_2 (FF)
  Destination:          audio/regs/WR3D_2 (FF)
  Requirement:          81.380ns
  Data Path Delay:      8.096ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (1.290 - 1.316)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/FF00_data_out_2 to audio/regs/WR3D_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y80.CQ      Tcko                  0.471   cont/FF00_data_out<3>
                                                       cont/FF00_data_out_2
    SLICE_X52Y66.B5      net (fanout=5)        1.975   cont/FF00_data_out<2>
    SLICE_X52Y66.B       Tilo                  0.094   _and0001
                                                       data_ext<2>LogicTrst48
    SLICE_X52Y65.B3      net (fanout=2)        0.593   data_ext<2>LogicTrst48
    SLICE_X52Y65.AMUX    Topba                 0.354   data_ext<6>
                                                       data_ext<2>LogicTrst1172
                                                       data_ext<2>LogicTrst117_f7
    SLICE_X76Y109.CX     net (fanout=55)       4.614   data_ext<2>
    SLICE_X76Y109.CLK    Tdick                -0.005   audio/regs/WR3D<3>
                                                       audio/regs/WR3D_2
    -------------------------------------------------  ---------------------------
    Total                                      8.096ns (0.914ns logic, 7.182ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point audio/freq3div/counter_6 (SLICE_X48Y118.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/freq3div/counter_6 (FF)
  Destination:          audio/freq3div/counter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: audio/freq3div/counter_6 to audio/freq3div/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y118.CQ     Tcko                  0.433   audio/freq3div/counter<6>
                                                       audio/freq3div/counter_6
    SLICE_X48Y118.CX     net (fanout=2)        0.156   audio/freq3div/counter<6>
    SLICE_X48Y118.CLK    Tckdi       (-Th)     0.116   audio/freq3div/counter<6>
                                                       audio/freq3div/Mcount_counter_xor<6>11_f7
                                                       audio/freq3div/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.317ns logic, 0.156ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------

Paths for end point cont/statediv/clock_out (SLICE_X49Y98.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cont/statediv/clock_out (FF)
  Destination:          cont/statediv/clock_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.482ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cont/statediv/clock_out to cont/statediv/clock_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y98.DQ      Tcko                  0.414   cont/statediv/clock_out1
                                                       cont/statediv/clock_out
    SLICE_X49Y98.D6      net (fanout=2)        0.263   cont/statediv/clock_out1
    SLICE_X49Y98.CLK     Tah         (-Th)     0.195   cont/statediv/clock_out1
                                                       cont/statediv/clock_out_rstpot
                                                       cont/statediv/clock_out
    -------------------------------------------------  ---------------------------
    Total                                      0.482ns (0.219ns logic, 0.263ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point audio/freq3div/counter_5 (SLICE_X48Y118.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/freq3div/counter_5 (FF)
  Destination:          audio/freq3div/counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.492ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: audio/freq3div/counter_5 to audio/freq3div/counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y118.BQ     Tcko                  0.433   audio/freq3div/counter<6>
                                                       audio/freq3div/counter_5
    SLICE_X48Y118.B6     net (fanout=4)        0.281   audio/freq3div/counter<5>
    SLICE_X48Y118.CLK    Tah         (-Th)     0.222   audio/freq3div/counter<6>
                                                       audio/freq3div/Mcount_counter_xor<5>11
                                                       audio/freq3div/counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.211ns logic, 0.281ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 79.714ns (period - min period limit)
  Period: 81.380ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ac97_bitclk_BUFGP/BUFG/I0
  Logical resource: ac97_bitclk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y7.I0
  Clock network: ac97_bitclk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 80.326ns (period - (min low pulse limit / (low pulse / period)))
  Period: 81.380ns
  Low pulse: 40.690ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: audio/regs/NR23<3>/SR
  Logical resource: audio/regs/NR23_0/SR
  Location pin: SLICE_X13Y108.SR
  Clock network: GPIO_SW_C_IBUF
--------------------------------------------------------------------------------
Slack: 80.326ns (period - (min high pulse limit / (high pulse / period)))
  Period: 81.380ns
  High pulse: 40.690ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: audio/regs/NR23<3>/SR
  Logical resource: audio/regs/NR23_0/SR
  Location pin: SLICE_X13Y108.SR
  Clock network: GPIO_SW_C_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ac97_bitclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bitclk    |    8.446|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1748 paths, 0 nets, and 463 connections

Design statistics:
   Minimum period:   8.446ns{1}   (Maximum frequency: 118.399MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 03 16:02:03 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 534 MB



