<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p48" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_48{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_48{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_48{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_48{left:69px;bottom:1084px;}
#t5_48{left:95px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t6_48{left:69px;bottom:1061px;}
#t7_48{left:95px;bottom:1065px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_48{left:69px;bottom:1038px;}
#t9_48{left:95px;bottom:1042px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#ta_48{left:95px;bottom:1025px;letter-spacing:-0.13px;}
#tb_48{left:69px;bottom:999px;}
#tc_48{left:95px;bottom:1002px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_48{left:95px;bottom:985px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_48{left:69px;bottom:935px;letter-spacing:-0.08px;}
#tf_48{left:154px;bottom:935px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tg_48{left:69px;bottom:911px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#th_48{left:69px;bottom:894px;letter-spacing:-0.15px;word-spacing:-0.95px;}
#ti_48{left:69px;bottom:878px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tj_48{left:69px;bottom:851px;}
#tk_48{left:95px;bottom:855px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_48{left:69px;bottom:828px;}
#tm_48{left:95px;bottom:832px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tn_48{left:69px;bottom:805px;}
#to_48{left:95px;bottom:809px;letter-spacing:-0.13px;word-spacing:-0.44px;}
#tp_48{left:69px;bottom:782px;}
#tq_48{left:95px;bottom:786px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_48{left:69px;bottom:760px;}
#ts_48{left:95px;bottom:763px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_48{left:69px;bottom:737px;}
#tu_48{left:95px;bottom:740px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tv_48{left:69px;bottom:714px;}
#tw_48{left:95px;bottom:717px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tx_48{left:69px;bottom:691px;}
#ty_48{left:95px;bottom:694px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tz_48{left:69px;bottom:636px;letter-spacing:0.13px;}
#t10_48{left:151px;bottom:636px;letter-spacing:0.15px;}
#t11_48{left:248px;bottom:636px;letter-spacing:0.15px;}
#t12_48{left:69px;bottom:612px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_48{left:69px;bottom:595px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t14_48{left:69px;bottom:569px;}
#t15_48{left:95px;bottom:572px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t16_48{left:95px;bottom:548px;}
#t17_48{left:121px;bottom:548px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#t18_48{left:121px;bottom:531px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t19_48{left:95px;bottom:506px;}
#t1a_48{left:121px;bottom:506px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1b_48{left:95px;bottom:482px;}
#t1c_48{left:121px;bottom:482px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1d_48{left:95px;bottom:457px;}
#t1e_48{left:121px;bottom:457px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1f_48{left:69px;bottom:431px;}
#t1g_48{left:95px;bottom:435px;letter-spacing:-0.15px;}
#t1h_48{left:132px;bottom:441px;}
#t1i_48{left:147px;bottom:435px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1j_48{left:95px;bottom:410px;}
#t1k_48{left:121px;bottom:410px;letter-spacing:-0.19px;word-spacing:-0.39px;}
#t1l_48{left:95px;bottom:386px;}
#t1m_48{left:121px;bottom:386px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1n_48{left:95px;bottom:361px;}
#t1o_48{left:121px;bottom:361px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1p_48{left:69px;bottom:335px;}
#t1q_48{left:95px;bottom:338px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1r_48{left:95px;bottom:314px;}
#t1s_48{left:121px;bottom:314px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1t_48{left:121px;bottom:297px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1u_48{left:69px;bottom:271px;}
#t1v_48{left:95px;bottom:274px;letter-spacing:-0.15px;}
#t1w_48{left:132px;bottom:281px;}
#t1x_48{left:147px;bottom:274px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1y_48{left:95px;bottom:250px;}
#t1z_48{left:121px;bottom:250px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t20_48{left:95px;bottom:225px;}
#t21_48{left:121px;bottom:225px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t22_48{left:95px;bottom:201px;}
#t23_48{left:121px;bottom:201px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t24_48{left:95px;bottom:176px;}
#t25_48{left:121px;bottom:176px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t26_48{left:95px;bottom:152px;}
#t27_48{left:121px;bottom:152px;letter-spacing:-0.13px;word-spacing:-1.03px;}
#t28_48{left:121px;bottom:135px;letter-spacing:-0.13px;word-spacing:-0.48px;}

.s1_48{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_48{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_48{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_48{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_48{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_48{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_48{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_48{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts48" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg48Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg48" style="-webkit-user-select: none;"><object width="935" height="1210" data="48/48.svg" type="image/svg+xml" id="pdf48" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_48" class="t s1_48">2-12 </span><span id="t2_48" class="t s1_48">Vol. 1 </span>
<span id="t3_48" class="t s2_48">INTEL® 64 AND IA-32 ARCHITECTURES </span>
<span id="t4_48" class="t s3_48">• </span><span id="t5_48" class="t s4_48">Instruction queue provides caching of short loops to improve efficiency. </span>
<span id="t6_48" class="t s3_48">• </span><span id="t7_48" class="t s4_48">Stack pointer tracker improves efficiency of executing procedure/function entries and exits. </span>
<span id="t8_48" class="t s3_48">• </span><span id="t9_48" class="t s4_48">Branch prediction unit employs dedicated hardware to handle different types of branches for improved branch </span>
<span id="ta_48" class="t s4_48">prediction. </span>
<span id="tb_48" class="t s3_48">• </span><span id="tc_48" class="t s4_48">Advanced branch prediction algorithm directs instruction fetch unit to fetch instructions likely in the architec- </span>
<span id="td_48" class="t s4_48">tural code path for decoding. </span>
<span id="te_48" class="t s5_48">2.2.3.2 </span><span id="tf_48" class="t s5_48">Execution Core </span>
<span id="tg_48" class="t s4_48">The execution core of the Intel Core microarchitecture is superscalar and can process instructions out of order to </span>
<span id="th_48" class="t s4_48">increase the overall rate of instructions executed per cycle (IPC). The execution core employs the following feature </span>
<span id="ti_48" class="t s4_48">to improve execution throughput and efficiency: </span>
<span id="tj_48" class="t s3_48">• </span><span id="tk_48" class="t s4_48">Up to six micro-ops can be dispatched to execute per cycle. </span>
<span id="tl_48" class="t s3_48">• </span><span id="tm_48" class="t s4_48">Up to four instructions can be retired per cycle. </span>
<span id="tn_48" class="t s3_48">• </span><span id="to_48" class="t s4_48">Three full arithmetic logical units. </span>
<span id="tp_48" class="t s3_48">• </span><span id="tq_48" class="t s4_48">SIMD instructions can be dispatched through three issue ports. </span>
<span id="tr_48" class="t s3_48">• </span><span id="ts_48" class="t s4_48">Most SIMD instructions have 1-cycle throughput (including 128-bit SIMD instructions). </span>
<span id="tt_48" class="t s3_48">• </span><span id="tu_48" class="t s4_48">Up to eight floating-point operation per cycle. </span>
<span id="tv_48" class="t s3_48">• </span><span id="tw_48" class="t s4_48">Many long-latency computation operation are pipelined in hardware to increase overall throughput. </span>
<span id="tx_48" class="t s3_48">• </span><span id="ty_48" class="t s4_48">Reduced exposure to data access delays using Intel Smart Memory Access. </span>
<span id="tz_48" class="t s6_48">2.2.4 </span><span id="t10_48" class="t s6_48">Intel Atom® </span><span id="t11_48" class="t s6_48">Microarchitecture </span>
<span id="t12_48" class="t s4_48">Intel Atom microarchitecture maximizes power-efficient performance for single-threaded and multi-threaded </span>
<span id="t13_48" class="t s4_48">workloads by providing: </span>
<span id="t14_48" class="t s3_48">• </span><span id="t15_48" class="t s7_48">Advanced Micro-Ops Execution </span>
<span id="t16_48" class="t s4_48">— </span><span id="t17_48" class="t s4_48">Single-micro-op instruction execution from decode to retirement, including instructions with register-only, </span>
<span id="t18_48" class="t s4_48">load, and store semantics. </span>
<span id="t19_48" class="t s4_48">— </span><span id="t1a_48" class="t s4_48">Sixteen-stage, in-order pipeline optimized for throughput and reduced power consumption. </span>
<span id="t1b_48" class="t s4_48">— </span><span id="t1c_48" class="t s4_48">Dual pipelines to enable decode, issue, execution, and retirement of two instructions per cycle. </span>
<span id="t1d_48" class="t s4_48">— </span><span id="t1e_48" class="t s4_48">Advanced stack pointer to improve efficiency of executing function entry/returns. </span>
<span id="t1f_48" class="t s3_48">• </span><span id="t1g_48" class="t s7_48">Intel </span>
<span id="t1h_48" class="t s8_48">® </span>
<span id="t1i_48" class="t s7_48">Smart Cache </span>
<span id="t1j_48" class="t s4_48">— </span><span id="t1k_48" class="t s4_48">Second level cache is 512 KB and 8-way associativity. </span>
<span id="t1l_48" class="t s4_48">— </span><span id="t1m_48" class="t s4_48">Optimized for multi-threaded and single-threaded execution environments </span>
<span id="t1n_48" class="t s4_48">— </span><span id="t1o_48" class="t s4_48">256 bit internal data path between L2 and L1 data cache improves high bandwidth. </span>
<span id="t1p_48" class="t s3_48">• </span><span id="t1q_48" class="t s7_48">Efficient Memory Access </span>
<span id="t1r_48" class="t s4_48">— </span><span id="t1s_48" class="t s4_48">Efficient hardware prefetchers to L1 and L2, speculatively loading data likely to be requested by processor </span>
<span id="t1t_48" class="t s4_48">to reduce cache miss impact. </span>
<span id="t1u_48" class="t s3_48">• </span><span id="t1v_48" class="t s7_48">Intel </span>
<span id="t1w_48" class="t s8_48">® </span>
<span id="t1x_48" class="t s7_48">Digital Media Boost </span>
<span id="t1y_48" class="t s4_48">— </span><span id="t1z_48" class="t s4_48">Two issue ports for dispatching SIMD instructions to execution units. </span>
<span id="t20_48" class="t s4_48">— </span><span id="t21_48" class="t s4_48">Single-cycle throughput for most 128-bit integer SIMD instructions. </span>
<span id="t22_48" class="t s4_48">— </span><span id="t23_48" class="t s4_48">Up to six floating-point operations per cycle. </span>
<span id="t24_48" class="t s4_48">— </span><span id="t25_48" class="t s4_48">Up to two 128-bit SIMD integer operations per cycle. </span>
<span id="t26_48" class="t s4_48">— </span><span id="t27_48" class="t s4_48">Safe Instruction Recognition (SIR) to allow long-latency floating-point operations to retire out of order with </span>
<span id="t28_48" class="t s4_48">respect to integer instructions. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
