<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_otg_core_global_regs Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<h1>dwc_otg_core_global_regs Struct Reference</h1>DWC_otg Core registers .  
<a href="#_details">More...</a>
<p>
<code>#include &lt;<a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>&gt;</code>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o0">gotgctl</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">OTG Control and Status Register.  <a href="#o0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o1">gotgint</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">OTG Interrupt Register.  <a href="#o1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o2">gahbcfg</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core AHB Configuration Register.  <a href="#o2"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o3">gusbcfg</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core USB Configuration Register.  <a href="#o3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o4">grstctl</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core Reset Register.  <a href="#o4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o5">gintsts</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core Interrupt Register.  <a href="#o5"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o6">gintmsk</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core Interrupt Mask Register.  <a href="#o6"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o7">grxstsr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive Status Queue Read Register (Read Only).  <a href="#o7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o8">grxstsp</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive Status Queue Read &amp; POP Register (Read Only).  <a href="#o8"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o9">grxfsiz</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive FIFO Size Register.  <a href="#o9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o10">gnptxfsiz</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Non Periodic Transmit FIFO Size Register.  <a href="#o10"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o11">gnptxsts</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Non Periodic Transmit FIFO/Queue Status Register (Read Only).  <a href="#o11"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o12">gi2cctl</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">I2C Access Register.  <a href="#o12"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o13">gpvndctl</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">PHY Vendor Control Register.  <a href="#o13"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o14">ggpio</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">General Purpose Input/Output Register.  <a href="#o14"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o15">guid</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">User ID Register.  <a href="#o15"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o16">gsnpsid</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Synopsys ID Register (Read Only).  <a href="#o16"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o17">ghwcfg1</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">User HW Config1 Register (Read Only).  <a href="#o17"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o18">ghwcfg2</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">User HW Config2 Register (Read Only).  <a href="#o18"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o19">ghwcfg3</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">User HW Config3 Register (Read Only).  <a href="#o19"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o20">ghwcfg4</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">User HW Config4 Register (Read Only).  <a href="#o20"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o21" doxytag="dwc_otg_core_global_regs::glpmcfg"></a>
volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o21">glpmcfg</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Core LPM Configuration register <em>Offset: 054h</em>. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o22" doxytag="dwc_otg_core_global_regs::gpwrdn"></a>
volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o22">gpwrdn</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Global PowerDn Register <em>Offset: 058h</em>. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o23" doxytag="dwc_otg_core_global_regs::gdfifocfg"></a>
volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o23">gdfifocfg</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Global DFIFO SW Config Register <em>Offset: 05Ch</em>. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o24" doxytag="dwc_otg_core_global_regs::adpctl"></a>
volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o24">adpctl</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">ADP Control Register <em>Offset: 060h</em>. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="o25" doxytag="dwc_otg_core_global_regs::reserved39"></a>
volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o25">reserved39</a> [39]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reserved <em>Offset: 064h-0FFh</em>. <br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o26">hptxfsiz</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Host Periodic Transmit FIFO Size Register.  <a href="#o26"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdwc__otg__core__global__regs.html#o27">dtxfsiz</a> [15]</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Device Periodic Transmit FIFO#n Register if dedicated fifos are disabled, otherwise Device Transmit FIFO#n Register.  <a href="#o27"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
DWC_otg Core registers . 
<p>
The dwc_otg_core_global_regs structure defines the size and relative field offsets for the Core Global registers. 
<p>

<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00071">71</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.<hr><h2>Field Documentation</h2>
<a class="anchor" name="o0" doxytag="dwc_otg_core_global_regs::gotgctl"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#o0">dwc_otg_core_global_regs::gotgctl</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
OTG Control and Status Register. 
<p>
<em>Offset: 000h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00073">73</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o1" doxytag="dwc_otg_core_global_regs::gotgint"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#o1">dwc_otg_core_global_regs::gotgint</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
OTG Interrupt Register. 
<p>
<em>Offset: 004h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00075">75</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o2" doxytag="dwc_otg_core_global_regs::gahbcfg"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#o2">dwc_otg_core_global_regs::gahbcfg</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Core AHB Configuration Register. 
<p>
<em>Offset: 008h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00077">77</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o3" doxytag="dwc_otg_core_global_regs::gusbcfg"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#o3">dwc_otg_core_global_regs::gusbcfg</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Core USB Configuration Register. 
<p>
<em>Offset: 00Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00087">87</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o4" doxytag="dwc_otg_core_global_regs::grstctl"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#o4">dwc_otg_core_global_regs::grstctl</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Core Reset Register. 
<p>
<em>Offset: 010h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00089">89</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o5" doxytag="dwc_otg_core_global_regs::gintsts"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#o5">dwc_otg_core_global_regs::gintsts</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Core Interrupt Register. 
<p>
<em>Offset: 014h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00091">91</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o6" doxytag="dwc_otg_core_global_regs::gintmsk"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#o6">dwc_otg_core_global_regs::gintmsk</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Core Interrupt Mask Register. 
<p>
<em>Offset: 018h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00093">93</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o7" doxytag="dwc_otg_core_global_regs::grxstsr"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#o7">dwc_otg_core_global_regs::grxstsr</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Receive Status Queue Read Register (Read Only). 
<p>
<em>Offset: 01Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00095">95</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o8" doxytag="dwc_otg_core_global_regs::grxstsp"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#o8">dwc_otg_core_global_regs::grxstsp</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Receive Status Queue Read &amp; POP Register (Read Only). 
<p>
<em>Offset: 020h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00097">97</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o9" doxytag="dwc_otg_core_global_regs::grxfsiz"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#o9">dwc_otg_core_global_regs::grxfsiz</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Receive FIFO Size Register. 
<p>
<em>Offset: 024h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00099">99</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o10" doxytag="dwc_otg_core_global_regs::gnptxfsiz"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#o10">dwc_otg_core_global_regs::gnptxfsiz</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Non Periodic Transmit FIFO Size Register. 
<p>
<em>Offset: 028h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00101">101</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o11" doxytag="dwc_otg_core_global_regs::gnptxsts"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#o11">dwc_otg_core_global_regs::gnptxsts</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Non Periodic Transmit FIFO/Queue Status Register (Read Only). 
<p>
<em>Offset: 02Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00104">104</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o12" doxytag="dwc_otg_core_global_regs::gi2cctl"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#o12">dwc_otg_core_global_regs::gi2cctl</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
I2C Access Register. 
<p>
<em>Offset: 030h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00106">106</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o13" doxytag="dwc_otg_core_global_regs::gpvndctl"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#o13">dwc_otg_core_global_regs::gpvndctl</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PHY Vendor Control Register. 
<p>
<em>Offset: 034h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00108">108</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o14" doxytag="dwc_otg_core_global_regs::ggpio"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#o14">dwc_otg_core_global_regs::ggpio</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
General Purpose Input/Output Register. 
<p>
<em>Offset: 038h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00110">110</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o15" doxytag="dwc_otg_core_global_regs::guid"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#o15">dwc_otg_core_global_regs::guid</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
User ID Register. 
<p>
<em>Offset: 03Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00112">112</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o16" doxytag="dwc_otg_core_global_regs::gsnpsid"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#o16">dwc_otg_core_global_regs::gsnpsid</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Synopsys ID Register (Read Only). 
<p>
<em>Offset: 040h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00114">114</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o17" doxytag="dwc_otg_core_global_regs::ghwcfg1"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#o17">dwc_otg_core_global_regs::ghwcfg1</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
User HW Config1 Register (Read Only). 
<p>
<em>Offset: 044h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00116">116</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o18" doxytag="dwc_otg_core_global_regs::ghwcfg2"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#o18">dwc_otg_core_global_regs::ghwcfg2</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
User HW Config2 Register (Read Only). 
<p>
<em>Offset: 048h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00118">118</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o19" doxytag="dwc_otg_core_global_regs::ghwcfg3"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#o19">dwc_otg_core_global_regs::ghwcfg3</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
User HW Config3 Register (Read Only). 
<p>
<em>Offset: 04Ch</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00132">132</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o20" doxytag="dwc_otg_core_global_regs::ghwcfg4"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#o20">dwc_otg_core_global_regs::ghwcfg4</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
User HW Config4 Register (Read Only). 
<p>
<em>Offset: 050h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00134">134</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o26" doxytag="dwc_otg_core_global_regs::hptxfsiz"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#o26">dwc_otg_core_global_regs::hptxfsiz</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Host Periodic Transmit FIFO Size Register. 
<p>
<em>Offset: 100h</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00146">146</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<a class="anchor" name="o27" doxytag="dwc_otg_core_global_regs::dtxfsiz"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile uint32_t <a class="el" href="structdwc__otg__core__global__regs.html#o27">dwc_otg_core_global_regs::dtxfsiz</a>[15]          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Device Periodic Transmit FIFO#n Register if dedicated fifos are disabled, otherwise Device Transmit FIFO#n Register. 
<p>
<em>Offset: 104h + (FIFO_Number-1)*04h, 1 &lt;= FIFO Number &lt;= 15 (1&lt;=n&lt;=15).</em> 
<p>
Definition at line <a class="el" href="dwc__otg__regs_8h-source.html#l00150">150</a> of file <a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a>.    </td>
  </tr>
</table>
<hr>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="dwc__otg__regs_8h-source.html">dwc_otg_regs.h</a></ul>
<hr size="1"><address style="align: right;"><small>Generated on Thu Oct 27 03:56:38 2011 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.3.9.1 </small></address>
</body>
</html>
