
AVRASM ver. 2.1.30  C:\Users\ngoqu\Google Drive\In working\I Store medicin\Hardware\BTS HW v4\AC measure\AC Measure\Debug\List\ACMeasurev1.asm Tue Jun 21 13:57:37 2016

C:\Users\ngoqu\Google Drive\In working\I Store medicin\Hardware\BTS HW v4\AC measure\AC Measure\Debug\List\ACMeasurev1.asm(1088): warning: Register r4 already defined by the .DEF directive
C:\Users\ngoqu\Google Drive\In working\I Store medicin\Hardware\BTS HW v4\AC measure\AC Measure\Debug\List\ACMeasurev1.asm(1089): warning: Register r3 already defined by the .DEF directive
C:\Users\ngoqu\Google Drive\In working\I Store medicin\Hardware\BTS HW v4\AC measure\AC Measure\Debug\List\ACMeasurev1.asm(1090): warning: Register r6 already defined by the .DEF directive
C:\Users\ngoqu\Google Drive\In working\I Store medicin\Hardware\BTS HW v4\AC measure\AC Measure\Debug\List\ACMeasurev1.asm(1091): warning: Register r5 already defined by the .DEF directive
C:\Users\ngoqu\Google Drive\In working\I Store medicin\Hardware\BTS HW v4\AC measure\AC Measure\Debug\List\ACMeasurev1.asm(1092): warning: Register r8 already defined by the .DEF directive
C:\Users\ngoqu\Google Drive\In working\I Store medicin\Hardware\BTS HW v4\AC measure\AC Measure\Debug\List\ACMeasurev1.asm(1093): warning: Register r7 already defined by the .DEF directive
C:\Users\ngoqu\Google Drive\In working\I Store medicin\Hardware\BTS HW v4\AC measure\AC Measure\Debug\List\ACMeasurev1.asm(1094): warning: Register r10 already defined by the .DEF directive
C:\Users\ngoqu\Google Drive\In working\I Store medicin\Hardware\BTS HW v4\AC measure\AC Measure\Debug\List\ACMeasurev1.asm(1095): warning: Register r11 already defined by the .DEF directive
C:\Users\ngoqu\Google Drive\In working\I Store medicin\Hardware\BTS HW v4\AC measure\AC Measure\Debug\List\ACMeasurev1.asm(1096): warning: Register r12 already defined by the .DEF directive
C:\Users\ngoqu\Google Drive\In working\I Store medicin\Hardware\BTS HW v4\AC measure\AC Measure\Debug\List\ACMeasurev1.asm(1097): warning: Register r9 already defined by the .DEF directive
C:\Users\ngoqu\Google Drive\In working\I Store medicin\Hardware\BTS HW v4\AC measure\AC Measure\Debug\List\ACMeasurev1.asm(1098): warning: Register r14 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega88PA
                 ;Program type           : Application
                 ;Clock frequency        : 16.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega88PA
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	.LISTMAC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU EECR=0x1F
                 	.EQU EEDR=0x20
                 	.EQU EEARL=0x21
                 	.EQU EEARH=0x22
                 	.EQU SPSR=0x2D
                 	.EQU SPDR=0x2E
                 	.EQU SMCR=0x33
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU WDTCSR=0x60
                 	.EQU UCSR0A=0xC0
                 	.EQU UDR0=0xC6
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU GPIOR0=0x1E
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x04FF
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	RCALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _MyID=R4
                 	.DEF _cpu_id=R3
                 	.DEF _checksum=R6
                 	.DEF _time_out=R5
                 	.DEF _usart_count=R8
                 	.DEF _time_out_run=R7
                 	.DEF _process_uart=R10
                 	.DEF _usart_time_out=R11
                 	.DEF _usart_time_out_msb=R12
                 	.DEF _rx_wr_index0=R9
                 	.DEF _rx_counter0=R14
                 
                 ;GPIOR0 INITIALIZATION VALUE
                 	.EQU __GPIOR0_INIT=0x00
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c057      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 c0ef      	RJMP _timer0_ovf_isr
000011 cfee      	RJMP 0x00
000012 c10e      	RJMP _usart_rx_isr
000013 cfec      	RJMP 0x00
000014 c132      	RJMP _usart_tx_isr
000015 cfea      	RJMP 0x00
000016 cfe9      	RJMP 0x00
000017 cfe8      	RJMP 0x00
000018 cfe7      	RJMP 0x00
000019 cfe6      	RJMP 0x00
                 
                 _tbl10_G100:
00001a 2710
00001b 03e8
00001c 0064
00001d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00001e 0001      	.DB  0x1,0x0
                 _tbl16_G100:
00001f 1000
000020 0100
000021 0010
000022 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000023 3000
000024 3700      	.DB  0x0,0x30,0x0,0x37
000025 0000
000026 0000      	.DB  0x0,0x0,0x0,0x0
000027 0000
000028 0000      	.DB  0x0,0x0,0x0,0x0
                 
                 _0x0:
000029 0a0d
00002a 413e
00002b 4d43
00002c 5520      	.DB  0xD,0xA,0x3E,0x41,0x43,0x4D,0x20,0x55
00002d 696e
00002e 2074
00002f 3176
000030 6620      	.DB  0x6E,0x69,0x74,0x20,0x76,0x31,0x20,0x66
000031 7677
000032 2031
000033 3831
000034 302f      	.DB  0x77,0x76,0x31,0x20,0x31,0x38,0x2F,0x30
000035 2f34
000036 3032
000037 3631
000038 0a0d      	.DB  0x34,0x2F,0x32,0x30,0x31,0x36,0xD,0xA
000039 3e00
00003a 4341
00003b 254d
00003c 3230      	.DB  0x0,0x3E,0x41,0x43,0x4D,0x25,0x30,0x32
00003d 2558
00003e 3430
00003f 2558
000040 3430      	.DB  0x58,0x25,0x30,0x34,0x58,0x25,0x30,0x34
000041 2558
000042 3430
000043 2558
000044 3430      	.DB  0x58,0x25,0x30,0x34,0x58,0x25,0x30,0x34
000045 2558
000046 3430
000047 2558
000048 3430      	.DB  0x58,0x25,0x30,0x34,0x58,0x25,0x30,0x34
000049 2558
00004a 3430
00004b 2558
00004c 3430      	.DB  0x58,0x25,0x30,0x34,0x58,0x25,0x30,0x34
00004d 2558
00004e 3230
00004f 3c58
C:\Users\ngoqu\Google Drive\In working\I Store medicin\Hardware\BTS HW v4\AC measure\AC Measure\Debug\List\ACMeasurev1.asm(1159): warning: .cseg .db misalignment - padding zero byte
000050 0000      	.DB  0x58,0x25,0x30,0x32,0x58,0x3C,0x0
                 _0x20000:
000051 2030
000052 4341
C:\Users\ngoqu\Google Drive\In working\I Store medicin\Hardware\BTS HW v4\AC measure\AC Measure\Debug\List\ACMeasurev1.asm(1161): warning: .cseg .db misalignment - padding zero byte
000053 0000      	.DB  0x30,0x20,0x41,0x43,0x0
                 
                 __GLOBAL_INI_TBL:
000054 000c      	.DW  0x0C
000055 0003      	.DW  0x03
000056 0046      	.DW  __REG_VARS*2
                 
                 _0xFFFFFFFF:
000057 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000058 94f8      	CLI
000059 27ee      	CLR  R30
00005a bbef      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00005b e0f1      	LDI  R31,1
00005c bff5      	OUT  MCUCR,R31
00005d bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00005e e08d      	LDI  R24,(14-2)+1
00005f e0a2      	LDI  R26,2
000060 27bb      	CLR  R27
                 __CLEAR_REG:
000061 93ed      	ST   X+,R30
000062 958a      	DEC  R24
000063 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000064 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000065 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000066 e0a0      	LDI  R26,LOW(__SRAM_START)
000067 e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
000068 93ed      	ST   X+,R30
000069 9701      	SBIW R24,1
00006a f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00006b eae8      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00006c e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00006d 9185      	LPM  R24,Z+
00006e 9195      	LPM  R25,Z+
00006f 9700      	SBIW R24,0
000070 f061      	BREQ __GLOBAL_INI_END
000071 91a5      	LPM  R26,Z+
000072 91b5      	LPM  R27,Z+
000073 9005      	LPM  R0,Z+
000074 9015      	LPM  R1,Z+
000075 01bf      	MOVW R22,R30
000076 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000077 9005      	LPM  R0,Z+
000078 920d      	ST   X+,R0
000079 9701      	SBIW R24,1
00007a f7e1      	BRNE __GLOBAL_INI_LOOP
00007b 01fb      	MOVW R30,R22
00007c cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;GPIOR0 INITIALIZATION
00007d e0e0      	LDI  R30,__GPIOR0_INIT
00007e bbee      	OUT  GPIOR0,R30
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00007f efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000080 bfed      	OUT  SPL,R30
000081 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000082 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000083 e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000084 e0d2      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000085 c0c3      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x200
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project : AC measure
                 ;Version : 1
                 ;Date    : 4/18/2016
                 ;Author  : swat
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega88PA
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 16.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega88a.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x01
                 	.EQU __sm_mask=0x0E
                 	.EQU __sm_adc_noise_red=0x02
                 	.EQU __sm_powerdown=0x04
                 	.EQU __sm_powersave=0x06
                 	.EQU __sm_standby=0x0C
                 	.EQU __sm_ext_standby=0x0E
                 	.SET power_ctrl_reg=smcr
                 	#endif
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;#include <delay.h>
                 ;#include "acm.h"
                 
                 	.CSEG
                 _HexInCharToDec:
                 ; .FSTART _HexInCharToDec
000086 93aa      	ST   -Y,R26
                 ;	data -> Y+0
000087 81a8      	LD   R26,Y
000088 33a0      	CPI  R26,LOW(0x30)
000089 f010      	BRLO _0x4
00008a 33aa      	CPI  R26,LOW(0x3A)
00008b f008      	BRLO _0x5
                 _0x4:
00008c c003      	RJMP _0x3
                 _0x5:
00008d 81e8      	LD   R30,Y
00008e 53e0      	SUBI R30,LOW(48)
00008f c414      	RJMP _0x2080001
                 _0x3:
000090 81a8      	LD   R26,Y
000091 34a0      	CPI  R26,LOW(0x40)
000092 f010      	BRLO _0x7
000093 34a7      	CPI  R26,LOW(0x47)
000094 f008      	BRLO _0x8
                 _0x7:
000095 c003      	RJMP _0x6
                 _0x8:
000096 81e8      	LD   R30,Y
000097 53e7      	SUBI R30,LOW(55)
000098 c40b      	RJMP _0x2080001
                 _0x6:
000099 c40a      	RJMP _0x2080001
                 ; .FEND
                 _config_mcu:
                 ; .FSTART _config_mcu
00009a e8e0      	LDI  R30,LOW(128)
00009b 93e0 0061 	STS  97,R30
00009d e0e0      	LDI  R30,LOW(0)
00009e 93e0 0061 	STS  97,R30
0000a0 e2ee      	LDI  R30,LOW(46)
0000a1 b9e4      	OUT  0x4,R30
0000a2 e0e0      	LDI  R30,LOW(0)
0000a3 b9e5      	OUT  0x5,R30
0000a4 e2e0      	LDI  R30,LOW(32)
0000a5 b9e7      	OUT  0x7,R30
0000a6 e0e0      	LDI  R30,LOW(0)
0000a7 b9e8      	OUT  0x8,R30
0000a8 b9ea      	OUT  0xA,R30
0000a9 e0ec      	LDI  R30,LOW(12)
0000aa b9eb      	OUT  0xB,R30
0000ab e0e0      	LDI  R30,LOW(0)
0000ac bde4      	OUT  0x24,R30
0000ad e0e2      	LDI  R30,LOW(2)
0000ae bde5      	OUT  0x25,R30
0000af e3e8      	LDI  R30,LOW(56)
0000b0 bde6      	OUT  0x26,R30
0000b1 e0e0      	LDI  R30,LOW(0)
0000b2 bde7      	OUT  0x27,R30
0000b3 bde8      	OUT  0x28,R30
0000b4 93e0 0080 	STS  128,R30
0000b6 93e0 0081 	STS  129,R30
0000b8 93e0 0085 	STS  133,R30
0000ba 93e0 0084 	STS  132,R30
0000bc 93e0 0087 	STS  135,R30
0000be 93e0 0086 	STS  134,R30
0000c0 93e0 0089 	STS  137,R30
0000c2 93e0 0088 	STS  136,R30
0000c4 93e0 008b 	STS  139,R30
0000c6 93e0 008a 	STS  138,R30
0000c8 93e0 00b6 	STS  182,R30
0000ca 93e0 00b0 	STS  176,R30
0000cc 93e0 00b1 	STS  177,R30
0000ce 93e0 00b2 	STS  178,R30
0000d0 93e0 00b3 	STS  179,R30
0000d2 93e0 00b4 	STS  180,R30
0000d4 e0e1      	LDI  R30,LOW(1)
0000d5 93e0 006e 	STS  110,R30
0000d7 e0e0      	LDI  R30,LOW(0)
0000d8 93e0 006f 	STS  111,R30
0000da 93e0 0070 	STS  112,R30
0000dc 93e0 0069 	STS  105,R30
0000de bbed      	OUT  0x1D,R30
0000df 93e0 0068 	STS  104,R30
0000e1 e0e2      	LDI  R30,LOW(2)
0000e2 93e0 00c0 	STS  192,R30
0000e4 ede8      	LDI  R30,LOW(216)
0000e5 93e0 00c1 	STS  193,R30
0000e7 e0e6      	LDI  R30,LOW(6)
0000e8 93e0 00c2 	STS  194,R30
0000ea e0e0      	LDI  R30,LOW(0)
0000eb 93e0 00c5 	STS  197,R30
0000ed e1e0      	LDI  R30,LOW(16)
0000ee 93e0 00c4 	STS  196,R30
0000f0 e8e0      	LDI  R30,LOW(128)
0000f1 bfe0      	OUT  0x30,R30
0000f2 e0e0      	LDI  R30,LOW(0)
0000f3 93e0 007b 	STS  123,R30
0000f5 93e0 007f 	STS  127,R30
0000f7 93e0 007a 	STS  122,R30
0000f9 e5eb      	LDI  R30,LOW(91)
0000fa bdec      	OUT  0x2C,R30
0000fb e0e0      	LDI  R30,LOW(0)
0000fc bded      	OUT  0x2D,R30
0000fd 93e0 00bc 	STS  188,R30
0000ff 9508      	RET
                 ; .FEND
                 ;#include "ade7753.h"
                 ;// SPI functions
                 ;#include <spi.h>
                 ;// Declare your global variables here
                 ;
                 ;
                 ;
                 ;interrupt [TIM0_OVF] void timer0_ovf_isr(void)
                 ; 0000 0025 {
                 _timer0_ovf_isr:
                 ; .FSTART _timer0_ovf_isr
000100 920a      	ST   -Y,R0
000101 93aa      	ST   -Y,R26
000102 93ba      	ST   -Y,R27
000103 93ea      	ST   -Y,R30
000104 93fa      	ST   -Y,R31
000105 b7ef      	IN   R30,SREG
000106 93ea      	ST   -Y,R30
                 ; 0000 0026 // Reinitialize Timer 0 value
                 ; 0000 0027 TCNT0=0x38;
000107 e3e8      	LDI  R30,LOW(56)
000108 bde6      	OUT  0x26,R30
                 ; 0000 0028 // Place your code here
                 ; 0000 0029 if(time_out_run==1){
000109 e0e1      	LDI  R30,LOW(1)
00010a 15e7      	CP   R30,R7
00010b f451      	BRNE _0x9
                 ; 0000 002A usart_time_out--;
                +
00010c 2deb     +MOV R30 , R11
00010d 2dfc     +MOV R31 , R12
                 	__GETW1R 11,12
00010e 9731      	SBIW R30,1
                +
00010f 2ebe     +MOV R11 , R30
000110 2ecf     +MOV R12 , R31
                 	__PUTW1R 11,12
                 ; 0000 002B if(usart_time_out==0) time_out=1;}
000111 2c0b      	MOV  R0,R11
000112 280c      	OR   R0,R12
000113 f411      	BRNE _0xA
000114 e0e1      	LDI  R30,LOW(1)
000115 2e5e      	MOV  R5,R30
                 _0xA:
                 ; 0000 002C time_to_check_ADE++;
                 _0x9:
000116 e4a2      	LDI  R26,LOW(_time_to_check_ADE)
000117 e0b2      	LDI  R27,HIGH(_time_to_check_ADE)
000118 d3a4      	RCALL SUBOPT_0x0
                 ; 0000 002D }
000119 91e9      	LD   R30,Y+
00011a bfef      	OUT  SREG,R30
00011b 91f9      	LD   R31,Y+
00011c 91e9      	LD   R30,Y+
00011d 91b9      	LD   R27,Y+
00011e 91a9      	LD   R26,Y+
00011f 9009      	LD   R0,Y+
000120 9518      	RETI
                 ; .FEND
                 ;
                 ;// USART Receiver interrupt service routine
                 ;interrupt [USART_RXC] void usart_rx_isr(void)
                 ; 0000 0031 {
                 _usart_rx_isr:
                 ; .FSTART _usart_rx_isr
000121 93ea      	ST   -Y,R30
000122 93fa      	ST   -Y,R31
000123 b7ef      	IN   R30,SREG
000124 93ea      	ST   -Y,R30
                 ; 0000 0032 char status,data;
                 ; 0000 0033 status=UCSR0A;
000125 d5a1      	RCALL __SAVELOCR2
                 ;	status -> R17
                 ;	data -> R16
000126 9110 00c0 	LDS  R17,192
                 ; 0000 0034 data=UDR0;
000128 9100 00c6 	LDS  R16,198
                 ; 0000 0035 usart_time_out=500;
00012a efe4      	LDI  R30,LOW(500)
00012b e0f1      	LDI  R31,HIGH(500)
00012c d396      	RCALL SUBOPT_0x1
                 ; 0000 0036 time_out=0;
                 ; 0000 0037 time_out_run=1;
                 ; 0000 0038 if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
00012d 2fe1      	MOV  R30,R17
00012e 71ec      	ANDI R30,LOW(0x1C)
00012f f481      	BRNE _0xB
                 ; 0000 0039    {
                 ; 0000 003A    rx_buffer0[rx_wr_index0++]=data;
000130 2de9      	MOV  R30,R9
000131 9493      	INC  R9
000132 e0f0      	LDI  R31,0
000133 5fe0      	SUBI R30,LOW(-_rx_buffer0)
000134 4ffd      	SBCI R31,HIGH(-_rx_buffer0)
000135 8300      	ST   Z,R16
                 ; 0000 003B #if RX_BUFFER_SIZE0 == 256
                 ; 0000 003C    // special case for receiver buffer size=256
                 ; 0000 003D    if (++rx_counter0 == 0) rx_buffer_overflow0=1;
                 ; 0000 003E #else
                 ; 0000 003F    if (rx_wr_index0 == RX_BUFFER_SIZE0) rx_wr_index0=0;
000136 e3e2      	LDI  R30,LOW(50)
000137 15e9      	CP   R30,R9
000138 f409      	BRNE _0xC
000139 2499      	CLR  R9
                 ; 0000 0040    if (++rx_counter0 == RX_BUFFER_SIZE0)
                 _0xC:
00013a 94e3      	INC  R14
00013b e3e2      	LDI  R30,LOW(50)
00013c 15ee      	CP   R30,R14
00013d f411      	BRNE _0xD
                 ; 0000 0041       {
                 ; 0000 0042       rx_counter0=0;
00013e 24ee      	CLR  R14
                 ; 0000 0043       rx_buffer_overflow0=1;
00013f 9af0      	SBI  0x1E,0
                 ; 0000 0044       }
                 ; 0000 0045 #endif
                 ; 0000 0046    }
                 _0xD:
                 ; 0000 0047 }
                 _0xB:
000140 9109      	LD   R16,Y+
000141 9119      	LD   R17,Y+
000142 91e9      	LD   R30,Y+
000143 bfef      	OUT  SREG,R30
000144 91f9      	LD   R31,Y+
000145 91e9      	LD   R30,Y+
000146 9518      	RETI
                 ; .FEND
                 ;
                 ;
                 ;
                 ;
                 ;// USART Transmitter interrupt service routine
                 ;interrupt [USART_TXC] void usart_tx_isr(void)
                 ; 0000 004E {
                 _usart_tx_isr:
                 ; .FSTART _usart_tx_isr
                 ; 0000 004F RS485_TxD=0;
000147 9845      	CBI  0x8,5
                 ; 0000 0050 }
000148 9518      	RETI
                 ; .FEND
                 ;
                 ;
                 ;
                 ;
                 ;void main(void)
                 ; 0000 0056 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0057 // Declare your local variables here
                 ; 0000 0058 
                 ; 0000 0059 
                 ; 0000 005A config_mcu();
000149 df50      	RCALL _config_mcu
                 ; 0000 005B // Global enable interrupts
                 ; 0000 005C #asm("sei")
00014a 9478      	sei
                 ; 0000 005D RS485_TxD=1;
00014b 9a45      	SBI  0x8,5
                 ; 0000 005E //while(usart_status&(RX_COMPLETE));
                 ; 0000 005F printf("\r\n>ACM Unit v1 fwv1 18/04/2016\r\n");
                +
00014c e5e2     +LDI R30 , LOW ( 2 * _0x0 + ( 0 ) )
00014d e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 0 ) )
                 	__POINTW1FN _0x0,0
00014e d37a      	RCALL SUBOPT_0x2
00014f e080      	LDI  R24,0
000150 d32e      	RCALL _printf
000151 9622      	ADIW R28,2
                 ; 0000 0060 
                 ; 0000 0061 delay_ms(200);
000152 eca8      	LDI  R26,LOW(200)
000153 e0b0      	LDI  R27,0
000154 d3eb      	RCALL _delay_ms
                 ; 0000 0062               // Settings for Olimex Energy Shield #1 - Etel
                 ; 0000 0063     // ------------------------------------
                 ; 0000 0064     //ADE7753_analogSetup(GAIN_1, GAIN_1, 0, 0, FULLSCALESELECT_0_25V, INTEGRATOR_OFF);  // GAIN1, GAIN2, CH1OS, CH2OS,  ...
                 ; 0000 0065     //ADE7753_rmsSetup( -0, +0 );                 // IRMSOS,VRMSOS  12-bit (S) [-2048 +2048] -- Refer to spec page 25, 2 ...
                 ; 0000 0066     //ADE7753_energySetup(0, 0, 0, 0, 0, 0x0D); // WGAIN,WDIV,APOS,VAGAIN,VADIV,PHCAL  -- Refer to spec page 39, 31, 46, ...
                 ; 0000 0067     //ADE7753_frequencySetup(0, 0);             // CFNUM,CFDEN  12-bit (U) -- for CF pulse output  -- Refer to spec page ...
                 ; 0000 0068     //ADE7753_miscSetup(0, 0, 0, 0, 0, 0);   3450=0
                 ; 0000 0069 ADE7753_analogSetup(GAIN_4, GAIN_1, -3,-2, FULLSCALESELECT_0_5V, INTEGRATOR_OFF);  // GAIN1, GAIN2, CH1OS, CH2OS, Range_ ...
000155 e0e2      	LDI  R30,LOW(2)
000156 e0f0      	LDI  R31,HIGH(2)
000157 d374      	RCALL SUBOPT_0x3
000158 efed      	LDI  R30,LOW(65533)
000159 efff      	LDI  R31,HIGH(65533)
00015a d36e      	RCALL SUBOPT_0x2
00015b efee      	LDI  R30,LOW(65534)
00015c efff      	LDI  R31,HIGH(65534)
00015d d36e      	RCALL SUBOPT_0x3
00015e e0a0      	LDI  R26,LOW(0)
00015f e0b0      	LDI  R27,0
000160 d198      	RCALL _ADE7753_analogSetup
                 ; 0000 006A ADE7753_rmsSetup( -60, -1999 );
000161 ece4      	LDI  R30,LOW(65476)
000162 efff      	LDI  R31,HIGH(65476)
000163 d365      	RCALL SUBOPT_0x2
000164 e3a1      	LDI  R26,LOW(63537)
000165 efb8      	LDI  R27,HIGH(63537)
000166 d1e6      	RCALL _ADE7753_rmsSetup
                 ; 0000 006B //ADE7753_write16(WGAIN,0);
                 ; 0000 006C //ADE7753_write16(CFDEN,6253);delay_ms(200);
                 ; 0000 006D //ADE7753_write8(WDIV,4);// Chia cac loai cong suat cho WDIV :))
                 ; 0000 006E //ADE7753_write16(WGAIN,131);delay_ms(200);
                 ; 0000 006F //ADE7753_write16(APOS,-784);delay_ms(200);
                 ; 0000 0070 //ADE7753_setMode(CYCMODE); //Mode energy accumulation begins.
                 ; 0000 0071 //ADE7753_setLineCyc(1000);
                 ; 0000 0072 //delay_ms(200);
                 ; 0000 0073 //RS485_TxD=1;
                 ; 0000 0074 //printf("CFDEN:%u\r\n",ADE7753_read16(CFDEN));delay_ms(200);
                 ; 0000 0075 //RS485_TxD=1;
                 ; 0000 0076 //printf("WGAIN:%u\r\n",ADE7753_read16(WGAIN));delay_ms(200);
                 ; 0000 0077 //RS485_TxD=1;
                 ; 0000 0078 //printf("WDIV:%u\r\n",ADE7753_read8(WDIV));delay_ms(200);
                 ; 0000 0079 //RS485_TxD=1;
                 ; 0000 007A //printf("APOS:%u\r\n",ADE7753_read8(APOS));
                 ; 0000 007B Vpeak 	  = ADE7753_getVpeakReset() ;
000167 d368      	RCALL SUBOPT_0x4
                 ; 0000 007C adc_data[0]=(int)(Vpeak/19.05);
000168 91e0 0248 	LDS  R30,_Vpeak
00016a 91f0 0249 	LDS  R31,_Vpeak+1
00016c 9160 024a 	LDS  R22,_Vpeak+2
00016e 9170 024b 	LDS  R23,_Vpeak+3
000170 d43f      	RCALL __CDF1
000171 01df      	MOVW R26,R30
000172 01cb      	MOVW R24,R22
                +
000173 e6e6     +LDI R30 , LOW ( 0x41986666 )
000174 e6f6     +LDI R31 , HIGH ( 0x41986666 )
000175 e968     +LDI R22 , BYTE3 ( 0x41986666 )
000176 e471     +LDI R23 , BYTE4 ( 0x41986666 )
                 	__GETD1N 0x41986666
000177 d466      	RCALL __DIVF21
000178 d400      	RCALL __CFD1
000179 d360      	RCALL SUBOPT_0x5
                 ; 0000 007D adc_data[7]=ADE7753_getPeriod();
00017a d364      	RCALL SUBOPT_0x6
                 ; 0000 007E IDC_Standby;
00017b 983c      	CBI  0x7,4
00017c 9a44      	SBI  0x8,4
                 ; 0000 007F usart_time_out=5000;
00017d e8e8      	LDI  R30,LOW(5000)
00017e e1f3      	LDI  R31,HIGH(5000)
00017f d343      	RCALL SUBOPT_0x1
                 ; 0000 0080 time_out=0;
                 ; 0000 0081 time_out_run=1;
                 ; 0000 0082 process_uart=1;// Clear buffer
000180 e0e1      	LDI  R30,LOW(1)
000181 2eae      	MOV  R10,R30
                 ; 0000 0083 while (1)
                 _0x18:
                 ; 0000 0084       {
                 ; 0000 0085       // Place your code here
                 ; 0000 0086 
                 ; 0000 0087 
                 ; 0000 0088       if(time_out==1)
000182 e0e1      	LDI  R30,LOW(1)
000183 15e5      	CP   R30,R5
000184 f419      	BRNE _0x1B
                 ; 0000 0089       {
                 ; 0000 008A         time_out=0;
000185 2455      	CLR  R5
                 ; 0000 008B         time_out_run=0;
000186 2477      	CLR  R7
                 ; 0000 008C         process_uart=1;
000187 2eae      	MOV  R10,R30
                 ; 0000 008D       }
                 ; 0000 008E       if(process_uart==1)
                 _0x1B:
000188 e0e1      	LDI  R30,LOW(1)
000189 15ea      	CP   R30,R10
00018a f009      	BREQ PC+2
00018b c07a      	RJMP _0x1C
                 ; 0000 008F       {
                 ; 0000 0090         // Chi nhan ban tin tu CPU_Unit ">CPU[REC_ID]r[checksum]<"
                 ; 0000 0091         // In hex : ">CPU[0xMyIDHigh.0xMyIDLow]r[0xchecksum.0xchecksum]<"
                 ; 0000 0092         //">CPU30r37<"
                 ; 0000 0093         if((rx_buffer0[0]=='>')&&(rx_buffer0[1]=='C')&&(rx_buffer0[2]=='P')&&(rx_buffer0[3]=='U')&&(rx_buffer0[9]=='<')
                 ; 0000 0094         &&(HexInCharToDec(rx_buffer0[5]) +  (HexInCharToDec(rx_buffer0[4])<<4) ==MyID)
                 ; 0000 0095         &&(HexInCharToDec(rx_buffer0[8]) +  (HexInCharToDec(rx_buffer0[7])<<4) ==checksum))
00018c 91a0 0210 	LDS  R26,_rx_buffer0
00018e 33ae      	CPI  R26,LOW(0x3E)
00018f f5a1      	BRNE _0x1E
                +
000190 91a0 0211+LDS R26 , _rx_buffer0 + ( 1 )
                 	__GETB2MN _rx_buffer0,1
000192 34a3      	CPI  R26,LOW(0x43)
000193 f581      	BRNE _0x1E
                +
000194 91a0 0212+LDS R26 , _rx_buffer0 + ( 2 )
                 	__GETB2MN _rx_buffer0,2
000196 35a0      	CPI  R26,LOW(0x50)
000197 f561      	BRNE _0x1E
                +
000198 91a0 0213+LDS R26 , _rx_buffer0 + ( 3 )
                 	__GETB2MN _rx_buffer0,3
00019a 35a5      	CPI  R26,LOW(0x55)
00019b f541      	BRNE _0x1E
                +
00019c 91a0 0219+LDS R26 , _rx_buffer0 + ( 9 )
                 	__GETB2MN _rx_buffer0,9
00019e 33ac      	CPI  R26,LOW(0x3C)
00019f f521      	BRNE _0x1E
                +
0001a0 91a0 0215+LDS R26 , _rx_buffer0 + ( 5 )
                 	__GETB2MN _rx_buffer0,5
0001a2 d342      	RCALL SUBOPT_0x7
0001a3 93ff      	PUSH R31
0001a4 93ef      	PUSH R30
                +
0001a5 91a0 0214+LDS R26 , _rx_buffer0 + ( 4 )
                 	__GETB2MN _rx_buffer0,4
0001a7 d33d      	RCALL SUBOPT_0x7
0001a8 d4a9      	RCALL __LSLW4
0001a9 91af      	POP  R26
0001aa 91bf      	POP  R27
0001ab 0fae      	ADD  R26,R30
0001ac 1fbf      	ADC  R27,R31
0001ad 2de4      	MOV  R30,R4
0001ae e0f0      	LDI  R31,0
0001af 17ea      	CP   R30,R26
0001b0 07fb      	CPC  R31,R27
0001b1 f491      	BRNE _0x1E
                +
0001b2 91a0 0218+LDS R26 , _rx_buffer0 + ( 8 )
                 	__GETB2MN _rx_buffer0,8
0001b4 d330      	RCALL SUBOPT_0x7
0001b5 93ff      	PUSH R31
0001b6 93ef      	PUSH R30
                +
0001b7 91a0 0217+LDS R26 , _rx_buffer0 + ( 7 )
                 	__GETB2MN _rx_buffer0,7
0001b9 d32b      	RCALL SUBOPT_0x7
0001ba d497      	RCALL __LSLW4
0001bb 91af      	POP  R26
0001bc 91bf      	POP  R27
0001bd 0fae      	ADD  R26,R30
0001be 1fbf      	ADC  R27,R31
0001bf 2de6      	MOV  R30,R6
0001c0 e0f0      	LDI  R31,0
0001c1 17ea      	CP   R30,R26
0001c2 07fb      	CPC  R31,R27
0001c3 f009      	BREQ _0x1F
                 _0x1E:
0001c4 c033      	RJMP _0x1D
                 _0x1F:
                 ; 0000 0096         {
                 ; 0000 0097         RS485_TxD=1;
0001c5 9a45      	SBI  0x8,5
                 ; 0000 0098         //printf("CPU request!\r\n");// Phan hoi tat cac cac gia tri AC ADC????Co can cau hinh ADE ko????
                 ; 0000 0099         printf(">ACM%02X%04X%04X%04X%04X%04X%04X%04X%04X%02X<",cpu_id,adc_data[0],adc_data[1],adc_data[2],adc_data[3],ad ...
                +
0001c6 e7e3     +LDI R30 , LOW ( 2 * _0x0 + ( 33 ) )
0001c7 e0f0     +LDI R31 , HIGH ( 2 * _0x0 + ( 33 ) )
                 	__POINTW1FN _0x0,33
0001c8 d300      	RCALL SUBOPT_0x2
0001c9 2de3      	MOV  R30,R3
0001ca d31d      	RCALL SUBOPT_0x8
0001cb 91e0 0200 	LDS  R30,_adc_data
0001cd 91f0 0201 	LDS  R31,_adc_data+1
0001cf d31d      	RCALL SUBOPT_0x9
                +
0001d0 91e0 0202+LDS R30 , _adc_data + ( 2 )
0001d2 91f0 0203+LDS R31 , _adc_data + ( 2 ) + 1
                 	__GETW1MN _adc_data,2
0001d4 d318      	RCALL SUBOPT_0x9
                +
0001d5 91e0 0204+LDS R30 , _adc_data + ( 4 )
0001d7 91f0 0205+LDS R31 , _adc_data + ( 4 ) + 1
                 	__GETW1MN _adc_data,4
0001d9 d313      	RCALL SUBOPT_0x9
                +
0001da 91e0 0206+LDS R30 , _adc_data + ( 6 )
0001dc 91f0 0207+LDS R31 , _adc_data + ( 6 ) + 1
                 	__GETW1MN _adc_data,6
0001de d30e      	RCALL SUBOPT_0x9
                +
0001df 91e0 0208+LDS R30 , _adc_data + ( 8 )
0001e1 91f0 0209+LDS R31 , _adc_data + ( 8 ) + 1
                 	__GETW1MN _adc_data,8
0001e3 d309      	RCALL SUBOPT_0x9
                +
0001e4 91e0 020a+LDS R30 , _adc_data + ( 10 )
0001e6 91f0 020b+LDS R31 , _adc_data + ( 10 ) + 1
                 	__GETW1MN _adc_data,10
0001e8 d304      	RCALL SUBOPT_0x9
                +
0001e9 91e0 020c+LDS R30 , _adc_data + ( 12 )
0001eb 91f0 020d+LDS R31 , _adc_data + ( 12 ) + 1
                 	__GETW1MN _adc_data,12
0001ed d2ff      	RCALL SUBOPT_0x9
                +
0001ee 91e0 020e+LDS R30 , _adc_data + ( 14 )
0001f0 91f0 020f+LDS R31 , _adc_data + ( 14 ) + 1
                 	__GETW1MN _adc_data,14
0001f2 d2fa      	RCALL SUBOPT_0x9
0001f3 2de6      	MOV  R30,R6
0001f4 d2f3      	RCALL SUBOPT_0x8
0001f5 e288      	LDI  R24,40
0001f6 d288      	RCALL _printf
0001f7 96aa      	ADIW R28,42
                 ; 0000 009A         }
                 ; 0000 009B         //RS485_TxD=1;
                 ; 0000 009C         //printf("Mess:%s!\r\n",rx_buffer0);
                 ; 0000 009D         process_uart=0;
                 _0x1D:
0001f8 24aa      	CLR  R10
                 ; 0000 009E         for(usart_count=0;usart_count<RX_BUFFER_SIZE0;usart_count++)
0001f9 2488      	CLR  R8
                 _0x23:
0001fa e3e2      	LDI  R30,LOW(50)
0001fb 168e      	CP   R8,R30
0001fc f440      	BRSH _0x24
                 ; 0000 009F                             {
                 ; 0000 00A0                             rx_buffer0[usart_count]=0;
0001fd 2de8      	MOV  R30,R8
0001fe e0f0      	LDI  R31,0
0001ff 5fe0      	SUBI R30,LOW(-_rx_buffer0)
000200 4ffd      	SBCI R31,HIGH(-_rx_buffer0)
000201 e0a0      	LDI  R26,LOW(0)
000202 83a0      	STD  Z+0,R26
                 ; 0000 00A1                             }
000203 9483      	INC  R8
000204 cff5      	RJMP _0x23
                 _0x24:
                 ; 0000 00A2                             rx_wr_index0=0;
000205 2499      	CLR  R9
                 ; 0000 00A3       }
                 ; 0000 00A4       if(time_to_check_ADE>10000)//1s
                 _0x1C:
000206 91a0 0242 	LDS  R26,_time_to_check_ADE
000208 91b0 0243 	LDS  R27,_time_to_check_ADE+1
00020a 31a1      	CPI  R26,LOW(0x2711)
00020b e2e7      	LDI  R30,HIGH(0x2711)
00020c 07be      	CPC  R27,R30
00020d f408      	BRSH PC+2
00020e c03f      	RJMP _0x25
                 ; 0000 00A5       {
                 ; 0000 00A6         time_to_check_ADE=0;
00020f e0e0      	LDI  R30,LOW(0)
000210 93e0 0242 	STS  _time_to_check_ADE,R30
000212 93e0 0243 	STS  _time_to_check_ADE+1,R30
                 ; 0000 00A7         Vrms 	  = ADE7753_vrms() ;    // Hieu dien the hieu dung, Vrms = Vpeak / sqrt(2)     , Vpeak la V max
000214 d0bd      	RCALL _ADE7753_vrms
000215 93e0 0250 	STS  _Vrms,R30
000217 93f0 0251 	STS  _Vrms+1,R31
000219 9360 0252 	STS  _Vrms+2,R22
00021b 9370 0253 	STS  _Vrms+3,R23
                 ; 0000 00A8         Irms 	  = ADE7753_irms() ;     // Cuong do dong dien hieu dung, Irms = Ipeak / sqrt(2)
00021d d0be      	RCALL _ADE7753_irms
00021e 93e0 0244 	STS  _Irms,R30
000220 93f0 0245 	STS  _Irms+1,R31
000222 9360 0246 	STS  _Irms+2,R22
000224 9370 0247 	STS  _Irms+3,R23
                 ; 0000 00A9         Ipeak 	  = ADE7753_getIpeakReset() ;
000226 d0ca      	RCALL _ADE7753_getIpeakReset
000227 93e0 024c 	STS  _Ipeak,R30
000229 93f0 024d 	STS  _Ipeak+1,R31
00022b 9360 024e 	STS  _Ipeak+2,R22
00022d 9370 024f 	STS  _Ipeak+3,R23
                 ; 0000 00AA         Vpeak 	  = ADE7753_getVpeakReset() ;
00022f d2a0      	RCALL SUBOPT_0x4
                 ; 0000 00AB         adc_data[7] = ADE7753_getPeriod();
000230 d2ae      	RCALL SUBOPT_0x6
                 ; 0000 00AC 
                 ; 0000 00AD         adc_data[0]=Vpeak;
000231 91e0 0248 	LDS  R30,_Vpeak
000233 91f0 0249 	LDS  R31,_Vpeak+1
000235 d2a4      	RCALL SUBOPT_0x5
                 ; 0000 00AE         adc_data[1]=Vrms;
000236 91e0 0250 	LDS  R30,_Vrms
000238 91f0 0251 	LDS  R31,_Vrms+1
                +
00023a 93e0 0202+STS _adc_data + ( 2 ) , R30
00023c 93f0 0203+STS _adc_data + ( 2 ) + 1 , R31
                 	__PUTW1MN _adc_data,2
                 ; 0000 00AF         adc_data[2]=Irms;
00023e 91e0 0244 	LDS  R30,_Irms
000240 91f0 0245 	LDS  R31,_Irms+1
                +
000242 93e0 0204+STS _adc_data + ( 4 ) , R30
000244 93f0 0205+STS _adc_data + ( 4 ) + 1 , R31
                 	__PUTW1MN _adc_data,4
                 ; 0000 00B0         adc_data[3]=Ipeak;
000246 91e0 024c 	LDS  R30,_Ipeak
000248 91f0 024d 	LDS  R31,_Ipeak+1
                +
00024a 93e0 0206+STS _adc_data + ( 6 ) , R30
00024c 93f0 0207+STS _adc_data + ( 6 ) + 1 , R31
                 	__PUTW1MN _adc_data,6
                 ; 0000 00B1         //RS485_TxD=1;
                 ; 0000 00B2         //printf("Vrms:%d;Vpeak:%d;Irms:%d;Ipeak:%d;PERIOD:%d\r\n",adc_data[1],adc_data[0],adc_data[2],adc_data[3],adc_d ...
                 ; 0000 00B3       }
                 ; 0000 00B4       }
                 _0x25:
00024e cf33      	RJMP _0x18
                 ; 0000 00B5 }
                 _0x26:
00024f cfff      	RJMP _0x26
                 ; .FEND
                 ;
                 ;//delay_ms(500);
                 ;//      delay_ms(500);
                 ;//
                 ;//      Vrms 	  = ADE7753_vrms() ;    // Hieu dien the hieu dung, Vrms = Vpeak / sqrt(2)     , Vpeak la V max
                 ;//      Irms 	  = ADE7753_irms()-800 ;     // Cuong do dong dien hieu dung, Irms = Ipeak / sqrt(2)
                 ;//      Vpeak 	  = ADE7753_getVpeakReset() ;
                 ;//      Ipeak 	  = ADE7753_getIpeakReset() ;
                 ;//      Frequency = ADE7753_getPeriod();
                 ;//      //Vpeak 	  = ADE7753_getVpeakReset() ;
                 ;//      //Vrms=2642412;
                 ;//      delay_ms(500);
                 ;//      RS485_TxD=1;
                 ;//      //printf("test:%d\r\n",-32765);
                 ;//      printf("Vrms:%d;Vpeak:%d;Irms:%d;Ipeak:%d;PERIOD:%d\r\n",Vrms,(int)(Vpeak/13.63),Irms,Ipeak,Frequency);
                 ;
                 ;#include <mega88a.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;#include <delay.h>
                 ;
                 ;#include "ade7753.h"
                 ;
                 ;// SPI functions
                 ;#include <spi.h>
                 ;#define CS_ADE PORTB.1=0
                 ;#define NCS_ADE PORTB.1=1
                 ;
                 ;void setup(void)
                 ; 0001 000E {
                 
                 	.CSEG
                 ; 0001 000F     // Settings for Olimex Energy Shield #1 - Etel
                 ; 0001 0010     // ------------------------------------
                 ; 0001 0011     //ADE7753_analogSetup(GAIN_1, GAIN_1, 0, 0, FULLSCALESELECT_0_25V, INTEGRATOR_OFF);  // GAIN1, GAIN2, CH1OS, CH2OS,  ...
                 ; 0001 0012     //ADE7753_rmsSetup( -0, +0 );                 // IRMSOS,VRMSOS  12-bit (S) [-2048 +2048] -- Refer to spec page 25, 2 ...
                 ; 0001 0013     //ADE7753_energySetup(0, 0, 0, 0, 0, 0x0D); // WGAIN,WDIV,APOS,VAGAIN,VADIV,PHCAL  -- Refer to spec page 39, 31, 46, ...
                 ; 0001 0014     //ADE7753_frequencySetup(0, 0);             // CFNUM,CFDEN  12-bit (U) -- for CF pulse output  -- Refer to spec page ...
                 ; 0001 0015     //ADE7753_miscSetup(0, 0, 0, 0, 0, 0);
                 ; 0001 0016 }
                 ;
                 ;/// ADE Driver
                 ;
                 ;/** === enableChip ===
                 ;* Enable chip, setting low ChipSelect pin (CS)
                 ;* @param none
                 ;*
                 ;*/
                 ;void ADE7753_enableChip(void){
                 ; 0001 001F void ADE7753_enableChip(void){
                 _ADE7753_enableChip:
                 ; .FSTART _ADE7753_enableChip
                 ; 0001 0020     CS_ADE;
000250 9829      	CBI  0x5,1
                 ; 0001 0021 }
000251 9508      	RET
                 ; .FEND
                 ;
                 ;/** === disableChip ===
                 ;* Disable chip, setting high ChipSelect pin (CS)
                 ;* @param none
                 ;*
                 ;*/
                 ;void ADE7753_disableChip(void){
                 ; 0001 0028 void ADE7753_disableChip(void){
                 _ADE7753_disableChip:
                 ; .FSTART _ADE7753_disableChip
                 ; 0001 0029     NCS_ADE;
000252 9a29      	SBI  0x5,1
                 ; 0001 002A }
000253 9508      	RET
                 ; .FEND
                 ;
                 ;/** === read8 ===
                 ;* Read 8 bits from the device at specified register
                 ;* @param char containing register direction
                 ;* @return char with contents of register
                 ;*
                 ;*/
                 ;unsigned char ADE7753_read8(char reg){
                 ; 0001 0032 unsigned char ADE7753_read8(char reg){
                 ; 0001 0033 
                 ; 0001 0034     unsigned char b0;
                 ; 0001 0035     ADE7753_enableChip();
                 ;	reg -> Y+1
                 ;	b0 -> R17
                 ; 0001 0036     spi(reg);
                 ; 0001 0037     b0=spi(0x00);
                 ; 0001 0038     ADE7753_disableChip();
                 ; 0001 0039     //    return (unsigned long)SPI.transfer(0x00);
                 ; 0001 003A     return b0;
                 ; 0001 003B }
                 ;
                 ;/** === read16 ===
                 ;* Read 16 bits from the device at specified register
                 ;* @param char containing register direction
                 ;* @return int with contents of register
                 ;*
                 ;*/
                 ;unsigned int ADE7753_read16(char reg){
                 ; 0001 0043 unsigned int ADE7753_read16(char reg){
                 _ADE7753_read16:
                 ; .FSTART _ADE7753_read16
                 ; 0001 0044 
                 ; 0001 0045     unsigned char b1,b0;
                 ; 0001 0046     ADE7753_enableChip();
000254 93aa      	ST   -Y,R26
000255 d471      	RCALL __SAVELOCR2
                 ;	reg -> Y+2
                 ;	b1 -> R17
                 ;	b0 -> R16
000256 dff9      	RCALL _ADE7753_enableChip
                 ; 0001 0047     spi(reg);
000257 81aa      	LDD  R26,Y+2
000258 d297      	RCALL SUBOPT_0xA
                 ; 0001 0048 
                 ; 0001 0049     b1=spi(0x00);
                 ; 0001 004A 
                 ; 0001 004B     b0=spi(0x00);
                 ; 0001 004C 
                 ; 0001 004D     ADE7753_disableChip();
000259 dff8      	RCALL _ADE7753_disableChip
                 ; 0001 004E     return (unsigned int)b1<<8 | (unsigned int)b0;
00025a 2ff1      	MOV  R31,R17
00025b e0e0      	LDI  R30,LOW(0)
00025c 01df      	MOVW R26,R30
00025d 2fe0      	MOV  R30,R16
00025e e0f0      	LDI  R31,0
00025f 2bea      	OR   R30,R26
000260 2bfb      	OR   R31,R27
000261 d46c      	RCALL __LOADLOCR2
000262 c106      	RJMP _0x2080003
                 ; 0001 004F }
                 ; .FEND
                 ;
                 ;/** === read24 ===
                 ;* Read 24 bits from the device at specified register
                 ;* @param: char containing register direction
                 ;* @return: char with contents of register
                 ;*
                 ;*/
                 ;unsigned long ADE7753_read24(char reg){
                 ; 0001 0057 unsigned long ADE7753_read24(char reg){
                 _ADE7753_read24:
                 ; .FSTART _ADE7753_read24
                 ; 0001 0058 
                 ; 0001 0059     unsigned char b2,b1,b0;
                 ; 0001 005A      ADE7753_enableChip();
000263 93aa      	ST   -Y,R26
000264 d460      	RCALL __SAVELOCR4
                 ;	reg -> Y+4
                 ;	b2 -> R17
                 ;	b1 -> R16
                 ;	b0 -> R19
000265 dfea      	RCALL _ADE7753_enableChip
                 ; 0001 005B     spi(reg);
000266 81ac      	LDD  R26,Y+4
000267 d288      	RCALL SUBOPT_0xA
                 ; 0001 005C 
                 ; 0001 005D     b2=spi(0x00);
                 ; 0001 005E 
                 ; 0001 005F     b1=spi(0x00);
                 ; 0001 0060 
                 ; 0001 0061     b0=spi(0x00);
000268 e0a0      	LDI  R26,LOW(0)
000269 d233      	RCALL _spi
00026a 2f3e      	MOV  R19,R30
                 ; 0001 0062 
                 ; 0001 0063     ADE7753_disableChip();
00026b dfe6      	RCALL _ADE7753_disableChip
                 ; 0001 0064     return (unsigned long)b2<<16 | (unsigned long)b1<<8 | (unsigned long)b0;
00026c 2fe1      	MOV  R30,R17
00026d d28a      	RCALL SUBOPT_0xB
00026e d3ec      	RCALL __LSLD16
00026f 937f      	PUSH R23
000270 936f      	PUSH R22
000271 93ff      	PUSH R31
000272 93ef      	PUSH R30
000273 2fe0      	MOV  R30,R16
000274 d283      	RCALL SUBOPT_0xB
000275 01df      	MOVW R26,R30
000276 01cb      	MOVW R24,R22
000277 e0e8      	LDI  R30,LOW(8)
000278 d3cd      	RCALL __LSLD12
000279 91af      	POP  R26
00027a 91bf      	POP  R27
00027b 918f      	POP  R24
00027c 919f      	POP  R25
00027d d3ae      	RCALL __ORD12
00027e 01df      	MOVW R26,R30
00027f 01cb      	MOVW R24,R22
000280 2fe3      	MOV  R30,R19
000281 d276      	RCALL SUBOPT_0xB
000282 d3a9      	RCALL __ORD12
000283 d448      	RCALL __LOADLOCR4
000284 c06a      	RJMP _0x2080008
                 ; 0001 0065 }
                 ; .FEND
                 ;
                 ;/** === write8 ===
                 ;* Write 8 bits to the device at specified register
                 ;* @param reg char containing register direction
                 ;* @param data char, 8 bits of data to send
                 ;*
                 ;*/
                 ;void ADE7753_write8(char reg, unsigned char data){
                 ; 0001 006D void ADE7753_write8(char reg, unsigned char data){
                 _ADE7753_write8:
                 ; .FSTART _ADE7753_write8
                 ; 0001 006E 
                 ; 0001 006F     unsigned char data0 = 0;
                 ; 0001 0070     ADE7753_enableChip();
000285 93aa      	ST   -Y,R26
000286 931a      	ST   -Y,R17
                 ;	reg -> Y+2
                 ;	data -> Y+1
                 ;	data0 -> R17
000287 e010      	LDI  R17,0
000288 dfc7      	RCALL _ADE7753_enableChip
                 ; 0001 0071     // 8th bit (DB7) of the register address controls the Read/Write mode (Refer to spec page 55 table 13)
                 ; 0001 0072     // For Write -> DB7 = 1  / For Read -> DB7 = 0
                 ; 0001 0073     reg |= WRITE;
000289 81ea      	LDD  R30,Y+2
00028a 68e0      	ORI  R30,0x80
00028b 83ea      	STD  Y+2,R30
                 ; 0001 0074     data0 = (unsigned char)data;
00028c 8119      	LDD  R17,Y+1
                 ; 0001 0075 
                 ; 0001 0076 
                 ; 0001 0077     spi((unsigned char)reg);          //register selection
00028d 81aa      	LDD  R26,Y+2
00028e d26c      	RCALL SUBOPT_0xC
                 ; 0001 0078 
                 ; 0001 0079     spi((unsigned char)data0);
                 ; 0001 007A 
                 ; 0001 007B     ADE7753_disableChip();
                 ; 0001 007C }
00028f 8118      	LDD  R17,Y+0
000290 c0d8      	RJMP _0x2080003
                 ; .FEND
                 ;
                 ;
                 ;/** === write16 ===
                 ;* Write 16 bits to the device at specified register
                 ;* @param reg: char containing register direction
                 ;* @param data: int, 16 bits of data to send
                 ;*
                 ;*/
                 ;void ADE7753_write16(char reg, unsigned int data){
                 ; 0001 0085 void ADE7753_write16(char reg, unsigned int data){
                 _ADE7753_write16:
                 ; .FSTART _ADE7753_write16
                 ; 0001 0086 
                 ; 0001 0087     unsigned char data0=0,data1=0;
                 ; 0001 0088     ADE7753_enableChip();
000291 d26d      	RCALL SUBOPT_0xD
000292 d434      	RCALL __SAVELOCR2
                 ;	reg -> Y+4
                 ;	data -> Y+2
                 ;	data0 -> R17
                 ;	data1 -> R16
000293 e010      	LDI  R17,0
000294 e000      	LDI  R16,0
000295 dfba      	RCALL _ADE7753_enableChip
                 ; 0001 0089     // 8th bit (DB7) of the register address controls the Read/Write mode (Refer to spec page 55 table 13)
                 ; 0001 008A     // For Write -> DB7 = 1  / For Read -> DB7 = 0
                 ; 0001 008B     reg |= WRITE;
000296 81ec      	LDD  R30,Y+4
000297 68e0      	ORI  R30,0x80
000298 83ec      	STD  Y+4,R30
                 ; 0001 008C     //split data
                 ; 0001 008D     data0 = (unsigned char)data;
000299 811a      	LDD  R17,Y+2
                 ; 0001 008E     data1 = (unsigned char)(data>>8);
00029a 810b      	LDD  R16,Y+3
                 ; 0001 008F 
                 ; 0001 0090     //register selection, we have to send a 1 on the 8th bit to perform a write
                 ; 0001 0091 
                 ; 0001 0092     spi((unsigned char)reg);
00029b 81ac      	LDD  R26,Y+4
00029c d200      	RCALL _spi
                 ; 0001 0093 
                 ; 0001 0094     //data send, MSB first
                 ; 0001 0095     spi((unsigned char)data1);
00029d 2fa0      	MOV  R26,R16
00029e d25c      	RCALL SUBOPT_0xC
                 ; 0001 0096 
                 ; 0001 0097     spi((unsigned char)data0);
                 ; 0001 0098 
                 ; 0001 0099     ADE7753_disableChip();
                 ; 0001 009A }
00029f d42e      	RCALL __LOADLOCR2
0002a0 c04e      	RJMP _0x2080008
                 ; .FEND
                 ;
                 ;
                 ;/*****************************
                 ;*
                 ;*     public functions
                 ;*
                 ;*****************************/
                 ;
                 ;
                 ;/**
                 ;* In general:
                 ;* @params:  void
                 ;* @return: register content (measure) of the proper type depending on register width
                 ;*/
                 ;
                 ;/** === setMode / getMode ===
                 ;* This is a 16-bit register through which most of the ADE7753 functionality is accessed.
                 ;* Signal sample rates, filter enabling, and calibration modes are selected by writing to this register.
                 ;* The contents can be read at any time.
                 ;*
                 ;*
                 ;* The next table describes the functionality of each bit in the register:
                 ;*
                 ;* Bit     Location    Bit Mnemonic    Default Value Description
                 ;* 0       DISHPF       0            HPF (high-pass filter) in Channel 1 is disabled when this bit is set.
                 ;* 1       DISLPF2      0            LPF (low-pass filter) after the multiplier (LPF2) is disabled when this bit is set.
                 ;* 2       DISCF        1            Frequency output CF is disabled when this bit is set.
                 ;* 3       DISSAG       1            Line voltage sag detection is disabled when this bit is set.
                 ;* 4       ASUSPEND     0            By setting this bit to Logic 1, both ADE7753 A/D converters can be turned off. In no ...
                 ;* 5       TEMPSEL      0            Temperature conversion starts when this bit is set to 1. This bit is automatically r ...
                 ;* 6       SWRST        0            Software Chip Reset. A data transfer should not take place to the ADE7753 for at lea ...
                 ;* 7       CYCMODE      0            Setting this bit to Logic 1 places the chip into line cycle energy accumulation mode ...
                 ;* 8       DISCH1       0            ADC 1 (Channel 1) inputs are internally shorted together.
                 ;* 9       DISCH2       0            ADC 2 (Channel 2) inputs are internally shorted together.
                 ;* 10       SWAP         0            By setting this bit to Logic 1 the analog inputs V2P and V2N are connected to ADC 1 ...
                 ;* 12, 11  DTRT1,0      0            These bits are used to select the waveform register update rate.
                 ;*                         DTRT 1    DTRT0    Update Rate
                 ;*                             0    0    27.9 kSPS (CLKIN/128)
                 ;*                             0    1    14 kSPS (CLKIN/256)
                 ;*                             1    0    7 kSPS (CLKIN/512)
                 ;*                             1    1    3.5 kSPS (CLKIN/1024)
                 ;* 14, 13  WAVSEL1,0    0            These bits are used to select the source of the sampled data for the waveform regist ...
                 ;*                               WAVSEL1, 0    Length    Source
                 ;*                               0            0    24 bits active power signal (output of LPF2)
                 ;*                               0            1    Reserved
                 ;*                               1            0    24 bits Channel 1
                 ;*                               1            1    24 bits Channel 2
                 ;* 15    POAM            0            Writing Logic 1 to this bit allows only positive active power to be accumulated in  ...
                 ;*
                 ;*
                 ;* @param none
                 ;* @return int with the data (16 bits unsigned).
                 ;*/
                 ;void ADE7753_setMode(int m){
                 ; 0001 00D0 void ADE7753_setMode(int m){
                 ; 0001 00D1     ADE7753_write16(MODE, m);
                 ;	m -> Y+0
                 ; 0001 00D2 }
                 ;int ADE7753_getMode(){
                 ; 0001 00D3 int ADE7753_getMode(){
                 ; 0001 00D4     return ADE7753_read16(MODE);
                 ; 0001 00D5 }
                 ;
                 ;/* The IRQ Interrupt Request pin of the ADE7753 on the Olimex Energy Shield is not wired
                 ;to the Arduino board, so need to poll to service the interrupts.
                 ;See board spec and wiring diagram at:
                 ;http://www.olimex.cl/product_info.php?products_id=797&product__name=Arduino_Energy_Shield
                 ;http://www.olimex.cl/pdf/Main_Sch.pdf
                 ;*/
                 ;
                 ;/** === getInterrupts / setInterrupts
                 ;* ADE7753 interrupts can be deactivated at any time by setting the corresponding
                 ;* bit in this 16-bit enable register to Logic 0. The status register continues
                 ;* to register an interrupt event even if disabled. However, the IRQ output is not activated.
                 ;
                 ;* The next table summarizes the function of each bit in this register:
                 ;*
                 ;* BitLocation / Interrupt Flag / Description
                 ;* 0    AEHF        Indicates that an interrupt occurred because the active energy register, AENERGY, is more than half f ...
                 ;* 1    SAG            Indicates that an interrupt was caused by a SAG on the line voltage.
                 ;* 2    CYCEND        Indicates the end of energy accumulation over an integer number of half line cycles as defined by t ...
                 ;* 3    WSMP        Indicates that new data is present in the waveform register.
                 ;* 4    ZX            This status bit is set to Logic 0 on the rising and falling edge of the the voltage waveform. See t ...
                 ;* 5    TEMP        Indicates that a temperature conversion result is available in the temperature register.
                 ;* 6    RESET        Indicates the end of a reset (for both software or hardware reset). The corresponding enable bit has ...
                 ;* 7    AEOF        Indicates that the active energy register has overflowed.
                 ;* 8    PKV            Indicates that waveform sample from Channel 2 has exceeded the VPKLVL value.
                 ;* 9    PKI            Indicates that waveform sample from Channel 1 has exceeded the IPKLVL value.
                 ;* 10    VAEHF        Indicates that an interrupt occurred because the active energy register, VAENERGY, is more than hal ...
                 ;* 11    VAEOF        Indicates that the apparent energy register has overflowed.
                 ;* 12    ZXTO        Indicates that an interrupt was caused by a missing zero crossing on the line voltage for the specif ...
                 ;* 13    PPOS        Indicates that the power has gone from negative to positive.
                 ;* 14    PNEG        Indicates that the power has gone from positive to negative.
                 ;* 15    RESERVED    Reserved.
                 ;*
                 ;//Register address
                 ;    IRQEN     0x0A  // interrupts enable register
                 ;    STATUS    0x0B  // interrupts status register
                 ;    RSTSTATUS 0x0C  // interrupts status register but read will reset all interrupt flags
                 ;
                 ;* @param none
                 ;* @return int with the data (16 bits unsigned).
                 ;*/
                 ;int ADE7753_getEnabledInterrupts(void){
                 ; 0001 00FF int ADE7753_getEnabledInterrupts(void){
                 ; 0001 0100     return ADE7753_read16(IRQEN);
                 ; 0001 0101 }
                 ;
                 ;/** === getStatus ===
                 ;* This is an 16-bit read-only register. The status register contains information regarding the source of ADE7753 interru ...
                 ;* @param none
                 ;* @return int with the data (16 bits unsigned).
                 ;*/
                 ;int ADE7753_getInterruptStatus(void){
                 ; 0001 0108 int ADE7753_getInterruptStatus(void){
                 _ADE7753_getInterruptStatus:
                 ; .FSTART _ADE7753_getInterruptStatus
                 ; 0001 0109     return ADE7753_read16(STATUS);
0002a1 e0ab      	LDI  R26,LOW(11)
0002a2 c054      	RJMP _0x2080005
                 ; 0001 010A }
                 ; .FEND
                 ;
                 ;/** === resetStatus ==
                 ;* Same as the interrupt status register except that the register contents are reset to 0 (all flags cleared) after a rea ...
                 ;* @param none
                 ;* @return int with the data (16 bits unsigned).
                 ;*/
                 ;int ADE7753_getresetInterruptStatus(void){
                 ; 0001 0111 int ADE7753_getresetInterruptStatus(void){
                 _ADE7753_getresetInterruptStatus:
                 ; .FSTART _ADE7753_getresetInterruptStatus
                 ; 0001 0112     return ADE7753_read16(RSTSTATUS);
0002a3 e0ac      	LDI  R26,LOW(12)
0002a4 c052      	RJMP _0x2080005
                 ; 0001 0113 }
                 ; .FEND
                 ;/** (1) === getActiveEnergyLineSync ===
                 ;* The instantaneous active power is accumulated in this read-only register over
                 ;* the LINECYC number of half line cycles.
                 ;* Used in combination with CYCEND Interrupt Flag and with LINECYC register (nbr of half-cycles)
                 ;* >>> This is the prefered method The advantage of summing the active energy over an integer number
                 ;*     of line cycles is that the sinusoidal component in the active energy is reduced to 0.
                 ;*     This eliminates any ripple in the energy calculation. Energy is calculated more
                 ;*     accurately and in a shorter time because the integration period can be shortened.
                 ;* @param none
                 ;* @return long with the data (24 bits 2-complement signed).
                 ;*/
                 ;long ADE7753_getActiveEnergyLineSync(void){
                 ; 0001 011F long ADE7753_getActiveEnergyLineSync(void){
                 ; 0001 0120     return ADE7753_read24(LAENERGY);
                 ; 0001 0121 }
                 ;
                 ;/** (2) === getApparentEnergyLineSync ===
                 ;* The instantaneous real power is accumulated in this read-only register over
                 ;* the LINECYC number of half line cycles.
                 ;* >>> This is the prefered method The advantage of summing the active energy over an integer number
                 ;*     of line cycles is that the sinusoidal component in the active energy is reduced to 0.
                 ;*     This eliminates any ripple in the energy calculation. Energy is calculated more
                 ;*     accurately and in a shorter time because the integration period can be shortened.
                 ;* @param none
                 ;* @return long with the data (24 bits unsigned).
                 ;*/
                 ;long ADE7753_getApparentEnergyLineSync(void){
                 ; 0001 012D long ADE7753_getApparentEnergyLineSync(void){
                 ; 0001 012E     return ADE7753_read24(LVAENERGY);
                 ; 0001 012F }
                 ;
                 ;/** (3) === getReactiveEnergyLineSync ===
                 ;* The instantaneous reactive power is accumulated in this read-only register over
                 ;* the LINECYC number of half line cycles.
                 ;* >>> This is the prefered method The advantage of summing the active energy over an integer number
                 ;*     of line cycles is that the sinusoidal component in the active energy is reduced to 0.
                 ;*     This eliminates any ripple in the energy calculation. Energy is calculated more
                 ;*     accurately and in a shorter time because the integration period can be shortened.
                 ;* @param none
                 ;* @return long with the data (24 bits 2-complement signed).
                 ;*/
                 ;long ADE7753_getReactiveEnergyLineSync(void){
                 ; 0001 013B long ADE7753_getReactiveEnergyLineSync(void){
                 ; 0001 013C     return ADE7753_read24(LVARENERGY);
                 ; 0001 013D }
                 ;
                 ;/** === getIRMS ===
                 ;* Channel 2 RMS Value (Current Channel).
                 ;* The update rate of the Channel 2 rms measurement is CLKIN/4.
                 ;* To minimize noise, synchronize the reading of the rms register with the zero crossing
                 ;* of the voltage input and take the average of a number of readings.
                 ;* @param none
                 ;* @return long with the data (24 bits unsigned).
                 ;*/
                 ;long ADE7753_getIRMS(void){
                 ; 0001 0147 long ADE7753_getIRMS(void){
                 _ADE7753_getIRMS:
                 ; .FSTART _ADE7753_getIRMS
                 ; 0001 0148     long vv;
                 ; 0001 0149     //char zero;
                 ; 0001 014A     ADE7753_getresetInterruptStatus(); // Clear all interrupts
0002a5 9724      	SBIW R28,4
                 ;	vv -> Y+0
0002a6 dffc      	RCALL _ADE7753_getresetInterruptStatus
                 ; 0001 014B //    zero=PIND.3;
                 ; 0001 014C //    while(PIND.3 == zero);
                 ; 0001 014D     vv=0;
0002a7 e0e0      	LDI  R30,LOW(0)
0002a8 d410      	RCALL __CLRD1S0
                 ; 0001 014E     while( !  ( ADE7753_getInterruptStatus() & ZX )  )   // wait Zero-Crossing
                 _0x20007:
0002a9 dff7      	RCALL _ADE7753_getInterruptStatus
0002aa 71e0      	ANDI R30,LOW(0x10)
0002ab f481      	BRNE _0x20009
                 ; 0001 014F     { // wait for the selected interrupt to occur
                 ; 0001 0150         if ( vv > 200)
0002ac d402      	RCALL __GETD2S0
                +
0002ad 3ca9     +CPI R26 , LOW ( 0xC9 )
0002ae e0e0     +LDI R30 , HIGH ( 0xC9 )
0002af 07be     +CPC R27 , R30
0002b0 e0e0     +LDI R30 , BYTE3 ( 0xC9 )
0002b1 078e     +CPC R24 , R30
0002b2 e0e0     +LDI R30 , BYTE4 ( 0xC9 )
0002b3 079e     +CPC R25 , R30
                 	__CPD2N 0xC9
0002b4 f43c      	BRGE _0x20009
                 ; 0001 0151         {
                 ; 0001 0152             //printf("no AC");
                 ; 0001 0153             break;
                 ; 0001 0154         }
                 ; 0001 0155         vv++;
0002b5 d3f4      	RCALL __GETD1S0
                +
0002b6 5fef     +SUBI R30 , LOW ( - 1 )
0002b7 4fff     +SBCI R31 , HIGH ( - 1 )
0002b8 4f6f     +SBCI R22 , BYTE3 ( - 1 )
0002b9 4f7f     +SBCI R23 , BYTE4 ( - 1 )
                 	__SUBD1N -1
0002ba d3f9      	RCALL __PUTD1S0
                 ; 0001 0156     }
0002bb cfed      	RJMP _0x20007
                 _0x20009:
                 ; 0001 0157     return ADE7753_read24(IRMS);
0002bc e1a6      	LDI  R26,LOW(22)
0002bd dfa5      	RCALL _ADE7753_read24
0002be c099      	RJMP _0x2080004
                 ; 0001 0158 }
                 ; .FEND
                 ;
                 ;/** === getVRMS ===
                 ;* Channel 1 RMS Value (Voltage Channel).
                 ;* The update rate of the Channel 1 rms measurement is CLKIN/4.
                 ;* To minimize noise, synchronize the reading of the rms register with the zero crossing
                 ;* of the voltage input and take the average of a number of readings.
                 ;* @param none
                 ;* @return long with the data (24 bits unsigned).
                 ;*/
                 ;long int ADE7753_getVRMS(void){
                 ; 0001 0162 long int ADE7753_getVRMS(void){
                 _ADE7753_getVRMS:
                 ; .FSTART _ADE7753_getVRMS
                 ; 0001 0163 
                 ; 0001 0164     int ww=0;
                 ; 0001 0165     //char zero;
                 ; 0001 0166     ADE7753_getresetInterruptStatus(); // Clear all interrupts
0002bf d407      	RCALL __SAVELOCR2
                 ;	ww -> R16,R17
                +
0002c0 e000     +LDI R16 , LOW ( 0 )
0002c1 e010     +LDI R17 , HIGH ( 0 )
                 	__GETWRN 16,17,0
0002c2 dfe0      	RCALL _ADE7753_getresetInterruptStatus
                 ; 0001 0167     while( !  ( ADE7753_getInterruptStatus() & ZX )  )   // wait Zero-Crossing
                 _0x2000B:
0002c3 dfdd      	RCALL _ADE7753_getInterruptStatus
0002c4 71e0      	ANDI R30,LOW(0x10)
0002c5 f439      	BRNE _0x2000D
                 ; 0001 0168     { // wait for the selected interrupt to occur
                 ; 0001 0169         if ( ww > 200)
                +
0002c6 3c09     +CPI R16 , LOW ( 201 )
0002c7 e0e0     +LDI R30 , HIGH ( 201 )
0002c8 071e     +CPC R17 , R30
                 	__CPWRN 16,17,201
0002c9 f41c      	BRGE _0x2000D
                 ; 0001 016A         {
                 ; 0001 016B             //printf("No AC");
                 ; 0001 016C             break;
                 ; 0001 016D         }
                 ; 0001 016E         ww++;
                +
0002ca 5f0f     +SUBI R16 , LOW ( - 1 )
0002cb 4f1f     +SBCI R17 , HIGH ( - 1 )
                 	__ADDWRN 16,17,1
                 ; 0001 016F     }
0002cc cff6      	RJMP _0x2000B
                 _0x2000D:
                 ; 0001 0170     //PORTC.5=1;
                 ; 0001 0171     //printf("ww:%d",ww);
                 ; 0001 0172     return ADE7753_read24(VRMS);
0002cd e1a7      	LDI  R26,LOW(23)
0002ce df94      	RCALL _ADE7753_read24
0002cf 9109      	LD   R16,Y+
0002d0 9119      	LD   R17,Y+
0002d1 9508      	RET
                 ; 0001 0173 }
                 ; .FEND
                 ;
                 ;/** === vrms ===
                 ;* Returns the mean of last 100 readings of RMS voltage. Also supress first reading to avoid
                 ;* corrupted data.
                 ;* rms measurement update rate is CLKIN/4.
                 ;* To minimize noise, synchronize the reading of the rms register with the zero crossing
                 ;* of the voltage input and take the average of a number of readings.
                 ;* @param none
                 ;* @return long with RMS voltage value
                 ;*/
                 ;long int ADE7753_vrms(){
                 ; 0001 017E long int ADE7753_vrms(){
                 _ADE7753_vrms:
                 ; .FSTART _ADE7753_vrms
                 ; 0001 017F     char i=0;
                 ; 0001 0180     long int v=0;
                 ; 0001 0181     ADE7753_getVRMS();//Ignore first reading to avoid garbage
0002d2 d22f      	RCALL SUBOPT_0xE
                 ;	i -> R17
                 ;	v -> Y+1
0002d3 dfeb      	RCALL _ADE7753_getVRMS
                 ; 0001 0182     for(i=0;i<10;++i){
0002d4 e010      	LDI  R17,LOW(0)
                 _0x20010:
0002d5 301a      	CPI  R17,10
0002d6 f420      	BRSH _0x20011
                 ; 0001 0183         v+=ADE7753_getVRMS();
0002d7 dfe7      	RCALL _ADE7753_getVRMS
0002d8 d232      	RCALL SUBOPT_0xF
                 ; 0001 0184     }
0002d9 5f1f      	SUBI R17,-LOW(1)
0002da cffa      	RJMP _0x20010
                 _0x20011:
                 ; 0001 0185     return (long int)(v/10);
0002db c009      	RJMP _0x2080007
                 ; 0001 0186 }
                 ; .FEND
                 ;
                 ;/** === irms ===
                 ;* Returns the mean of last 100 readings of RMS current. Also supress first reading to avoid
                 ;* corrupted data.
                 ;* rms measurement update rate is CLKIN/4.
                 ;* To minimize noise, synchronize the reading of the rms register with the zero crossing
                 ;* of the voltage input and take the average of a number of readings.
                 ;* @param none
                 ;* @return long with RMS current value in hundreds of [mA], ie. 6709=67[mA]
                 ;*/
                 ;long ADE7753_irms(){
                 ; 0001 0191 long ADE7753_irms(){
                 _ADE7753_irms:
                 ; .FSTART _ADE7753_irms
                 ; 0001 0192     char n=0;
                 ; 0001 0193     long i=0;
                 ; 0001 0194     ADE7753_getIRMS();//Ignore first reading to avoid garbage
0002dc d225      	RCALL SUBOPT_0xE
                 ;	n -> R17
                 ;	i -> Y+1
0002dd dfc7      	RCALL _ADE7753_getIRMS
                 ; 0001 0195     for(n=0;n<10;++n){
0002de e010      	LDI  R17,LOW(0)
                 _0x20013:
0002df 301a      	CPI  R17,10
0002e0 f420      	BRSH _0x20014
                 ; 0001 0196         i+=ADE7753_getIRMS();
0002e1 dfc3      	RCALL _ADE7753_getIRMS
0002e2 d228      	RCALL SUBOPT_0xF
                 ; 0001 0197     }
0002e3 5f1f      	SUBI R17,-LOW(1)
0002e4 cffa      	RJMP _0x20013
                 _0x20014:
                 ; 0001 0198     return i/10;
                 _0x2080007:
                +
0002e5 81a9     +LDD R26 , Y + 1
0002e6 81ba     +LDD R27 , Y + 1 + 1
0002e7 818b     +LDD R24 , Y + 1 + 2
0002e8 819c     +LDD R25 , Y + 1 + 3
                 	__GETD2S 1
                +
0002e9 e0ea     +LDI R30 , LOW ( 0xA )
0002ea e0f0     +LDI R31 , HIGH ( 0xA )
0002eb e060     +LDI R22 , BYTE3 ( 0xA )
0002ec e070     +LDI R23 , BYTE4 ( 0xA )
                 	__GETD1N 0xA
0002ed d39c      	RCALL __DIVD21
0002ee 8118      	LDD  R17,Y+0
                 _0x2080008:
0002ef 9625      	ADIW R28,5
0002f0 9508      	RET
                 ; 0001 0199 }
                 ; .FEND
                 ;
                 ;/** === getWaveform ===
                 ;* This read-only register contains the sampled waveform data from either Channel 1,
                 ;* Channel 2, or the active power signal. The data source and the length of the waveform
                 ;* registers are selected by data Bits 14 and 13 in the mode register.
                 ;* - Max sampling CLKIN/128 = 3.579545 MHz / 128 = 27.9 kSPS
                 ;* - Bandwidth 14 kHz
                 ;* - one of four output sample rates can be chosen by using Bits 11 and 12
                 ;*   of the mode register (WAVSEL1,0). The output sample rate
                 ;*   can be 27.9 kSPS, 14 kSPS, 7 kSPS, or 3.5 kSPS
                 ;* - arrivals of new waveform samples after each read is indicated by interrupt
                 ;*   request IRQ, but unfortunatly IRQ is not wired in the Olimex Energy Shield
                 ;* - The interrupt request output, IRQ, signals a new sample
                 ;*   availability by going active low.
                 ;* - In waveform sampling mode, the WSMP bit (Bit 3) in the
                 ;*   interrupt enable register must also be set to Logic 1.
                 ;* - The interrupt request output IRQ stays low until the interrupt
                 ;*   routine reads the reset status register.
                 ;* - Interrupt Flag WSMP (bit location 3) in the Interrupt Status Register
                 ;*   indicates that new data is present in the waveform register.
                 ;*   Therefore arrival of new waveform samples may be indicated by polling
                 ;*   this flag and then reading the 24-bit waveform register
                 ;*   --- we use this polling method for Arduino/Nanode ---
                 ;* - When acquiring waveform data, disable low pass filter in order to
                 ;*   obtain and view all the high harmoniques
                 ;* @param none
                 ;* @return long with the data (24 bits 2-complement signed).
                 ;*/
                 ;long ADE7753_getWaveform(void){  // this function will have to be rewritten for allowing rapid polling
                 ; 0001 01B6 long ADE7753_getWaveform(void){
                 ; 0001 01B7     // of WSMP flag in ISR and getting rapid Waveform data over 1 full cycle
                 ; 0001 01B8     // and storing to Arduino tiny RAM
                 ; 0001 01B9     return ADE7753_read24(WAVEFORM);
                 ; 0001 01BA }
                 ;
                 ;/** === getIpeakReset ===
                 ;* Same as Channel 1 Peak Register except that the register contents are reset to 0 after read.
                 ;* @param none
                 ;* @return long with the data (24 bits 24 bits unsigned).
                 ;*/
                 ;long ADE7753_getIpeakReset(void){
                 ; 0001 01C1 long ADE7753_getIpeakReset(void){
                 _ADE7753_getIpeakReset:
                 ; .FSTART _ADE7753_getIpeakReset
                 ; 0001 01C2     return ADE7753_read24(RSTIPEAK);
0002f1 e2a3      	LDI  R26,LOW(35)
0002f2 c001      	RJMP _0x2080006
                 ; 0001 01C3 }
                 ; .FEND
                 ;
                 ;/** === getVpeakReset ===
                 ;* Same as Channel 2 Peak Register except that the register contents are reset to 0 after a read.
                 ;* @param none
                 ;* @return long with the data (24 bits  unsigned).
                 ;*/
                 ;long ADE7753_getVpeakReset(void){
                 ; 0001 01CA long ADE7753_getVpeakReset(void){
                 _ADE7753_getVpeakReset:
                 ; .FSTART _ADE7753_getVpeakReset
                 ; 0001 01CB     return ADE7753_read24(RSTVPEAK);
0002f3 e2a5      	LDI  R26,LOW(37)
                 _0x2080006:
0002f4 df6e      	RCALL _ADE7753_read24
0002f5 9508      	RET
                 ; 0001 01CC }
                 ; .FEND
                 ;
                 ;/** === getPeriod ===
                 ;* Period of the Channel 2 (Voltage Channel) Input Estimated by Zero-Crossing Processing.
                 ;* The ADE7753 provides the period measurement of the grid line.
                 ;* The period register is an unsigned 16-bit register and is updated every period.
                 ;* The MSB of this register is always zero.
                 ;* The resolution of this register is 2.2 Î¼s/LSB when CLKIN = 3.579545 MHz,
                 ;* which represents 0.013% when the line fre-quency is 60 Hz.
                 ;* When the line frequency is 60 Hz, the value of the period register is
                 ;* approximately CLKIN/4/32/60 Hz x16 = 7457d.
                 ;* The length of the register enables the measurement of line frequencies as low as 13.9 Hz.
                 ;* @param none
                 ;* @return int with the data (16 bits unsigned).
                 ;*/
                 ;int ADE7753_getPeriod(void){
                 ; 0001 01DB int ADE7753_getPeriod(void){
                 _ADE7753_getPeriod:
                 ; .FSTART _ADE7753_getPeriod
                 ; 0001 01DC     return ADE7753_read16(PERIOD);
0002f6 e2a7      	LDI  R26,LOW(39)
                 _0x2080005:
0002f7 df5c      	RCALL _ADE7753_read16
0002f8 9508      	RET
                 ; 0001 01DD }
                 ; .FEND
                 ;
                 ;/** === getTemp ===
                 ;* Force a temperature measure and then returns it. This is done by setting bit 5 HIGH in MODE register.
                 ;* Temperature measuring can't be calibrated, the values used in this function are according to the datasheet
                 ;* (register TEMP is 0x00 at -25 celsius degrees).
                 ;*  The contents of the temperature register are signed (twos complement) with a resolution of
                 ;* approximately 1.5 LSB/ °C. The temperature register produces a code of 0x00 when the ambient
                 ;* temperature is approximately -25°C. The temperature measurement is uncalibrated in the ADE7753
                 ;* and has an offset tolerance as high as ±25 °C.
                 ;* @param none
                 ;* @return char with the temperature in celsius degrees.
                 ;*/
                 ;char ADE7753_getTemp(){
                 ; 0001 01EA char ADE7753_getTemp(){
                 ; 0001 01EB     unsigned int tt;
                 ; 0001 01EC     unsigned char r=0;
                 ; 0001 01ED     long lastMode = 0;
                 ; 0001 01EE     //char zero;
                 ; 0001 01EF 
                 ; 0001 01F0     //zero=PIND.3;// Connect ZX pin on ADE7753 to pin   PIND.3 on MCU
                 ; 0001 01F1     //while(PIND.3 == zero);// wait Zero-Crossing
                 ; 0001 01F2 
                 ; 0001 01F3     lastMode = ADE7753_getMode();
                 ;	tt -> R16,R17
                 ;	r -> R19
                 ;	lastMode -> Y+4
                 ; 0001 01F4     //Temp measure
                 ; 0001 01F5     ADE7753_setMode(TEMPSEL);
                 ; 0001 01F6     ADE7753_getresetInterruptStatus(); // Clear all interrupts
                 ; 0001 01F7     tt=0;
                 ; 0001 01F8 while( ! ( ADE7753_getInterruptStatus() & TEMPREADY ) ) // wait for Temperature measurement to be ready
                 ; 0001 01F9     { // wait for the selected interrupt to occur
                 ; 0001 01FA         if ( tt > 1000)
                 ; 0001 01FB         {
                 ; 0001 01FC              printf("0 AC");
                 ; 0001 01FD             ADE7753_getresetInterruptStatus(); // Clear all interrupts
                 ; 0001 01FE             break;
                 ; 0001 01FF         }
                 ; 0001 0200     }
                 ; 0001 0201     //Read register
                 ; 0001 0202     r= ADE7753_read8(TEMP);
                 ; 0001 0203 
                 ; 0001 0204     //    // Do it twice to make sure
                 ; 0001 0205     //Read register
                 ; 0001 0206     r= ADE7753_read8(TEMP);
                 ; 0001 0207 
                 ; 0001 0208     // Set to the previous mode
                 ; 0001 0209     ADE7753_setMode (lastMode);
                 ; 0001 020A     return (1806*r-25000)/1000;
                 ; 0001 020B     //return r;
                 ; 0001 020C }
                 ;
                 ;// Functions for manual setting of calibrations
                 ;
                 ;/** === energySetup ===
                 ;* @param
                 ;* @param
                 ;*/
                 ;void ADE7753_energySetup(int wgain, char wdiv, int apos, int vagain, char vadiv, char phcal){
                 ; 0001 0214 void ADE7753_energySetup(int wgain, char wdiv, int apos, int vagain, char vadiv, char phcal){
                 ; 0001 0215     ADE7753_write16(WGAIN,wgain);
                 ;	wgain -> Y+7
                 ;	wdiv -> Y+6
                 ;	apos -> Y+4
                 ;	vagain -> Y+2
                 ;	vadiv -> Y+1
                 ;	phcal -> Y+0
                 ; 0001 0216     ADE7753_write8(WDIV,wdiv);
                 ; 0001 0217     ADE7753_write16(APOS,apos);
                 ; 0001 0218     ADE7753_write16(VAGAIN,vagain);
                 ; 0001 0219     ADE7753_write8(VADIV,vadiv);
                 ; 0001 021A     ADE7753_write8(PHCAL,phcal);
                 ; 0001 021B }
                 ;
                 ;
                 ;/** === frequencySetup ===
                 ;* The output frequency on the CF pin is adjusted by writing to this 12-bit
                 ;* read/write registerâsee the Energy-to-Frequency Conversion section.
                 ;* @param cfnum: integer containing number (12 bits available unsigned. ie range=[0,4095])
                 ;* @param cfden: the same as cfnum
                 ;*/
                 ;void ADE7753_frequencySetup(int cfnum, int cfden){
                 ; 0001 0224 void ADE7753_frequencySetup(int cfnum, int cfden){
                 ; 0001 0225     ADE7753_write16(CFNUM,cfnum);
                 ;	cfnum -> Y+2
                 ;	cfden -> Y+0
                 ; 0001 0226     ADE7753_write16(CFDEN,cfden);
                 ; 0001 0227 }
                 ;
                 ;/** === analogSetup ===
                 ;* This 8-bit register is used to adjust the gain selection for the PGA in Channels 1 and 2
                 ;* @param gain_ch1 char set the PGA channel 1 gain, use constants GAIN_1, GAIN_2, GAIN_4, GAIN_8 and gain_16
                 ;* @param gain_ch2 char set the PGA channel 2 gain, use constants GAIN_1, GAIN_2, GAIN_4, GAIN_8 and gain_16
                 ;* @param os_ch1 char set channel 1 analog offset, range : [-32,32]
                 ;* @param os_ch2 char set channel 1 analog offset, range : [-32,32]
                 ;* @param scale_ch1 char
                 ;* @param integrator_ch1 char
                 ;* @return char with the data (8 bits unsigned).
                 ;*/
                 ;void ADE7753_analogSetup(int gain_ch1, int gain_ch2,int os_ch1,int os_ch2,int scale_ch1,int integrator_ch1){
                 ; 0001 0233 void ADE7753_analogSetup(int gain_ch1, int gain_ch2,int os_ch1,int os_ch2,int scale_ch1,int integrator_ch1){
                 _ADE7753_analogSetup:
                 ; .FSTART _ADE7753_analogSetup
                 ; 0001 0234     unsigned char pga = (gain_ch2<<5) | (scale_ch1<<3) | (gain_ch1); //format is |3 bits PGA2 gain|2 bits full scale|3 b ...
                 ; 0001 0235     int sign = 0;
                 ; 0001 0236     int ch1os = 0, ch2os = 0;
                 ; 0001 0237 
                 ; 0001 0238 
                 ; 0001 0239     ADE7753_write8(GAIN,pga);//write GAIN register, format is |3 bits PGA2 gain|2 bits full scale|3 bits PGA1 gain
0002f9 d205      	RCALL SUBOPT_0xD
0002fa 9722      	SBIW R28,2
0002fb e0e0      	LDI  R30,LOW(0)
0002fc 83e8      	ST   Y,R30
0002fd 83e9      	STD  Y+1,R30
0002fe d3c4      	RCALL __SAVELOCR6
                 ;	gain_ch1 -> Y+18
                 ;	gain_ch2 -> Y+16
                 ;	os_ch1 -> Y+14
                 ;	os_ch2 -> Y+12
                 ;	scale_ch1 -> Y+10
                 ;	integrator_ch1 -> Y+8
                 ;	pga -> R17
                 ;	sign -> R18,R19
                 ;	ch1os -> R20,R21
                 ;	ch2os -> Y+6
0002ff 89e8      	LDD  R30,Y+16
000300 95e2      	SWAP R30
000301 7fe0      	ANDI R30,0xF0
000302 0fee      	LSL  R30
000303 2fae      	MOV  R26,R30
000304 85ea      	LDD  R30,Y+10
000305 0fee      	LSL  R30
000306 0fee      	LSL  R30
000307 0fee      	LSL  R30
000308 2bea      	OR   R30,R26
000309 89aa      	LDD  R26,Y+18
00030a 2bea      	OR   R30,R26
00030b 2f1e      	MOV  R17,R30
                +
00030c e020     +LDI R18 , LOW ( 0 )
00030d e030     +LDI R19 , HIGH ( 0 )
                 	__GETWRN 18,19,0
                +
00030e e040     +LDI R20 , LOW ( 0 )
00030f e050     +LDI R21 , HIGH ( 0 )
                 	__GETWRN 20,21,0
000310 e0ef      	LDI  R30,LOW(15)
000311 93ea      	ST   -Y,R30
000312 2fa1      	MOV  R26,R17
000313 df71      	RCALL _ADE7753_write8
                 ; 0001 023A 
                 ; 0001 023B     // CH1OS: ch1 offset 6-bit, sign magnitude on Bit-5 then integrator on Bit-7
                 ; 0001 023C     // Refer to spec Page 58 Table 16
                 ; 0001 023D     if(os_ch1<0){
000314 85af      	LDD  R26,Y+15
000315 23aa      	TST  R26
000316 f442      	BRPL _0x20019
                 ; 0001 023E         sign=1;
                +
000317 e021     +LDI R18 , LOW ( 1 )
000318 e030     +LDI R19 , HIGH ( 1 )
                 	__GETWRN 18,19,1
                 ; 0001 023F         os_ch1=-os_ch1;
000319 85ee      	LDD  R30,Y+14
00031a 85ff      	LDD  R31,Y+14+1
00031b d315      	RCALL __ANEGW1
00031c 87ee      	STD  Y+14,R30
00031d 87ff      	STD  Y+14+1,R31
                 ; 0001 0240     } else{ sign=0; }
00031e c002      	RJMP _0x2001A
                 _0x20019:
                +
00031f e020     +LDI R18 , LOW ( 0 )
000320 e030     +LDI R19 , HIGH ( 0 )
                 	__GETWRN 18,19,0
                 _0x2001A:
                 ; 0001 0241     ch1os = (integrator_ch1<<7) | (sign<<5) | os_ch1;
000321 d1f3      	RCALL SUBOPT_0x10
000322 e0e7      	LDI  R30,LOW(7)
000323 d319      	RCALL __LSLW12
000324 01bf      	MOVW R22,R30
000325 01d9      	MOVW R26,R18
000326 e0e5      	LDI  R30,LOW(5)
000327 d315      	RCALL __LSLW12
000328 2be6      	OR   R30,R22
000329 2bf7      	OR   R31,R23
00032a 85ae      	LDD  R26,Y+14
00032b 85bf      	LDD  R27,Y+14+1
00032c 2bea      	OR   R30,R26
00032d 2bfb      	OR   R31,R27
00032e 01af      	MOVW R20,R30
                 ; 0001 0242     ADE7753_write8(CH1OS,ch1os);
00032f e0ed      	LDI  R30,LOW(13)
000330 93ea      	ST   -Y,R30
000331 2fa4      	MOV  R26,R20
000332 df52      	RCALL _ADE7753_write8
                 ; 0001 0243 
                 ; 0001 0244     // CH2OS: ch2 offset, sign magnitude (ch2 doesn't have integrator) and the offset applied is inverted (ie offset of  ...
                 ; 0001 0245     if(os_ch2<0){
000333 85ad      	LDD  R26,Y+13
000334 23aa      	TST  R26
000335 f442      	BRPL _0x2001B
                 ; 0001 0246         sign=1;
                +
000336 e021     +LDI R18 , LOW ( 1 )
000337 e030     +LDI R19 , HIGH ( 1 )
                 	__GETWRN 18,19,1
                 ; 0001 0247         os_ch2=-os_ch2;
000338 85ec      	LDD  R30,Y+12
000339 85fd      	LDD  R31,Y+12+1
00033a d2f6      	RCALL __ANEGW1
00033b 87ec      	STD  Y+12,R30
00033c 87fd      	STD  Y+12+1,R31
                 ; 0001 0248     } else{ sign=0; }
00033d c002      	RJMP _0x2001C
                 _0x2001B:
                +
00033e e020     +LDI R18 , LOW ( 0 )
00033f e030     +LDI R19 , HIGH ( 0 )
                 	__GETWRN 18,19,0
                 _0x2001C:
                 ; 0001 0249     ch2os = (sign<<5) | os_ch2;
000340 01d9      	MOVW R26,R18
000341 e0e5      	LDI  R30,LOW(5)
000342 d2fa      	RCALL __LSLW12
000343 85ac      	LDD  R26,Y+12
000344 85bd      	LDD  R27,Y+12+1
000345 2bea      	OR   R30,R26
000346 2bfb      	OR   R31,R27
000347 d1d0      	RCALL SUBOPT_0x11
                 ; 0001 024A     ADE7753_write8(CH2OS,ch2os);
000348 e0ee      	LDI  R30,LOW(14)
000349 93ea      	ST   -Y,R30
00034a 81af      	LDD  R26,Y+7
00034b df39      	RCALL _ADE7753_write8
                 ; 0001 024B }
00034c c12f      	RJMP _0x2080002
                 ; .FEND
                 ;
                 ;/** === rmsSetup ===
                 ;**/
                 ;void ADE7753_rmsSetup(int irmsos, int vrmsos){
                 ; 0001 024F void ADE7753_rmsSetup(int irmsos, int vrmsos){
                 _ADE7753_rmsSetup:
                 ; .FSTART _ADE7753_rmsSetup
                 ; 0001 0250     ADE7753_write16(VRMSOS,vrmsos);
00034d d1b1      	RCALL SUBOPT_0xD
                 ;	irmsos -> Y+2
                 ;	vrmsos -> Y+0
00034e e1e9      	LDI  R30,LOW(25)
00034f 93ea      	ST   -Y,R30
000350 81a9      	LDD  R26,Y+1
000351 81ba      	LDD  R27,Y+1+1
000352 df3e      	RCALL _ADE7753_write16
                 ; 0001 0251     ADE7753_write16(IRMSOS,irmsos);
000353 e1e8      	LDI  R30,LOW(24)
000354 93ea      	ST   -Y,R30
000355 81ab      	LDD  R26,Y+3
000356 81bc      	LDD  R27,Y+3+1
000357 df39      	RCALL _ADE7753_write16
                 ; 0001 0252 }
                 _0x2080004:
000358 9624      	ADIW R28,4
000359 9508      	RET
                 ; .FEND
                 ;
                 ;void ADE7753_miscSetup(int zxtout, char sagsyc, char saglvl, char ipklvl, char vpklvl, char tmode){
                 ; 0001 0254 void ADE7753_miscSetup(int zxtout, char sagsyc, char saglvl, char ipklvl, char vpklvl, char tmode){
                 ; 0001 0255     // ZXTOUT 12-bit (U) - Zero-Crossing Timeout
                 ; 0001 0256     // SAGCYC  8-bit (U) - Sag Line Cycle Register.
                 ; 0001 0257     // SAGLVL  8-bit (U) - Sag Voltage Level.
                 ; 0001 0258     // IPKLVL  8-bit (U) - Channel 1 Peak Level Threshold
                 ; 0001 0259     // VPKLVL  8-bit (U) - Channel 2 Peak Level Threshold
                 ; 0001 025A     // TMODE   8-bit (U) - Test Mode Register
                 ; 0001 025B     ADE7753_write16(ZXTOUT,zxtout);
                 ;	zxtout -> Y+5
                 ;	sagsyc -> Y+4
                 ;	saglvl -> Y+3
                 ;	ipklvl -> Y+2
                 ;	vpklvl -> Y+1
                 ;	tmode -> Y+0
                 ; 0001 025C     ADE7753_write8(SAGCYC,sagsyc);
                 ; 0001 025D     ADE7753_write8(SAGLVL,saglvl);
                 ; 0001 025E     ADE7753_write8(IPKLVL,ipklvl);
                 ; 0001 025F     ADE7753_write8(VPKLVL,vpklvl);
                 ; 0001 0260     ADE7753_write8(TMODE,tmode);
                 ; 0001 0261 }
                 ;
                 ;void ADE7753_setInterruptsMask(int Mask16){
                 ; 0001 0263 void ADE7753_setInterruptsMask(int Mask16){
                 ; 0001 0264     ADE7753_write16(IRQEN, Mask16);
                 ;	Mask16 -> Y+0
                 ; 0001 0265 }
                 ;
                 ;void ADE7753_setLineCyc(int d){
                 ; 0001 0267 void ADE7753_setLineCyc(int d){
                 ; 0001 0268     ADE7753_write16(LINECYC,d);
                 ;	d -> Y+0
                 ; 0001 0269 }
                 ;
                 ;/** === printGetResetInterruptStatus ===
                 ;* used for code verification et debugging
                 ;*/
                 ;void ADE7753_printGetResetInterruptStatus(void){
                 ; 0001 026E void ADE7753_printGetResetInterruptStatus(void){
                 ; 0001 026F 
                 ; 0001 0270     //int InterruptMask;
                 ; 0001 0271 
                 ; 0001 0272     //printf("Interrupt Status (binary): ");
                 ; 0001 0273     //InterruptMask = ADE7753_getresetInterruptStatus();
                 ; 0001 0274 }
                 ;
                 ;
                 ;
                 ;/** === chkSum ===
                 ;* Checksum Register. This 6-bit read-only register is equal to the sum of all the ones in the previous read.
                 ;* see the ADE7753 Serial Read Operation section.
                 ;* @param none
                 ;* @return char with the data (6 bits unsigned).
                 ;*/
                 ;char ADE7753_chkSum(){
                 ; 0001 027E char ADE7753_chkSum(){
                 ; 0001 027F     return ADE7753_read8(CHKSUM);
                 ; 0001 0280 }
                 ;
                 ;/** === getActiveEnergy ===
                 ;* Active power is accumulated (integrated) over time in this 24-bit, read-only register
                 ;* @param none
                 ;* @return long with the data (24 bits 2-complement signed).
                 ;*/
                 ;long ADE7753_getActiveEnergy(void){
                 ; 0001 0287 long ADE7753_getActiveEnergy(void){
                 ; 0001 0288     return ADE7753_read24(AENERGY);
                 ; 0001 0289 }
                 ;
                 ;/** === getActiveEnergyReset ===
                 ;* Same as the active energy register except that the register is reset to 0 following a read operation.
                 ;* @param none
                 ;* @return long with the data (24 bits 2-complement signed).
                 ;*/
                 ;long ADE7753_getActiveEnergyReset(void){
                 ; 0001 0290 long ADE7753_getActiveEnergyReset(void){
                 ; 0001 0291     return ADE7753_read24(RAENERGY);
                 ; 0001 0292 }
                 ;
                 ;/** === getApparentEnergy ===
                 ;* Apparent Energy Register. Apparent power is accumulated over time in this read-only register.
                 ;* @param none
                 ;* @return long with the data (24 bits unsigned).
                 ;*/
                 ;long ADE7753_getApparentEnergy(void){
                 ; 0001 0299 long ADE7753_getApparentEnergy(void){
                 ; 0001 029A     return ADE7753_read24(VAENERGY);
                 ; 0001 029B }
                 ;
                 ;/** === getApparentEnergyReset ===
                 ;* Same as the VAENERGY register except that the register is reset to 0 following a read operation.
                 ;* @param none
                 ;* @return long with the data (24 bits unsigned).
                 ;*/
                 ;long ADE7753_getApparentEnergyReset(void){
                 ; 0001 02A2 long ADE7753_getApparentEnergyReset(void){
                 ; 0001 02A3     return ADE7753_read24(RVAENERGY);
                 ; 0001 02A4 }
                 ;
                 ;/** === getCurrentOffset ===
                 ;* Channel 2 RMS Offset Correction Register.
                 ;* @param none
                 ;* @return int with the data (12 bits 2-complement signed).
                 ;*/
                 ;int ADE7753_getCurrentOffset(){
                 ; 0001 02AB int ADE7753_getCurrentOffset(){
                 ; 0001 02AC     return ADE7753_read16(IRMSOS);
                 ; 0001 02AD }
                 ;
                 ;/** === getVoltageOffset ===
                 ;* Channel 2 RMS Offset Correction Register.
                 ;*
                 ;* @param none
                 ;* @return int with the data (12 bits 2-complement's signed).
                 ;*/
                 ;int ADE7753_getVoltageOffset(){
                 ; 0001 02B5 int ADE7753_getVoltageOffset(){
                 ; 0001 02B6     return ADE7753_read16(VRMSOS);
                 ; 0001 02B7 }
                 ;
                 ;/** === setZeroCrossingTimeout / getZeroCrossingTimeout ===
                 ;* Zero-Crossing Timeout. If no zero crossings are detected
                 ;* on Channel 2 within a time period specified by this 12-bit register,
                 ;* the interrupt request line (IRQ) is activated
                 ;* @param none
                 ;* @return int with the data (12 bits unsigned).
                 ;*/
                 ;void ADE7753_setZeroCrossingTimeout(int d){
                 ; 0001 02C0 void ADE7753_setZeroCrossingTimeout(int d){
                 ; 0001 02C1     ADE7753_write16(ZXTOUT,d);
                 ;	d -> Y+0
                 ; 0001 02C2 }
                 ;int ADE7753_getZeroCrossingTimeout(){
                 ; 0001 02C3 int ADE7753_getZeroCrossingTimeout(){
                 ; 0001 02C4     return ADE7753_read16(ZXTOUT);
                 ; 0001 02C5 }
                 ;
                 ;/** === getSagCycles / setSagCycles ===
                 ;* Sag Line Cycle Register. This 8-bit register specifies the number of
                 ;* consecutive line cycles the signal on Channel 2 must be below SAGLVL
                 ;* before the SAG output is activated.
                 ;* @param none
                 ;* @return char with the data (8 bits unsigned).
                 ;*/
                 ;char ADE7753_getSagCycles(){
                 ; 0001 02CE char ADE7753_getSagCycles(){
                 ; 0001 02CF     return ADE7753_read8(SAGCYC);
                 ; 0001 02D0 }
                 ;void ADE7753_setSagCycles(char d){
                 ; 0001 02D1 void ADE7753_setSagCycles(char d){
                 ; 0001 02D2     ADE7753_write8(SAGCYC,d);
                 ;	d -> Y+0
                 ; 0001 02D3 }
                 ;
                 ;/** === getLineCyc / setLineCyc ===
                 ;* Line Cycle Energy Accumulation Mode Line-Cycle Register.
                 ;* This 16-bit register is used during line cycle energy accumulation mode
                 ;* to set the number of half line cycles for energy accumulation
                 ;* @param none
                 ;* @return int with the data (16 bits unsigned).
                 ;*/
                 ;int ADE7753_getLineCyc(){
                 ; 0001 02DC int ADE7753_getLineCyc(){
                 ; 0001 02DD     return ADE7753_read16(LINECYC);
                 ; 0001 02DE }
                 ;
                 ;
                 ;/** === getSagVoltageLevel / setSagVoltageLevel ===
                 ;* Sag Voltage Level. An 8-bit write to this register determines at what peak
                 ;* signal level on Channel 2 the SAG pin becomes active. The signal must remain
                 ;* low for the number of cycles specified in the SAGCYC register before the SAG pin is activated
                 ;* @param none
                 ;* @return char with the data (8 bits unsigned).
                 ;*/
                 ;char ADE7753_getSagVoltageLevel(){
                 ; 0001 02E8 char ADE7753_getSagVoltageLevel(){
                 ; 0001 02E9     return ADE7753_read8(SAGLVL);
                 ; 0001 02EA }
                 ;void ADE7753_setSagVoltageLevel(char d){
                 ; 0001 02EB void ADE7753_setSagVoltageLevel(char d){
                 ; 0001 02EC     ADE7753_write8(SAGLVL,d);
                 ;	d -> Y+0
                 ; 0001 02ED }
                 ;
                 ;/** === getIPeakLevel / setIPeakLevel ===
                 ;* Channel 1 Peak Level Threshold (Current Channel). This register sets the level of the current
                 ;* peak detection. If the Channel 1 input exceeds this level, the PKI flag in the status register is set.
                 ;* @param none
                 ;* @return char with the data (8 bits unsigned).
                 ;*/
                 ;char ADE7753_getIPeakLevel(){
                 ; 0001 02F5 char ADE7753_getIPeakLevel(){
                 ; 0001 02F6     return ADE7753_read8(IPKLVL);
                 ; 0001 02F7 }
                 ;void ADE7753_setIPeakLevel(char d){
                 ; 0001 02F8 void ADE7753_setIPeakLevel(char d){
                 ; 0001 02F9     ADE7753_write8(IPKLVL,d);
                 ;	d -> Y+0
                 ; 0001 02FA }
                 ;
                 ;/** === getVPeakLevel / setVPeakLevel ===
                 ;* Channel 2 Peak Level Threshold (Voltage Channel). This register sets the level of the
                 ;* voltage peak detection. If the Channel 2 input exceeds this level,
                 ;* the PKV flag in the status register is set.
                 ;* @param none
                 ;* @return char with the data (8bits unsigned).
                 ;*/
                 ;char ADE7753_getVPeakLevel(){
                 ; 0001 0303 char ADE7753_getVPeakLevel(){
                 ; 0001 0304     return ADE7753_read8(VPKLVL);
                 ; 0001 0305 }
                 ;void ADE7753_setVPeakLevel(char d){
                 ; 0001 0306 void ADE7753_setVPeakLevel(char d){
                 ; 0001 0307     ADE7753_write8(VPKLVL,d);
                 ;	d -> Y+0
                 ; 0001 0308 }
                 ;
                 ;/** === getVpeak ===
                 ;* Channel 2 Peak Register. The maximum input value of the voltage channel since the last read of the register is stored  ...
                 ;* @param none
                 ;* @return long with the data (24 bits unsigned).
                 ;*/
                 ;long ADE7753_getVpeak(void){
                 ; 0001 030F long ADE7753_getVpeak(void){
                 ; 0001 0310     return ADE7753_read24(VPEAK);
                 ; 0001 0311 }
                 ;
                 ;/** === getIpeak ===
                 ;* Channel 1 Peak Register. The maximum input value of the current channel since the last read
                 ;* of the register is stored in this register.
                 ;* @param none
                 ;* @return long with the data (24 bits unsigned) .
                 ;*/
                 ;long ADE7753_getIpeak(void){
                 ; 0001 0319 long ADE7753_getIpeak(void){
                 ; 0001 031A     return ADE7753_read24(IPEAK);
                 ; 0001 031B }
                 ;
                 ;/** === energyGain ===
                 ;* @param
                 ;* @param
                 ;*/
                 ;void ADE7753_energyGain(int wgain, int vagain){
                 ; 0001 0321 void ADE7753_energyGain(int wgain, int vagain){
                 ; 0001 0322     ADE7753_write16(WGAIN,wgain);
                 ;	wgain -> Y+2
                 ;	vagain -> Y+0
                 ; 0001 0323     ADE7753_write16(VAGAIN,vagain);
                 ; 0001 0324 }
                 ;
                 ;
                 ;/** === getLAENERGY ===
                 ;* Accumulated Active Energy until a fixed number of semi cicles according to the LineCyc register.
                 ;* @param none
                 ;* @return long with the data (24 bits unsigned).
                 ;*/
                 ;
                 ;long ADE7753_get_LAENERGY(void){
                 ; 0001 032D long ADE7753_get_LAENERGY(void){
                 ; 0001 032E 
                 ; 0001 032F     long aux;
                 ; 0001 0330     ADE7753_getresetInterruptStatus(); // Clear all interrupts
                 ;	aux -> Y+0
                 ; 0001 0331       while( !  ( ADE7753_getInterruptStatus() & CYCEND )  )   // wait Zero-Crossing
                 ; 0001 0332     {}
                 ; 0001 0333     aux=ADE7753_read24(LAENERGY);
                 ; 0001 0334     return aux;
                 ; 0001 0335 }
                 ;
                 ;long ADE7753_get_AENERGY(void){
                 ; 0001 0337 long ADE7753_get_AENERGY(void){
                 ; 0001 0338 
                 ; 0001 0339     long aux;
                 ; 0001 033A     ADE7753_getresetInterruptStatus(); // Clear all interrupts
                 ;	aux -> Y+0
                 ; 0001 033B       while( !  ( ADE7753_getInterruptStatus() & CYCEND )  );   // wait Zero-Crossing
                 ; 0001 033C 
                 ; 0001 033D     aux=ADE7753_read24(AENERGY);
                 ; 0001 033E     return aux;
                 ; 0001 033F }
                 ;
                 ;long ADE7753_get_LVAENERGY(void){
                 ; 0001 0341 long ADE7753_get_LVAENERGY(void){
                 ; 0001 0342 
                 ; 0001 0343     long aux;
                 ; 0001 0344     ADE7753_getresetInterruptStatus(); // Clear all interrupts
                 ;	aux -> Y+0
                 ; 0001 0345       while( !  ( ADE7753_getInterruptStatus() & CYCEND )  );   // wait Zero-Crossing
                 ; 0001 0346 
                 ; 0001 0347     aux=ADE7753_read24(LVAENERGY);
                 ; 0001 0348     return aux;
                 ; 0001 0349 }
                 ;long ADE7753_get_LVARENERGY(void){
                 ; 0001 034A long ADE7753_get_LVARENERGY(void){
                 ; 0001 034B 
                 ; 0001 034C     long aux;
                 ; 0001 034D     ADE7753_getresetInterruptStatus(); // Clear all interrupts
                 ;	aux -> Y+0
                 ; 0001 034E       while( !  ( ADE7753_getInterruptStatus() & CYCEND )  );   // wait Zero-Crossing
                 ; 0001 034F 
                 ; 0001 0350     aux=ADE7753_read24(LVARENERGY);
                 ; 0001 0351     return aux;
                 ; 0001 0352 }
                 ;void ADE7753_get_ENERGY(long e1,long e2)
                 ; 0001 0354 {
                 ; 0001 0355 
                 ; 0001 0356     ADE7753_getresetInterruptStatus(); // Clear all interrupts
                 ;	e1 -> Y+4
                 ;	e2 -> Y+0
                 ; 0001 0357       while( !  ( ADE7753_getInterruptStatus() & CYCEND )  );   // wait Zero-Crossing
                 ; 0001 0358     e1=ADE7753_read24(LAENERGY);
                 ; 0001 0359     e2=ADE7753_read24(LVAENERGY);
                 ; 0001 035A 
                 ; 0001 035B }
                 ;
                 ;
                 ;
                 ;
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _putchar:
                 ; .FSTART _putchar
00035a 93aa      	ST   -Y,R26
                 _0x2000006:
00035b 91e0 00c0 	LDS  R30,192
00035d 72e0      	ANDI R30,LOW(0x20)
00035e f3e1      	BREQ _0x2000006
00035f 81e8      	LD   R30,Y
000360 93e0 00c6 	STS  198,R30
000362 c141      	RJMP _0x2080001
                 ; .FEND
                 _put_usart_G100:
                 ; .FSTART _put_usart_G100
000363 d19b      	RCALL SUBOPT_0xD
000364 81aa      	LDD  R26,Y+2
000365 dff4      	RCALL _putchar
000366 81a8      	LD   R26,Y
000367 81b9      	LDD  R27,Y+1
000368 d154      	RCALL SUBOPT_0x0
                 _0x2080003:
000369 9623      	ADIW R28,3
00036a 9508      	RET
                 ; .FEND
                 __print_G100:
                 ; .FSTART __print_G100
00036b d193      	RCALL SUBOPT_0xD
00036c 9726      	SBIW R28,6
00036d d355      	RCALL __SAVELOCR6
00036e e010      	LDI  R17,0
00036f 85ac      	LDD  R26,Y+12
000370 85bd      	LDD  R27,Y+12+1
000371 e0e0      	LDI  R30,LOW(0)
000372 e0f0      	LDI  R31,HIGH(0)
000373 93ed      	ST   X+,R30
000374 93fc      	ST   X,R31
                 _0x200001C:
000375 89ea      	LDD  R30,Y+18
000376 89fb      	LDD  R31,Y+18+1
000377 9631      	ADIW R30,1
000378 8bea      	STD  Y+18,R30
000379 8bfb      	STD  Y+18+1,R31
00037a 9731      	SBIW R30,1
00037b 91e4      	LPM  R30,Z
00037c 2f2e      	MOV  R18,R30
00037d 30e0      	CPI  R30,0
00037e f409      	BRNE PC+2
00037f c0f9      	RJMP _0x200001E
000380 2fe1      	MOV  R30,R17
000381 30e0      	CPI  R30,0
000382 f431      	BRNE _0x2000022
000383 3225      	CPI  R18,37
000384 f411      	BRNE _0x2000023
000385 e011      	LDI  R17,LOW(1)
000386 c001      	RJMP _0x2000024
                 _0x2000023:
000387 d193      	RCALL SUBOPT_0x12
                 _0x2000024:
000388 c0ef      	RJMP _0x2000021
                 _0x2000022:
000389 30e1      	CPI  R30,LOW(0x1)
00038a f4a1      	BRNE _0x2000025
00038b 3225      	CPI  R18,37
00038c f411      	BRNE _0x2000026
00038d d18d      	RCALL SUBOPT_0x12
00038e c0e8      	RJMP _0x20000D2
                 _0x2000026:
00038f e012      	LDI  R17,LOW(2)
000390 e040      	LDI  R20,LOW(0)
000391 e000      	LDI  R16,LOW(0)
000392 322d      	CPI  R18,45
000393 f411      	BRNE _0x2000027
000394 e001      	LDI  R16,LOW(1)
000395 c0e2      	RJMP _0x2000021
                 _0x2000027:
000396 322b      	CPI  R18,43
000397 f411      	BRNE _0x2000028
000398 e24b      	LDI  R20,LOW(43)
000399 c0de      	RJMP _0x2000021
                 _0x2000028:
00039a 3220      	CPI  R18,32
00039b f411      	BRNE _0x2000029
00039c e240      	LDI  R20,LOW(32)
00039d c0da      	RJMP _0x2000021
                 _0x2000029:
00039e c002      	RJMP _0x200002A
                 _0x2000025:
00039f 30e2      	CPI  R30,LOW(0x2)
0003a0 f439      	BRNE _0x200002B
                 _0x200002A:
0003a1 e050      	LDI  R21,LOW(0)
0003a2 e013      	LDI  R17,LOW(3)
0003a3 3320      	CPI  R18,48
0003a4 f411      	BRNE _0x200002C
0003a5 6800      	ORI  R16,LOW(128)
0003a6 c0d1      	RJMP _0x2000021
                 _0x200002C:
0003a7 c003      	RJMP _0x200002D
                 _0x200002B:
0003a8 30e3      	CPI  R30,LOW(0x3)
0003a9 f009      	BREQ PC+2
0003aa c0cd      	RJMP _0x2000021
                 _0x200002D:
0003ab 3320      	CPI  R18,48
0003ac f010      	BRLO _0x2000030
0003ad 332a      	CPI  R18,58
0003ae f008      	BRLO _0x2000031
                 _0x2000030:
0003af c007      	RJMP _0x200002F
                 _0x2000031:
0003b0 e0aa      	LDI  R26,LOW(10)
0003b1 9f5a      	MUL  R21,R26
0003b2 2d50      	MOV  R21,R0
0003b3 2fe2      	MOV  R30,R18
0003b4 53e0      	SUBI R30,LOW(48)
0003b5 0f5e      	ADD  R21,R30
0003b6 c0c1      	RJMP _0x2000021
                 _0x200002F:
0003b7 2fe2      	MOV  R30,R18
0003b8 36e3      	CPI  R30,LOW(0x63)
0003b9 f439      	BRNE _0x2000035
0003ba d167      	RCALL SUBOPT_0x13
0003bb d169      	RCALL SUBOPT_0x14
0003bc d165      	RCALL SUBOPT_0x13
0003bd 81a4      	LDD  R26,Z+4
0003be 93aa      	ST   -Y,R26
0003bf d169      	RCALL SUBOPT_0x15
0003c0 c0b6      	RJMP _0x2000036
                 _0x2000035:
0003c1 37e3      	CPI  R30,LOW(0x73)
0003c2 f429      	BRNE _0x2000038
0003c3 d16b      	RCALL SUBOPT_0x16
0003c4 d16c      	RCALL SUBOPT_0x17
0003c5 d0e0      	RCALL _strlen
0003c6 2f1e      	MOV  R17,R30
0003c7 c007      	RJMP _0x2000039
                 _0x2000038:
0003c8 37e0      	CPI  R30,LOW(0x70)
0003c9 f449      	BRNE _0x200003B
0003ca d164      	RCALL SUBOPT_0x16
0003cb d165      	RCALL SUBOPT_0x17
0003cc d0e4      	RCALL _strlenf
0003cd 2f1e      	MOV  R17,R30
0003ce 6008      	ORI  R16,LOW(8)
                 _0x2000039:
0003cf 6002      	ORI  R16,LOW(2)
0003d0 770f      	ANDI R16,LOW(127)
0003d1 e030      	LDI  R19,LOW(0)
0003d2 c02d      	RJMP _0x200003C
                 _0x200003B:
0003d3 36e4      	CPI  R30,LOW(0x64)
0003d4 f011      	BREQ _0x200003F
0003d5 36e9      	CPI  R30,LOW(0x69)
0003d6 f411      	BRNE _0x2000040
                 _0x200003F:
0003d7 6004      	ORI  R16,LOW(4)
0003d8 c002      	RJMP _0x2000041
                 _0x2000040:
0003d9 37e5      	CPI  R30,LOW(0x75)
0003da f429      	BRNE _0x2000042
                 _0x2000041:
0003db e3e4      	LDI  R30,LOW(_tbl10_G100*2)
0003dc e0f0      	LDI  R31,HIGH(_tbl10_G100*2)
0003dd d13a      	RCALL SUBOPT_0x11
0003de e015      	LDI  R17,LOW(5)
0003df c00b      	RJMP _0x2000043
                 _0x2000042:
0003e0 35e8      	CPI  R30,LOW(0x58)
0003e1 f411      	BRNE _0x2000045
0003e2 6008      	ORI  R16,LOW(8)
0003e3 c003      	RJMP _0x2000046
                 _0x2000045:
0003e4 37e8      	CPI  R30,LOW(0x78)
0003e5 f009      	BREQ PC+2
0003e6 c090      	RJMP _0x2000077
                 _0x2000046:
0003e7 e3ee      	LDI  R30,LOW(_tbl16_G100*2)
0003e8 e0f0      	LDI  R31,HIGH(_tbl16_G100*2)
0003e9 d12e      	RCALL SUBOPT_0x11
0003ea e014      	LDI  R17,LOW(4)
                 _0x2000043:
0003eb ff02      	SBRS R16,2
0003ec c011      	RJMP _0x2000048
0003ed d141      	RCALL SUBOPT_0x16
0003ee d14a      	RCALL SUBOPT_0x18
0003ef 85ab      	LDD  R26,Y+11
0003f0 23aa      	TST  R26
0003f1 f432      	BRPL _0x2000049
0003f2 85ea      	LDD  R30,Y+10
0003f3 85fb      	LDD  R31,Y+10+1
0003f4 d23c      	RCALL __ANEGW1
0003f5 87ea      	STD  Y+10,R30
0003f6 87fb      	STD  Y+10+1,R31
0003f7 e24d      	LDI  R20,LOW(45)
                 _0x2000049:
0003f8 3040      	CPI  R20,0
0003f9 f011      	BREQ _0x200004A
0003fa 5f1f      	SUBI R17,-LOW(1)
0003fb c001      	RJMP _0x200004B
                 _0x200004A:
0003fc 7f0b      	ANDI R16,LOW(251)
                 _0x200004B:
0003fd c002      	RJMP _0x200004C
                 _0x2000048:
0003fe d130      	RCALL SUBOPT_0x16
0003ff d139      	RCALL SUBOPT_0x18
                 _0x200004C:
                 _0x200003C:
000400 fd00      	SBRC R16,0
000401 c010      	RJMP _0x200004D
                 _0x200004E:
000402 1715      	CP   R17,R21
000403 f470      	BRSH _0x2000050
000404 ff07      	SBRS R16,7
000405 c008      	RJMP _0x2000051
000406 ff02      	SBRS R16,2
000407 c004      	RJMP _0x2000052
000408 7f0b      	ANDI R16,LOW(251)
000409 2f24      	MOV  R18,R20
00040a 5011      	SUBI R17,LOW(1)
00040b c001      	RJMP _0x2000053
                 _0x2000052:
00040c e320      	LDI  R18,LOW(48)
                 _0x2000053:
00040d c001      	RJMP _0x2000054
                 _0x2000051:
00040e e220      	LDI  R18,LOW(32)
                 _0x2000054:
00040f d10b      	RCALL SUBOPT_0x12
000410 5051      	SUBI R21,LOW(1)
000411 cff0      	RJMP _0x200004E
                 _0x2000050:
                 _0x200004D:
000412 2f31      	MOV  R19,R17
000413 ff01      	SBRS R16,1
000414 c015      	RJMP _0x2000055
                 _0x2000056:
000415 3030      	CPI  R19,0
000416 f091      	BREQ _0x2000058
000417 ff03      	SBRS R16,3
000418 c005      	RJMP _0x2000059
000419 81ee      	LDD  R30,Y+6
00041a 81ff      	LDD  R31,Y+6+1
00041b 9125      	LPM  R18,Z+
00041c d0fb      	RCALL SUBOPT_0x11
00041d c005      	RJMP _0x200005A
                 _0x2000059:
00041e 81ae      	LDD  R26,Y+6
00041f 81bf      	LDD  R27,Y+6+1
000420 912d      	LD   R18,X+
000421 83ae      	STD  Y+6,R26
000422 83bf      	STD  Y+6+1,R27
                 _0x200005A:
000423 d0f7      	RCALL SUBOPT_0x12
000424 3050      	CPI  R21,0
000425 f009      	BREQ _0x200005B
000426 5051      	SUBI R21,LOW(1)
                 _0x200005B:
000427 5031      	SUBI R19,LOW(1)
000428 cfec      	RJMP _0x2000056
                 _0x2000058:
000429 c044      	RJMP _0x200005C
                 _0x2000055:
                 _0x200005E:
00042a e320      	LDI  R18,LOW(48)
00042b 81ee      	LDD  R30,Y+6
00042c 81ff      	LDD  R31,Y+6+1
00042d d278      	RCALL __GETW1PF
00042e 87e8      	STD  Y+8,R30
00042f 87f9      	STD  Y+8+1,R31
000430 81ee      	LDD  R30,Y+6
000431 81ff      	LDD  R31,Y+6+1
000432 9632      	ADIW R30,2
000433 d0e4      	RCALL SUBOPT_0x11
                 _0x2000060:
000434 85e8      	LDD  R30,Y+8
000435 85f9      	LDD  R31,Y+8+1
000436 85aa      	LDD  R26,Y+10
000437 85bb      	LDD  R27,Y+10+1
000438 17ae      	CP   R26,R30
000439 07bf      	CPC  R27,R31
00043a f048      	BRLO _0x2000062
00043b 5f2f      	SUBI R18,-LOW(1)
00043c d0d8      	RCALL SUBOPT_0x10
00043d 85ea      	LDD  R30,Y+10
00043e 85fb      	LDD  R31,Y+10+1
00043f 1bea      	SUB  R30,R26
000440 0bfb      	SBC  R31,R27
000441 87ea      	STD  Y+10,R30
000442 87fb      	STD  Y+10+1,R31
000443 cff0      	RJMP _0x2000060
                 _0x2000062:
000444 332a      	CPI  R18,58
000445 f028      	BRLO _0x2000063
000446 ff03      	SBRS R16,3
000447 c002      	RJMP _0x2000064
000448 5f29      	SUBI R18,-LOW(7)
000449 c001      	RJMP _0x2000065
                 _0x2000064:
00044a 5d29      	SUBI R18,-LOW(39)
                 _0x2000065:
                 _0x2000063:
00044b fd04      	SBRC R16,4
00044c c018      	RJMP _0x2000067
00044d 3321      	CPI  R18,49
00044e f418      	BRSH _0x2000069
00044f d0c5      	RCALL SUBOPT_0x10
000450 9711      	SBIW R26,1
000451 f409      	BRNE _0x2000068
                 _0x2000069:
000452 c009      	RJMP _0x20000D3
                 _0x2000068:
000453 1753      	CP   R21,R19
000454 f010      	BRLO _0x200006D
000455 ff00      	SBRS R16,0
000456 c001      	RJMP _0x200006E
                 _0x200006D:
000457 c011      	RJMP _0x200006C
                 _0x200006E:
000458 e220      	LDI  R18,LOW(32)
000459 ff07      	SBRS R16,7
00045a c00a      	RJMP _0x200006F
00045b e320      	LDI  R18,LOW(48)
                 _0x20000D3:
00045c 6100      	ORI  R16,LOW(16)
00045d ff02      	SBRS R16,2
00045e c006      	RJMP _0x2000070
00045f 7f0b      	ANDI R16,LOW(251)
000460 934a      	ST   -Y,R20
000461 d0c7      	RCALL SUBOPT_0x15
000462 3050      	CPI  R21,0
000463 f009      	BREQ _0x2000071
000464 5051      	SUBI R21,LOW(1)
                 _0x2000071:
                 _0x2000070:
                 _0x200006F:
                 _0x2000067:
000465 d0b5      	RCALL SUBOPT_0x12
000466 3050      	CPI  R21,0
000467 f009      	BREQ _0x2000072
000468 5051      	SUBI R21,LOW(1)
                 _0x2000072:
                 _0x200006C:
000469 5031      	SUBI R19,LOW(1)
00046a d0aa      	RCALL SUBOPT_0x10
00046b 9712      	SBIW R26,2
00046c f008      	BRLO _0x200005F
00046d cfbc      	RJMP _0x200005E
                 _0x200005F:
                 _0x200005C:
00046e ff00      	SBRS R16,0
00046f c007      	RJMP _0x2000073
                 _0x2000074:
000470 3050      	CPI  R21,0
000471 f029      	BREQ _0x2000076
000472 5051      	SUBI R21,LOW(1)
000473 e2e0      	LDI  R30,LOW(32)
000474 93ea      	ST   -Y,R30
000475 d0b3      	RCALL SUBOPT_0x15
000476 cff9      	RJMP _0x2000074
                 _0x2000076:
                 _0x2000073:
                 _0x2000077:
                 _0x2000036:
                 _0x20000D2:
000477 e010      	LDI  R17,LOW(0)
                 _0x2000021:
000478 cefc      	RJMP _0x200001C
                 _0x200001E:
000479 85ac      	LDD  R26,Y+12
00047a 85bd      	LDD  R27,Y+12+1
00047b d226      	RCALL __GETW1P
                 _0x2080002:
00047c d24d      	RCALL __LOADLOCR6
00047d 9664      	ADIW R28,20
00047e 9508      	RET
                 ; .FEND
                 _printf:
                 ; .FSTART _printf
00047f 92ff      	PUSH R15
000480 2ef8      	MOV  R15,R24
000481 9726      	SBIW R28,6
000482 d244      	RCALL __SAVELOCR2
000483 01de      	MOVW R26,R28
000484 9614      	ADIW R26,4
000485 d19d      	RCALL __ADDW2R15
000486 018d      	MOVW R16,R26
000487 e0e0      	LDI  R30,LOW(0)
000488 83ec      	STD  Y+4,R30
000489 83ed      	STD  Y+4+1,R30
00048a 83ee      	STD  Y+6,R30
00048b 83ef      	STD  Y+6+1,R30
00048c 01de      	MOVW R26,R28
00048d 9618      	ADIW R26,8
00048e d194      	RCALL __ADDW2R15
00048f d212      	RCALL __GETW1P
000490 d038      	RCALL SUBOPT_0x2
000491 931a      	ST   -Y,R17
000492 930a      	ST   -Y,R16
000493 e6e3      	LDI  R30,LOW(_put_usart_G100)
000494 e0f3      	LDI  R31,HIGH(_put_usart_G100)
000495 d033      	RCALL SUBOPT_0x2
000496 01de      	MOVW R26,R28
000497 9618      	ADIW R26,8
000498 ded2      	RCALL __print_G100
000499 d234      	RCALL __LOADLOCR2
00049a 9628      	ADIW R28,8
00049b 90ff      	POP  R15
00049c 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _spi:
                 ; .FSTART _spi
00049d 93aa      	ST   -Y,R26
00049e 81e8      	LD   R30,Y
00049f bdee      	OUT  0x2E,R30
                 _0x2020003:
0004a0 b5ed      	IN   R30,0x2D
0004a1 ffe7      	SBRS R30,7
0004a2 cffd      	RJMP _0x2020003
0004a3 b5ee      	IN   R30,0x2E
                 _0x2080001:
0004a4 9621      	ADIW R28,1
0004a5 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 _strlen:
                 ; .FSTART _strlen
0004a6 d058      	RCALL SUBOPT_0xD
0004a7 91a9          ld   r26,y+
0004a8 91b9          ld   r27,y+
0004a9 27ee          clr  r30
0004aa 27ff          clr  r31
                 strlen0:
0004ab 916d          ld   r22,x+
0004ac 2366          tst  r22
0004ad f011          breq strlen1
0004ae 9631          adiw r30,1
0004af cffb          rjmp strlen0
                 strlen1:
0004b0 9508          ret
                 ; .FEND
                 _strlenf:
                 ; .FSTART _strlenf
0004b1 d04d      	RCALL SUBOPT_0xD
0004b2 27aa          clr  r26
0004b3 27bb          clr  r27
0004b4 91e9          ld   r30,y+
0004b5 91f9          ld   r31,y+
                 strlenf0:
0004b6 9005      	lpm  r0,z+
0004b7 2000          tst  r0
0004b8 f011          breq strlenf1
0004b9 9611          adiw r26,1
0004ba cffb          rjmp strlenf0
                 strlenf1:
0004bb 01fd          movw r30,r26
0004bc 9508          ret
                 ; .FEND
                 
                 	.DSEG
                 _adc_data:
000200           	.BYTE 0x10
                 _rx_buffer0:
000210           	.BYTE 0x32
                 _time_to_check_ADE:
000242           	.BYTE 0x2
                 _Irms:
000244           	.BYTE 0x4
                 _Vpeak:
000248           	.BYTE 0x4
                 _Ipeak:
00024c           	.BYTE 0x4
                 _Vrms:
000250           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x0:
0004bd 91ed      	LD   R30,X+
0004be 91fd      	LD   R31,X+
0004bf 9631      	ADIW R30,1
0004c0 93fe      	ST   -X,R31
0004c1 93ee      	ST   -X,R30
0004c2 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x1:
                +
0004c3 2ebe     +MOV R11 , R30
0004c4 2ecf     +MOV R12 , R31
                 	__PUTW1R 11,12
0004c5 2455      	CLR  R5
0004c6 e0e1      	LDI  R30,LOW(1)
0004c7 2e7e      	MOV  R7,R30
0004c8 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 10 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x2:
0004c9 93fa      	ST   -Y,R31
0004ca 93ea      	ST   -Y,R30
0004cb 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x3:
0004cc dffc      	RCALL SUBOPT_0x2
0004cd e0e0      	LDI  R30,LOW(0)
0004ce e0f0      	LDI  R31,HIGH(0)
0004cf cff9      	RJMP SUBOPT_0x2
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x4:
0004d0 de22      	RCALL _ADE7753_getVpeakReset
0004d1 93e0 0248 	STS  _Vpeak,R30
0004d3 93f0 0249 	STS  _Vpeak+1,R31
0004d5 9360 024a 	STS  _Vpeak+2,R22
0004d7 9370 024b 	STS  _Vpeak+3,R23
0004d9 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x5:
0004da 93e0 0200 	STS  _adc_data,R30
0004dc 93f0 0201 	STS  _adc_data+1,R31
0004de 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x6:
0004df de16      	RCALL _ADE7753_getPeriod
                +
0004e0 93e0 020e+STS _adc_data + ( 14 ) , R30
0004e2 93f0 020f+STS _adc_data + ( 14 ) + 1 , R31
                 	__PUTW1MN _adc_data,14
0004e4 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x7:
0004e5 dba0      	RCALL _HexInCharToDec
0004e6 e0f0      	LDI  R31,0
0004e7 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x8:
0004e8 27ff      	CLR  R31
0004e9 2766      	CLR  R22
0004ea 2777      	CLR  R23
0004eb d1d2      	RCALL __PUTPARD1
0004ec 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 8 TIMES, CODE SIZE REDUCTION:12 WORDS
                 SUBOPT_0x9:
0004ed d172      	RCALL __CWD1
0004ee d1cf      	RCALL __PUTPARD1
0004ef 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0xA:
0004f0 dfac      	RCALL _spi
0004f1 e0a0      	LDI  R26,LOW(0)
0004f2 dfaa      	RCALL _spi
0004f3 2f1e      	MOV  R17,R30
0004f4 e0a0      	LDI  R26,LOW(0)
0004f5 dfa7      	RCALL _spi
0004f6 2f0e      	MOV  R16,R30
0004f7 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0xB:
0004f8 e0f0      	LDI  R31,0
0004f9 d166      	RCALL __CWD1
0004fa 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0xC:
0004fb dfa1      	RCALL _spi
0004fc 2fa1      	MOV  R26,R17
0004fd df9f      	RCALL _spi
0004fe cd53      	RJMP _ADE7753_disableChip
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 7 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0xD:
0004ff 93ba      	ST   -Y,R27
000500 93aa      	ST   -Y,R26
000501 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:8 WORDS
                 SUBOPT_0xE:
000502 9724      	SBIW R28,4
000503 e0e0      	LDI  R30,LOW(0)
000504 83e8      	ST   Y,R30
000505 83e9      	STD  Y+1,R30
000506 83ea      	STD  Y+2,R30
000507 83eb      	STD  Y+3,R30
000508 931a      	ST   -Y,R17
000509 e010      	LDI  R17,0
00050a 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0xF:
                +
00050b 81a9     +LDD R26 , Y + 1
00050c 81ba     +LDD R27 , Y + 1 + 1
00050d 818b     +LDD R24 , Y + 1 + 2
00050e 819c     +LDD R25 , Y + 1 + 3
                 	__GETD2S 1
00050f d117      	RCALL __ADDD12
                +
000510 83e9     +STD Y + 1 , R30
000511 83fa     +STD Y + 1 + 1 , R31
000512 836b     +STD Y + 1 + 2 , R22
000513 837c     +STD Y + 1 + 3 , R23
                 	__PUTD1S 1
000514 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x10:
000515 85a8      	LDD  R26,Y+8
000516 85b9      	LDD  R27,Y+8+1
000517 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 7 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x11:
000518 83ee      	STD  Y+6,R30
000519 83ff      	STD  Y+6+1,R31
00051a 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:18 WORDS
                 SUBOPT_0x12:
00051b 932a      	ST   -Y,R18
00051c 85ad      	LDD  R26,Y+13
00051d 85be      	LDD  R27,Y+13+1
00051e 85ef      	LDD  R30,Y+15
00051f 89f8      	LDD  R31,Y+15+1
000520 9509      	ICALL
000521 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x13:
000522 89e8      	LDD  R30,Y+16
000523 89f9      	LDD  R31,Y+16+1
000524 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 5 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x14:
000525 9734      	SBIW R30,4
000526 8be8      	STD  Y+16,R30
000527 8bf9      	STD  Y+16+1,R31
000528 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x15:
000529 85ad      	LDD  R26,Y+13
00052a 85be      	LDD  R27,Y+13+1
00052b 85ef      	LDD  R30,Y+15
00052c 89f8      	LDD  R31,Y+15+1
00052d 9509      	ICALL
00052e 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x16:
00052f dff2      	RCALL SUBOPT_0x13
000530 cff4      	RJMP SUBOPT_0x14
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:4 WORDS
                 SUBOPT_0x17:
000531 89a8      	LDD  R26,Y+16
000532 89b9      	LDD  R27,Y+16+1
000533 9614      	ADIW R26,4
000534 d16d      	RCALL __GETW1P
000535 dfe2      	RCALL SUBOPT_0x11
000536 81ae      	LDD  R26,Y+6
000537 81bf      	LDD  R27,Y+6+1
000538 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x18:
000539 89a8      	LDD  R26,Y+16
00053a 89b9      	LDD  R27,Y+16+1
00053b 9614      	ADIW R26,4
00053c d165      	RCALL __GETW1P
00053d 87ea      	STD  Y+10,R30
00053e 87fb      	STD  Y+10+1,R31
00053f 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000540 9610      	adiw r26,0
000541 f039      	breq __delay_ms1
                 __delay_ms0:
                +
000542 ea80     +LDI R24 , LOW ( 0xFA0 )
000543 e09f     +LDI R25 , HIGH ( 0xFA0 )
                +__DELAY_USW_LOOP :
000544 9701     +SBIW R24 , 1
000545 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xFA0
000546 95a8      	wdr
000547 9711      	sbiw r26,1
000548 f7c9      	brne __delay_ms0
                 __delay_ms1:
000549 9508      	ret
                 
                 __ROUND_REPACK:
00054a 2355      	TST  R21
00054b f442      	BRPL __REPACK
00054c 3850      	CPI  R21,0x80
00054d f411      	BRNE __ROUND_REPACK0
00054e ffe0      	SBRS R30,0
00054f c004      	RJMP __REPACK
                 __ROUND_REPACK0:
000550 9631      	ADIW R30,1
000551 1f69      	ADC  R22,R25
000552 1f79      	ADC  R23,R25
000553 f06b      	BRVS __REPACK1
                 
                 __REPACK:
000554 e850      	LDI  R21,0x80
000555 2757      	EOR  R21,R23
000556 f411      	BRNE __REPACK0
000557 935f      	PUSH R21
000558 c073      	RJMP __ZERORES
                 __REPACK0:
000559 3f5f      	CPI  R21,0xFF
00055a f031      	BREQ __REPACK1
00055b 0f66      	LSL  R22
00055c 0c00      	LSL  R0
00055d 9557      	ROR  R21
00055e 9567      	ROR  R22
00055f 2f75      	MOV  R23,R21
000560 9508      	RET
                 __REPACK1:
000561 935f      	PUSH R21
000562 2000      	TST  R0
000563 f00a      	BRMI __REPACK2
000564 c073      	RJMP __MAXRES
                 __REPACK2:
000565 c06c      	RJMP __MINRES
                 
                 __UNPACK:
000566 e850      	LDI  R21,0x80
000567 2e19      	MOV  R1,R25
000568 2215      	AND  R1,R21
000569 0f88      	LSL  R24
00056a 1f99      	ROL  R25
00056b 2795      	EOR  R25,R21
00056c 0f55      	LSL  R21
00056d 9587      	ROR  R24
                 
                 __UNPACK1:
00056e e850      	LDI  R21,0x80
00056f 2e07      	MOV  R0,R23
000570 2205      	AND  R0,R21
000571 0f66      	LSL  R22
000572 1f77      	ROL  R23
000573 2775      	EOR  R23,R21
000574 0f55      	LSL  R21
000575 9567      	ROR  R22
000576 9508      	RET
                 
                 __CFD1U:
000577 9468      	SET
000578 c001      	RJMP __CFD1U0
                 __CFD1:
000579 94e8      	CLT
                 __CFD1U0:
00057a 935f      	PUSH R21
00057b dff2      	RCALL __UNPACK1
00057c 3870      	CPI  R23,0x80
00057d f018      	BRLO __CFD10
00057e 3f7f      	CPI  R23,0xFF
00057f f408      	BRCC __CFD10
000580 c04b      	RJMP __ZERORES
                 __CFD10:
000581 e156      	LDI  R21,22
000582 1b57      	SUB  R21,R23
000583 f4aa      	BRPL __CFD11
000584 9551      	NEG  R21
000585 3058      	CPI  R21,8
000586 f40e      	BRTC __CFD19
000587 3059      	CPI  R21,9
                 __CFD19:
000588 f030      	BRLO __CFD17
000589 efef      	SER  R30
00058a efff      	SER  R31
00058b ef6f      	SER  R22
00058c e77f      	LDI  R23,0x7F
00058d f977      	BLD  R23,7
00058e c01a      	RJMP __CFD15
                 __CFD17:
00058f 2777      	CLR  R23
000590 2355      	TST  R21
000591 f0b9      	BREQ __CFD15
                 __CFD18:
000592 0fee      	LSL  R30
000593 1fff      	ROL  R31
000594 1f66      	ROL  R22
000595 1f77      	ROL  R23
000596 955a      	DEC  R21
000597 f7d1      	BRNE __CFD18
000598 c010      	RJMP __CFD15
                 __CFD11:
000599 2777      	CLR  R23
                 __CFD12:
00059a 3058      	CPI  R21,8
00059b f028      	BRLO __CFD13
00059c 2fef      	MOV  R30,R31
00059d 2ff6      	MOV  R31,R22
00059e 2f67      	MOV  R22,R23
00059f 5058      	SUBI R21,8
0005a0 cff9      	RJMP __CFD12
                 __CFD13:
0005a1 2355      	TST  R21
0005a2 f031      	BREQ __CFD15
                 __CFD14:
0005a3 9576      	LSR  R23
0005a4 9567      	ROR  R22
0005a5 95f7      	ROR  R31
0005a6 95e7      	ROR  R30
0005a7 955a      	DEC  R21
0005a8 f7d1      	BRNE __CFD14
                 __CFD15:
0005a9 2000      	TST  R0
0005aa f40a      	BRPL __CFD16
0005ab d089      	RCALL __ANEGD1
                 __CFD16:
0005ac 915f      	POP  R21
0005ad 9508      	RET
                 
                 __CDF1U:
0005ae 9468      	SET
0005af c001      	RJMP __CDF1U0
                 __CDF1:
0005b0 94e8      	CLT
                 __CDF1U0:
0005b1 9730      	SBIW R30,0
0005b2 4060      	SBCI R22,0
0005b3 4070      	SBCI R23,0
0005b4 f0b1      	BREQ __CDF10
0005b5 2400      	CLR  R0
0005b6 f026      	BRTS __CDF11
0005b7 2377      	TST  R23
0005b8 f412      	BRPL __CDF11
0005b9 9400      	COM  R0
0005ba d07a      	RCALL __ANEGD1
                 __CDF11:
0005bb 2e17      	MOV  R1,R23
0005bc e17e      	LDI  R23,30
0005bd 2011      	TST  R1
                 __CDF12:
0005be f032      	BRMI __CDF13
0005bf 957a      	DEC  R23
0005c0 0fee      	LSL  R30
0005c1 1fff      	ROL  R31
0005c2 1f66      	ROL  R22
0005c3 1c11      	ROL  R1
0005c4 cff9      	RJMP __CDF12
                 __CDF13:
0005c5 2fef      	MOV  R30,R31
0005c6 2ff6      	MOV  R31,R22
0005c7 2d61      	MOV  R22,R1
0005c8 935f      	PUSH R21
0005c9 df8a      	RCALL __REPACK
0005ca 915f      	POP  R21
                 __CDF10:
0005cb 9508      	RET
                 
                 __ZERORES:
0005cc 27ee      	CLR  R30
0005cd 27ff      	CLR  R31
0005ce 2766      	CLR  R22
0005cf 2777      	CLR  R23
0005d0 915f      	POP  R21
0005d1 9508      	RET
                 
                 __MINRES:
0005d2 efef      	SER  R30
0005d3 efff      	SER  R31
0005d4 e76f      	LDI  R22,0x7F
0005d5 ef7f      	SER  R23
0005d6 915f      	POP  R21
0005d7 9508      	RET
                 
                 __MAXRES:
0005d8 efef      	SER  R30
0005d9 efff      	SER  R31
0005da e76f      	LDI  R22,0x7F
0005db e77f      	LDI  R23,0x7F
0005dc 915f      	POP  R21
0005dd 9508      	RET
                 
                 __DIVF21:
0005de 935f      	PUSH R21
0005df df86      	RCALL __UNPACK
0005e0 3870      	CPI  R23,0x80
0005e1 f421      	BRNE __DIVF210
0005e2 2011      	TST  R1
                 __DIVF211:
0005e3 f40a      	BRPL __DIVF219
0005e4 cfed      	RJMP __MINRES
                 __DIVF219:
0005e5 cff2      	RJMP __MAXRES
                 __DIVF210:
0005e6 3890      	CPI  R25,0x80
0005e7 f409      	BRNE __DIVF218
                 __DIVF217:
0005e8 cfe3      	RJMP __ZERORES
                 __DIVF218:
0005e9 2401      	EOR  R0,R1
0005ea 9408      	SEC
0005eb 0b97      	SBC  R25,R23
0005ec f41b      	BRVC __DIVF216
0005ed f3d4      	BRLT __DIVF217
0005ee 2000      	TST  R0
0005ef cff3      	RJMP __DIVF211
                 __DIVF216:
0005f0 2f79      	MOV  R23,R25
0005f1 931f      	PUSH R17
0005f2 932f      	PUSH R18
0005f3 933f      	PUSH R19
0005f4 934f      	PUSH R20
0005f5 2411      	CLR  R1
0005f6 2711      	CLR  R17
0005f7 2722      	CLR  R18
0005f8 2733      	CLR  R19
0005f9 2744      	CLR  R20
0005fa 2755      	CLR  R21
0005fb e290      	LDI  R25,32
                 __DIVF212:
0005fc 17ae      	CP   R26,R30
0005fd 07bf      	CPC  R27,R31
0005fe 0786      	CPC  R24,R22
0005ff 0741      	CPC  R20,R17
000600 f030      	BRLO __DIVF213
000601 1bae      	SUB  R26,R30
000602 0bbf      	SBC  R27,R31
000603 0b86      	SBC  R24,R22
000604 0b41      	SBC  R20,R17
000605 9408      	SEC
000606 c001      	RJMP __DIVF214
                 __DIVF213:
000607 9488      	CLC
                 __DIVF214:
000608 1f55      	ROL  R21
000609 1f22      	ROL  R18
00060a 1f33      	ROL  R19
00060b 1c11      	ROL  R1
00060c 1faa      	ROL  R26
00060d 1fbb      	ROL  R27
00060e 1f88      	ROL  R24
00060f 1f44      	ROL  R20
000610 959a      	DEC  R25
000611 f751      	BRNE __DIVF212
000612 01f9      	MOVW R30,R18
000613 2d61      	MOV  R22,R1
000614 914f      	POP  R20
000615 913f      	POP  R19
000616 912f      	POP  R18
000617 911f      	POP  R17
000618 2366      	TST  R22
000619 f032      	BRMI __DIVF215
00061a 0f55      	LSL  R21
00061b 1fee      	ROL  R30
00061c 1fff      	ROL  R31
00061d 1f66      	ROL  R22
00061e 957a      	DEC  R23
00061f f243      	BRVS __DIVF217
                 __DIVF215:
000620 df29      	RCALL __ROUND_REPACK
000621 915f      	POP  R21
000622 9508      	RET
                 
                 __ADDW2R15:
000623 2400      	CLR  R0
000624 0daf      	ADD  R26,R15
000625 1db0      	ADC  R27,R0
000626 9508      	RET
                 
                 __ADDD12:
000627 0fea      	ADD  R30,R26
000628 1ffb      	ADC  R31,R27
000629 1f68      	ADC  R22,R24
00062a 1f79      	ADC  R23,R25
00062b 9508      	RET
                 
                 __ORD12:
00062c 2bea      	OR   R30,R26
00062d 2bfb      	OR   R31,R27
00062e 2b68      	OR   R22,R24
00062f 2b79      	OR   R23,R25
000630 9508      	RET
                 
                 __ANEGW1:
000631 95f1      	NEG  R31
000632 95e1      	NEG  R30
000633 40f0      	SBCI R31,0
000634 9508      	RET
                 
                 __ANEGD1:
000635 95f0      	COM  R31
000636 9560      	COM  R22
000637 9570      	COM  R23
000638 95e1      	NEG  R30
000639 4fff      	SBCI R31,-1
00063a 4f6f      	SBCI R22,-1
00063b 4f7f      	SBCI R23,-1
00063c 9508      	RET
                 
                 __LSLW12:
00063d 23ee      	TST  R30
00063e 2e0e      	MOV  R0,R30
00063f 01fd      	MOVW R30,R26
000640 f021      	BREQ __LSLW12R
                 __LSLW12L:
000641 0fee      	LSL  R30
000642 1fff      	ROL  R31
000643 940a      	DEC  R0
000644 f7e1      	BRNE __LSLW12L
                 __LSLW12R:
000645 9508      	RET
                 
                 __LSLD12:
000646 23ee      	TST  R30
000647 2e0e      	MOV  R0,R30
000648 01fd      	MOVW R30,R26
000649 01bc      	MOVW R22,R24
00064a f031      	BREQ __LSLD12R
                 __LSLD12L:
00064b 0fee      	LSL  R30
00064c 1fff      	ROL  R31
00064d 1f66      	ROL  R22
00064e 1f77      	ROL  R23
00064f 940a      	DEC  R0
000650 f7d1      	BRNE __LSLD12L
                 __LSLD12R:
000651 9508      	RET
                 
                 __LSLW4:
000652 0fee      	LSL  R30
000653 1fff      	ROL  R31
                 __LSLW3:
000654 0fee      	LSL  R30
000655 1fff      	ROL  R31
                 __LSLW2:
000656 0fee      	LSL  R30
000657 1fff      	ROL  R31
000658 0fee      	LSL  R30
000659 1fff      	ROL  R31
00065a 9508      	RET
                 
                 __LSLD16:
00065b 2f6e      	MOV  R22,R30
00065c 2f7f      	MOV  R23,R31
00065d e0e0      	LDI  R30,0
00065e e0f0      	LDI  R31,0
00065f 9508      	RET
                 
                 __CWD1:
000660 2f6f      	MOV  R22,R31
000661 0f66      	ADD  R22,R22
000662 0b66      	SBC  R22,R22
000663 2f76      	MOV  R23,R22
000664 9508      	RET
                 
                 __DIVD21U:
000665 933f      	PUSH R19
000666 934f      	PUSH R20
000667 935f      	PUSH R21
000668 2400      	CLR  R0
000669 2411      	CLR  R1
00066a 2744      	CLR  R20
00066b 2755      	CLR  R21
00066c e230      	LDI  R19,32
                 __DIVD21U1:
00066d 0faa      	LSL  R26
00066e 1fbb      	ROL  R27
00066f 1f88      	ROL  R24
000670 1f99      	ROL  R25
000671 1c00      	ROL  R0
000672 1c11      	ROL  R1
000673 1f44      	ROL  R20
000674 1f55      	ROL  R21
000675 1a0e      	SUB  R0,R30
000676 0a1f      	SBC  R1,R31
000677 0b46      	SBC  R20,R22
000678 0b57      	SBC  R21,R23
000679 f428      	BRCC __DIVD21U2
00067a 0e0e      	ADD  R0,R30
00067b 1e1f      	ADC  R1,R31
00067c 1f46      	ADC  R20,R22
00067d 1f57      	ADC  R21,R23
00067e c001      	RJMP __DIVD21U3
                 __DIVD21U2:
00067f 60a1      	SBR  R26,1
                 __DIVD21U3:
000680 953a      	DEC  R19
000681 f759      	BRNE __DIVD21U1
000682 01fd      	MOVW R30,R26
000683 01bc      	MOVW R22,R24
000684 01d0      	MOVW R26,R0
000685 01ca      	MOVW R24,R20
000686 915f      	POP  R21
000687 914f      	POP  R20
000688 913f      	POP  R19
000689 9508      	RET
                 
                 __DIVD21:
00068a d004      	RCALL __CHKSIGND
00068b dfd9      	RCALL __DIVD21U
00068c f40e      	BRTC __DIVD211
00068d dfa7      	RCALL __ANEGD1
                 __DIVD211:
00068e 9508      	RET
                 
                 __CHKSIGND:
00068f 94e8      	CLT
000690 ff77      	SBRS R23,7
000691 c002      	RJMP __CHKSD1
000692 dfa2      	RCALL __ANEGD1
000693 9468      	SET
                 __CHKSD1:
000694 ff97      	SBRS R25,7
000695 c00b      	RJMP __CHKSD2
000696 2400      	CLR  R0
000697 95a0      	COM  R26
000698 95b0      	COM  R27
000699 9580      	COM  R24
00069a 9590      	COM  R25
00069b 9611      	ADIW R26,1
00069c 1d80      	ADC  R24,R0
00069d 1d90      	ADC  R25,R0
00069e f800      	BLD  R0,0
00069f 9403      	INC  R0
0006a0 fa00      	BST  R0,0
                 __CHKSD2:
0006a1 9508      	RET
                 
                 __GETW1P:
0006a2 91ed      	LD   R30,X+
0006a3 91fc      	LD   R31,X
0006a4 9711      	SBIW R26,1
0006a5 9508      	RET
                 
                 __GETW1PF:
0006a6 9005      	LPM  R0,Z+
0006a7 91f4      	LPM  R31,Z
0006a8 2de0      	MOV  R30,R0
0006a9 9508      	RET
                 
                 __GETD1S0:
0006aa 81e8      	LD   R30,Y
0006ab 81f9      	LDD  R31,Y+1
0006ac 816a      	LDD  R22,Y+2
0006ad 817b      	LDD  R23,Y+3
0006ae 9508      	RET
                 
                 __GETD2S0:
0006af 81a8      	LD   R26,Y
0006b0 81b9      	LDD  R27,Y+1
0006b1 818a      	LDD  R24,Y+2
0006b2 819b      	LDD  R25,Y+3
0006b3 9508      	RET
                 
                 __PUTD1S0:
0006b4 83e8      	ST   Y,R30
0006b5 83f9      	STD  Y+1,R31
0006b6 836a      	STD  Y+2,R22
0006b7 837b      	STD  Y+3,R23
0006b8 9508      	RET
                 
                 __CLRD1S0:
0006b9 83e8      	ST   Y,R30
0006ba 83e9      	STD  Y+1,R30
0006bb 83ea      	STD  Y+2,R30
0006bc 83eb      	STD  Y+3,R30
0006bd 9508      	RET
                 
                 __PUTPARD1:
0006be 937a      	ST   -Y,R23
0006bf 936a      	ST   -Y,R22
0006c0 93fa      	ST   -Y,R31
0006c1 93ea      	ST   -Y,R30
0006c2 9508      	RET
                 
                 __SAVELOCR6:
0006c3 935a      	ST   -Y,R21
                 __SAVELOCR5:
0006c4 934a      	ST   -Y,R20
                 __SAVELOCR4:
0006c5 933a      	ST   -Y,R19
                 __SAVELOCR3:
0006c6 932a      	ST   -Y,R18
                 __SAVELOCR2:
0006c7 931a      	ST   -Y,R17
0006c8 930a      	ST   -Y,R16
0006c9 9508      	RET
                 
                 __LOADLOCR6:
0006ca 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
0006cb 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
0006cc 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
0006cd 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
0006ce 8119      	LDD  R17,Y+1
0006cf 8108      	LD   R16,Y
0006d0 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega88PA register use summary:
r0 :  39 r1 :  16 r2 :   0 r3 :   1 r4 :   1 r5 :   4 r6 :   2 r7 :   3 
r8 :   4 r9 :   5 r10:   4 r11:   4 r12:   4 r13:   0 r14:   3 r15:   4 
r16:  41 r17:  50 r18:  39 r19:  23 r20:  25 r21:  64 r22:  61 r23:  53 
r24:  33 r25:  24 r26: 144 r27:  54 r28:  17 r29:   1 r30: 375 r31: 136 
x  :  13 y  : 204 z  :  15 
Registers used: 33 out of 35 (94.3%)

ATmega88PA instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :  13 add   :   7 
adiw  :  21 and   :   2 andi  :   9 asr   :   0 bclr  :   0 bld   :   2 
brbc  :   0 brbs  :   0 brcc  :   2 brcs  :   0 break :   0 breq  :  22 
brge  :   2 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :  14 
brlt  :   1 brmi  :   3 brne  :  46 brpl  :   8 brsh  :   6 brtc  :   2 
brts  :   1 brvc  :   1 brvs  :   2 bset  :   0 bst   :   1 cbi   :   3 
cbr   :   0 clc   :   1 clh   :   0 cli   :   1 cln   :   0 clr   :  36 
cls   :   0 clt   :   3 clv   :   0 clz   :   0 com   :   8 cp    :  12 
cpc   :  11 cpi   :  52 cpse  :   0 dec   :   9 des   :   0 eor   :   4 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   2 ijmp  :   0 in    :   4 
inc   :   4 ld    :  33 ldd   :  92 ldi   : 185 lds   :  42 lpm   :  14 
lsl   :  20 lsr   :   1 mov   :  61 movw  :  27 mul   :   1 muls  :   0 
mulsu :   0 neg   :   4 nop   :   0 or    :  15 ori   :   8 out   :  25 
pop   :  22 push  :  21 rcall : 182 ret   :  67 reti  :   3 rjmp  : 128 
rol   :  34 ror   :   7 sbc   :   9 sbci  :  12 sbi   :   5 sbic  :   0 
sbis  :   0 sbiw  :  17 sbr   :   1 sbrc  :   2 sbrs  :  14 sec   :   2 
seh   :   0 sei   :   1 sen   :   0 ser   :   8 ses   :   0 set   :   3 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  54 std   :  41 
sts   :  61 sub   :   4 subi  :  22 swap  :   1 tst   :  17 wdr   :   1 

Instructions used: 75 out of 114 (65.8%)

ATmega88PA memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000da2   3366    124   3490    8192  42.6%
[.dseg] 0x000100 0x000254      0     84     84    1024   8.2%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 13 warnings
