#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jan 12 05:53:44 2020
# Process ID: 23036
# Current directory: /home/pslavkin/mse_3_21sdc/tp/sim/viterbi_decoder_axi4s/trunk/src
# Command line: vivado
# Log file: /home/pslavkin/mse_3_21sdc/tp/sim/viterbi_decoder_axi4s/trunk/src/vivado.log
# Journal file: /home/pslavkin/mse_3_21sdc/tp/sim/viterbi_decoder_axi4s/trunk/src/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/pslavkin/mse_3_21sdc/tp/tp.xpr
WARNING: [Board 49-91] Board repository path '/home/pslavkin/.Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory '/home/pslavkin/.Xilinx/Vivado/2019.1/xhub/board_store'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx_2019/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 6415.727 ; gain = 108.434 ; free physical = 113 ; free virtual = 5010
update_compile_order -fileset sources_1
open_bd_design {/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_10M
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_In
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_Out
Adding component instance block -- xilinx.com:module_ref:paralell2axi:1.0 - paralell2axi_0
Adding component instance block -- xilinx.com:module_ref:mapper:1.0 - mapper_0
Adding component instance block -- xilinx.com:module_ref:cordic:1.0 - cordic_0
Successfully read diagram <design_1> from BD file </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 6537.809 ; gain = 37.531 ; free physical = 197 ; free virtual = 4866
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xfft:9.1 xfft_0
create_bd_cell: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 6625.434 ; gain = 36.629 ; free physical = 157 ; free virtual = 4826
endgroup
set_property location {7 2097 -161} [get_bd_cells xfft_0]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_In_M_AXIS]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_In/M_AXIS] [get_bd_intf_pins xfft_0/S_AXIS_DATA]
connect_bd_net [get_bd_pins xfft_0/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
delete_bd_objs [get_bd_intf_nets cordic_0_m_axis]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_Out/S_AXIS] [get_bd_intf_pins xfft_0/M_AXIS_DATA]
startgroup
set_property -dict [list CONFIG.input_width.VALUE_SRC USER] [get_bd_cells xfft_0]
set_property -dict [list CONFIG.transform_length {64} CONFIG.target_clock_frequency {10} CONFIG.target_data_throughput {10} CONFIG.input_width {8} CONFIG.scaling_options {unscaled} CONFIG.aclken {false} CONFIG.aresetn {true} CONFIG.output_ordering {natural_order} CONFIG.implementation_options {automatically_select} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {0}] [get_bd_cells xfft_0]
endgroup
copy_bd_objs /  [get_bd_cells {xfft_0}]
copy_bd_objs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6724.137 ; gain = 0.004 ; free physical = 168 ; free virtual = 4673
set_property location {6.5 2804 -235} [get_bd_cells xfft_1]
set_property -dict [list CONFIG.input_width {15}] [get_bd_cells xfft_1]
connect_bd_net [get_bd_pins xfft_0/aresetn] [get_bd_pins rst_ps7_0_10M/peripheral_aresetn]
connect_bd_net [get_bd_pins rst_ps7_0_10M/peripheral_aresetn] [get_bd_pins xfft_1/aresetn]
startgroup
connect_bd_net [get_bd_pins xfft_1/aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
endgroup
delete_bd_objs [get_bd_intf_nets xfft_0_M_AXIS_DATA]
set_property location {6 2155 -238} [get_bd_cells xfft_0]
connect_bd_intf_net [get_bd_intf_pins xfft_0/M_AXIS_DATA] [get_bd_intf_pins xfft_1/S_AXIS_DATA]
connect_bd_intf_net [get_bd_intf_pins xfft_1/M_AXIS_DATA] [get_bd_intf_pins axis_data_fifo_Out/S_AXIS]
save_bd_design
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
endgroup
add_files -norecurse {/home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/join_16from8.vhd /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/new/slice_8from16.vhd}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference join_16from8 join_16from8_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference slice_8from16 slice_8from16_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
delete_bd_objs [get_bd_intf_nets axis_data_fifo_In_M_AXIS]
set_property location {6 1906 -99} [get_bd_cells join_16from8_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_In/M_AXIS] [get_bd_intf_pins join_16from8_0/s_axis]
connect_bd_net [get_bd_pins join_16from8_0/rst] [get_bd_pins rst_ps7_0_10M/peripheral_aresetn]
connect_bd_net [get_bd_pins join_16from8_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
set_property location {6 2000 -263} [get_bd_cells join_16from8_0]
connect_bd_intf_net [get_bd_intf_pins join_16from8_0/m_axis] [get_bd_intf_pins xfft_0/S_AXIS_DATA]
set_property location {8 2734 201} [get_bd_cells slice_8from16_0]
connect_bd_net [get_bd_pins slice_8from16_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins slice_8from16_0/rst] [get_bd_pins rst_ps7_0_10M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins slice_8from16_0/s_axis] [get_bd_intf_pins mapper_0/m_axis]
delete_bd_objs [get_bd_cells cordic_0]
delete_bd_objs [get_bd_intf_nets xfft_1_M_AXIS_DATA]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_intf_nets mapper_0_m_axis]
connect_bd_intf_net [get_bd_intf_pins slice_8from16_0/s_axis] [get_bd_intf_pins xfft_1/M_AXIS_DATA]
connect_bd_intf_net [get_bd_intf_pins slice_8from16_0/m_axis] [get_bd_intf_pins axis_data_fifo_Out/S_AXIS]
delete_bd_objs [get_bd_cells mapper_0]
update_compile_order -fileset sources_1
set_property location {5 2033 98} [get_bd_cells join_16from8_0]
set_property location {6 2326 97} [get_bd_cells xfft_0]
set_property location {5 2061 433} [get_bd_cells slice_8from16_0]
set_property location {5 1984 345} [get_bd_cells slice_8from16_0]
set_property location {6 2427 363} [get_bd_cells xfft_1]
set_property location {6.5 2796 131} [get_bd_cells xfft_0]
set_property location {7 2720 375} [get_bd_cells xfft_1]
save_bd_design
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_1 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_0(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_0(15:0): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_0 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_0(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_0(31:16): fix15_7. Data transaction: 0
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_0 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_0 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_1(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_1(15:0): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_1 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_1(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_1(31:16): fix15_7. Data transaction: 1
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_1 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_1 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_2(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_2(15:0): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_2 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_2(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_2(31:16): fix15_7. Data transaction: 2
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_2 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_2 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_3(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_3(15:0): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_3 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_3(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_3(31:16): fix15_7. Data transaction: 3
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_3 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_3 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_4(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_4(15:0): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_4 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_4(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_4(31:16): fix15_7. Data transaction: 4
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_4 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_4 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_5(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_5(15:0): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_5 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_5(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_5(31:16): fix15_7. Data transaction: 5
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_5 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_5 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_6(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_6(15:0): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_6 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_6(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_6(31:16): fix15_7. Data transaction: 6
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_6 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_6 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_re_7(15:0): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_re_7(15:0): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_re_7 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_re_7 = 7.
INFO: [xilinx.com:ip:xfft:9.1-308] /xfft_1 S_AXIS_DATA-TDATA: Validating field: chan_0_xn_im_7(31:16): fix15_14 against /xfft_0 M_AXIS_DATA-TDATA: chan_0_xn_im_7(31:16): fix15_7. Data transaction: 7
WARNING: [xilinx.com:ip:xfft:9.1-311] /xfft_1 S_AXIS_DATA-TDATA: Field property mismatch. Value mismatch for: real fixed fractwidth. /xfft_1 field: chan_0_xn_im_7 = 14. /xfft_0 M_AXIS_DATA-TDATA field: chan_0_xn_im_7 = 7.
INFO: [xilinx.com:ip:xfft:9.1-913] /xfft_0 input_width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /slice_8from16_0/s_axis(2) and /xfft_1/M_AXIS_DATA(6)
WARNING: [BD 41-237] Bus Interface property LAYERED_METADATA does not match between /axis_data_fifo_Out/S_AXIS(xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}) and /slice_8from16_0/m_axis(undef)
WARNING: [BD 41-926] Following properties on interface pin /paralell2axi_0/axi_s have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value data_out} bitwidth {attribs {resolve_type generated dependency data_out_bitwidth format long minimum {} maximum {}} value 2} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 8}

WARNING: [BD 41-926] Following properties on interface pin /slice_8from16_0/s_axis have been updated from connected ip. They may not be synchronized with cell properties. You can set property on interface pin directly to confirm the value and resolve the warning.
	LAYERED_METADATA=xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3070} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3070} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xn_re {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_re} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3046} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 22} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}} field_xn_im {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xn_im} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 3046} bitoffset {attribs {resolve_type generated dependency xn_im_offset format long minimum {} maximum {}} value 24} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency frame_size format long minimum {} maximum {}} value 64} stride {attribs {resolve_type generated dependency frame_stride format long minimum {} maximum {}} value 48} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xn_width format long minimum {} maximum {}} value 22} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency xn_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}}}} TDATA_WIDTH 48 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_xk_index {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value xk_index} enabled {attribs {resolve_type generated dependency xk_index_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency xk_index_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_blk_exp {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value blk_exp} enabled {attribs {resolve_type generated dependency blk_exp_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type generated dependency blk_exp_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 8} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 5} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} field_ovflo {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value ovflo} enabled {attribs {resolve_type generated dependency ovflo_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type generated dependency ovflo_offset format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}}}} TUSER_WIDTH 0}

WARNING: [BD 41-927] Following properties on pin /paralell2axi_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /join_16from8_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /slice_8from16_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/xfft_0/s_axis_config_tvalid
/xfft_1/s_axis_config_tvalid

Wrote  : </home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/slice_8from16_0/s_axis_tdata'(16) to net 'xfft_1_M_AXIS_DATA_TDATA'(48) - Only lower order bits will be connected.
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/slice_8from16_0/s_axis_tdata'(16) to net 'xfft_1_M_AXIS_DATA_TDATA'(48) - Only lower order bits will be connected.
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_10M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block paralell2axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_In .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_Out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xfft_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block join_16from8_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block slice_8from16_0 .
Exporting to file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/pslavkin/mse_3_21sdc/tp/tp.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Sun Jan 12 07:45:22 2020] Launched design_1_join_16from8_0_0_synth_1, design_1_xfft_0_1_synth_1, design_1_slice_8from16_0_0_synth_1, design_1_xfft_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_join_16from8_0_0_synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_join_16from8_0_0_synth_1/runme.log
design_1_xfft_0_1_synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_xfft_0_1_synth_1/runme.log
design_1_slice_8from16_0_0_synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_slice_8from16_0_0_synth_1/runme.log
design_1_xfft_0_0_synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/design_1_xfft_0_0_synth_1/runme.log
synth_1: /home/pslavkin/mse_3_21sdc/tp/tp.runs/synth_1/runme.log
[Sun Jan 12 07:45:23 2020] Launched impl_1...
Run output will be captured here: /home/pslavkin/mse_3_21sdc/tp/tp.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:42 ; elapsed = 00:00:35 . Memory (MB): peak = 7091.910 ; gain = 112.887 ; free physical = 435 ; free virtual = 4223
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 12 12:54:18 2020...
