Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 29 16:23:10 2018
| Host         : asus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 59 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[21]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 483 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.409        0.000                      0                   22        0.324        0.000                      0                   22        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.409        0.000                      0                   22        0.324        0.000                      0                   22        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 2.016ns (43.889%)  route 2.577ns (56.111%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.565     5.086    clk_wiz_0_inst/clk
    SLICE_X32Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.857     6.399    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.495 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.216    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.890 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.890    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.004 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.004    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.118 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.118    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  clk_wiz_0_inst/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.346    clk_wiz_0_inst/num_reg[16]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.680 r  clk_wiz_0_inst/num_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.680    clk_wiz_0_inst/num_reg[20]_i_1_n_6
    SLICE_X32Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    clk_wiz_0_inst/clk
    SLICE_X32Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y49         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[21]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.520ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 1.905ns (42.500%)  route 2.577ns (57.500%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.565     5.086    clk_wiz_0_inst/clk
    SLICE_X32Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.857     6.399    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.495 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.216    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.890 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.890    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.004 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.004    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.118 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.118    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.346 r  clk_wiz_0_inst/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.346    clk_wiz_0_inst/num_reg[16]_i_1_n_0
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.569 r  clk_wiz_0_inst/num_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.569    clk_wiz_0_inst/num_reg[20]_i_1_n_7
    SLICE_X32Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    clk_wiz_0_inst/clk
    SLICE_X32Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[20]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y49         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[20]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.569    
  -------------------------------------------------------------------
                         slack                                  5.520    

Slack (MET) :             5.523ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 1.902ns (42.461%)  route 2.577ns (57.539%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.565     5.086    clk_wiz_0_inst/clk
    SLICE_X32Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.857     6.399    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.495 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.216    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.890 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.890    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.004 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.004    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.118 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.118    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.566 r  clk_wiz_0_inst/num_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.566    clk_wiz_0_inst/num_reg[16]_i_1_n_6
    SLICE_X32Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    clk_wiz_0_inst/clk
    SLICE_X32Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[17]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[17]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                  5.523    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 1.881ns (42.190%)  route 2.577ns (57.810%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.565     5.086    clk_wiz_0_inst/clk
    SLICE_X32Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.857     6.399    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.495 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.216    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.890 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.890    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.004 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.004    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.118 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.118    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.545 r  clk_wiz_0_inst/num_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.545    clk_wiz_0_inst/num_reg[16]_i_1_n_4
    SLICE_X32Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    clk_wiz_0_inst/clk
    SLICE_X32Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[19]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.545    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.618ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.384ns  (logic 1.807ns (41.215%)  route 2.577ns (58.785%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.565     5.086    clk_wiz_0_inst/clk
    SLICE_X32Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.857     6.399    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.495 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.216    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.890 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.890    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.004 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.004    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.118 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.118    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.471 r  clk_wiz_0_inst/num_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.471    clk_wiz_0_inst/num_reg[16]_i_1_n_5
    SLICE_X32Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    clk_wiz_0_inst/clk
    SLICE_X32Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[18]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[18]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                  5.618    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 1.791ns (40.999%)  route 2.577ns (59.001%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.565     5.086    clk_wiz_0_inst/clk
    SLICE_X32Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.857     6.399    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.495 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.216    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.890 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.890    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.004 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.004    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.118 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.118    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.232 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.455 r  clk_wiz_0_inst/num_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.455    clk_wiz_0_inst/num_reg[16]_i_1_n_7
    SLICE_X32Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    clk_wiz_0_inst/clk
    SLICE_X32Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[16]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y48         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[16]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.455    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 1.788ns (40.959%)  route 2.577ns (59.041%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.565     5.086    clk_wiz_0_inst/clk
    SLICE_X32Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.857     6.399    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.495 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.216    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.890 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.890    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.004 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.004    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.118 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.118    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.452 r  clk_wiz_0_inst/num_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.452    clk_wiz_0_inst/num_reg[12]_i_1_n_6
    SLICE_X32Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    clk_wiz_0_inst/clk
    SLICE_X32Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[13]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[13]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 1.767ns (40.673%)  route 2.577ns (59.327%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.565     5.086    clk_wiz_0_inst/clk
    SLICE_X32Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.857     6.399    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.495 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.216    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.890 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.890    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.004 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.004    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.118 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.118    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.431 r  clk_wiz_0_inst/num_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.431    clk_wiz_0_inst/num_reg[12]_i_1_n_4
    SLICE_X32Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    clk_wiz_0_inst/clk
    SLICE_X32Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[15]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.431    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.693ns (39.645%)  route 2.577ns (60.355%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.565     5.086    clk_wiz_0_inst/clk
    SLICE_X32Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.857     6.399    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.495 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.216    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.890 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.890    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.004 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.004    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.118 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.118    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.357 r  clk_wiz_0_inst/num_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.357    clk_wiz_0_inst/num_reg[12]_i_1_n_5
    SLICE_X32Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    clk_wiz_0_inst/clk
    SLICE_X32Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[14]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[14]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.677ns (39.418%)  route 2.577ns (60.582%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.565     5.086    clk_wiz_0_inst/clk
    SLICE_X32Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.857     6.399    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.495 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.721     8.216    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.890 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.890    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.004 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.004    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.118 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.118    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.341 r  clk_wiz_0_inst/num_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.341    clk_wiz_0_inst/num_reg[12]_i_1_n_7
    SLICE_X32Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.446    14.787    clk_wiz_0_inst/clk
    SLICE_X32Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[12]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    clk_wiz_0_inst/num_reg[12]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                  5.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_wiz_0_inst/clk
    SLICE_X32Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clk_wiz_0_inst/num_reg[0]/Q
                         net (fo=1, routed)           0.173     1.760    clk_wiz_0_inst/num_reg_n_0_[0]
    SLICE_X32Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.805 r  clk_wiz_0_inst/num[0]_i_2/O
                         net (fo=1, routed)           0.000     1.805    clk_wiz_0_inst/num[0]_i_2_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.875 r  clk_wiz_0_inst/num_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.875    clk_wiz_0_inst/num_reg[0]_i_1_n_7
    SLICE_X32Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    clk_wiz_0_inst/clk
    SLICE_X32Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_wiz_0_inst/num_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_wiz_0_inst/clk
    SLICE_X32Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_wiz_0_inst/num_reg[11]/Q
                         net (fo=1, routed)           0.183     1.770    clk_wiz_0_inst/num_reg_n_0_[11]
    SLICE_X32Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  clk_wiz_0_inst/num_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    clk_wiz_0_inst/num_reg[8]_i_1_n_4
    SLICE_X32Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    clk_wiz_0_inst/clk
    SLICE_X32Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_wiz_0_inst/num_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_wiz_0_inst/clk
    SLICE_X32Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_wiz_0_inst/num_reg[3]/Q
                         net (fo=1, routed)           0.183     1.770    clk_wiz_0_inst/num_reg_n_0_[3]
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  clk_wiz_0_inst/num_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    clk_wiz_0_inst/num_reg[0]_i_1_n_4
    SLICE_X32Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    clk_wiz_0_inst/clk
    SLICE_X32Y44         FDRE                                         r  clk_wiz_0_inst/num_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_wiz_0_inst/num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    clk_wiz_0_inst/clk
    SLICE_X32Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_wiz_0_inst/num_reg[12]/Q
                         net (fo=1, routed)           0.176     1.765    clk_wiz_0_inst/num_reg_n_0_[12]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.880 r  clk_wiz_0_inst/num_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    clk_wiz_0_inst/num_reg[12]_i_1_n_7
    SLICE_X32Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.960    clk_wiz_0_inst/clk
    SLICE_X32Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[12]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X32Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_wiz_0_inst/num_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    clk_wiz_0_inst/clk
    SLICE_X32Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_wiz_0_inst/num_reg[16]/Q
                         net (fo=1, routed)           0.176     1.765    clk_wiz_0_inst/num_reg_n_0_[16]
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.880 r  clk_wiz_0_inst/num_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    clk_wiz_0_inst/num_reg[16]_i_1_n_7
    SLICE_X32Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.960    clk_wiz_0_inst/clk
    SLICE_X32Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[16]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_wiz_0_inst/num_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    clk_wiz_0_inst/clk
    SLICE_X32Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_wiz_0_inst/num_reg[20]/Q
                         net (fo=1, routed)           0.176     1.765    clk_wiz_0_inst/num_reg_n_0_[20]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.880 r  clk_wiz_0_inst/num_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    clk_wiz_0_inst/num_reg[20]_i_1_n_7
    SLICE_X32Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.960    clk_wiz_0_inst/clk
    SLICE_X32Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[20]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_wiz_0_inst/num_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_wiz_0_inst/clk
    SLICE_X32Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_wiz_0_inst/num_reg[4]/Q
                         net (fo=1, routed)           0.176     1.764    clk_wiz_0_inst/num_reg_n_0_[4]
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.879 r  clk_wiz_0_inst/num_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.879    clk_wiz_0_inst/num_reg[4]_i_1_n_7
    SLICE_X32Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    clk_wiz_0_inst/clk
    SLICE_X32Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_wiz_0_inst/num_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.249ns (54.351%)  route 0.209ns (45.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_wiz_0_inst/clk
    SLICE_X32Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk_wiz_0_inst/num_reg[7]/Q
                         net (fo=1, routed)           0.209     1.796    clk_wiz_0_inst/num_reg_n_0_[7]
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  clk_wiz_0_inst/num_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    clk_wiz_0_inst/num_reg[4]_i_1_n_4
    SLICE_X32Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    clk_wiz_0_inst/clk
    SLICE_X32Y45         FDRE                                         r  clk_wiz_0_inst/num_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X32Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clk_wiz_0_inst/num_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.249ns (54.351%)  route 0.209ns (45.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    clk_wiz_0_inst/clk
    SLICE_X32Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_wiz_0_inst/num_reg[15]/Q
                         net (fo=1, routed)           0.209     1.797    clk_wiz_0_inst/num_reg_n_0_[15]
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  clk_wiz_0_inst/num_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    clk_wiz_0_inst/num_reg[12]_i_1_n_4
    SLICE_X32Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.960    clk_wiz_0_inst/clk
    SLICE_X32Y47         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X32Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_wiz_0_inst/num_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.249ns (54.351%)  route 0.209ns (45.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.564     1.447    clk_wiz_0_inst/clk
    SLICE_X32Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_wiz_0_inst/num_reg[19]/Q
                         net (fo=1, routed)           0.209     1.797    clk_wiz_0_inst/num_reg_n_0_[19]
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  clk_wiz_0_inst/num_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    clk_wiz_0_inst/num_reg[16]_i_1_n_4
    SLICE_X32Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.833     1.960    clk_wiz_0_inst/clk
    SLICE_X32Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    clk_wiz_0_inst/num_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y44   clk_wiz_0_inst/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   clk_wiz_0_inst/num_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   clk_wiz_0_inst/num_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   clk_wiz_0_inst/num_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   clk_wiz_0_inst/num_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   clk_wiz_0_inst/num_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y47   clk_wiz_0_inst/num_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y48   clk_wiz_0_inst/num_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y48   clk_wiz_0_inst/num_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   clk_wiz_0_inst/num_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   clk_wiz_0_inst/num_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   clk_wiz_0_inst/num_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   clk_wiz_0_inst/num_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   clk_wiz_0_inst/num_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y47   clk_wiz_0_inst/num_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   clk_wiz_0_inst/num_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   clk_wiz_0_inst/num_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y48   clk_wiz_0_inst/num_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clk_wiz_0_inst/num_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   clk_wiz_0_inst/num_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   clk_wiz_0_inst/num_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clk_wiz_0_inst/num_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clk_wiz_0_inst/num_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y44   clk_wiz_0_inst/num_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   clk_wiz_0_inst/num_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   clk_wiz_0_inst/num_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   clk_wiz_0_inst/num_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   clk_wiz_0_inst/num_reg[7]/C



