
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004336                       # Number of seconds simulated
sim_ticks                                  4335568182                       # Number of ticks simulated
final_tick                               533906912436                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 296654                       # Simulator instruction rate (inst/s)
host_op_rate                                   384347                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 324679                       # Simulator tick rate (ticks/s)
host_mem_usage                               16924980                       # Number of bytes of host memory used
host_seconds                                 13353.38                       # Real time elapsed on the host
sim_insts                                  3961330398                       # Number of instructions simulated
sim_ops                                    5132339725                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       964480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       563968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       413312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       555008                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2519552                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       442368                       # Number of bytes written to this memory
system.physmem.bytes_written::total            442368                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           46                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7535                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4406                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3229                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4336                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 19684                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3456                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3456                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1358069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    222457579                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1299022                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    130079375                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1269499                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     95330527                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1328546                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    128012749                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               581135365                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1358069                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1299022                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1269499                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1328546                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5255136                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         102032302                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              102032302                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         102032302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1358069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    222457579                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1299022                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    130079375                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1269499                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     95330527                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1328546                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    128012749                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              683167667                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                10397047                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3083556                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2531188                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206219                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1277870                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193726                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299642                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8794                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3320075                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16782908                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3083556                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493368                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3593680                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1036607                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1524378                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633078                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      9265324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.221393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.245610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5671644     61.21%     61.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354991      3.83%     65.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          336330      3.63%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315979      3.41%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260297      2.81%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187328      2.02%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135967      1.47%     78.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209600      2.26%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1793188     19.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      9265324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.296580                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.614199                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3476380                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1489982                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3435255                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40380                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        823324                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496504                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3886                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19938510                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10483                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        823324                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3657995                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1031095                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       179059                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3286971                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286877                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19344094                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          509                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156610                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        79484                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           23                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26827306                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90105350                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90105350                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795133                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10032163                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3535                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1817                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           700013                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1892838                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015011                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23579                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       414837                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18030804                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3432                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14604456                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23370                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5700495                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17403677                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          183                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      9265324                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.576249                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.823606                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3778835     40.78%     40.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1718443     18.55%     59.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1357047     14.65%     73.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816985      8.82%     82.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835519      9.02%     91.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       378425      4.08%     95.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243255      2.63%     98.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67287      0.73%     99.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69528      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      9265324                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63491     59.50%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20238     18.96%     78.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        22987     21.54%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12008325     82.22%     82.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200390      1.37%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1545726     10.58%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848421      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14604456                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.404673                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             106716                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007307                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38604319                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23734950                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14233263                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14711172                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46057                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       660480                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          381                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          226                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233044                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        823324                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         935594                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        19858                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18034237                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        82892                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1892838                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015011                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1813                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         13897                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1425                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          226                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122679                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115672                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238351                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14363219                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1466995                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241234                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2301450                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018871                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834455                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.381471                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14243902                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14233263                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9200473                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24884412                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.368972                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369728                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239201                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5796109                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3249                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205401                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      8442000                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.449799                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.067961                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3854494     45.66%     45.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2046914     24.25%     69.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849910     10.07%     79.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430476      5.10%     85.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       451786      5.35%     90.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       225122      2.67%     93.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154604      1.83%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88891      1.05%     95.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339803      4.03%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      8442000                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239201                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014324                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757710                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009347                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240450                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339803                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26137351                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36894460                       # The number of ROB writes
system.switch_cpus0.timesIdled                   7129                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1131723                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239201                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.039704                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.039704                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.961812                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.961812                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64932096                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19476792                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18721298                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3238                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   9                       # Number of system calls
system.switch_cpus1.numCycles                10397047                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3348256                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2916973                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       219258                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1683193                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1618900                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          236778                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6750                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      4081744                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              18592961                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3348256                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1855678                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3942316                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1020528                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        525249                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          2006920                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       104505                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      9349220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.296052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.284942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         5406904     57.83%     57.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          703189      7.52%     65.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          348918      3.73%     69.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          257722      2.76%     71.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          212675      2.27%     74.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          185337      1.98%     76.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           64466      0.69%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          232152      2.48%     79.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1937857     20.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      9349220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.322039                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.788292                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         4227352                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       496974                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3808842                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        19442                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        796606                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       370762                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3326                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20818783                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4941                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        796606                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4404484                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         261186                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        62352                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3649430                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       175158                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20161486                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           65                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84638                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        75757                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26739423                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91847344                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91847344                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17599149                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9140258                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2564                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1376                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           442924                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      3068220                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       704461                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8955                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       206665                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18982040                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2574                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         16189905                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        21979                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5438814                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14862513                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          159                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      9349220                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.731685                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.857801                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3391946     36.28%     36.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1989663     21.28%     57.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       992814     10.62%     68.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1164557     12.46%     80.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       881220      9.43%     90.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       560595      6.00%     96.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       241543      2.58%     98.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        71226      0.76%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        55656      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      9349220                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          69155     73.08%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14595     15.42%     88.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10873     11.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12719688     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       129691      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1184      0.01%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2753337     17.01%     96.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       586005      3.62%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      16189905                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.557164                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              94623                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005845                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     41845629                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24423547                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15639119                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      16284528                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26223                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       852614                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          124                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       183877                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        796606                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         175997                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10001                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18984614                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        73843                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      3068220                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       704461                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1370                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5031                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           68                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          124                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       111682                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       128667                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       240349                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15844471                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2635477                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       345431                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             3205712                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2373360                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            570235                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.523940                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15667816                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15639119                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9422258                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23285508                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.504189                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404640                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11786910                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13414545                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5570309                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2415                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       217220                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      8552614                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.568473                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.289502                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      4030611     47.13%     47.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1811621     21.18%     68.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       981313     11.47%     79.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       358476      4.19%     83.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       308258      3.60%     87.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       136962      1.60%     89.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       333872      3.90%     93.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88212      1.03%     94.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       503289      5.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      8552614                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11786910                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13414545                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2736190                       # Number of memory references committed
system.switch_cpus1.commit.loads              2215606                       # Number of loads committed
system.switch_cpus1.commit.membars               1202                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           2097270                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11717369                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       183049                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       503289                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            27034062                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38767371                       # The number of ROB writes
system.switch_cpus1.timesIdled                   6432                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1047827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11786910                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13414545                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11786910                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.882084                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.882084                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.133679                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.133679                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        73335569                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20546283                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       21437793                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2408                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus2.numCycles                10397047                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3580121                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2917455                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       236985                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1461079                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1391138                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          382467                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10511                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3686895                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              19563976                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3580121                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1773605                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              4099270                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1279510                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        764625                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1809498                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       102727                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      9589874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.527711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.357497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5490604     57.25%     57.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          285392      2.98%     60.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          298747      3.12%     63.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          470183      4.90%     68.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          222242      2.32%     70.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          314370      3.28%     73.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          212206      2.21%     76.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          156103      1.63%     77.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         2140027     22.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      9589874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.344340                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.881686                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3883331                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       713642                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3921734                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        33353                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       1037813                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       606613                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1270                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      23379347                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4699                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       1037813                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         4078658                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         138150                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       321967                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3757722                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       255556                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      22540646                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           74                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        148115                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        75477                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     31553517                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    105097981                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    105097981                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     19250357                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        12303155                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3870                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1977                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           671583                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2101746                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1085789                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11805                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       346854                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          21131118                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3890                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         16777085                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30665                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      7288085                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     22502163                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      9589874                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.749458                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.927705                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3457880     36.06%     36.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2039243     21.26%     57.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1325779     13.82%     71.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       891952      9.30%     80.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       823654      8.59%     89.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       458249      4.78%     93.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       414321      4.32%     98.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        91727      0.96%     99.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        87069      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      9589874                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         126198     77.58%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         18589     11.43%     89.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17882     10.99%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     14000165     83.45%     83.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       223219      1.33%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1894      0.01%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1662277      9.91%     94.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       889530      5.30%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      16777085                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.613639                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             162669                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009696                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     43337378                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     28423233                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     16298768                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      16939754                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        23912                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       841805                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          143                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       288139                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       1037813                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          88822                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        15170                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     21135011                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        51643                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2101746                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1085789                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1968                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         12347                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          143                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       142039                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       134277                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       276316                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     16474000                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1552400                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       303085                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2409081                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2340361                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            856681                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.584488                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              16311168                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             16298768                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         10699676                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         30424801                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.567634                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351676                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     11217970                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13812166                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      7322832                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3858                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       239087                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      8552060                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.615069                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.163787                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3398583     39.74%     39.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2364219     27.65%     67.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       940509     11.00%     78.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       471466      5.51%     83.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       433915      5.07%     88.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       197099      2.30%     91.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       214482      2.51%     93.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       109812      1.28%     95.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       421975      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      8552060                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     11217970                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13812166                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2057591                       # Number of memory references committed
system.switch_cpus2.commit.loads              1259941                       # Number of loads committed
system.switch_cpus2.commit.membars               1922                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1994240                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         12442919                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       284793                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       421975                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            29264901                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           43308997                       # The number of ROB writes
system.switch_cpus2.timesIdled                   5814                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 807173                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           11217970                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13812166                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     11217970                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.926821                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.926821                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.078957                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.078957                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        73970212                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       22596780                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       21520748                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3844                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                10397047                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3320389                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2703029                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       222930                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1370921                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1285977                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          350813                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9893                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3316692                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              18347766                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3320389                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1636790                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              4038737                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1197358                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1091300                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1623463                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        93705                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      9416960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.410497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.275849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5378223     57.11%     57.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          354672      3.77%     60.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          286992      3.05%     63.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          694375      7.37%     71.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          183669      1.95%     73.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          250811      2.66%     75.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          172978      1.84%     77.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          100747      1.07%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1994493     21.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      9416960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.319359                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.764709                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3461685                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1076686                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3883949                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24728                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        969910                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       565434                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21977534                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1701                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        969910                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3714207                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         140210                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       571181                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3651096                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       370351                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      21201946                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          497                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        148155                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       120269                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           33                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     29648753                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     98995312                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     98995312                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     18206564                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11442169                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4561                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2783                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1037824                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1992153                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1036047                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        21068                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       329060                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          20022062                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4564                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15890123                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        32679                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6881888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     21192431                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          937                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      9416960                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.687394                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.889552                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3554732     37.75%     37.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1936142     20.56%     58.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1245463     13.23%     71.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       933538      9.91%     81.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       813671      8.64%     90.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       421106      4.47%     94.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       362453      3.85%     98.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        71331      0.76%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        78524      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      9416960                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          94240     69.52%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         20791     15.34%     84.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        20517     15.14%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     13206012     83.11%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       221656      1.39%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1774      0.01%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1587667      9.99%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       873014      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15890123                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.528330                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             135550                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008530                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     41365432                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     26908730                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15483221                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      16025673                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        60521                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       786079                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          379                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          219                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       262780                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           27                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        969910                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          84944                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9184                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     20026629                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        45239                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1992153                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1036047                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2756                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7215                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            7                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          219                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       134995                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       126843                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       261838                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15638729                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1487101                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       251391                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2337664                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2203450                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            850563                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.504151                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15493769                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15483221                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         10069665                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         28610837                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.489194                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351953                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10669060                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     13113532                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6913175                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3627                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       226652                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      8447050                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.552439                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.123249                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3526711     41.75%     41.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2227163     26.37%     68.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       899662     10.65%     78.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       517607      6.13%     84.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       412833      4.89%     89.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       172282      2.04%     91.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       202147      2.39%     94.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       100560      1.19%     95.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       388085      4.59%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      8447050                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10669060                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      13113532                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1979336                       # Number of memory references committed
system.switch_cpus3.commit.loads              1206069                       # Number of loads committed
system.switch_cpus3.commit.membars               1802                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1881089                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11819366                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       267382                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       388085                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            28085490                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           41023993                       # The number of ROB writes
system.switch_cpus3.timesIdled                   5454                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 980087                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10669060                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             13113532                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10669060                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.974505                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.974505                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.026163                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.026163                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        70359595                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       21381335                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       20269152                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3622                       # number of misc regfile writes
system.l20.replacements                          7597                       # number of replacements
system.l20.tagsinuse                       511.754095                       # Cycle average of tags in use
system.l20.total_refs                            4473                       # Total number of references to valid blocks.
system.l20.sampled_refs                          8109                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.551609                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            4.344972                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.833805                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   483.294132                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data            21.281186                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.008486                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005535                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.943934                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.041565                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999520                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2933                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2934                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             872                       # number of Writeback hits
system.l20.Writeback_hits::total                  872                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           19                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   19                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2952                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2953                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2952                       # number of overall hits
system.l20.overall_hits::total                   2953                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         7507                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 7553                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data           28                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                 28                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         7535                       # number of demand (read+write) misses
system.l20.demand_misses::total                  7581                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         7535                       # number of overall misses
system.l20.overall_misses::total                 7581                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      9172866                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1253472077                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1262644943                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      4581276                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      4581276                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      9172866                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1258053353                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1267226219                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      9172866                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1258053353                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1267226219                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10440                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10487                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          872                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              872                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           47                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               47                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10487                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10534                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10487                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10534                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.719061                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.720225                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.595745                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.595745                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.718509                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.719670                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.718509                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.719670                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 199410.130435                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 166973.768083                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 167171.315107                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       163617                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       163617                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 199410.130435                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 166961.294360                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 167158.187442                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 199410.130435                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 166961.294360                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 167158.187442                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 718                       # number of writebacks
system.l20.writebacks::total                      718                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         7507                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            7553                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data           28                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total            28                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         7535                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             7581                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         7535                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            7581                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      8649509                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1168013465                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1176662974                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      4262630                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      4262630                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      8649509                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1172276095                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1180925604                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      8649509                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1172276095                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1180925604                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.719061                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.720225                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.595745                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.595745                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.718509                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.719670                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.718509                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.719670                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 188032.804348                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 155589.911416                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 155787.498213                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 152236.785714                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 152236.785714                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 188032.804348                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 155577.451228                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 155774.383854                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 188032.804348                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 155577.451228                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 155774.383854                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4465                       # number of replacements
system.l21.tagsinuse                       511.805219                       # Cycle average of tags in use
system.l21.total_refs                            2717                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4977                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.545911                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            5.612765                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     3.777364                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   467.879808                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data            34.535282                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.010962                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007378                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.913828                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.067452                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999620                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         1712                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   1715                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             650                       # number of Writeback hits
system.l21.Writeback_hits::total                  650                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           20                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   20                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         1732                       # number of demand (read+write) hits
system.l21.demand_hits::total                    1735                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         1732                       # number of overall hits
system.l21.overall_hits::total                   1735                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4398                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4442                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            8                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4406                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4450                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4406                       # number of overall misses
system.l21.overall_misses::total                 4450                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     10559576                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    624176844                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      634736420                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1300862                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1300862                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     10559576                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    625477706                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       636037282                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     10559576                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    625477706                       # number of overall miss cycles
system.l21.overall_miss_latency::total      636037282                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6110                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6157                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          650                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              650                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           28                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               28                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6138                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6185                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6138                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6185                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.719804                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.721455                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.285714                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.285714                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.717823                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.719483                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.936170                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.717823                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.719483                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 239990.363636                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 141922.884038                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 142894.286357                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 162607.750000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 162607.750000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 239990.363636                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 141960.441670                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 142929.726292                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 239990.363636                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 141960.441670                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 142929.726292                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 482                       # number of writebacks
system.l21.writebacks::total                      482                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4398                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4442                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            8                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4406                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4450                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4406                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4450                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     10042093                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    571927306                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    581969399                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1206347                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1206347                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     10042093                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    573133653                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    583175746                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     10042093                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    573133653                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    583175746                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.719804                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.721455                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.285714                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.717823                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.719483                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.936170                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.717823                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.719483                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 228229.386364                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 130042.588904                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 131015.173120                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 150793.375000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 150793.375000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 228229.386364                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 130080.266228                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 131050.729438                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 228229.386364                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 130080.266228                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 131050.729438                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3288                       # number of replacements
system.l22.tagsinuse                       511.388978                       # Cycle average of tags in use
system.l22.total_refs                            6287                       # Total number of references to valid blocks.
system.l22.sampled_refs                          3800                       # Sample count of references to valid blocks.
system.l22.avg_refs                          1.654474                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks            6.888133                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     4.749133                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   438.298167                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data            61.453545                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.013453                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.009276                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.856051                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.120026                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.998807                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         1728                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   1730                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1042                       # number of Writeback hits
system.l22.Writeback_hits::total                 1042                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           56                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   56                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         1784                       # number of demand (read+write) hits
system.l22.demand_hits::total                    1786                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         1784                       # number of overall hits
system.l22.overall_hits::total                   1786                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3229                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3272                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3229                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3272                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3229                       # number of overall misses
system.l22.overall_misses::total                 3272                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      8714623                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    481262207                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      489976830                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      8714623                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    481262207                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       489976830                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      8714623                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    481262207                       # number of overall miss cycles
system.l22.overall_miss_latency::total      489976830                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           45                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4957                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               5002                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1042                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1042                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           56                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               56                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           45                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         5013                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                5058                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           45                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         5013                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               5058                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.651402                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.654138                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.644125                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.646896                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.644125                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.646896                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 202665.651163                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 149043.730876                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 149748.419927                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 202665.651163                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 149043.730876                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 149748.419927                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 202665.651163                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 149043.730876                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 149748.419927                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 793                       # number of writebacks
system.l22.writebacks::total                      793                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3229                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3272                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3229                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3272                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3229                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3272                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      8225526                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    444476175                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    452701701                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      8225526                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    444476175                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    452701701                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      8225526                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    444476175                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    452701701                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.651402                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.654138                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.644125                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.646896                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.644125                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.646896                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 191291.302326                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 137651.339424                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 138356.265587                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 191291.302326                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 137651.339424                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 138356.265587                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 191291.302326                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 137651.339424                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 138356.265587                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          4433                       # number of replacements
system.l23.tagsinuse                       511.562920                       # Cycle average of tags in use
system.l23.total_refs                            4019                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4944                       # Sample count of references to valid blocks.
system.l23.avg_refs                          0.812905                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           11.366866                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.553379                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   466.611734                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data            30.030941                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.022201                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.006940                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.911351                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.058654                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999146                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         1563                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   1564                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1783                       # number of Writeback hits
system.l23.Writeback_hits::total                 1783                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           57                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   57                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         1620                       # number of demand (read+write) hits
system.l23.demand_hits::total                    1621                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         1620                       # number of overall hits
system.l23.overall_hits::total                   1621                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           45                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         4335                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 4380                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           45                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         4336                       # number of demand (read+write) misses
system.l23.demand_misses::total                  4381                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           45                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         4336                       # number of overall misses
system.l23.overall_misses::total                 4381                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     11413836                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    656985188                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      668399024                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data        66591                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total        66591                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     11413836                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    657051779                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       668465615                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     11413836                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    657051779                       # number of overall miss cycles
system.l23.overall_miss_latency::total      668465615                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           46                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5898                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5944                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1783                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1783                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           58                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               58                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           46                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5956                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                6002                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           46                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5956                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               6002                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.734995                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.736878                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.017241                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.017241                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.728005                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.729923                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.728005                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.729923                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 253640.800000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 151553.676586                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 152602.516895                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data        66591                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total        66591                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 253640.800000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 151534.081873                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 152582.884045                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 253640.800000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 151534.081873                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 152582.884045                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1463                       # number of writebacks
system.l23.writebacks::total                     1463                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         4335                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            4380                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         4336                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             4381                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         4336                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            4381                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     10900086                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    607464102                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    618364188                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data        55261                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total        55261                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     10900086                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    607519363                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    618419449                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     10900086                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    607519363                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    618419449                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.734995                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.736878                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.017241                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.017241                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.728005                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.729923                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.728005                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.729923                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 242224.133333                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 140130.127336                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 141179.038356                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        55261                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        55261                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 242224.133333                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 140110.554197                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 141159.426843                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 242224.133333                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 140110.554197                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 141159.426843                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               581.379820                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641700                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   588                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1703472.278912                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.039699                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.340121                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068974                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862725                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.931698                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633006                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633006                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633006                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633006                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633006                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633006                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           72                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           72                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           72                       # number of overall misses
system.cpu0.icache.overall_misses::total           72                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     13515548                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     13515548                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     13515548                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     13515548                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     13515548                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     13515548                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633078                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633078                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633078                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633078                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633078                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633078                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 187715.944444                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 187715.944444                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 187715.944444                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 187715.944444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 187715.944444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 187715.944444                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           25                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           25                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      9227631                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      9227631                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      9227631                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      9227631                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      9227631                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      9227631                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 196332.574468                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 196332.574468                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 196332.574468                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 196332.574468                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 196332.574468                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 196332.574468                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10487                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174371249                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10743                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16231.150424                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.388663                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.611337                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899956                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100044                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1126607                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1126607                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778464                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778464                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1653                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1653                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1619                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1619                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1905071                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1905071                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1905071                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1905071                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        40816                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        40816                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          181                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          181                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        40997                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         40997                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        40997                       # number of overall misses
system.cpu0.dcache.overall_misses::total        40997                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5081858529                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5081858529                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     18631870                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     18631870                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5100490399                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5100490399                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5100490399                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5100490399                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1167423                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1167423                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1946068                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1946068                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1946068                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1946068                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.034962                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.034962                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000232                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000232                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021067                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021067                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021067                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021067                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 124506.530013                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 124506.530013                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 102938.508287                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 102938.508287                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 124411.308120                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 124411.308120                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 124411.308120                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 124411.308120                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          872                       # number of writebacks
system.cpu0.dcache.writebacks::total              872                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        30376                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        30376                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          134                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          134                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        30510                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        30510                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        30510                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        30510                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10440                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10440                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10487                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10487                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10487                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10487                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1281904938                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1281904938                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      4789476                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      4789476                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1286694414                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1286694414                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1286694414                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1286694414                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008943                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008943                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005389                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005389                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005389                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005389                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 122787.829310                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 122787.829310                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 101903.744681                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 101903.744681                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 122694.232288                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 122694.232288                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 122694.232288                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 122694.232288                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     5                       # number of replacements
system.cpu1.icache.tagsinuse               556.414978                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913448176                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1616722.435398                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.967991                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   513.446987                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.068859                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.822832                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.891691                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      2006867                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2006867                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      2006867                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2006867                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      2006867                       # number of overall hits
system.cpu1.icache.overall_hits::total        2006867                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     11560229                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     11560229                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     11560229                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     11560229                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     11560229                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     11560229                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      2006920                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2006920                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      2006920                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2006920                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      2006920                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2006920                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000026                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000026                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000026                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000026                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 218117.528302                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 218117.528302                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 218117.528302                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 218117.528302                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 218117.528302                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 218117.528302                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     10634195                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     10634195                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     10634195                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     10634195                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     10634195                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     10634195                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 226259.468085                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 226259.468085                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 226259.468085                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 226259.468085                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 226259.468085                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 226259.468085                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6138                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207123942                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6394                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32393.484830                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   206.735292                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    49.264708                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.807560                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.192440                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2394916                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2394916                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       518007                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        518007                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1349                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1349                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1204                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1204                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2912923                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2912923                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2912923                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2912923                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        22769                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        22769                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           90                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        22859                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         22859                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        22859                       # number of overall misses
system.cpu1.dcache.overall_misses::total        22859                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2842293509                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2842293509                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8097577                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8097577                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2850391086                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2850391086                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2850391086                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2850391086                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2417685                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2417685                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       518097                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       518097                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1349                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1204                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1204                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2935782                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2935782                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2935782                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2935782                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009418                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009418                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000174                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000174                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007786                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007786                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007786                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007786                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 124831.723352                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 124831.723352                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 89973.077778                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 89973.077778                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 124694.478586                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 124694.478586                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 124694.478586                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 124694.478586                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          650                       # number of writebacks
system.cpu1.dcache.writebacks::total              650                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        16659                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        16659                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           62                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           62                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        16721                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        16721                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        16721                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        16721                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6110                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6110                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           28                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           28                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6138                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6138                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6138                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6138                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    640683379                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    640683379                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1591453                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1591453                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    642274832                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    642274832                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    642274832                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    642274832                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002091                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002091                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002091                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002091                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 104858.163502                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104858.163502                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 56837.607143                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56837.607143                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 104639.105898                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104639.105898                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 104639.105898                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104639.105898                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               502.893601                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004858000                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1981968.441815                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.893601                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.065535                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.805919                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1809437                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1809437                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1809437                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1809437                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1809437                       # number of overall hits
system.cpu2.icache.overall_hits::total        1809437                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           61                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           61                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           61                       # number of overall misses
system.cpu2.icache.overall_misses::total           61                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     11658132                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     11658132                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     11658132                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     11658132                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     11658132                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     11658132                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1809498                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1809498                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1809498                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1809498                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1809498                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1809498                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 191116.918033                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 191116.918033                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 191116.918033                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 191116.918033                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 191116.918033                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 191116.918033                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           16                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           16                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      8805490                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8805490                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      8805490                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8805490                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      8805490                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8805490                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 195677.555556                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 195677.555556                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 195677.555556                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 195677.555556                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 195677.555556                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 195677.555556                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5013                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               154018029                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5269                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              29230.979123                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.593408                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.406592                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.885130                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.114870                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1214178                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1214178                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       793612                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        793612                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1923                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1923                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1922                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1922                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      2007790                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2007790                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      2007790                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2007790                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        13385                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        13385                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          175                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          175                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        13560                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         13560                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        13560                       # number of overall misses
system.cpu2.dcache.overall_misses::total        13560                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1660879186                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1660879186                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5459743                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5459743                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1666338929                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1666338929                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1666338929                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1666338929                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1227563                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1227563                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       793787                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       793787                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1922                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2021350                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2021350                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2021350                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2021350                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010904                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010904                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000220                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000220                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006708                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006708                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006708                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006708                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 124085.109152                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 124085.109152                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 31198.531429                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31198.531429                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 122886.351696                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 122886.351696                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 122886.351696                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 122886.351696                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1042                       # number of writebacks
system.cpu2.dcache.writebacks::total             1042                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8428                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8428                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          119                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          119                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8547                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8547                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8547                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8547                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4957                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4957                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           56                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5013                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5013                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5013                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5013                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    500346469                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    500346469                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1186624                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1186624                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    501533093                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    501533093                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    501533093                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    501533093                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004038                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004038                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002480                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002480                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002480                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002480                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 100937.355053                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 100937.355053                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 21189.714286                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 21189.714286                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 100046.497706                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 100046.497706                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 100046.497706                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 100046.497706                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               516.780976                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004840059                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1932384.728846                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    42.780976                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.068559                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.828175                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1623395                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1623395                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1623395                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1623395                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1623395                       # number of overall hits
system.cpu3.icache.overall_hits::total        1623395                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           68                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           68                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            68                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           68                       # number of overall misses
system.cpu3.icache.overall_misses::total           68                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     16218095                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     16218095                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     16218095                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     16218095                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     16218095                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     16218095                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1623463                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1623463                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1623463                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1623463                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1623463                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1623463                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 238501.397059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 238501.397059                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 238501.397059                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 238501.397059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 238501.397059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 238501.397059                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           22                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           22                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           46                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           46                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           46                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     11472645                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     11472645                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     11472645                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     11472645                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     11472645                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     11472645                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 249405.326087                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 249405.326087                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 249405.326087                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 249405.326087                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 249405.326087                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 249405.326087                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5956                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158314351                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  6212                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              25485.246458                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.423660                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.576340                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884467                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115533                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1127929                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1127929                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       768943                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        768943                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2067                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2067                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1811                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1811                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1896872                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1896872                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1896872                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1896872                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        16231                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16231                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          517                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          517                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        16748                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         16748                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        16748                       # number of overall misses
system.cpu3.dcache.overall_misses::total        16748                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2234499630                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2234499630                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     58316094                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     58316094                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2292815724                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2292815724                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2292815724                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2292815724                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1144160                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1144160                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       769460                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       769460                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1811                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1811                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1913620                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1913620                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1913620                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1913620                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014186                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014186                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000672                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000672                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008752                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008752                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008752                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008752                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 137668.635944                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 137668.635944                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 112797.087041                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 112797.087041                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 136900.867208                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 136900.867208                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 136900.867208                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 136900.867208                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       165005                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 82502.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1783                       # number of writebacks
system.cpu3.dcache.writebacks::total             1783                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10333                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10333                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          459                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          459                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10792                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10792                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10792                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10792                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5898                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5898                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           58                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5956                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5956                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5956                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5956                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    678263914                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    678263914                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       966933                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       966933                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    679230847                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    679230847                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    679230847                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    679230847                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005155                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005155                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003112                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003112                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003112                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003112                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 114998.968125                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 114998.968125                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 16671.258621                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 16671.258621                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 114041.445097                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114041.445097                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 114041.445097                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114041.445097                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
