Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FIR
Version: S-2021.06-SP4
Date   : Tue Nov  8 15:43:06 2022
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: reg_int_0_2/dout_reg[1]
              (rising edge-triggered flip-flop clocked by my_clk)
  Endpoint: reg_mul_to_add_pipe_0_7/dout_reg[7]
            (rising edge-triggered flip-flop clocked by my_clk)
  Path Group: my_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FIR                5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock my_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg_int_0_2/dout_reg[1]/CK (DFFR_X1)                    0.00       0.00 r
  reg_int_0_2/dout_reg[1]/Q (DFFR_X1)                     0.11       0.11 r
  reg_int_0_2/dout[1] (REG_nb8_63)                        0.00       0.11 r
  U47/Z (CLKBUF_X3)                                       0.07       0.18 r
  mult_137_G7_G1/a[1] (FIR_DW_mult_tc_16)                 0.00       0.18 r
  mult_137_G7_G1/U219/ZN (XNOR2_X1)                       0.07       0.25 r
  mult_137_G7_G1/U240/ZN (NAND2_X1)                       0.03       0.28 f
  mult_137_G7_G1/U227/Z (BUF_X2)                          0.05       0.33 f
  mult_137_G7_G1/U270/ZN (OAI22_X1)                       0.06       0.39 r
  mult_137_G7_G1/U36/S (FA_X1)                            0.12       0.52 f
  mult_137_G7_G1/U245/ZN (NAND2_X1)                       0.03       0.55 r
  mult_137_G7_G1/U176/ZN (AND3_X2)                        0.06       0.61 r
  mult_137_G7_G1/U195/ZN (OAI222_X1)                      0.05       0.66 f
  mult_137_G7_G1/U211/ZN (NAND2_X1)                       0.03       0.69 r
  mult_137_G7_G1/U213/ZN (AND3_X1)                        0.05       0.75 r
  mult_137_G7_G1/U215/ZN (OR2_X1)                         0.04       0.78 r
  mult_137_G7_G1/U203/ZN (NAND3_X1)                       0.04       0.83 f
  mult_137_G7_G1/U236/ZN (NAND2_X1)                       0.04       0.87 r
  mult_137_G7_G1/U239/ZN (NAND3_X1)                       0.04       0.91 f
  mult_137_G7_G1/U199/ZN (NAND2_X1)                       0.04       0.94 r
  mult_137_G7_G1/U201/ZN (NAND3_X1)                       0.04       0.98 f
  mult_137_G7_G1/U172/ZN (NAND2_X1)                       0.03       1.01 r
  mult_137_G7_G1/U168/ZN (NAND3_X1)                       0.04       1.05 f
  mult_137_G7_G1/U187/ZN (NAND2_X1)                       0.04       1.09 r
  mult_137_G7_G1/U175/ZN (NAND3_X1)                       0.04       1.13 f
  mult_137_G7_G1/U206/ZN (NAND2_X1)                       0.04       1.17 r
  mult_137_G7_G1/U209/ZN (NAND3_X1)                       0.04       1.21 f
  mult_137_G7_G1/U230/ZN (NAND2_X1)                       0.03       1.23 r
  mult_137_G7_G1/U233/ZN (NAND3_X1)                       0.03       1.27 f
  mult_137_G7_G1/U223/ZN (XNOR2_X1)                       0.06       1.32 f
  mult_137_G7_G1/U222/ZN (XNOR2_X1)                       0.06       1.38 f
  mult_137_G7_G1/product[14] (FIR_DW_mult_tc_16)          0.00       1.38 f
  reg_mul_to_add_pipe_0_7/din[7] (REG_nb8_52)             0.00       1.38 f
  reg_mul_to_add_pipe_0_7/U21/ZN (NAND2_X1)               0.03       1.41 r
  reg_mul_to_add_pipe_0_7/U3/ZN (NAND2_X1)                0.02       1.43 f
  reg_mul_to_add_pipe_0_7/dout_reg[7]/D (DFFR_X1)         0.01       1.44 f
  data arrival time                                                  1.44

  clock my_clk (rise edge)                                1.55       1.55
  clock network delay (ideal)                             0.00       1.55
  clock uncertainty                                      -0.07       1.48
  reg_mul_to_add_pipe_0_7/dout_reg[7]/CK (DFFR_X1)        0.00       1.48 r
  library setup time                                     -0.04       1.44
  data required time                                                 1.44
  --------------------------------------------------------------------------
  data required time                                                 1.44
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
