// Seed: 3382637996
module module_0 (
    .id_6(id_1),
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout supply0 id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_6 ? id_6 : -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_6,
      id_7
  );
  assign modCall_1.id_4 = 0;
  logic id_9 = id_9[-1'b0];
endmodule
