// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        l_invTranspBlkMatrixStream_dout,
        l_invTranspBlkMatrixStream_empty_n,
        l_invTranspBlkMatrixStream_read,
        l_transpMatrixStream_din,
        l_transpMatrixStream_full_n,
        l_transpMatrixStream_write,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_pp0_stage0 = 5'd2;
parameter    ap_ST_fsm_state4 = 5'd4;
parameter    ap_ST_fsm_pp1_stage0 = 5'd8;
parameter    ap_ST_fsm_state9 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [511:0] l_invTranspBlkMatrixStream_dout;
input   l_invTranspBlkMatrixStream_empty_n;
output   l_invTranspBlkMatrixStream_read;
output  [511:0] l_transpMatrixStream_din;
input   l_transpMatrixStream_full_n;
output   l_transpMatrixStream_write;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_done;
reg ap_idle;
reg start_write;
reg l_invTranspBlkMatrixStream_read;
reg l_transpMatrixStream_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    l_invTranspBlkMatrixStream_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    l_transpMatrixStream_blk_n;
reg    ap_enable_reg_pp1_iter3;
wire    ap_block_pp1_stage0;
reg   [4:0] add_ln268206_reg_531;
reg   [0:0] icmp_ln269205_reg_542;
reg   [1:0] j204_reg_553;
reg   [4:0] i203_reg_564;
reg   [4:0] indvar_flatten202_reg_575;
reg   [4:0] add_ln279201_reg_586;
reg   [0:0] icmp_ln280200_reg_597;
reg   [1:0] j_3199_reg_608;
reg   [4:0] i_4198_reg_619;
reg   [4:0] indvar_flatten6197_reg_630;
wire   [4:0] i_fu_649_p3;
reg   [4:0] i_reg_1958;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [4:0] empty_105_fu_821_p2;
reg   [4:0] empty_105_reg_1963;
wire   [26:0] tmp_fu_837_p10;
reg   [26:0] tmp_reg_1968;
wire   [26:0] tmp_31_fu_859_p10;
reg   [26:0] tmp_31_reg_1973;
wire   [26:0] tmp_32_fu_887_p10;
reg   [26:0] tmp_32_reg_1978;
wire   [26:0] tmp_33_fu_909_p10;
reg   [26:0] tmp_33_reg_1983;
wire   [26:0] tmp_34_fu_937_p10;
reg   [26:0] tmp_34_reg_1988;
wire   [26:0] tmp_35_fu_959_p10;
reg   [26:0] tmp_35_reg_1993;
wire   [26:0] tmp_36_fu_987_p10;
reg   [26:0] tmp_36_reg_1998;
wire   [26:0] tmp_37_fu_1009_p10;
reg   [26:0] tmp_37_reg_2003;
wire   [26:0] tmp_38_fu_1037_p10;
reg   [26:0] tmp_38_reg_2008;
wire   [26:0] tmp_39_fu_1059_p10;
reg   [26:0] tmp_39_reg_2013;
wire   [26:0] tmp_40_fu_1087_p10;
reg   [26:0] tmp_40_reg_2018;
wire   [26:0] tmp_41_fu_1109_p10;
reg   [26:0] tmp_41_reg_2023;
wire   [26:0] tmp_42_fu_1137_p10;
reg   [26:0] tmp_42_reg_2028;
wire   [26:0] tmp_43_fu_1159_p10;
reg   [26:0] tmp_43_reg_2033;
wire   [26:0] tmp_44_fu_1187_p10;
reg   [26:0] tmp_44_reg_2038;
wire   [26:0] tmp_45_fu_1209_p10;
reg   [26:0] tmp_45_reg_2043;
wire   [1:0] j_fu_1231_p2;
reg   [1:0] j_reg_2048;
wire   [4:0] add_ln268_2_fu_1237_p2;
reg   [4:0] add_ln268_2_reg_2053;
wire   [0:0] icmp_ln269_fu_1243_p2;
reg   [0:0] icmp_ln269_reg_2058;
wire   [4:0] add_ln268_fu_1249_p2;
reg   [4:0] add_ln268_reg_2063;
wire   [0:0] icmp_ln268_fu_1255_p2;
reg   [0:0] icmp_ln268_reg_2068;
wire   [4:0] i_2_fu_1288_p3;
reg   [4:0] i_2_reg_2072;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state5_pp1_stage0_iter0;
wire    ap_block_state6_pp1_stage0_iter1;
wire    ap_block_state7_pp1_stage0_iter2;
reg    ap_block_state8_pp1_stage0_iter3;
reg    ap_block_pp1_stage0_11001;
wire   [2:0] trunc_ln288_fu_1304_p1;
reg   [2:0] trunc_ln288_reg_2077;
reg   [2:0] trunc_ln288_reg_2077_pp1_iter1_reg;
wire   [1:0] j_2_fu_1488_p2;
reg   [1:0] j_2_reg_2170;
wire   [4:0] add_ln279_2_fu_1494_p2;
reg   [4:0] add_ln279_2_reg_2175;
wire   [0:0] icmp_ln280_fu_1500_p2;
reg   [0:0] icmp_ln280_reg_2180;
wire   [4:0] add_ln279_fu_1506_p2;
reg   [4:0] add_ln279_reg_2185;
wire   [0:0] icmp_ln279_fu_1512_p2;
reg   [0:0] icmp_ln279_reg_2190;
wire   [26:0] tmp_47_fu_1518_p10;
reg   [26:0] tmp_47_reg_2194;
wire   [26:0] tmp_48_fu_1539_p10;
reg   [26:0] tmp_48_reg_2199;
wire   [26:0] tmp_49_fu_1565_p10;
reg   [26:0] tmp_49_reg_2204;
wire   [26:0] tmp_50_fu_1587_p10;
reg   [26:0] tmp_50_reg_2209;
wire   [26:0] tmp_51_fu_1614_p10;
reg   [26:0] tmp_51_reg_2214;
wire   [26:0] tmp_52_fu_1636_p10;
reg   [26:0] tmp_52_reg_2219;
wire   [26:0] tmp_53_fu_1663_p10;
reg   [26:0] tmp_53_reg_2224;
wire   [26:0] tmp_54_fu_1685_p10;
reg   [26:0] tmp_54_reg_2229;
wire   [26:0] tmp_55_fu_1712_p10;
reg   [26:0] tmp_55_reg_2234;
wire   [26:0] tmp_56_fu_1734_p10;
reg   [26:0] tmp_56_reg_2239;
wire   [26:0] tmp_57_fu_1761_p10;
reg   [26:0] tmp_57_reg_2244;
wire   [26:0] tmp_58_fu_1783_p10;
reg   [26:0] tmp_58_reg_2249;
wire   [26:0] tmp_59_fu_1810_p10;
reg   [26:0] tmp_59_reg_2254;
wire   [26:0] tmp_60_fu_1832_p10;
reg   [26:0] tmp_60_reg_2259;
wire   [26:0] tmp_61_fu_1859_p10;
reg   [26:0] tmp_61_reg_2264;
wire   [26:0] tmp_62_fu_1881_p10;
reg   [26:0] tmp_62_reg_2269;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_enable_reg_pp0_iter1;
wire    ap_CS_fsm_state4;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_flush_enable;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter2;
reg   [4:0] l_buf_M_real_V_0_address0;
reg    l_buf_M_real_V_0_ce0;
reg    l_buf_M_real_V_0_we0;
wire   [26:0] l_buf_M_real_V_0_q0;
reg   [4:0] l_buf_M_real_V_1_address0;
reg    l_buf_M_real_V_1_ce0;
reg    l_buf_M_real_V_1_we0;
wire   [26:0] l_buf_M_real_V_1_q0;
reg   [4:0] l_buf_M_real_V_2_address0;
reg    l_buf_M_real_V_2_ce0;
reg    l_buf_M_real_V_2_we0;
wire   [26:0] l_buf_M_real_V_2_q0;
reg   [4:0] l_buf_M_real_V_3_address0;
reg    l_buf_M_real_V_3_ce0;
reg    l_buf_M_real_V_3_we0;
wire   [26:0] l_buf_M_real_V_3_q0;
reg   [4:0] l_buf_M_real_V_4_address0;
reg    l_buf_M_real_V_4_ce0;
reg    l_buf_M_real_V_4_we0;
wire   [26:0] l_buf_M_real_V_4_q0;
reg   [4:0] l_buf_M_real_V_5_address0;
reg    l_buf_M_real_V_5_ce0;
reg    l_buf_M_real_V_5_we0;
wire   [26:0] l_buf_M_real_V_5_q0;
reg   [4:0] l_buf_M_real_V_6_address0;
reg    l_buf_M_real_V_6_ce0;
reg    l_buf_M_real_V_6_we0;
wire   [26:0] l_buf_M_real_V_6_q0;
reg   [4:0] l_buf_M_real_V_7_address0;
reg    l_buf_M_real_V_7_ce0;
reg    l_buf_M_real_V_7_we0;
wire   [26:0] l_buf_M_real_V_7_q0;
reg   [4:0] l_buf_M_imag_V_0_address0;
reg    l_buf_M_imag_V_0_ce0;
reg    l_buf_M_imag_V_0_we0;
wire   [26:0] l_buf_M_imag_V_0_q0;
reg   [4:0] l_buf_M_imag_V_1_address0;
reg    l_buf_M_imag_V_1_ce0;
reg    l_buf_M_imag_V_1_we0;
wire   [26:0] l_buf_M_imag_V_1_q0;
reg   [4:0] l_buf_M_imag_V_2_address0;
reg    l_buf_M_imag_V_2_ce0;
reg    l_buf_M_imag_V_2_we0;
wire   [26:0] l_buf_M_imag_V_2_q0;
reg   [4:0] l_buf_M_imag_V_3_address0;
reg    l_buf_M_imag_V_3_ce0;
reg    l_buf_M_imag_V_3_we0;
wire   [26:0] l_buf_M_imag_V_3_q0;
reg   [4:0] l_buf_M_imag_V_4_address0;
reg    l_buf_M_imag_V_4_ce0;
reg    l_buf_M_imag_V_4_we0;
wire   [26:0] l_buf_M_imag_V_4_q0;
reg   [4:0] l_buf_M_imag_V_5_address0;
reg    l_buf_M_imag_V_5_ce0;
reg    l_buf_M_imag_V_5_we0;
wire   [26:0] l_buf_M_imag_V_5_q0;
reg   [4:0] l_buf_M_imag_V_6_address0;
reg    l_buf_M_imag_V_6_ce0;
reg    l_buf_M_imag_V_6_we0;
wire   [26:0] l_buf_M_imag_V_6_q0;
reg   [4:0] l_buf_M_imag_V_7_address0;
reg    l_buf_M_imag_V_7_ce0;
reg    l_buf_M_imag_V_7_we0;
wire   [26:0] l_buf_M_imag_V_7_q0;
reg   [4:0] ap_phi_mux_add_ln268206_phi_fu_535_p4;
reg   [0:0] ap_phi_mux_icmp_ln269205_phi_fu_546_p4;
reg   [1:0] ap_phi_mux_j204_phi_fu_557_p4;
reg   [4:0] ap_phi_mux_i203_phi_fu_568_p4;
reg   [4:0] ap_phi_mux_indvar_flatten202_phi_fu_579_p4;
reg   [4:0] ap_phi_mux_add_ln279201_phi_fu_590_p4;
reg   [0:0] ap_phi_mux_icmp_ln280200_phi_fu_601_p4;
reg   [1:0] ap_phi_mux_j_3199_phi_fu_612_p4;
reg   [4:0] ap_phi_mux_i_4198_phi_fu_623_p4;
reg   [4:0] ap_phi_mux_indvar_flatten6197_phi_fu_634_p4;
wire   [63:0] zext_ln274_fu_1261_p1;
wire   [63:0] zext_ln287_fu_1328_p1;
wire   [63:0] zext_ln287_1_fu_1350_p1;
wire   [63:0] zext_ln287_2_fu_1372_p1;
wire   [63:0] zext_ln287_3_fu_1394_p1;
wire   [63:0] zext_ln287_4_fu_1416_p1;
wire   [63:0] zext_ln287_5_fu_1438_p1;
wire   [63:0] zext_ln287_6_fu_1460_p1;
wire   [63:0] zext_ln287_7_fu_1482_p1;
reg    ap_block_pp1_stage0_01001;
wire   [1:0] select_ln268_fu_641_p3;
wire   [4:0] shl_ln268_fu_657_p2;
wire   [4:0] zext_ln269_fu_663_p1;
wire   [2:0] trunc_ln274_fu_827_p1;
wire   [26:0] trunc_ln145_fu_667_p1;
wire   [26:0] tmp_fu_837_p2;
wire   [26:0] tmp_fu_837_p3;
wire   [26:0] tmp_fu_837_p4;
wire   [26:0] tmp_fu_837_p5;
wire   [26:0] tmp_fu_837_p6;
wire   [26:0] tmp_fu_837_p7;
wire   [26:0] tmp_fu_837_p8;
wire   [2:0] sub_ln274_fu_831_p2;
wire   [26:0] tmp_31_fu_859_p1;
wire   [26:0] tmp_31_fu_859_p2;
wire   [26:0] tmp_31_fu_859_p3;
wire   [26:0] tmp_31_fu_859_p4;
wire   [26:0] tmp_31_fu_859_p5;
wire   [26:0] tmp_31_fu_859_p6;
wire   [26:0] tmp_31_fu_859_p7;
wire   [26:0] tmp_31_fu_859_p8;
wire   [26:0] tmp_32_fu_887_p2;
wire   [26:0] tmp_32_fu_887_p3;
wire   [26:0] tmp_32_fu_887_p4;
wire   [26:0] tmp_32_fu_887_p5;
wire   [26:0] tmp_32_fu_887_p6;
wire   [26:0] tmp_32_fu_887_p7;
wire   [26:0] tmp_32_fu_887_p8;
wire   [2:0] sub_ln274_7_fu_881_p2;
wire   [26:0] tmp_33_fu_909_p1;
wire   [26:0] tmp_33_fu_909_p2;
wire   [26:0] tmp_33_fu_909_p3;
wire   [26:0] tmp_33_fu_909_p4;
wire   [26:0] tmp_33_fu_909_p5;
wire   [26:0] tmp_33_fu_909_p6;
wire   [26:0] tmp_33_fu_909_p7;
wire   [26:0] tmp_33_fu_909_p8;
wire   [26:0] tmp_34_fu_937_p2;
wire   [26:0] tmp_34_fu_937_p3;
wire   [26:0] tmp_34_fu_937_p4;
wire   [26:0] tmp_34_fu_937_p5;
wire   [26:0] tmp_34_fu_937_p6;
wire   [26:0] tmp_34_fu_937_p7;
wire   [26:0] tmp_34_fu_937_p8;
wire   [2:0] sub_ln274_8_fu_931_p2;
wire   [26:0] tmp_35_fu_959_p1;
wire   [26:0] tmp_35_fu_959_p2;
wire   [26:0] tmp_35_fu_959_p3;
wire   [26:0] tmp_35_fu_959_p4;
wire   [26:0] tmp_35_fu_959_p5;
wire   [26:0] tmp_35_fu_959_p6;
wire   [26:0] tmp_35_fu_959_p7;
wire   [26:0] tmp_35_fu_959_p8;
wire   [26:0] tmp_36_fu_987_p2;
wire   [26:0] tmp_36_fu_987_p3;
wire   [26:0] tmp_36_fu_987_p4;
wire   [26:0] tmp_36_fu_987_p5;
wire   [26:0] tmp_36_fu_987_p6;
wire   [26:0] tmp_36_fu_987_p7;
wire   [26:0] tmp_36_fu_987_p8;
wire   [2:0] sub_ln274_9_fu_981_p2;
wire   [26:0] tmp_37_fu_1009_p1;
wire   [26:0] tmp_37_fu_1009_p2;
wire   [26:0] tmp_37_fu_1009_p3;
wire   [26:0] tmp_37_fu_1009_p4;
wire   [26:0] tmp_37_fu_1009_p5;
wire   [26:0] tmp_37_fu_1009_p6;
wire   [26:0] tmp_37_fu_1009_p7;
wire   [26:0] tmp_37_fu_1009_p8;
wire   [26:0] tmp_38_fu_1037_p2;
wire   [26:0] tmp_38_fu_1037_p3;
wire   [26:0] tmp_38_fu_1037_p4;
wire   [26:0] tmp_38_fu_1037_p5;
wire   [26:0] tmp_38_fu_1037_p6;
wire   [26:0] tmp_38_fu_1037_p7;
wire   [26:0] tmp_38_fu_1037_p8;
wire   [2:0] sub_ln274_10_fu_1031_p2;
wire   [26:0] tmp_39_fu_1059_p1;
wire   [26:0] tmp_39_fu_1059_p2;
wire   [26:0] tmp_39_fu_1059_p3;
wire   [26:0] tmp_39_fu_1059_p4;
wire   [26:0] tmp_39_fu_1059_p5;
wire   [26:0] tmp_39_fu_1059_p6;
wire   [26:0] tmp_39_fu_1059_p7;
wire   [26:0] tmp_39_fu_1059_p8;
wire   [26:0] tmp_40_fu_1087_p2;
wire   [26:0] tmp_40_fu_1087_p3;
wire   [26:0] tmp_40_fu_1087_p4;
wire   [26:0] tmp_40_fu_1087_p5;
wire   [26:0] tmp_40_fu_1087_p6;
wire   [26:0] tmp_40_fu_1087_p7;
wire   [26:0] tmp_40_fu_1087_p8;
wire   [2:0] sub_ln274_11_fu_1081_p2;
wire   [26:0] tmp_41_fu_1109_p1;
wire   [26:0] tmp_41_fu_1109_p2;
wire   [26:0] tmp_41_fu_1109_p3;
wire   [26:0] tmp_41_fu_1109_p4;
wire   [26:0] tmp_41_fu_1109_p5;
wire   [26:0] tmp_41_fu_1109_p6;
wire   [26:0] tmp_41_fu_1109_p7;
wire   [26:0] tmp_41_fu_1109_p8;
wire   [26:0] tmp_42_fu_1137_p2;
wire   [26:0] tmp_42_fu_1137_p3;
wire   [26:0] tmp_42_fu_1137_p4;
wire   [26:0] tmp_42_fu_1137_p5;
wire   [26:0] tmp_42_fu_1137_p6;
wire   [26:0] tmp_42_fu_1137_p7;
wire   [26:0] tmp_42_fu_1137_p8;
wire   [2:0] sub_ln274_12_fu_1131_p2;
wire   [26:0] tmp_43_fu_1159_p1;
wire   [26:0] tmp_43_fu_1159_p2;
wire   [26:0] tmp_43_fu_1159_p3;
wire   [26:0] tmp_43_fu_1159_p4;
wire   [26:0] tmp_43_fu_1159_p5;
wire   [26:0] tmp_43_fu_1159_p6;
wire   [26:0] tmp_43_fu_1159_p7;
wire   [26:0] tmp_43_fu_1159_p8;
wire   [26:0] tmp_44_fu_1187_p2;
wire   [26:0] tmp_44_fu_1187_p3;
wire   [26:0] tmp_44_fu_1187_p4;
wire   [26:0] tmp_44_fu_1187_p5;
wire   [26:0] tmp_44_fu_1187_p6;
wire   [26:0] tmp_44_fu_1187_p7;
wire   [26:0] tmp_44_fu_1187_p8;
wire   [2:0] xor_ln274_fu_1181_p2;
wire   [26:0] tmp_45_fu_1209_p1;
wire   [26:0] tmp_45_fu_1209_p2;
wire   [26:0] tmp_45_fu_1209_p3;
wire   [26:0] tmp_45_fu_1209_p4;
wire   [26:0] tmp_45_fu_1209_p5;
wire   [26:0] tmp_45_fu_1209_p6;
wire   [26:0] tmp_45_fu_1209_p7;
wire   [26:0] tmp_45_fu_1209_p8;
wire   [1:0] select_ln279_fu_1280_p3;
wire   [0:0] empty_107_fu_1314_p1;
wire   [2:0] sub_ln288_fu_1308_p2;
wire   [0:0] tmp_46_fu_1296_p3;
wire   [4:0] or_ln_fu_1318_p4;
wire   [2:0] sub_ln288_7_fu_1334_p2;
wire   [4:0] or_ln287_8_fu_1340_p4;
wire   [2:0] sub_ln288_8_fu_1356_p2;
wire   [4:0] or_ln287_9_fu_1362_p4;
wire   [2:0] sub_ln288_9_fu_1378_p2;
wire   [4:0] or_ln287_s_fu_1384_p4;
wire   [2:0] sub_ln288_10_fu_1400_p2;
wire   [4:0] or_ln287_1_fu_1406_p4;
wire   [2:0] sub_ln288_11_fu_1422_p2;
wire   [4:0] or_ln287_2_fu_1428_p4;
wire   [2:0] sub_ln288_12_fu_1444_p2;
wire   [4:0] or_ln287_3_fu_1450_p4;
wire   [2:0] xor_ln288_fu_1466_p2;
wire   [4:0] or_ln287_4_fu_1472_p4;
wire   [2:0] add_ln291_fu_1560_p2;
wire   [2:0] add_ln291_6_fu_1609_p2;
wire   [2:0] add_ln291_7_fu_1658_p2;
wire   [2:0] xor_ln291_fu_1707_p2;
wire   [2:0] add_ln291_8_fu_1756_p2;
wire   [2:0] add_ln291_9_fu_1805_p2;
wire   [2:0] add_ln291_10_fu_1854_p2;
wire   [506:0] tmp_s_fu_1903_p32;
wire    ap_CS_fsm_state9;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_int_blocking_cur_n;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
end

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 27 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_real_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_real_V_0_address0),
    .ce0(l_buf_M_real_V_0_ce0),
    .we0(l_buf_M_real_V_0_we0),
    .d0(tmp_reg_1968),
    .q0(l_buf_M_real_V_0_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 27 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_real_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_real_V_1_address0),
    .ce0(l_buf_M_real_V_1_ce0),
    .we0(l_buf_M_real_V_1_we0),
    .d0(tmp_32_reg_1978),
    .q0(l_buf_M_real_V_1_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 27 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_real_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_real_V_2_address0),
    .ce0(l_buf_M_real_V_2_ce0),
    .we0(l_buf_M_real_V_2_we0),
    .d0(tmp_34_reg_1988),
    .q0(l_buf_M_real_V_2_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 27 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_real_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_real_V_3_address0),
    .ce0(l_buf_M_real_V_3_ce0),
    .we0(l_buf_M_real_V_3_we0),
    .d0(tmp_36_reg_1998),
    .q0(l_buf_M_real_V_3_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 27 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_real_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_real_V_4_address0),
    .ce0(l_buf_M_real_V_4_ce0),
    .we0(l_buf_M_real_V_4_we0),
    .d0(tmp_38_reg_2008),
    .q0(l_buf_M_real_V_4_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 27 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_real_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_real_V_5_address0),
    .ce0(l_buf_M_real_V_5_ce0),
    .we0(l_buf_M_real_V_5_we0),
    .d0(tmp_40_reg_2018),
    .q0(l_buf_M_real_V_5_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 27 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_real_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_real_V_6_address0),
    .ce0(l_buf_M_real_V_6_ce0),
    .we0(l_buf_M_real_V_6_we0),
    .d0(tmp_42_reg_2028),
    .q0(l_buf_M_real_V_6_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 27 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_real_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_real_V_7_address0),
    .ce0(l_buf_M_real_V_7_ce0),
    .we0(l_buf_M_real_V_7_we0),
    .d0(tmp_44_reg_2038),
    .q0(l_buf_M_real_V_7_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 27 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_imag_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_imag_V_0_address0),
    .ce0(l_buf_M_imag_V_0_ce0),
    .we0(l_buf_M_imag_V_0_we0),
    .d0(tmp_31_reg_1973),
    .q0(l_buf_M_imag_V_0_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 27 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_imag_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_imag_V_1_address0),
    .ce0(l_buf_M_imag_V_1_ce0),
    .we0(l_buf_M_imag_V_1_we0),
    .d0(tmp_33_reg_1983),
    .q0(l_buf_M_imag_V_1_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 27 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_imag_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_imag_V_2_address0),
    .ce0(l_buf_M_imag_V_2_ce0),
    .we0(l_buf_M_imag_V_2_we0),
    .d0(tmp_35_reg_1993),
    .q0(l_buf_M_imag_V_2_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 27 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_imag_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_imag_V_3_address0),
    .ce0(l_buf_M_imag_V_3_ce0),
    .we0(l_buf_M_imag_V_3_we0),
    .d0(tmp_37_reg_2003),
    .q0(l_buf_M_imag_V_3_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 27 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_imag_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_imag_V_4_address0),
    .ce0(l_buf_M_imag_V_4_ce0),
    .we0(l_buf_M_imag_V_4_we0),
    .d0(tmp_39_reg_2013),
    .q0(l_buf_M_imag_V_4_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 27 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_imag_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_imag_V_5_address0),
    .ce0(l_buf_M_imag_V_5_ce0),
    .we0(l_buf_M_imag_V_5_we0),
    .d0(tmp_41_reg_2023),
    .q0(l_buf_M_imag_V_5_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 27 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_imag_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_imag_V_6_address0),
    .ce0(l_buf_M_imag_V_6_ce0),
    .we0(l_buf_M_imag_V_6_we0),
    .d0(tmp_43_reg_2033),
    .q0(l_buf_M_imag_V_6_q0)
);

fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s_l_buf_M_real_V_0 #(
    .DataWidth( 27 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
l_buf_M_imag_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(l_buf_M_imag_V_7_address0),
    .ce0(l_buf_M_imag_V_7_ce0),
    .we0(l_buf_M_imag_V_7_we0),
    .d0(tmp_45_reg_2043),
    .q0(l_buf_M_imag_V_7_q0)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U874(
    .din0(trunc_ln145_fu_667_p1),
    .din1(tmp_fu_837_p2),
    .din2(tmp_fu_837_p3),
    .din3(tmp_fu_837_p4),
    .din4(tmp_fu_837_p5),
    .din5(tmp_fu_837_p6),
    .din6(tmp_fu_837_p7),
    .din7(tmp_fu_837_p8),
    .din8(sub_ln274_fu_831_p2),
    .dout(tmp_fu_837_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U875(
    .din0(tmp_31_fu_859_p1),
    .din1(tmp_31_fu_859_p2),
    .din2(tmp_31_fu_859_p3),
    .din3(tmp_31_fu_859_p4),
    .din4(tmp_31_fu_859_p5),
    .din5(tmp_31_fu_859_p6),
    .din6(tmp_31_fu_859_p7),
    .din7(tmp_31_fu_859_p8),
    .din8(sub_ln274_fu_831_p2),
    .dout(tmp_31_fu_859_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U876(
    .din0(trunc_ln145_fu_667_p1),
    .din1(tmp_32_fu_887_p2),
    .din2(tmp_32_fu_887_p3),
    .din3(tmp_32_fu_887_p4),
    .din4(tmp_32_fu_887_p5),
    .din5(tmp_32_fu_887_p6),
    .din6(tmp_32_fu_887_p7),
    .din7(tmp_32_fu_887_p8),
    .din8(sub_ln274_7_fu_881_p2),
    .dout(tmp_32_fu_887_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U877(
    .din0(tmp_33_fu_909_p1),
    .din1(tmp_33_fu_909_p2),
    .din2(tmp_33_fu_909_p3),
    .din3(tmp_33_fu_909_p4),
    .din4(tmp_33_fu_909_p5),
    .din5(tmp_33_fu_909_p6),
    .din6(tmp_33_fu_909_p7),
    .din7(tmp_33_fu_909_p8),
    .din8(sub_ln274_7_fu_881_p2),
    .dout(tmp_33_fu_909_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U878(
    .din0(trunc_ln145_fu_667_p1),
    .din1(tmp_34_fu_937_p2),
    .din2(tmp_34_fu_937_p3),
    .din3(tmp_34_fu_937_p4),
    .din4(tmp_34_fu_937_p5),
    .din5(tmp_34_fu_937_p6),
    .din6(tmp_34_fu_937_p7),
    .din7(tmp_34_fu_937_p8),
    .din8(sub_ln274_8_fu_931_p2),
    .dout(tmp_34_fu_937_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U879(
    .din0(tmp_35_fu_959_p1),
    .din1(tmp_35_fu_959_p2),
    .din2(tmp_35_fu_959_p3),
    .din3(tmp_35_fu_959_p4),
    .din4(tmp_35_fu_959_p5),
    .din5(tmp_35_fu_959_p6),
    .din6(tmp_35_fu_959_p7),
    .din7(tmp_35_fu_959_p8),
    .din8(sub_ln274_8_fu_931_p2),
    .dout(tmp_35_fu_959_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U880(
    .din0(trunc_ln145_fu_667_p1),
    .din1(tmp_36_fu_987_p2),
    .din2(tmp_36_fu_987_p3),
    .din3(tmp_36_fu_987_p4),
    .din4(tmp_36_fu_987_p5),
    .din5(tmp_36_fu_987_p6),
    .din6(tmp_36_fu_987_p7),
    .din7(tmp_36_fu_987_p8),
    .din8(sub_ln274_9_fu_981_p2),
    .dout(tmp_36_fu_987_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U881(
    .din0(tmp_37_fu_1009_p1),
    .din1(tmp_37_fu_1009_p2),
    .din2(tmp_37_fu_1009_p3),
    .din3(tmp_37_fu_1009_p4),
    .din4(tmp_37_fu_1009_p5),
    .din5(tmp_37_fu_1009_p6),
    .din6(tmp_37_fu_1009_p7),
    .din7(tmp_37_fu_1009_p8),
    .din8(sub_ln274_9_fu_981_p2),
    .dout(tmp_37_fu_1009_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U882(
    .din0(trunc_ln145_fu_667_p1),
    .din1(tmp_38_fu_1037_p2),
    .din2(tmp_38_fu_1037_p3),
    .din3(tmp_38_fu_1037_p4),
    .din4(tmp_38_fu_1037_p5),
    .din5(tmp_38_fu_1037_p6),
    .din6(tmp_38_fu_1037_p7),
    .din7(tmp_38_fu_1037_p8),
    .din8(sub_ln274_10_fu_1031_p2),
    .dout(tmp_38_fu_1037_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U883(
    .din0(tmp_39_fu_1059_p1),
    .din1(tmp_39_fu_1059_p2),
    .din2(tmp_39_fu_1059_p3),
    .din3(tmp_39_fu_1059_p4),
    .din4(tmp_39_fu_1059_p5),
    .din5(tmp_39_fu_1059_p6),
    .din6(tmp_39_fu_1059_p7),
    .din7(tmp_39_fu_1059_p8),
    .din8(sub_ln274_10_fu_1031_p2),
    .dout(tmp_39_fu_1059_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U884(
    .din0(trunc_ln145_fu_667_p1),
    .din1(tmp_40_fu_1087_p2),
    .din2(tmp_40_fu_1087_p3),
    .din3(tmp_40_fu_1087_p4),
    .din4(tmp_40_fu_1087_p5),
    .din5(tmp_40_fu_1087_p6),
    .din6(tmp_40_fu_1087_p7),
    .din7(tmp_40_fu_1087_p8),
    .din8(sub_ln274_11_fu_1081_p2),
    .dout(tmp_40_fu_1087_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U885(
    .din0(tmp_41_fu_1109_p1),
    .din1(tmp_41_fu_1109_p2),
    .din2(tmp_41_fu_1109_p3),
    .din3(tmp_41_fu_1109_p4),
    .din4(tmp_41_fu_1109_p5),
    .din5(tmp_41_fu_1109_p6),
    .din6(tmp_41_fu_1109_p7),
    .din7(tmp_41_fu_1109_p8),
    .din8(sub_ln274_11_fu_1081_p2),
    .dout(tmp_41_fu_1109_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U886(
    .din0(trunc_ln145_fu_667_p1),
    .din1(tmp_42_fu_1137_p2),
    .din2(tmp_42_fu_1137_p3),
    .din3(tmp_42_fu_1137_p4),
    .din4(tmp_42_fu_1137_p5),
    .din5(tmp_42_fu_1137_p6),
    .din6(tmp_42_fu_1137_p7),
    .din7(tmp_42_fu_1137_p8),
    .din8(sub_ln274_12_fu_1131_p2),
    .dout(tmp_42_fu_1137_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U887(
    .din0(tmp_43_fu_1159_p1),
    .din1(tmp_43_fu_1159_p2),
    .din2(tmp_43_fu_1159_p3),
    .din3(tmp_43_fu_1159_p4),
    .din4(tmp_43_fu_1159_p5),
    .din5(tmp_43_fu_1159_p6),
    .din6(tmp_43_fu_1159_p7),
    .din7(tmp_43_fu_1159_p8),
    .din8(sub_ln274_12_fu_1131_p2),
    .dout(tmp_43_fu_1159_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U888(
    .din0(trunc_ln145_fu_667_p1),
    .din1(tmp_44_fu_1187_p2),
    .din2(tmp_44_fu_1187_p3),
    .din3(tmp_44_fu_1187_p4),
    .din4(tmp_44_fu_1187_p5),
    .din5(tmp_44_fu_1187_p6),
    .din6(tmp_44_fu_1187_p7),
    .din7(tmp_44_fu_1187_p8),
    .din8(xor_ln274_fu_1181_p2),
    .dout(tmp_44_fu_1187_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U889(
    .din0(tmp_45_fu_1209_p1),
    .din1(tmp_45_fu_1209_p2),
    .din2(tmp_45_fu_1209_p3),
    .din3(tmp_45_fu_1209_p4),
    .din4(tmp_45_fu_1209_p5),
    .din5(tmp_45_fu_1209_p6),
    .din6(tmp_45_fu_1209_p7),
    .din7(tmp_45_fu_1209_p8),
    .din8(xor_ln274_fu_1181_p2),
    .dout(tmp_45_fu_1209_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U890(
    .din0(l_buf_M_real_V_0_q0),
    .din1(l_buf_M_real_V_1_q0),
    .din2(l_buf_M_real_V_2_q0),
    .din3(l_buf_M_real_V_3_q0),
    .din4(l_buf_M_real_V_4_q0),
    .din5(l_buf_M_real_V_5_q0),
    .din6(l_buf_M_real_V_6_q0),
    .din7(l_buf_M_real_V_7_q0),
    .din8(trunc_ln288_reg_2077_pp1_iter1_reg),
    .dout(tmp_47_fu_1518_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U891(
    .din0(l_buf_M_imag_V_0_q0),
    .din1(l_buf_M_imag_V_1_q0),
    .din2(l_buf_M_imag_V_2_q0),
    .din3(l_buf_M_imag_V_3_q0),
    .din4(l_buf_M_imag_V_4_q0),
    .din5(l_buf_M_imag_V_5_q0),
    .din6(l_buf_M_imag_V_6_q0),
    .din7(l_buf_M_imag_V_7_q0),
    .din8(trunc_ln288_reg_2077_pp1_iter1_reg),
    .dout(tmp_48_fu_1539_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U892(
    .din0(l_buf_M_real_V_0_q0),
    .din1(l_buf_M_real_V_1_q0),
    .din2(l_buf_M_real_V_2_q0),
    .din3(l_buf_M_real_V_3_q0),
    .din4(l_buf_M_real_V_4_q0),
    .din5(l_buf_M_real_V_5_q0),
    .din6(l_buf_M_real_V_6_q0),
    .din7(l_buf_M_real_V_7_q0),
    .din8(add_ln291_fu_1560_p2),
    .dout(tmp_49_fu_1565_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U893(
    .din0(l_buf_M_imag_V_0_q0),
    .din1(l_buf_M_imag_V_1_q0),
    .din2(l_buf_M_imag_V_2_q0),
    .din3(l_buf_M_imag_V_3_q0),
    .din4(l_buf_M_imag_V_4_q0),
    .din5(l_buf_M_imag_V_5_q0),
    .din6(l_buf_M_imag_V_6_q0),
    .din7(l_buf_M_imag_V_7_q0),
    .din8(add_ln291_fu_1560_p2),
    .dout(tmp_50_fu_1587_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U894(
    .din0(l_buf_M_real_V_0_q0),
    .din1(l_buf_M_real_V_1_q0),
    .din2(l_buf_M_real_V_2_q0),
    .din3(l_buf_M_real_V_3_q0),
    .din4(l_buf_M_real_V_4_q0),
    .din5(l_buf_M_real_V_5_q0),
    .din6(l_buf_M_real_V_6_q0),
    .din7(l_buf_M_real_V_7_q0),
    .din8(add_ln291_6_fu_1609_p2),
    .dout(tmp_51_fu_1614_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U895(
    .din0(l_buf_M_imag_V_0_q0),
    .din1(l_buf_M_imag_V_1_q0),
    .din2(l_buf_M_imag_V_2_q0),
    .din3(l_buf_M_imag_V_3_q0),
    .din4(l_buf_M_imag_V_4_q0),
    .din5(l_buf_M_imag_V_5_q0),
    .din6(l_buf_M_imag_V_6_q0),
    .din7(l_buf_M_imag_V_7_q0),
    .din8(add_ln291_6_fu_1609_p2),
    .dout(tmp_52_fu_1636_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U896(
    .din0(l_buf_M_real_V_0_q0),
    .din1(l_buf_M_real_V_1_q0),
    .din2(l_buf_M_real_V_2_q0),
    .din3(l_buf_M_real_V_3_q0),
    .din4(l_buf_M_real_V_4_q0),
    .din5(l_buf_M_real_V_5_q0),
    .din6(l_buf_M_real_V_6_q0),
    .din7(l_buf_M_real_V_7_q0),
    .din8(add_ln291_7_fu_1658_p2),
    .dout(tmp_53_fu_1663_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U897(
    .din0(l_buf_M_imag_V_0_q0),
    .din1(l_buf_M_imag_V_1_q0),
    .din2(l_buf_M_imag_V_2_q0),
    .din3(l_buf_M_imag_V_3_q0),
    .din4(l_buf_M_imag_V_4_q0),
    .din5(l_buf_M_imag_V_5_q0),
    .din6(l_buf_M_imag_V_6_q0),
    .din7(l_buf_M_imag_V_7_q0),
    .din8(add_ln291_7_fu_1658_p2),
    .dout(tmp_54_fu_1685_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U898(
    .din0(l_buf_M_real_V_0_q0),
    .din1(l_buf_M_real_V_1_q0),
    .din2(l_buf_M_real_V_2_q0),
    .din3(l_buf_M_real_V_3_q0),
    .din4(l_buf_M_real_V_4_q0),
    .din5(l_buf_M_real_V_5_q0),
    .din6(l_buf_M_real_V_6_q0),
    .din7(l_buf_M_real_V_7_q0),
    .din8(xor_ln291_fu_1707_p2),
    .dout(tmp_55_fu_1712_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U899(
    .din0(l_buf_M_imag_V_0_q0),
    .din1(l_buf_M_imag_V_1_q0),
    .din2(l_buf_M_imag_V_2_q0),
    .din3(l_buf_M_imag_V_3_q0),
    .din4(l_buf_M_imag_V_4_q0),
    .din5(l_buf_M_imag_V_5_q0),
    .din6(l_buf_M_imag_V_6_q0),
    .din7(l_buf_M_imag_V_7_q0),
    .din8(xor_ln291_fu_1707_p2),
    .dout(tmp_56_fu_1734_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U900(
    .din0(l_buf_M_real_V_0_q0),
    .din1(l_buf_M_real_V_1_q0),
    .din2(l_buf_M_real_V_2_q0),
    .din3(l_buf_M_real_V_3_q0),
    .din4(l_buf_M_real_V_4_q0),
    .din5(l_buf_M_real_V_5_q0),
    .din6(l_buf_M_real_V_6_q0),
    .din7(l_buf_M_real_V_7_q0),
    .din8(add_ln291_8_fu_1756_p2),
    .dout(tmp_57_fu_1761_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U901(
    .din0(l_buf_M_imag_V_0_q0),
    .din1(l_buf_M_imag_V_1_q0),
    .din2(l_buf_M_imag_V_2_q0),
    .din3(l_buf_M_imag_V_3_q0),
    .din4(l_buf_M_imag_V_4_q0),
    .din5(l_buf_M_imag_V_5_q0),
    .din6(l_buf_M_imag_V_6_q0),
    .din7(l_buf_M_imag_V_7_q0),
    .din8(add_ln291_8_fu_1756_p2),
    .dout(tmp_58_fu_1783_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U902(
    .din0(l_buf_M_real_V_0_q0),
    .din1(l_buf_M_real_V_1_q0),
    .din2(l_buf_M_real_V_2_q0),
    .din3(l_buf_M_real_V_3_q0),
    .din4(l_buf_M_real_V_4_q0),
    .din5(l_buf_M_real_V_5_q0),
    .din6(l_buf_M_real_V_6_q0),
    .din7(l_buf_M_real_V_7_q0),
    .din8(add_ln291_9_fu_1805_p2),
    .dout(tmp_59_fu_1810_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U903(
    .din0(l_buf_M_imag_V_0_q0),
    .din1(l_buf_M_imag_V_1_q0),
    .din2(l_buf_M_imag_V_2_q0),
    .din3(l_buf_M_imag_V_3_q0),
    .din4(l_buf_M_imag_V_4_q0),
    .din5(l_buf_M_imag_V_5_q0),
    .din6(l_buf_M_imag_V_6_q0),
    .din7(l_buf_M_imag_V_7_q0),
    .din8(add_ln291_9_fu_1805_p2),
    .dout(tmp_60_fu_1832_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U904(
    .din0(l_buf_M_real_V_0_q0),
    .din1(l_buf_M_real_V_1_q0),
    .din2(l_buf_M_real_V_2_q0),
    .din3(l_buf_M_real_V_3_q0),
    .din4(l_buf_M_real_V_4_q0),
    .din5(l_buf_M_real_V_5_q0),
    .din6(l_buf_M_real_V_6_q0),
    .din7(l_buf_M_real_V_7_q0),
    .din8(add_ln291_10_fu_1854_p2),
    .dout(tmp_61_fu_1859_p10)
);

fft2DKernel_mux_83_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 27 ),
    .din3_WIDTH( 27 ),
    .din4_WIDTH( 27 ),
    .din5_WIDTH( 27 ),
    .din6_WIDTH( 27 ),
    .din7_WIDTH( 27 ),
    .din8_WIDTH( 3 ),
    .dout_WIDTH( 27 ))
mux_83_27_1_1_U905(
    .din0(l_buf_M_imag_V_0_q0),
    .din1(l_buf_M_imag_V_1_q0),
    .din2(l_buf_M_imag_V_2_q0),
    .din3(l_buf_M_imag_V_3_q0),
    .din4(l_buf_M_imag_V_4_q0),
    .din5(l_buf_M_imag_V_5_q0),
    .din6(l_buf_M_imag_V_6_q0),
    .din7(l_buf_M_imag_V_7_q0),
    .din8(add_ln291_10_fu_1854_p2),
    .dout(tmp_62_fu_1881_p10)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp1_flush_enable)) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln268_reg_2068 == 1'd0))) begin
        add_ln268206_reg_531 <= add_ln268_reg_2063;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        add_ln268206_reg_531 <= 5'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln279201_reg_586 <= 5'd1;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln279_reg_2190 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln279201_reg_586 <= add_ln279_reg_2185;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln268_reg_2068 == 1'd0))) begin
        i203_reg_564 <= i_reg_1958;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i203_reg_564 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i_4198_reg_619 <= 5'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln279_reg_2190 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_4198_reg_619 <= i_2_reg_2072;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln268_reg_2068 == 1'd0))) begin
        icmp_ln269205_reg_542 <= icmp_ln269_reg_2058;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp_ln269205_reg_542 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        icmp_ln280200_reg_597 <= 1'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln279_reg_2190 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln280200_reg_597 <= icmp_ln280_reg_2180;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln268_reg_2068 == 1'd0))) begin
        indvar_flatten202_reg_575 <= add_ln268_2_reg_2053;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten202_reg_575 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        indvar_flatten6197_reg_630 <= 5'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln279_reg_2190 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        indvar_flatten6197_reg_630 <= add_ln279_2_reg_2175;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln268_reg_2068 == 1'd0))) begin
        j204_reg_553 <= j_reg_2048;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        j204_reg_553 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        j_3199_reg_608 <= 2'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln279_reg_2190 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        j_3199_reg_608 <= j_2_reg_2170;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln268_2_reg_2053 <= add_ln268_2_fu_1237_p2;
        add_ln268_reg_2063 <= add_ln268_fu_1249_p2;
        i_reg_1958 <= i_fu_649_p3;
        icmp_ln269_reg_2058 <= icmp_ln269_fu_1243_p2;
        j_reg_2048 <= j_fu_1231_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        add_ln279_2_reg_2175 <= add_ln279_2_fu_1494_p2;
        add_ln279_reg_2185 <= add_ln279_fu_1506_p2;
        i_2_reg_2072 <= i_2_fu_1288_p3;
        icmp_ln280_reg_2180 <= icmp_ln280_fu_1500_p2;
        j_2_reg_2170 <= j_2_fu_1488_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_105_reg_1963 <= empty_105_fu_821_p2;
        icmp_ln268_reg_2068 <= icmp_ln268_fu_1255_p2;
        tmp_31_reg_1973 <= tmp_31_fu_859_p10;
        tmp_32_reg_1978 <= tmp_32_fu_887_p10;
        tmp_33_reg_1983 <= tmp_33_fu_909_p10;
        tmp_34_reg_1988 <= tmp_34_fu_937_p10;
        tmp_35_reg_1993 <= tmp_35_fu_959_p10;
        tmp_36_reg_1998 <= tmp_36_fu_987_p10;
        tmp_37_reg_2003 <= tmp_37_fu_1009_p10;
        tmp_38_reg_2008 <= tmp_38_fu_1037_p10;
        tmp_39_reg_2013 <= tmp_39_fu_1059_p10;
        tmp_40_reg_2018 <= tmp_40_fu_1087_p10;
        tmp_41_reg_2023 <= tmp_41_fu_1109_p10;
        tmp_42_reg_2028 <= tmp_42_fu_1137_p10;
        tmp_43_reg_2033 <= tmp_43_fu_1159_p10;
        tmp_44_reg_2038 <= tmp_44_fu_1187_p10;
        tmp_45_reg_2043 <= tmp_45_fu_1209_p10;
        tmp_reg_1968 <= tmp_fu_837_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln279_reg_2190 <= icmp_ln279_fu_1512_p2;
        trunc_ln288_reg_2077 <= trunc_ln288_fu_1304_p1;
        trunc_ln288_reg_2077_pp1_iter1_reg <= trunc_ln288_reg_2077;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        tmp_47_reg_2194 <= tmp_47_fu_1518_p10;
        tmp_48_reg_2199 <= tmp_48_fu_1539_p10;
        tmp_49_reg_2204 <= tmp_49_fu_1565_p10;
        tmp_50_reg_2209 <= tmp_50_fu_1587_p10;
        tmp_51_reg_2214 <= tmp_51_fu_1614_p10;
        tmp_52_reg_2219 <= tmp_52_fu_1636_p10;
        tmp_53_reg_2224 <= tmp_53_fu_1663_p10;
        tmp_54_reg_2229 <= tmp_54_fu_1685_p10;
        tmp_55_reg_2234 <= tmp_55_fu_1712_p10;
        tmp_56_reg_2239 <= tmp_56_fu_1734_p10;
        tmp_57_reg_2244 <= tmp_57_fu_1761_p10;
        tmp_58_reg_2249 <= tmp_58_fu_1783_p10;
        tmp_59_reg_2254 <= tmp_59_fu_1810_p10;
        tmp_60_reg_2259 <= tmp_60_fu_1832_p10;
        tmp_61_reg_2264 <= tmp_61_fu_1859_p10;
        tmp_62_reg_2269 <= tmp_62_fu_1881_p10;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (real_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln268_fu_1255_p2 == 1'd1))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln279_fu_1512_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_condition_pp1_flush_enable = 1'b1;
    end else begin
        ap_condition_pp1_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln268_reg_2068 == 1'd0))) begin
        ap_phi_mux_add_ln268206_phi_fu_535_p4 = add_ln268_reg_2063;
    end else begin
        ap_phi_mux_add_ln268206_phi_fu_535_p4 = add_ln268206_reg_531;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln279_reg_2190 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_add_ln279201_phi_fu_590_p4 = add_ln279_reg_2185;
    end else begin
        ap_phi_mux_add_ln279201_phi_fu_590_p4 = add_ln279201_reg_586;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln268_reg_2068 == 1'd0))) begin
        ap_phi_mux_i203_phi_fu_568_p4 = i_reg_1958;
    end else begin
        ap_phi_mux_i203_phi_fu_568_p4 = i203_reg_564;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln279_reg_2190 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_i_4198_phi_fu_623_p4 = i_2_reg_2072;
    end else begin
        ap_phi_mux_i_4198_phi_fu_623_p4 = i_4198_reg_619;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln268_reg_2068 == 1'd0))) begin
        ap_phi_mux_icmp_ln269205_phi_fu_546_p4 = icmp_ln269_reg_2058;
    end else begin
        ap_phi_mux_icmp_ln269205_phi_fu_546_p4 = icmp_ln269205_reg_542;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln279_reg_2190 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_icmp_ln280200_phi_fu_601_p4 = icmp_ln280_reg_2180;
    end else begin
        ap_phi_mux_icmp_ln280200_phi_fu_601_p4 = icmp_ln280200_reg_597;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln268_reg_2068 == 1'd0))) begin
        ap_phi_mux_indvar_flatten202_phi_fu_579_p4 = add_ln268_2_reg_2053;
    end else begin
        ap_phi_mux_indvar_flatten202_phi_fu_579_p4 = indvar_flatten202_reg_575;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln279_reg_2190 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_indvar_flatten6197_phi_fu_634_p4 = add_ln279_2_reg_2175;
    end else begin
        ap_phi_mux_indvar_flatten6197_phi_fu_634_p4 = indvar_flatten6197_reg_630;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln268_reg_2068 == 1'd0))) begin
        ap_phi_mux_j204_phi_fu_557_p4 = j_reg_2048;
    end else begin
        ap_phi_mux_j204_phi_fu_557_p4 = j204_reg_553;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln279_reg_2190 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_j_3199_phi_fu_612_p4 = j_2_reg_2170;
    end else begin
        ap_phi_mux_j_3199_phi_fu_612_p4 = j_3199_reg_608;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_imag_V_0_address0 = zext_ln287_fu_1328_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_0_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_imag_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_imag_V_0_ce0 = 1'b1;
    end else begin
        l_buf_M_imag_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_0_we0 = 1'b1;
    end else begin
        l_buf_M_imag_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_imag_V_1_address0 = zext_ln287_1_fu_1350_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_1_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_imag_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_imag_V_1_ce0 = 1'b1;
    end else begin
        l_buf_M_imag_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_1_we0 = 1'b1;
    end else begin
        l_buf_M_imag_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_imag_V_2_address0 = zext_ln287_2_fu_1372_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_2_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_imag_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_imag_V_2_ce0 = 1'b1;
    end else begin
        l_buf_M_imag_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_2_we0 = 1'b1;
    end else begin
        l_buf_M_imag_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_imag_V_3_address0 = zext_ln287_3_fu_1394_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_3_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_imag_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_imag_V_3_ce0 = 1'b1;
    end else begin
        l_buf_M_imag_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_3_we0 = 1'b1;
    end else begin
        l_buf_M_imag_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_imag_V_4_address0 = zext_ln287_4_fu_1416_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_4_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_imag_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_imag_V_4_ce0 = 1'b1;
    end else begin
        l_buf_M_imag_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_4_we0 = 1'b1;
    end else begin
        l_buf_M_imag_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_imag_V_5_address0 = zext_ln287_5_fu_1438_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_5_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_imag_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_imag_V_5_ce0 = 1'b1;
    end else begin
        l_buf_M_imag_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_5_we0 = 1'b1;
    end else begin
        l_buf_M_imag_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_imag_V_6_address0 = zext_ln287_6_fu_1460_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_6_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_imag_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_imag_V_6_ce0 = 1'b1;
    end else begin
        l_buf_M_imag_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_6_we0 = 1'b1;
    end else begin
        l_buf_M_imag_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_imag_V_7_address0 = zext_ln287_7_fu_1482_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_7_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_imag_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_imag_V_7_ce0 = 1'b1;
    end else begin
        l_buf_M_imag_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_imag_V_7_we0 = 1'b1;
    end else begin
        l_buf_M_imag_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_real_V_0_address0 = zext_ln287_fu_1328_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_0_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_real_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_real_V_0_ce0 = 1'b1;
    end else begin
        l_buf_M_real_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_0_we0 = 1'b1;
    end else begin
        l_buf_M_real_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_real_V_1_address0 = zext_ln287_1_fu_1350_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_1_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_real_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_real_V_1_ce0 = 1'b1;
    end else begin
        l_buf_M_real_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_1_we0 = 1'b1;
    end else begin
        l_buf_M_real_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_real_V_2_address0 = zext_ln287_2_fu_1372_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_2_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_real_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_real_V_2_ce0 = 1'b1;
    end else begin
        l_buf_M_real_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_2_we0 = 1'b1;
    end else begin
        l_buf_M_real_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_real_V_3_address0 = zext_ln287_3_fu_1394_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_3_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_real_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_real_V_3_ce0 = 1'b1;
    end else begin
        l_buf_M_real_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_3_we0 = 1'b1;
    end else begin
        l_buf_M_real_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_real_V_4_address0 = zext_ln287_4_fu_1416_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_4_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_real_V_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_real_V_4_ce0 = 1'b1;
    end else begin
        l_buf_M_real_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_4_we0 = 1'b1;
    end else begin
        l_buf_M_real_V_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_real_V_5_address0 = zext_ln287_5_fu_1438_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_5_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_real_V_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_real_V_5_ce0 = 1'b1;
    end else begin
        l_buf_M_real_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_5_we0 = 1'b1;
    end else begin
        l_buf_M_real_V_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_real_V_6_address0 = zext_ln287_6_fu_1460_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_6_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_real_V_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_real_V_6_ce0 = 1'b1;
    end else begin
        l_buf_M_real_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_6_we0 = 1'b1;
    end else begin
        l_buf_M_real_V_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        l_buf_M_real_V_7_address0 = zext_ln287_7_fu_1482_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_7_address0 = zext_ln274_fu_1261_p1;
    end else begin
        l_buf_M_real_V_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter2 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
        l_buf_M_real_V_7_ce0 = 1'b1;
    end else begin
        l_buf_M_real_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_buf_M_real_V_7_we0 = 1'b1;
    end else begin
        l_buf_M_real_V_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_invTranspBlkMatrixStream_blk_n = l_invTranspBlkMatrixStream_empty_n;
    end else begin
        l_invTranspBlkMatrixStream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_invTranspBlkMatrixStream_read = 1'b1;
    end else begin
        l_invTranspBlkMatrixStream_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0))) begin
        l_transpMatrixStream_blk_n = l_transpMatrixStream_full_n;
    end else begin
        l_transpMatrixStream_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        l_transpMatrixStream_write = 1'b1;
    end else begin
        l_transpMatrixStream_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln268_2_fu_1237_p2 = (ap_phi_mux_indvar_flatten202_phi_fu_579_p4 + 5'd1);

assign add_ln268_fu_1249_p2 = (i_fu_649_p3 + 5'd1);

assign add_ln279_2_fu_1494_p2 = (ap_phi_mux_indvar_flatten6197_phi_fu_634_p4 + 5'd1);

assign add_ln279_fu_1506_p2 = (i_2_fu_1288_p3 + 5'd1);

assign add_ln291_10_fu_1854_p2 = ($signed(trunc_ln288_reg_2077_pp1_iter1_reg) + $signed(3'd7));

assign add_ln291_6_fu_1609_p2 = (trunc_ln288_reg_2077_pp1_iter1_reg + 3'd2);

assign add_ln291_7_fu_1658_p2 = (trunc_ln288_reg_2077_pp1_iter1_reg + 3'd3);

assign add_ln291_8_fu_1756_p2 = ($signed(trunc_ln288_reg_2077_pp1_iter1_reg) + $signed(3'd5));

assign add_ln291_9_fu_1805_p2 = ($signed(trunc_ln288_reg_2077_pp1_iter1_reg) + $signed(3'd6));

assign add_ln291_fu_1560_p2 = (trunc_ln288_reg_2077_pp1_iter1_reg + 3'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (l_invTranspBlkMatrixStream_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (l_invTranspBlkMatrixStream_empty_n == 1'b0));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = ((ap_enable_reg_pp1_iter3 == 1'b1) & (l_transpMatrixStream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((ap_enable_reg_pp1_iter3 == 1'b1) & (l_transpMatrixStream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((ap_enable_reg_pp1_iter3 == 1'b1) & (l_transpMatrixStream_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = (l_invTranspBlkMatrixStream_empty_n == 1'b0);
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_pp1_stage0_iter3 = (l_transpMatrixStream_full_n == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_ext_blocking_n = (1'b1 & 1'b1);

assign ap_int_blocking_cur_n = (l_transpMatrixStream_blk_n & l_invTranspBlkMatrixStream_blk_n);

assign ap_int_blocking_n = (ap_int_blocking_cur_n & 1'b1);

assign ap_ready = internal_ap_ready;

assign ap_str_blocking_n = (1'b1 & 1'b1);

assign empty_105_fu_821_p2 = (shl_ln268_fu_657_p2 + zext_ln269_fu_663_p1);

assign empty_107_fu_1314_p1 = select_ln279_fu_1280_p3[0:0];

assign i_2_fu_1288_p3 = ((ap_phi_mux_icmp_ln280200_phi_fu_601_p4[0:0] == 1'b1) ? ap_phi_mux_add_ln279201_phi_fu_590_p4 : ap_phi_mux_i_4198_phi_fu_623_p4);

assign i_fu_649_p3 = ((ap_phi_mux_icmp_ln269205_phi_fu_546_p4[0:0] == 1'b1) ? ap_phi_mux_add_ln268206_phi_fu_535_p4 : ap_phi_mux_i203_phi_fu_568_p4);

assign icmp_ln268_fu_1255_p2 = ((ap_phi_mux_indvar_flatten202_phi_fu_579_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln269_fu_1243_p2 = ((j_fu_1231_p2 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln279_fu_1512_p2 = ((ap_phi_mux_indvar_flatten6197_phi_fu_634_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln280_fu_1500_p2 = ((j_2_fu_1488_p2 == 2'd2) ? 1'b1 : 1'b0);

assign j_2_fu_1488_p2 = (select_ln279_fu_1280_p3 + 2'd1);

assign j_fu_1231_p2 = (select_ln268_fu_641_p3 + 2'd1);

assign l_transpMatrixStream_din = tmp_s_fu_1903_p32;

assign or_ln287_1_fu_1406_p4 = {{{empty_107_fu_1314_p1}, {sub_ln288_10_fu_1400_p2}}, {tmp_46_fu_1296_p3}};

assign or_ln287_2_fu_1428_p4 = {{{empty_107_fu_1314_p1}, {sub_ln288_11_fu_1422_p2}}, {tmp_46_fu_1296_p3}};

assign or_ln287_3_fu_1450_p4 = {{{empty_107_fu_1314_p1}, {sub_ln288_12_fu_1444_p2}}, {tmp_46_fu_1296_p3}};

assign or_ln287_4_fu_1472_p4 = {{{empty_107_fu_1314_p1}, {xor_ln288_fu_1466_p2}}, {tmp_46_fu_1296_p3}};

assign or_ln287_8_fu_1340_p4 = {{{empty_107_fu_1314_p1}, {sub_ln288_7_fu_1334_p2}}, {tmp_46_fu_1296_p3}};

assign or_ln287_9_fu_1362_p4 = {{{empty_107_fu_1314_p1}, {sub_ln288_8_fu_1356_p2}}, {tmp_46_fu_1296_p3}};

assign or_ln287_s_fu_1384_p4 = {{{empty_107_fu_1314_p1}, {sub_ln288_9_fu_1378_p2}}, {tmp_46_fu_1296_p3}};

assign or_ln_fu_1318_p4 = {{{empty_107_fu_1314_p1}, {sub_ln288_fu_1308_p2}}, {tmp_46_fu_1296_p3}};

assign select_ln268_fu_641_p3 = ((ap_phi_mux_icmp_ln269205_phi_fu_546_p4[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_j204_phi_fu_557_p4);

assign select_ln279_fu_1280_p3 = ((ap_phi_mux_icmp_ln280200_phi_fu_601_p4[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_j_3199_phi_fu_612_p4);

assign shl_ln268_fu_657_p2 = i_fu_649_p3 << 5'd1;

assign start_out = real_start;

assign sub_ln274_10_fu_1031_p2 = ($signed(3'd4) - $signed(trunc_ln274_fu_827_p1));

assign sub_ln274_11_fu_1081_p2 = ($signed(3'd5) - $signed(trunc_ln274_fu_827_p1));

assign sub_ln274_12_fu_1131_p2 = ($signed(3'd6) - $signed(trunc_ln274_fu_827_p1));

assign sub_ln274_7_fu_881_p2 = (3'd1 - trunc_ln274_fu_827_p1);

assign sub_ln274_8_fu_931_p2 = (3'd2 - trunc_ln274_fu_827_p1);

assign sub_ln274_9_fu_981_p2 = (3'd3 - trunc_ln274_fu_827_p1);

assign sub_ln274_fu_831_p2 = (3'd0 - trunc_ln274_fu_827_p1);

assign sub_ln288_10_fu_1400_p2 = ($signed(3'd4) - $signed(trunc_ln288_fu_1304_p1));

assign sub_ln288_11_fu_1422_p2 = ($signed(3'd5) - $signed(trunc_ln288_fu_1304_p1));

assign sub_ln288_12_fu_1444_p2 = ($signed(3'd6) - $signed(trunc_ln288_fu_1304_p1));

assign sub_ln288_7_fu_1334_p2 = (3'd1 - trunc_ln288_fu_1304_p1);

assign sub_ln288_8_fu_1356_p2 = (3'd2 - trunc_ln288_fu_1304_p1);

assign sub_ln288_9_fu_1378_p2 = (3'd3 - trunc_ln288_fu_1304_p1);

assign sub_ln288_fu_1308_p2 = (3'd0 - trunc_ln288_fu_1304_p1);

assign tmp_31_fu_859_p1 = {{l_invTranspBlkMatrixStream_dout[58:32]}};

assign tmp_31_fu_859_p2 = {{l_invTranspBlkMatrixStream_dout[122:96]}};

assign tmp_31_fu_859_p3 = {{l_invTranspBlkMatrixStream_dout[186:160]}};

assign tmp_31_fu_859_p4 = {{l_invTranspBlkMatrixStream_dout[250:224]}};

assign tmp_31_fu_859_p5 = {{l_invTranspBlkMatrixStream_dout[314:288]}};

assign tmp_31_fu_859_p6 = {{l_invTranspBlkMatrixStream_dout[378:352]}};

assign tmp_31_fu_859_p7 = {{l_invTranspBlkMatrixStream_dout[442:416]}};

assign tmp_31_fu_859_p8 = {{l_invTranspBlkMatrixStream_dout[506:480]}};

assign tmp_32_fu_887_p2 = {{l_invTranspBlkMatrixStream_dout[90:64]}};

assign tmp_32_fu_887_p3 = {{l_invTranspBlkMatrixStream_dout[154:128]}};

assign tmp_32_fu_887_p4 = {{l_invTranspBlkMatrixStream_dout[218:192]}};

assign tmp_32_fu_887_p5 = {{l_invTranspBlkMatrixStream_dout[282:256]}};

assign tmp_32_fu_887_p6 = {{l_invTranspBlkMatrixStream_dout[346:320]}};

assign tmp_32_fu_887_p7 = {{l_invTranspBlkMatrixStream_dout[410:384]}};

assign tmp_32_fu_887_p8 = {{l_invTranspBlkMatrixStream_dout[474:448]}};

assign tmp_33_fu_909_p1 = {{l_invTranspBlkMatrixStream_dout[58:32]}};

assign tmp_33_fu_909_p2 = {{l_invTranspBlkMatrixStream_dout[122:96]}};

assign tmp_33_fu_909_p3 = {{l_invTranspBlkMatrixStream_dout[186:160]}};

assign tmp_33_fu_909_p4 = {{l_invTranspBlkMatrixStream_dout[250:224]}};

assign tmp_33_fu_909_p5 = {{l_invTranspBlkMatrixStream_dout[314:288]}};

assign tmp_33_fu_909_p6 = {{l_invTranspBlkMatrixStream_dout[378:352]}};

assign tmp_33_fu_909_p7 = {{l_invTranspBlkMatrixStream_dout[442:416]}};

assign tmp_33_fu_909_p8 = {{l_invTranspBlkMatrixStream_dout[506:480]}};

assign tmp_34_fu_937_p2 = {{l_invTranspBlkMatrixStream_dout[90:64]}};

assign tmp_34_fu_937_p3 = {{l_invTranspBlkMatrixStream_dout[154:128]}};

assign tmp_34_fu_937_p4 = {{l_invTranspBlkMatrixStream_dout[218:192]}};

assign tmp_34_fu_937_p5 = {{l_invTranspBlkMatrixStream_dout[282:256]}};

assign tmp_34_fu_937_p6 = {{l_invTranspBlkMatrixStream_dout[346:320]}};

assign tmp_34_fu_937_p7 = {{l_invTranspBlkMatrixStream_dout[410:384]}};

assign tmp_34_fu_937_p8 = {{l_invTranspBlkMatrixStream_dout[474:448]}};

assign tmp_35_fu_959_p1 = {{l_invTranspBlkMatrixStream_dout[58:32]}};

assign tmp_35_fu_959_p2 = {{l_invTranspBlkMatrixStream_dout[122:96]}};

assign tmp_35_fu_959_p3 = {{l_invTranspBlkMatrixStream_dout[186:160]}};

assign tmp_35_fu_959_p4 = {{l_invTranspBlkMatrixStream_dout[250:224]}};

assign tmp_35_fu_959_p5 = {{l_invTranspBlkMatrixStream_dout[314:288]}};

assign tmp_35_fu_959_p6 = {{l_invTranspBlkMatrixStream_dout[378:352]}};

assign tmp_35_fu_959_p7 = {{l_invTranspBlkMatrixStream_dout[442:416]}};

assign tmp_35_fu_959_p8 = {{l_invTranspBlkMatrixStream_dout[506:480]}};

assign tmp_36_fu_987_p2 = {{l_invTranspBlkMatrixStream_dout[90:64]}};

assign tmp_36_fu_987_p3 = {{l_invTranspBlkMatrixStream_dout[154:128]}};

assign tmp_36_fu_987_p4 = {{l_invTranspBlkMatrixStream_dout[218:192]}};

assign tmp_36_fu_987_p5 = {{l_invTranspBlkMatrixStream_dout[282:256]}};

assign tmp_36_fu_987_p6 = {{l_invTranspBlkMatrixStream_dout[346:320]}};

assign tmp_36_fu_987_p7 = {{l_invTranspBlkMatrixStream_dout[410:384]}};

assign tmp_36_fu_987_p8 = {{l_invTranspBlkMatrixStream_dout[474:448]}};

assign tmp_37_fu_1009_p1 = {{l_invTranspBlkMatrixStream_dout[58:32]}};

assign tmp_37_fu_1009_p2 = {{l_invTranspBlkMatrixStream_dout[122:96]}};

assign tmp_37_fu_1009_p3 = {{l_invTranspBlkMatrixStream_dout[186:160]}};

assign tmp_37_fu_1009_p4 = {{l_invTranspBlkMatrixStream_dout[250:224]}};

assign tmp_37_fu_1009_p5 = {{l_invTranspBlkMatrixStream_dout[314:288]}};

assign tmp_37_fu_1009_p6 = {{l_invTranspBlkMatrixStream_dout[378:352]}};

assign tmp_37_fu_1009_p7 = {{l_invTranspBlkMatrixStream_dout[442:416]}};

assign tmp_37_fu_1009_p8 = {{l_invTranspBlkMatrixStream_dout[506:480]}};

assign tmp_38_fu_1037_p2 = {{l_invTranspBlkMatrixStream_dout[90:64]}};

assign tmp_38_fu_1037_p3 = {{l_invTranspBlkMatrixStream_dout[154:128]}};

assign tmp_38_fu_1037_p4 = {{l_invTranspBlkMatrixStream_dout[218:192]}};

assign tmp_38_fu_1037_p5 = {{l_invTranspBlkMatrixStream_dout[282:256]}};

assign tmp_38_fu_1037_p6 = {{l_invTranspBlkMatrixStream_dout[346:320]}};

assign tmp_38_fu_1037_p7 = {{l_invTranspBlkMatrixStream_dout[410:384]}};

assign tmp_38_fu_1037_p8 = {{l_invTranspBlkMatrixStream_dout[474:448]}};

assign tmp_39_fu_1059_p1 = {{l_invTranspBlkMatrixStream_dout[58:32]}};

assign tmp_39_fu_1059_p2 = {{l_invTranspBlkMatrixStream_dout[122:96]}};

assign tmp_39_fu_1059_p3 = {{l_invTranspBlkMatrixStream_dout[186:160]}};

assign tmp_39_fu_1059_p4 = {{l_invTranspBlkMatrixStream_dout[250:224]}};

assign tmp_39_fu_1059_p5 = {{l_invTranspBlkMatrixStream_dout[314:288]}};

assign tmp_39_fu_1059_p6 = {{l_invTranspBlkMatrixStream_dout[378:352]}};

assign tmp_39_fu_1059_p7 = {{l_invTranspBlkMatrixStream_dout[442:416]}};

assign tmp_39_fu_1059_p8 = {{l_invTranspBlkMatrixStream_dout[506:480]}};

assign tmp_40_fu_1087_p2 = {{l_invTranspBlkMatrixStream_dout[90:64]}};

assign tmp_40_fu_1087_p3 = {{l_invTranspBlkMatrixStream_dout[154:128]}};

assign tmp_40_fu_1087_p4 = {{l_invTranspBlkMatrixStream_dout[218:192]}};

assign tmp_40_fu_1087_p5 = {{l_invTranspBlkMatrixStream_dout[282:256]}};

assign tmp_40_fu_1087_p6 = {{l_invTranspBlkMatrixStream_dout[346:320]}};

assign tmp_40_fu_1087_p7 = {{l_invTranspBlkMatrixStream_dout[410:384]}};

assign tmp_40_fu_1087_p8 = {{l_invTranspBlkMatrixStream_dout[474:448]}};

assign tmp_41_fu_1109_p1 = {{l_invTranspBlkMatrixStream_dout[58:32]}};

assign tmp_41_fu_1109_p2 = {{l_invTranspBlkMatrixStream_dout[122:96]}};

assign tmp_41_fu_1109_p3 = {{l_invTranspBlkMatrixStream_dout[186:160]}};

assign tmp_41_fu_1109_p4 = {{l_invTranspBlkMatrixStream_dout[250:224]}};

assign tmp_41_fu_1109_p5 = {{l_invTranspBlkMatrixStream_dout[314:288]}};

assign tmp_41_fu_1109_p6 = {{l_invTranspBlkMatrixStream_dout[378:352]}};

assign tmp_41_fu_1109_p7 = {{l_invTranspBlkMatrixStream_dout[442:416]}};

assign tmp_41_fu_1109_p8 = {{l_invTranspBlkMatrixStream_dout[506:480]}};

assign tmp_42_fu_1137_p2 = {{l_invTranspBlkMatrixStream_dout[90:64]}};

assign tmp_42_fu_1137_p3 = {{l_invTranspBlkMatrixStream_dout[154:128]}};

assign tmp_42_fu_1137_p4 = {{l_invTranspBlkMatrixStream_dout[218:192]}};

assign tmp_42_fu_1137_p5 = {{l_invTranspBlkMatrixStream_dout[282:256]}};

assign tmp_42_fu_1137_p6 = {{l_invTranspBlkMatrixStream_dout[346:320]}};

assign tmp_42_fu_1137_p7 = {{l_invTranspBlkMatrixStream_dout[410:384]}};

assign tmp_42_fu_1137_p8 = {{l_invTranspBlkMatrixStream_dout[474:448]}};

assign tmp_43_fu_1159_p1 = {{l_invTranspBlkMatrixStream_dout[58:32]}};

assign tmp_43_fu_1159_p2 = {{l_invTranspBlkMatrixStream_dout[122:96]}};

assign tmp_43_fu_1159_p3 = {{l_invTranspBlkMatrixStream_dout[186:160]}};

assign tmp_43_fu_1159_p4 = {{l_invTranspBlkMatrixStream_dout[250:224]}};

assign tmp_43_fu_1159_p5 = {{l_invTranspBlkMatrixStream_dout[314:288]}};

assign tmp_43_fu_1159_p6 = {{l_invTranspBlkMatrixStream_dout[378:352]}};

assign tmp_43_fu_1159_p7 = {{l_invTranspBlkMatrixStream_dout[442:416]}};

assign tmp_43_fu_1159_p8 = {{l_invTranspBlkMatrixStream_dout[506:480]}};

assign tmp_44_fu_1187_p2 = {{l_invTranspBlkMatrixStream_dout[90:64]}};

assign tmp_44_fu_1187_p3 = {{l_invTranspBlkMatrixStream_dout[154:128]}};

assign tmp_44_fu_1187_p4 = {{l_invTranspBlkMatrixStream_dout[218:192]}};

assign tmp_44_fu_1187_p5 = {{l_invTranspBlkMatrixStream_dout[282:256]}};

assign tmp_44_fu_1187_p6 = {{l_invTranspBlkMatrixStream_dout[346:320]}};

assign tmp_44_fu_1187_p7 = {{l_invTranspBlkMatrixStream_dout[410:384]}};

assign tmp_44_fu_1187_p8 = {{l_invTranspBlkMatrixStream_dout[474:448]}};

assign tmp_45_fu_1209_p1 = {{l_invTranspBlkMatrixStream_dout[58:32]}};

assign tmp_45_fu_1209_p2 = {{l_invTranspBlkMatrixStream_dout[122:96]}};

assign tmp_45_fu_1209_p3 = {{l_invTranspBlkMatrixStream_dout[186:160]}};

assign tmp_45_fu_1209_p4 = {{l_invTranspBlkMatrixStream_dout[250:224]}};

assign tmp_45_fu_1209_p5 = {{l_invTranspBlkMatrixStream_dout[314:288]}};

assign tmp_45_fu_1209_p6 = {{l_invTranspBlkMatrixStream_dout[378:352]}};

assign tmp_45_fu_1209_p7 = {{l_invTranspBlkMatrixStream_dout[442:416]}};

assign tmp_45_fu_1209_p8 = {{l_invTranspBlkMatrixStream_dout[506:480]}};

assign tmp_46_fu_1296_p3 = i_2_fu_1288_p3[32'd3];

assign tmp_fu_837_p2 = {{l_invTranspBlkMatrixStream_dout[90:64]}};

assign tmp_fu_837_p3 = {{l_invTranspBlkMatrixStream_dout[154:128]}};

assign tmp_fu_837_p4 = {{l_invTranspBlkMatrixStream_dout[218:192]}};

assign tmp_fu_837_p5 = {{l_invTranspBlkMatrixStream_dout[282:256]}};

assign tmp_fu_837_p6 = {{l_invTranspBlkMatrixStream_dout[346:320]}};

assign tmp_fu_837_p7 = {{l_invTranspBlkMatrixStream_dout[410:384]}};

assign tmp_fu_837_p8 = {{l_invTranspBlkMatrixStream_dout[474:448]}};

assign tmp_s_fu_1903_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{tmp_62_reg_2269}, {5'd0}}, {tmp_61_reg_2264}}, {5'd0}}, {tmp_60_reg_2259}}, {5'd0}}, {tmp_59_reg_2254}}, {5'd0}}, {tmp_58_reg_2249}}, {5'd0}}, {tmp_57_reg_2244}}, {5'd0}}, {tmp_56_reg_2239}}, {5'd0}}, {tmp_55_reg_2234}}, {5'd0}}, {tmp_54_reg_2229}}, {5'd0}}, {tmp_53_reg_2224}}, {5'd0}}, {tmp_52_reg_2219}}, {5'd0}}, {tmp_51_reg_2214}}, {5'd0}}, {tmp_50_reg_2209}}, {5'd0}}, {tmp_49_reg_2204}}, {5'd0}}, {tmp_48_reg_2199}}, {5'd0}}, {tmp_47_reg_2194}};

assign trunc_ln145_fu_667_p1 = l_invTranspBlkMatrixStream_dout[26:0];

assign trunc_ln274_fu_827_p1 = i_fu_649_p3[2:0];

assign trunc_ln288_fu_1304_p1 = i_2_fu_1288_p3[2:0];

assign xor_ln274_fu_1181_p2 = (trunc_ln274_fu_827_p1 ^ 3'd7);

assign xor_ln288_fu_1466_p2 = (trunc_ln288_fu_1304_p1 ^ 3'd7);

assign xor_ln291_fu_1707_p2 = (trunc_ln288_reg_2077_pp1_iter1_reg ^ 3'd4);

assign zext_ln269_fu_663_p1 = select_ln268_fu_641_p3;

assign zext_ln274_fu_1261_p1 = empty_105_reg_1963;

assign zext_ln287_1_fu_1350_p1 = or_ln287_8_fu_1340_p4;

assign zext_ln287_2_fu_1372_p1 = or_ln287_9_fu_1362_p4;

assign zext_ln287_3_fu_1394_p1 = or_ln287_s_fu_1384_p4;

assign zext_ln287_4_fu_1416_p1 = or_ln287_1_fu_1406_p4;

assign zext_ln287_5_fu_1438_p1 = or_ln287_2_fu_1428_p4;

assign zext_ln287_6_fu_1460_p1 = or_ln287_3_fu_1450_p4;

assign zext_ln287_7_fu_1482_p1 = or_ln287_4_fu_1472_p4;

assign zext_ln287_fu_1328_p1 = or_ln_fu_1318_p4;

endmodule //fft2DKernel_transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s
