// Seed: 3009989741
`define pp_6 0
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    input logic id_3,
    input id_4
    , id_6,
    input id_5
);
  reg id_7;
  always if (id_4) id_0 = id_2;
  always #1 begin
    #id_8 id_6 <= #1 id_2;
  end
  assign id_7 = id_2;
  assign id_0 = 1;
  logic id_9;
  type_0 id_10 (
      id_5,
      1,
      1
  );
endmodule
parameter id_7 = id_5;
