Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 59222d6b3edd4c15b3cd7d3a2e09cfe7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vga_controller_tb_behav xil_defaultlib.vga_controller_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.clk_div [\clk_div(divisor=1)\]
Compiling architecture behavioral of entity xil_defaultlib.vga_controller [vga_controller_default]
Compiling architecture behavioral of entity xil_defaultlib.vga_controller_tb
Built simulation snapshot vga_controller_tb_behav
