Warning: duplicate option '-nosplit' overrides previous value. (CMD-018)
 
****************************************
Report : area
Design : arm
Version: J-2014.09-SP4
Date   : Sat Mar 25 09:51:34 2017
****************************************

Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)

Number of ports:                          163
Number of nets:                          3412
Number of cells:                         3286
Number of combinational cells:           2770
Number of sequential cells:               516
Number of macros/black boxes:               0
Number of buf/inv:                        283
Number of references:                      53

Combinational area:               6717.025986
Buf/Inv area:                      386.044737
Noncombinational area:            3433.485546
Macro/Black Box area:                0.000000
Net Interconnect area:            2939.864814

Total cell area:                 10150.511532
Total area:                      13090.376347

The above information was reported from the logical library. The following are from the physical library:

Hierarchical area distribution
------------------------------

                                  Global cell area           Local cell area
                                  -------------------  ---------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-     Noncombi-  Black-
                                  Total       Total    national   national   boxes   Design
--------------------------------  ----------  -------  ---------  ---------  ------  ---------
arm                               10150.5115    100.0  6717.0260  3433.4855  0.0000  arm
--------------------------------  ----------  -------  ---------  ---------  ------  ---------
Total                                                  6717.0260  3433.4855  0.0000


Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                                      Estimated  Perc. of
  Module              Implem.  Count       Area cell area
  ------------------- -------  ----- ---------- ---------
  DP_OP_34J1_122_8238     str      1   439.1609      4.3%
  DW01_add             pparch      1   555.3044      5.5%
  DW01_sub             pparch      1   586.0554      5.8%
  ------------------- -------  ----- ---------- ---------
  DP_OP Subtotal:                  1   439.1609      4.3%
  Total:                           3  1580.5207     15.6%

Subtotal of datapath(DP_OP) cell area:  439.1609  4.3%  (estimated)
Total synthetic cell area:              1580.5207  15.6%  (estimated)

1
