Timing Analyzer report for IO_driver
Sun Jul 25 22:39:37 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CS_addr[0]'
 13. Slow 1200mV 85C Model Setup: 's_clk'
 14. Slow 1200mV 85C Model Hold: 's_clk'
 15. Slow 1200mV 85C Model Hold: 'CS_addr[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CS_addr[0]'
 24. Slow 1200mV 0C Model Setup: 's_clk'
 25. Slow 1200mV 0C Model Hold: 's_clk'
 26. Slow 1200mV 0C Model Hold: 'CS_addr[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'CS_addr[0]'
 34. Fast 1200mV 0C Model Setup: 's_clk'
 35. Fast 1200mV 0C Model Hold: 's_clk'
 36. Fast 1200mV 0C Model Hold: 'CS_addr[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; IO_driver                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.21        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                 ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets        ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+
; CS_addr[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CS_addr[0] } ;
; s_clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { s_clk }      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 220.99 MHz ; 220.99 MHz      ; CS_addr[0] ;      ;
; 227.22 MHz ; 227.22 MHz      ; s_clk      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; CS_addr[0] ; -3.525 ; -230.116      ;
; s_clk      ; -3.401 ; -5394.861     ;
+------------+--------+---------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; s_clk      ; 0.250 ; 0.000         ;
; CS_addr[0] ; 0.330 ; 0.000         ;
+------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+------------+--------+-----------------------------+
; Clock      ; Slack  ; End Point TNS               ;
+------------+--------+-----------------------------+
; s_clk      ; -3.000 ; -2906.550                   ;
; CS_addr[0] ; -3.000 ; -149.870                    ;
+------------+--------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CS_addr[0]'                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.525 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.455      ;
; -3.521 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.451      ;
; -3.485 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.415      ;
; -3.483 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.413      ;
; -3.480 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.410      ;
; -3.466 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.396      ;
; -3.464 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.394      ;
; -3.456 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.066     ; 4.385      ;
; -3.452 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.066     ; 4.381      ;
; -3.451 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg       ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.261      ; 4.740      ;
; -3.430 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.360      ;
; -3.426 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.356      ;
; -3.426 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.356      ;
; -3.416 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.066     ; 4.345      ;
; -3.414 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.344      ;
; -3.414 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.066     ; 4.343      ;
; -3.411 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.066     ; 4.340      ;
; -3.397 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.066     ; 4.326      ;
; -3.395 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.066     ; 4.324      ;
; -3.390 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.320      ;
; -3.388 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.318      ;
; -3.385 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.315      ;
; -3.382 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg       ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.260      ; 4.670      ;
; -3.375 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0 ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.261      ; 4.664      ;
; -3.373 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0  ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.266      ; 4.667      ;
; -3.371 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.301      ;
; -3.369 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.299      ;
; -3.367 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.297      ;
; -3.367 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.297      ;
; -3.364 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.294      ;
; -3.358 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.062     ; 4.291      ;
; -3.358 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[1]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.062     ; 4.291      ;
; -3.358 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.062     ; 4.291      ;
; -3.358 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[12]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.062     ; 4.291      ;
; -3.358 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[9]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.062     ; 4.291      ;
; -3.358 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[11]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.062     ; 4.291      ;
; -3.358 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.062     ; 4.291      ;
; -3.358 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.288      ;
; -3.357 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.066     ; 4.286      ;
; -3.356 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg       ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.261      ; 4.645      ;
; -3.354 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.284      ;
; -3.345 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.066     ; 4.274      ;
; -3.333 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[5]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.061     ; 4.267      ;
; -3.333 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[4]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.061     ; 4.267      ;
; -3.333 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.061     ; 4.267      ;
; -3.333 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[6]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.061     ; 4.267      ;
; -3.333 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[7]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.061     ; 4.267      ;
; -3.333 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[8]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.061     ; 4.267      ;
; -3.331 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.261      ;
; -3.323 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0] ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.253      ;
; -3.319 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.249      ;
; -3.319 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0] ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.249      ;
; -3.318 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.248      ;
; -3.316 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.246      ;
; -3.315 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[13]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.245      ;
; -3.315 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.245      ;
; -3.315 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                       ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.245      ;
; -3.315 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[3]              ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.245      ;
; -3.315 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]              ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.245      ;
; -3.315 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]              ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.245      ;
; -3.315 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[1]              ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.245      ;
; -3.313 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.243      ;
; -3.306 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0 ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.260      ; 4.594      ;
; -3.304 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0  ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.265      ; 4.597      ;
; -3.299 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.229      ;
; -3.298 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.066     ; 4.227      ;
; -3.298 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.066     ; 4.227      ;
; -3.297 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.227      ;
; -3.295 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.066     ; 4.224      ;
; -3.289 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.063     ; 4.221      ;
; -3.289 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[1]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.063     ; 4.221      ;
; -3.289 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.063     ; 4.221      ;
; -3.289 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[12]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.063     ; 4.221      ;
; -3.289 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[9]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.063     ; 4.221      ;
; -3.289 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[11]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.063     ; 4.221      ;
; -3.289 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.063     ; 4.221      ;
; -3.284 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg       ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.261      ; 4.573      ;
; -3.283 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0] ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.213      ;
; -3.281 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0] ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.211      ;
; -3.280 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0 ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.261      ; 4.569      ;
; -3.278 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0  ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.266      ; 4.572      ;
; -3.278 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0] ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.208      ;
; -3.272 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.202      ;
; -3.272 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.202      ;
; -3.269 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.199      ;
; -3.264 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[5]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.062     ; 4.197      ;
; -3.264 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[4]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.062     ; 4.197      ;
; -3.264 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.062     ; 4.197      ;
; -3.264 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[6]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.062     ; 4.197      ;
; -3.264 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[7]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.062     ; 4.197      ;
; -3.264 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[8]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.062     ; 4.197      ;
; -3.264 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0] ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.194      ;
; -3.263 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.062     ; 4.196      ;
; -3.263 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[1]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.062     ; 4.196      ;
; -3.263 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.062     ; 4.196      ;
; -3.263 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[12]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.062     ; 4.196      ;
; -3.263 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[9]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.062     ; 4.196      ;
; -3.263 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[11]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.062     ; 4.196      ;
; -3.263 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.062     ; 4.196      ;
; -3.262 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0] ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.065     ; 4.192      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 's_clk'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.401 ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0                                                        ; s_clk        ; s_clk       ; 1.000        ; -0.020     ; 4.409      ;
; -3.391 ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0                                                        ; s_clk        ; s_clk       ; 1.000        ; -0.020     ; 4.399      ;
; -3.349 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                                                   ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                                                                         ; s_clk        ; s_clk       ; 1.000        ; -0.063     ; 4.281      ;
; -3.349 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                                                   ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                                                                         ; s_clk        ; s_clk       ; 1.000        ; -0.063     ; 4.281      ;
; -3.340 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[5]                                                                                   ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                                                                         ; s_clk        ; s_clk       ; 1.000        ; -0.063     ; 4.272      ;
; -3.340 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[5]                                                                                   ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                                                                         ; s_clk        ; s_clk       ; 1.000        ; -0.063     ; 4.272      ;
; -3.333 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0]                                  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                                                                         ; s_clk        ; s_clk       ; 1.000        ; -0.063     ; 4.265      ;
; -3.333 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0]                                  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                                                                         ; s_clk        ; s_clk       ; 1.000        ; -0.063     ; 4.265      ;
; -3.332 ; copy_to_spi_flag                                                                                                                                                        ; state.000                                                                                                                                                                                  ; s_clk        ; s_clk       ; 1.000        ; -0.064     ; 4.263      ;
; -3.326 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[4]                                  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                                                                         ; s_clk        ; s_clk       ; 1.000        ; -0.063     ; 4.258      ;
; -3.326 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[4]                                  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                                                                         ; s_clk        ; s_clk       ; 1.000        ; -0.063     ; 4.258      ;
; -3.322 ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                             ; state.000                                                                                                                                                                                  ; s_clk        ; s_clk       ; 1.000        ; -0.061     ; 4.256      ;
; -3.317 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0                                                        ; s_clk        ; s_clk       ; 1.000        ; -0.022     ; 4.323      ;
; -3.307 ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                             ; req_done_flag                                                                                                                                                                              ; s_clk        ; s_clk       ; 1.000        ; -0.061     ; 4.241      ;
; -3.296 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0                                                        ; s_clk        ; s_clk       ; 1.000        ; -0.009     ; 4.315      ;
; -3.294 ; copy_to_spi_flag                                                                                                                                                        ; req_done_flag                                                                                                                                                                              ; s_clk        ; s_clk       ; 1.000        ; -0.064     ; 4.225      ;
; -3.269 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]               ; s_clk        ; s_clk       ; 1.000        ; 0.274      ; 4.538      ;
; -3.269 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.249      ; 4.546      ;
; -3.269 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.249      ; 4.546      ;
; -3.268 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]               ; s_clk        ; s_clk       ; 1.000        ; 0.274      ; 4.537      ;
; -3.268 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.249      ; 4.545      ;
; -3.268 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.249      ; 4.545      ;
; -3.267 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.254      ; 4.549      ;
; -3.266 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.254      ; 4.548      ;
; -3.261 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]               ; s_clk        ; s_clk       ; 1.000        ; 0.274      ; 4.530      ;
; -3.261 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.249      ; 4.538      ;
; -3.261 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.249      ; 4.538      ;
; -3.261 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]               ; s_clk        ; s_clk       ; 1.000        ; 0.274      ; 4.530      ;
; -3.261 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.249      ; 4.538      ;
; -3.261 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.249      ; 4.538      ;
; -3.259 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.254      ; 4.541      ;
; -3.259 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.254      ; 4.541      ;
; -3.258 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.227      ; 4.513      ;
; -3.258 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.227      ; 4.513      ;
; -3.257 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.227      ; 4.512      ;
; -3.257 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.227      ; 4.512      ;
; -3.256 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.232      ; 4.516      ;
; -3.255 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.232      ; 4.515      ;
; -3.254 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]              ; s_clk        ; s_clk       ; 1.000        ; 0.270      ; 4.519      ;
; -3.254 ; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                             ; req_done_flag                                                                                                                                                                              ; s_clk        ; s_clk       ; 1.000        ; -0.077     ; 4.172      ;
; -3.253 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]              ; s_clk        ; s_clk       ; 1.000        ; 0.272      ; 4.520      ;
; -3.253 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg       ; s_clk        ; s_clk       ; 1.000        ; 0.236      ; 4.517      ;
; -3.253 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0 ; s_clk        ; s_clk       ; 1.000        ; 0.236      ; 4.517      ;
; -3.253 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]              ; s_clk        ; s_clk       ; 1.000        ; 0.270      ; 4.518      ;
; -3.252 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]              ; s_clk        ; s_clk       ; 1.000        ; 0.272      ; 4.519      ;
; -3.252 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg       ; s_clk        ; s_clk       ; 1.000        ; 0.236      ; 4.516      ;
; -3.252 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0 ; s_clk        ; s_clk       ; 1.000        ; 0.236      ; 4.516      ;
; -3.251 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.241      ; 4.520      ;
; -3.250 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.227      ; 4.505      ;
; -3.250 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.227      ; 4.505      ;
; -3.250 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.241      ; 4.519      ;
; -3.250 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.227      ; 4.505      ;
; -3.250 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.227      ; 4.505      ;
; -3.249 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]              ; s_clk        ; s_clk       ; 1.000        ; 0.268      ; 4.512      ;
; -3.248 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.232      ; 4.508      ;
; -3.248 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]              ; s_clk        ; s_clk       ; 1.000        ; 0.268      ; 4.511      ;
; -3.248 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.232      ; 4.508      ;
; -3.247 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.223      ; 4.498      ;
; -3.247 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.223      ; 4.498      ;
; -3.247 ; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                             ; state.000                                                                                                                                                                                  ; s_clk        ; s_clk       ; 1.000        ; -0.077     ; 4.165      ;
; -3.246 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]              ; s_clk        ; s_clk       ; 1.000        ; 0.270      ; 4.511      ;
; -3.246 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.223      ; 4.497      ;
; -3.246 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.223      ; 4.497      ;
; -3.246 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]              ; s_clk        ; s_clk       ; 1.000        ; 0.270      ; 4.511      ;
; -3.245 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.228      ; 4.501      ;
; -3.245 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]              ; s_clk        ; s_clk       ; 1.000        ; 0.272      ; 4.512      ;
; -3.245 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg       ; s_clk        ; s_clk       ; 1.000        ; 0.236      ; 4.509      ;
; -3.245 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0 ; s_clk        ; s_clk       ; 1.000        ; 0.236      ; 4.509      ;
; -3.245 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]              ; s_clk        ; s_clk       ; 1.000        ; 0.272      ; 4.512      ;
; -3.245 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg       ; s_clk        ; s_clk       ; 1.000        ; 0.236      ; 4.509      ;
; -3.245 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0 ; s_clk        ; s_clk       ; 1.000        ; 0.236      ; 4.509      ;
; -3.244 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.228      ; 4.500      ;
; -3.243 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]              ; s_clk        ; s_clk       ; 1.000        ; 0.268      ; 4.506      ;
; -3.243 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.241      ; 4.512      ;
; -3.243 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.241      ; 4.512      ;
; -3.242 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]              ; s_clk        ; s_clk       ; 1.000        ; 0.268      ; 4.505      ;
; -3.241 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]              ; s_clk        ; s_clk       ; 1.000        ; 0.268      ; 4.504      ;
; -3.241 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]              ; s_clk        ; s_clk       ; 1.000        ; 0.268      ; 4.504      ;
; -3.239 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.223      ; 4.490      ;
; -3.239 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.223      ; 4.490      ;
; -3.239 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.223      ; 4.490      ;
; -3.239 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.223      ; 4.490      ;
; -3.237 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.228      ; 4.493      ;
; -3.237 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.228      ; 4.493      ;
; -3.235 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.229      ; 4.492      ;
; -3.235 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.229      ; 4.492      ;
; -3.235 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]              ; s_clk        ; s_clk       ; 1.000        ; 0.268      ; 4.498      ;
; -3.235 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]              ; s_clk        ; s_clk       ; 1.000        ; 0.268      ; 4.498      ;
; -3.234 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.229      ; 4.491      ;
; -3.234 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.229      ; 4.491      ;
; -3.233 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.234      ; 4.495      ;
; -3.232 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.234      ; 4.494      ;
; -3.230 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]               ; s_clk        ; s_clk       ; 1.000        ; 0.271      ; 4.496      ;
; -3.229 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]               ; s_clk        ; s_clk       ; 1.000        ; 0.271      ; 4.495      ;
; -3.227 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.229      ; 4.484      ;
; -3.227 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.229      ; 4.484      ;
; -3.227 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.229      ; 4.484      ;
; -3.227 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.229      ; 4.484      ;
; -3.225 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.234      ; 4.487      ;
; -3.225 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.234      ; 4.487      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 's_clk'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.250 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]    ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.381      ; 0.818      ;
; 0.253 ; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]     ; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.377      ; 0.817      ;
; 0.256 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]     ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.381      ; 0.824      ;
; 0.259 ; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]     ; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.377      ; 0.823      ;
; 0.265 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]     ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.381      ; 0.833      ;
; 0.272 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]    ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.381      ; 0.840      ;
; 0.280 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]     ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.381      ; 0.848      ;
; 0.302 ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]    ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.380      ; 0.869      ;
; 0.309 ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]   ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.378      ; 0.874      ;
; 0.310 ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]  ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.378      ; 0.875      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]   ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.380      ; 0.878      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]     ; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.379      ; 0.877      ;
; 0.312 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]     ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.381      ; 0.880      ;
; 0.313 ; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]     ; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.381      ; 0.881      ;
; 0.313 ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12] ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.378      ; 0.878      ;
; 0.314 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.378      ; 0.879      ;
; 0.315 ; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]    ; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.377      ; 0.879      ;
; 0.315 ; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]     ; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.397      ; 0.899      ;
; 0.316 ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]    ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.380      ; 0.883      ;
; 0.316 ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]  ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.378      ; 0.881      ;
; 0.316 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]    ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.381      ; 0.884      ;
; 0.316 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.378      ; 0.881      ;
; 0.317 ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]    ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.380      ; 0.884      ;
; 0.317 ; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]   ; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.378      ; 0.882      ;
; 0.318 ; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]     ; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.380      ; 0.885      ;
; 0.318 ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]  ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.383      ; 0.888      ;
; 0.318 ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]  ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.378      ; 0.883      ;
; 0.319 ; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]    ; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.383      ; 0.889      ;
; 0.319 ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]    ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.380      ; 0.886      ;
; 0.319 ; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]     ; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.397      ; 0.903      ;
; 0.319 ; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]    ; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.379      ; 0.885      ;
; 0.320 ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]    ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.380      ; 0.887      ;
; 0.320 ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]  ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.383      ; 0.890      ;
; 0.320 ; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]    ; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.378      ; 0.885      ;
; 0.320 ; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]     ; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.381      ; 0.888      ;
; 0.320 ; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]    ; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.379      ; 0.886      ;
; 0.321 ; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]   ; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.377      ; 0.885      ;
; 0.321 ; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]     ; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.380      ; 0.888      ;
; 0.321 ; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]     ; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.380      ; 0.888      ;
; 0.321 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.378      ; 0.886      ;
; 0.322 ; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]    ; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.380      ; 0.889      ;
; 0.322 ; fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]    ; fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.378      ; 0.887      ;
; 0.322 ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]    ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.380      ; 0.889      ;
; 0.322 ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]   ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.380      ; 0.889      ;
; 0.322 ; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]     ; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.377      ; 0.886      ;
; 0.322 ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]  ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.384      ; 0.893      ;
; 0.322 ; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]     ; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.381      ; 0.890      ;
; 0.322 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]     ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.381      ; 0.890      ;
; 0.322 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]     ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.381      ; 0.890      ;
; 0.322 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]     ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.381      ; 0.890      ;
; 0.323 ; fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]    ; fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.381      ; 0.891      ;
; 0.323 ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]    ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.380      ; 0.890      ;
; 0.323 ; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]    ; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.381      ; 0.891      ;
; 0.323 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]     ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.381      ; 0.891      ;
; 0.323 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.378      ; 0.888      ;
; 0.324 ; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]     ; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.377      ; 0.888      ;
; 0.324 ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]  ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.378      ; 0.889      ;
; 0.324 ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]  ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.384      ; 0.895      ;
; 0.325 ; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]    ; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.380      ; 0.892      ;
; 0.325 ; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]     ; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.377      ; 0.889      ;
; 0.325 ; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]    ; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.378      ; 0.890      ;
; 0.326 ; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]   ; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.377      ; 0.890      ;
; 0.326 ; fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]     ; fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.381      ; 0.894      ;
; 0.326 ; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]     ; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.377      ; 0.890      ;
; 0.326 ; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]    ; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.380      ; 0.893      ;
; 0.326 ; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]    ; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.380      ; 0.893      ;
; 0.326 ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]  ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.381      ; 0.894      ;
; 0.326 ; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]    ; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.378      ; 0.891      ;
; 0.326 ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]  ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.378      ; 0.891      ;
; 0.326 ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]  ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.378      ; 0.891      ;
; 0.326 ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]  ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.385      ; 0.898      ;
; 0.327 ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]    ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.378      ; 0.892      ;
; 0.327 ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]   ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.380      ; 0.894      ;
; 0.327 ; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]    ; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.380      ; 0.894      ;
; 0.327 ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]   ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.383      ; 0.897      ;
; 0.327 ; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]    ; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.378      ; 0.892      ;
; 0.327 ; fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]   ; fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.376      ; 0.890      ;
; 0.328 ; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]    ; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.380      ; 0.895      ;
; 0.328 ; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]    ; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.380      ; 0.895      ;
; 0.328 ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]    ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.380      ; 0.895      ;
; 0.328 ; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]     ; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.379      ; 0.894      ;
; 0.328 ; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]     ; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.380      ; 0.895      ;
; 0.328 ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]   ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.378      ; 0.893      ;
; 0.328 ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]   ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.383      ; 0.898      ;
; 0.328 ; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]     ; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.381      ; 0.896      ;
; 0.328 ; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]     ; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.379      ; 0.894      ;
; 0.329 ; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]    ; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.380      ; 0.896      ;
; 0.329 ; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]     ; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.377      ; 0.893      ;
; 0.329 ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]    ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.380      ; 0.896      ;
; 0.329 ; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]     ; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.380      ; 0.896      ;
; 0.329 ; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]     ; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.377      ; 0.893      ;
; 0.329 ; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]     ; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.379      ; 0.895      ;
; 0.330 ; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]   ; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.377      ; 0.894      ;
; 0.330 ; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]     ; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.377      ; 0.894      ;
; 0.330 ; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]     ; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.377      ; 0.894      ;
; 0.331 ; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]  ; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.377      ; 0.895      ;
; 0.331 ; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]     ; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.377      ; 0.895      ;
; 0.331 ; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]    ; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.379      ; 0.897      ;
; 0.331 ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]  ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.381      ; 0.899      ;
; 0.331 ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]   ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.375      ; 0.893      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CS_addr[0]'                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.330 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[5]                                                   ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.383      ; 0.900      ;
; 0.333 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                   ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.383      ; 0.903      ;
; 0.339 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.384      ; 0.910      ;
; 0.341 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                   ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.384      ; 0.912      ;
; 0.358 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a12                      ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a12                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                      ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a8                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a8                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a10                      ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a10                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a9                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a9                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a13                      ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a13                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a5                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a5                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a6                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a6                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a4                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a4                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a1                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a1                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                      ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                      ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[6]                                                   ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.383      ; 0.929      ;
; 0.359 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.577      ;
; 0.372 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[3]                  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|parity6                          ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[3]                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.590      ;
; 0.375 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[13] ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[13] ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[2]  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[2]  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.594      ;
; 0.391 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[1]                 ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.609      ;
; 0.398 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|parity6                          ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.617      ;
; 0.399 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.618      ;
; 0.403 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[0]                  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.622      ;
; 0.403 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.621      ;
; 0.406 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a4                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.625      ;
; 0.412 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a8                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.631      ;
; 0.417 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.635      ;
; 0.419 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.637      ;
; 0.419 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.637      ;
; 0.420 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.639      ;
; 0.424 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.642      ;
; 0.425 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.643      ;
; 0.476 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.694      ;
; 0.501 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a9                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[2]                  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.720      ;
; 0.502 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[7]                                                   ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.383      ; 1.072      ;
; 0.504 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[11] ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[11] ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.060      ; 0.721      ;
; 0.506 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[12] ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[12] ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.060      ; 0.723      ;
; 0.516 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.734      ;
; 0.519 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[12] ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[12] ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.738      ;
; 0.522 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[9]                                                   ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.384      ; 1.093      ;
; 0.525 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[13]                                                  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.743      ;
; 0.525 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[2]  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[2]  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.060      ; 0.742      ;
; 0.526 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[6]  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[6]  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.060      ; 0.743      ;
; 0.529 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[4]  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[4]  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.060      ; 0.746      ;
; 0.539 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[13]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[13]                                          ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.757      ;
; 0.552 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a1                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[1]                                                   ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.771      ;
; 0.555 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[1]                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.773      ;
; 0.556 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[0]                  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|parity6                          ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.775      ;
; 0.557 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.775      ;
; 0.559 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]                 ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.777      ;
; 0.559 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                   ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.065      ; 0.781      ;
; 0.561 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a6                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[6]                                                   ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.060      ; 0.778      ;
; 0.564 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[12]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.384      ; 1.135      ;
; 0.569 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[1]                                                   ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.384      ; 1.140      ;
; 0.570 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a1                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.789      ;
; 0.572 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[0]                                                   ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.791      ;
; 0.578 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.797      ;
; 0.580 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a4                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.799      ;
; 0.583 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                      ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.802      ;
; 0.583 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                      ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.802      ;
; 0.587 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                   ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.065      ; 0.809      ;
; 0.587 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a8                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a9                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.806      ;
; 0.587 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a10                      ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[2]                  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.806      ;
; 0.592 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[1]                  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.811      ;
; 0.596 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.815      ;
; 0.596 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.815      ;
; 0.600 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.818      ;
; 0.603 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.821      ;
; 0.606 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.825      ;
; 0.608 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                      ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[2]                  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.827      ;
; 0.609 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                      ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a12                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.828      ;
; 0.611 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                      ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a13                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.830      ;
; 0.613 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[0]  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0]  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.831      ;
; 0.620 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|parity6                          ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a1                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.839      ;
; 0.620 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.838      ;
; 0.636 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a10                      ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~portb_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.315      ; 1.138      ;
; 0.638 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a8                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~portb_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.315      ; 1.140      ;
; 0.638 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                   ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.384      ; 1.209      ;
; 0.642 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                      ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~portb_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.315      ; 1.144      ;
; 0.647 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[0]  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[0]  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.866      ;
; 0.647 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a6                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.062      ; 0.866      ;
; 0.650 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.061      ; 0.868      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 248.02 MHz ; 248.02 MHz      ; CS_addr[0] ;                                                               ;
; 253.74 MHz ; 250.0 MHz       ; s_clk      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 0C Model Setup Summary  ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; CS_addr[0] ; -3.032 ; -194.772      ;
; s_clk      ; -2.941 ; -4578.996     ;
+------------+--------+---------------+


+------------------------------------+
; Slow 1200mV 0C Model Hold Summary  ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; s_clk      ; 0.246 ; 0.000         ;
; CS_addr[0] ; 0.311 ; 0.000         ;
+------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+--------+----------------------------+
; Clock      ; Slack  ; End Point TNS              ;
+------------+--------+----------------------------+
; s_clk      ; -3.000 ; -2906.550                  ;
; CS_addr[0] ; -3.000 ; -149.870                   ;
+------------+--------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CS_addr[0]'                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.032 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.968      ;
; -3.031 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg       ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.227      ; 4.278      ;
; -3.028 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.964      ;
; -2.995 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.932      ;
; -2.992 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.929      ;
; -2.989 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.926      ;
; -2.982 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.918      ;
; -2.977 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.914      ;
; -2.971 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.907      ;
; -2.970 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg       ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.227      ; 4.217      ;
; -2.967 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.903      ;
; -2.948 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.884      ;
; -2.947 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.884      ;
; -2.947 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg       ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.227      ; 4.194      ;
; -2.944 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.880      ;
; -2.940 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.876      ;
; -2.934 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.871      ;
; -2.931 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.868      ;
; -2.928 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.865      ;
; -2.926 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0 ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.227      ; 4.173      ;
; -2.925 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0  ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.231      ; 4.176      ;
; -2.921 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.857      ;
; -2.916 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.853      ;
; -2.911 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.848      ;
; -2.908 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.845      ;
; -2.905 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.842      ;
; -2.898 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.834      ;
; -2.894 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.831      ;
; -2.893 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.830      ;
; -2.893 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.830      ;
; -2.891 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[5]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.831      ;
; -2.891 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[4]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.831      ;
; -2.891 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.831      ;
; -2.891 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.828      ;
; -2.891 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[6]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.831      ;
; -2.891 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[7]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.831      ;
; -2.891 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[8]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.831      ;
; -2.886 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.826      ;
; -2.886 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[1]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.826      ;
; -2.886 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.826      ;
; -2.886 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[12]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.826      ;
; -2.886 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[9]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.826      ;
; -2.886 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[11]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.826      ;
; -2.886 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.826      ;
; -2.886 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.823      ;
; -2.884 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.820      ;
; -2.883 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg       ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.227      ; 4.130      ;
; -2.880 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.816      ;
; -2.879 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.815      ;
; -2.868 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[13]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.804      ;
; -2.868 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.804      ;
; -2.868 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                       ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.804      ;
; -2.868 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[3]              ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.804      ;
; -2.868 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]              ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.804      ;
; -2.868 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]              ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.804      ;
; -2.868 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[1]              ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.804      ;
; -2.865 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0 ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.227      ; 4.112      ;
; -2.864 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0  ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.231      ; 4.115      ;
; -2.863 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.800      ;
; -2.856 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.792      ;
; -2.853 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0] ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.789      ;
; -2.852 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0] ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg       ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.227      ; 4.099      ;
; -2.849 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0] ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.785      ;
; -2.847 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.784      ;
; -2.844 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.781      ;
; -2.842 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0 ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.227      ; 4.089      ;
; -2.841 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.778      ;
; -2.841 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0  ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.231      ; 4.092      ;
; -2.834 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.770      ;
; -2.833 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.770      ;
; -2.832 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.769      ;
; -2.830 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[5]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.770      ;
; -2.830 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[4]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.770      ;
; -2.830 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.770      ;
; -2.830 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.767      ;
; -2.830 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[6]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.770      ;
; -2.830 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[7]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.770      ;
; -2.830 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[8]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.770      ;
; -2.829 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.766      ;
; -2.825 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.765      ;
; -2.825 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[1]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.765      ;
; -2.825 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.765      ;
; -2.825 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[12]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.765      ;
; -2.825 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[9]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.765      ;
; -2.825 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[11]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.765      ;
; -2.825 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.765      ;
; -2.816 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0] ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.753      ;
; -2.813 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0] ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.750      ;
; -2.810 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.747      ;
; -2.810 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0] ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.747      ;
; -2.809 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.746      ;
; -2.807 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[5]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.747      ;
; -2.807 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[4]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.747      ;
; -2.807 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.747      ;
; -2.807 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.058     ; 3.744      ;
; -2.807 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[6]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.747      ;
; -2.807 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[7]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.747      ;
; -2.807 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[8]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.055     ; 3.747      ;
; -2.807 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[13]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.743      ;
; -2.807 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.059     ; 3.743      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 's_clk'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.941 ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0                                                        ; s_clk        ; s_clk       ; 1.000        ; -0.021     ; 3.940      ;
; -2.938 ; copy_to_spi_flag                                                                                                                                                        ; state.000                                                                                                                                                                                  ; s_clk        ; s_clk       ; 1.000        ; -0.057     ; 3.876      ;
; -2.931 ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                             ; state.000                                                                                                                                                                                  ; s_clk        ; s_clk       ; 1.000        ; -0.054     ; 3.872      ;
; -2.922 ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0                                                        ; s_clk        ; s_clk       ; 1.000        ; -0.020     ; 3.922      ;
; -2.908 ; copy_to_spi_flag                                                                                                                                                        ; req_done_flag                                                                                                                                                                              ; s_clk        ; s_clk       ; 1.000        ; -0.057     ; 3.846      ;
; -2.901 ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                             ; req_done_flag                                                                                                                                                                              ; s_clk        ; s_clk       ; 1.000        ; -0.054     ; 3.842      ;
; -2.879 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0                                                        ; s_clk        ; s_clk       ; 1.000        ; -0.022     ; 3.877      ;
; -2.876 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                                                   ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                                                                         ; s_clk        ; s_clk       ; 1.000        ; -0.055     ; 3.816      ;
; -2.876 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                                                   ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                                                                         ; s_clk        ; s_clk       ; 1.000        ; -0.055     ; 3.816      ;
; -2.868 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0                                                        ; s_clk        ; s_clk       ; 1.000        ; -0.010     ; 3.878      ;
; -2.868 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[5]                                                                                   ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                                                                         ; s_clk        ; s_clk       ; 1.000        ; -0.055     ; 3.808      ;
; -2.868 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[5]                                                                                   ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                                                                         ; s_clk        ; s_clk       ; 1.000        ; -0.055     ; 3.808      ;
; -2.861 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0]                                  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                                                                         ; s_clk        ; s_clk       ; 1.000        ; -0.055     ; 3.801      ;
; -2.861 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0]                                  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                                                                         ; s_clk        ; s_clk       ; 1.000        ; -0.055     ; 3.801      ;
; -2.861 ; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                             ; state.000                                                                                                                                                                                  ; s_clk        ; s_clk       ; 1.000        ; -0.068     ; 3.788      ;
; -2.855 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.217      ; 4.092      ;
; -2.855 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.221      ; 4.096      ;
; -2.855 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.217      ; 4.092      ;
; -2.855 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[4]                                  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                                                                         ; s_clk        ; s_clk       ; 1.000        ; -0.055     ; 3.795      ;
; -2.855 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[4]                                  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                                                                         ; s_clk        ; s_clk       ; 1.000        ; -0.055     ; 3.795      ;
; -2.854 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.217      ; 4.091      ;
; -2.854 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.221      ; 4.095      ;
; -2.854 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.217      ; 4.091      ;
; -2.848 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.217      ; 4.085      ;
; -2.848 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.221      ; 4.089      ;
; -2.848 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.217      ; 4.085      ;
; -2.848 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.217      ; 4.085      ;
; -2.848 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.221      ; 4.089      ;
; -2.848 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.217      ; 4.085      ;
; -2.837 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.196      ; 4.053      ;
; -2.837 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.200      ; 4.057      ;
; -2.837 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.196      ; 4.053      ;
; -2.836 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.196      ; 4.052      ;
; -2.836 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.200      ; 4.056      ;
; -2.836 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.196      ; 4.052      ;
; -2.831 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.192      ; 4.043      ;
; -2.831 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.196      ; 4.047      ;
; -2.831 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.192      ; 4.043      ;
; -2.831 ; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                             ; req_done_flag                                                                                                                                                                              ; s_clk        ; s_clk       ; 1.000        ; -0.068     ; 3.758      ;
; -2.830 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg       ; s_clk        ; s_clk       ; 1.000        ; 0.205      ; 4.055      ;
; -2.830 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.209      ; 4.059      ;
; -2.830 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0 ; s_clk        ; s_clk       ; 1.000        ; 0.205      ; 4.055      ;
; -2.830 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.196      ; 4.046      ;
; -2.830 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.200      ; 4.050      ;
; -2.830 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.196      ; 4.046      ;
; -2.830 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.192      ; 4.042      ;
; -2.830 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.196      ; 4.046      ;
; -2.830 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.192      ; 4.042      ;
; -2.830 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.196      ; 4.046      ;
; -2.830 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.200      ; 4.050      ;
; -2.830 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.196      ; 4.046      ;
; -2.829 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg       ; s_clk        ; s_clk       ; 1.000        ; 0.205      ; 4.054      ;
; -2.829 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.209      ; 4.058      ;
; -2.829 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0 ; s_clk        ; s_clk       ; 1.000        ; 0.205      ; 4.054      ;
; -2.824 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.192      ; 4.036      ;
; -2.824 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.196      ; 4.040      ;
; -2.824 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.192      ; 4.036      ;
; -2.824 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.192      ; 4.036      ;
; -2.824 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.196      ; 4.040      ;
; -2.824 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.192      ; 4.036      ;
; -2.823 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg       ; s_clk        ; s_clk       ; 1.000        ; 0.205      ; 4.048      ;
; -2.823 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.209      ; 4.052      ;
; -2.823 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0 ; s_clk        ; s_clk       ; 1.000        ; 0.205      ; 4.048      ;
; -2.823 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg       ; s_clk        ; s_clk       ; 1.000        ; 0.205      ; 4.048      ;
; -2.823 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.209      ; 4.052      ;
; -2.823 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0 ; s_clk        ; s_clk       ; 1.000        ; 0.205      ; 4.048      ;
; -2.822 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0                                                        ; s_clk        ; s_clk       ; 1.000        ; -0.022     ; 3.820      ;
; -2.819 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.198      ; 4.037      ;
; -2.819 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.202      ; 4.041      ;
; -2.819 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.198      ; 4.037      ;
; -2.818 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.198      ; 4.036      ;
; -2.818 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.202      ; 4.040      ;
; -2.818 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.198      ; 4.036      ;
; -2.813 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                                ; s_clk        ; s_clk       ; 1.000        ; -0.072     ; 3.736      ;
; -2.812 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.198      ; 4.030      ;
; -2.812 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.202      ; 4.034      ;
; -2.812 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.198      ; 4.030      ;
; -2.812 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                                ; s_clk        ; s_clk       ; 1.000        ; -0.072     ; 3.735      ;
; -2.812 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.198      ; 4.030      ;
; -2.812 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.202      ; 4.034      ;
; -2.812 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.198      ; 4.030      ;
; -2.806 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                                ; s_clk        ; s_clk       ; 1.000        ; -0.072     ; 3.729      ;
; -2.806 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                                                ; s_clk        ; s_clk       ; 1.000        ; -0.072     ; 3.729      ;
; -2.784 ; copy_to_spi_flag                                                                                                                                                        ; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~portb_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.148      ; 3.952      ;
; -2.781 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.197      ; 3.998      ;
; -2.781 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.201      ; 4.002      ;
; -2.781 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.197      ; 3.998      ;
; -2.780 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]               ; s_clk        ; s_clk       ; 1.000        ; 0.247      ; 4.022      ;
; -2.780 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.197      ; 3.997      ;
; -2.780 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.201      ; 4.001      ;
; -2.780 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.197      ; 3.997      ;
; -2.779 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]               ; s_clk        ; s_clk       ; 1.000        ; 0.247      ; 4.021      ;
; -2.774 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.197      ; 3.991      ;
; -2.774 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.201      ; 3.995      ;
; -2.774 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.197      ; 3.991      ;
; -2.774 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.197      ; 3.991      ;
; -2.774 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.201      ; 3.995      ;
; -2.774 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.197      ; 3.991      ;
; -2.773 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]               ; s_clk        ; s_clk       ; 1.000        ; 0.247      ; 4.015      ;
; -2.773 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]               ; s_clk        ; s_clk       ; 1.000        ; 0.247      ; 4.015      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 's_clk'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.246 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]    ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.341      ; 0.756      ;
; 0.250 ; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]     ; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.337      ; 0.756      ;
; 0.252 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]     ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.341      ; 0.762      ;
; 0.255 ; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]     ; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.337      ; 0.761      ;
; 0.260 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]     ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.341      ; 0.770      ;
; 0.266 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]    ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.341      ; 0.776      ;
; 0.274 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]     ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.341      ; 0.784      ;
; 0.296 ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]    ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.340      ; 0.805      ;
; 0.298 ; io_clk_source_en[15]                                                                                                                                                   ; io_clk_source_en[15]                                                                                                                                                                       ; s_clk        ; s_clk       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; io_clk_source_en[14]                                                                                                                                                   ; io_clk_source_en[14]                                                                                                                                                                       ; s_clk        ; s_clk       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; io_clk_source_en[7]                                                                                                                                                    ; io_clk_source_en[7]                                                                                                                                                                        ; s_clk        ; s_clk       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; io_clk_source_en[6]                                                                                                                                                    ; io_clk_source_en[6]                                                                                                                                                                        ; s_clk        ; s_clk       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; state.COPY_FROM_MOSI_FIFO                                                                                                                                              ; state.COPY_FROM_MOSI_FIFO                                                                                                                                                                  ; s_clk        ; s_clk       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                              ; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                                  ; s_clk        ; s_clk       ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                         ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                                             ; s_clk        ; s_clk       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; state.COPY_TO_MISO_FIFO                                                                                                                                                ; state.COPY_TO_MISO_FIFO                                                                                                                                                                    ; s_clk        ; s_clk       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                               ; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                                   ; s_clk        ; s_clk       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                               ; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                                   ; s_clk        ; s_clk       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                      ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                                          ; s_clk        ; s_clk       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                      ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                                          ; s_clk        ; s_clk       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                      ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                                          ; s_clk        ; s_clk       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                             ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                                 ; s_clk        ; s_clk       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                      ; fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                                          ; s_clk        ; s_clk       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                            ; fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                                ; s_clk        ; s_clk       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                      ; fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                                          ; s_clk        ; s_clk       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                      ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_0_dff                                          ; s_clk        ; s_clk       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                      ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|usedw_is_1_dff                                          ; s_clk        ; s_clk       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                            ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|full_dff                                                ; s_clk        ; s_clk       ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a8                                                      ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a8                                                                          ; s_clk        ; s_clk       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a12                                                     ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a12                                                                         ; s_clk        ; s_clk       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a13                                                     ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a13                                                                         ; s_clk        ; s_clk       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                                                     ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                                                                         ; s_clk        ; s_clk       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a10                                                     ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a10                                                                         ; s_clk        ; s_clk       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a9                                                      ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a9                                                                          ; s_clk        ; s_clk       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7                                                      ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7                                                                          ; s_clk        ; s_clk       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a6                                                      ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a6                                                                          ; s_clk        ; s_clk       ; 0.000        ; 0.067      ; 0.511      ;
; 0.302 ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]   ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.338      ; 0.809      ;
; 0.303 ; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]     ; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.355      ; 0.827      ;
; 0.303 ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]  ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.338      ; 0.810      ;
; 0.304 ; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]     ; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.338      ; 0.811      ;
; 0.306 ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]    ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.340      ; 0.815      ;
; 0.307 ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                             ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                                 ; s_clk        ; s_clk       ; 0.000        ; 0.068      ; 0.519      ;
; 0.307 ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]  ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.342      ; 0.818      ;
; 0.307 ; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]     ; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.355      ; 0.831      ;
; 0.307 ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]   ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.340      ; 0.816      ;
; 0.307 ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12] ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.338      ; 0.814      ;
; 0.307 ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                          ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                              ; s_clk        ; s_clk       ; 0.000        ; 0.068      ; 0.519      ;
; 0.308 ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]  ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.338      ; 0.815      ;
; 0.308 ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]  ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.342      ; 0.819      ;
; 0.308 ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]    ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.340      ; 0.817      ;
; 0.308 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.338      ; 0.815      ;
; 0.309 ; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]     ; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.340      ; 0.818      ;
; 0.309 ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]    ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.340      ; 0.818      ;
; 0.309 ; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]     ; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.340      ; 0.818      ;
; 0.309 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.338      ; 0.816      ;
; 0.310 ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]  ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.343      ; 0.822      ;
; 0.310 ; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]     ; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.341      ; 0.820      ;
; 0.310 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]     ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.341      ; 0.820      ;
; 0.310 ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]   ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.340      ; 0.819      ;
; 0.310 ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]  ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.338      ; 0.817      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                       ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                                           ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                       ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                                           ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                       ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                                           ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                       ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                                           ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                       ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                                           ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                       ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                                           ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                       ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                                           ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                       ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                                           ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                       ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                                           ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                       ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                                           ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                      ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[10]                                          ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                      ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                                          ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                      ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                                          ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]    ; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.342      ; 0.822      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                        ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                                            ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                        ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                                            ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                        ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                                            ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                        ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                                            ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                        ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                                            ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                        ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                                            ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                        ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                                            ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                        ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                                            ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                        ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                                            ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                        ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[9]                                            ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                       ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[11]                                           ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                       ; fifo_1clk:generate_source_fifo_instances[6].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[12]                                           ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]    ; fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.340      ; 0.820      ;
; 0.311 ; io_clk_source_en[12]                                                                                                                                                   ; io_clk_source_en[12]                                                                                                                                                                       ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                      ; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                                          ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; io_clk_source_en[4]                                                                                                                                                    ; io_clk_source_en[4]                                                                                                                                                                        ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                    ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[13]                                        ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                     ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[0]                                         ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                     ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[1]                                         ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                     ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[2]                                         ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                     ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[3]                                         ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                     ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[4]                                         ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                     ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[5]                                         ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                     ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[6]                                         ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                     ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[7]                                         ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                     ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|low_addressa[8]                                         ; s_clk        ; s_clk       ; 0.000        ; 0.056      ; 0.511      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CS_addr[0]'                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.311 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a5                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a5                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a4                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a4                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a1                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a1                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a12                      ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a12                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                      ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a8                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a8                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a10                      ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a10                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a9                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a9                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a13                      ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a13                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a6                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a6                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                      ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                      ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.054      ; 0.511      ;
; 0.326 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                   ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.343      ; 0.838      ;
; 0.326 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[5]                                                   ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.343      ; 0.838      ;
; 0.330 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[3]                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.529      ;
; 0.331 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[3]                  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|parity6                          ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.056      ; 0.531      ;
; 0.335 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                   ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.343      ; 0.847      ;
; 0.335 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.343      ; 0.847      ;
; 0.340 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[2]  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[2]  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[13] ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[13] ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.539      ;
; 0.347 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[1]                 ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.546      ;
; 0.350 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[6]                                                   ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.343      ; 0.862      ;
; 0.353 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|parity6                          ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.056      ; 0.553      ;
; 0.355 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.056      ; 0.555      ;
; 0.358 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[0]                  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.056      ; 0.558      ;
; 0.359 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.558      ;
; 0.361 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a4                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.056      ; 0.561      ;
; 0.367 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a8                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.566      ;
; 0.371 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.570      ;
; 0.371 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.054      ; 0.569      ;
; 0.373 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.572      ;
; 0.373 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.572      ;
; 0.378 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.577      ;
; 0.378 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.577      ;
; 0.422 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.621      ;
; 0.445 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a9                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[2]                  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.644      ;
; 0.454 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.653      ;
; 0.464 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[11] ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[11] ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.053      ; 0.661      ;
; 0.466 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[12] ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[12] ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.053      ; 0.663      ;
; 0.468 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[12] ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[12] ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.667      ;
; 0.482 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[6]  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[6]  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.053      ; 0.679      ;
; 0.482 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[2]  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[2]  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.053      ; 0.679      ;
; 0.485 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[7]                                                   ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.343      ; 0.997      ;
; 0.485 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[13]                                                  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.054      ; 0.683      ;
; 0.485 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[13]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[13]                                          ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.684      ;
; 0.486 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[4]  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[4]  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.053      ; 0.683      ;
; 0.494 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a1                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[1]                                                   ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.056      ; 0.694      ;
; 0.498 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[1]                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[0]                  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|parity6                          ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.056      ; 0.699      ;
; 0.500 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.699      ;
; 0.505 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[9]                                                   ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.343      ; 1.017      ;
; 0.509 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]                 ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.054      ; 0.707      ;
; 0.509 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                   ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.059      ; 0.712      ;
; 0.515 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a6                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[6]                                                   ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.053      ; 0.712      ;
; 0.515 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a1                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.056      ; 0.715      ;
; 0.517 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[0]                                                   ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.056      ; 0.717      ;
; 0.520 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a4                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.056      ; 0.720      ;
; 0.521 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.054      ; 0.719      ;
; 0.524 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                      ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.054      ; 0.722      ;
; 0.524 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                      ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.054      ; 0.722      ;
; 0.526 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a8                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a9                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.725      ;
; 0.527 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[12]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.343      ; 1.039      ;
; 0.527 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a10                      ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[2]                  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.726      ;
; 0.532 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[1]                  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.731      ;
; 0.535 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.734      ;
; 0.536 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.735      ;
; 0.536 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.735      ;
; 0.537 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.736      ;
; 0.539 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                   ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.059      ; 0.742      ;
; 0.544 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                      ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a12                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.743      ;
; 0.544 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.054      ; 0.742      ;
; 0.544 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                      ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[2]                  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.743      ;
; 0.547 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                      ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a13                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.746      ;
; 0.553 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[1]                                                   ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.343      ; 1.065      ;
; 0.555 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.754      ;
; 0.557 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|parity6                          ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a1                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.056      ; 0.757      ;
; 0.560 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[0]  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0]  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.759      ;
; 0.577 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.776      ;
; 0.578 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a6                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.777      ;
; 0.585 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.054      ; 0.783      ;
; 0.591 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[0]  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[0]  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.055      ; 0.790      ;
; 0.600 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[0]                  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.056      ; 0.800      ;
; 0.606 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a10                      ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~portb_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.280      ; 1.055      ;
; 0.607 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                   ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.343      ; 1.119      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------+
; Fast 1200mV 0C Model Setup Summary  ;
+------------+--------+---------------+
; Clock      ; Slack  ; End Point TNS ;
+------------+--------+---------------+
; CS_addr[0] ; -1.683 ; -96.759       ;
; s_clk      ; -1.648 ; -2137.340     ;
+------------+--------+---------------+


+------------------------------------+
; Fast 1200mV 0C Model Hold Summary  ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; s_clk      ; 0.110 ; 0.000         ;
; CS_addr[0] ; 0.164 ; 0.000         ;
+------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+--------+----------------------------+
; Clock      ; Slack  ; End Point TNS              ;
+------------+--------+----------------------------+
; s_clk      ; -3.000 ; -2692.358                  ;
; CS_addr[0] ; -3.000 ; -160.355                   ;
+------------+--------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CS_addr[0]'                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                              ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.683 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg       ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.145      ; 2.837      ;
; -1.647 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg       ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.145      ; 2.801      ;
; -1.638 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg       ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.144      ; 2.791      ;
; -1.595 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.543      ;
; -1.578 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg       ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.145      ; 2.732      ;
; -1.571 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.519      ;
; -1.570 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.518      ;
; -1.559 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.507      ;
; -1.559 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0] ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg       ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.145      ; 2.713      ;
; -1.554 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.038     ; 2.503      ;
; -1.553 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.038     ; 2.502      ;
; -1.550 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.040     ; 2.497      ;
; -1.549 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.038     ; 2.498      ;
; -1.542 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.490      ;
; -1.542 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.038     ; 2.491      ;
; -1.535 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0 ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.145      ; 2.689      ;
; -1.535 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.036     ; 2.486      ;
; -1.535 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[1]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.036     ; 2.486      ;
; -1.535 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.036     ; 2.486      ;
; -1.535 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[12]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.036     ; 2.486      ;
; -1.535 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[9]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.036     ; 2.486      ;
; -1.535 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[11]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.036     ; 2.486      ;
; -1.535 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.036     ; 2.486      ;
; -1.535 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.483      ;
; -1.534 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.482      ;
; -1.533 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0  ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.148      ; 2.690      ;
; -1.526 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.040     ; 2.473      ;
; -1.525 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.040     ; 2.472      ;
; -1.522 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.038     ; 2.471      ;
; -1.518 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.038     ; 2.467      ;
; -1.517 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[13]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.465      ;
; -1.517 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.465      ;
; -1.517 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                       ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.465      ;
; -1.517 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[3]              ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.465      ;
; -1.517 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]              ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.465      ;
; -1.517 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]              ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.465      ;
; -1.517 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[1]              ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.465      ;
; -1.517 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.038     ; 2.466      ;
; -1.513 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.038     ; 2.462      ;
; -1.510 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[5]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg       ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.144      ; 2.663      ;
; -1.509 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.457      ;
; -1.508 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.456      ;
; -1.506 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.454      ;
; -1.506 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.038     ; 2.455      ;
; -1.504 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.452      ;
; -1.504 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[4]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg       ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.144      ; 2.657      ;
; -1.499 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0 ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.145      ; 2.653      ;
; -1.499 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.036     ; 2.450      ;
; -1.499 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[1]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.036     ; 2.450      ;
; -1.499 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.036     ; 2.450      ;
; -1.499 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[12]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.036     ; 2.450      ;
; -1.499 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[9]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.036     ; 2.450      ;
; -1.499 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[11]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.036     ; 2.450      ;
; -1.499 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.036     ; 2.450      ;
; -1.497 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.040     ; 2.444      ;
; -1.497 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.445      ;
; -1.497 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0  ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.148      ; 2.654      ;
; -1.496 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[5]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.035     ; 2.448      ;
; -1.496 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[4]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.035     ; 2.448      ;
; -1.496 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.035     ; 2.448      ;
; -1.496 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[6]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.035     ; 2.448      ;
; -1.496 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[7]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.035     ; 2.448      ;
; -1.496 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[8]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.035     ; 2.448      ;
; -1.490 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.438      ;
; -1.490 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0 ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.144      ; 2.643      ;
; -1.490 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.037     ; 2.440      ;
; -1.490 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[1]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.037     ; 2.440      ;
; -1.490 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.037     ; 2.440      ;
; -1.490 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[12]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.037     ; 2.440      ;
; -1.490 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[9]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.037     ; 2.440      ;
; -1.490 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[11]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.037     ; 2.440      ;
; -1.490 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.037     ; 2.440      ;
; -1.488 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0  ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.147      ; 2.644      ;
; -1.486 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.038     ; 2.435      ;
; -1.485 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.038     ; 2.434      ;
; -1.485 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.038     ; 2.434      ;
; -1.483 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                   ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.038     ; 2.432      ;
; -1.481 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[13]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.429      ;
; -1.481 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.429      ;
; -1.481 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                       ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.429      ;
; -1.481 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[3]              ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.429      ;
; -1.481 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]              ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.429      ;
; -1.481 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]              ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.429      ;
; -1.481 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[1]              ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.429      ;
; -1.477 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[2] ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg       ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.144      ; 2.630      ;
; -1.477 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.425      ;
; -1.472 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[13]                                               ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.040     ; 2.419      ;
; -1.472 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.040     ; 2.419      ;
; -1.472 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                       ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.040     ; 2.419      ;
; -1.472 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[3]              ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.040     ; 2.419      ;
; -1.472 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]              ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.040     ; 2.419      ;
; -1.472 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]              ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.040     ; 2.419      ;
; -1.472 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[1]              ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.040     ; 2.419      ;
; -1.471 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0] ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.419      ;
; -1.470 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[11]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_we_reg       ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; 0.145      ; 2.624      ;
; -1.466 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.414      ;
; -1.465 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                    ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.039     ; 2.413      ;
; -1.460 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[5]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.035     ; 2.412      ;
; -1.460 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[4]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.035     ; 2.412      ;
; -1.460 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                ; CS_addr[0]   ; CS_addr[0]  ; 1.000        ; -0.035     ; 2.412      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 's_clk'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.648 ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0                                                        ; s_clk        ; s_clk       ; 1.000        ; -0.022     ; 2.635      ;
; -1.613 ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0                                                        ; s_clk        ; s_clk       ; 1.000        ; -0.021     ; 2.601      ;
; -1.561 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0                                                        ; s_clk        ; s_clk       ; 1.000        ; -0.024     ; 2.546      ;
; -1.535 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0                                                        ; s_clk        ; s_clk       ; 1.000        ; -0.012     ; 2.532      ;
; -1.534 ; copy_to_spi_flag                                                                                                                                                        ; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~portb_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.090      ; 2.633      ;
; -1.502 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0                                                        ; s_clk        ; s_clk       ; 1.000        ; -0.023     ; 2.488      ;
; -1.502 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.119      ; 2.630      ;
; -1.502 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.122      ; 2.633      ;
; -1.502 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.119      ; 2.630      ;
; -1.502 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.119      ; 2.630      ;
; -1.502 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.122      ; 2.633      ;
; -1.502 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.119      ; 2.630      ;
; -1.501 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.119      ; 2.629      ;
; -1.501 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.122      ; 2.632      ;
; -1.501 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.119      ; 2.629      ;
; -1.500 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.119      ; 2.628      ;
; -1.500 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.122      ; 2.631      ;
; -1.500 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.119      ; 2.628      ;
; -1.492 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.114      ; 2.615      ;
; -1.492 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.117      ; 2.618      ;
; -1.492 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.114      ; 2.615      ;
; -1.492 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.114      ; 2.615      ;
; -1.492 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.117      ; 2.618      ;
; -1.492 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.114      ; 2.615      ;
; -1.491 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.114      ; 2.614      ;
; -1.491 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.117      ; 2.617      ;
; -1.491 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.114      ; 2.614      ;
; -1.490 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.114      ; 2.613      ;
; -1.490 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.117      ; 2.616      ;
; -1.490 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.114      ; 2.613      ;
; -1.486 ; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0                                                        ; s_clk        ; s_clk       ; 1.000        ; -0.015     ; 2.480      ;
; -1.479 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                                                   ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                                                                         ; s_clk        ; s_clk       ; 1.000        ; -0.037     ; 2.429      ;
; -1.478 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0                                                        ; s_clk        ; s_clk       ; 1.000        ; -0.004     ; 2.483      ;
; -1.478 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                                                   ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                                                                         ; s_clk        ; s_clk       ; 1.000        ; -0.037     ; 2.428      ;
; -1.472 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[5]                                                                                   ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                                                                         ; s_clk        ; s_clk       ; 1.000        ; -0.037     ; 2.422      ;
; -1.471 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[5]                                                                                   ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                                                                         ; s_clk        ; s_clk       ; 1.000        ; -0.037     ; 2.421      ;
; -1.469 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0]                                  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                                                                         ; s_clk        ; s_clk       ; 1.000        ; -0.037     ; 2.419      ;
; -1.468 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0]                                  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                                                                         ; s_clk        ; s_clk       ; 1.000        ; -0.037     ; 2.418      ;
; -1.466 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]              ; s_clk        ; s_clk       ; 1.000        ; 0.141      ; 2.594      ;
; -1.466 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]              ; s_clk        ; s_clk       ; 1.000        ; 0.141      ; 2.594      ;
; -1.465 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[4]                                  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                                                                         ; s_clk        ; s_clk       ; 1.000        ; -0.037     ; 2.415      ;
; -1.465 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]              ; s_clk        ; s_clk       ; 1.000        ; 0.141      ; 2.593      ;
; -1.464 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[4]                                  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                                                                         ; s_clk        ; s_clk       ; 1.000        ; -0.037     ; 2.414      ;
; -1.464 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]              ; s_clk        ; s_clk       ; 1.000        ; 0.141      ; 2.592      ;
; -1.462 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]              ; s_clk        ; s_clk       ; 1.000        ; 0.137      ; 2.586      ;
; -1.462 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]              ; s_clk        ; s_clk       ; 1.000        ; 0.138      ; 2.587      ;
; -1.462 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]              ; s_clk        ; s_clk       ; 1.000        ; 0.137      ; 2.586      ;
; -1.462 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]              ; s_clk        ; s_clk       ; 1.000        ; 0.138      ; 2.587      ;
; -1.461 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]              ; s_clk        ; s_clk       ; 1.000        ; 0.137      ; 2.585      ;
; -1.461 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]              ; s_clk        ; s_clk       ; 1.000        ; 0.138      ; 2.586      ;
; -1.460 ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0                                                        ; s_clk        ; s_clk       ; 1.000        ; 0.001      ; 2.470      ;
; -1.460 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]              ; s_clk        ; s_clk       ; 1.000        ; 0.137      ; 2.584      ;
; -1.460 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[14].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]              ; s_clk        ; s_clk       ; 1.000        ; 0.138      ; 2.585      ;
; -1.459 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.137      ; 2.605      ;
; -1.459 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.140      ; 2.608      ;
; -1.459 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.137      ; 2.605      ;
; -1.459 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.137      ; 2.605      ;
; -1.459 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.140      ; 2.608      ;
; -1.459 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.137      ; 2.605      ;
; -1.458 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]              ; s_clk        ; s_clk       ; 1.000        ; 0.137      ; 2.582      ;
; -1.458 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.137      ; 2.604      ;
; -1.458 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.140      ; 2.607      ;
; -1.458 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.137      ; 2.604      ;
; -1.458 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]              ; s_clk        ; s_clk       ; 1.000        ; 0.137      ; 2.582      ;
; -1.457 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]              ; s_clk        ; s_clk       ; 1.000        ; 0.137      ; 2.581      ;
; -1.457 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.137      ; 2.603      ;
; -1.457 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.140      ; 2.606      ;
; -1.457 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[4].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.137      ; 2.603      ;
; -1.456 ; copy_to_spi_flag                                                                                                                                                        ; req_done_flag                                                                                                                                                                              ; s_clk        ; s_clk       ; 1.000        ; -0.038     ; 2.405      ;
; -1.456 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]               ; s_clk        ; s_clk       ; 1.000        ; 0.143      ; 2.586      ;
; -1.456 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[13].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[12]              ; s_clk        ; s_clk       ; 1.000        ; 0.137      ; 2.580      ;
; -1.456 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]               ; s_clk        ; s_clk       ; 1.000        ; 0.143      ; 2.586      ;
; -1.455 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]               ; s_clk        ; s_clk       ; 1.000        ; 0.143      ; 2.585      ;
; -1.454 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[7].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]               ; s_clk        ; s_clk       ; 1.000        ; 0.143      ; 2.584      ;
; -1.450 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]               ; s_clk        ; s_clk       ; 1.000        ; 0.140      ; 2.577      ;
; -1.450 ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                             ; req_done_flag                                                                                                                                                                              ; s_clk        ; s_clk       ; 1.000        ; -0.036     ; 2.401      ;
; -1.450 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]               ; s_clk        ; s_clk       ; 1.000        ; 0.140      ; 2.577      ;
; -1.449 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]               ; s_clk        ; s_clk       ; 1.000        ; 0.140      ; 2.576      ;
; -1.448 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_sp7:usedw_counter|counter_reg_bit[13]               ; s_clk        ; s_clk       ; 1.000        ; 0.140      ; 2.575      ;
; -1.448 ; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                             ; spi_miso_fifo_wrreq                                                                                                                                                                        ; s_clk        ; s_clk       ; 1.000        ; -0.045     ; 2.390      ;
; -1.447 ; fifo_1clk:generate_capture_fifo_instances[9].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0                                                        ; s_clk        ; s_clk       ; 1.000        ; -0.007     ; 2.449      ;
; -1.444 ; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0                                                        ; s_clk        ; s_clk       ; 1.000        ; -0.013     ; 2.440      ;
; -1.444 ; fifo_1clk:generate_capture_fifo_instances[3].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_datain_reg0                                                        ; s_clk        ; s_clk       ; 1.000        ; -0.010     ; 2.443      ;
; -1.443 ; fifo_1clk:generate_capture_fifo_instances[6].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                             ; req_done_flag                                                                                                                                                                              ; s_clk        ; s_clk       ; 1.000        ; -0.045     ; 2.385      ;
; -1.442 ; fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                               ; fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1                       ; s_clk        ; s_clk       ; 1.000        ; 0.089      ; 2.486      ;
; -1.438 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg       ; s_clk        ; s_clk       ; 1.000        ; 0.125      ; 2.572      ;
; -1.438 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.128      ; 2.575      ;
; -1.438 ; capture_start_flags[14]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0 ; s_clk        ; s_clk       ; 1.000        ; 0.125      ; 2.572      ;
; -1.438 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg       ; s_clk        ; s_clk       ; 1.000        ; 0.125      ; 2.572      ;
; -1.438 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.128      ; 2.575      ;
; -1.438 ; capture_start_flags[13]                                                                                                                                                 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0 ; s_clk        ; s_clk       ; 1.000        ; 0.125      ; 2.572      ;
; -1.437 ; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                               ; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|rd_ptr_lsb                                                 ; s_clk        ; s_clk       ; 1.000        ; -0.053     ; 2.371      ;
; -1.437 ; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|empty_dff                               ; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|out_address_reg_b[0]               ; s_clk        ; s_clk       ; 1.000        ; -0.053     ; 2.371      ;
; -1.437 ; capture_start_flags[1]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_we_reg        ; s_clk        ; s_clk       ; 1.000        ; 0.119      ; 2.565      ;
; -1.437 ; capture_start_flags[1]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_datain_reg0   ; s_clk        ; s_clk       ; 1.000        ; 0.122      ; 2.568      ;
; -1.437 ; capture_start_flags[1]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[1].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.119      ; 2.565      ;
; -1.437 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg       ; s_clk        ; s_clk       ; 1.000        ; 0.125      ; 2.571      ;
; -1.437 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_datain_reg0  ; s_clk        ; s_clk       ; 1.000        ; 0.128      ; 2.574      ;
; -1.437 ; capture_start_flags[7]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0 ; s_clk        ; s_clk       ; 1.000        ; 0.125      ; 2.571      ;
; -1.436 ; capture_start_flags[6]                                                                                                                                                  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_we_reg       ; s_clk        ; s_clk       ; 1.000        ; 0.125      ; 2.570      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 's_clk'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.110 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]    ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.224      ; 0.438      ;
; 0.115 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]     ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.224      ; 0.443      ;
; 0.119 ; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]     ; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.219      ; 0.442      ;
; 0.120 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]     ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.224      ; 0.448      ;
; 0.123 ; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]     ; fifo_1clk:generate_source_fifo_instances[8].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.219      ; 0.446      ;
; 0.124 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]    ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.224      ; 0.452      ;
; 0.126 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]     ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.224      ; 0.454      ;
; 0.141 ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]    ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.467      ;
; 0.151 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]     ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.223      ; 0.478      ;
; 0.153 ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]  ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.225      ; 0.482      ;
; 0.153 ; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]     ; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.223      ; 0.480      ;
; 0.153 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]    ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.223      ; 0.480      ;
; 0.154 ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]  ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.225      ; 0.483      ;
; 0.155 ; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]    ; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.219      ; 0.478      ;
; 0.155 ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]   ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.481      ;
; 0.155 ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]   ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.220      ; 0.479      ;
; 0.155 ; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]     ; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.481      ;
; 0.155 ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]  ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.219      ; 0.478      ;
; 0.155 ; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]     ; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.220      ; 0.479      ;
; 0.156 ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]    ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.482      ;
; 0.156 ; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]     ; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.232      ; 0.492      ;
; 0.156 ; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]     ; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.223      ; 0.483      ;
; 0.156 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]     ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.223      ; 0.483      ;
; 0.156 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]     ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.223      ; 0.483      ;
; 0.156 ; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]    ; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.220      ; 0.480      ;
; 0.157 ; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]    ; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.224      ; 0.485      ;
; 0.157 ; fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]    ; fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.219      ; 0.480      ;
; 0.157 ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]    ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.483      ;
; 0.157 ; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]     ; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.223      ; 0.484      ;
; 0.157 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]     ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.223      ; 0.484      ;
; 0.157 ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]     ; fifo_1clk:generate_source_fifo_instances[0].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.223      ; 0.484      ;
; 0.157 ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]  ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.219      ; 0.480      ;
; 0.157 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.220      ; 0.481      ;
; 0.158 ; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]   ; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.219      ; 0.481      ;
; 0.158 ; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]    ; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.484      ;
; 0.158 ; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]     ; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.219      ; 0.481      ;
; 0.158 ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]    ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.484      ;
; 0.158 ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]    ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.484      ;
; 0.158 ; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]     ; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.484      ;
; 0.158 ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]  ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.224      ; 0.486      ;
; 0.158 ; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]     ; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.232      ; 0.494      ;
; 0.158 ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12] ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.219      ; 0.481      ;
; 0.158 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.220      ; 0.482      ;
; 0.159 ; fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]    ; fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.485      ;
; 0.159 ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]    ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.485      ;
; 0.159 ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]    ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.485      ;
; 0.159 ; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]     ; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.485      ;
; 0.159 ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]  ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.220      ; 0.483      ;
; 0.159 ; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]    ; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.219      ; 0.482      ;
; 0.159 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.220      ; 0.483      ;
; 0.160 ; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]     ; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.219      ; 0.483      ;
; 0.160 ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]   ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.486      ;
; 0.160 ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]  ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.224      ; 0.488      ;
; 0.160 ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]   ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.225      ; 0.489      ;
; 0.160 ; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]   ; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.219      ; 0.483      ;
; 0.160 ; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]    ; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.220      ; 0.484      ;
; 0.161 ; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]    ; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.487      ;
; 0.161 ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]    ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.487      ;
; 0.161 ; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]     ; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.218      ; 0.483      ;
; 0.161 ; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]     ; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.218      ; 0.483      ;
; 0.161 ; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]     ; fifo_1clk:generate_source_fifo_instances[7].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.221      ; 0.486      ;
; 0.161 ; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]     ; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.487      ;
; 0.161 ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]  ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.220      ; 0.485      ;
; 0.161 ; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]     ; fifo_1clk:generate_source_fifo_instances[5].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.223      ; 0.488      ;
; 0.161 ; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]    ; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.223      ; 0.488      ;
; 0.162 ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]    ; fifo_1clk:generate_source_fifo_instances[15].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.219      ; 0.485      ;
; 0.162 ; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]    ; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.488      ;
; 0.162 ; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]    ; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.488      ;
; 0.162 ; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]    ; fifo_1clk:generate_source_fifo_instances[13].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.488      ;
; 0.162 ; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]     ; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.219      ; 0.485      ;
; 0.162 ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]    ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.488      ;
; 0.162 ; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]    ; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.488      ;
; 0.162 ; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]    ; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.488      ;
; 0.162 ; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[7]     ; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.488      ;
; 0.162 ; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]    ; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.488      ;
; 0.162 ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[10]  ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.226      ; 0.492      ;
; 0.162 ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]   ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.225      ; 0.491      ;
; 0.162 ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[6]   ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.225      ; 0.491      ;
; 0.162 ; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]    ; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.219      ; 0.485      ;
; 0.162 ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[4]  ; fifo_1clk:generate_capture_fifo_instances[11].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.219      ; 0.485      ;
; 0.162 ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[5]  ; fifo_1clk:generate_capture_fifo_instances[12].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.220      ; 0.486      ;
; 0.162 ; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]     ; fifo_1clk:generate_source_fifo_instances[9].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.220      ; 0.486      ;
; 0.163 ; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]   ; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.219      ; 0.486      ;
; 0.163 ; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]  ; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.219      ; 0.486      ;
; 0.163 ; fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]     ; fifo_1clk:generate_source_fifo_instances[2].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.489      ;
; 0.163 ; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[9]     ; fifo_1clk:generate_source_fifo_instances[1].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.219      ; 0.486      ;
; 0.163 ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]    ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.489      ;
; 0.163 ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]   ; fifo_1clk:generate_source_fifo_instances[14].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.489      ;
; 0.163 ; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]    ; fifo_1clk:generate_source_fifo_instances[11].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.489      ;
; 0.163 ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]    ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.489      ;
; 0.163 ; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]     ; fifo_1clk:generate_source_fifo_instances[4].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.489      ;
; 0.163 ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[12]  ; fifo_1clk:generate_capture_fifo_instances[8].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.226      ; 0.493      ;
; 0.164 ; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]   ; fifo_1clk:generate_capture_fifo_instances[2].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.219      ; 0.487      ;
; 0.164 ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]    ; fifo_1clk:generate_source_fifo_instances[10].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.224      ; 0.492      ;
; 0.164 ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[0]  ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.224      ; 0.492      ;
; 0.164 ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[1]  ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.224      ; 0.492      ;
; 0.164 ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[8]  ; fifo_1clk:generate_capture_fifo_instances[15].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0 ; s_clk        ; s_clk       ; 0.000        ; 0.224      ; 0.492      ;
; 0.164 ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[3]   ; fifo_1clk:generate_capture_fifo_instances[5].capture_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a1~porta_address_reg0  ; s_clk        ; s_clk       ; 0.000        ; 0.220      ; 0.488      ;
; 0.164 ; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[2]    ; fifo_1clk:generate_source_fifo_instances[12].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0   ; s_clk        ; s_clk       ; 0.000        ; 0.219      ; 0.487      ;
; 0.164 ; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|cntr_gpb:wr_ptr|counter_reg_bit[11]    ; fifo_1clk:generate_source_fifo_instances[3].source_fifo|scfifo:scfifo_component|scfifo_5531:auto_generated|a_dpfifo_cb31:dpfifo|altsyncram_5kh1:FIFOram|ram_block1a0~porta_address_reg0    ; s_clk        ; s_clk       ; 0.000        ; 0.222      ; 0.490      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CS_addr[0]'                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.164 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[2]                                                   ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.224      ; 0.492      ;
; 0.164 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[5]                                                   ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.224      ; 0.492      ;
; 0.166 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                   ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.225      ; 0.495      ;
; 0.169 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[10]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.225      ; 0.498      ;
; 0.177 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[6]                                                   ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.224      ; 0.505      ;
; 0.186 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a12                      ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a12                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                      ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a11                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a8                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a8                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a10                      ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a10                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a9                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a9                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a13                      ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a13                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a6                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a6                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a5                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a5                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a4                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a4                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a1                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a1                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                      ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                      ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[3]                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[2]  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[2]  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[3]                  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|parity6                          ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[13] ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[13] ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.316      ;
; 0.205 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[1]                 ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.325      ;
; 0.211 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[0]                  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.331      ;
; 0.211 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|parity6                          ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.332      ;
; 0.215 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a3                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a4                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.335      ;
; 0.215 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.335      ;
; 0.219 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a8                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.037      ; 0.340      ;
; 0.220 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.340      ;
; 0.221 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.341      ;
; 0.221 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.341      ;
; 0.223 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.343      ;
; 0.224 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a4                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.344      ;
; 0.226 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.346      ;
; 0.253 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.373      ;
; 0.256 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[7]                                                   ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.224      ; 0.584      ;
; 0.258 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[11] ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[11] ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.378      ;
; 0.260 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[12] ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[12] ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.380      ;
; 0.267 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[9]                                                   ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.225      ; 0.596      ;
; 0.267 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[6]  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[6]  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[2]  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[2]  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; CS_addr[0]                                                                                                                              ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 1.976      ; 2.328      ;
; 0.268 ; CS_addr[0]                                                                                                                              ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[2]                                                   ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 1.976      ; 2.328      ;
; 0.268 ; CS_addr[0]                                                                                                                              ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[1]                                                   ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 1.976      ; 2.328      ;
; 0.268 ; CS_addr[0]                                                                                                                              ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[0]                                                   ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 1.976      ; 2.328      ;
; 0.268 ; CS_addr[0]                                                                                                                              ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[3]                  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 1.976      ; 2.328      ;
; 0.268 ; CS_addr[0]                                                                                                                              ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[0]                  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 1.976      ; 2.328      ;
; 0.268 ; CS_addr[0]                                                                                                                              ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|parity6                          ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 1.976      ; 2.328      ;
; 0.269 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a9                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[2]                  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a[12] ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_cpl:rs_dgwp|dffpipe_2f9:dffpipe12|dffe14a[12] ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[13]                                                  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.035      ; 0.390      ;
; 0.271 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[4]  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[4]  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.391      ;
; 0.279 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[13]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|delayed_wrptr_g[13]                                          ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.400      ;
; 0.286 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[12]                                                  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.225      ; 0.615      ;
; 0.287 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a1                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[1]                                                   ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.407      ;
; 0.288 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a6                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[6]                                                   ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.408      ;
; 0.291 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a9                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]                 ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.035      ; 0.410      ;
; 0.296 ; CS_addr[0]                                                                                                                              ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[3]                                                   ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 1.978      ; 2.358      ;
; 0.296 ; CS_addr[0]                                                                                                                              ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[1]                  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 1.978      ; 2.358      ;
; 0.296 ; CS_addr[0]                                                                                                                              ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[2]                  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 1.978      ; 2.358      ;
; 0.297 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[1]                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[2]                 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|parity9                          ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[0]                  ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|parity6                          ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a0                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[0]                                                   ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.039      ; 0.421      ;
; 0.300 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a1                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[1]                                                   ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|ram_block11a0~porta_address_reg0    ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.225      ; 0.633      ;
; 0.306 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a0                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|rdptr_g[0]                                                   ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a3                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|wrptr_g[3]                                                   ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.039      ; 0.429      ;
; 0.310 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a2                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a4                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a8                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a10                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a6                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a5                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a7                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                      ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a11                      ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.433      ;
; 0.315 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a10                      ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[2]                  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.037      ; 0.436      ;
; 0.317 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a8                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a9                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; CS_addr[0]                                                                                                                              ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|altsyncram_2v61:fifo_ram|q_b[0]                              ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 2.123      ; 2.531      ;
; 0.318 ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|counter5a7                       ; fifo_2clk:spi_miso_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_977:rdptr_g1p|sub_parity7a[1]                  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.037      ; 0.439      ;
; 0.322 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a2                       ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a[0]  ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|alt_synch_pipe_hpl:ws_dgrp|dffpipe_3f9:dffpipe15|dffe17a[0]  ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.035      ; 0.442      ;
; 0.324 ; CS_addr[0]                                                                                                                              ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a13                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 1.972      ; 2.380      ;
; 0.324 ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a1                       ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|sub_parity10a[0]                 ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 0.036      ; 0.444      ;
; 0.326 ; CS_addr[0]                                                                                                                              ; fifo_2clk:spi_mosi_fifo|dcfifo:dcfifo_component|dcfifo_2jj1:auto_generated|a_graycounter_5lc:wrptr_g1p|counter8a12                      ; CS_addr[0]   ; CS_addr[0]  ; 0.000        ; 1.972      ; 2.382      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.525    ; 0.110 ; N/A      ; N/A     ; -3.000              ;
;  CS_addr[0]      ; -3.525    ; 0.164 ; N/A      ; N/A     ; -3.000              ;
;  s_clk           ; -3.401    ; 0.110 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -5624.977 ; 0.0   ; 0.0      ; 0.0     ; -3056.42            ;
;  CS_addr[0]      ; -230.116  ; 0.000 ; N/A      ; N/A     ; -160.355            ;
;  s_clk           ; -5394.861 ; 0.000 ; N/A      ; N/A     ; -2906.550           ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; MISO                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_source_pins[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_source_pins[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_source_pins[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_source_pins[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_source_pins[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_source_pins[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_source_pins[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_source_pins[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_source_pins[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_source_pins[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_source_pins[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_source_pins[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_source_pins[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_source_pins[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_source_pins[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_source_pins[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; req_done            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; state_indication[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; state_indication[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; s_clock_probe       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c_clock_probe       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; s_clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; c_clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CS_addr[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CS_addr[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; addr[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; request[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; request[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; request[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; MOSI                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; process_rqst            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SCK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; io_capture_pins[3]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; io_capture_pins[5]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; io_capture_pins[1]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; io_capture_pins[7]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; io_capture_pins[10]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; io_capture_pins[12]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; io_capture_pins[8]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; io_capture_pins[14]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; io_capture_pins[2]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; io_capture_pins[4]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; io_capture_pins[0]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; io_capture_pins[6]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; io_capture_pins[11]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; io_capture_pins[13]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; io_capture_pins[9]      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; io_capture_pins[15]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MISO                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; io_source_pins[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; io_source_pins[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; io_source_pins[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; io_source_pins[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; io_source_pins[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; io_source_pins[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; io_source_pins[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; io_source_pins[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; io_source_pins[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; io_source_pins[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; io_source_pins[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; io_source_pins[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; io_source_pins[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; io_source_pins[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; io_source_pins[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; req_done            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; state_indication[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; state_indication[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; s_clock_probe       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; c_clock_probe       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MISO                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; io_source_pins[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; io_source_pins[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; req_done            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; state_indication[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; state_indication[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; s_clock_probe       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; c_clock_probe       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; MISO                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; io_source_pins[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; io_source_pins[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; io_source_pins[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; req_done            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; state_indication[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; state_indication[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; s_clock_probe       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; c_clock_probe       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; CS_addr[0] ; CS_addr[0] ; 2459     ; 72       ; 0        ; 0        ;
; s_clk      ; CS_addr[0] ; 28       ; 0        ; 0        ; 0        ;
; CS_addr[0] ; s_clk      ; 31       ; 3        ; 0        ; 0        ;
; s_clk      ; s_clk      ; 68654    ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; CS_addr[0] ; CS_addr[0] ; 2459     ; 72       ; 0        ; 0        ;
; s_clk      ; CS_addr[0] ; 28       ; 0        ; 0        ; 0        ;
; CS_addr[0] ; s_clk      ; 31       ; 3        ; 0        ; 0        ;
; s_clk      ; s_clk      ; 68654    ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 30    ; 30   ;
; Unconstrained Input Port Paths  ; 6111  ; 6111 ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 92    ; 92   ;
+---------------------------------+-------+------+


+----------------------------------------------+
; Clock Status Summary                         ;
+------------+------------+------+-------------+
; Target     ; Clock      ; Type ; Status      ;
+------------+------------+------+-------------+
; CS_addr[0] ; CS_addr[0] ; Base ; Constrained ;
; s_clk      ; s_clk      ; Base ; Constrained ;
+------------+------------+------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; CS_addr[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_addr[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MOSI                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[0]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[1]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[2]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[3]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c_clk               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; process_rqst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; request[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; request[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; request[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s_clk               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; MISO                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c_clock_probe       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; req_done            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s_clock_probe       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; state_indication[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; state_indication[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; CS_addr[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CS_addr[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MOSI                ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[0]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[1]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[2]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; addr[3]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c_clk               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_capture_pins[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; process_rqst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; request[0]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; request[1]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; request[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s_clk               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; MISO                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; c_clock_probe       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_source_pins[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; req_done            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; s_clock_probe       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; state_indication[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; state_indication[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Jul 25 22:39:32 2021
Info: Command: quartus_sta IO_driver -c IO_driver
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_2jj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3f9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2f9:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'IO_driver.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name s_clk s_clk
    Info (332105): create_clock -period 1.000 -name CS_addr[0] CS_addr[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.525
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.525            -230.116 CS_addr[0] 
    Info (332119):    -3.401           -5394.861 s_clk 
Info (332146): Worst-case hold slack is 0.250
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.250               0.000 s_clk 
    Info (332119):     0.330               0.000 CS_addr[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2906.550 s_clk 
    Info (332119):    -3.000            -149.870 CS_addr[0] 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.032
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.032            -194.772 CS_addr[0] 
    Info (332119):    -2.941           -4578.996 s_clk 
Info (332146): Worst-case hold slack is 0.246
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.246               0.000 s_clk 
    Info (332119):     0.311               0.000 CS_addr[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2906.550 s_clk 
    Info (332119):    -3.000            -149.870 CS_addr[0] 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.683
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.683             -96.759 CS_addr[0] 
    Info (332119):    -1.648           -2137.340 s_clk 
Info (332146): Worst-case hold slack is 0.110
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.110               0.000 s_clk 
    Info (332119):     0.164               0.000 CS_addr[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2692.358 s_clk 
    Info (332119):    -3.000            -160.355 CS_addr[0] 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4794 megabytes
    Info: Processing ended: Sun Jul 25 22:39:37 2021
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


