Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Wed Dec 27 21:51:25 2023
| Host             : S210-02 running 64-bit major release  (build 9200)
| Command          : report_power -file learn_mode_power_routed.rpt -pb learn_mode_power_summary_routed.pb -rpx learn_mode_power_routed.rpx
| Design           : learn_mode
| Device           : xc7a35tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 61.172 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 60.686                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 4.8                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     7.732 |     2907 |       --- |             --- |
|   LUT as Logic |     6.465 |     1474 |     20800 |            7.09 |
|   CARRY4       |     1.018 |      279 |      8150 |            3.42 |
|   Register     |     0.233 |      941 |     41600 |            2.26 |
|   F7/F8 Muxes  |     0.010 |       10 |     32600 |            0.03 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       71 |       --- |             --- |
| Signals        |     7.053 |     2289 |       --- |             --- |
| Block RAM      |     0.064 |      0.5 |        50 |            1.00 |
| I/O            |    45.837 |       55 |       210 |           26.19 |
| Static Power   |     0.486 |          |           |                 |
| Total          |    61.172 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    15.237 |      14.896 |      0.341 |
| Vccaux    |       1.800 |     1.731 |       1.678 |      0.053 |
| Vcco33    |       3.300 |    12.960 |      12.959 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.015 |       0.005 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------+-----------+
| Name              | Power (W) |
+-------------------+-----------+
| learn_mode        |    60.686 |
|   acc             |     0.088 |
|   c2              |     0.492 |
|   debounce0       |     0.123 |
|   debounce1       |     0.116 |
|   debounce2       |     0.115 |
|   debounce20      |     0.211 |
|   debounce21      |     0.220 |
|   debounce22      |     0.207 |
|   debounce23      |     0.208 |
|   debounce24      |     0.206 |
|   debounce25      |     0.217 |
|   debounce26      |     0.206 |
|   debounce27      |     0.195 |
|   debounce3       |     0.111 |
|   debounce4       |     0.138 |
|   debounce5       |     0.123 |
|   debounce6       |     0.132 |
|   debounce7       |     0.113 |
|   debouncehb      |     0.164 |
|   debouncelb      |     0.162 |
|   debouncemb      |     0.167 |
|   evalbutton      |     0.174 |
|   gm              |     7.457 |
|   idlelearnbutton |     0.171 |
|   l7              |     0.656 |
|   learnbutton     |     0.169 |
|   play            |     0.367 |
|   song1           |    <0.001 |
|   song2           |     0.001 |
|   ssdebounce      |     0.171 |
|   tb              |     0.802 |
|   update_btn      |     0.167 |
|   user_btn        |     0.174 |
+-------------------+-----------+


