--------------------------------------------------------------------------------
Release 12.1 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml nexys2_toplevel.twx nexys2_toplevel.ncd -o
nexys2_toplevel.twr nexys2_toplevel.pcf -ucf nexys2_toplevel.ucf

Design file:              nexys2_toplevel.ncd
Physical constraint file: nexys2_toplevel.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2010-04-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk0
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
buttons<0>  |   13.428(R)|   -2.385(R)|clk               |   0.000|
            |   12.960(F)|   -2.932(F)|clk               |   0.000|
mem_data<0> |    3.124(R)|   -1.586(R)|clk               |   0.000|
mem_data<1> |    3.062(R)|   -1.536(R)|clk               |   0.000|
mem_data<2> |    2.913(R)|   -1.406(R)|clk               |   0.000|
mem_data<3> |    2.925(R)|   -1.416(R)|clk               |   0.000|
mem_data<4> |    3.548(R)|   -1.924(R)|clk               |   0.000|
mem_data<5> |    4.084(R)|   -2.353(R)|clk               |   0.000|
mem_data<6> |    3.477(R)|   -1.864(R)|clk               |   0.000|
mem_data<7> |    3.648(R)|   -2.000(R)|clk               |   0.000|
mem_data<8> |    3.229(R)|   -1.670(R)|clk               |   0.000|
mem_data<9> |    3.360(R)|   -1.775(R)|clk               |   0.000|
mem_data<10>|    3.227(R)|   -1.658(R)|clk               |   0.000|
mem_data<11>|    3.373(R)|   -1.774(R)|clk               |   0.000|
mem_data<12>|    3.823(R)|   -2.143(R)|clk               |   0.000|
mem_data<13>|    4.005(R)|   -2.290(R)|clk               |   0.000|
mem_data<14>|    3.520(R)|   -1.898(R)|clk               |   0.000|
mem_data<15>|    3.628(R)|   -1.984(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock usb_ifclk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
buttons<0>  |    9.617(R)|    0.463(R)|usb_ifclk_BUFGP   |   0.000|
usb_data<0> |    2.952(R)|    1.657(R)|usb_ifclk_BUFGP   |   0.000|
usb_flaga   |    4.162(R)|    0.148(R)|usb_ifclk_BUFGP   |   0.000|
usb_flagb   |    4.747(R)|   -0.255(R)|usb_ifclk_BUFGP   |   0.000|
usb_flagc   |    3.884(R)|    0.030(R)|usb_ifclk_BUFGP   |   0.000|
------------+------------+------------+------------------+--------+

Clock clk0 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
fx2<26>     |    4.444(R)|clk               |   0.000|
mem_addr<1> |    6.896(R)|clk               |   0.000|
mem_addr<2> |    7.037(R)|clk               |   0.000|
mem_addr<3> |    6.982(R)|clk               |   0.000|
mem_addr<4> |    6.669(R)|clk               |   0.000|
mem_addr<5> |    6.626(R)|clk               |   0.000|
mem_addr<6> |    6.790(R)|clk               |   0.000|
mem_addr<7> |    7.132(R)|clk               |   0.000|
mem_addr<8> |    7.175(R)|clk               |   0.000|
mem_addr<9> |    7.416(R)|clk               |   0.000|
mem_addr<10>|    7.477(R)|clk               |   0.000|
mem_addr<11>|    9.327(R)|clk               |   0.000|
mem_addr<12>|    8.518(R)|clk               |   0.000|
mem_addr<13>|    8.633(R)|clk               |   0.000|
mem_addr<20>|    6.006(R)|clk               |   0.000|
mem_adv     |    5.336(R)|clk               |   0.000|
mem_clk     |    6.367(F)|clk               |   0.000|
mem_data<0> |    7.470(R)|clk               |   0.000|
mem_data<1> |    7.796(R)|clk               |   0.000|
mem_data<2> |    7.803(R)|clk               |   0.000|
mem_data<3> |    7.786(R)|clk               |   0.000|
mem_data<4> |    8.121(R)|clk               |   0.000|
mem_data<5> |    8.350(R)|clk               |   0.000|
mem_data<6> |    8.359(R)|clk               |   0.000|
mem_data<7> |    8.792(R)|clk               |   0.000|
mem_data<8> |    7.469(R)|clk               |   0.000|
mem_data<9> |    7.798(R)|clk               |   0.000|
mem_data<10>|    8.016(R)|clk               |   0.000|
mem_data<11>|    8.113(R)|clk               |   0.000|
mem_data<12>|    8.012(R)|clk               |   0.000|
mem_data<13>|    8.125(R)|clk               |   0.000|
mem_data<14>|    8.572(R)|clk               |   0.000|
mem_data<15>|    9.011(R)|clk               |   0.000|
mem_oe      |    8.271(R)|clk               |   0.000|
mem_we      |    7.712(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock usb_ifclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
usb_addr<0> |   11.707(R)|usb_ifclk_BUFGP   |   0.000|
usb_addr<1> |    8.992(R)|usb_ifclk_BUFGP   |   0.000|
usb_data<0> |   10.446(R)|usb_ifclk_BUFGP   |   0.000|
usb_data<1> |    9.403(R)|usb_ifclk_BUFGP   |   0.000|
usb_data<2> |    9.907(R)|usb_ifclk_BUFGP   |   0.000|
usb_data<3> |    9.918(R)|usb_ifclk_BUFGP   |   0.000|
usb_data<4> |   10.398(R)|usb_ifclk_BUFGP   |   0.000|
usb_data<5> |   10.177(R)|usb_ifclk_BUFGP   |   0.000|
usb_data<6> |    9.009(R)|usb_ifclk_BUFGP   |   0.000|
usb_data<7> |    9.362(R)|usb_ifclk_BUFGP   |   0.000|
usb_slrd    |   13.033(R)|usb_ifclk_BUFGP   |   0.000|
usb_slwr    |    8.498(R)|usb_ifclk_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0           |    9.116|    4.714|         |    2.009|
usb_ifclk      |   12.329|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock usb_ifclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0           |    9.885|         |         |         |
usb_ifclk      |    9.857|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
usb_flaga      |usb_slrd       |    6.767|
usb_flagb      |usb_slrd       |    7.945|
---------------+---------------+---------+


Analysis completed Sat Jun 12 20:52:03 2010 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 267 MB



