{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764197378470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764197378471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 26 17:49:38 2025 " "Processing started: Wed Nov 26 17:49:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764197378471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197378471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscvpc -c riscvpc " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscvpc -c riscvpc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197378471 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764197378904 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764197378906 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "vgaClock.qsys " "Elaborating Platform Designer system entity \"vgaClock.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764197387005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.17:49:50 Progress: Loading Single-Cycle/vgaClock.qsys " "2025.11.26.17:49:50 Progress: Loading Single-Cycle/vgaClock.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197390857 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.17:49:51 Progress: Reading input file " "2025.11.26.17:49:51 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197391548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.17:49:51 Progress: Adding video_pll_0 \[altera_up_avalon_video_pll 18.0\] " "2025.11.26.17:49:51 Progress: Adding video_pll_0 \[altera_up_avalon_video_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197391620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.17:49:51 Progress: Parameterizing module video_pll_0 " "2025.11.26.17:49:51 Progress: Parameterizing module video_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197391783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.17:49:51 Progress: Building connections " "2025.11.26.17:49:51 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197391786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.17:49:51 Progress: Parameterizing connections " "2025.11.26.17:49:51 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197391786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.17:49:51 Progress: Validating " "2025.11.26.17:49:51 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197391806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.11.26.17:49:55 Progress: Done reading input file " "2025.11.26.17:49:55 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197395461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VgaClock: Generating vgaClock \"vgaClock\" for QUARTUS_SYNTH " "VgaClock: Generating vgaClock \"vgaClock\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197396771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_pll_0: \"vgaClock\" instantiated altera_up_avalon_video_pll \"video_pll_0\" " "Video_pll_0: \"vgaClock\" instantiated altera_up_avalon_video_pll \"video_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197399303 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_pll: \"video_pll_0\" instantiated altera_pll \"video_pll\" " "Video_pll: \"video_pll_0\" instantiated altera_pll \"video_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197399364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"video_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"video_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197399366 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VgaClock: Done \"vgaClock\" with 4 modules, 5 files " "VgaClock: Done \"vgaClock\" with 4 modules, 5 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197399367 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "vgaClock.qsys " "Finished elaborating Platform Designer system entity \"vgaClock.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764197400140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/santi/Downloads/Single-Cycle/top_level.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764197400179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197400179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/santi/Downloads/Single-Cycle/pc.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764197400181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197400181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file registers_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registers_unit " "Found entity 1: registers_unit" {  } { { "registers_unit.sv" "" { Text "C:/Users/santi/Downloads/Single-Cycle/registers_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764197400182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197400182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/santi/Downloads/Single-Cycle/alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764197400183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197400183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.sv" "" { Text "C:/Users/santi/Downloads/Single-Cycle/data_memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764197400185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197400185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "C:/Users/santi/Downloads/Single-Cycle/control_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764197400186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197400186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "imm_gen.sv" "" { Text "C:/Users/santi/Downloads/Single-Cycle/imm_gen.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764197400188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197400188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_unit " "Found entity 1: branch_unit" {  } { { "branch_unit.sv" "" { Text "C:/Users/santi/Downloads/Single-Cycle/branch_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764197400189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197400189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.sv" "" { Text "C:/Users/santi/Downloads/Single-Cycle/instruction_memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764197400190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197400190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color.sv 1 1 " "Found 1 design units, including 1 entities, in source file color.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color " "Found entity 1: color" {  } { { "color.sv" "" { Text "C:/Users/santi/Downloads/Single-Cycle/color.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764197400192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197400192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller_1280x800.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller_1280x800.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller_1280x800 " "Found entity 1: vga_controller_1280x800" {  } { { "vga_controller_1280x800.sv" "" { Text "C:/Users/santi/Downloads/Single-Cycle/vga_controller_1280x800.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764197400194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197400194 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \"=\" font_rom.sv(431) " "Verilog HDL syntax error at font_rom.sv(431) near text: \"<=\";  expecting \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "font_rom.sv" "" { Text "C:/Users/santi/Downloads/Single-Cycle/font_rom.sv" 431 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1764197400197 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "font_rom font_rom.sv(10) " "Ignored design unit \"font_rom\" at font_rom.sv(10) due to previous errors" {  } { { "font_rom.sv" "" { Text "C:/Users/santi/Downloads/Single-Cycle/font_rom.sv" 10 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1764197400197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 0 0 " "Found 0 design units, including 0 entities, in source file font_rom.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197400197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1280x800.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock1280x800.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock1280x800 " "Found entity 1: clock1280x800" {  } { { "clock1280x800.sv" "" { Text "C:/Users/santi/Downloads/Single-Cycle/clock1280x800.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764197400199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197400199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vgaclock/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vgaclock/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/vgaclock/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/santi/Downloads/Single-Cycle/db/ip/vgaclock/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764197400200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197400200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vgaclock/submodules/vgaclock_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vgaclock/submodules/vgaclock_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaClock_video_pll_0 " "Found entity 1: vgaClock_video_pll_0" {  } { { "db/ip/vgaclock/submodules/vgaclock_video_pll_0.v" "" { Text "C:/Users/santi/Downloads/Single-Cycle/db/ip/vgaclock/submodules/vgaclock_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764197400202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197400202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vgaclock/submodules/vgaclock_video_pll_0_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vgaclock/submodules/vgaclock_video_pll_0_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaClock_video_pll_0_video_pll " "Found entity 1: vgaClock_video_pll_0_video_pll" {  } { { "db/ip/vgaclock/submodules/vgaclock_video_pll_0_video_pll.v" "" { Text "C:/Users/santi/Downloads/Single-Cycle/db/ip/vgaclock/submodules/vgaclock_video_pll_0_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764197400204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197400204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/vgaclock/vgaclock.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/vgaclock/vgaclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaClock " "Found entity 1: vgaClock" {  } { { "db/ip/vgaclock/vgaclock.v" "" { Text "C:/Users/santi/Downloads/Single-Cycle/db/ip/vgaclock/vgaclock.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764197400206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197400206 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764197400257 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 26 17:50:00 2025 " "Processing ended: Wed Nov 26 17:50:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764197400257 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764197400257 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764197400257 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197400257 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764197400837 ""}
