

================================================================
== Vivado HLS Report for 'xillybus_wrapper'
================================================================
* Date:           Fri May 18 16:31:18 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        hog_svm_fpga
* Solution:       hog_svm_fpga
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.56|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+------+------+----------+
    |    Latency    |   Interval  | Pipeline |
    |  min  |  max  |  min |  max |   Type   |
    +-------+-------+------+------+----------+
    |  27210|  27210|  9922|  9922| dataflow |
    +-------+-------+------+------+----------+

    + Detail: 
        * Instance: 
        +----------------------+-------------------+------+------+------+------+---------+
        |                      |                   |   Latency   |   Interval  | Pipeline|
        |       Instance       |       Module      |  min |  max |  min |  max |   Type  |
        +----------------------+-------------------+------+------+------+------+---------+
        |compute_blocks_U0     |compute_blocks     |  3382|  3382|  3382|  3382|   none  |
        |compute_gradients_U0  |compute_gradients  |  8197|  8197|  8197|  8197|   none  |
        |compute_cells_U0      |compute_cells      |  9921|  9921|  9921|  9921|   none  |
        |Loop_1_proc_U0        |Loop_1_proc        |  2177|  2177|  2177|  2177|   none  |
        |Loop_2_proc_U0        |Loop_2_proc        |  3529|  3529|  3529|  3529|   none  |
        +----------------------+-------------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     24|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|     35|   7481|  13870|
|Memory           |       19|      -|      0|      0|
|Multiplexer      |        -|      -|      -|     36|
|Register         |        -|      -|      5|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       19|     35|   7486|  13930|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       15|     43|     21|     79|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+-------+------+-------+
    |       Instance       |       Module      | BRAM_18K| DSP48E|  FF  |  LUT  |
    +----------------------+-------------------+---------+-------+------+-------+
    |Loop_1_proc_U0        |Loop_1_proc        |        0|      0|    72|    240|
    |Loop_2_proc_U0        |Loop_2_proc        |        0|      0|    26|     76|
    |compute_blocks_U0     |compute_blocks     |        0|     32|  6696|  11670|
    |compute_cells_U0      |compute_cells      |        0|      3|   453|    738|
    |compute_gradients_U0  |compute_gradients  |        0|      0|   234|   1146|
    +----------------------+-------------------+---------+-------+------+-------+
    |Total                 |                   |        0|     35|  7481|  13870|
    +----------------------+-------------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |image_V_U                |xillybus_wrapper_g8j  |        2|  0|   0|  4096|    8|     2|        65536|
    |cells_bin_V_U            |xillybus_wrapper_hbi  |        2|  0|   0|   576|   32|     2|        36864|
    |cells_mag_sq_V_U         |xillybus_wrapper_ibs  |        4|  0|   0|    64|   64|     2|         8192|
    |hog_U                    |xillybus_wrapper_jbC  |        4|  0|   0|  1764|   32|     2|       112896|
    |grad_vote_magnitude_s_U  |xillybus_wrapper_kbM  |        6|  0|   0|  4096|   26|     2|       212992|
    |grad_vote_bin_V_U        |xillybus_wrapper_lbW  |        1|  0|   0|  4096|    4|     2|        32768|
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                    |                      |       19|  0|   0| 14692|  166|    12|       469248|
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name                | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |ap_channel_done_cells_bin_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_cells_mag_sq_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_grad_vote_bin_V              |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_grad_vote_magnitude_s        |    and   |      0|  0|   2|           1|           1|
    |compute_blocks_U0_ap_start                   |    and   |      0|  0|   2|           1|           1|
    |compute_cells_U0_ap_continue                 |    and   |      0|  0|   2|           1|           1|
    |compute_cells_U0_ap_start                    |    and   |      0|  0|   2|           1|           1|
    |compute_gradients_U0_ap_continue             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_cells_bin_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_cells_mag_sq_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_grad_vote_bin_V        |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_grad_vote_magnitude_s  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                        |          |      0|  0|  24|          12|          12|
    +---------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_cells_bin_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_cells_mag_sq_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_grad_vote_bin_V        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_grad_vote_magnitude_s  |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            |  36|          8|    4|          8|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+---+----+-----+-----------+
    |                       Name                      | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------+---+----+-----+-----------+
    |Loop_1_proc_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_cells_bin_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_cells_mag_sq_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_grad_vote_bin_V        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_grad_vote_magnitude_s  |  1|   0|    1|          0|
    +-------------------------------------------------+---+----+-----+-----------+
    |Total                                            |  5|   0|    5|          0|
    +-------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+------------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   |   Source Object  |    C Type    |
+--------------+-----+-----+--------------+------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_none | xillybus_wrapper | return value |
|ap_rst        |  in |    1| ap_ctrl_none | xillybus_wrapper | return value |
|in_r_dout     |  in |   32|    ap_fifo   |       in_r       |    pointer   |
|in_r_empty_n  |  in |    1|    ap_fifo   |       in_r       |    pointer   |
|in_r_read     | out |    1|    ap_fifo   |       in_r       |    pointer   |
|out_r_din     | out |   32|    ap_fifo   |       out_r      |    pointer   |
|out_r_full_n  |  in |    1|    ap_fifo   |       out_r      |    pointer   |
|out_r_write   | out |    1|    ap_fifo   |       out_r      |    pointer   |
+--------------+-----+-----+--------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 

* FSM state operations: 

 <State 1> : 3.25ns
ST_1 : Operation 11 [1/1] (3.25ns)   --->   "%image_V = alloca [4096 x i8], align 1"
ST_1 : Operation 12 [1/1] (3.25ns)   --->   "%cells_bin_V = alloca [576 x i32], align 4" [hog_svm_fpga/xillybus_wrapper.cpp:207]
ST_1 : Operation 13 [1/1] (3.25ns)   --->   "%cells_mag_sq_V = alloca [64 x i64], align 8" [hog_svm_fpga/xillybus_wrapper.cpp:207]
ST_1 : Operation 14 [1/1] (3.25ns)   --->   "%hog = alloca [1764 x float], align 16"
ST_1 : Operation 15 [1/1] (3.25ns)   --->   "%grad_vote_magnitude_s = alloca [4096 x i26], align 4" [hog_svm_fpga/xillybus_wrapper.cpp:225]
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%grad_vote_bin_V = alloca [4096 x i4], align 1" [hog_svm_fpga/xillybus_wrapper.cpp:225]
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @Loop_1_proc(i32* %in_r, [4096 x i8]* %image_V)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "call fastcc void @Loop_1_proc(i32* %in_r, [4096 x i8]* %image_V)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 0.00ns
ST_3 : Operation 19 [2/2] (0.00ns)   --->   "call fastcc void @compute_gradients([4096 x i8]* %image_V, [4096 x i26]* %grad_vote_magnitude_s, [4096 x i4]* %grad_vote_bin_V) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:226]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @compute_gradients([4096 x i8]* %image_V, [4096 x i26]* %grad_vote_magnitude_s, [4096 x i4]* %grad_vote_bin_V) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:226]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 5> : 0.00ns
ST_5 : Operation 21 [2/2] (0.00ns)   --->   "call fastcc void @compute_cells([4096 x i26]* %grad_vote_magnitude_s, [4096 x i4]* %grad_vote_bin_V, [576 x i32]* %cells_bin_V, [64 x i64]* %cells_mag_sq_V) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:229]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 0.00ns
ST_6 : Operation 22 [1/2] (0.00ns)   --->   "call fastcc void @compute_cells([4096 x i26]* %grad_vote_magnitude_s, [4096 x i4]* %grad_vote_bin_V, [576 x i32]* %cells_bin_V, [64 x i64]* %cells_mag_sq_V) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:229]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 7> : 0.00ns
ST_7 : Operation 23 [2/2] (0.00ns)   --->   "call fastcc void @compute_blocks([576 x i32]* %cells_bin_V, [64 x i64]* %cells_mag_sq_V, [1764 x float]* %hog) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:239]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 8> : 0.00ns
ST_8 : Operation 24 [1/2] (0.00ns)   --->   "call fastcc void @compute_blocks([576 x i32]* %cells_bin_V, [64 x i64]* %cells_mag_sq_V, [1764 x float]* %hog) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:239]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 9> : 0.00ns
ST_9 : Operation 25 [2/2] (0.00ns)   --->   "call fastcc void @Loop_2_proc(i32* %out_r, [1764 x float]* %hog)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 10> : 0.00ns
ST_10 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str2) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:200]
ST_10 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_r) nounwind, !map !172"
ST_10 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_r) nounwind, !map !176"
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @xillybus_wrapper_str) nounwind"
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_r, [8 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:196]
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_r, [8 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:197]
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [hog_svm_fpga/xillybus_wrapper.cpp:198]
ST_10 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @Loop_2_proc(i32* %out_r, [1764 x float]* %hog)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [hog_svm_fpga/xillybus_wrapper.cpp:246]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
image_V               (alloca              ) [ 00111000000]
cells_bin_V           (alloca              ) [ 00111111100]
cells_mag_sq_V        (alloca              ) [ 00111111100]
hog                   (alloca              ) [ 00111111111]
grad_vote_magnitude_s (alloca              ) [ 00111110000]
grad_vote_bin_V       (alloca              ) [ 00111110000]
StgValue_18           (call                ) [ 00000000000]
StgValue_20           (call                ) [ 00000000000]
StgValue_22           (call                ) [ 00000000000]
StgValue_24           (call                ) [ 00000000000]
StgValue_26           (specdataflowpipeline) [ 00000000000]
StgValue_27           (specbitsmap         ) [ 00000000000]
StgValue_28           (specbitsmap         ) [ 00000000000]
StgValue_29           (spectopmodule       ) [ 00000000000]
StgValue_30           (specinterface       ) [ 00000000000]
StgValue_31           (specinterface       ) [ 00000000000]
StgValue_32           (specinterface       ) [ 00000000000]
StgValue_33           (call                ) [ 00000000000]
StgValue_34           (ret                 ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_1_proc"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_gradients"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_cells"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_blocks"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_2_proc"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xillybus_wrapper_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="image_V_alloca_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image_V/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="cells_bin_V_alloca_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cells_bin_V/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="cells_mag_sq_V_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cells_mag_sq_V/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="hog_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="hog/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grad_vote_magnitude_s_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="26" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="grad_vote_magnitude_s/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grad_vote_bin_V_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="grad_vote_bin_V/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_compute_blocks_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="64" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="65" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_23/7 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_compute_gradients_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="0" slack="0"/>
<pin id="69" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="26" slack="2147483647"/>
<pin id="71" dir="0" index="3" bw="4" slack="2147483647"/>
<pin id="72" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_19/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_compute_cells_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="26" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="4" slack="2147483647"/>
<pin id="78" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="80" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_21/5 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_Loop_1_proc_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_Loop_2_proc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_25/9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="36" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {9 10 }
 - Input state : 
	Port: xillybus_wrapper : in_r | {1 2 }
  - Chain level:
	State 1
		StgValue_17 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|          |   grp_compute_blocks_fu_60  |    0    |    32   | 26.2409 |   6566  |  11233  |
|          | grp_compute_gradients_fu_67 |    0    |    0    |  3.721  |   215   |   994   |
|   call   |   grp_compute_cells_fu_74   |    0    |    3    | 10.7513 |   481   |   517   |
|          |    grp_Loop_1_proc_fu_82    |    0    |    0    |  8.845  |    74   |   129   |
|          |    grp_Loop_2_proc_fu_90    |    0    |    0    |  1.769  |    33   |    35   |
|----------|-----------------------------|---------|---------|---------|---------|---------|
|   Total  |                             |    0    |    35   | 51.3272 |   7369  |  12908  |
|----------|-----------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|     cells_bin_V     |    2   |    0   |    0   |
|    cells_mag_sq_V   |    4   |    0   |    0   |
|   grad_vote_bin_V   |    1   |    0   |    0   |
|grad_vote_magnitude_s|    6   |    0   |    0   |
|         hog         |    4   |    0   |    0   |
|       image_V       |    2   |    0   |    0   |
+---------------------+--------+--------+--------+
|        Total        |   19   |    0   |    0   |
+---------------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   35   |   51   |  7369  |  12908 |
|   Memory  |   19   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   19   |   35   |   51   |  7369  |  12908 |
+-----------+--------+--------+--------+--------+--------+
