INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kevin/workspace/bidirectional-xor-memory/syn/syn.sim/sim_1/synth/func/xsim/lvt_memory_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_memory
INFO: [VRFC 10-311] analyzing module dual_port_memory_0
INFO: [VRFC 10-311] analyzing module dual_port_memory_1
INFO: [VRFC 10-311] analyzing module lvt_memory_pipelined
INFO: [VRFC 10-311] analyzing module lvt_memory_syn_pipelined
INFO: [VRFC 10-311] analyzing module simple_distributed_ram
INFO: [VRFC 10-311] analyzing module simple_distributed_ram_10
INFO: [VRFC 10-311] analyzing module simple_distributed_ram_11
INFO: [VRFC 10-311] analyzing module simple_distributed_ram_12
INFO: [VRFC 10-311] analyzing module simple_distributed_ram_13
INFO: [VRFC 10-311] analyzing module simple_distributed_ram_2
INFO: [VRFC 10-311] analyzing module simple_distributed_ram_3
INFO: [VRFC 10-311] analyzing module simple_distributed_ram_4
INFO: [VRFC 10-311] analyzing module simple_distributed_ram_5
INFO: [VRFC 10-311] analyzing module simple_distributed_ram_6
INFO: [VRFC 10-311] analyzing module simple_distributed_ram_7
INFO: [VRFC 10-311] analyzing module simple_distributed_ram_8
INFO: [VRFC 10-311] analyzing module simple_distributed_ram_9
INFO: [VRFC 10-311] analyzing module xor_distributed_memory_pipelined
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kevin/workspace/bidirectional-xor-memory/dual_port_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_memory
WARNING: [VRFC 10-3609] overwriting previous definition of module 'dual_port_memory' [/home/kevin/workspace/bidirectional-xor-memory/dual_port_memory.sv:1]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kevin/workspace/bidirectional-xor-memory/lvt_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lvt_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kevin/workspace/bidirectional-xor-memory/xor_distributed_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_distributed_memory
INFO: [VRFC 10-311] analyzing module simple_distributed_ram
WARNING: [VRFC 10-3609] overwriting previous definition of module 'simple_distributed_ram' [/home/kevin/workspace/bidirectional-xor-memory/xor_distributed_memory.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kevin/workspace/bidirectional-xor-memory/lvt_memory_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lvt_memory_tb
