<profile>

<section name = "Vitis HLS Report for 'Loop_Border_proc'" level="0">
<item name = "Date">Wed Feb 23 10:46:28 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)</item>
<item name = "Project">Gaussian_Blur</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.912 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Border_VITIS_LOOP_87_1">?, ?, 5, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 774, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 165, 50, -</column>
<column name="Memory">3, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 130, -</column>
<column name="Register">-, -, 831, 96, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32ns_32ns_64_2_1_U51">mul_32ns_32ns_64_2_1, 0, 0, 165, 50, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="borderbuf_V_U">Loop_Border_proc_borderbuf_V, 3, 0, 0, 0, 1906, 24, 1, 45744</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln107_fu_524_p2">+, 0, 0, 12, 11, 4</column>
<column name="add_ln86_fu_330_p2">+, 0, 0, 12, 11, 1</column>
<column name="add_ln87_fu_455_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln88_fu_271_p2">+, 0, 0, 71, 64, 1</column>
<column name="sub101_i_i_i_fu_258_p2">+, 0, 0, 39, 32, 5</column>
<column name="sub105_i_i_i_fu_244_p2">+, 0, 0, 39, 32, 5</column>
<column name="sub114_i_i_i_fu_239_p2">+, 0, 0, 39, 32, 2</column>
<column name="sub116_i_i_i_fu_263_p2">+, 0, 0, 39, 32, 2</column>
<column name="sub94_i_i_i_fu_253_p2">+, 0, 0, 39, 32, 4</column>
<column name="and_ln104_fu_545_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op84_read_state5">and, 0, 0, 2, 1, 1</column>
<column name="brmerge_not_i_i_fu_313_p2">and, 0, 0, 2, 1, 1</column>
<column name="brmerge_not_i_i_mid1_fu_393_p2">and, 0, 0, 2, 1, 1</column>
<column name="output_last_V_fu_449_p2">and, 0, 0, 2, 1, 1</column>
<column name="cmp115_i_i_i_fu_287_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="cmp115_i_i_i_mid1_fu_359_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="cmp92_i_i_i_fu_281_p2">icmp, 0, 0, 11, 11, 1</column>
<column name="cmp92_i_i_i_mid1_fu_353_p2">icmp, 0, 0, 11, 11, 1</column>
<column name="icmp20_fu_302_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_fu_382_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln102_fu_518_p2">icmp, 0, 0, 17, 29, 1</column>
<column name="icmp_ln104_fu_439_p2">icmp, 0, 0, 18, 33, 33</column>
<column name="icmp_ln112_fu_444_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln87_fu_340_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="icmp_ln88_fu_325_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln93_fu_429_p2">icmp, 0, 0, 18, 33, 33</column>
<column name="icmp_ln97_fu_479_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="icmp_ln99_fu_434_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="notrhs_i_i_fu_308_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="notrhs_i_i_mid1_fu_388_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="brmerge653_i_i_fu_319_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge653_i_i_mid1_fu_399_p2">or, 0, 0, 2, 1, 1</column>
<column name="l_edge_pix_1_fu_484_p3">select, 0, 0, 24, 1, 24</column>
<column name="out_data_TDATA_int_regslice">select, 0, 0, 24, 1, 24</column>
<column name="select_ln104_fu_550_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln88_1_fu_364_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln88_2_fu_405_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln88_3_fu_413_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln88_fu_345_p3">select, 0, 0, 32, 1, 1</column>
<column name="select_ln99_fu_492_p3">select, 0, 0, 24, 1, 24</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln102_fu_540_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="h_blk_n">9, 2, 1, 2</column>
<column name="i_reg_205">9, 2, 11, 22</column>
<column name="indvar_flatten_reg_194">9, 2, 64, 128</column>
<column name="j_reg_216">9, 2, 32, 64</column>
<column name="out_data_TDATA_blk_n">9, 2, 1, 2</column>
<column name="vconv_blk_n">9, 2, 1, 2</column>
<column name="vconv_xlim_loc_blk_n">9, 2, 1, 2</column>
<column name="w_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="bound_reg_649">64, 0, 64, 0</column>
<column name="h_read_reg_586">32, 0, 32, 0</column>
<column name="i_reg_205">11, 0, 11, 0</column>
<column name="icmp_ln102_reg_708">1, 0, 1, 0</column>
<column name="icmp_ln104_reg_693">1, 0, 1, 0</column>
<column name="icmp_ln88_reg_659">1, 0, 1, 0</column>
<column name="icmp_ln93_reg_684">1, 0, 1, 0</column>
<column name="icmp_ln99_reg_688">1, 0, 1, 0</column>
<column name="icmp_ln99_reg_688_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_194">64, 0, 64, 0</column>
<column name="j_reg_216">32, 0, 32, 0</column>
<column name="l_edge_pix_fu_108">24, 0, 24, 0</column>
<column name="output_last_V_reg_698">1, 0, 1, 0</column>
<column name="pix_in_fu_100">24, 0, 24, 0</column>
<column name="r_edge_pix_fu_104">24, 0, 24, 0</column>
<column name="select_ln88_2_reg_670">1, 0, 1, 0</column>
<column name="select_ln88_2_reg_670_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="select_ln88_reg_663">32, 0, 32, 0</column>
<column name="select_ln88_reg_663_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="sext_ln86_1_reg_644">33, 0, 33, 0</column>
<column name="sext_ln86_reg_623">33, 0, 33, 0</column>
<column name="sub101_i_i_i_reg_634">32, 0, 32, 0</column>
<column name="sub114_i_i_i_reg_617">32, 0, 32, 0</column>
<column name="sub116_i_i_i_reg_639">32, 0, 32, 0</column>
<column name="sub94_i_i_i_reg_628">32, 0, 32, 0</column>
<column name="trunc_ln87_reg_679">11, 0, 11, 0</column>
<column name="trunc_ln87_reg_679_pp0_iter1_reg">11, 0, 11, 0</column>
<column name="vconv_xlim_loc_read_reg_602">32, 0, 32, 0</column>
<column name="w_read_reg_593">32, 0, 32, 0</column>
<column name="icmp_ln104_reg_693">64, 32, 1, 0</column>
<column name="icmp_ln88_reg_659">64, 32, 1, 0</column>
<column name="output_last_V_reg_698">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_Border_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_Border_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_Border_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_Border_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_Border_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_Border_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_Border_proc, return value</column>
<column name="h_dout">in, 32, ap_fifo, h, pointer</column>
<column name="h_empty_n">in, 1, ap_fifo, h, pointer</column>
<column name="h_read">out, 1, ap_fifo, h, pointer</column>
<column name="w_dout">in, 32, ap_fifo, w, pointer</column>
<column name="w_empty_n">in, 1, ap_fifo, w, pointer</column>
<column name="w_read">out, 1, ap_fifo, w, pointer</column>
<column name="vconv_xlim_loc_dout">in, 32, ap_fifo, vconv_xlim_loc, pointer</column>
<column name="vconv_xlim_loc_empty_n">in, 1, ap_fifo, vconv_xlim_loc, pointer</column>
<column name="vconv_xlim_loc_read">out, 1, ap_fifo, vconv_xlim_loc, pointer</column>
<column name="out_data_TDATA">out, 24, axis, out_data_V_data_V, pointer</column>
<column name="out_data_TVALID">out, 1, axis, out_data_V_dest_V, pointer</column>
<column name="out_data_TREADY">in, 1, axis, out_data_V_dest_V, pointer</column>
<column name="out_data_TDEST">out, 1, axis, out_data_V_dest_V, pointer</column>
<column name="out_data_TKEEP">out, 3, axis, out_data_V_keep_V, pointer</column>
<column name="out_data_TSTRB">out, 3, axis, out_data_V_strb_V, pointer</column>
<column name="out_data_TUSER">out, 1, axis, out_data_V_user_V, pointer</column>
<column name="out_data_TLAST">out, 1, axis, out_data_V_last_V, pointer</column>
<column name="out_data_TID">out, 1, axis, out_data_V_id_V, pointer</column>
<column name="vconv_dout">in, 24, ap_fifo, vconv, pointer</column>
<column name="vconv_empty_n">in, 1, ap_fifo, vconv, pointer</column>
<column name="vconv_read">out, 1, ap_fifo, vconv, pointer</column>
</table>
</item>
</section>
</profile>
