The following files were generated for 'ila_led' in directory
E:\Project\openhw\xilinx_lab\lab2\project_1\project_1.srcs\sources_1\ip\chipscope_ila_v1_05_a_0\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * ila_led.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * ila_led.cdc
   * ila_led.constraints/ila_led.ucf
   * ila_led.constraints/ila_led.xdc
   * ila_led.ncf
   * ila_led.ngc
   * ila_led.ucf
   * ila_led.vhd
   * ila_led.vho
   * ila_led.xdc
   * ila_led_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * ila_led.asy

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * ila_led.gise
   * ila_led.xise

Deliver Readme:
   Readme file for the IP.

   * ila_led_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * ila_led_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

