{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 02 15:10:58 2011 " "Info: Processing started: Sat Jul 02 15:10:58 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mul -c mul --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mul -c mul --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } } { "c:/downloads/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/downloads/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\] register lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[31\] 186.29 MHz 5.368 ns Internal " "Info: Clock \"clk\" has Internal fmax of 186.29 MHz between source register \"lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\]\" and destination register \"lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[31\]\" (period= 5.368 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.184 ns + Longest register register " "Info: + Longest register to register delay is 5.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X18_Y14_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y14_N7; Fanout = 4; REG Node = 'lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.378 ns) 0.652 ns 32BitAdder:inst4\|8BitAdder:inst\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 2 COMB LCCOMB_X18_Y14_N4 3 " "Info: 2: + IC(0.274 ns) + CELL(0.378 ns) = 0.652 ns; Loc. = LCCOMB_X18_Y14_N4; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1] 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 0.925 ns 32BitAdder:inst4\|8BitAdder:inst\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 3 COMB LCCOMB_X18_Y14_N12 3 " "Info: 3: + IC(0.220 ns) + CELL(0.053 ns) = 0.925 ns; Loc. = LCCOMB_X18_Y14_N12; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.053 ns) 1.350 ns 32BitAdder:inst4\|8BitAdder:inst\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 4 COMB LCCOMB_X18_Y14_N20 3 " "Info: 4: + IC(0.372 ns) + CELL(0.053 ns) = 1.350 ns; Loc. = LCCOMB_X18_Y14_N20; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.425 ns" { 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 1.624 ns 32BitAdder:inst4\|8BitAdder:inst1\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 5 COMB LCCOMB_X18_Y14_N26 3 " "Info: 5: + IC(0.221 ns) + CELL(0.053 ns) = 1.624 ns; Loc. = LCCOMB_X18_Y14_N26; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst1\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 1.900 ns 32BitAdder:inst4\|8BitAdder:inst1\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 6 COMB LCCOMB_X18_Y14_N0 3 " "Info: 6: + IC(0.223 ns) + CELL(0.053 ns) = 1.900 ns; Loc. = LCCOMB_X18_Y14_N0; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst1\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 2.172 ns 32BitAdder:inst4\|8BitAdder:inst1\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 7 COMB LCCOMB_X18_Y14_N10 3 " "Info: 7: + IC(0.219 ns) + CELL(0.053 ns) = 2.172 ns; Loc. = LCCOMB_X18_Y14_N10; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst1\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 2.443 ns 32BitAdder:inst4\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 8 COMB LCCOMB_X18_Y14_N16 2 " "Info: 8: + IC(0.218 ns) + CELL(0.053 ns) = 2.443 ns; Loc. = LCCOMB_X18_Y14_N16; Fanout = 2; COMB Node = '32BitAdder:inst4\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 2.709 ns 32BitAdder:inst4\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0 9 COMB LCCOMB_X18_Y14_N14 3 " "Info: 9: + IC(0.213 ns) + CELL(0.053 ns) = 2.709 ns; Loc. = LCCOMB_X18_Y14_N14; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.053 ns) 3.063 ns 32BitAdder:inst4\|8BitAdder:inst2\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0 10 COMB LCCOMB_X19_Y14_N20 3 " "Info: 10: + IC(0.301 ns) + CELL(0.053 ns) = 3.063 ns; Loc. = LCCOMB_X19_Y14_N20; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst2\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.354 ns" { 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 3.339 ns 32BitAdder:inst4\|8BitAdder:inst2\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0 11 COMB LCCOMB_X19_Y14_N30 3 " "Info: 11: + IC(0.223 ns) + CELL(0.053 ns) = 3.339 ns; Loc. = LCCOMB_X19_Y14_N30; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst2\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 3.618 ns 32BitAdder:inst4\|8BitAdder:inst2\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0 12 COMB LCCOMB_X19_Y14_N4 3 " "Info: 12: + IC(0.226 ns) + CELL(0.053 ns) = 3.618 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst2\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.279 ns" { 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.053 ns) 3.907 ns 32BitAdder:inst4\|8BitAdder:inst2\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0 13 COMB LCCOMB_X19_Y14_N14 3 " "Info: 13: + IC(0.236 ns) + CELL(0.053 ns) = 3.907 ns; Loc. = LCCOMB_X19_Y14_N14; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst2\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.289 ns" { 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.053 ns) 4.190 ns 32BitAdder:inst4\|8BitAdder:inst3\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0 14 COMB LCCOMB_X19_Y14_N26 3 " "Info: 14: + IC(0.230 ns) + CELL(0.053 ns) = 4.190 ns; Loc. = LCCOMB_X19_Y14_N26; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst3\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.283 ns" { 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 4.472 ns 32BitAdder:inst4\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0 15 COMB LCCOMB_X19_Y14_N0 3 " "Info: 15: + IC(0.229 ns) + CELL(0.053 ns) = 4.472 ns; Loc. = LCCOMB_X19_Y14_N0; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.282 ns" { 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 4.745 ns 32BitAdder:inst4\|8BitAdder:inst3\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0 16 COMB LCCOMB_X19_Y14_N10 2 " "Info: 16: + IC(0.220 ns) + CELL(0.053 ns) = 4.745 ns; Loc. = LCCOMB_X19_Y14_N10; Fanout = 2; COMB Node = '32BitAdder:inst4\|8BitAdder:inst3\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.053 ns) 5.029 ns 32BitAdder:inst4\|8BitAdder:inst3\|2BitAdder:inst8\|1BitAdder:inst\|inst 17 COMB LCCOMB_X19_Y14_N16 2 " "Info: 17: + IC(0.231 ns) + CELL(0.053 ns) = 5.029 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 2; COMB Node = '32BitAdder:inst4\|8BitAdder:inst3\|2BitAdder:inst8\|1BitAdder:inst\|inst'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.284 ns" { 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst8|1BitAdder:inst|inst } "NODE_NAME" } } { "1BitAdder.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/1BitAdder.bdf" { { 64 480 544 112 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.184 ns lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[31\] 18 REG LCFF_X19_Y14_N17 2 " "Info: 18: + IC(0.000 ns) + CELL(0.155 ns) = 5.184 ns; Loc. = LCFF_X19_Y14_N17; Fanout = 2; REG Node = 'lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[31\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst8|1BitAdder:inst|inst lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.328 ns ( 25.62 % ) " "Info: Total cell delay = 1.328 ns ( 25.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.856 ns ( 74.38 % ) " "Info: Total interconnect delay = 3.856 ns ( 74.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.184 ns" { lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1] 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst8|1BitAdder:inst|inst lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "5.184 ns" { lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1] {} 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst8|1BitAdder:inst|inst {} lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] {} } { 0.000ns 0.274ns 0.220ns 0.372ns 0.221ns 0.223ns 0.219ns 0.218ns 0.213ns 0.301ns 0.223ns 0.226ns 0.236ns 0.230ns 0.229ns 0.220ns 0.231ns 0.000ns } { 0.000ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.467 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[31\] 3 REG LCFF_X19_Y14_N17 2 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X19_Y14_N17; Fanout = 2; REG Node = 'lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[31\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.467 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X18_Y14_N7 4 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X18_Y14_N7; Fanout = 4; REG Node = 'lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.184 ns" { lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1] 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst8|1BitAdder:inst|inst lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "5.184 ns" { lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1] {} 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst8|1BitAdder:inst|inst {} lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] {} } { 0.000ns 0.274ns 0.220ns 0.372ns 0.221ns 0.223ns 0.219ns 0.218ns 0.213ns 0.301ns 0.223ns 0.226ns 0.236ns 0.230ns 0.229ns 0.220ns 0.231ns 0.000ns } { 0.000ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[31] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[18\] input1\[18\] clk 3.810 ns register " "Info: tsu for register \"lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[18\]\" (data pin = \"input1\[18\]\", clock pin = \"clk\") is 3.810 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.183 ns + Longest pin register " "Info: + Longest pin to register delay is 6.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns input1\[18\] 1 PIN PIN_T17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_T17; Fanout = 1; PIN Node = 'input1\[18\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[18] } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 136 -8 160 152 "input1\[31..0\]" "" } { 48 440 520 72 "input1\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.003 ns) + CELL(0.225 ns) 6.028 ns lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[18\]~feeder 2 COMB LCCOMB_X19_Y15_N24 1 " "Info: 2: + IC(5.003 ns) + CELL(0.225 ns) = 6.028 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 1; COMB Node = 'lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[18\]~feeder'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.228 ns" { input1[18] lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[18]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.183 ns lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[18\] 3 REG LCFF_X19_Y15_N25 5 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.183 ns; Loc. = LCFF_X19_Y15_N25; Fanout = 5; REG Node = 'lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[18\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[18]~feeder lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[18] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.180 ns ( 19.08 % ) " "Info: Total cell delay = 1.180 ns ( 19.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.003 ns ( 80.92 % ) " "Info: Total interconnect delay = 5.003 ns ( 80.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "6.183 ns" { input1[18] lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[18]~feeder lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[18] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "6.183 ns" { input1[18] {} input1[18]~combout {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[18]~feeder {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[18] {} } { 0.000ns 0.000ns 5.003ns 0.000ns } { 0.000ns 0.800ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.463 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[18\] 3 REG LCFF_X19_Y15_N25 5 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X19_Y15_N25; Fanout = 5; REG Node = 'lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[18\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { clk~clkctrl lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[18] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[18] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[18] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "6.183 ns" { input1[18] lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[18]~feeder lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[18] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "6.183 ns" { input1[18] {} input1[18]~combout {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[18]~feeder {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[18] {} } { 0.000ns 0.000ns 5.003ns 0.000ns } { 0.000ns 0.800ns 0.225ns 0.155ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[18] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[18] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk add\[31\] lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\] 11.476 ns register " "Info: tco from clock \"clk\" to destination pin \"add\[31\]\" through register \"lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\]\" is 11.476 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.467 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\] 3 REG LCFF_X18_Y14_N7 4 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X18_Y14_N7; Fanout = 4; REG Node = 'lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.915 ns + Longest register pin " "Info: + Longest register to pin delay is 8.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LCFF_X18_Y14_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y14_N7; Fanout = 4; REG Node = 'lpm_dff5:inst9\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.378 ns) 0.652 ns 32BitAdder:inst4\|8BitAdder:inst\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 2 COMB LCCOMB_X18_Y14_N4 3 " "Info: 2: + IC(0.274 ns) + CELL(0.378 ns) = 0.652 ns; Loc. = LCCOMB_X18_Y14_N4; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1] 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 0.925 ns 32BitAdder:inst4\|8BitAdder:inst\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 3 COMB LCCOMB_X18_Y14_N12 3 " "Info: 3: + IC(0.220 ns) + CELL(0.053 ns) = 0.925 ns; Loc. = LCCOMB_X18_Y14_N12; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.053 ns) 1.350 ns 32BitAdder:inst4\|8BitAdder:inst\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 4 COMB LCCOMB_X18_Y14_N20 3 " "Info: 4: + IC(0.372 ns) + CELL(0.053 ns) = 1.350 ns; Loc. = LCCOMB_X18_Y14_N20; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.425 ns" { 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 1.624 ns 32BitAdder:inst4\|8BitAdder:inst1\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 5 COMB LCCOMB_X18_Y14_N26 3 " "Info: 5: + IC(0.221 ns) + CELL(0.053 ns) = 1.624 ns; Loc. = LCCOMB_X18_Y14_N26; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst1\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 1.900 ns 32BitAdder:inst4\|8BitAdder:inst1\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 6 COMB LCCOMB_X18_Y14_N0 3 " "Info: 6: + IC(0.223 ns) + CELL(0.053 ns) = 1.900 ns; Loc. = LCCOMB_X18_Y14_N0; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst1\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 2.172 ns 32BitAdder:inst4\|8BitAdder:inst1\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 7 COMB LCCOMB_X18_Y14_N10 3 " "Info: 7: + IC(0.219 ns) + CELL(0.053 ns) = 2.172 ns; Loc. = LCCOMB_X18_Y14_N10; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst1\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 2.443 ns 32BitAdder:inst4\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 8 COMB LCCOMB_X18_Y14_N16 2 " "Info: 8: + IC(0.218 ns) + CELL(0.053 ns) = 2.443 ns; Loc. = LCCOMB_X18_Y14_N16; Fanout = 2; COMB Node = '32BitAdder:inst4\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 2.709 ns 32BitAdder:inst4\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0 9 COMB LCCOMB_X18_Y14_N14 3 " "Info: 9: + IC(0.213 ns) + CELL(0.053 ns) = 2.709 ns; Loc. = LCCOMB_X18_Y14_N14; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.053 ns) 3.063 ns 32BitAdder:inst4\|8BitAdder:inst2\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0 10 COMB LCCOMB_X19_Y14_N20 3 " "Info: 10: + IC(0.301 ns) + CELL(0.053 ns) = 3.063 ns; Loc. = LCCOMB_X19_Y14_N20; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst2\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.354 ns" { 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 3.339 ns 32BitAdder:inst4\|8BitAdder:inst2\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0 11 COMB LCCOMB_X19_Y14_N30 3 " "Info: 11: + IC(0.223 ns) + CELL(0.053 ns) = 3.339 ns; Loc. = LCCOMB_X19_Y14_N30; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst2\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 3.618 ns 32BitAdder:inst4\|8BitAdder:inst2\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0 12 COMB LCCOMB_X19_Y14_N4 3 " "Info: 12: + IC(0.226 ns) + CELL(0.053 ns) = 3.618 ns; Loc. = LCCOMB_X19_Y14_N4; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst2\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.279 ns" { 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.053 ns) 3.907 ns 32BitAdder:inst4\|8BitAdder:inst2\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0 13 COMB LCCOMB_X19_Y14_N14 3 " "Info: 13: + IC(0.236 ns) + CELL(0.053 ns) = 3.907 ns; Loc. = LCCOMB_X19_Y14_N14; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst2\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.289 ns" { 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.053 ns) 4.190 ns 32BitAdder:inst4\|8BitAdder:inst3\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0 14 COMB LCCOMB_X19_Y14_N26 3 " "Info: 14: + IC(0.230 ns) + CELL(0.053 ns) = 4.190 ns; Loc. = LCCOMB_X19_Y14_N26; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst3\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.283 ns" { 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 4.472 ns 32BitAdder:inst4\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0 15 COMB LCCOMB_X19_Y14_N0 3 " "Info: 15: + IC(0.229 ns) + CELL(0.053 ns) = 4.472 ns; Loc. = LCCOMB_X19_Y14_N0; Fanout = 3; COMB Node = '32BitAdder:inst4\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.282 ns" { 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 4.745 ns 32BitAdder:inst4\|8BitAdder:inst3\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0 16 COMB LCCOMB_X19_Y14_N10 2 " "Info: 16: + IC(0.220 ns) + CELL(0.053 ns) = 4.745 ns; Loc. = LCCOMB_X19_Y14_N10; Fanout = 2; COMB Node = '32BitAdder:inst4\|8BitAdder:inst3\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.053 ns) 5.029 ns 32BitAdder:inst4\|8BitAdder:inst3\|2BitAdder:inst8\|1BitAdder:inst\|inst 17 COMB LCCOMB_X19_Y14_N16 2 " "Info: 17: + IC(0.231 ns) + CELL(0.053 ns) = 5.029 ns; Loc. = LCCOMB_X19_Y14_N16; Fanout = 2; COMB Node = '32BitAdder:inst4\|8BitAdder:inst3\|2BitAdder:inst8\|1BitAdder:inst\|inst'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.284 ns" { 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst8|1BitAdder:inst|inst } "NODE_NAME" } } { "1BitAdder.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/1BitAdder.bdf" { { 64 480 544 112 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.732 ns) + CELL(2.154 ns) 8.915 ns add\[31\] 18 PIN PIN_D21 0 " "Info: 18: + IC(1.732 ns) + CELL(2.154 ns) = 8.915 ns; Loc. = PIN_D21; Fanout = 0; PIN Node = 'add\[31\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "3.886 ns" { 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst8|1BitAdder:inst|inst add[31] } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { -48 1480 1656 -32 "add\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.327 ns ( 37.32 % ) " "Info: Total cell delay = 3.327 ns ( 37.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.588 ns ( 62.68 % ) " "Info: Total interconnect delay = 5.588 ns ( 62.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "8.915 ns" { lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1] 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst8|1BitAdder:inst|inst add[31] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "8.915 ns" { lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1] {} 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst8|1BitAdder:inst|inst {} add[31] {} } { 0.000ns 0.274ns 0.220ns 0.372ns 0.221ns 0.223ns 0.219ns 0.218ns 0.213ns 0.301ns 0.223ns 0.226ns 0.236ns 0.230ns 0.229ns 0.220ns 0.231ns 1.732ns } { 0.000ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { clk clk~clkctrl lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "8.915 ns" { lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1] 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst8|1BitAdder:inst|inst add[31] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "8.915 ns" { lpm_dff5:inst9|lpm_ff:lpm_ff_component|dffs[1] {} 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAdder:inst4|8BitAdder:inst3|2BitAdder:inst8|1BitAdder:inst|inst {} add[31] {} } { 0.000ns 0.274ns 0.220ns 0.372ns 0.221ns 0.223ns 0.219ns 0.218ns 0.213ns 0.301ns 0.223ns 0.226ns 0.236ns 0.230ns 0.229ns 0.220ns 0.231ns 1.732ns } { 0.000ns 0.378ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[23\] input1\[23\] clk 0.199 ns register " "Info: th for register \"lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[23\]\" (data pin = \"input1\[23\]\", clock pin = \"clk\") is 0.199 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.463 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 96 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 96; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 192 -24 144 208 "clk" "" } { 312 144 216 328 "clk" "" } { 80 680 704 96 "clk" "" } { -40 592 632 -24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[23\] 3 REG LCFF_X19_Y15_N9 4 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X19_Y15_N9; Fanout = 4; REG Node = 'lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[23\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { clk~clkctrl lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[23] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[23] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[23] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.413 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns input1\[23\] 1 PIN PIN_B12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 1; PIN Node = 'input1\[23\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[23] } "NODE_NAME" } } { "mul.bdf" "" { Schematic "C:/Users/negar/Desktop/project/mul/mul.bdf" { { 136 -8 160 152 "input1\[31..0\]" "" } { 48 440 520 72 "input1\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.053 ns) 2.258 ns lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[23\]~feeder 2 COMB LCCOMB_X19_Y15_N8 1 " "Info: 2: + IC(1.396 ns) + CELL(0.053 ns) = 2.258 ns; Loc. = LCCOMB_X19_Y15_N8; Fanout = 1; COMB Node = 'lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[23\]~feeder'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.449 ns" { input1[23] lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[23]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.413 ns lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[23\] 3 REG LCFF_X19_Y15_N9 4 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 2.413 ns; Loc. = LCFF_X19_Y15_N9; Fanout = 4; REG Node = 'lpm_dff1:inst5\|lpm_ff:lpm_ff_component\|dffs\[23\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[23]~feeder lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[23] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.017 ns ( 42.15 % ) " "Info: Total cell delay = 1.017 ns ( 42.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.396 ns ( 57.85 % ) " "Info: Total interconnect delay = 1.396 ns ( 57.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.413 ns" { input1[23] lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[23]~feeder lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[23] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.413 ns" { input1[23] {} input1[23]~combout {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[23]~feeder {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[23] {} } { 0.000ns 0.000ns 1.396ns 0.000ns } { 0.000ns 0.809ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clk clk~clkctrl lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[23] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[23] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.413 ns" { input1[23] lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[23]~feeder lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[23] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.413 ns" { input1[23] {} input1[23]~combout {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[23]~feeder {} lpm_dff1:inst5|lpm_ff:lpm_ff_component|dffs[23] {} } { 0.000ns 0.000ns 1.396ns 0.000ns } { 0.000ns 0.809ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 02 15:11:01 2011 " "Info: Processing ended: Sat Jul 02 15:11:01 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
