0.6
2017.2
Jun 15 2017
18:52:51
D:/FPGA PROTOTYPING/tutorial/tutorial.sim/sim_1/synth/timing/counter_tb_time_synth.v,1552237934,verilog,,,,counter;glbl,,,,,,,,
D:/FPGA PROTOTYPING/tutorial/tutorial.srcs/sim_1/new/counter_tb.vhd,1552229163,vhdl,,,,counter_tb,,,,,,,,
