Design Entry;HDL Check||(null)||Checking HDL syntax of 'Command_Decoder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'Command_Decoder.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'Communication_Switch.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'Communication_Switch.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd'.||Top.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/46||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_FIFO.vhd'.||Top.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/47||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.||Top.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/48||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd'.||Top.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/49||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.||Top.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/50||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.||Top.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/51||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd'.||Top.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/52||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'.||Top.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'.||Top.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.||Top.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.||Top.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.||Top.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'.||Top.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'.||Top.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.||Top.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.||Top.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.||Top.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'.||Top.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.||Top.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.||Top.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'.||Top.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\DataRamManage.vhd'.||Top.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.||Top.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.||Top.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.||Top.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.||Top.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.||Top.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/72||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.||Top.srr(73);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/73||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EventFifoFreeLogic.vhd'.||Top.srr(74);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/74||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_Controller.vhd'.||Top.srr(75);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/75||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_InputSwitch.vhd'.||Top.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/76||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_OutputSwitch.vhd'.||Top.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/77||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleCompose.vhd'.||Top.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/78||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleTxDeCompose.vhd'.||Top.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/79||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd'.||Top.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/80||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LaneStatus.vhd'.||Top.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/81||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd'.||Top.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/82||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd'.||Top.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/83||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd'.||Top.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/84||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd'.||Top.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/85||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd'.||Top.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/86||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd'.||Top.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/87||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Top.vhd'.||Top.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/88||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\CtrlBus_HandShake.vhd'.||Top.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/89||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Switch.vhd'.||Top.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/90||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.||Top.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/91||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.||Top.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/92||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.||Top.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/93||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.||Top.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/94||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LanesConnection.vhd'.||Top.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/95||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Top.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/97||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/133||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/135||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/137||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/139||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/141||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/143||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/145||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/147||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/149||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/151||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/153||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/155||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/157||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/159||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/161||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/163||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/165||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/167||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/169||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/171||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/173||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/175||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/177||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/179||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/181||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/183||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/185||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/187||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/189||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/191||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/193||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/195||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/197||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/199||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/201||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/203||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/205||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/207||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/209||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/211||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/213||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/215||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/217||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/219||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/221||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/223||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/225||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/227||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/229||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/231||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/233||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/235||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/237||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/239||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/241||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/243||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/245||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/247||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/249||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/251||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/253||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/255||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/257||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/259||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/261||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/263||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/265||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/267||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/269||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/271||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/273||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/508||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/510||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/512||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/514||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/516||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/518||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/520||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/522||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/524||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/526||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/528||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/530||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/532||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/534||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/536||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/538||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/540||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/542||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/544||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/546||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/548||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/550||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/552||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/554||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/556||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/558||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/560||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/562||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/564||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/566||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/568||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/570||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/572||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/574||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/576||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/578||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/580||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/582||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/584||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/586||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/588||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/590||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/592||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/594||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/596||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/598||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/600||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/602||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/604||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/606||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/608||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/610||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/612||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/614||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/616||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/618||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/620||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/622||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/624||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/626||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/628||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/630||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/632||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/634||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/636||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/638||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/640||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/642||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/644||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/646||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/648||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG794||@N: Using module AnalyzInCirc_Top from library work||Top.srr(869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/869||AnalyzatorInCircuit.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\AnalyzatorInCircuit\AnalyzatorInCircuit.v'/linenumber/84
Implementation;Synthesis||CG794||@N: Using module CtrlBus_HandShake from library work||Top.srr(870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/870||AnalyzatorInCircuit.v(105);liberoaction://cross_probe/hdl/file/'<project>\component\work\AnalyzatorInCircuit\AnalyzatorInCircuit.v'/linenumber/105
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/882||PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v'/linenumber/41
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/898||PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C3\PF_CCC_C3_0\PF_CCC_C3_PF_CCC_C3_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/905||PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C7\PF_CCC_C7_0\PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/912||PF_CCC_C8_PF_CCC_C8_0_PF_CCC.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C8\PF_CCC_C8_0\PF_CCC_C8_PF_CCC_C8_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||CG168||@W:Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/928||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/929||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/930||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/931||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG168||@W:Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/932||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/38
Implementation;Synthesis||CG794||@N: Using module Clock_Controller from library work||Top.srr(952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/952||Clock_Reset.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\Clock_Reset\Clock_Reset.v'/linenumber/174
Implementation;Synthesis||CG794||@N: Using module Clock_Switch from library work||Top.srr(953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/953||Clock_Reset.v(193);liberoaction://cross_probe/hdl/file/'<project>\component\work\Clock_Reset\Clock_Reset.v'/linenumber/193
Implementation;Synthesis||CG794||@N: Using module Synchronizer from library work||Top.srr(954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/954||Clock_Reset.v(331);liberoaction://cross_probe/hdl/file/'<project>\component\work\Clock_Reset\Clock_Reset.v'/linenumber/331
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/996||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_assert, as there is no assignment to it.||Top.srr(1031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1031||corefifo_sync_scntr.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/170
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_deassert, as there is no assignment to it.||Top.srr(1032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1032||corefifo_sync_scntr.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/171
Implementation;Synthesis||CG360||@W:Removing wire fulli_assert, as there is no assignment to it.||Top.srr(1033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1033||corefifo_sync_scntr.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/172
Implementation;Synthesis||CG360||@W:Removing wire fulli_deassert, as there is no assignment to it.||Top.srr(1034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1034||corefifo_sync_scntr.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/173
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(1035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1035||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(1036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1036||corefifo_sync_scntr.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/182
Implementation;Synthesis||CL169||@W:Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1038||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1039||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1040||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1041||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1042||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.||Top.srr(1043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1043||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1044||corefifo_sync_scntr.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/392
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1045||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(1046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1046||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.||Top.srr(1047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1047||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.||Top.srr(1048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1048||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(1049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1049||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to dvld_r assign 0, register removed by optimization.||Top.srr(1050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1050||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||Top.srr(1051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1051||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||Top.srr(1052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1052||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1073||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1074||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1075||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1076||COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire EMPTY2, as it has the load but no drivers.||Top.srr(1078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1078||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(1079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1079||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(1080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1080||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1081||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(1082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1082||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1083||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(1084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1084||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1085||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1086||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(1087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1087||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(1088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1088||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1089||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1090||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1091||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1092||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1093||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1094||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1095||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1097||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1098||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(1099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1099||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(1100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1100||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(1101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1101||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(1102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1102||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(1103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1103||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(1104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1104||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1105||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1106||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1107||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1108||COREFIFO.v(1068);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/1068
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1109||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1110||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1111||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(1112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1112||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(1113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1113||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1157||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_assert, as there is no assignment to it.||Top.srr(1192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1192||corefifo_sync_scntr.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/170
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_deassert, as there is no assignment to it.||Top.srr(1193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1193||corefifo_sync_scntr.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/171
Implementation;Synthesis||CG360||@W:Removing wire fulli_assert, as there is no assignment to it.||Top.srr(1194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1194||corefifo_sync_scntr.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/172
Implementation;Synthesis||CG360||@W:Removing wire fulli_deassert, as there is no assignment to it.||Top.srr(1195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1195||corefifo_sync_scntr.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/173
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(1196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1196||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(1197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1197||corefifo_sync_scntr.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/182
Implementation;Synthesis||CL169||@W:Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1199||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1200||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1201||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1202||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1203||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.||Top.srr(1204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1204||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_r_fwft[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1205||corefifo_sync_scntr.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/392
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1206||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(1207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1207||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.||Top.srr(1208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1208||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.||Top.srr(1209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1209||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(1210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1210||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to dvld_r assign 0, register removed by optimization.||Top.srr(1211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1211||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||Top.srr(1212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1212||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||Top.srr(1213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1213||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1231||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1232||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1233||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1234||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire EMPTY2, as it has the load but no drivers.||Top.srr(1236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1236||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(1237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1237||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(1238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1238||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1239||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(1240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1240||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1241||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(1242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1242||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1243||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1244||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(1245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1245||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(1246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1246||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1247||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1248||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1249||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1250||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1251||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1252||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1253||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1255||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1256||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(1257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1257||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(1258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1258||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(1259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1259||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(1260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1260||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(1261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1261||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(1262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1262||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1263||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1264||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1265||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1266||COREFIFO.v(1068);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/1068
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1267||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1268||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1269||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(1270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1270||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(1271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1271||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1367||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1368||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1369||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1370||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1372||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1373||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1374||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(1375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1375||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rptr_gray[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1376||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1377||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(1378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1378||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1379||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register empty_reg. Make sure that there are no unused intermediate registers.||Top.srr(1380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1380||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1381||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d2. Make sure that there are no unused intermediate registers.||Top.srr(1382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1382||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_bin_sync2[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1383||corefifo_async.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/528
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(1384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1384||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(1385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1385||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1386||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1387||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1388||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1389||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1390||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1391||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1392||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1393||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1394||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1395||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1396||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1397||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1398||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1399||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1400||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1401||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1402||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1403||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1404||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1405||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1406||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1407||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rdcnt_r[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1408||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.wrcnt_r[10:0]. Make sure that there are no unused intermediate registers.||Top.srr(1409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1409||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1428||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1429||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1430||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1431||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1432||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(1434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1434||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(1435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1435||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(1436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1436||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(1437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1437||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(1438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1438||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1456||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1457||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1458||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1459||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1461||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1462||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1463||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1464||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(1465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1465||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1466||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1467||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1468||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1469||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1470||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1471||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1472||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1473||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1475||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1476||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(1477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1477||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(1478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1478||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(1479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1479||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(1480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1480||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.||Top.srr(1481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1481||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(1482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1482||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(1483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1483||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1484||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1485||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1486||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1487||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1488||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(1489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1489||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(1490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1490||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(1491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1491||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(1535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1535||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(1570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1570||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(1572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1572||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(1573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1573||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(1574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1574||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(1575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1575||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(1576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1576||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[8:0]. Make sure that there are no unused intermediate registers.||Top.srr(1577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1577||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||Top.srr(1578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1578||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(1579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1579||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(1580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1580||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(1581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1581||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[8:0] assign 0, register removed by optimization.||Top.srr(1582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1582||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[8:0] assign 0, register removed by optimization.||Top.srr(1583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1583||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1602||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1603||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1604||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1605||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1606||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(1608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1608||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(1609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1609||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(1610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1610||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(1611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1611||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(1612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1612||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1630||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1631||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1632||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1633||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1635||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1636||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(1637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1637||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1638||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1639||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1640||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1641||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1642||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1643||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1644||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1645||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1647||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[39:0]. Make sure that there are no unused intermediate registers.||Top.srr(1648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1648||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||Top.srr(1674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1674||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||Top.srr(1675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1675||Tx_async.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/268
Implementation;Synthesis||CL190||@W:Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1678||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(1692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1692||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||CG133||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1704||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis||CG794||@N: Using module Communication_TX_Arbiter2 from library work||Top.srr(1717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1717||UART_Protocol.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/133
Implementation;Synthesis||CG794||@N: Using module mko from library work||Top.srr(1718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1718||UART_Protocol.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/234
Implementation;Synthesis||CG794||@N: Using module UART_RX_Protocol from library work||Top.srr(1719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1719||UART_Protocol.v(253);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/253
Implementation;Synthesis||CG794||@N: Using module UART_TX_Protocol from library work||Top.srr(1720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1720||UART_Protocol.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/269
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1814||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1815||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1816||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1817||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1819||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(1820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1820||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(1821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1821||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(1822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1822||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(1823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1823||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1824||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1825||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1826||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1827||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1828||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1829||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1830||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1831||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1832||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1833||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1834||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1835||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1836||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1837||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1838||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1839||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1840||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1841||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1842||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1843||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1844||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(1845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1845||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1864||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1865||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(1866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1866||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1867||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1868||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1887||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1888||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1889||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(1890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1890||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(1892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1892||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(1893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1893||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(1894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1894||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(1895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1895||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(1896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1896||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(1897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1897||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(1898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1898||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1899||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(1900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1900||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(1901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1901||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(1902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1902||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(1903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1903||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(1904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/1904||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2000||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG184||@W:Removing wire almostemptyi_fwft, as it has the load but no drivers.||Top.srr(2001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2001||corefifo_async.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/208
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(2002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2002||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(2003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2003||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(2004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2004||corefifo_async.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/217
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2005||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2007||corefifo_async.v(562);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/562
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2008||corefifo_async.v(547);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/547
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(2009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2009||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(2010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2010||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(2011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2011||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.dvld_r assign 0, register removed by optimization.||Top.srr(2012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2012||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2013||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2014||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2015||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2016||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2017||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2018||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2019||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2020||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2021||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2022||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2023||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2024||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2025||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2026||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2044||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2045||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2046||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2047||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire EMPTY2, as there is no assignment to it.||Top.srr(2049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2049||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||Top.srr(2050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2050||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||Top.srr(2051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2051||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(2052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2052||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||Top.srr(2053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2053||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(2054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2054||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||Top.srr(2055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2055||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(2056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2056||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(2057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2057||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(2058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2058||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2059||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||Top.srr(2060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2060||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||Top.srr(2061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2061||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(2062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2062||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2063||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2064||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(2065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2065||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(2066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2066||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(2067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2067||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(2068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2068||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(2113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2113||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||Top.srr(2148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2148||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(2150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2150||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(2151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2151||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(2152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2152||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[10:0] assign 0, register removed by optimization.||Top.srr(2153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2153||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[10:0] assign 0, register removed by optimization.||Top.srr(2154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2154||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2173||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(2174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2174||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(2175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2175||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(2176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2176||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2197||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2198||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2199||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2200||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(2202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2202||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2203||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2204||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2205||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG794||@N: Using module ft601_fifo_interface from library work||Top.srr(2212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2212||USB_3_Protocol.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/244
Implementation;Synthesis||CG794||@N: Using module ftdi_to_fifo_interface from library work||Top.srr(2213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2213||USB_3_Protocol.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/266
Implementation;Synthesis||CG794||@N: Using module Communication_ANW_MUX from library work||Top.srr(2217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2217||Communication.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/233
Implementation;Synthesis||CG794||@N: Using module Communication_CMD_MUX from library work||Top.srr(2218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2218||Communication.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/254
Implementation;Synthesis||CG794||@N: Using module Communication_Controler from library work||Top.srr(2219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2219||Communication.v(275);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/275
Implementation;Synthesis||CG794||@N: Using module Communication_Switch from library work||Top.srr(2220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2220||Communication.v(291);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/291
Implementation;Synthesis||CG794||@N: Using module SPI_interface from library work||Top.srr(2224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2224||SPI_LMX.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\SPI_LMX\SPI_LMX.v'/linenumber/96
Implementation;Synthesis||CG794||@N: Using module spi_master from library work||Top.srr(2225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2225||SPI_LMX.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\work\SPI_LMX\SPI_LMX.v'/linenumber/117
Implementation;Synthesis||CG794||@N: Using module ADI_SPI from library work||Top.srr(2229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2229||Controler.v(576);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/576
Implementation;Synthesis||CG794||@N: Using module Answer_Encoder from library work||Top.srr(2230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2230||Controler.v(612);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/612
Implementation;Synthesis||CG794||@N: Using module Command_Decoder from library work||Top.srr(2231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2231||Controler.v(641);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/641
Implementation;Synthesis||CG794||@N: Using module gpio_controler from library work||Top.srr(2232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2232||Controler.v(723);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/723
Implementation;Synthesis||CG794||@N: Using module REGISTERS from library work||Top.srr(2233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2233||Controler.v(740);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/740
Implementation;Synthesis||CG794||@N: Using module Reset_Controler from library work||Top.srr(2234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2234||Controler.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/755
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2328||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG184||@W:Removing wire almostemptyi_fwft, as it has the load but no drivers.||Top.srr(2329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2329||corefifo_async.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/208
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||Top.srr(2330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2330||corefifo_async.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/217
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2331||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2333||corefifo_async.v(562);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/562
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(2334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2334||corefifo_async.v(547);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/547
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(2335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2335||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(2336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2336||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(2337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2337||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.dvld_r assign 0, register removed by optimization.||Top.srr(2338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2338||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2339||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2340||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2341||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2342||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2343||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2344||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2345||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2346||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2347||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2348||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2349||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2350||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2351||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2352||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2353||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2354||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2355||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2356||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2357||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2358||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2359||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(2360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2360||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2378||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2379||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2380||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2381||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(2383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2383||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2384||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2385||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2386||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(2446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2446||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(2482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2482||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(2483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2483||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(2484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2484||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[14:0] assign 0, register removed by optimization.||Top.srr(2485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2485||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[14:0] assign 0, register removed by optimization.||Top.srr(2486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2486||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2505||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2524||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2525||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2526||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2527||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(2529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2529||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2530||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2531||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2532||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG794||@N: Using module Trigger_Unit from library work||Top.srr(2539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2539||Input_Data_Part.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\Input_Data_Part\Input_Data_Part.v'/linenumber/171
Implementation;Synthesis||CG794||@N: Using module Sample_RAM_Block_Decoder from library work||Top.srr(2548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2548||Sample_RAM_Block.v(207);liberoaction://cross_probe/hdl/file/'<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.v'/linenumber/207
Implementation;Synthesis||CG794||@N: Using module Sample_RAM_Block_MUX from library work||Top.srr(2549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2549||Sample_RAM_Block.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\Sample_RAM_Block\Sample_RAM_Block.v'/linenumber/215
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(2590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2590||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.wack_r assign 0, register removed by optimization.||Top.srr(2625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2625||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk8.overflow_r assign 0, register removed by optimization.||Top.srr(2626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2626||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||Top.srr(2627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2627||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[14:0] assign 0, register removed by optimization.||Top.srr(2628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2628||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2646||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2663||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2664||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2665||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2666||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||Top.srr(2668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2668||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(2669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2669||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2670||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(2671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2671||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG794||@N: Using module EventFifoFreeLogic from library work||Top.srr(2676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2676||Trigger_Top_Part.v(167);liberoaction://cross_probe/hdl/file/'<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v'/linenumber/167
Implementation;Synthesis||CG794||@N: Using module Trigger_Control from library work||Top.srr(2677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2677||Trigger_Top_Part.v(178);liberoaction://cross_probe/hdl/file/'<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v'/linenumber/178
Implementation;Synthesis||CG794||@N: Using module Trigger_Main from library work||Top.srr(2678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2678||Trigger_Top_Part.v(203);liberoaction://cross_probe/hdl/file/'<project>\component\work\Trigger_Top_Part\Trigger_Top_Part.v'/linenumber/203
Implementation;Synthesis||CG794||@N: Using module Communication_Builder from library work||Top.srr(2681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2681||Data_Block.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/265
Implementation;Synthesis||CG794||@N: Using module CtrlBus_HandShake from library work||Top.srr(2682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2682||Data_Block.v(314);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/314
Implementation;Synthesis||CG794||@N: Using module DataRamManage from library work||Top.srr(2683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2683||Data_Block.v(337);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/337
Implementation;Synthesis||CG794||@N: Using module FIFOs_Reader from library work||Top.srr(2684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2684||Data_Block.v(375);liberoaction://cross_probe/hdl/file/'<project>\component\work\Data_Block\Data_Block.v'/linenumber/375
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||Top.srr(2712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2712||PF_IO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/215
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||Top.srr(2713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2713||PF_IO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/216
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||Top.srr(2714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2714||PF_IO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/217
Implementation;Synthesis||CG781||@W:Input RX_DQS_90 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||Top.srr(2715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2715||PF_IO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output PADOP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2717||PF_IO.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/94
Implementation;Synthesis||CL318||@W:*Output PADON has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2718||PF_IO.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/95
Implementation;Synthesis||CL318||@W:*Output PADO has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(2719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2719||PF_IO.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/96
Implementation;Synthesis||CG794||@N: Using module EXT_Signals_Controller from library work||Top.srr(2723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2723||EXT_Signals.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\work\EXT_Signals\EXT_Signals.v'/linenumber/166
Implementation;Synthesis||CG794||@N: Using module EXT_Signals_InputSwitch from library work||Top.srr(2724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2724||EXT_Signals.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\EXT_Signals\EXT_Signals.v'/linenumber/183
Implementation;Synthesis||CG794||@N: Using module EXT_Signals_OutputSwitch from library work||Top.srr(2725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2725||EXT_Signals.v(192);liberoaction://cross_probe/hdl/file/'<project>\component\work\EXT_Signals\EXT_Signals.v'/linenumber/192
Implementation;Synthesis||CG794||@N: Using module SampleCompose from library work||Top.srr(2734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2734||Transceiver_Main.v(320);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/320
Implementation;Synthesis||CG794||@N: Using module SampleTxDeCompose from library work||Top.srr(2735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2735||Transceiver_Main.v(408);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/408
Implementation;Synthesis||CG794||@N: Using module Test_Generator_for_Lanes from library work||Top.srr(2736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2736||Transceiver_Main.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/500
Implementation;Synthesis||CG794||@N: Using module Transceiver_Controller from library work||Top.srr(2737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2737||Transceiver_Main.v(519);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/519
Implementation;Synthesis||CG794||@N: Using module Transceiver_LanesConnection from library work||Top.srr(2738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2738||Transceiver_Main.v(535);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/535
Implementation;Synthesis||CL159||@N: Input BTN_2 is unused.||Top.srr(2744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2744||Top.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input BTN_3 is unused.||Top.srr(2745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2745||Top.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input BTN_4 is unused.||Top.srr(2746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2746||Top.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PADIP is unused.||Top.srr(2763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2763||PF_IO.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input PADIN is unused.||Top.srr(2764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2764||PF_IO.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/91
Implementation;Synthesis||CL158||@W:Inout PADP is unused||Top.srr(2765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2765||PF_IO.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/98
Implementation;Synthesis||CL158||@W:Inout PADN is unused||Top.srr(2766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2766||PF_IO.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input PADI is unused.||Top.srr(2767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2767||PF_IO.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input DF is unused.||Top.srr(2768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2768||PF_IO.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/102
Implementation;Synthesis||CL159||@N: Input DR is unused.||Top.srr(2769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2769||PF_IO.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\PF_IO\2.0.104\core\vlog\PF_IO.v'/linenumber/102
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2780||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2781||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2782||COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2787||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(2788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2788||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2789||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2790||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2791||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2792||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(2797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2797||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(2798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2798||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2799||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2814||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2815||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2816||COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2821||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(2822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2822||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2823||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2824||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2825||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2826||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(2831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2831||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(2832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2832||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2833||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2848||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(2849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2849||COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(2854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2854||corefifo_async.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2861||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2862||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input LANE_VAL is unused.||Top.srr(2865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2865||Controler.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input SYNC_Input is unused.||Top.srr(2866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2866||Controler.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\Controler\Controler.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2877||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2878||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2879||COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2884||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(2885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2885||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2886||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2887||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2888||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2889||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(2894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2894||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(2895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2895||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2896||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2901||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(2902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2902||COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL177||@W:Sharing sequential element genblk10.full_r and merging genblk10.wrcnt_r. Add a syn_preserve attribute to the element to prevent sharing.||Top.srr(2907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2907||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(2908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2908||corefifo_async.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2915||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2916||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2921||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(2922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2922||COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2927||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(2928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2928||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2929||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2930||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2931||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2932||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2941||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(2942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2942||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||Top.srr(2955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2955||Rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||Top.srr(2964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2964||Tx_async.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input tx_dout_reg is unused.||Top.srr(2973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2973||Tx_async.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input fifo_empty is unused.||Top.srr(2974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2974||Tx_async.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input fifo_full is unused.||Top.srr(2975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2975||Tx_async.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Tx_async.v'/linenumber/46
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||Top.srr(2978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2978||Clock_gen.v(51);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Clock_gen.v'/linenumber/51
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(2983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2983||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(2984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2984||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(2985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2985||COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO_C6_COREFIFO_C6_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(2990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2990||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input rd_clk is unused.||Top.srr(2991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2991||corefifo_fwft.v(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/82
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(2992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2992||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(2993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2993||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(2994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2994||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(2995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/2995||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(3000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3000||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(3001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3001||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(3002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3002||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3007||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(3008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3008||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(3013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3013||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(3014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3014||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(3015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3015||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(3016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3016||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(3017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3017||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(3018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3018||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3027||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(3028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3028||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(3033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3033||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||Top.srr(3034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3034||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||Top.srr(3035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3035||COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL159||@N: Input re_top is unused.||Top.srr(3040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3040||corefifo_sync_scntr.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/102
Implementation;Synthesis||CL159||@N: Input empty_top_fwft is unused.||Top.srr(3041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3041||corefifo_sync_scntr.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/103
Implementation;Synthesis||CL156||@W:*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||Top.srr(3044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3044||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||Top.srr(3045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3045||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||Top.srr(3046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3046||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(3047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3047||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL156||@W:*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||Top.srr(3062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3062||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||Top.srr(3111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3111||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd'.||Top.srr(3178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3178||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_FIFO.vhd'.||Top.srr(3179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3179||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.||Top.srr(3180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3180||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd'.||Top.srr(3181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3181||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.||Top.srr(3182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3182||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.||Top.srr(3183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3183||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd'.||Top.srr(3184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3184||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'.||Top.srr(3185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3185||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'.||Top.srr(3186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3186||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.||Top.srr(3187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3187||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.||Top.srr(3188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3188||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.||Top.srr(3189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3189||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'.||Top.srr(3190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3190||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'.||Top.srr(3191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3191||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.||Top.srr(3192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3192||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.||Top.srr(3193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3193||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.||Top.srr(3194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3194||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'.||Top.srr(3195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3195||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.||Top.srr(3196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3196||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.||Top.srr(3197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3197||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'.||Top.srr(3198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3198||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\DataRamManage.vhd'.||Top.srr(3199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3199||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.||Top.srr(3200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3200||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.||Top.srr(3201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3201||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.||Top.srr(3202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3202||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.||Top.srr(3203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3203||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.||Top.srr(3204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3204||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.||Top.srr(3205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3205||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EventFifoFreeLogic.vhd'.||Top.srr(3206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3206||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_Controller.vhd'.||Top.srr(3207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3207||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_InputSwitch.vhd'.||Top.srr(3208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3208||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_OutputSwitch.vhd'.||Top.srr(3209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3209||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleCompose.vhd'.||Top.srr(3210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3210||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleTxDeCompose.vhd'.||Top.srr(3211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3211||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd'.||Top.srr(3212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3212||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LaneStatus.vhd'.||Top.srr(3213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3213||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd'.||Top.srr(3214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3214||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd'.||Top.srr(3215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3215||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd'.||Top.srr(3216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3216||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd'.||Top.srr(3217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3217||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd'.||Top.srr(3218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3218||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd'.||Top.srr(3219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3219||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Top.vhd'.||Top.srr(3220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3220||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\CtrlBus_HandShake.vhd'.||Top.srr(3221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3221||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Switch.vhd'.||Top.srr(3222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3222||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.||Top.srr(3223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3223||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.||Top.srr(3224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3224||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.||Top.srr(3225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3225||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.||Top.srr(3226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3226||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LanesConnection.vhd'.||Top.srr(3227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3227||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Top.srr(3229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3229||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.transceiver_lanesconnection.rtl.||Top.srr(3230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3230||Transceiver_LanesConnection.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LanesConnection.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.rxmainlinkcontroller.rtl.||Top.srr(3233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3233||RxMainLinkController.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration wait_for_sync is mapped to "100000".||Top.srr(3234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3234||RxMainLinkController.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/44
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(3235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3235||RxMainLinkController.vhd(105);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/105
Implementation;Synthesis||CG290||@W:Referenced variable or_lane_fault is not in sensitivity list.||Top.srr(3236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3236||RxMainLinkController.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/113
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3237||RxMainLinkController.vhd(192);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/192
Implementation;Synthesis||CD630||@N: Synthesizing work.txmainlinkcontroller.rtl.||Top.srr(3241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3241||TxMainLinkController.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/6
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3242||TxMainLinkController.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/36
Implementation;Synthesis||CD434||@W:Signal fsm_timer in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(3243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3243||TxMainLinkController.vhd(93);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/93
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3244||TxMainLinkController.vhd(141);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/141
Implementation;Synthesis||CL169||@W:Pruning unused register fsm_timer_4(9 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3247||TxMainLinkController.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/79
Implementation;Synthesis||CL240||@W:Signal Data_Valid is floating; a simulation mismatch is possible.||Top.srr(3251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3251||Transceiver_LanesConnection.vhd(37);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LanesConnection.vhd'/linenumber/37
Implementation;Synthesis||CD630||@N: Synthesizing work.transceiver_controller.rtl.||Top.srr(3254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3254||Transceiver_Controller.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3255||Transceiver_Controller.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/75
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3256||Transceiver_Controller.vhd(237);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/237
Implementation;Synthesis||CD638||@W:Signal integer_write_data is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3257||Transceiver_Controller.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/81
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 2 of StatusArray_FIFO_Last_0_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3260||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 2 of StatusArray_FIFO_Last_1_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3261||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 2 of StatusArray_XCVR_Last_0_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3262||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 2 of StatusArray_XCVR_Last_1_1(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3263||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3264||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3265||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3266||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3267||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3268||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3269||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3270||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3271||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3272||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3273||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3274||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3275||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3276||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_1(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3277||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3278||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3279||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3280||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3281||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3282||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3283||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3284||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3285||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3286||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3287||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3288||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3289||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3290||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_RisingE_0(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3291||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3292||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3293||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3294||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3295||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3296||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3297||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3298||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3299||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3300||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3301||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3302||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3303||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3304||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_1(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3305||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3306||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3307||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3308||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3309||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3310||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3311||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3312||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3313||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3314||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3315||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3316||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3317||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3318||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_XCVR_FallingE_0(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3319||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3320||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3321||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3322||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3323||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3324||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3325||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3326||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3327||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3328||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3329||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3330||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3331||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3332||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_1(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3333||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3334||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3335||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3336||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3337||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3338||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3339||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3340||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3341||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3342||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3343||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3344||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3345||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3346||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_RisingE_0(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3347||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3348||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3349||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3350||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3351||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3352||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3353||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3354||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3355||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3356||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3357||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3358||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3359||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3360||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_1(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3361||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_0(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3362||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusArray_FIFO_FallingE_0(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(3363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3363||Transceiver_Controller.vhd(371);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/371
Implementation;Synthesis||CD630||@N: Synthesizing work.test_generator_for_lanes.rtl.||Top.srr(3367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3367||Test_Generator_for_Lanes.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.sampletxdecompose.rtl.||Top.srr(3371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3371||SampleTxDeCompose.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleTxDeCompose.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.samplecompose.rtl.||Top.srr(3375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3375||SampleCompose.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\SampleCompose.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.ext_signals_outputswitch.rtl.||Top.srr(3379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3379||EXT_Signals_OutputSwitch.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/6
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3380||EXT_Signals_OutputSwitch.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/69
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3381||EXT_Signals_OutputSwitch.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/69
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3382||EXT_Signals_OutputSwitch.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/69
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3383||EXT_Signals_OutputSwitch.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/69
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3384||EXT_Signals_OutputSwitch.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/69
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3385||EXT_Signals_OutputSwitch.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/69
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3386||EXT_Signals_OutputSwitch.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/69
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3387||EXT_Signals_OutputSwitch.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/69
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3388||EXT_Signals_OutputSwitch.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/69
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 31 downto 0. ||Top.srr(3389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3389||EXT_Signals_OutputSwitch.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_OutputSwitch.vhd'/linenumber/69
Implementation;Synthesis||CD630||@N: Synthesizing work.ext_signals_inputswitch.rtl.||Top.srr(3393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3393||EXT_Signals_InputSwitch.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/6
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3394||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3395||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3396||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3397||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3398||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3399||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3400||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3401||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3402||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3403||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3404||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3405||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3406||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3407||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3408||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3409||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3410||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3411||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3412||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3413||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3414||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3415||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3416||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3417||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3418||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3419||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3420||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3421||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3422||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3423||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3424||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD610||@W:Index value 0 to 256 could be out of prefix range 9 downto 0. ||Top.srr(3425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3425||EXT_Signals_InputSwitch.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_InputSwitch.vhd'/linenumber/61
Implementation;Synthesis||CD630||@N: Synthesizing work.ext_signals_controller.rtl.||Top.srr(3429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3429||EXT_Signals_Controller.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3430||EXT_Signals_Controller.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/55
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3431||EXT_Signals_Controller.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/195
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3434||EXT_Signals_Controller.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/213
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3435||EXT_Signals_Controller.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/213
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3436||EXT_Signals_Controller.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/213
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3437||EXT_Signals_Controller.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/213
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3438||EXT_Signals_Controller.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/213
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3439||EXT_Signals_Controller.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/213
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 10 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3440||EXT_Signals_Controller.vhd(213);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/213
Implementation;Synthesis||CD630||@N: Synthesizing work.fifos_reader.rtl.||Top.srr(3442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3442||FIFOs_Reader.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000".||Top.srr(3443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3443||FIFOs_Reader.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/69
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3444||FIFOs_Reader.vhd(426);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/426
Implementation;Synthesis||CD434||@W:Signal event_number_counter in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(3445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3445||FIFOs_Reader.vhd(223);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/223
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3448||FIFOs_Reader.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/50
Implementation;Synthesis||CL169||@W:Pruning unused register Event_Number_Counter_4(19 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3449||FIFOs_Reader.vhd(584);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/584
Implementation;Synthesis||CD630||@N: Synthesizing work.datarammanage.arch.||Top.srr(3451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3451||DataRamManage.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/5
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(3452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3452||DataRamManage.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/58
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(3453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3453||DataRamManage.vhd(85);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/85
Implementation;Synthesis||CL240||@W:Signal EnableOfRead is floating; a simulation mismatch is possible.||Top.srr(3456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3456||DataRamManage.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/17
Implementation;Synthesis||CL169||@W:Pruning unused register CountOfSampleWord_xRead_3(127 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3457||DataRamManage.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/139
Implementation;Synthesis||CL169||@W:Pruning unused register CountOfSampleWord_xWrite_3(127 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3458||DataRamManage.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/139
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_builder.rtl.||Top.srr(3460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3460||Communication_Builder.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/8
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(3461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3461||Communication_Builder.vhd(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/60
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(3462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3462||Communication_Builder.vhd(907);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/907
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||Top.srr(3463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3463||Communication_Builder.vhd(908);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/908
Implementation;Synthesis||CL240||@W:Signal Diag_3 is floating; a simulation mismatch is possible.||Top.srr(3466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3466||Communication_Builder.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/39
Implementation;Synthesis||CL240||@W:Signal Diag_2 is floating; a simulation mismatch is possible.||Top.srr(3467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3467||Communication_Builder.vhd(38);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/38
Implementation;Synthesis||CL240||@W:Signal Diag_1 is floating; a simulation mismatch is possible.||Top.srr(3468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3468||Communication_Builder.vhd(37);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/37
Implementation;Synthesis||CL240||@W:Signal Diag_0 is floating; a simulation mismatch is possible.||Top.srr(3469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3469||Communication_Builder.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/36
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_3_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3470||Communication_Builder.vhd(808);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/808
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_2_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3471||Communication_Builder.vhd(808);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/808
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_1_3(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3472||Communication_Builder.vhd(808);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/808
Implementation;Synthesis||CL169||@W:Pruning unused register Read_sID_Sample_0_4(3 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3473||Communication_Builder.vhd(808);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/808
Implementation;Synthesis||CL271||@W:Pruning unused bits 19 to 18 of Event_Start_ADDR_Buffer_4(19 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3474||Communication_Builder.vhd(783);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/783
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_main.rtl.||Top.srr(3476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3476||Trigger_Main.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/6
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3477||Trigger_Main.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/57
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3478||Trigger_Main.vhd(311);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/311
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3479||Trigger_Main.vhd(379);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/379
Implementation;Synthesis||CD638||@W:Signal sampletactcounter_reset is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3480||Trigger_Main.vhd(72);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/72
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 0 of Last_TRG_Detect_Vector(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3484||Trigger_Main.vhd(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/209
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_control.rtl.||Top.srr(3486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3486||Trigger_Control.vhd(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/9
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3487||Trigger_Control.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/55
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3488||Trigger_Control.vhd(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/238
Implementation;Synthesis||CD630||@N: Synthesizing work.eventfifofreelogic.arch.||Top.srr(3497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3497||EventFifoFreeLogic.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\EventFifoFreeLogic.vhd'/linenumber/5
Implementation;Synthesis||CD630||@N: Synthesizing work.sample_ram_block_mux.rtl.||Top.srr(3501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3501||Sample_RAM_Block_MUX.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_MUX.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3502||Sample_RAM_Block_MUX.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_MUX.vhd'/linenumber/91
Implementation;Synthesis||CD630||@N: Synthesizing work.sample_ram_block_decoder.rtl.||Top.srr(3506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3506||Sample_RAM_Block_Decoder.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/6
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3507||Sample_RAM_Block_Decoder.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/74
Implementation;Synthesis||CD630||@N: Synthesizing work.trigger_unit.rtl.||Top.srr(3514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3514||Trigger_Unit.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/6
Implementation;Synthesis||CD638||@W:Signal output_sid_part is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3515||Trigger_Unit.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing work.reset_controler.rtl.||Top.srr(3519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3519||Reset_Controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3520||Reset_Controler.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/69
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3521||Reset_Controler.vhd(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/209
Implementation;Synthesis||CD638||@W:Signal internal_write_signal is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3522||Reset_Controler.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/75
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3525||Reset_Controler.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.registers.rtl.||Top.srr(3527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3527||REGISTERS.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3528||REGISTERS.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/30
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3529||REGISTERS.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/133
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3532||REGISTERS.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/19
Implementation;Synthesis||CL134||@N: Found RAM memory, depth=256, width=8||Top.srr(3533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3533||REGISTERS.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/28
Implementation;Synthesis||CD630||@N: Synthesizing work.gpio_controler.rtl.||Top.srr(3535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3535||gpio_controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3536||gpio_controler.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/55
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3537||gpio_controler.vhd(190);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/190
Implementation;Synthesis||CL240||@W:Signal Diag_Valid is floating; a simulation mismatch is possible.||Top.srr(3540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3540||gpio_controler.vhd(22);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/22
Implementation;Synthesis||CD630||@N: Synthesizing work.command_decoder.rtl.||Top.srr(3544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3544||Command_Decoder.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/8
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000000".||Top.srr(3545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3545||Command_Decoder.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/132
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3546||Command_Decoder.vhd(437);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/437
Implementation;Synthesis||CL169||@W:Pruning unused register cmd_status_dummy_4(2 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3549||Command_Decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||CL190||@W:Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3550||Command_Decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3551||Command_Decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||CD630||@N: Synthesizing work.answer_encoder.rtl.||Top.srr(3553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3553||Answer_Encoder.vhd(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/9
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".||Top.srr(3554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3554||Answer_Encoder.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/73
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3555||Answer_Encoder.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/201
Implementation;Synthesis||CD434||@W:Signal cd_cmd_data in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(3556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3556||Answer_Encoder.vhd(275);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/275
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(3557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3557||Answer_Encoder.vhd(275);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/275
Implementation;Synthesis||CG290||@W:Referenced variable anici_rx_data is not in sensitivity list.||Top.srr(3558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3558||Answer_Encoder.vhd(368);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/368
Implementation;Synthesis||CG290||@W:Referenced variable trnv_rx_data is not in sensitivity list.||Top.srr(3559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3559||Answer_Encoder.vhd(361);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/361
Implementation;Synthesis||CG290||@W:Referenced variable comm_rx_data is not in sensitivity list.||Top.srr(3560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3560||Answer_Encoder.vhd(354);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/354
Implementation;Synthesis||CG290||@W:Referenced variable gpio_rx_data is not in sensitivity list.||Top.srr(3561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3561||Answer_Encoder.vhd(347);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/347
Implementation;Synthesis||CG290||@W:Referenced variable lmx2spi_rx_data is not in sensitivity list.||Top.srr(3562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3562||Answer_Encoder.vhd(333);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/333
Implementation;Synthesis||CG290||@W:Referenced variable lmx1spi_rx_data is not in sensitivity list.||Top.srr(3563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3563||Answer_Encoder.vhd(326);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/326
Implementation;Synthesis||CG290||@W:Referenced variable hmcspi_rx_data is not in sensitivity list.||Top.srr(3564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3564||Answer_Encoder.vhd(319);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/319
Implementation;Synthesis||CL169||@W:Pruning unused register cmd_all_data_4(39 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(3567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3567||Answer_Encoder.vhd(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/238
Implementation;Synthesis||CL190||@W:Optimizing register bit cmd_ID(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3568||Answer_Encoder.vhd(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/238
Implementation;Synthesis||CL260||@W:Pruning register bit 7 of cmd_ID(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3569||Answer_Encoder.vhd(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/238
Implementation;Synthesis||CD630||@N: Synthesizing work.adi_spi.rtl.||Top.srr(3571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3571||ADI_SPI.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000".||Top.srr(3572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3572||ADI_SPI.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/36
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_master.behavioural.||Top.srr(3582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3582||spi_master.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/6
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm.||Top.srr(3583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3583||spi_master.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/28
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_interface.rtl.||Top.srr(3595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3595||SPI_interface.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\SPI_interface.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_switch.rtl.||Top.srr(3599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3599||Communication_Switch.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3600||Communication_Switch.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/46
Implementation;Synthesis||CD638||@W:Signal state_reg is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3601||Communication_Switch.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/47
Implementation;Synthesis||CD638||@W:Signal next_state is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3602||Communication_Switch.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/47
Implementation;Synthesis||CD638||@W:Signal write_signal is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3603||Communication_Switch.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/49
Implementation;Synthesis||CD638||@W:Signal read_signal is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3604||Communication_Switch.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/50
Implementation;Synthesis||CD638||@W:Signal address is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3605||Communication_Switch.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/51
Implementation;Synthesis||CD638||@W:Signal data_valid is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3606||Communication_Switch.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Switch.vhd'/linenumber/54
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_controler.rtl.||Top.srr(3610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3610||Communication_Controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3611||Communication_Controler.vhd(42);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/42
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3612||Communication_Controler.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/166
Implementation;Synthesis||CD638||@W:Signal data_valid is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3613||Communication_Controler.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/61
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_cmd_mux.rtl.||Top.srr(3618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3618||Communication_CMD_MUX.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/5
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3619||Communication_CMD_MUX.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_anw_mux.rtl.||Top.srr(3624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3624||Communication_ANW_MUX.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/5
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fsm_state.||Top.srr(3625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3625||Communication_ANW_MUX.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/39
Implementation;Synthesis||CD630||@N: Synthesizing work.ftdi_to_fifo_interface.rtl.||Top.srr(3629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3629||ftdi_to_fifo_interface.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\ftdi_to_fifo_interface.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.ft601_fifo_interface.rtl_ft601_fifo_interface.||Top.srr(3633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3633||ft601_fifo_interface.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/8
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000".||Top.srr(3634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3634||ft601_fifo_interface.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/36
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3635||ft601_fifo_interface.vhd(288);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/288
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_tx_protocol.rtl.||Top.srr(3639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3639||UART_TX_Protocol.vhd(7);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/7
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(3640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3640||UART_TX_Protocol.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/29
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3641||UART_TX_Protocol.vhd(269);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/269
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_rx_protocol.rtl.||Top.srr(3645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3645||UART_RX_Protocol.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "10000000000000".||Top.srr(3646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3646||UART_RX_Protocol.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/36
Implementation;Synthesis||CD233||@N: Using sequential encoding for type detect_fsm_state.||Top.srr(3647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3647||UART_RX_Protocol.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/41
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3648||UART_RX_Protocol.vhd(323);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/323
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3649||UART_RX_Protocol.vhd(481);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/481
Implementation;Synthesis||CD630||@N: Synthesizing work.mko.rtl.||Top.srr(3654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3654||mko.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.communication_tx_arbiter2.rtl.||Top.srr(3658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3658||Communication_TX_Arbiter2.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "1000000".||Top.srr(3659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3659||Communication_TX_Arbiter2.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/34
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3660||Communication_TX_Arbiter2.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/166
Implementation;Synthesis||CD630||@N: Synthesizing work.synchronizer.arch.||Top.srr(3664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3664||Synchronizer.vhd(4);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/4
Implementation;Synthesis||CD630||@N: Synthesizing work.clock_switch.rtl.||Top.srr(3668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3668||Clock_Switch.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3669||Clock_Switch.vhd(40);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/40
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3670||Clock_Switch.vhd(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/209
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3671||Clock_Switch.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/264
Implementation;Synthesis||CD630||@N: Synthesizing work.synchronizer.arch.||Top.srr(3672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3672||Synchronizer.vhd(4);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/4
Implementation;Synthesis||CD630||@N: Synthesizing work.clock_controller.rtl.||Top.srr(3679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3679||Clock_Controller.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3680||Clock_Controller.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/56
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3681||Clock_Controller.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/184
Implementation;Synthesis||CD638||@W:Signal integer_write_data is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3682||Clock_Controller.vhd(62);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/62
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3685||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3686||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3687||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3688||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL190||@W:Optimizing register bit read_data_frame(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3689||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL260||@W:Pruning register bit 14 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3690||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL260||@W:Pruning register bit 12 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3691||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL260||@W:Pruning register bit 10 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3692||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 4 of read_data_frame(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3693||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CD630||@N: Synthesizing work.ctrlbus_handshake.rtl.||Top.srr(3697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3697||CtrlBus_HandShake.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3698||CtrlBus_HandShake.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/47
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3699||CtrlBus_HandShake.vhd(300);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/300
Implementation;Synthesis||CD630||@N: Synthesizing work.analyzincirc_top.rtl.||Top.srr(3703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3703||AnalyzInCirc_Top.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Top.vhd'/linenumber/6
Implementation;Synthesis||CD285||@W:Port map width mismatch (8 => 4) on port Fifo_Full of component AnalyzInCirc_Controler ||Top.srr(3704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3704||AnalyzInCirc_Top.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Top.vhd'/linenumber/201
Implementation;Synthesis||CD285||@W:Port map width mismatch (8 => 4) on port Fifo_Empty of component AnalyzInCirc_Controler ||Top.srr(3705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3705||AnalyzInCirc_Top.vhd(200);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Top.vhd'/linenumber/200
Implementation;Synthesis||CD638||@W:Signal fifo_writedata is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3706||AnalyzInCirc_Top.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Top.vhd'/linenumber/59
Implementation;Synthesis||CD630||@N: Synthesizing work.analyzincirc_fifo.rtl.||Top.srr(3707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3707||AnalyzInCirc_FIFO.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/5
Implementation;Synthesis||CL214||@N: Found multi-write port RAM fifo_data_data, number of write ports=8, depth=1024, width=12||Top.srr(3710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3710||AnalyzInCirc_FIFO.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/50
Implementation;Synthesis||CD630||@N: Synthesizing work.analyzincirc_controler.rtl.||Top.srr(3712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3712||AnalyzInCirc_Controler.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration idle is mapped to "100000".||Top.srr(3713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3713||AnalyzInCirc_Controler.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/63
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(3714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3714||AnalyzInCirc_Controler.vhd(218);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/218
Implementation;Synthesis||CD638||@W:Signal reg_state is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(3715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3715||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 0 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3718||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 1 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3719||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 2 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3720||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 3 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3721||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 4 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3722||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 5 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3723||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 6 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3724||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 7 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3725||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 8 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3726||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 9 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3727||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 10 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3728||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 11 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3729||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 12 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3730||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 13 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3731||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 14 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3732||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL252||@W:Bit 15 of signal REG_State is floating -- simulation mismatch possible.||Top.srr(3733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3733||AnalyzInCirc_Controler.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/88
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3741||AnalyzInCirc_Controler.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/135
Implementation;Synthesis||CL190||@W:Optimizing register bit WR_INDEX(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3752||AnalyzInCirc_FIFO.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit WR_INDEX(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3753||AnalyzInCirc_FIFO.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit WR_INDEX(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3754||AnalyzInCirc_FIFO.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of WR_INDEX(9 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3755||AnalyzInCirc_FIFO.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||CL246||@W:Input port bits 15 to 9 of transceiver_rx_k(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3758||AnalyzInCirc_Top.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Top.vhd'/linenumber/26
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3761||CtrlBus_HandShake.vhd(182);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/182
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3772||Clock_Controller.vhd(100);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/100
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of read_data_frame(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3781||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL279||@W:Pruning register bits 9 to 7 of read_data_frame(9 downto 6). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3782||Clock_Controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||CL246||@W:Input port bits 15 to 2 of write_data_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3783||Clock_Controller.vhd(21);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/21
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3788||Clock_Switch.vhd(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/103
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3801||Communication_TX_Arbiter2.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_TX_Arbiter2.vhd'/linenumber/52
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3813||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of counter(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3814||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3815||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 30 of counter(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3816||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3817||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 29 of counter(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3818||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3819||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 28 of counter(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3820||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3821||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 27 of counter(27 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3822||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL190||@W:Optimizing register bit counter(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3823||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL260||@W:Pruning register bit 26 of counter(26 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3824||mko.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\mko.vhd'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register Detect_state_reg.||Top.srr(3827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3827||UART_RX_Protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3834||UART_RX_Protocol.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/86
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3853||UART_TX_Protocol.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/58
Implementation;Synthesis||CL246||@W:Input port bits 39 to 32 of fifo_read_data(39 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3869||UART_TX_Protocol.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_TX_Protocol.vhd'/linenumber/18
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3872||ft601_fifo_interface.vhd(92);liberoaction://cross_probe/hdl/file/'<project>\hdl\ft601_fifo_interface.vhd'/linenumber/92
Implementation;Synthesis||CL246||@W:Input port bits 39 to 32 of fifo_af(39 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3885||ftdi_to_fifo_interface.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\ftdi_to_fifo_interface.vhd'/linenumber/13
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3888||Communication_ANW_MUX.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/67
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3897||Communication_CMD_MUX.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_CMD_MUX.vhd'/linenumber/61
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3905||Communication_Controler.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Controler.vhd'/linenumber/83
Implementation;Synthesis||CL246||@W:Input port bits 23 to 16 of spi_rx(23 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(3918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3918||SPI_interface.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\SPI_interface.vhd'/linenumber/29
Implementation;Synthesis||CL189||@N: Register bit last_bit(5) is always 1.||Top.srr(3921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3921||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3922||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3923||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3924||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3925||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3926||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3927||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3928||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3929||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3930||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3931||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3932||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3933||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3934||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3935||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3936||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3937||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3938||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3939||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3940||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3941||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3942||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3943||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3944||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3945||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3946||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3947||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3948||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL190||@W:Optimizing register bit fsm_timer(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(3949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3949||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL279||@W:Pruning register bits 30 to 3 of fsm_timer(30 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3950||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of last_bit(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(3951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3951||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||Top.srr(3952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3952||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of last_bit(4 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(3958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3958||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3961||ADI_SPI.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/59
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3971||Answer_Encoder.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\hdl\Answer_Encoder.vhd'/linenumber/116
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3981||Command_Decoder.vhd(259);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/259
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(3996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/3996||gpio_controler.vhd(107);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/107
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register TMP_OR_Counter_Input.||Top.srr(4005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4005||gpio_controler.vhd(426);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/426
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4008||REGISTERS.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/50
Implementation;Synthesis||CL246||@W:Input port bits 15 to 8 of addr_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4017||REGISTERS.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/15
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4020||Reset_Controler.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/126
Implementation;Synthesis||CL135||@N: Found sequential shift Output_Sample_Part with address depth of 3 words and data bit width of 12.||Top.srr(4031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4031||Trigger_Unit.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Unit.vhd'/linenumber/75
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 16 of freewords(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(4038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4038||EventFifoFreeLogic.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\EventFifoFreeLogic.vhd'/linenumber/35
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4041||Trigger_Control.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/155
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4052||Trigger_Main.vhd(267);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/267
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of Communication_Data_Frame(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(4061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4061||Communication_Builder.vhd(1010);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/1010
Implementation;Synthesis||CL246||@W:Input port bits 19 to 18 of event_ram_r_data_start_addr(19 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4062||Communication_Builder.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/15
Implementation;Synthesis||CL246||@W:Input port bits 63 to 60 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4063||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 47 to 44 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4064||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 31 to 28 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4065||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL246||@W:Input port bits 15 to 12 of sample_ram_r_data(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4066||Communication_Builder.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/24
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4071||FIFOs_Reader.vhd(143);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/143
Implementation;Synthesis||CL246||@W:Input port bits 3 to 2 of event_fifo_r_data(17 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4081||FIFOs_Reader.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/13
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4084||EXT_Signals_Controller.vhd(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/111
Implementation;Synthesis||CL246||@W:Input port bits 15 to 10 of write_data_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4093||EXT_Signals_Controller.vhd(22);liberoaction://cross_probe/hdl/file/'<project>\hdl\EXT_Signals_Controller.vhd'/linenumber/22
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_0(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4104||Test_Generator_for_Lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_0(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4105||Test_Generator_for_Lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit Test_Counter.Test_Data_0(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4106||Test_Generator_for_Lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of Test_Data_0(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(4107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4107||Test_Generator_for_Lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4110||Transceiver_Controller.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/154
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of write_data_frame(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4119||Transceiver_Controller.vhd(21);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/21
Implementation;Synthesis||CL246||@W:Input port bits 63 to 56 of statuslanes_vector(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4120||Transceiver_Controller.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/26
Implementation;Synthesis||CL246||@W:Input port bits 31 to 24 of statuslanes_vector(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||Top.srr(4121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4121||Transceiver_Controller.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/26
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4124||TxMainLinkController.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxMainLinkController.vhd'/linenumber/66
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(4132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4132||RxMainLinkController.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/78
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4168||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4170||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4172||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4174||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4176||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4178||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4180||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4182||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4184||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4186||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4188||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4190||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4192||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4194||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4196||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4198||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4200||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4202||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4204||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4206||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4208||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4210||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4212||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4214||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4216||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4218||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4220||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4222||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4224||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4226||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4228||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4230||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4232||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4234||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4236||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4238||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4240||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4242||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4244||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4246||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4248||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4250||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4252||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4254||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4256||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4258||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4260||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4262||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4264||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4266||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4268||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4270||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4272||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4274||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4276||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4278||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4280||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4282||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4284||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4286||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4288||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4290||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4292||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4294||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4296||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4298||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4300||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4302||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4304||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4306||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||Top.srr(4308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4308||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4617||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4618||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(4619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4619||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4620||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4622||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4623||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(4624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4624||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(4625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4625||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rptr_gray[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4626||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(4627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4627||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(4628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4628||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(4629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4629||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register empty_reg. Make sure that there are no unused intermediate registers.||Top.srr(4630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4630||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(4631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4631||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d2. Make sure that there are no unused intermediate registers.||Top.srr(4632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4632||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_bin_sync2[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4633||corefifo_async.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/528
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(4634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4634||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(4635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4635||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(4636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4636||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4637||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4638||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4639||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4640||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4641||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4642||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4643||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4644||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4645||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4646||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4647||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4648||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4649||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4650||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rdcnt_r[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4651||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.wrcnt_r[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4652||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4671||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4672||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(4673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4673||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(4674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4674||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(4675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4675||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(4677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4677||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(4678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4678||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(4679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4679||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(4680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4680||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(4681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4681||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4708||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4709||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4710||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4711||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(4713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4713||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(4714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4714||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4715||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(4716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4716||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(4717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4717||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(4718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4718||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(4719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4719||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4720||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4721||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(4722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4722||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(4723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4723||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(4724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4724||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(4725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4725||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[63:0]. Make sure that there are no unused intermediate registers.||Top.srr(4727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4727||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[63:0]. Make sure that there are no unused intermediate registers.||Top.srr(4728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4728||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(4729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4729||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(4730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4730||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(4731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4731||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(4732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4732||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.||Top.srr(4733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4733||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(4734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4734||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(4735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4735||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[63:0]. Make sure that there are no unused intermediate registers.||Top.srr(4736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4736||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[63:0]. Make sure that there are no unused intermediate registers.||Top.srr(4737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4737||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[63:0]. Make sure that there are no unused intermediate registers.||Top.srr(4738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4738||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4739||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4740||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4741||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(4742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4742||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(4743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4743||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG133||@W:Object wptr_fwft is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4839||corefifo_async.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4840||corefifo_async.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/214
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(4841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4841||corefifo_async.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/215
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4842||corefifo_async.v(655);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/655
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4844||corefifo_async.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/490
Implementation;Synthesis||CL168||@W:Removing instance Rd_corefifo_NstagesSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||Top.srr(4845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4845||corefifo_async.v(475);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/475
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.aempty_r_fwft. Make sure that there are no unused intermediate registers.||Top.srr(4846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4846||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.dvld_r. Make sure that there are no unused intermediate registers.||Top.srr(4847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4847||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rptr_gray[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4848||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||Top.srr(4849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4849||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(4850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4850||corefifo_async.v(633);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/633
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||Top.srr(4851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4851||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register empty_reg. Make sure that there are no unused intermediate registers.||Top.srr(4852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4852||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||Top.srr(4853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4853||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d2. Make sure that there are no unused intermediate registers.||Top.srr(4854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4854||corefifo_async.v(617);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/617
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_bin_sync2[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4855||corefifo_async.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/528
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.wack_r assign 0, register removed by optimization.||Top.srr(4856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4856||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.overflow_r assign 0, register removed by optimization.||Top.srr(4857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4857||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk10.underflow_r assign 0, register removed by optimization.||Top.srr(4858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4858||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4859||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4860||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4861||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4862||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4863||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4864||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.rdcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4865||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4866||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4867||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4868||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4869||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4870||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4871||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL190||@W:Optimizing register bit genblk10.wrcnt_r[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(4872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4872||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.rdcnt_r[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4873||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||CL169||@W:Pruning unused register genblk10.wrcnt_r[6:0]. Make sure that there are no unused intermediate registers.||Top.srr(4874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4874||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||CG133||@W:Object wr_p_r is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4893||corefifo_fwft.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/127
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4894||corefifo_fwft.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/133
Implementation;Synthesis||CG360||@W:Removing wire empty1, as there is no assignment to it.||Top.srr(4895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4895||corefifo_fwft.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(4896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4896||corefifo_fwft.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/148
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(4897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4897||corefifo_fwft.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/149
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r. Make sure that there are no unused intermediate registers.||Top.srr(4899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4899||corefifo_fwft.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/366
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_pulse_d. Make sure that there are no unused intermediate registers.||Top.srr(4900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4900||corefifo_fwft.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/252
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d. Make sure that there are no unused intermediate registers.||Top.srr(4901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4901||corefifo_fwft.v(241);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/241
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_empty_r. Make sure that there are no unused intermediate registers.||Top.srr(4902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4902||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL169||@W:Pruning unused register update_dout_r. Make sure that there are no unused intermediate registers.||Top.srr(4903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4903||corefifo_fwft.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/222
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4921||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4922||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4923||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||Top.srr(4924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4924||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||Top.srr(4926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4926||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||Top.srr(4927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4927||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire aresetn, as there is no assignment to it.||Top.srr(4928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4928||COREFIFO.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire sresetn, as there is no assignment to it.||Top.srr(4929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4929||COREFIFO.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/245
Implementation;Synthesis||CG184||@W:Removing wire DVLD_scntr, as it has the load but no drivers.||Top.srr(4930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4930||COREFIFO.v(247);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/247
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||Top.srr(4931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4931||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||Top.srr(4932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4932||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4933||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||Top.srr(4934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4934||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||Top.srr(4935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4935||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||Top.srr(4936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4936||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||Top.srr(4937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4937||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||Top.srr(4938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4938||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(4940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4940||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(4941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4941||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||Top.srr(4942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4942||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||Top.srr(4943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4943||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||Top.srr(4944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4944||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||Top.srr(4945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4945||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d1. Make sure that there are no unused intermediate registers.||Top.srr(4946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4946||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||Top.srr(4947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4947||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||Top.srr(4948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4948||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(4949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4949||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(4950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4950||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[7:0]. Make sure that there are no unused intermediate registers.||Top.srr(4951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4951||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4952||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4953||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||Top.srr(4954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4954||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||Top.srr(4955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4955||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||Top.srr(4956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4956||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG168||@W:Type of parameter DATA_RATE on the instance LANE0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(4979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4979||PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v(311);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C8\I_XCVR\PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v'/linenumber/311
Implementation;Synthesis||CG168||@W:Type of parameter INTERFACE_LEVEL on the instance LANE0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||Top.srr(4980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/4980||PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v(311);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_XCVR_ERM_C8\I_XCVR\PF_XCVR_ERM_C8_I_XCVR_PF_XCVR.v'/linenumber/311
Implementation;Synthesis||CL169||@W:Pruning unused register neverlocked. Make sure that there are no unused intermediate registers.||Top.srr(5029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5029||CORELCKMGT.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v'/linenumber/211
Implementation;Synthesis||CG813||@W:Rounding real from 4398.826979 to 4399 (simulation mismatch possible)||Top.srr(5034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5034||CORERFD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v'/linenumber/79
Implementation;Synthesis||CG813||@W:Rounding real from 4154.447703 to 4154 (simulation mismatch possible)||Top.srr(5035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5035||CORERFD.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORERFD\2.1.100\rtl\vlog\core\CORERFD.v'/linenumber/80
Implementation;Synthesis||CG794||@N: Using module AlignmentLane_Fifo from library work||Top.srr(5120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5120||Transciever_OneLane.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/257
Implementation;Synthesis||CG794||@N: Using module RxLaneControl from library work||Top.srr(5121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5121||Transciever_OneLane.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/424
Implementation;Synthesis||CG794||@N: Using module Synchronizer from library work||Top.srr(5122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5122||Transciever_OneLane.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/446
Implementation;Synthesis||CG794||@N: Using module Transceiver_LaneStatus from library work||Top.srr(5123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5123||Transciever_OneLane.v(526);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/526
Implementation;Synthesis||CG794||@N: Using module TxLaneControl from library work||Top.srr(5124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5124||Transciever_OneLane.v(549);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/549
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register fsm_st.||Top.srr(5156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5156||CORELCKMGT.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v'/linenumber/211
Implementation;Synthesis||CL246||@W:Input port bits 20 to 1 of LTPULSE[20:0] are unused. Assign logic for all port bits or change the input port size.||Top.srr(5165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5165||CORELCKMGT.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELCKMGT\2.0.100\rtl\vlog\core\CORELCKMGT.v'/linenumber/83
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rmfsm.||Top.srr(5168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5168||CORELANEMSTRmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||CL247||@W:Input port bit 1 of RQR[1:0] is unused||Top.srr(5176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5176||CORELANEMSTRmode2.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input LTPULSE is unused.||Top.srr(5178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5178||CORELANEMSTRmode2.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/41
Implementation;Synthesis||CL159||@N: Input CALIB_REQ is unused.||Top.srr(5179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5179||CORELANEMSTRmode2.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input USR_DATACLK_RECAL is unused.||Top.srr(5182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5182||CORELANEMSTR.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input USR_DFE_RECAL is unused.||Top.srr(5183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5183||CORELANEMSTR.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTR.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(5208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5208||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(5209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5209||COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO_C13_COREFIFO_C13_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(5214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5214||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(5215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5215||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(5216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5216||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(5217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5217||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(5218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5218||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(5219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5219||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(5228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5228||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(5229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5229||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C13\COREFIFO_C13_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(5234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5234||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/43
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||Top.srr(5235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5235||COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO_C12_COREFIFO_C12_0_ram_wrapper.v'/linenumber/50
Implementation;Synthesis||CL159||@N: Input wr_clk is unused.||Top.srr(5246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5246||corefifo_fwft.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input clk is unused.||Top.srr(5247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5247||corefifo_fwft.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input aresetn_wclk is unused.||Top.srr(5248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5248||corefifo_fwft.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input sresetn_wclk is unused.||Top.srr(5249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5249||corefifo_fwft.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input wr_en is unused.||Top.srr(5250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5250||corefifo_fwft.v(86);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/86
Implementation;Synthesis||CL159||@N: Input din is unused.||Top.srr(5251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5251||corefifo_fwft.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||Top.srr(5260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5260||COREFIFO.v(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/174
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||Top.srr(5261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5261||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C12\COREFIFO_C12_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Controler.vhd'.||Top.srr(5326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5326||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_FIFO.vhd'.||Top.srr(5327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5327||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Synchronizer.vhd'.||Top.srr(5328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5328||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Controller.vhd'.||Top.srr(5329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5329||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_ANW_MUX.vhd'.||Top.srr(5330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5330||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_CMD_MUX.vhd'.||Top.srr(5331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5331||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Controler.vhd'.||Top.srr(5332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5332||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Switch.vhd'.||Top.srr(5333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5333||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_TX_Arbiter2.vhd'.||Top.srr(5334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5334||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_RX_Protocol.vhd'.||Top.srr(5335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5335||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\UART_TX_Protocol.vhd'.||Top.srr(5336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5336||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\mko.vhd'.||Top.srr(5337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5337||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ft601_fifo_interface.vhd'.||Top.srr(5338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5338||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ftdi_to_fifo_interface.vhd'.||Top.srr(5339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5339||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\ADI_SPI.vhd'.||Top.srr(5340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5340||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table.vhd'.||Top.srr(5341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5341||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\REGISTERS.vhd'.||Top.srr(5342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5342||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Reset_Controler.vhd'.||Top.srr(5343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5343||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SPI_interface.vhd'.||Top.srr(5344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5344||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\spi_master.vhd'.||Top.srr(5345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5345||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\gpio_controler.vhd'.||Top.srr(5346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5346||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\DataRamManage.vhd'.||Top.srr(5347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5347||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\FIFOs_Reader.vhd'.||Top.srr(5348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5348||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Unit.vhd'.||Top.srr(5349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5349||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_Decoder.vhd'.||Top.srr(5350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5350||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Sample_RAM_Block_MUX.vhd'.||Top.srr(5351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5351||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\cmd_table_trigger.vhd'.||Top.srr(5352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5352||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Main.vhd'.||Top.srr(5353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5353||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EventFifoFreeLogic.vhd'.||Top.srr(5354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5354||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_Controller.vhd'.||Top.srr(5355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5355||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_InputSwitch.vhd'.||Top.srr(5356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5356||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\EXT_Signals_OutputSwitch.vhd'.||Top.srr(5357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5357||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleCompose.vhd'.||Top.srr(5358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5358||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\SampleTxDeCompose.vhd'.||Top.srr(5359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5359||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Test_Generator_for_Lanes.vhd'.||Top.srr(5360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5360||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LaneStatus.vhd'.||Top.srr(5361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5361||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AlignmentLane_Fifo.vhd'.||Top.srr(5362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5362||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxLaneControl.vhd'.||Top.srr(5363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5363||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxLaneControl.vhd'.||Top.srr(5364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5364||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\RxMainLinkController.vhd'.||Top.srr(5365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5365||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\TxMainLinkController.vhd'.||Top.srr(5366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5366||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_Controller.vhd'.||Top.srr(5367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5367||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\AnalyzInCirc_Top.vhd'.||Top.srr(5368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5368||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\CtrlBus_HandShake.vhd'.||Top.srr(5369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5369||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Clock_Switch.vhd'.||Top.srr(5370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5370||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Answer_Encoder.vhd'.||Top.srr(5371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5371||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Command_Decoder.vhd'.||Top.srr(5372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5372||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Communication_Builder.vhd'.||Top.srr(5373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5373||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Trigger_Control.vhd'.||Top.srr(5374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5374||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\hdl\Transceiver_LanesConnection.vhd'.||Top.srr(5375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5375||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Top.srr(5377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5377||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2022.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.txlanecontrol.rtl.||Top.srr(5381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5381||TxLaneControl.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration send_k is mapped to "10000".||Top.srr(5382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5382||TxLaneControl.vhd(64);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/64
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(5383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5383||TxLaneControl.vhd(140);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/140
Implementation;Synthesis||CG290||@W:Referenced variable counter_ilassequence is not in sensitivity list.||Top.srr(5384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5384||TxLaneControl.vhd(160);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/160
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(5385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5385||TxLaneControl.vhd(215);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/215
Implementation;Synthesis||CG290||@W:Referenced variable databytesinlastilasframe is not in sensitivity list.||Top.srr(5386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5386||TxLaneControl.vhd(262);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/262
Implementation;Synthesis||CD638||@W:Signal ilasgeneratorvectors is undriven. Either assign the signal a value or remove the signal declaration.||Top.srr(5387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5387||TxLaneControl.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/47
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_7_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5390||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_6_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5391||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_5_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5392||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_4_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5393||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_3_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5394||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_2_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5395||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_1_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5396||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register Test_Counter.Test_Data_0_5(7 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5397||TxLaneControl.vhd(331);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/331
Implementation;Synthesis||CL169||@W:Pruning unused register fsm_timer_4(9 downto 0). Make sure that there are no unused intermediate registers.||Top.srr(5398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5398||TxLaneControl.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/126
Implementation;Synthesis||CD630||@N: Synthesizing work.transceiver_lanestatus.rtl.||Top.srr(5400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5400||Transceiver_LaneStatus.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/6
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusVector(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5403||Transceiver_LaneStatus.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/58
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusVector(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5404||Transceiver_LaneStatus.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/58
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusVector(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5405||Transceiver_LaneStatus.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/58
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusVector(30) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5406||Transceiver_LaneStatus.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/58
Implementation;Synthesis||CL111||@W:All reachable assignments to StatusVector(31) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||Top.srr(5407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5407||Transceiver_LaneStatus.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_LaneStatus.vhd'/linenumber/58
Implementation;Synthesis||CD630||@N: Synthesizing work.rxlanecontrol.rtl.||Top.srr(5411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5411||RxLaneControl.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/6
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsm_state. For example, enumeration wait_for_sync is mapped to "100000".||Top.srr(5412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5412||RxLaneControl.vhd(84);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/84
Implementation;Synthesis||CD434||@W:Signal orcomparatordata_k in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Top.srr(5413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5413||RxLaneControl.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/197
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Top.srr(5414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5414||RxLaneControl.vhd(197);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/197
Implementation;Synthesis||CG290||@W:Referenced variable orcomparatordata_r is not in sensitivity list.||Top.srr(5415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5415||RxLaneControl.vhd(219);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/219
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Top.srr(5416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5416||RxLaneControl.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/304
Implementation;Synthesis||CL240||@W:Signal Status_FSM_State is floating; a simulation mismatch is possible.||Top.srr(5419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5419||RxLaneControl.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/34
Implementation;Synthesis||CL240||@W:Signal Status_CTRL_Fault is floating; a simulation mismatch is possible.||Top.srr(5420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5420||RxLaneControl.vhd(32);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/32
Implementation;Synthesis||CL169||@W:Pruning unused register ComparatorData_Last_R_2(0 to 7). Make sure that there are no unused intermediate registers.||Top.srr(5421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5421||RxLaneControl.vhd(322);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/322
Implementation;Synthesis||CL169||@W:Pruning unused register ComparatorData_Last_K_2(0 to 7). Make sure that there are no unused intermediate registers.||Top.srr(5422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5422||RxLaneControl.vhd(322);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/322
Implementation;Synthesis||CL271||@W:Pruning unused bits 0 to 2 of ComparatorData_Last_A_2(0 to 7). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(5423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5423||RxLaneControl.vhd(322);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/322
Implementation;Synthesis||CL271||@W:Pruning unused bits 4 to 7 of ComparatorData_Last_A_2(0 to 7). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||Top.srr(5424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5424||RxLaneControl.vhd(322);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/322
Implementation;Synthesis||CD630||@N: Synthesizing work.alignmentlane_fifo.rtl.||Top.srr(5430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5430||AlignmentLane_Fifo.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/6
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_6_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5433||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_5_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5434||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_4_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5435||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_3_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5436||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_2_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5437||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_1_5(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5438||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL265||@W:Removing unused bit 8 of write_index_control.WR_INDEX_0_7(8 downto 0). Either assign all bits or reduce the width of the signal.||Top.srr(5439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5439||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL117||@W:Latch generated from process for signal RD_Enable_Vector_Encoded(2 downto 0); possible missing assignment in an if or case statement.||Top.srr(5440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5440||AlignmentLane_Fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||CL190||@W:Optimizing register bit write_shift.WR_ADD_INDEX_1_7(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5443||AlignmentLane_Fifo.vhd(214);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/214
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of WR_ADD_INDEX_1_7(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5444||AlignmentLane_Fifo.vhd(214);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/214
Implementation;Synthesis||CL260||@W:Pruning register bit 8 of write_index_control.WR_INDEX_7(8 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Top.srr(5445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5445||AlignmentLane_Fifo.vhd(244);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/244
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(5448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5448||RxLaneControl.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/170
Implementation;Synthesis||CL159||@N: Input Status_Fault_CLR is unused.||Top.srr(5457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5457||RxLaneControl.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/33
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state_reg.||Top.srr(5462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5462||TxLaneControl.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/113
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(5593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5593||synthesis.fdc(16);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/16
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(5594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5594||synthesis.fdc(17);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/17
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||Top.srr(5595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5595||synthesis.fdc(18);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/18
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||Top.srr(5596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5596||null;null
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.inst_AnalyzInCirc_Controler.sample_counter[15:0] is being ignored due to limitations in architecture. ||Top.srr(5612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5612||analyzincirc_controler.vhd(378);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/378
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2.FIFO_COUNT[11:0] is being ignored due to limitations in architecture. ||Top.srr(5613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5613||analyzincirc_fifo.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2.WR_INDEX[9:3] is being ignored due to limitations in architecture. ||Top.srr(5614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5614||analyzincirc_fifo.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2.RD_INDEX[9:0] is being ignored due to limitations in architecture. ||Top.srr(5615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5615||analyzincirc_fifo.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||Top.srr(5616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5616||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||Top.srr(5617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5617||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/47
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||Top.srr(5618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5618||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/48
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.PF_OSC_C0_PF_OSC_C0_0_PF_OSC(verilog)) because it does not drive other instances.||Top.srr(5619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5619||pf_osc_c0_pf_osc_c0_0_pf_osc.v(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_OSC_C0\PF_OSC_C0_0\PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v'/linenumber/15
Implementation;Synthesis||BN132||@W:Removing sequential instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[15] because it is equivalent to instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5620||clock_controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||BN132||@W:Removing sequential instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[13] because it is equivalent to instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5621||clock_controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||BN132||@W:Removing sequential instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[6] because it is equivalent to instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5622||clock_controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Communication_0.UART_Protocol_1.UART_RX_Protocol_0.counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(5623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5623||uart_rx_protocol.vhd(503);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/503
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.rxBuffer[23:0] is being ignored due to limitations in architecture. ||Top.srr(5624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5624||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.SPI_LMX_0_0.spi_master_0.txBuffer[23:0] is being ignored due to limitations in architecture. ||Top.srr(5625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5625||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.Command_Decoder_0.counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(5626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5626||command_decoder.vhd(681);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/681
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Controler_0.ADI_SPI_0.counter[8:0] is being ignored due to limitations in architecture. ||Top.srr(5627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5627||adi_spi.vhd(245);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/245
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.Trigger_Top_Part_0.Trigger_Control_0.finite_event_counter[31:0] is being ignored due to limitations in architecture. ||Top.srr(5628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5628||trigger_control.vhd(456);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/456
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.FIFOs_Reader_0.BlockF_Counter[7:0] is being ignored due to limitations in architecture. ||Top.srr(5629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5629||fifos_reader.vhd(609);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/609
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Data_Block_0.FIFOs_Reader_0.Event_RAM_W_Address_Integer[9:0] is being ignored due to limitations in architecture. ||Top.srr(5630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5630||fifos_reader.vhd(537);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/537
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.TxLaneControl_0.Counter_IlasSequence[7:0] is being ignored due to limitations in architecture. ||Top.srr(5631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5631||txlanecontrol.vhd(377);liberoaction://cross_probe/hdl/file/'<project>\hdl\TxLaneControl.vhd'/linenumber/377
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.RxLaneControl_0.Counter_IlasSequence[7:0] is being ignored due to limitations in architecture. ||Top.srr(5632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5632||rxlanecontrol.vhd(420);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxLaneControl.vhd'/linenumber/420
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.FIFO_COUNT[9:0] is being ignored due to limitations in architecture. ||Top.srr(5633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5633||alignmentlane_fifo.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/157
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2:0] is being ignored due to limitations in architecture. ||Top.srr(5634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5634||alignmentlane_fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_255[7:0] is being ignored due to limitations in architecture. ||Top.srr(5635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5635||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_254[7:0] is being ignored due to limitations in architecture. ||Top.srr(5636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5636||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_253[7:0] is being ignored due to limitations in architecture. ||Top.srr(5637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5637||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_252[7:0] is being ignored due to limitations in architecture. ||Top.srr(5638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5638||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_251[7:0] is being ignored due to limitations in architecture. ||Top.srr(5639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5639||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_250[7:0] is being ignored due to limitations in architecture. ||Top.srr(5640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5640||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_249[7:0] is being ignored due to limitations in architecture. ||Top.srr(5641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5641||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_248[7:0] is being ignored due to limitations in architecture. ||Top.srr(5642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5642||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_247[7:0] is being ignored due to limitations in architecture. ||Top.srr(5643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5643||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_246[7:0] is being ignored due to limitations in architecture. ||Top.srr(5644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5644||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_245[7:0] is being ignored due to limitations in architecture. ||Top.srr(5645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5645||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_244[7:0] is being ignored due to limitations in architecture. ||Top.srr(5646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5646||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_243[7:0] is being ignored due to limitations in architecture. ||Top.srr(5647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5647||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_242[7:0] is being ignored due to limitations in architecture. ||Top.srr(5648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5648||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_241[7:0] is being ignored due to limitations in architecture. ||Top.srr(5649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5649||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_240[7:0] is being ignored due to limitations in architecture. ||Top.srr(5650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5650||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_239[7:0] is being ignored due to limitations in architecture. ||Top.srr(5651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5651||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_238[7:0] is being ignored due to limitations in architecture. ||Top.srr(5652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5652||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_237[7:0] is being ignored due to limitations in architecture. ||Top.srr(5653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5653||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_236[7:0] is being ignored due to limitations in architecture. ||Top.srr(5654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5654||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_235[7:0] is being ignored due to limitations in architecture. ||Top.srr(5655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5655||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_234[7:0] is being ignored due to limitations in architecture. ||Top.srr(5656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5656||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_233[7:0] is being ignored due to limitations in architecture. ||Top.srr(5657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5657||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_232[7:0] is being ignored due to limitations in architecture. ||Top.srr(5658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5658||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_231[7:0] is being ignored due to limitations in architecture. ||Top.srr(5659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5659||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_230[7:0] is being ignored due to limitations in architecture. ||Top.srr(5660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5660||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_229[7:0] is being ignored due to limitations in architecture. ||Top.srr(5661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5661||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_228[7:0] is being ignored due to limitations in architecture. ||Top.srr(5662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5662||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_227[7:0] is being ignored due to limitations in architecture. ||Top.srr(5663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5663||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_226[7:0] is being ignored due to limitations in architecture. ||Top.srr(5664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5664||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_225[7:0] is being ignored due to limitations in architecture. ||Top.srr(5665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5665||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_224[7:0] is being ignored due to limitations in architecture. ||Top.srr(5666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5666||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_223[7:0] is being ignored due to limitations in architecture. ||Top.srr(5667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5667||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_222[7:0] is being ignored due to limitations in architecture. ||Top.srr(5668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5668||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_221[7:0] is being ignored due to limitations in architecture. ||Top.srr(5669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5669||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_220[7:0] is being ignored due to limitations in architecture. ||Top.srr(5670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5670||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_219[7:0] is being ignored due to limitations in architecture. ||Top.srr(5671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5671||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_218[7:0] is being ignored due to limitations in architecture. ||Top.srr(5672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5672||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_217[7:0] is being ignored due to limitations in architecture. ||Top.srr(5673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5673||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_216[7:0] is being ignored due to limitations in architecture. ||Top.srr(5674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5674||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_215[7:0] is being ignored due to limitations in architecture. ||Top.srr(5675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5675||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_214[7:0] is being ignored due to limitations in architecture. ||Top.srr(5676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5676||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_213[7:0] is being ignored due to limitations in architecture. ||Top.srr(5677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5677||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_212[7:0] is being ignored due to limitations in architecture. ||Top.srr(5678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5678||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_211[7:0] is being ignored due to limitations in architecture. ||Top.srr(5679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5679||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_210[7:0] is being ignored due to limitations in architecture. ||Top.srr(5680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5680||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_209[7:0] is being ignored due to limitations in architecture. ||Top.srr(5681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5681||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_208[7:0] is being ignored due to limitations in architecture. ||Top.srr(5682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5682||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_207[7:0] is being ignored due to limitations in architecture. ||Top.srr(5683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5683||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_206[7:0] is being ignored due to limitations in architecture. ||Top.srr(5684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5684||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_205[7:0] is being ignored due to limitations in architecture. ||Top.srr(5685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5685||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_204[7:0] is being ignored due to limitations in architecture. ||Top.srr(5686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5686||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_203[7:0] is being ignored due to limitations in architecture. ||Top.srr(5687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5687||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_202[7:0] is being ignored due to limitations in architecture. ||Top.srr(5688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5688||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_201[7:0] is being ignored due to limitations in architecture. ||Top.srr(5689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5689||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_200[7:0] is being ignored due to limitations in architecture. ||Top.srr(5690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5690||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_199[7:0] is being ignored due to limitations in architecture. ||Top.srr(5691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5691||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_198[7:0] is being ignored due to limitations in architecture. ||Top.srr(5692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5692||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_197[7:0] is being ignored due to limitations in architecture. ||Top.srr(5693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5693||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_196[7:0] is being ignored due to limitations in architecture. ||Top.srr(5694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5694||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_195[7:0] is being ignored due to limitations in architecture. ||Top.srr(5695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5695||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_194[7:0] is being ignored due to limitations in architecture. ||Top.srr(5696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5696||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_193[7:0] is being ignored due to limitations in architecture. ||Top.srr(5697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5697||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_192[7:0] is being ignored due to limitations in architecture. ||Top.srr(5698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5698||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_191[7:0] is being ignored due to limitations in architecture. ||Top.srr(5699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5699||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_190[7:0] is being ignored due to limitations in architecture. ||Top.srr(5700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5700||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_189[7:0] is being ignored due to limitations in architecture. ||Top.srr(5701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5701||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_188[7:0] is being ignored due to limitations in architecture. ||Top.srr(5702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5702||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_187[7:0] is being ignored due to limitations in architecture. ||Top.srr(5703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5703||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_186[7:0] is being ignored due to limitations in architecture. ||Top.srr(5704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5704||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_185[7:0] is being ignored due to limitations in architecture. ||Top.srr(5705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5705||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_184[7:0] is being ignored due to limitations in architecture. ||Top.srr(5706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5706||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_183[7:0] is being ignored due to limitations in architecture. ||Top.srr(5707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5707||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_182[7:0] is being ignored due to limitations in architecture. ||Top.srr(5708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5708||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_181[7:0] is being ignored due to limitations in architecture. ||Top.srr(5709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5709||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_180[7:0] is being ignored due to limitations in architecture. ||Top.srr(5710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5710||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_179[7:0] is being ignored due to limitations in architecture. ||Top.srr(5711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5711||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_178[7:0] is being ignored due to limitations in architecture. ||Top.srr(5712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5712||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_177[7:0] is being ignored due to limitations in architecture. ||Top.srr(5713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5713||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_176[7:0] is being ignored due to limitations in architecture. ||Top.srr(5714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5714||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_175[7:0] is being ignored due to limitations in architecture. ||Top.srr(5715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5715||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_174[7:0] is being ignored due to limitations in architecture. ||Top.srr(5716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5716||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_173[7:0] is being ignored due to limitations in architecture. ||Top.srr(5717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5717||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.memory_store.r_FIFO_DATA_172[7:0] is being ignored due to limitations in architecture. ||Top.srr(5718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5718||alignmentlane_fifo.vhd(283);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/283
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5731||corefifo_c11_corefifo_c11_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5732||corefifo_c11_corefifo_c11_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5733||corefifo_c11_corefifo_c11_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5734||corefifo_c11_corefifo_c11_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\COREFIFO_C11_COREFIFO_C11_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5735||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z18_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5736||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5737||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z17_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5738||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C11\COREFIFO_C11_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z15_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5739||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5740||corefifo_c8_corefifo_c8_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5741||corefifo_c8_corefifo_c8_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5742||corefifo_c8_corefifo_c8_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5743);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5743||corefifo_c8_corefifo_c8_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5744);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5744||corefifo_c7_corefifo_c7_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(5745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5745||corefifo_c7_corefifo_c7_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\COREFIFO_C7_COREFIFO_C7_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5746||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z13_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5747||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z12_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5748||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C7\COREFIFO_C7_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN115||@N: Removing instance ftdi_to_fifo_interface_0 (in view: work.USB_3_Protocol(verilog)) because it does not drive other instances.||Top.srr(5749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5749||usb_3_protocol.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\work\USB_3_Protocol\USB_3_Protocol.v'/linenumber/266
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C16 (in view: work.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5750||corefifo_c8_corefifo_c8_0_lsram_top.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v'/linenumber/65
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C17 (in view: work.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5751||corefifo_c8_corefifo_c8_0_lsram_top.v(515);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v'/linenumber/515
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C18 (in view: work.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5752||corefifo_c8_corefifo_c8_0_lsram_top.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v'/linenumber/90
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C8_COREFIFO_C8_0_LSRAM_top_R0C19 (in view: work.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5753||corefifo_c8_corefifo_c8_0_lsram_top.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C8\COREFIFO_C8_0\rtl\vlog\core\COREFIFO_C8_COREFIFO_C8_0_LSRAM_top.v'/linenumber/40
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk7\.afull_r (in view: work.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5754||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk7\.aempty_r (in view: work.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5755||corefifo_sync_scntr.v(534);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C3\COREFIFO_C3_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/534
Implementation;Synthesis||BN115||@N: Removing instance mko_0 (in view: work.UART_Protocol_0(verilog)) because it does not drive other instances.||Top.srr(5756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5756||uart_protocol.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/234
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5757||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5758||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5759||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5760||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5761||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5762||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5763||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5764||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5765||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5766||rx_async.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis||BN362||@N: Removing sequential instance parity_err (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5767||rx_async.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/447
Implementation;Synthesis||BN362||@N: Removing sequential instance clear_parity_en (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5768||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_write (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||Top.srr(5769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5769||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5770||rx_async.v(231);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/231
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5771||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5772||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance rx_parity_calc (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5773||rx_async.v(421);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/421
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5774||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5775||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5776||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5777||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN115||@N: Removing instance mko_0 (in view: work.UART_Protocol_1(verilog)) because it does not drive other instances.||Top.srr(5778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5778||uart_protocol.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_Protocol\UART_Protocol.v'/linenumber/234
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5779||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z10_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5780||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5781||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z9_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5782||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C6\COREFIFO_C6_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5783||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5784||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.afull_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5785||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5786||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5787||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5788||rx_async.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/206
Implementation;Synthesis||BN362||@N: Removing sequential instance parity_err (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5789||rx_async.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/447
Implementation;Synthesis||BN362||@N: Removing sequential instance clear_parity_en (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5790||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_write (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||Top.srr(5791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5791||rx_async.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5792||rx_async.v(231);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/231
Implementation;Synthesis||BN362||@N: Removing sequential instance overflow_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5793||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance framing_error_int (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5794||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||BN362||@N: Removing sequential instance rx_parity_calc (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5795||rx_async.v(421);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/421
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5796||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z7_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5797||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.wack_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5798||corefifo_async.v(784);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/784
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z6_layer0_1_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5799||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk7\.afull_r (in view: work.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5800||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk7\.aempty_r (in view: work.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5801||corefifo_sync_scntr.v(534);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C1\COREFIFO_C1_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/534
Implementation;Synthesis||MO129||@W:Sequential instance Controler_0.SPI_LMX_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.||Top.srr(5802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5802||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||MO129||@W:Sequential instance Controler_0.SPI_LMX_0_0.spi_master_0.last_bit[0] is reduced to a combinational gate by constant propagation.||Top.srr(5803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5803||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5804||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5805||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5806||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5807||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5808||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5809||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5810||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5811||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5812||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5813||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5814||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5815||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5816||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5817||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5818||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5819||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5820||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5821||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5822||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5823||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5824||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5825||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5826||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_3(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5827||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5828||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_3_4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5829||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5830||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_3_4(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5831||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5832||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z23_layer0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5833);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5833||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk8\.afull_r (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Top.srr(5834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5834||corefifo_sync_scntr.v(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/587
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5835);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5835||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance reg_valid_r (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z26_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5836||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_r (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z26_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5837||corefifo_fwft.v(355);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_fwft.v'/linenumber/355
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk6\.almostemptyi (in view: work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5838||corefifo_sync_scntr.v(446);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/446
Implementation;Synthesis||BN362||@N: Removing sequential instance Communication_Data_Req (in view: work.Communication_Builder(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||Top.srr(5839);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5839||communication_builder.vhd(1010);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/1010
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk10\.aempty_r (in view: work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||Top.srr(5840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5840||corefifo_async.v(717);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/717
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C2 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5841||corefifo_c5_corefifo_c5_0_lsram_top.v(212);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/212
Implementation;Synthesis||BN362||@N: Removing sequential instance COREFIFO_C5_COREFIFO_C5_0_LSRAM_top_R0C3 (in view: work.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5842||corefifo_c5_corefifo_c5_0_lsram_top.v(387);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_LSRAM_top.v'/linenumber/387
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C44 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5843||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(382);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/382
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R1C30 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5844||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(411);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/411
Implementation;Synthesis||BN362||@N: Removing sequential instance PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_R2C30 (in view: work.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0(verilog)) of type view:ACG4.RAM1K20(PRIM) because it does not drive other instances.||Top.srr(5845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5845||pf_dpsram_c5_pf_dpsram_c5_0_pf_dpsram.v(468);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_DPSRAM_C5\PF_DPSRAM_C5_0\PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM.v'/linenumber/468
Implementation;Synthesis||BN132||@W:Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5848||corelanemstrmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||BN132||@W:Removing sequential instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rx_ok_st because it is equivalent to instance Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.PF_XCVR_ERM_C8_0.I_XCVR_CORELANEMSTR_0.g_mode2.u_mstr.rqCode[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(5849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5849||corelanemstrmode2.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORELANEMSTR\2.1.100\rtl\vlog\core\CORELANEMSTRmode2.v'/linenumber/132
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5850||transceiver_main.v(408);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/408
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_0 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5851||transceiver_main.v(417);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/417
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_1 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5852||transceiver_main.v(426);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/426
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_2 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5853||transceiver_main.v(435);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/435
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_3 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5854||transceiver_main.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/444
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_4 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5855||transceiver_main.v(453);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/453
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_0_5 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5856||transceiver_main.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/462
Implementation;Synthesis||BN115||@N: Removing instance SampleTxDeCompose_1 (in view: work.Transceiver_Main(verilog)) because it does not drive other instances.||Top.srr(5857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5857||transceiver_main.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transceiver_Main\Transceiver_Main.v'/linenumber/471
Implementation;Synthesis||FP130||@N: Promoting Net Transceiver_Main_0.Synchronizer_0_3.Chain_arst[1] on CLKINT  I_2 ||Top.srr(5861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5861||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff_arst on CLKINT  I_2 ||Top.srr(5862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5862||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Controler_0.Reset_Controler_0.INT_DataFifo_Reset_N_arst on CLKINT  I_2 ||Top.srr(5863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5863||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.Clock_Switch_0.inst_Synchronizer_Reset_Out.Chain_arst[1] on CLKINT  I_2 ||Top.srr(5864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5864||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.Synchronizer_0.Chain_arst[1] on CLKINT  I_2 ||Top.srr(5865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5865||null;null
Implementation;Synthesis||FP130||@N: Promoting Net FTDI_CLK on CLKINT  I_1 ||Top.srr(5866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5866||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Clock_Reset_0.PF_CLK_DIV_C2_0.PF_CLK_DIV_C2_0.CLK_OUT on CLKINT  I_1 ||Top.srr(5867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5867||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_OR_temp[7] on CLKINT  I_2 ||Top.srr(5868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5868||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_OR_temp[7] on CLKINT  I_2 ||Top.srr(5869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5869||null;null
Implementation;Synthesis||FP130||@N: Promoting Net GPIO_0_net_0 on CLKINT  I_2 ||Top.srr(5870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5870||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=952 on top level netlist Top ||Top.srr(5871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5871||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 11166 sequential elements including AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.inst_AnalyzInCirc_Controler.Triggers_Vector_Falling[7]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5957||analyzincirc_controler.vhd(425);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_Controler.vhd'/linenumber/425
Implementation;Synthesis||MT530||@W:Found inferred clock PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock which controls 2 sequential elements including Clock_Reset_0.Clock_Switch_0_0.inst_Synchronizer_Reset_Out.Chain[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5958||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||MT530||@W:Found inferred clock Top|N_9_inferred_clock which controls 4 sequential elements including Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5959||pf_ccc_c7_pf_ccc_c7_0_pf_ccc.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C7\PF_CCC_C7_0\PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||MT530||@W:Found inferred clock EXT_Signals_InputSwitch|SwitchGen_GEN_2_EXT_VectorSignals_5_inferred_clock[2] which controls 2 sequential elements including Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5960||pf_ccc_c7_pf_ccc_c7_0_pf_ccc.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C7\PF_CCC_C7_0\PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||MT530||@W:Found inferred clock EXT_Signals_InputSwitch|SwitchGen_GEN_3_EXT_VectorSignals_7_inferred_clock[3] which controls 2 sequential elements including Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5961||pf_ccc_c7_pf_ccc_c7_0_pf_ccc.v(39);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C7\PF_CCC_C7_0\PF_CCC_C7_PF_CCC_C7_0_PF_CCC.v'/linenumber/39
Implementation;Synthesis||MT530||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_2_inferred_clock which controls 3 sequential elements including Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5962||alignmentlane_fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||MT530||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_2_inferred_clock which controls 3 sequential elements including Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.RD_Enable_Vector_Encoded[2]. This clock has no specified timing constraint which may adversely impact design performance. ||Top.srr(5963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5963||alignmentlane_fifo.vhd(317);liberoaction://cross_probe/hdl/file/'<project>\hdl\AlignmentLane_Fifo.vhd'/linenumber/317
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Top.srr(5965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/5965||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state_reg[0:3] (in view: work.Trigger_Main(rtl)); safe FSM implementation is not required.||Top.srr(6084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6084||trigger_main.vhd(267);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/267
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_0(verilog)); safe FSM implementation is not required.||Top.srr(6221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6221||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_0(rtl)); safe FSM implementation is not required.||Top.srr(6259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6259||uart_rx_protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_1(verilog)); safe FSM implementation is not required.||Top.srr(6283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6283||rx_async.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core\Rx_async.v'/linenumber/286
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine Detect_state_reg[0:3] (in view: work.UART_RX_Protocol_1(rtl)); safe FSM implementation is not required.||Top.srr(6321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6321||uart_rx_protocol.vhd(422);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_RX_Protocol.vhd'/linenumber/422
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state_reg[0:3] (in view: work.Communication_ANW_MUX(rtl)); safe FSM implementation is not required.||Top.srr(6350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6350||communication_anw_mux.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_ANW_MUX.vhd'/linenumber/67
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top_cck.rpt" .||Top.srr(6373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6373||null;null
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.Transciever_OneLane_inst_Transciever_OneLane_1(verilog) ||Top.srr(6424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6424||transciever_onelane.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/9
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.Transciever_OneLane_inst_Transciever_OneLane_0(verilog) ||Top.srr(6425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6425||transciever_onelane.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/9
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.Communication(verilog) ||Top.srr(6426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6426||communication.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/9
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.Transciever_OneLane_inst_Transciever_OneLane_1(verilog) unnecessary ||Top.srr(6431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6431||transciever_onelane.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/9
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.Transciever_OneLane_inst_Transciever_OneLane_0(verilog) unnecessary ||Top.srr(6432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6432||transciever_onelane.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Transciever_OneLane\Transciever_OneLane.v'/linenumber/9
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.Communication(verilog) unnecessary ||Top.srr(6434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6434||communication.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Communication\Communication.v'/linenumber/9
Implementation;Synthesis||MF106||@N: Mapping Top level view:work.Top(verilog) because ||Top.srr(6437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6437||top.v(9);liberoaction://cross_probe/hdl/file/'<project>\component\work\Top\Top.v'/linenumber/9
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6443||corefifo_c4_corefifo_c4_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6444||corefifo_c4_corefifo_c4_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6445||corefifo_c4_corefifo_c4_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6446||corefifo_c4_corefifo_c4_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO_C4_COREFIFO_C4_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6447||corefifo_c5_corefifo_c5_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6448||corefifo_c5_corefifo_c5_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6449||corefifo_c5_corefifo_c5_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6450||corefifo_c5_corefifo_c5_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\COREFIFO_C5_COREFIFO_C5_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6451||corefifo_c10_corefifo_c10_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_10_10_0s_1s_2s_0s_0s(verilog)) has its enable tied to GND.||Top.srr(6452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6452||corefifo_c10_corefifo_c10_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\COREFIFO_C10_COREFIFO_C10_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_2.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6453||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6454||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_0.COREFIFO_C4_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6455||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_2.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6456||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_1.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6457||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||BN132||@W:Removing sequential instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0_0.COREFIFO_C4_0.RE_d1 because it is equivalent to instance Data_Block_0.Input_Data_Part_1.COREFIFO_C4_0.COREFIFO_C4_0.RE_d1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6458||corefifo.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||FA239||@W:ROM decode_vector_16[12:0] (in view: work.Command_Decoder(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(6463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6463||command_decoder.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/502
Implementation;Synthesis||MO106||@N: Found ROM decode_vector_16[12:0] (in view: work.Command_Decoder(rtl)) with 27 words by 13 bits.||Top.srr(6464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6464||command_decoder.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/502
Implementation;Synthesis||FA239||@W:ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(6465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6465||sample_ram_block_decoder.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/36
Implementation;Synthesis||FA239||@W:ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(6466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6466||sample_ram_block_decoder.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/36
Implementation;Synthesis||MO106||@N: Found ROM Sample_RAM_Block_Decoder_0.Output_vector_1[15:0] (in view: work.Sample_RAM_Block(verilog)) with 4 words by 16 bits.||Top.srr(6467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6467||sample_ram_block_decoder.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\Sample_RAM_Block_Decoder.vhd'/linenumber/36
Implementation;Synthesis||MO231||@N: Found counter in view:work.AnalyzInCirc_FIFO_12_8_1024_Top(rtl) instance WR_INDEX[9:3] ||Top.srr(6479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6479||analyzincirc_fifo.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||MO231||@N: Found counter in view:work.AnalyzInCirc_FIFO_12_8_1024_Top(rtl) instance RD_INDEX[9:0] ||Top.srr(6480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6480||analyzincirc_fifo.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||MF135||@N: RAM fifo_data_data[11:0] (in view: work.AnalyzInCirc_FIFO_12_8_1024_Top(rtl)) is 1024 words by 12 bits.||Top.srr(6481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6481||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1023_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6482||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1023_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6483||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1023_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6484||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1022_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6485||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1022_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6486||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1022_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6487||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1021_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6488||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1021_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6489||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1021_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6490||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1020_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6491||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1020_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6492||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1020_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6493||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1019_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6494||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1019_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6495||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1019_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6496||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1018_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6497||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1018_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6498||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1018_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6499||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1017_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6500||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1017_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6501||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1017_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6502||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1016_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6503||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1016_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6504||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1016_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6505||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1015_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6506||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1015_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6507||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1015_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6508||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1014_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6509||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1014_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6510||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1014_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6511||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1013_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6512||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1013_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6513||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1013_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6514||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1012_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6515||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1012_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6516||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1012_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6517||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1011_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6518||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1011_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6519||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1011_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6520||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1010_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6521||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1010_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6522||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1010_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6523||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1009_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6524||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1009_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6525||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1009_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6526||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1008_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6527||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1008_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6528||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1008_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6529||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1007_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6530||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1007_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6531||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1007_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6532||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1006_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6533||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1006_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6534||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1006_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6535||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1005_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6536||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1005_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6537||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1005_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6538||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1004_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6539||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1004_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6540||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1004_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6541||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1003_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6542||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1003_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6543||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1003_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6544||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1002_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6545||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1002_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6546||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1002_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6547||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1001_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6548||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1001_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6549||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1001_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6550||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1000_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6551||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1000_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6552||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram1000_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6553||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram999_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6554||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram999_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6555||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram999_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6556||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram998_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6557||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram998_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6558||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram998_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6559||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram997_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6560||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram997_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6561||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram997_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6562||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram996_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6563||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram996_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6564||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram996_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6565||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram995_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6566||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram995_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6567||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram995_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6568||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram994_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6569||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram994_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6570||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram994_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6571||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram993_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6572||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram993_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6573||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram993_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6574||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram992_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6575||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram992_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6576||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram992_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6577||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram991_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6578||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram991_[10] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6579||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram991_[9] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6580||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||BN362||@N: Removing sequential instance ram990_[11] (in view: work.SYNRAM1024X12(decomp)) because it does not drive other instances.||Top.srr(6581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6581||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||MO231||@N: Found counter in view:work.AnalyzInCirc_FIFO_12_8_1024_Top_0(rtl) instance WR_INDEX[9:3] ||Top.srr(6584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6584||analyzincirc_fifo.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||MO231||@N: Found counter in view:work.AnalyzInCirc_FIFO_12_8_1024_Top_0(rtl) instance RD_INDEX[9:0] ||Top.srr(6585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6585||analyzincirc_fifo.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/66
Implementation;Synthesis||MF135||@N: RAM fifo_data_data[11:0] (in view: work.AnalyzInCirc_FIFO_12_8_1024_Top_0(rtl)) is 1024 words by 12 bits.||Top.srr(6586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6586||analyzincirc_fifo.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\AnalyzInCirc_FIFO.vhd'/linenumber/35
Implementation;Synthesis||MO231||@N: Found counter in view:work.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_Top(rtl) instance fsm_timer[9:0] ||Top.srr(6595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6595||ctrlbus_handshake.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/195
Implementation;Synthesis||MO231||@N: Found counter in view:work.Clock_Switch_1(rtl) instance fsm_timer[11:0] ||Top.srr(6604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6604||clock_switch.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/116
Implementation;Synthesis||MO231||@N: Found counter in view:work.Clock_Switch_0(rtl) instance fsm_timer[11:0] ||Top.srr(6613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6613||clock_switch.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Switch.vhd'/linenumber/116
Implementation;Synthesis||BN132||@W:Removing instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[2] because it is equivalent to instance Clock_Reset_0.Clock_Controller_0.read_data_frame_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6622||clock_controller.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\Clock_Controller.vhd'/linenumber/202
Implementation;Synthesis||MO231||@N: Found counter in view:work.Reset_Controler(rtl) instance Counter_INT_PULSE[15:0] ||Top.srr(6631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6631||reset_controler.vhd(392);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/392
Implementation;Synthesis||MO231||@N: Found counter in view:work.Reset_Controler(rtl) instance Counter_EXT_PULSE[15:0] ||Top.srr(6632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6632||reset_controler.vhd(356);liberoaction://cross_probe/hdl/file/'<project>\hdl\Reset_Controler.vhd'/linenumber/356
Implementation;Synthesis||FX107||@W:RAM memory[7:0] (in view: work.REGISTERS(rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||Top.srr(6642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6642||registers.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\REGISTERS.vhd'/linenumber/28
Implementation;Synthesis||MO231||@N: Found counter in view:work.gpio_controler(rtl) instance Counter_PULSE[31:0] ||Top.srr(6651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6651||gpio_controler.vhd(455);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/455
Implementation;Synthesis||MO231||@N: Found counter in view:work.gpio_controler(rtl) instance REG_INPUTs_RISING_COUNTER[15:0] ||Top.srr(6652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6652||gpio_controler.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/387
Implementation;Synthesis||MO231||@N: Found counter in view:work.gpio_controler(rtl) instance REG_INPUTs_FALLING_COUNTER[15:0] ||Top.srr(6653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6653||gpio_controler.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\gpio_controler.vhd'/linenumber/387
Implementation;Synthesis||MO231||@N: Found counter in view:work.Command_Decoder(rtl) instance counter[31:0] ||Top.srr(6666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6666||command_decoder.vhd(681);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/681
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[1] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[33]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6667||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[2] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[34]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6668||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[3] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[35]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6669||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[39] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_status_err. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6670||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[18] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6671||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[22] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6672||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[23] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[23]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6673||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[24] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6674||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[25] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6675||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[26] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6676||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[27] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6677||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[28] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6678||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[29] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6679||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[30] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_ID[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6680||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[31] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_CDb. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6681||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_status_comm[0] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6682||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[3] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6683||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[4] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6684||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[5] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6685||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[6] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6686||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[7] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6687||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[8] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6688||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[9] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6689||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[10] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6690||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[11] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6691||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[12] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6692||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[13] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6693||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[14] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6694||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[15] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6695||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[16] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6696||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[17] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6697||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[0] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6698||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[1] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6699||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.AE_CMD_Data[2] because it is equivalent to instance Controler_0.Command_Decoder_0.cmd_data[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6700||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[19] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6701||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[20] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6702||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||BN132||@W:Removing instance Controler_0.Command_Decoder_0.cmd_data[21] because it is equivalent to instance Controler_0.Command_Decoder_0.AE_CMD_Data[21]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6703||command_decoder.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/457
Implementation;Synthesis||MO231||@N: Found counter in view:work.work_spi_master_behavioural_24_5_1_data_lengthdivider_Top(behavioural) instance clk_toggles[5:0] ||Top.srr(6716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6716||spi_master.vhd(49);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/49
Implementation;Synthesis||MO231||@N: Found counter in view:work.ADI_SPI_Top(rtl) instance data_counter[31:0] ||Top.srr(6724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6724||adi_spi.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/59
Implementation;Synthesis||MO231||@N: Found counter in view:work.ADI_SPI_Top(rtl) instance addr_counter[31:0] ||Top.srr(6725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6725||adi_spi.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADI_SPI.vhd'/linenumber/59
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog) instance memraddr_r[13:0] ||Top.srr(6726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6726||corefifo_sync_scntr.v(644);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/644
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z22_layer0_Top(verilog) instance memwaddr_r[13:0] ||Top.srr(6727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6727||corefifo_sync_scntr.v(628);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C4\COREFIFO_C4_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/628
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0(verilog) instance memraddr_r[13:0] ||Top.srr(6728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6728||corefifo_sync_scntr.v(644);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/644
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z25_layer0(verilog) instance memwaddr_r[13:0] ||Top.srr(6729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6729||corefifo_sync_scntr.v(628);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C5\COREFIFO_C5_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/628
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine state_reg[0:3] (in view: work.Trigger_Main(rtl)); safe FSM implementation is not required.||Top.srr(6736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6736||trigger_main.vhd(267);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/267
Implementation;Synthesis||MO231||@N: Found counter in view:work.Trigger_Main(rtl) instance SampleTactCounter[31:0] ||Top.srr(6737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6737||trigger_main.vhd(404);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Main.vhd'/linenumber/404
Implementation;Synthesis||MO231||@N: Found counter in view:work.Trigger_Control(rtl) instance Counter_Processed_Events[31:0] ||Top.srr(6746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6746||trigger_control.vhd(412);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/412
Implementation;Synthesis||MO231||@N: Found counter in view:work.Trigger_Control(rtl) instance Counter_Incoming_Events[31:0] ||Top.srr(6747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6747||trigger_control.vhd(412);liberoaction://cross_probe/hdl/file/'<project>\hdl\Trigger_Control.vhd'/linenumber/412
Implementation;Synthesis||MO231||@N: Found counter in view:work.FIFOs_Reader(rtl) instance BlockF_Counter[7:0] ||Top.srr(6757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6757||fifos_reader.vhd(609);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/609
Implementation;Synthesis||MO231||@N: Found counter in view:work.FIFOs_Reader(rtl) instance Event_Size_Counter[19:0] ||Top.srr(6758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6758||fifos_reader.vhd(563);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/563
Implementation;Synthesis||MO231||@N: Found counter in view:work.FIFOs_Reader(rtl) instance Sample_RAM_W_Address_Unsigned[17:0] ||Top.srr(6759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6759||fifos_reader.vhd(514);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/514
Implementation;Synthesis||MO231||@N: Found counter in view:work.FIFOs_Reader(rtl) instance Event_RAM_W_Address_Integer[9:0] ||Top.srr(6760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6760||fifos_reader.vhd(537);liberoaction://cross_probe/hdl/file/'<project>\hdl\FIFOs_Reader.vhd'/linenumber/537
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.DataRamManage(arch) instance CountOfSampleWord[127:0]  ||Top.srr(6761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6761||datarammanage.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/78
Implementation;Synthesis||MO230||@N: Found up-down counter in view:work.DataRamManage(arch) instance CountOfEventWord[31:0]  ||Top.srr(6762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6762||datarammanage.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\DataRamManage.vhd'/linenumber/50
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance fsm_timer[7:0] ||Top.srr(6763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6763||communication_builder.vhd(230);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/230
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance Frame_Counter[5:0] ||Top.srr(6764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6764||communication_builder.vhd(945);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/945
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance Sample_RAM_R_Order_Unsigned[19:0] ||Top.srr(6765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6765||communication_builder.vhd(874);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/874
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance Sample_RAM_R_Address_Unsigned[17:0] ||Top.srr(6766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6766||communication_builder.vhd(874);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/874
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance Packet_Counter[19:0] ||Top.srr(6767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6767||communication_builder.vhd(986);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/986
Implementation;Synthesis||MO231||@N: Found counter in view:work.Communication_Builder(rtl) instance Event_RAM_R_Address_Integer[9:0] ||Top.srr(6768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6768||communication_builder.vhd(848);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/848
Implementation;Synthesis||MF179||@N: Found 14 by 14 bit equality operator ('==') un1_state_reg_4 (in view: work.Communication_Builder(rtl))||Top.srr(6769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6769||communication_builder.vhd(234);liberoaction://cross_probe/hdl/file/'<project>\hdl\Communication_Builder.vhd'/linenumber/234
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.wptr[10:0] ||Top.srr(6770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6770||corefifo_async.v(668);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/668
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.rptr[10:0] ||Top.srr(6771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6771||corefifo_async.v(686);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/686
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.memraddr_r[9:0] ||Top.srr(6772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6772||corefifo_async.v(840);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/840
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z20_layer0(verilog) instance genblk10\.memwaddr_r[9:0] ||Top.srr(6773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6773||corefifo_async.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C10\COREFIFO_C10_0\rtl\vlog\core\corefifo_async.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:work.RxMainLinkController_2(rtl) instance fsm_timer[9:0] ||Top.srr(6795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6795||rxmainlinkcontroller.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\hdl\RxMainLinkController.vhd'/linenumber/91
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_4[1] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6812||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_5[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_5[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6813||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_6[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_6[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6814||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_7[1] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6815||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_7[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6816||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_1[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6817||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_3[1] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_3[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6818||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_2[2] because it is equivalent to instance Transceiver_Main_0.Test_Generator_for_Lanes_0.Test_Data_2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6819||test_generator_for_lanes.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\Test_Generator_for_Lanes.vhd'/linenumber/66
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[14] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6828||transceiver_controller.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[12] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6829||transceiver_controller.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[9] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6830||transceiver_controller.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[15] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6831||transceiver_controller.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[13] because it is equivalent to instance Transceiver_Main_0.Transceiver_Controller_0.read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6832||transceiver_controller.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Transceiver_Controller.vhd'/linenumber/255
Implementation;Synthesis||MO231||@N: Found counter in view:work.work_ctrlbus_handshake_rtl_8_16_1_g_WidthADDRg_WidthDATA_2(rtl) instance fsm_timer[9:0] ||Top.srr(6841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6841||ctrlbus_handshake.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/195
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[14] because it is equivalent to instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6898||ctrlbus_handshake.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/155
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[12] because it is equivalent to instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6899||ctrlbus_handshake.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/155
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[15] because it is equivalent to instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6900||ctrlbus_handshake.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/155
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[9] because it is equivalent to instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6901||ctrlbus_handshake.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/155
Implementation;Synthesis||BN132||@W:Removing instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[13] because it is equivalent to instance Transceiver_Main_0.CtrlBus_HandShake_0.CTRL_read_data_frame[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6902||ctrlbus_handshake.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\hdl\CtrlBus_HandShake.vhd'/linenumber/155
Implementation;Synthesis||BN132||@W:Removing instance AnalyzatorInCircuit_0.CtrlBus_HandShake_0.inst_Synchronizer_PRH_Reset.Chain[0] because it is equivalent to instance Data_Block_0.CtrlBus_HandShake_0.inst_Synchronizer_PRH_Reset.Chain[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6910||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||BN132||@W:Removing instance Data_Block_0.CtrlBus_HandShake_0.inst_Synchronizer_PRH_Reset.Chain[1] because it is equivalent to instance AnalyzatorInCircuit_0.CtrlBus_HandShake_0.inst_Synchronizer_PRH_Reset.Chain[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Top.srr(6911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6911||synchronizer.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/28
Implementation;Synthesis||FA239||@W:ROM Controler_0.Command_Decoder_0.Has_Answer_2 (in view: work.Top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(6924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6924||command_decoder.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/502
Implementation;Synthesis||FA239||@W:ROM Controler_0.Command_Decoder_0.Has_Answer_2_0 (in view: work.Top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(6925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6925||command_decoder.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/502
Implementation;Synthesis||FA239||@W:ROM Controler_0.Command_Decoder_0.Has_Answer_2_0 (in view: work.Top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Top.srr(6926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6926||command_decoder.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/502
Implementation;Synthesis||MO106||@N: Found ROM Controler_0.Command_Decoder_0.Has_Answer_2_0 (in view: work.Top(verilog)) with 27 words by 1 bit.||Top.srr(6927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6927||command_decoder.vhd(502);liberoaction://cross_probe/hdl/file/'<project>\hdl\Command_Decoder.vhd'/linenumber/502
Implementation;Synthesis||FP130||@N: Promoting Net AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO.WR_INDEX[3] on CLKINT  I_1892 ||Top.srr(6943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6943||null;null
Implementation;Synthesis||FP130||@N: Promoting Net AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO.WR_INDEX[4] on CLKINT  I_1893 ||Top.srr(6944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6944||null;null
Implementation;Synthesis||FP130||@N: Promoting Net AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO.WR_INDEX[3] on CLKINT  I_1894 ||Top.srr(6945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6945||null;null
Implementation;Synthesis||FP130||@N: Promoting Net AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO.WR_INDEX[4] on CLKINT  I_1895 ||Top.srr(6946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6946||null;null
Implementation;Synthesis||FP130||@N: Promoting Net AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO_2.WR_INDEX[5] on CLKINT  I_1896 ||Top.srr(6947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6947||null;null
Implementation;Synthesis||FP130||@N: Promoting Net AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN\.0\.inst_AnalyzInCirc_FIFO_2.WR_INDEX[6] on CLKINT  I_1897 ||Top.srr(6948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6948||null;null
Implementation;Synthesis||FP130||@N: Promoting Net AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO_2.WR_INDEX[5] on CLKINT  I_1898 ||Top.srr(6949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6949||null;null
Implementation;Synthesis||FP130||@N: Promoting Net AnalyzatorInCircuit_0.AnalyzInCirc_Top_0.FifoInst_GEN\.1\.inst_AnalyzInCirc_FIFO_2.WR_INDEX[6] on CLKINT  I_1899 ||Top.srr(6950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/6950||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7060||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7061||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7062||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7063||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7064||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7065||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||Top.srr(7066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7066||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160/CLK with period 6.25ns ||Top.srr(7078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7078||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 12.80ns ||Top.srr(7079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7079||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 12.80ns ||Top.srr(7080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7080||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/TX_CLK_R with period 12.80ns ||Top.srr(7081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7081||null;null
Implementation;Synthesis||MT615||@N: Found clock Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R with period 12.80ns ||Top.srr(7082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7082||null;null
Implementation;Synthesis||MT615||@N: Found clock FTDI_CLK with period 8.00ns ||Top.srr(7083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7083||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 with period 6.25ns ||Top.srr(7084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7084||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT1 with period 181.25ns ||Top.srr(7085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7085||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV with period 25.00ns ||Top.srr(7086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7086||null;null
Implementation;Synthesis||MT615||@N: Found clock Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV with period 25.00ns ||Top.srr(7087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7087||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_CCC_C7_PF_CCC_C7_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C7_0.PF_CCC_C7_0.pll_inst_0_clkint_0.||Top.srr(7088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7088||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock PF_CCC_C8_PF_CCC_C8_0_PF_CCC|pll_inst_0_clkint_0_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Clock_Reset_0.PF_CCC_C8_0.PF_CCC_C8_0.pll_inst_0_clkint_0.||Top.srr(7089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7089||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock Top|N_9_inferred_clock with period 10.00ns. Please declare a user-defined clock on net N_9.||Top.srr(7090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7090||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock EXT_Signals_InputSwitch|SwitchGen_GEN_2_EXT_VectorSignals_5_inferred_clock[2] with period 10.00ns. Please declare a user-defined clock on net EXT_Signals_0.EXT_Signals_InputSwitch_0.EXT_InputsVectorSignals_net_0[2].||Top.srr(7091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7091||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock EXT_Signals_InputSwitch|SwitchGen_GEN_3_EXT_VectorSignals_7_inferred_clock[3] with period 10.00ns. Please declare a user-defined clock on net EXT_Signals_0.EXT_Signals_InputSwitch_0.EXT_InputsVectorSignals_net_0[3].||Top.srr(7092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7092||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_1|N_2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_0.AlignmentLane_Fifo_0.N_2.||Top.srr(7093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7093||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock work_alignmentlane_fifo_rtl_8_8_256_g_NumOfBYTESg_BYTE_WIDTHg_DEPTH_0|N_2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net Transceiver_Main_0.Transceiver_LanesConnection_0.inst_Transciever_OneLane_1.AlignmentLane_Fifo_0.N_2.||Top.srr(7094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7094||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0:r) to clock (FTDI_CLK:r) are overconstrained because the required time of 0.25 ns is too small.  ||Top.srr(7145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7145||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 0.20 ns is too small.  ||Top.srr(7146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7146||null;null
Implementation;Synthesis||MT116||@W:Paths from clock (Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD/Y_DIV:r) to clock (Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0/RX_CLK_R:r) are overconstrained because the required time of 0.20 ns is too small.  ||Top.srr(7147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Top.srr'/linenumber/7147||null;null
Implementation;Place and Route;RootName:Top
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Warning(s) , 15 Info(s)||Top_layout_log.log;liberoaction://open_report/file/Top_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:Top
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||Top_generateBitstream.log;liberoaction://open_report/file/Top_generateBitstream.log||(null);(null)
