{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747356130709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747356130709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 16 12:42:10 2025 " "Processing started: Fri May 16 12:42:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747356130709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356130709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CS701 -c DE1-SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off CS701 -c DE1-SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356130709 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747356131090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747356131090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audioclock_1/audioclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/audioclock_1/audioclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioClock-rtl " "Found design unit 1: AudioClock-rtl" {  } { { "ip/AudioClock_1/AudioClock.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/AudioClock.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135858 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioClock " "Found entity 1: AudioClock" {  } { { "ip/AudioClock_1/AudioClock.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/AudioClock.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audioclock_1/submodules/audioclock_audio_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/audioclock_1/submodules/audioclock_audio_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioClock_audio_pll_0 " "Found entity 1: AudioClock_audio_pll_0" {  } { { "ip/AudioClock_1/submodules/AudioClock_audio_pll_0.v" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/AudioClock_audio_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audioclock_1/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/audioclock_1/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "ip/AudioClock_1/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audioclock_1/submodules/audioclock_audio_pll_0_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/audioclock_1/submodules/audioclock_audio_pll_0_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioClock_audio_pll_0_audio_pll " "Found entity 1: AudioClock_audio_pll_0_audio_pll" {  } { { "ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audiofifo/audiofifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/audiofifo/audiofifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audiofifo-SYN " "Found design unit 1: audiofifo-SYN" {  } { { "ip/AudioFifo/AudioFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioFifo/AudioFifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135867 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioFifo " "Found entity 1: AudioFifo" {  } { { "ip/AudioFifo/AudioFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioFifo/AudioFifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audiorom/audiorom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/audiorom/audiorom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audiorom-SYN " "Found design unit 1: audiorom-SYN" {  } { { "ip/AudioRom/AudioRom.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioRom/AudioRom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135869 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioRom " "Found entity 1: AudioRom" {  } { { "ip/AudioRom/AudioRom.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioRom/AudioRom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/tdmaminfifo/tdmaminfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/tdmaminfifo/tdmaminfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdmaminfifo-SYN " "Found design unit 1: tdmaminfifo-SYN" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135871 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFifo " "Found entity 1: TdmaMinFifo" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/audio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/audio/audio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Audio-rtl " "Found design unit 1: Audio-rtl" {  } { { "src/Audio/Audio.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/Audio.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135874 ""} { "Info" "ISGN_ENTITY_NAME" "1 Audio " "Found entity 1: Audio" {  } { { "src/Audio/Audio.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/Audio.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/audiocontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/audio/audiocontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioControl-rtl " "Found design unit 1: AudioControl-rtl" {  } { { "src/Audio/AudioControl.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioControl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135876 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioControl " "Found entity 1: AudioControl" {  } { { "src/Audio/AudioControl.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/audioin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/audio/audioin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioIn-rtl " "Found design unit 1: AudioIn-rtl" {  } { { "src/Audio/AudioIn.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioIn.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135879 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioIn " "Found entity 1: AudioIn" {  } { { "src/Audio/AudioIn.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioIn.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/audioout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/audio/audioout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioOut-rtl " "Found design unit 1: AudioOut-rtl" {  } { { "src/Audio/AudioOut.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioOut.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135881 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioOut " "Found entity 1: AudioOut" {  } { { "src/Audio/AudioOut.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioOut.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/audiotones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/audio/audiotones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioTones-rtl " "Found design unit 1: AudioTones-rtl" {  } { { "src/Audio/AudioTones.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioTones.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135883 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioTones " "Found entity 1: AudioTones" {  } { { "src/Audio/AudioTones.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioTones.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/misc/hexseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/misc/hexseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexSeg-rtl " "Found design unit 1: HexSeg-rtl" {  } { { "src/Misc/HexSeg.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Misc/HexSeg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135885 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexSeg " "Found entity 1: HexSeg" {  } { { "src/Misc/HexSeg.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Misc/HexSeg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/misc/hexseg6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/misc/hexseg6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexSeg6-rtl " "Found design unit 1: HexSeg6-rtl" {  } { { "src/Misc/HexSeg6.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Misc/HexSeg6.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135887 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexSeg6 " "Found entity 1: HexSeg6" {  } { { "src/Misc/HexSeg6.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Misc/HexSeg6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdmamin/tdmamin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdmamin/tdmamin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMin-rtl " "Found design unit 1: TdmaMin-rtl" {  } { { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135890 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMin " "Found entity 1: TdmaMin" {  } { { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdmamin/tdmaminfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdmamin/tdmaminfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinFabric-rtl " "Found design unit 1: TdmaMinFabric-rtl" {  } { { "src/TdmaMin/TdmaMinFabric.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinFabric.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135892 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFabric " "Found entity 1: TdmaMinFabric" {  } { { "src/TdmaMin/TdmaMinFabric.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinFabric.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdmamin/tdmamininterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdmamin/tdmamininterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinInterface-rtl " "Found design unit 1: TdmaMinInterface-rtl" {  } { { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135894 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinInterface " "Found entity 1: TdmaMinInterface" {  } { { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdmamin/tdmaminslots.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdmamin/tdmaminslots.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSlots-rtl " "Found design unit 1: TdmaMinSlots-rtl" {  } { { "src/TdmaMin/TdmaMinSlots.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinSlots.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135896 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSlots " "Found entity 1: TdmaMinSlots" {  } { { "src/TdmaMin/TdmaMinSlots.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinSlots.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdmamin/tdmaminstage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdmamin/tdmaminstage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinStage-rtl " "Found design unit 1: TdmaMinStage-rtl" {  } { { "src/TdmaMin/TdmaMinStage.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinStage.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135898 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinStage " "Found entity 1: TdmaMinStage" {  } { { "src/TdmaMin/TdmaMinStage.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinStage.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdmamin/tdmaminswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdmamin/tdmaminswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSwitch-rtl " "Found design unit 1: TdmaMinSwitch-rtl" {  } { { "src/TdmaMin/TdmaMinSwitch.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinSwitch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135900 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSwitch " "Found entity 1: TdmaMinSwitch" {  } { { "src/TdmaMin/TdmaMinSwitch.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinSwitch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdmamin/tdmamintypes.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/tdmamin/tdmamintypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinTypes " "Found design unit 1: TdmaMinTypes" {  } { { "src/TdmaMin/TdmaMinTypes.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinTypes.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135903 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TdmaMinTypes-body " "Found design unit 2: TdmaMinTypes-body" {  } { { "src/TdmaMin/TdmaMinTypes.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinTypes.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/aspdp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/aspdp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AspDp-behavioural " "Found design unit 1: AspDp-behavioural" {  } { { "src/AspDp.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspDp.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135905 ""} { "Info" "ISGN_ENTITY_NAME" "1 AspDp " "Found entity 1: AspDp" {  } { { "src/AspDp.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspDp.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/aspadc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/aspadc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AspAdc-rtl " "Found design unit 1: AspAdc-rtl" {  } { { "src/AspAdc.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspAdc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135907 ""} { "Info" "ISGN_ENTITY_NAME" "1 AspAdc " "Found entity 1: AspAdc" {  } { { "src/AspAdc.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspAdc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/aspdac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/aspdac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AspDac-rtl " "Found design unit 1: AspDac-rtl" {  } { { "src/AspDac.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspDac.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135909 ""} { "Info" "ISGN_ENTITY_NAME" "1 AspDac " "Found entity 1: AspDac" {  } { { "src/AspDac.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspDac.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/aspexample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/aspexample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AspExample-rtl " "Found design unit 1: AspExample-rtl" {  } { { "src/AspExample.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspExample.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135911 ""} { "Info" "ISGN_ENTITY_NAME" "1 AspExample " "Found entity 1: AspExample" {  } { { "src/AspExample.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspExample.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-rtl " "Found design unit 1: TopLevel-rtl" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135913 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356135913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356135913 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747356136092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio Audio:adc_dac " "Elaborating entity \"Audio\" for hierarchy \"Audio:adc_dac\"" {  } { { "src/TopLevel.vhd" "adc_dac" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioClock Audio:adc_dac\|AudioClock:audio_clock " "Elaborating entity \"AudioClock\" for hierarchy \"Audio:adc_dac\|AudioClock:audio_clock\"" {  } { { "src/Audio/Audio.vhd" "audio_clock" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/Audio.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioClock_audio_pll_0 Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0 " "Elaborating entity \"AudioClock_audio_pll_0\" for hierarchy \"Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\"" {  } { { "ip/AudioClock_1/AudioClock.vhd" "audio_pll_0" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/AudioClock.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioClock_audio_pll_0_audio_pll Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll " "Elaborating entity \"AudioClock_audio_pll_0_audio_pll\" for hierarchy \"Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll\"" {  } { { "ip/AudioClock_1/submodules/AudioClock_audio_pll_0.v" "audio_pll" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/AudioClock_audio_pll_0.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v" "altera_pll_i" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136137 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1747356136138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.288135 MHz " "Parameter \"output_clock_frequency0\" = \"12.288135 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136138 ""}  } { { "ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747356136138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "ip/AudioClock_1/submodules/AudioClock_audio_pll_0.v" "reset_from_locked" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/AudioClock_audio_pll_0.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioControl Audio:adc_dac\|AudioControl:audio_control " "Elaborating entity \"AudioControl\" for hierarchy \"Audio:adc_dac\|AudioControl:audio_control\"" {  } { { "src/Audio/Audio.vhd" "audio_control" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/Audio.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136142 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready AudioControl.vhd(43) " "Verilog HDL or VHDL warning at AudioControl.vhd(43): object \"ready\" assigned a value but never read" {  } { { "src/Audio/AudioControl.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioControl.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747356136143 "|TopLevel|Audio:adc_dac|AudioControl:audio_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "success AudioControl.vhd(44) " "Verilog HDL or VHDL warning at AudioControl.vhd(44): object \"success\" assigned a value but never read" {  } { { "src/Audio/AudioControl.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioControl.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747356136143 "|TopLevel|Audio:adc_dac|AudioControl:audio_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioIn Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc " "Elaborating entity \"AudioIn\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\"" {  } { { "src/Audio/Audio.vhd" "\\audio_adc:audio_adc" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/Audio.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioFifo Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo " "Elaborating entity \"AudioFifo\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\"" {  } { { "src/Audio/AudioIn.vhd" "fifo" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioIn.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\"" {  } { { "ip/AudioFifo/AudioFifo.vhd" "dcfifo_component" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioFifo/AudioFifo.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136317 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\"" {  } { { "ip/AudioFifo/AudioFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioFifo/AudioFifo.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 6 " "Parameter \"rdsync_delaypipe\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 6 " "Parameter \"wrsync_delaypipe\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136317 ""}  } { { "ip/AudioFifo/AudioFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioFifo/AudioFifo.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747356136317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_qil1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_qil1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_qil1 " "Found entity 1: dcfifo_qil1" {  } { { "db/dcfifo_qil1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356136346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356136346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_qil1 Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated " "Elaborating entity \"dcfifo_qil1\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_9g6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_9g6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_9g6 " "Found entity 1: a_graycounter_9g6" {  } { { "db/a_graycounter_9g6.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_graycounter_9g6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356136373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356136373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_9g6 Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|a_graycounter_9g6:rdptr_g1p " "Elaborating entity \"a_graycounter_9g6\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|a_graycounter_9g6:rdptr_g1p\"" {  } { { "db/dcfifo_qil1.tdf" "rdptr_g1p" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_5ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_5ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_5ub " "Found entity 1: a_graycounter_5ub" {  } { { "db/a_graycounter_5ub.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_graycounter_5ub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356136400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356136400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_5ub Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|a_graycounter_5ub:wrptr_g1p " "Elaborating entity \"a_graycounter_5ub\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|a_graycounter_5ub:wrptr_g1p\"" {  } { { "db/dcfifo_qil1.tdf" "wrptr_g1p" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cia1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cia1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cia1 " "Found entity 1: altsyncram_cia1" {  } { { "db/altsyncram_cia1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_cia1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356136431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356136431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cia1 Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|altsyncram_cia1:fifo_ram " "Elaborating entity \"altsyncram_cia1\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|altsyncram_cia1:fifo_ram\"" {  } { { "db/dcfifo_qil1.tdf" "fifo_ram" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e9l " "Found entity 1: alt_synch_pipe_e9l" {  } { { "db/alt_synch_pipe_e9l.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/alt_synch_pipe_e9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356136442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356136442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e9l Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_e9l\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp\"" {  } { { "db/dcfifo_qil1.tdf" "rs_dgwp" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_vu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_vu8 " "Found entity 1: dffpipe_vu8" {  } { { "db/dffpipe_vu8.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dffpipe_vu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356136454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356136454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_vu8 Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp\|dffpipe_vu8:dffpipe10 " "Elaborating entity \"dffpipe_vu8\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp\|dffpipe_vu8:dffpipe10\"" {  } { { "db/alt_synch_pipe_e9l.tdf" "dffpipe10" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/alt_synch_pipe_e9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_f9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_f9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_f9l " "Found entity 1: alt_synch_pipe_f9l" {  } { { "db/alt_synch_pipe_f9l.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/alt_synch_pipe_f9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356136467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356136467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_f9l Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|alt_synch_pipe_f9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_f9l\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|alt_synch_pipe_f9l:ws_dgrp\"" {  } { { "db/dcfifo_qil1.tdf" "ws_dgrp" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356136478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356136478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|alt_synch_pipe_f9l:ws_dgrp\|dffpipe_0v8:dffpipe14 " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|alt_synch_pipe_f9l:ws_dgrp\|dffpipe_0v8:dffpipe14\"" {  } { { "db/alt_synch_pipe_f9l.tdf" "dffpipe14" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/alt_synch_pipe_f9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ru5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ru5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ru5 " "Found entity 1: cmpr_ru5" {  } { { "db/cmpr_ru5.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/cmpr_ru5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356136507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356136507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ru5 Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|cmpr_ru5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_ru5\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|cmpr_ru5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_qil1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qu5 " "Found entity 1: cmpr_qu5" {  } { { "db/cmpr_qu5.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/cmpr_qu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356136536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356136536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qu5 Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|cmpr_qu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_qu5\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|cmpr_qu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_qil1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356136576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356136576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_qil1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioOut Audio:adc_dac\|AudioOut:audio_dac " "Elaborating entity \"AudioOut\" for hierarchy \"Audio:adc_dac\|AudioOut:audio_dac\"" {  } { { "src/Audio/Audio.vhd" "audio_dac" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/Audio.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMin TdmaMin:tdma_min " "Elaborating entity \"TdmaMin\" for hierarchy \"TdmaMin:tdma_min\"" {  } { { "src/TopLevel.vhd" "tdma_min" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinSlots TdmaMin:tdma_min\|TdmaMinSlots:slots " "Elaborating entity \"TdmaMinSlots\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinSlots:slots\"" {  } { { "src/TdmaMin/TdmaMin.vhd" "slots" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinFabric TdmaMin:tdma_min\|TdmaMinFabric:fabric " "Elaborating entity \"TdmaMinFabric\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\"" {  } { { "src/TdmaMin/TdmaMin.vhd" "fabric" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136784 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "TdmaMinFabric.vhd(29) " "VHDL Subtype or Type Declaration warning at TdmaMinFabric.vhd(29): subtype or type has null range" {  } { { "src/TdmaMin/TdmaMinFabric.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinFabric.vhd" 29 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1747356136785 "|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "TdmaMinFabric.vhd(29) " "VHDL warning at TdmaMinFabric.vhd(29): ignored assignment of value to null range" {  } { { "src/TdmaMin/TdmaMinFabric.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinFabric.vhd" 29 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1747356136785 "|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "links " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"links\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1747356136785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinStage TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:1:stage " "Elaborating entity \"TdmaMinStage\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:1:stage\"" {  } { { "src/TdmaMin/TdmaMinFabric.vhd" "\\staging:1:stage" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinFabric.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinSwitch TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:1:stage\|TdmaMinSwitch:\\switches:0:switch " "Elaborating entity \"TdmaMinSwitch\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:1:stage\|TdmaMinSwitch:\\switches:0:switch\"" {  } { { "src/TdmaMin/TdmaMinStage.vhd" "\\switches:0:switch" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinStage.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\"" {  } { { "src/TdmaMin/TdmaMin.vhd" "\\interfaces:0:interface" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinFifo TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo " "Elaborating entity \"TdmaMinFifo\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\"" {  } { { "src/TdmaMin/TdmaMinInterface.vhd" "fifo" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\"" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "scfifo_component" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\"" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356136915 ""}  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747356136915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_l191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_l191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_l191 " "Found entity 1: scfifo_l191" {  } { { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356136944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356136944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_l191 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated " "Elaborating entity \"scfifo_l191\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s791.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s791.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s791 " "Found entity 1: a_dpfifo_s791" {  } { { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356136957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356136957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s791 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo " "Elaborating entity \"a_dpfifo_s791\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\"" {  } { { "db/scfifo_l191.tdf" "dpfifo" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3i1 " "Found entity 1: altsyncram_r3i1" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356136991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356136991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3i1 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram " "Elaborating entity \"altsyncram_r3i1\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\"" {  } { { "db/a_dpfifo_s791.tdf" "FIFOram" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356136994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7l8 " "Found entity 1: cmpr_7l8" {  } { { "db/cmpr_7l8.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/cmpr_7l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356137021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356137021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s791.tdf" "almost_full_comparer" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356137023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:three_comparison " "Elaborating entity \"cmpr_7l8\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:three_comparison\"" {  } { { "db/a_dpfifo_s791.tdf" "three_comparison" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356137027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356137054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356137054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_i2b:rd_ptr_msb " "Elaborating entity \"cntr_i2b\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_i2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s791.tdf" "rd_ptr_msb" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356137057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v27 " "Found entity 1: cntr_v27" {  } { { "db/cntr_v27.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/cntr_v27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356137084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356137084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v27 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_v27:usedw_counter " "Elaborating entity \"cntr_v27\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_v27:usedw_counter\"" {  } { { "db/a_dpfifo_s791.tdf" "usedw_counter" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356137087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j2b " "Found entity 1: cntr_j2b" {  } { { "db/cntr_j2b.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/cntr_j2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356137113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356137113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j2b TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_j2b:wr_ptr " "Elaborating entity \"cntr_j2b\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_j2b:wr_ptr\"" {  } { { "db/a_dpfifo_s791.tdf" "wr_ptr" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356137115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\"" {  } { { "src/TdmaMin/TdmaMin.vhd" "\\interfaces:1:interface" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356137122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\"" {  } { { "src/TdmaMin/TdmaMin.vhd" "\\interfaces:2:interface" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356137243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\"" {  } { { "src/TdmaMin/TdmaMin.vhd" "\\interfaces:3:interface" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356137366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AspAdc AspAdc:asp_adc " "Elaborating entity \"AspAdc\" for hierarchy \"AspAdc:asp_adc\"" {  } { { "src/TopLevel.vhd" "asp_adc" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356137491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AspDac AspDac:asp_dac " "Elaborating entity \"AspDac\" for hierarchy \"AspDac:asp_dac\"" {  } { { "src/TopLevel.vhd" "asp_dac" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356137494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AspDp AspDp:asp_dp " "Elaborating entity \"AspDp\" for hierarchy \"AspDp:asp_dp\"" {  } { { "src/TopLevel.vhd" "asp_dp" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356137497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AspExample AspExample:asp_example " "Elaborating entity \"AspExample\" for hierarchy \"AspExample:asp_example\"" {  } { { "src/TopLevel.vhd" "asp_example" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356137510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexSeg6 AspExample:asp_example\|HexSeg6:hs6 " "Elaborating entity \"HexSeg6\" for hierarchy \"AspExample:asp_example\|HexSeg6:hs6\"" {  } { { "src/AspExample.vhd" "hs6" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspExample.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356137514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexSeg AspExample:asp_example\|HexSeg6:hs6\|HexSeg:hs0 " "Elaborating entity \"HexSeg\" for hierarchy \"AspExample:asp_example\|HexSeg6:hs6\|HexSeg:hs0\"" {  } { { "src/Misc/HexSeg6.vhd" "hs0" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Misc/HexSeg6.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356137515 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356137689 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356137689 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356137689 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356137689 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356137689 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356137689 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356137689 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356137689 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356137689 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356137689 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356137689 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356137689 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356137689 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356137689 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356137689 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356137689 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1747356137689 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1747356137689 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1747356138149 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747356138188 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747356138188 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747356138188 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1747356138188 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747356138436 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747356138810 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747356139097 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356139097 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1747356139143 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1747356139143 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356139208 "|TopLevel|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356139208 "|TopLevel|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1747356139208 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1512 " "Implemented 1512 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747356139210 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747356139210 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1747356139210 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1256 " "Implemented 1256 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747356139210 ""} { "Info" "ICUT_CUT_TM_RAMS" "178 " "Implemented 178 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1747356139210 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1747356139210 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747356139210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4996 " "Peak virtual memory: 4996 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747356139232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 16 12:42:19 2025 " "Processing ended: Fri May 16 12:42:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747356139232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747356139232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747356139232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356139232 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1747356140187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747356140187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 16 12:42:19 2025 " "Processing started: Fri May 16 12:42:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747356140187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1747356140187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CS701 -c DE1-SoC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CS701 -c DE1-SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1747356140188 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1747356140265 ""}
{ "Info" "0" "" "Project  = CS701" {  } {  } 0 0 "Project  = CS701" 0 0 "Fitter" 0 0 1747356140265 ""}
{ "Info" "0" "" "Revision = DE1-SoC" {  } {  } 0 0 "Revision = DE1-SoC" 0 0 "Fitter" 0 0 1747356140265 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1747356140370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1747356140371 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1-SoC 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1-SoC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1747356140397 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747356140426 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747356140426 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1747356140482 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1747356140482 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1747356140490 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|ram_block1a32 " "Atom \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1747356140503 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a32"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1747356140503 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1747356140700 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1747356140878 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1747356140905 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1747356146671 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1 global CLKCTRL_G8 " "Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1747356146786 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1747356146786 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 826 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 826 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1747356146786 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "AUD_BCLK~inputCLKENA0 194 global CLKCTRL_G12 " "AUD_BCLK~inputCLKENA0 with 194 fanout uses global clock CLKCTRL_G12" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1747356146786 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1747356146786 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK3_50~inputCLKENA0 31 global CLKCTRL_G9 " "CLOCK3_50~inputCLKENA0 with 31 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1747356146786 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1747356146786 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver AUD_BCLK~inputCLKENA0 CLKCTRL_G12 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver AUD_BCLK~inputCLKENA0, placed at CLKCTRL_G12" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad AUD_BCLK PIN_H7 " "Refclk input I/O pad AUD_BCLK is placed onto PIN_H7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1747356146786 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1747356146786 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1747356146786 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747356146787 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_qil1 " "Entity dcfifo_qil1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0v8:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0v8:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747356147451 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_vu8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_vu8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747356147451 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1747356147451 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1747356147451 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2-115.sdc " "Reading SDC File: 'DE2-115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1747356147456 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1747356147457 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1747356147457 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1747356147457 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1747356147457 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1-SoC.sdc " "Reading SDC File: 'DE1-SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1747356147457 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "CLOCK_50 " "Overwriting existing clock: CLOCK_50" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1747356147458 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "CLOCK2_50 " "Overwriting existing clock: CLOCK2_50" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1747356147458 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "CLOCK3_50 " "Overwriting existing clock: CLOCK3_50" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1747356147458 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1-SoC.sdc 4 CLOCK4_50 port " "Ignored filter at DE1-SoC.sdc(4): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/jbac208/Downloads/CS701-2/CS701-2/DE1-SoC.sdc" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/DE1-SoC.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1747356147458 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1-SoC.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at DE1-SoC.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK4_50\] " "create_clock -period 20.000ns \[get_ports CLOCK4_50\]" {  } { { "C:/Users/jbac208/Downloads/CS701-2/CS701-2/DE1-SoC.sdc" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/DE1-SoC.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747356147458 ""}  } { { "C:/Users/jbac208/Downloads/CS701-2/CS701-2/DE1-SoC.sdc" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/DE1-SoC.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1747356147458 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "clk_audbck " "Overwriting existing clock: clk_audbck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1747356147458 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "clk_audxck " "Overwriting existing clock: clk_audxck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1747356147458 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1747356147458 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio:adc_dac\|AudioControl:audio_control\|sda_clk " "Node: Audio:adc_dac\|AudioControl:audio_control\|sda_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio:adc_dac\|AudioControl:audio_control\|scl_drive Audio:adc_dac\|AudioControl:audio_control\|sda_clk " "Register Audio:adc_dac\|AudioControl:audio_control\|scl_drive is being clocked by Audio:adc_dac\|AudioControl:audio_control\|sda_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747356147461 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1747356147461 "|TopLevel|Audio:adc_dac|AudioControl:audio_control|sda_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio:adc_dac\|AudioControl:audio_control\|scl_clk " "Node: Audio:adc_dac\|AudioControl:audio_control\|scl_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio:adc_dac\|AudioControl:audio_control\|valid Audio:adc_dac\|AudioControl:audio_control\|scl_clk " "Register Audio:adc_dac\|AudioControl:audio_control\|valid is being clocked by Audio:adc_dac\|AudioControl:audio_control\|scl_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747356147461 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1747356147461 "|TopLevel|Audio:adc_dac|AudioControl:audio_control|scl_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747356147464 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747356147464 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747356147464 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1747356147464 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1747356147473 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1747356147474 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747356147474 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747356147474 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.379 adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.379 adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747356147474 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.379 adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  81.379 adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747356147474 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 325.520   clk_audbck " " 325.520   clk_audbck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747356147474 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  81.380   clk_audxck " "  81.380   clk_audxck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747356147474 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747356147474 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747356147474 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1747356147474 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1747356147474 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1747356147504 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747356147505 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747356147508 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1747356147510 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1747356147510 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1747356147511 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1747356147602 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1747356147603 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1747356147603 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1747356147681 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1747356147681 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747356147681 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1747356150377 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1747356150648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:17 " "Fitter placement preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747356166933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1747356189666 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1747356190301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747356190301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1747356191376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X22_Y46 X32_Y57 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y46 to location X32_Y57" {  } { { "loc" "" { Generic "C:/Users/jbac208/Downloads/CS701-2/CS701-2/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y46 to location X32_Y57"} { { 12 { 0 ""} 22 46 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1747356193473 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1747356193473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1747356193764 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1747356193764 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1747356193764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747356193766 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.26 " "Total time spent on timing analysis during the Fitter is 1.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1747356196567 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747356196593 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747356196928 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747356196928 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747356197230 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747356199265 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1747356199458 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jbac208/Downloads/CS701-2/CS701-2/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747356199467 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jbac208/Downloads/CS701-2/CS701-2/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747356199467 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jbac208/Downloads/CS701-2/CS701-2/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1747356199467 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1747356199467 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jbac208/Downloads/CS701-2/CS701-2/output_files/DE1-SoC.fit.smsg " "Generated suppressed messages file C:/Users/jbac208/Downloads/CS701-2/CS701-2/output_files/DE1-SoC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1747356199544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8096 " "Peak virtual memory: 8096 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747356200039 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 16 12:43:20 2025 " "Processing ended: Fri May 16 12:43:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747356200039 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747356200039 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:02 " "Total CPU time (on all processors): 00:07:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747356200039 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1747356200039 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1747356201102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747356201102 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 16 12:43:21 2025 " "Processing started: Fri May 16 12:43:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747356201102 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1747356201102 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CS701 -c DE1-SoC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CS701 -c DE1-SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1747356201102 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1747356201625 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1747356206510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747356206905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 16 12:43:26 2025 " "Processing ended: Fri May 16 12:43:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747356206905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747356206905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747356206905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1747356206905 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1747356207494 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1747356208010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747356208010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 16 12:43:27 2025 " "Processing started: Fri May 16 12:43:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747356208010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1747356208010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CS701 -c DE1-SoC " "Command: quartus_sta CS701 -c DE1-SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1747356208010 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1747356208110 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1747356208604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1747356208604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747356208634 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747356208634 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_qil1 " "Entity dcfifo_qil1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0v8:dffpipe14\|dffe15a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0v8:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747356208993 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_vu8:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_vu8:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1747356208993 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1747356208993 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1747356208993 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2-115.sdc " "Reading SDC File: 'DE2-115.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1747356208997 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 29 -duty_cycle 50.00 -name \{adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1747356208997 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 59 -duty_cycle 50.00 -name \{adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1747356208997 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747356208997 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1747356208998 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1-SoC.sdc " "Reading SDC File: 'DE1-SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1747356208998 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "CLOCK_50 " "Overwriting existing clock: CLOCK_50" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1747356209000 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "CLOCK2_50 " "Overwriting existing clock: CLOCK2_50" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1747356209001 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "CLOCK3_50 " "Overwriting existing clock: CLOCK3_50" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1747356209001 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1-SoC.sdc 4 CLOCK4_50 port " "Ignored filter at DE1-SoC.sdc(4): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/jbac208/Downloads/CS701-2/CS701-2/DE1-SoC.sdc" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/DE1-SoC.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1747356209001 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1-SoC.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at DE1-SoC.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20.000ns \[get_ports CLOCK4_50\] " "create_clock -period 20.000ns \[get_ports CLOCK4_50\]" {  } { { "C:/Users/jbac208/Downloads/CS701-2/CS701-2/DE1-SoC.sdc" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/DE1-SoC.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1747356209002 ""}  } { { "C:/Users/jbac208/Downloads/CS701-2/CS701-2/DE1-SoC.sdc" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/DE1-SoC.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1747356209002 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "clk_audbck " "Overwriting existing clock: clk_audbck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1747356209002 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "clk_audxck " "Overwriting existing clock: clk_audxck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1747356209002 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1747356209002 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio:adc_dac\|AudioControl:audio_control\|sda_clk " "Node: Audio:adc_dac\|AudioControl:audio_control\|sda_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio:adc_dac\|AudioControl:audio_control\|scl_drive Audio:adc_dac\|AudioControl:audio_control\|sda_clk " "Register Audio:adc_dac\|AudioControl:audio_control\|scl_drive is being clocked by Audio:adc_dac\|AudioControl:audio_control\|sda_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747356209005 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747356209005 "|TopLevel|Audio:adc_dac|AudioControl:audio_control|sda_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio:adc_dac\|AudioControl:audio_control\|scl_clk " "Node: Audio:adc_dac\|AudioControl:audio_control\|scl_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio:adc_dac\|AudioControl:audio_control\|valid Audio:adc_dac\|AudioControl:audio_control\|scl_clk " "Register Audio:adc_dac\|AudioControl:audio_control\|valid is being clocked by Audio:adc_dac\|AudioControl:audio_control\|scl_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747356209005 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747356209005 "|TopLevel|Audio:adc_dac|AudioControl:audio_control|scl_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747356209007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747356209007 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747356209007 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1747356209007 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747356209009 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1747356209009 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747356209022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.184 " "Worst-case setup slack is 12.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356209036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356209036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.184               0.000 CLOCK_50  " "   12.184               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356209036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.938               0.000 CLOCK3_50  " "   12.938               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356209036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  321.701               0.000 clk_audbck  " "  321.701               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356209036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747356209036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356209039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356209039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 CLOCK_50  " "    0.306               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356209039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 clk_audbck  " "    0.315               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356209039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 CLOCK3_50  " "    0.377               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356209039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747356209039 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747356209041 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747356209042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.689 " "Worst-case minimum pulse width slack is 0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356209043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356209043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356209043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.852               0.000 CLOCK3_50  " "    8.852               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356209043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.882               0.000 CLOCK_50  " "    8.882               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356209043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.502               0.000 adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   40.502               0.000 adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356209043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  161.574               0.000 clk_audbck  " "  161.574               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356209043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747356209043 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 49 synchronizer chains. " "Report Metastability: Found 49 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356209054 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356209054 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 49 " "Number of Synchronizer Chains Found: 49" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356209054 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356209054 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.592 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.592" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356209054 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.339 ns " "Worst Case Available Settling Time: 18.339 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356209054 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356209054 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356209054 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356209054 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356209054 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356209054 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747356209054 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747356209057 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747356209081 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747356209963 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio:adc_dac\|AudioControl:audio_control\|sda_clk " "Node: Audio:adc_dac\|AudioControl:audio_control\|sda_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio:adc_dac\|AudioControl:audio_control\|scl_drive Audio:adc_dac\|AudioControl:audio_control\|sda_clk " "Register Audio:adc_dac\|AudioControl:audio_control\|scl_drive is being clocked by Audio:adc_dac\|AudioControl:audio_control\|sda_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747356210024 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747356210024 "|TopLevel|Audio:adc_dac|AudioControl:audio_control|sda_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio:adc_dac\|AudioControl:audio_control\|scl_clk " "Node: Audio:adc_dac\|AudioControl:audio_control\|scl_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio:adc_dac\|AudioControl:audio_control\|valid Audio:adc_dac\|AudioControl:audio_control\|scl_clk " "Register Audio:adc_dac\|AudioControl:audio_control\|valid is being clocked by Audio:adc_dac\|AudioControl:audio_control\|scl_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747356210024 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747356210024 "|TopLevel|Audio:adc_dac|AudioControl:audio_control|scl_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747356210025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747356210025 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747356210025 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1747356210025 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747356210025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.533 " "Worst-case setup slack is 12.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356210035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356210035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.533               0.000 CLOCK_50  " "   12.533               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356210035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.722               0.000 CLOCK3_50  " "   12.722               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356210035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  321.766               0.000 clk_audbck  " "  321.766               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356210035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747356210035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.254 " "Worst-case hold slack is 0.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356210038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356210038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 CLOCK_50  " "    0.254               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356210038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.275               0.000 clk_audbck  " "    0.275               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356210038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 CLOCK3_50  " "    0.390               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356210038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747356210038 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747356210040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747356210041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.689 " "Worst-case minimum pulse width slack is 0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356210042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356210042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356210042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.756               0.000 CLOCK3_50  " "    8.756               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356210042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.915               0.000 CLOCK_50  " "    8.915               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356210042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.475               0.000 adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   40.475               0.000 adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356210042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  161.534               0.000 clk_audbck  " "  161.534               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356210042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747356210042 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 49 synchronizer chains. " "Report Metastability: Found 49 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356210050 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356210050 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 49 " "Number of Synchronizer Chains Found: 49" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356210050 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356210050 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.592 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.592" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356210050 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.436 ns " "Worst Case Available Settling Time: 18.436 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356210050 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356210050 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356210050 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356210050 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356210050 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356210050 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747356210050 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747356210052 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747356210164 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747356210936 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio:adc_dac\|AudioControl:audio_control\|sda_clk " "Node: Audio:adc_dac\|AudioControl:audio_control\|sda_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio:adc_dac\|AudioControl:audio_control\|scl_drive Audio:adc_dac\|AudioControl:audio_control\|sda_clk " "Register Audio:adc_dac\|AudioControl:audio_control\|scl_drive is being clocked by Audio:adc_dac\|AudioControl:audio_control\|sda_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747356210998 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747356210998 "|TopLevel|Audio:adc_dac|AudioControl:audio_control|sda_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio:adc_dac\|AudioControl:audio_control\|scl_clk " "Node: Audio:adc_dac\|AudioControl:audio_control\|scl_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio:adc_dac\|AudioControl:audio_control\|valid Audio:adc_dac\|AudioControl:audio_control\|scl_clk " "Register Audio:adc_dac\|AudioControl:audio_control\|valid is being clocked by Audio:adc_dac\|AudioControl:audio_control\|scl_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747356210998 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747356210998 "|TopLevel|Audio:adc_dac|AudioControl:audio_control|scl_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747356210998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747356210998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747356210998 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1747356210998 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747356211000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.685 " "Worst-case setup slack is 14.685" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.685               0.000 CLOCK_50  " "   14.685               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.334               0.000 CLOCK3_50  " "   15.334               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  322.993               0.000 clk_audbck  " "  322.993               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747356211005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.153 " "Worst-case hold slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 CLOCK_50  " "    0.153               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk_audbck  " "    0.181               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 CLOCK3_50  " "    0.182               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747356211008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747356211009 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747356211010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.689 " "Worst-case minimum pulse width slack is 0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.487               0.000 CLOCK_50  " "    8.487               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.668               0.000 CLOCK3_50  " "    8.668               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.589               0.000 adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   40.589               0.000 adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  161.095               0.000 clk_audbck  " "  161.095               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747356211012 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 49 synchronizer chains. " "Report Metastability: Found 49 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356211020 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356211020 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 49 " "Number of Synchronizer Chains Found: 49" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356211020 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356211020 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.592 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.592" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356211020 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.932 ns " "Worst Case Available Settling Time: 18.932 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356211020 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356211020 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356211020 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356211020 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356211020 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356211020 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747356211020 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747356211022 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio:adc_dac\|AudioControl:audio_control\|sda_clk " "Node: Audio:adc_dac\|AudioControl:audio_control\|sda_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio:adc_dac\|AudioControl:audio_control\|scl_drive Audio:adc_dac\|AudioControl:audio_control\|sda_clk " "Register Audio:adc_dac\|AudioControl:audio_control\|scl_drive is being clocked by Audio:adc_dac\|AudioControl:audio_control\|sda_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747356211140 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747356211140 "|TopLevel|Audio:adc_dac|AudioControl:audio_control|sda_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio:adc_dac\|AudioControl:audio_control\|scl_clk " "Node: Audio:adc_dac\|AudioControl:audio_control\|scl_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Audio:adc_dac\|AudioControl:audio_control\|valid Audio:adc_dac\|AudioControl:audio_control\|scl_clk " "Register Audio:adc_dac\|AudioControl:audio_control\|valid is being clocked by Audio:adc_dac\|AudioControl:audio_control\|scl_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1747356211140 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1747356211140 "|TopLevel|Audio:adc_dac|AudioControl:audio_control|scl_clk"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747356211141 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747356211141 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1747356211141 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1747356211141 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747356211141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.324 " "Worst-case setup slack is 15.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.324               0.000 CLOCK_50  " "   15.324               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.659               0.000 CLOCK3_50  " "   15.659               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  323.277               0.000 clk_audbck  " "  323.277               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747356211146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.130 " "Worst-case hold slack is 0.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 CLOCK_50  " "    0.130               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clk_audbck  " "    0.152               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 CLOCK3_50  " "    0.173               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747356211150 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747356211152 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747356211153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.689 " "Worst-case minimum pulse width slack is 0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.689               0.000 adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.689               0.000 adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.440               0.000 CLOCK_50  " "    8.440               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.615               0.000 CLOCK3_50  " "    8.615               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.582               0.000 adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   40.582               0.000 adc_dac\|audio_clock\|audio_pll_0\|audio_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  161.038               0.000 clk_audbck  " "  161.038               0.000 clk_audbck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747356211155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747356211155 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 49 synchronizer chains. " "Report Metastability: Found 49 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356211162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356211162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 49 " "Number of Synchronizer Chains Found: 49" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356211162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356211162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.592 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.592" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356211162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.070 ns " "Worst Case Available Settling Time: 19.070 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356211162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356211162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356211162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356211162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356211162 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1747356211162 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747356211162 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747356212131 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747356212132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5370 " "Peak virtual memory: 5370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747356212172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 16 12:43:32 2025 " "Processing ended: Fri May 16 12:43:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747356212172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747356212172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747356212172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1747356212172 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1747356213116 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747356213117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 16 12:43:33 2025 " "Processing started: Fri May 16 12:43:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747356213117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747356213117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CS701 -c DE1-SoC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CS701 -c DE1-SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747356213117 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1747356213794 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1747356213821 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE1-SoC.vho C:/Users/jbac208/Downloads/CS701-2/CS701-2/simulation/modelsim/ simulation " "Generated file DE1-SoC.vho in folder \"C:/Users/jbac208/Downloads/CS701-2/CS701-2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1747356214196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747356214254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 16 12:43:34 2025 " "Processing ended: Fri May 16 12:43:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747356214254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747356214254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747356214254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1747356214254 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus Prime Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1747356214858 ""}
