Analysis & Synthesis report for Microcomputer
Mon Sep 29 23:45:26 2014
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |Microcomputer|sd_controller:sd1|return_state
 10. State Machine - |Microcomputer|sd_controller:sd1|state
 11. State Machine - |Microcomputer|SBCTextDisplayRGB:io2|dispState
 12. State Machine - |Microcomputer|SBCTextDisplayRGB:io2|nextState
 13. State Machine - |Microcomputer|bufferedUART:io1|txState
 14. State Machine - |Microcomputer|bufferedUART:io1|rxState
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Registers Added for RAM Pass-Through Logic
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_6ef1:auto_generated
 23. Source assignments for InternalRam4K:ram1|altsyncram:altsyncram_component|altsyncram_ku04:auto_generated
 24. Source assignments for SBCTextDisplayRGB:io2|CGABoldRomReduced:\GEN_REDUCED_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_jjh1:auto_generated
 25. Source assignments for SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_1ed2:auto_generated
 26. Source assignments for SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_1ed2:auto_generated
 27. Source assignments for bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_jik1:auto_generated
 28. Source assignments for T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated
 29. Source assignments for T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated
 30. Parameter Settings for User Entity Instance: T80s:cpu1
 31. Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0
 32. Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0|T80_MCode:mcode
 33. Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0|T80_ALU:alu
 34. Parameter Settings for User Entity Instance: Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: InternalRam4K:ram1|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2
 37. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|CGABoldRomReduced:\GEN_REDUCED_CHARS:fontRom|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component
 40. Parameter Settings for Inferred Entity Instance: bufferedUART:io1|altsyncram:rxBuffer_rtl_0
 41. Parameter Settings for Inferred Entity Instance: T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0
 42. Parameter Settings for Inferred Entity Instance: T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0
 43. Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:io2|lpm_divide:Mod0
 44. Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:io2|lpm_divide:Mod1
 45. altsyncram Parameter Settings by Entity Instance
 46. Port Connectivity Checks: "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam"
 47. Port Connectivity Checks: "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam"
 48. Port Connectivity Checks: "SBCTextDisplayRGB:io2"
 49. Port Connectivity Checks: "bufferedUART:io1"
 50. Port Connectivity Checks: "T80s:cpu1|T80:u0"
 51. Port Connectivity Checks: "T80s:cpu1"
 52. Post-Synthesis Netlist Statistics for Top Partition
 53. Elapsed Time Per Partition
 54. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Sep 29 23:45:26 2014      ;
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                   ; Microcomputer                              ;
; Top-level Entity Name           ; Microcomputer                              ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 1046                                       ;
; Total pins                      ; 25                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 631,040                                    ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA2F23C8        ;                    ;
; Top-level entity name                                                           ; Microcomputer      ; Microcomputer      ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Preserve fewer node names                                                       ; Off                ; On                 ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Remove Duplicate Registers                                                      ; Off                ; On                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                    ;
+--------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                         ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                              ; Library ;
+--------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+
; ../Components/TERMINAL/SBCTextDisplayRGB.vhd                             ; yes             ; User VHDL File                         ; /home/syso/Downloads/fpgacomp/Components/TERMINAL/SBCTextDisplayRGB.vhd   ;         ;
; ../Components/Z80/T80s.vhd                                               ; yes             ; User VHDL File                         ; /home/syso/Downloads/fpgacomp/Components/Z80/T80s.vhd                     ;         ;
; ../Components/Z80/T80_Reg.vhd                                            ; yes             ; User VHDL File                         ; /home/syso/Downloads/fpgacomp/Components/Z80/T80_Reg.vhd                  ;         ;
; ../Components/Z80/T80_Pack.vhd                                           ; yes             ; User VHDL File                         ; /home/syso/Downloads/fpgacomp/Components/Z80/T80_Pack.vhd                 ;         ;
; ../Components/Z80/T80_MCode.vhd                                          ; yes             ; User VHDL File                         ; /home/syso/Downloads/fpgacomp/Components/Z80/T80_MCode.vhd                ;         ;
; ../Components/Z80/T80_ALU.vhd                                            ; yes             ; User VHDL File                         ; /home/syso/Downloads/fpgacomp/Components/Z80/T80_ALU.vhd                  ;         ;
; ../Components/Z80/T80.vhd                                                ; yes             ; User VHDL File                         ; /home/syso/Downloads/fpgacomp/Components/Z80/T80.vhd                      ;         ;
; ../Components/TERMINAL/CGABoldRom.vhd                                    ; yes             ; User Wizard-Generated File             ; /home/syso/Downloads/fpgacomp/Components/TERMINAL/CGABoldRom.vhd          ;         ;
; ../Components/UART/bufferedUART.vhd                                      ; yes             ; User VHDL File                         ; /home/syso/Downloads/fpgacomp/Components/UART/bufferedUART.vhd            ;         ;
; Microcomputer.vhd                                                        ; yes             ; User VHDL File                         ; /home/syso/Downloads/fpgacomp/Microcomputer/Microcomputer.vhd             ;         ;
; ../Components/SDCARD/sd_controller.vhd                                   ; yes             ; User VHDL File                         ; /home/syso/Downloads/fpgacomp/Components/SDCARD/sd_controller.vhd         ;         ;
; ../Components/TERMINAL/DisplayRam1K.vhd                                  ; yes             ; User Wizard-Generated File             ; /home/syso/Downloads/fpgacomp/Components/TERMINAL/DisplayRam1K.vhd        ;         ;
; ../Components/TERMINAL/DisplayRam2K.vhd                                  ; yes             ; User Wizard-Generated File             ; /home/syso/Downloads/fpgacomp/Components/TERMINAL/DisplayRam2K.vhd        ;         ;
; ../Components/TERMINAL/CGABoldRomReduced.vhd                             ; yes             ; User Wizard-Generated File             ; /home/syso/Downloads/fpgacomp/Components/TERMINAL/CGABoldRomReduced.vhd   ;         ;
; InternalRam4K.vhd                                                        ; yes             ; User Wizard-Generated File             ; /home/syso/Downloads/fpgacomp/Microcomputer/InternalRam4K.vhd             ;         ;
; ../ROMS/Z80/Z80_CPM_BASIC_ROM.vhd                                        ; yes             ; User Wizard-Generated File             ; /home/syso/Downloads/fpgacomp/ROMS/Z80/Z80_CPM_BASIC_ROM.vhd              ;         ;
; altsyncram.tdf                                                           ; yes             ; Megafunction                           ; /mnt/altera/aktuell/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                                                    ; yes             ; Megafunction                           ; /mnt/altera/aktuell/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                                              ; yes             ; Megafunction                           ; /mnt/altera/aktuell/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                                                           ; yes             ; Megafunction                           ; /mnt/altera/aktuell/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal140.inc                                                           ; yes             ; Megafunction                           ; /mnt/altera/aktuell/quartus/libraries/megafunctions/aglobal140.inc        ;         ;
; a_rdenreg.inc                                                            ; yes             ; Megafunction                           ; /mnt/altera/aktuell/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                                               ; yes             ; Megafunction                           ; /mnt/altera/aktuell/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                                               ; yes             ; Megafunction                           ; /mnt/altera/aktuell/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                                                             ; yes             ; Megafunction                           ; /mnt/altera/aktuell/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_6ef1.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; /home/syso/Downloads/fpgacomp/Microcomputer/db/altsyncram_6ef1.tdf        ;         ;
; /home/syso/Downloads/fpgacomp/ROMS/Z80/CPM_BASIC.HEX                     ; yes             ; Auto-Found Memory Initialization File  ; /home/syso/Downloads/fpgacomp/ROMS/Z80/CPM_BASIC.HEX                      ;         ;
; db/altsyncram_ku04.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; /home/syso/Downloads/fpgacomp/Microcomputer/db/altsyncram_ku04.tdf        ;         ;
; db/decode_dla.tdf                                                        ; yes             ; Auto-Generated Megafunction            ; /home/syso/Downloads/fpgacomp/Microcomputer/db/decode_dla.tdf             ;         ;
; db/mux_tfb.tdf                                                           ; yes             ; Auto-Generated Megafunction            ; /home/syso/Downloads/fpgacomp/Microcomputer/db/mux_tfb.tdf                ;         ;
; db/altsyncram_jjh1.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; /home/syso/Downloads/fpgacomp/Microcomputer/db/altsyncram_jjh1.tdf        ;         ;
; /home/syso/Downloads/fpgacomp/Components/TERMINAL/CGAFontBoldReduced.HEX ; yes             ; Auto-Found Memory Initialization File  ; /home/syso/Downloads/fpgacomp/Components/TERMINAL/CGAFontBoldReduced.HEX  ;         ;
; db/altsyncram_1ed2.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; /home/syso/Downloads/fpgacomp/Microcomputer/db/altsyncram_1ed2.tdf        ;         ;
; db/altsyncram_jik1.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; /home/syso/Downloads/fpgacomp/Microcomputer/db/altsyncram_jik1.tdf        ;         ;
; db/altsyncram_6tm1.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; /home/syso/Downloads/fpgacomp/Microcomputer/db/altsyncram_6tm1.tdf        ;         ;
; lpm_divide.tdf                                                           ; yes             ; Megafunction                           ; /mnt/altera/aktuell/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                                                          ; yes             ; Megafunction                           ; /mnt/altera/aktuell/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc                                                      ; yes             ; Megafunction                           ; /mnt/altera/aktuell/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_45m.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; /home/syso/Downloads/fpgacomp/Microcomputer/db/lpm_divide_45m.tdf         ;         ;
; db/sign_div_unsign_7nh.tdf                                               ; yes             ; Auto-Generated Megafunction            ; /home/syso/Downloads/fpgacomp/Microcomputer/db/sign_div_unsign_7nh.tdf    ;         ;
; db/alt_u_div_k2f.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; /home/syso/Downloads/fpgacomp/Microcomputer/db/alt_u_div_k2f.tdf          ;         ;
+--------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1819      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 2817      ;
;     -- 7 input functions                    ; 61        ;
;     -- 6 input functions                    ; 722       ;
;     -- 5 input functions                    ; 680       ;
;     -- 4 input functions                    ; 349       ;
;     -- <=3 input functions                  ; 1005      ;
;                                             ;           ;
; Dedicated logic registers                   ; 1046      ;
;                                             ;           ;
; I/O pins                                    ; 25        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 631040    ;
; Total DSP Blocks                            ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 495       ;
; Total fan-out                               ; 17466     ;
; Average fan-out                             ; 4.33      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                              ;
+------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                           ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                              ; Library Name ;
+------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Microcomputer                                       ; 2817 (152)        ; 1046 (22)    ; 631040            ; 0          ; 25   ; 0            ; |Microcomputer                                                                                                                                   ; work         ;
;    |InternalRam4K:ram1|                              ; 18 (0)            ; 3 (0)        ; 524288            ; 0          ; 0    ; 0            ; |Microcomputer|InternalRam4K:ram1                                                                                                                ; work         ;
;       |altsyncram:altsyncram_component|              ; 18 (0)            ; 3 (0)        ; 524288            ; 0          ; 0    ; 0            ; |Microcomputer|InternalRam4K:ram1|altsyncram:altsyncram_component                                                                                ; work         ;
;          |altsyncram_ku04:auto_generated|            ; 18 (1)            ; 3 (3)        ; 524288            ; 0          ; 0    ; 0            ; |Microcomputer|InternalRam4K:ram1|altsyncram:altsyncram_component|altsyncram_ku04:auto_generated                                                 ; work         ;
;             |decode_dla:decode3|                     ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|InternalRam4K:ram1|altsyncram:altsyncram_component|altsyncram_ku04:auto_generated|decode_dla:decode3                              ; work         ;
;             |decode_dla:rden_decode|                 ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|InternalRam4K:ram1|altsyncram:altsyncram_component|altsyncram_ku04:auto_generated|decode_dla:rden_decode                          ; work         ;
;    |SBCTextDisplayRGB:io2|                           ; 1108 (950)        ; 390 (390)    ; 40960             ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2                                                                                                             ; work         ;
;       |CGABoldRomReduced:\GEN_REDUCED_CHARS:fontRom| ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|CGABoldRomReduced:\GEN_REDUCED_CHARS:fontRom                                                                ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|CGABoldRomReduced:\GEN_REDUCED_CHARS:fontRom|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_jjh1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|CGABoldRomReduced:\GEN_REDUCED_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_jjh1:auto_generated ; work         ;
;       |DisplayRam2K:\GEN_2KATTRAM:dispAttRam|        ; 2 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam                                                                       ; work         ;
;          |altsyncram:altsyncram_component|           ; 2 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component                                       ; work         ;
;             |altsyncram_1ed2:auto_generated|         ; 2 (2)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_1ed2:auto_generated        ; work         ;
;       |DisplayRam2K:\GEN_2KRAM:dispCharRam|          ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam                                                                         ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component                                         ; work         ;
;             |altsyncram_1ed2:auto_generated|         ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_1ed2:auto_generated          ; work         ;
;       |lpm_divide:Mod0|                              ; 78 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod0                                                                                             ; work         ;
;          |lpm_divide_45m:auto_generated|             ; 78 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod0|lpm_divide_45m:auto_generated                                                               ; work         ;
;             |sign_div_unsign_7nh:divider|            ; 78 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider                                   ; work         ;
;                |alt_u_div_k2f:divider|               ; 78 (78)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod0|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_k2f:divider             ; work         ;
;       |lpm_divide:Mod1|                              ; 78 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod1                                                                                             ; work         ;
;          |lpm_divide_45m:auto_generated|             ; 78 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod1|lpm_divide_45m:auto_generated                                                               ; work         ;
;             |sign_div_unsign_7nh:divider|            ; 78 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod1|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider                                   ; work         ;
;                |alt_u_div_k2f:divider|               ; 78 (78)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|SBCTextDisplayRGB:io2|lpm_divide:Mod1|lpm_divide_45m:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_k2f:divider             ; work         ;
;    |T80s:cpu1|                                       ; 1166 (6)          ; 373 (12)     ; 128               ; 0          ; 0    ; 0            ; |Microcomputer|T80s:cpu1                                                                                                                         ; work         ;
;       |T80:u0|                                       ; 1160 (552)        ; 361 (203)    ; 128               ; 0          ; 0    ; 0            ; |Microcomputer|T80s:cpu1|T80:u0                                                                                                                  ; work         ;
;          |T80_ALU:alu|                               ; 155 (155)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|T80s:cpu1|T80:u0|T80_ALU:alu                                                                                                      ; work         ;
;          |T80_MCode:mcode|                           ; 320 (320)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|T80s:cpu1|T80:u0|T80_MCode:mcode                                                                                                  ; work         ;
;          |T80_Reg:Regs|                              ; 133 (133)         ; 158 (158)    ; 128               ; 0          ; 0    ; 0            ; |Microcomputer|T80s:cpu1|T80:u0|T80_Reg:Regs                                                                                                     ; work         ;
;             |altsyncram:RegsH_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |Microcomputer|T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0                                                                              ; work         ;
;                |altsyncram_6tm1:auto_generated|      ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |Microcomputer|T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated                                               ; work         ;
;             |altsyncram:RegsL_rtl_0|                 ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |Microcomputer|T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0                                                                              ; work         ;
;                |altsyncram_6tm1:auto_generated|      ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |Microcomputer|T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated                                               ; work         ;
;    |Z80_CPM_BASIC_ROM:rom1|                          ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |Microcomputer|Z80_CPM_BASIC_ROM:rom1                                                                                                            ; work         ;
;       |altsyncram:altsyncram_component|              ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |Microcomputer|Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component                                                                            ; work         ;
;          |altsyncram_6ef1:auto_generated|            ; 0 (0)             ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |Microcomputer|Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_6ef1:auto_generated                                             ; work         ;
;    |bufferedUART:io1|                                ; 116 (116)         ; 81 (81)      ; 128               ; 0          ; 0    ; 0            ; |Microcomputer|bufferedUART:io1                                                                                                                  ; work         ;
;       |altsyncram:rxBuffer_rtl_0|                    ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |Microcomputer|bufferedUART:io1|altsyncram:rxBuffer_rtl_0                                                                                        ; work         ;
;          |altsyncram_jik1:auto_generated|            ; 0 (0)             ; 0 (0)        ; 128               ; 0          ; 0    ; 0            ; |Microcomputer|bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_jik1:auto_generated                                                         ; work         ;
;    |sd_controller:sd1|                               ; 257 (257)         ; 177 (177)    ; 0                 ; 0          ; 0    ; 0            ; |Microcomputer|sd_controller:sd1                                                                                                                 ; work         ;
+------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+
; Name                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+
; InternalRam4K:ram1|altsyncram:altsyncram_component|altsyncram_ku04:auto_generated|ALTSYNCRAM                                                 ; AUTO ; Single Port      ; 65536        ; 8            ; --           ; --           ; 524288 ; None                                          ;
; SBCTextDisplayRGB:io2|CGABoldRomReduced:\GEN_REDUCED_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_jjh1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 1024         ; 8            ; --           ; --           ; 8192   ; ../Components/TERMINAL/CGAFontBoldReduced.HEX ;
; SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_1ed2:auto_generated|ALTSYNCRAM        ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                                          ;
; SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_1ed2:auto_generated|ALTSYNCRAM          ; AUTO ; True Dual Port   ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; None                                          ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None                                          ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64     ; None                                          ;
; Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_6ef1:auto_generated|ALTSYNCRAM                                             ; AUTO ; ROM              ; 8192         ; 8            ; --           ; --           ; 65536  ; ../ROMS/Z80/CPM_BASIC.HEX                     ;
; bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_jik1:auto_generated|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------+----------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                   ; IP Include File                              ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------+----------------------------------------------+
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam        ; ../Components/TERMINAL/DisplayRam2K.vhd      ;
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |Microcomputer|SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam          ; ../Components/TERMINAL/DisplayRam2K.vhd      ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |Microcomputer|SBCTextDisplayRGB:io2|CGABoldRomReduced:\GEN_REDUCED_CHARS:fontRom ; ../Components/TERMINAL/CGABoldRomReduced.vhd ;
; Altera ; RAM: 1-PORT  ; 14.0    ; N/A          ; N/A          ; |Microcomputer|InternalRam4K:ram1                                                 ; InternalRam4K.vhd                            ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |Microcomputer|Z80_CPM_BASIC_ROM:rom1                                             ; ../ROMS/Z80/Z80_CPM_BASIC_ROM.vhd            ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------------+----------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Microcomputer|sd_controller:sd1|return_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+-----------------------+--------------------+--------------------+-------------------+-------------------+------------------+
; Name                           ; return_state.write_block_wait ; return_state.write_block_byte ; return_state.write_block_data ; return_state.write_block_init ; return_state.write_block_cmd ; return_state.receive_byte ; return_state.receive_byte_wait ; return_state.send_cmd ; return_state.read_block_data ; return_state.read_block_wait ; return_state.read_block_cmd ; return_state.idle ; return_state.poll_cmd ; return_state.cmd41 ; return_state.cmd55 ; return_state.cmd0 ; return_state.init ; return_state.rst ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+-----------------------+--------------------+--------------------+-------------------+-------------------+------------------+
; return_state.rst               ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 0                ;
; return_state.init              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 1                 ; 1                ;
; return_state.cmd0              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 1                 ; 0                 ; 1                ;
; return_state.cmd55             ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 1                  ; 0                 ; 0                 ; 1                ;
; return_state.cmd41             ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 1                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.poll_cmd          ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 1                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.idle              ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 1                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.read_block_cmd    ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 1                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.read_block_wait   ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 1                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.read_block_data   ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 1                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.send_cmd          ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 1                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.receive_byte_wait ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 1                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.receive_byte      ; 0                             ; 0                             ; 0                             ; 0                             ; 0                            ; 1                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.write_block_cmd   ; 0                             ; 0                             ; 0                             ; 0                             ; 1                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.write_block_init  ; 0                             ; 0                             ; 0                             ; 1                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.write_block_data  ; 0                             ; 0                             ; 1                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.write_block_byte  ; 0                             ; 1                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
; return_state.write_block_wait  ; 1                             ; 0                             ; 0                             ; 0                             ; 0                            ; 0                         ; 0                              ; 0                     ; 0                            ; 0                            ; 0                           ; 0                 ; 0                     ; 0                  ; 0                  ; 0                 ; 0                 ; 1                ;
+--------------------------------+-------------------------------+-------------------------------+-------------------------------+-------------------------------+------------------------------+---------------------------+--------------------------------+-----------------------+------------------------------+------------------------------+-----------------------------+-------------------+-----------------------+--------------------+--------------------+-------------------+-------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Microcomputer|sd_controller:sd1|state                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+----------------+-----------------------+-----------------------+----------------------+------------+----------------+-------------+-------------+------------+------------+-----------+
; Name                    ; state.write_block_wait ; state.write_block_byte ; state.write_block_data ; state.write_block_init ; state.write_block_cmd ; state.receive_byte ; state.receive_byte_wait ; state.send_cmd ; state.read_block_data ; state.read_block_wait ; state.read_block_cmd ; state.idle ; state.poll_cmd ; state.cmd41 ; state.cmd55 ; state.cmd0 ; state.init ; state.rst ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+----------------+-----------------------+-----------------------+----------------------+------------+----------------+-------------+-------------+------------+------------+-----------+
; state.rst               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 0         ;
; state.init              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 1          ; 1         ;
; state.cmd0              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 1          ; 0          ; 1         ;
; state.cmd55             ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 1           ; 0          ; 0          ; 1         ;
; state.cmd41             ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 1           ; 0           ; 0          ; 0          ; 1         ;
; state.poll_cmd          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 1              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.idle              ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 1          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.read_block_cmd    ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 1                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.read_block_wait   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 1                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.read_block_data   ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 1                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.send_cmd          ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 1              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.receive_byte_wait ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 1                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.receive_byte      ; 0                      ; 0                      ; 0                      ; 0                      ; 0                     ; 1                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.write_block_cmd   ; 0                      ; 0                      ; 0                      ; 0                      ; 1                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.write_block_init  ; 0                      ; 0                      ; 0                      ; 1                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.write_block_data  ; 0                      ; 0                      ; 1                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.write_block_byte  ; 0                      ; 1                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
; state.write_block_wait  ; 1                      ; 0                      ; 0                      ; 0                      ; 0                     ; 0                  ; 0                       ; 0              ; 0                     ; 0                     ; 0                    ; 0          ; 0              ; 0           ; 0           ; 0          ; 0          ; 1         ;
+-------------------------+------------------------+------------------------+------------------------+------------------------+-----------------------+--------------------+-------------------------+----------------+-----------------------+-----------------------+----------------------+------------+----------------+-------------+-------------+------------+------------+-----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Microcomputer|SBCTextDisplayRGB:io2|dispState                                                                                                                                                                                                                                                                         ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; Name                  ; dispState.del3 ; dispState.del2 ; dispState.deleteLine ; dispState.ins3 ; dispState.ins2 ; dispState.insertLine ; dispState.clearC2 ; dispState.clearChar ; dispState.clearS2 ; dispState.clearScreen ; dispState.clearL2 ; dispState.clearLine ; dispState.dispNextLoc ; dispState.dispWrite ; dispState.idle ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+
; dispState.idle        ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 0              ;
; dispState.dispWrite   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 1                   ; 1              ;
; dispState.dispNextLoc ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 1                     ; 0                   ; 1              ;
; dispState.clearLine   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 1                   ; 0                     ; 0                   ; 1              ;
; dispState.clearL2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 1                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearScreen ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 1                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearS2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 1                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearChar   ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 1                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.clearC2     ; 0              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 1                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.insertLine  ; 0              ; 0              ; 0                    ; 0              ; 0              ; 1                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins2        ; 0              ; 0              ; 0                    ; 0              ; 1              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.ins3        ; 0              ; 0              ; 0                    ; 1              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.deleteLine  ; 0              ; 0              ; 1                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del2        ; 0              ; 1              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
; dispState.del3        ; 1              ; 0              ; 0                    ; 0              ; 0              ; 0                    ; 0                 ; 0                   ; 0                 ; 0                     ; 0                 ; 0                   ; 0                     ; 0                   ; 1              ;
+-----------------------+----------------+----------------+----------------------+----------------+----------------+----------------------+-------------------+---------------------+-------------------+-----------------------+-------------------+---------------------+-----------------------+---------------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Microcomputer|SBCTextDisplayRGB:io2|nextState                                                                                           ;
+--------------------------------------+--------------------------------------+----------------------------+------------------------------+----------------+
; Name                                 ; nextState.processingAdditionalParams ; nextState.processingParams ; nextState.waitForLeftBracket ; nextState.none ;
+--------------------------------------+--------------------------------------+----------------------------+------------------------------+----------------+
; nextState.none                       ; 0                                    ; 0                          ; 0                            ; 0              ;
; nextState.waitForLeftBracket         ; 0                                    ; 0                          ; 1                            ; 1              ;
; nextState.processingParams           ; 0                                    ; 1                          ; 0                            ; 1              ;
; nextState.processingAdditionalParams ; 1                                    ; 0                          ; 0                            ; 1              ;
+--------------------------------------+--------------------------------------+----------------------------+------------------------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Microcomputer|bufferedUART:io1|txState            ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; txState.stopBit ; txState.dataBit ; txState.idle ;
+-----------------+-----------------+-----------------+--------------+
; txState.idle    ; 0               ; 0               ; 0            ;
; txState.dataBit ; 0               ; 1               ; 1            ;
; txState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |Microcomputer|bufferedUART:io1|rxState            ;
+-----------------+-----------------+-----------------+--------------+
; Name            ; rxState.stopBit ; rxState.dataBit ; rxState.idle ;
+-----------------+-----------------+-----------------+--------------+
; rxState.idle    ; 0               ; 0               ; 0            ;
; rxState.dataBit ; 0               ; 1               ; 1            ;
; rxState.stopBit ; 1               ; 0               ; 1            ;
+-----------------+-----------------+-----------------+--------------+


+-------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                        ;
+--------------------------------------------------+----------------------------------------+
; Register name                                    ; Reason for Removal                     ;
+--------------------------------------------------+----------------------------------------+
; T80s:cpu1|T80:u0|OldNMI_n                        ; Lost fanout                            ;
; T80s:cpu1|T80:u0|BusReq_s                        ; Stuck at GND due to stuck port data_in ;
; T80s:cpu1|T80:u0|INT_s                           ; Stuck at GND due to stuck port data_in ;
; T80s:cpu1|T80:u0|BusAck                          ; Stuck at GND due to stuck port data_in ;
; T80s:cpu1|T80:u0|IntE_FF1                        ; Lost fanout                            ;
; T80s:cpu1|T80:u0|NMI_s                           ; Stuck at GND due to stuck port data_in ;
; T80s:cpu1|T80:u0|IntCycle                        ; Stuck at GND due to stuck port data_in ;
; T80s:cpu1|T80:u0|IStatus[0,1]                    ; Lost fanout                            ;
; T80s:cpu1|T80:u0|NMICycle                        ; Stuck at GND due to stuck port data_in ;
; T80s:cpu1|T80:u0|Auto_Wait_t2                    ; Lost fanout                            ;
; SBCTextDisplayRGB:io2|startAddr[0..3]            ; Stuck at GND due to stuck port data_in ;
; SBCTextDisplayRGB:io2|pixelClockCount[1..3]      ; Stuck at GND due to stuck port data_in ;
; SBCTextDisplayRGB:io2|nextState.none             ; Lost fanout                            ;
; SBCTextDisplayRGB:io2|nextState.processingParams ; Lost fanout                            ;
; sd_controller:sd1|return_state.init              ; Stuck at GND due to stuck port data_in ;
; sd_controller:sd1|return_state.write_block_byte  ; Stuck at GND due to stuck port data_in ;
; sd_controller:sd1|return_state.write_block_data  ; Stuck at GND due to stuck port data_in ;
; sd_controller:sd1|return_state.send_cmd          ; Stuck at GND due to stuck port data_in ;
; sd_controller:sd1|return_state.cmd0              ; Stuck at GND due to stuck port data_in ;
; sd_controller:sd1|return_state.read_block_cmd    ; Stuck at GND due to stuck port data_in ;
; sd_controller:sd1|return_state.write_block_cmd   ; Stuck at GND due to stuck port data_in ;
; sd_controller:sd1|return_state.receive_byte      ; Stuck at GND due to stuck port data_in ;
; sd_controller:sd1|return_state.receive_byte_wait ; Stuck at GND due to stuck port data_in ;
; cpuClkCount[5]                                   ; Stuck at GND due to stuck port data_in ;
; sd_controller:sd1|cmd_out[0]                     ; Stuck at VCC due to stuck port data_in ;
; bufferedUART:io1|rxInPointer[4,5]                ; Stuck at GND due to stuck port data_in ;
; cpuClkCount[1..4]                                ; Stuck at GND due to stuck port data_in ;
; SBCTextDisplayRGB:io2|kbInPointer[3]             ; Stuck at GND due to stuck port data_in ;
; bufferedUART:io1|rxReadPointer[5]                ; Stuck at GND due to stuck port data_in ;
; SBCTextDisplayRGB:io2|kbReadPointer[3]           ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 40           ;                                        ;
+--------------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                            ;
+---------------------------------+---------------------------+----------------------------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register                   ;
+---------------------------------+---------------------------+----------------------------------------------------------+
; T80s:cpu1|T80:u0|BusReq_s       ; Stuck at GND              ; T80s:cpu1|T80:u0|BusAck, T80s:cpu1|T80:u0|Auto_Wait_t2   ;
;                                 ; due to stuck port data_in ;                                                          ;
; T80s:cpu1|T80:u0|IntCycle       ; Stuck at GND              ; T80s:cpu1|T80:u0|IStatus[0], T80s:cpu1|T80:u0|IStatus[1] ;
;                                 ; due to stuck port data_in ;                                                          ;
; cpuClkCount[5]                  ; Stuck at GND              ; cpuClkCount[1], cpuClkCount[4]                           ;
;                                 ; due to stuck port data_in ;                                                          ;
; T80s:cpu1|T80:u0|INT_s          ; Stuck at GND              ; T80s:cpu1|T80:u0|IntE_FF1                                ;
;                                 ; due to stuck port data_in ;                                                          ;
; bufferedUART:io1|rxInPointer[4] ; Stuck at GND              ; bufferedUART:io1|rxReadPointer[5]                        ;
;                                 ; due to stuck port data_in ;                                                          ;
+---------------------------------+---------------------------+----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1046  ;
; Number of registers using Synchronous Clear  ; 234   ;
; Number of registers using Synchronous Load   ; 28    ;
; Number of registers using Asynchronous Clear ; 243   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 772   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; SBCTextDisplayRGB:io2|dispAttWRData[0]  ; 7       ;
; SBCTextDisplayRGB:io2|dispAttWRData[2]  ; 6       ;
; sd_controller:sd1|sdCS                  ; 2       ;
; sd_controller:sd1|cmd_mode              ; 2       ;
; SBCTextDisplayRGB:io2|cursorOn          ; 2       ;
; SBCTextDisplayRGB:io2|dispAttWRData[1]  ; 7       ;
; sd_controller:sd1|led_on_count[3]       ; 3       ;
; sd_controller:sd1|led_on_count[7]       ; 2       ;
; sd_controller:sd1|led_on_count[6]       ; 2       ;
; T80s:cpu1|IORQ_n                        ; 2       ;
; T80s:cpu1|RD_n                          ; 3       ;
; T80s:cpu1|T80:u0|SP[0]                  ; 4       ;
; T80s:cpu1|T80:u0|MCycle[0]              ; 105     ;
; T80s:cpu1|T80:u0|F[0]                   ; 14      ;
; T80s:cpu1|T80:u0|F[6]                   ; 11      ;
; T80s:cpu1|T80:u0|F[7]                   ; 7       ;
; T80s:cpu1|T80:u0|F[2]                   ; 9       ;
; T80s:cpu1|T80:u0|F[4]                   ; 6       ;
; T80s:cpu1|T80:u0|F[1]                   ; 19      ;
; SBCTextDisplayRGB:io2|dispAttWRData[3]  ; 5       ;
; sd_controller:sd1|response_mode         ; 3       ;
; SBCTextDisplayRGB:io2|ps2ClkOut         ; 2       ;
; SBCTextDisplayRGB:io2|ps2DataOut        ; 4       ;
; T80s:cpu1|T80:u0|SP[2]                  ; 4       ;
; T80s:cpu1|T80:u0|SP[1]                  ; 4       ;
; T80s:cpu1|T80:u0|SP[3]                  ; 4       ;
; T80s:cpu1|WR_n                          ; 10      ;
; T80s:cpu1|T80:u0|SP[4]                  ; 4       ;
; T80s:cpu1|T80:u0|SP[5]                  ; 4       ;
; T80s:cpu1|T80:u0|SP[7]                  ; 4       ;
; T80s:cpu1|T80:u0|SP[6]                  ; 4       ;
; T80s:cpu1|T80:u0|Fp[0]                  ; 1       ;
; T80s:cpu1|T80:u0|Fp[6]                  ; 1       ;
; T80s:cpu1|T80:u0|Fp[7]                  ; 1       ;
; T80s:cpu1|T80:u0|Fp[2]                  ; 1       ;
; T80s:cpu1|T80:u0|ACC[0]                 ; 7       ;
; T80s:cpu1|T80:u0|ACC[1]                 ; 7       ;
; T80s:cpu1|T80:u0|SP[9]                  ; 4       ;
; T80s:cpu1|T80:u0|SP[8]                  ; 4       ;
; T80s:cpu1|T80:u0|ACC[2]                 ; 7       ;
; T80s:cpu1|T80:u0|SP[10]                 ; 4       ;
; T80s:cpu1|T80:u0|ACC[5]                 ; 8       ;
; T80s:cpu1|T80:u0|SP[13]                 ; 4       ;
; T80s:cpu1|T80:u0|F[5]                   ; 2       ;
; T80s:cpu1|T80:u0|Fp[4]                  ; 1       ;
; T80s:cpu1|T80:u0|ACC[3]                 ; 8       ;
; T80s:cpu1|T80:u0|SP[11]                 ; 4       ;
; T80s:cpu1|T80:u0|Fp[1]                  ; 1       ;
; T80s:cpu1|T80:u0|ACC[7]                 ; 7       ;
; T80s:cpu1|T80:u0|SP[15]                 ; 4       ;
; T80s:cpu1|T80:u0|ACC[4]                 ; 7       ;
; T80s:cpu1|T80:u0|SP[12]                 ; 4       ;
; bufferedUART:io1|rxdFiltered            ; 12      ;
; SBCTextDisplayRGB:io2|attBold           ; 6       ;
; SBCTextDisplayRGB:io2|n_kbWR            ; 15      ;
; SBCTextDisplayRGB:io2|ps2PrevClk        ; 6       ;
; SBCTextDisplayRGB:io2|ps2ClkFiltered    ; 8       ;
; T80s:cpu1|T80:u0|ACC[6]                 ; 7       ;
; T80s:cpu1|MREQ_n                        ; 17      ;
; T80s:cpu1|T80:u0|SP[14]                 ; 4       ;
; T80s:cpu1|T80:u0|F[3]                   ; 2       ;
; T80s:cpu1|T80:u0|Ap[0]                  ; 1       ;
; T80s:cpu1|T80:u0|Ap[1]                  ; 1       ;
; T80s:cpu1|T80:u0|Ap[2]                  ; 1       ;
; T80s:cpu1|T80:u0|Ap[5]                  ; 1       ;
; T80s:cpu1|T80:u0|Fp[5]                  ; 1       ;
; T80s:cpu1|T80:u0|Ap[3]                  ; 1       ;
; T80s:cpu1|T80:u0|Ap[7]                  ; 1       ;
; T80s:cpu1|T80:u0|Ap[4]                  ; 1       ;
; SBCTextDisplayRGB:io2|ps2WriteByte[5]   ; 2       ;
; SBCTextDisplayRGB:io2|ps2WriteByte[7]   ; 2       ;
; SBCTextDisplayRGB:io2|ps2WriteByte[4]   ; 2       ;
; SBCTextDisplayRGB:io2|ps2WriteByte[6]   ; 2       ;
; SBCTextDisplayRGB:io2|ps2WriteByte[1]   ; 2       ;
; SBCTextDisplayRGB:io2|ps2WriteByte[3]   ; 2       ;
; SBCTextDisplayRGB:io2|ps2WriteByte[0]   ; 2       ;
; SBCTextDisplayRGB:io2|ps2WriteByte[2]   ; 2       ;
; T80s:cpu1|T80:u0|Ap[6]                  ; 1       ;
; T80s:cpu1|T80:u0|Fp[3]                  ; 1       ;
; SBCTextDisplayRGB:io2|ps2WriteByte2[5]  ; 1       ;
; SBCTextDisplayRGB:io2|ps2WriteByte2[7]  ; 1       ;
; SBCTextDisplayRGB:io2|ps2WriteByte2[4]  ; 1       ;
; SBCTextDisplayRGB:io2|ps2WriteByte2[6]  ; 1       ;
; SBCTextDisplayRGB:io2|ps2WriteByte2[1]  ; 3       ;
; SBCTextDisplayRGB:io2|ps2WriteByte2[3]  ; 1       ;
; SBCTextDisplayRGB:io2|ps2WriteByte2[0]  ; 3       ;
; SBCTextDisplayRGB:io2|ps2WriteByte2[2]  ; 3       ;
; SBCTextDisplayRGB:io2|ps2Caps           ; 5       ;
; Total number of inverted registers = 88 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                       ;
+------------------------------------------------------+-------------------------------------------+
; Register Name                                        ; RAM Name                                  ;
+------------------------------------------------------+-------------------------------------------+
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[0]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[1]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[2]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[3]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[4]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[5]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[6]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[7]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[8]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[9]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[10] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[11] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[12] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[13] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0_bypass[14] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[0]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[1]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[2]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[3]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[4]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[5]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[6]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[7]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[8]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[9]  ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[10] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[11] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[12] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[13] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0_bypass[14] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ;
+------------------------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                       ;
+---------------------------------+-------------------------------------------+------+
; Register Name                   ; Megafunction                              ; Type ;
+---------------------------------+-------------------------------------------+------+
; T80s:cpu1|T80:u0|RegAddrC[0..2] ; T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0 ; RAM  ;
+---------------------------------+-------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|charVert[3]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|ALU_Op_r[0]                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|Read_To_Reg_r[0]                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io1|rxFilter[0]                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|ps2Byte[2]                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|ps2ClkFilter[5]                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|ps2ConvertedByte[5]                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|XY_State[1]                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|pixelCount[0]                        ;
; 4:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|kbWatchdogTimer[18]                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|charScanLine[3]                      ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |Microcomputer|bufferedUART:io1|rxClockCount[5]                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|IR[7]                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|MCycle[1]                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|pixelClockCount[1]                   ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|cmd_out[55]                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |Microcomputer|bufferedUART:io1|rxBitCount[2]                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|R[1]                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|dispCharWRData[3]                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|DO[7]                                     ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|BusA[0]                                   ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|BusB[2]                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|charHoriz[0]                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Microcomputer|sd_controller:sd1|cmd_out[41]                              ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Microcomputer|sd_controller:sd1|cmd_out[1]                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Microcomputer|sd_controller:sd1|cmd_out[2]                               ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io1|txBitCount[2]                             ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io1|txBuffer[5]                               ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Microcomputer|bufferedUART:io1|txClockCount[5]                           ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|videoB1                              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|TmpAddr[6]                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|TmpAddr[4]                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|TmpAddr[14]                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|ISet[1]                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|ps2ClkCount[3]                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|recv_data[0]                             ;
; 7:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|cmd_out[12]                              ;
; 7:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|cmd_out[35]                              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|startAddr[0]                         ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|startAddr[9]                         ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|videoR0                              ;
; 10:1               ; 7 bits    ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|data_sig[6]                              ;
; 11:1               ; 7 bits    ; 49 LEs        ; 21 LEs               ; 28 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|PC[5]                                     ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|PC[12]                                    ;
; 12:1               ; 5 bits    ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|ps2WriteClkCount[4]                  ;
; 17:1               ; 8 bits    ; 88 LEs        ; 32 LEs               ; 56 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|A[1]                                      ;
; 17:1               ; 8 bits    ; 88 LEs        ; 32 LEs               ; 56 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|A[13]                                     ;
; 13:1               ; 7 bits    ; 56 LEs        ; 7 LEs                ; 49 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|param4[5]                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|byte_counter[5]                          ;
; 14:1               ; 3 bits    ; 27 LEs        ; 6 LEs                ; 21 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|byte_counter[9]                          ;
; 15:1               ; 2 bits    ; 20 LEs        ; 18 LEs               ; 2 LEs                  ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|paramCount[1]                        ;
; 16:1               ; 7 bits    ; 70 LEs        ; 14 LEs               ; 56 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|param1[0]                            ;
; 17:1               ; 7 bits    ; 77 LEs        ; 14 LEs               ; 63 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|param2[2]                            ;
; 18:1               ; 7 bits    ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|param3[5]                            ;
; 21:1               ; 26 bits   ; 364 LEs       ; 0 LEs                ; 364 LEs                ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|kbWriteTimer[22]                     ;
; 20:1               ; 3 bits    ; 39 LEs        ; 18 LEs               ; 21 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|bit_counter[5]                           ;
; 22:1               ; 5 bits    ; 70 LEs        ; 10 LEs               ; 60 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|cursorVertRestore[4]                 ;
; 21:1               ; 3 bits    ; 42 LEs        ; 18 LEs               ; 24 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|bit_counter[7]                           ;
; 21:1               ; 2 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Microcomputer|sd_controller:sd1|bit_counter[0]                           ;
; 24:1               ; 7 bits    ; 112 LEs       ; 14 LEs               ; 98 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|cursorHorizRestore[5]                ;
; 45:1               ; 7 bits    ; 210 LEs       ; 98 LEs               ; 112 LEs                ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|cursorHoriz[2]                       ;
; 50:1               ; 3 bits    ; 99 LEs        ; 36 LEs               ; 63 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|cursorVert[2]                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|SP[4]                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|SP[12]                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|ACC[4]                                    ;
; 19:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |Microcomputer|T80s:cpu1|T80:u0|F[3]                                      ;
; 18:1               ; 5 bits    ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|ps2WriteByte2[6]                     ;
; 18:1               ; 8 bits    ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |Microcomputer|SBCTextDisplayRGB:io2|ps2WriteByte[0]                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|T80_ALU:alu|DAA_Q[3]                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|RegAddrC                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|Save_Mux[1]                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Microcomputer|SBCTextDisplayRGB:io2|dispState                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |Microcomputer|T80s:cpu1|T80:u0|T80_ALU:alu|Mux12                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|T80_ALU:alu|DAA_Q[7]                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|RegDIL[4]                                 ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|T80_Reg:Regs|Mux16                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|T80_Reg:Regs|Mux1                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Microcomputer|sd_controller:sd1|dout                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|RegAddrA[0]                               ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; No         ; |Microcomputer|T80s:cpu1|T80:u0|Save_Mux[6]                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Microcomputer|bufferedUART:io1|Selector36                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |Microcomputer|bufferedUART:io1|Selector12                                ;
; 19:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |Microcomputer|T80s:cpu1|T80:u0|RegWEL                                    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 12 LEs               ; 2 LEs                  ; No         ; |Microcomputer|T80s:cpu1|T80:u0|Save_Mux[5]                               ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Microcomputer|cpuDataIn[0]                                               ;
; 11:1               ; 13 bits   ; 91 LEs        ; 52 LEs               ; 39 LEs                 ; No         ; |Microcomputer|sd_controller:sd1|return_state.cmd0                        ;
; 14:1               ; 4 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |Microcomputer|cpuDataIn[7]                                               ;
; 21:1               ; 11 bits   ; 154 LEs       ; 44 LEs               ; 110 LEs                ; No         ; |Microcomputer|SBCTextDisplayRGB:io2|dispState                            ;
; 20:1               ; 7 bits    ; 91 LEs        ; 35 LEs               ; 56 LEs                 ; No         ; |Microcomputer|sd_controller:sd1|Selector80                               ;
; 23:1               ; 2 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; No         ; |Microcomputer|SBCTextDisplayRGB:io2|nextState.waitForLeftBracket         ;
; 23:1               ; 2 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; No         ; |Microcomputer|SBCTextDisplayRGB:io2|nextState.processingAdditionalParams ;
; 23:1               ; 2 bits    ; 30 LEs        ; 14 LEs               ; 16 LEs                 ; No         ; |Microcomputer|sd_controller:sd1|Selector92                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_6ef1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for InternalRam4K:ram1|altsyncram:altsyncram_component|altsyncram_ku04:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:io2|CGABoldRomReduced:\GEN_REDUCED_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_jjh1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_1ed2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_1ed2:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for bufferedUART:io1|altsyncram:rxBuffer_rtl_0|altsyncram_jik1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0|altsyncram_6tm1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:cpu1 ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; mode           ; 1     ; Signed Integer                ;
; t2write        ; 1     ; Signed Integer                ;
; iowait         ; 0     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; mode           ; 1     ; Signed Integer                       ;
; iowait         ; 0     ; Signed Integer                       ;
; flag_c         ; 0     ; Signed Integer                       ;
; flag_n         ; 1     ; Signed Integer                       ;
; flag_p         ; 2     ; Signed Integer                       ;
; flag_x         ; 3     ; Signed Integer                       ;
; flag_h         ; 4     ; Signed Integer                       ;
; flag_y         ; 5     ; Signed Integer                       ;
; flag_z         ; 6     ; Signed Integer                       ;
; flag_s         ; 7     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0|T80_MCode:mcode ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; mode           ; 1     ; Signed Integer                                       ;
; flag_c         ; 0     ; Signed Integer                                       ;
; flag_n         ; 1     ; Signed Integer                                       ;
; flag_p         ; 2     ; Signed Integer                                       ;
; flag_x         ; 3     ; Signed Integer                                       ;
; flag_h         ; 4     ; Signed Integer                                       ;
; flag_y         ; 5     ; Signed Integer                                       ;
; flag_z         ; 6     ; Signed Integer                                       ;
; flag_s         ; 7     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:cpu1|T80:u0|T80_ALU:alu ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; mode           ; 1     ; Signed Integer                                   ;
; flag_c         ; 0     ; Signed Integer                                   ;
; flag_n         ; 1     ; Signed Integer                                   ;
; flag_p         ; 2     ; Signed Integer                                   ;
; flag_x         ; 3     ; Signed Integer                                   ;
; flag_h         ; 4     ; Signed Integer                                   ;
; flag_y         ; 5     ; Signed Integer                                   ;
; flag_z         ; 6     ; Signed Integer                                   ;
; flag_s         ; 7     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------+------------------------------------+
; Parameter Name                     ; Value                     ; Type                               ;
+------------------------------------+---------------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                            ;
; OPERATION_MODE                     ; ROM                       ; Untyped                            ;
; WIDTH_A                            ; 8                         ; Signed Integer                     ;
; WIDTHAD_A                          ; 13                        ; Signed Integer                     ;
; NUMWORDS_A                         ; 8192                      ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                            ;
; WIDTH_B                            ; 1                         ; Untyped                            ;
; WIDTHAD_B                          ; 1                         ; Untyped                            ;
; NUMWORDS_B                         ; 1                         ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                         ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                            ;
; BYTE_SIZE                          ; 8                         ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ      ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                            ;
; INIT_FILE                          ; ../ROMS/Z80/CPM_BASIC.HEX ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                         ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                    ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_6ef1           ; Untyped                            ;
+------------------------------------+---------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InternalRam4K:ram1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                             ;
; WIDTH_A                            ; 8                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Signed Integer                      ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                      ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_ku04      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2 ;
+----------------------+----------+----------------------------------+
; Parameter Name       ; Value    ; Type                             ;
+----------------------+----------+----------------------------------+
; extended_charset     ; 0        ; Signed Integer                   ;
; colour_atts_enabled  ; 1        ; Signed Integer                   ;
; vert_chars           ; 25       ; Signed Integer                   ;
; horiz_chars          ; 80       ; Signed Integer                   ;
; clocks_per_scanline  ; 1600     ; Signed Integer                   ;
; display_top_scanline ; 75       ; Signed Integer                   ;
; display_left_clock   ; 288      ; Signed Integer                   ;
; vert_scanlines       ; 525      ; Signed Integer                   ;
; vsync_scanlines      ; 2        ; Signed Integer                   ;
; hsync_clocks         ; 192      ; Signed Integer                   ;
; vert_pixel_scanlines ; 2        ; Signed Integer                   ;
; clocks_per_pixel     ; 2        ; Signed Integer                   ;
; h_sync_active        ; '0'      ; Enumerated                       ;
; v_sync_active        ; '0'      ; Enumerated                       ;
; default_att          ; 00001111 ; Unsigned Binary                  ;
; ansi_default_att     ; 00000111 ; Unsigned Binary                  ;
+----------------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|CGABoldRomReduced:\GEN_REDUCED_CHARS:fontRom|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                                       ;
+------------------------------------+-----------------------------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                                           ; Untyped                                                    ;
; WIDTH_A                            ; 8                                             ; Signed Integer                                             ;
; WIDTHAD_A                          ; 10                                            ; Signed Integer                                             ;
; NUMWORDS_A                         ; 1024                                          ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                                    ;
; WIDTH_B                            ; 1                                             ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                                             ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                                             ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                        ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                                    ;
; INIT_FILE                          ; ../Components/TERMINAL/CGAFontBoldReduced.HEX ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                        ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                        ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_jjh1                               ; Untyped                                                    ;
+------------------------------------+-----------------------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                             ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                             ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                             ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                             ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_1ed2      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                               ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                               ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                                               ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_1ed2      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: bufferedUART:io1|altsyncram:rxBuffer_rtl_0 ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Untyped                         ;
; WIDTHAD_A                          ; 4                    ; Untyped                         ;
; NUMWORDS_A                         ; 16                   ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 8                    ; Untyped                         ;
; WIDTHAD_B                          ; 4                    ; Untyped                         ;
; NUMWORDS_B                         ; 16                   ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_jik1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                   ;
; WIDTHAD_A                          ; 3                    ; Untyped                                   ;
; NUMWORDS_A                         ; 8                    ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                   ;
; WIDTHAD_B                          ; 3                    ; Untyped                                   ;
; NUMWORDS_B                         ; 8                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Untyped                                   ;
; WIDTHAD_A                          ; 3                    ; Untyped                                   ;
; NUMWORDS_A                         ; 8                    ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 8                    ; Untyped                                   ;
; WIDTHAD_B                          ; 3                    ; Untyped                                   ;
; NUMWORDS_B                         ; 8                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_6tm1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:io2|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                      ;
; LPM_WIDTHD             ; 13             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_45m ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SBCTextDisplayRGB:io2|lpm_divide:Mod1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                      ;
; LPM_WIDTHD             ; 13             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_45m ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                               ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                                                  ;
; Entity Instance                           ; Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component                                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                  ;
;     -- NUMWORDS_A                         ; 8192                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; InternalRam4K:ram1|altsyncram:altsyncram_component                                                 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                        ;
;     -- WIDTH_A                            ; 8                                                                                                  ;
;     -- NUMWORDS_A                         ; 65536                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 0                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; SBCTextDisplayRGB:io2|CGABoldRomReduced:\GEN_REDUCED_CHARS:fontRom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                ;
;     -- WIDTH_A                            ; 8                                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 1                                                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; bufferedUART:io1|altsyncram:rxBuffer_rtl_0                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                  ;
;     -- NUMWORDS_A                         ; 16                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                  ;
;     -- NUMWORDS_B                         ; 16                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                          ;
; Entity Instance                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                  ;
;     -- NUMWORDS_A                         ; 8                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                  ;
;     -- NUMWORDS_B                         ; 8                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                           ;
; Entity Instance                           ; T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsL_rtl_0                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                          ;
;     -- WIDTH_A                            ; 8                                                                                                  ;
;     -- NUMWORDS_A                         ; 8                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                       ;
;     -- WIDTH_B                            ; 8                                                                                                  ;
;     -- NUMWORDS_B                         ; 8                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                           ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KATTRAM:dispAttRam" ;
+--------+-------+----------+-------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                     ;
+--------+-------+----------+-------------------------------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                                                ;
; wren_a ; Input ; Info     ; Stuck at GND                                                ;
+--------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam"                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data_a ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_a ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SBCTextDisplayRGB:io2"                                                                       ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; n_int         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_rts         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fnkeys        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fntoggledkeys ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bufferedUART:io1"                                                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; n_int ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_cts ; Input  ; Info     ; Stuck at GND                                                                        ;
; n_dcd ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T80s:cpu1|T80:u0"                                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cen  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T80s:cpu1"                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; wait_n  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; int_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nmi_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; busrq_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; m1_n    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rfsh_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; halt_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busak_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1046                        ;
;     CLR               ; 93                          ;
;     ENA               ; 461                         ;
;     ENA CLR           ; 115                         ;
;     ENA CLR SCLR      ; 8                           ;
;     ENA CLR SCLR SLD  ; 8                           ;
;     ENA CLR SLD       ; 19                          ;
;     ENA SCLR          ; 161                         ;
;     SCLR              ; 57                          ;
;     SLD               ; 1                           ;
;     plain             ; 123                         ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 2818                        ;
;     arith             ; 409                         ;
;         0 data inputs ; 14                          ;
;         1 data inputs ; 253                         ;
;         2 data inputs ; 43                          ;
;         3 data inputs ; 43                          ;
;         4 data inputs ; 26                          ;
;         5 data inputs ; 30                          ;
;     extend            ; 61                          ;
;         7 data inputs ; 61                          ;
;     normal            ; 2264                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 251                         ;
;         3 data inputs ; 283                         ;
;         4 data inputs ; 319                         ;
;         5 data inputs ; 650                         ;
;         6 data inputs ; 722                         ;
;     shared            ; 84                          ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 4                           ;
; boundary_port         ; 25                          ;
; stratixv_ram_block    ; 120                         ;
;                       ;                             ;
; Max LUT depth         ; 11.50                       ;
; Average LUT depth     ; 4.96                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:19     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Mon Sep 29 23:45:04 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Microcomputer -c Microcomputer
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/TERMINAL/SBCTextDisplayRGB.vhd
    Info (12022): Found design unit 1: SBCTextDisplayRGB-rtl
    Info (12023): Found entity 1: SBCTextDisplayRGB
Info (12021): Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/M6800/cpu68.vhd
    Info (12022): Found design unit 1: cpu68-CPU_ARCH
    Info (12023): Found entity 1: cpu68
Info (12021): Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/Z80/T80s.vhd
    Info (12022): Found design unit 1: T80s-rtl
    Info (12023): Found entity 1: T80s
Info (12021): Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/Z80/T80_Reg.vhd
    Info (12022): Found design unit 1: T80_Reg-rtl
    Info (12023): Found entity 1: T80_Reg
Info (12021): Found 1 design units, including 0 entities, in source file /home/syso/Downloads/fpgacomp/Components/Z80/T80_Pack.vhd
    Info (12022): Found design unit 1: T80_Pack
Info (12021): Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/Z80/T80_MCode.vhd
    Info (12022): Found design unit 1: T80_MCode-rtl
    Info (12023): Found entity 1: T80_MCode
Info (12021): Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/Z80/T80_ALU.vhd
    Info (12022): Found design unit 1: T80_ALU-rtl
    Info (12023): Found entity 1: T80_ALU
Info (12021): Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/Z80/T80.vhd
    Info (12022): Found design unit 1: T80-rtl
    Info (12023): Found entity 1: T80
Info (12021): Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/M6809/cpu09new.vhd
    Info (12022): Found design unit 1: cpu09-CPU_ARCH
    Info (12023): Found entity 1: cpu09
Info (12021): Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/TERMINAL/CGABoldRom.vhd
    Info (12022): Found design unit 1: cgaboldrom-SYN
    Info (12023): Found entity 1: CGABoldRom
Info (12021): Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/UART/bufferedUART.vhd
    Info (12022): Found design unit 1: bufferedUART-rtl
    Info (12023): Found entity 1: bufferedUART
Info (12021): Found 1 design units, including 0 entities, in source file /home/syso/Downloads/fpgacomp/Components/M6502/T65_Pack.vhd
    Info (12022): Found design unit 1: T65_Pack
Info (12021): Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/M6502/T65_MCode.vhd
    Info (12022): Found design unit 1: T65_MCode-rtl
    Info (12023): Found entity 1: T65_MCode
Info (12021): Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/M6502/T65_ALU.vhd
    Info (12022): Found design unit 1: T65_ALU-rtl
    Info (12023): Found entity 1: T65_ALU
Info (12021): Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/M6502/T65.vhd
    Info (12022): Found design unit 1: T65-rtl
    Info (12023): Found entity 1: T65
Info (12021): Found 2 design units, including 1 entities, in source file Microcomputer.vhd
    Info (12022): Found design unit 1: Microcomputer-struct
    Info (12023): Found entity 1: Microcomputer
Info (12021): Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/SDCARD/sd_controller.vhd
    Info (12022): Found design unit 1: sd_controller-rtl
    Info (12023): Found entity 1: sd_controller
Info (12021): Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/ROMS/6502/M6502_BASIC_ROM.vhd
    Info (12022): Found design unit 1: m6502_basic_rom-SYN
    Info (12023): Found entity 1: M6502_BASIC_ROM
Info (12021): Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/ROMS/Z80/Z80_BASIC_ROM.vhd
    Info (12022): Found design unit 1: z80_basic_rom-SYN
    Info (12023): Found entity 1: Z80_BASIC_ROM
Info (12021): Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/TERMINAL/DisplayRam1K.vhd
    Info (12022): Found design unit 1: displayram1k-SYN
    Info (12023): Found entity 1: DisplayRam1K
Info (12021): Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/TERMINAL/DisplayRam2K.vhd
    Info (12022): Found design unit 1: displayram2k-SYN
    Info (12023): Found entity 1: DisplayRam2K
Info (12021): Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/Components/TERMINAL/CGABoldRomReduced.vhd
    Info (12022): Found design unit 1: cgaboldromreduced-SYN
    Info (12023): Found entity 1: CGABoldRomReduced
Info (12021): Found 2 design units, including 1 entities, in source file InternalRam1K.vhd
    Info (12022): Found design unit 1: internalram1k-SYN
    Info (12023): Found entity 1: InternalRam1K
Info (12021): Found 2 design units, including 1 entities, in source file InternalRam2K.vhd
    Info (12022): Found design unit 1: internalram2k-SYN
    Info (12023): Found entity 1: InternalRam2K
Info (12021): Found 2 design units, including 1 entities, in source file InternalRam4K.vhd
    Info (12022): Found design unit 1: internalram4k-SYN
    Info (12023): Found entity 1: InternalRam4K
Info (12021): Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/ROMS/6809/M6809_EXT_BASIC_ROM.vhd
    Info (12022): Found design unit 1: m6809_ext_basic_rom-SYN
    Info (12023): Found entity 1: M6809_EXT_BASIC_ROM
Info (12021): Found 2 design units, including 1 entities, in source file /home/syso/Downloads/fpgacomp/ROMS/Z80/Z80_CPM_BASIC_ROM.vhd
    Info (12022): Found design unit 1: z80_cpm_basic_rom-SYN
    Info (12023): Found entity 1: Z80_CPM_BASIC_ROM
Info (12127): Elaborating entity "Microcomputer" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at Microcomputer.vhd(38): used implicit default value for signal "txd2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Microcomputer.vhd(39): used implicit default value for signal "rts2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at Microcomputer.vhd(88): object "n_int1" assigned a value but never read
Info (12128): Elaborating entity "T80s" for hierarchy "T80s:cpu1"
Info (12128): Elaborating entity "T80" for hierarchy "T80s:cpu1|T80:u0"
Info (12128): Elaborating entity "T80_MCode" for hierarchy "T80s:cpu1|T80:u0|T80_MCode:mcode"
Info (12128): Elaborating entity "T80_ALU" for hierarchy "T80s:cpu1|T80:u0|T80_ALU:alu"
Info (12128): Elaborating entity "T80_Reg" for hierarchy "T80s:cpu1|T80:u0|T80_Reg:Regs"
Info (12128): Elaborating entity "Z80_CPM_BASIC_ROM" for hierarchy "Z80_CPM_BASIC_ROM:rom1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../ROMS/Z80/CPM_BASIC.HEX"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6ef1.tdf
    Info (12023): Found entity 1: altsyncram_6ef1
Info (12128): Elaborating entity "altsyncram_6ef1" for hierarchy "Z80_CPM_BASIC_ROM:rom1|altsyncram:altsyncram_component|altsyncram_6ef1:auto_generated"
Info (12128): Elaborating entity "InternalRam4K" for hierarchy "InternalRam4K:ram1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "InternalRam4K:ram1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "InternalRam4K:ram1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "InternalRam4K:ram1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ku04.tdf
    Info (12023): Found entity 1: altsyncram_ku04
Info (12128): Elaborating entity "altsyncram_ku04" for hierarchy "InternalRam4K:ram1|altsyncram:altsyncram_component|altsyncram_ku04:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla
Info (12128): Elaborating entity "decode_dla" for hierarchy "InternalRam4K:ram1|altsyncram:altsyncram_component|altsyncram_ku04:auto_generated|decode_dla:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb
Info (12128): Elaborating entity "mux_tfb" for hierarchy "InternalRam4K:ram1|altsyncram:altsyncram_component|altsyncram_ku04:auto_generated|mux_tfb:mux2"
Info (12128): Elaborating entity "bufferedUART" for hierarchy "bufferedUART:io1"
Info (12128): Elaborating entity "SBCTextDisplayRGB" for hierarchy "SBCTextDisplayRGB:io2"
Info (12128): Elaborating entity "CGABoldRomReduced" for hierarchy "SBCTextDisplayRGB:io2|CGABoldRomReduced:\GEN_REDUCED_CHARS:fontRom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SBCTextDisplayRGB:io2|CGABoldRomReduced:\GEN_REDUCED_CHARS:fontRom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:io2|CGABoldRomReduced:\GEN_REDUCED_CHARS:fontRom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:io2|CGABoldRomReduced:\GEN_REDUCED_CHARS:fontRom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Components/TERMINAL/CGAFontBoldReduced.HEX"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jjh1.tdf
    Info (12023): Found entity 1: altsyncram_jjh1
Info (12128): Elaborating entity "altsyncram_jjh1" for hierarchy "SBCTextDisplayRGB:io2|CGABoldRomReduced:\GEN_REDUCED_CHARS:fontRom|altsyncram:altsyncram_component|altsyncram_jjh1:auto_generated"
Info (12128): Elaborating entity "DisplayRam2K" for hierarchy "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ed2.tdf
    Info (12023): Found entity 1: altsyncram_1ed2
Info (12128): Elaborating entity "altsyncram_1ed2" for hierarchy "SBCTextDisplayRGB:io2|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_1ed2:auto_generated"
Info (12128): Elaborating entity "sd_controller" for hierarchy "sd_controller:sd1"
Warning (276027): Inferred dual-clock RAM node "bufferedUART:io1|rxBuffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "SBCTextDisplayRGB:io2|kbBuffer" is uninferred due to inappropriate RAM size
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "bufferedUART:io1|rxBuffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "T80s:cpu1|T80:u0|T80_Reg:Regs|RegsH_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "T80s:cpu1|T80:u0|T80_Reg:Regs|RegsL_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SBCTextDisplayRGB:io2|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SBCTextDisplayRGB:io2|Mod1"
Info (12130): Elaborated megafunction instantiation "bufferedUART:io1|altsyncram:rxBuffer_rtl_0"
Info (12133): Instantiated megafunction "bufferedUART:io1|altsyncram:rxBuffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jik1.tdf
    Info (12023): Found entity 1: altsyncram_jik1
Info (12130): Elaborated megafunction instantiation "T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0"
Info (12133): Instantiated megafunction "T80s:cpu1|T80:u0|T80_Reg:Regs|altsyncram:RegsH_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6tm1.tdf
    Info (12023): Found entity 1: altsyncram_6tm1
Info (12130): Elaborated megafunction instantiation "SBCTextDisplayRGB:io2|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "SBCTextDisplayRGB:io2|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "13"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf
    Info (12023): Found entity 1: lpm_divide_45m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info (12023): Found entity 1: alt_u_div_k2f
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "txd2" is stuck at GND
    Warning (13410): Pin "rts2" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register sd_controller:sd1|driveLED will power up to Low
    Critical Warning (18010): Register sd_controller:sd1|led_on_count[7] will power up to High
    Critical Warning (18010): Register sd_controller:sd1|led_on_count[6] will power up to High
    Critical Warning (18010): Register sd_controller:sd1|led_on_count[3] will power up to High
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rxd2"
Info (21057): Implemented 3352 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 18 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 3207 logic cells
    Info (21064): Implemented 120 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 949 megabytes
    Info: Processing ended: Mon Sep 29 23:45:26 2014
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:22


