ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"UDS.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/UDS.c"
  20              		.section	.text.getSID,"ax",%progbits
  21              		.align	1
  22              		.global	getSID
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	getSID:
  28              	.LVL0:
  29              	.LFB137:
   1:Core/Src/UDS.c **** #include "UDS.h"
   2:Core/Src/UDS.c **** 
   3:Core/Src/UDS.c **** #define NRC 0x7F
   4:Core/Src/UDS.c **** #define INVALID_LENGTH 0x13
   5:Core/Src/UDS.c **** #define INVALID_DID 0x31
   6:Core/Src/UDS.c **** #define WRONG_KEY 0x35
   7:Core/Src/UDS.c **** #define ACCESS_DENIED 0x33
   8:Core/Src/UDS.c **** 
   9:Core/Src/UDS.c **** uint8_t Seed[4] = {0x01, 0x08, 0x82, 0x21};
  10:Core/Src/UDS.c **** uint8_t Key[4] = {0x00, 0x00, 0x00, 0x00};
  11:Core/Src/UDS.c **** 
  12:Core/Src/UDS.c **** volatile uint8_t flag_SeedProvided = 0;
  13:Core/Src/UDS.c **** volatile uint8_t flag_SecurityUnlocked = 0;
  14:Core/Src/UDS.c **** volatile uint8_t flag_WrongKey = 0;
  15:Core/Src/UDS.c **** volatile uint8_t flag_Waiting = 0;
  16:Core/Src/UDS.c **** volatile int count_up = 0;
  17:Core/Src/UDS.c **** 
  18:Core/Src/UDS.c **** uint16_t newStdId = 0x0000;
  19:Core/Src/UDS.c **** 
  20:Core/Src/UDS.c **** uint8_t getSID(uint8_t data[])
  21:Core/Src/UDS.c **** {
  30              		.loc 1 21 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  22:Core/Src/UDS.c ****     return data[1];
  35              		.loc 1 22 5 view .LVU1
  23:Core/Src/UDS.c **** }
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 2


  36              		.loc 1 23 1 is_stmt 0 view .LVU2
  37 0000 4078     		ldrb	r0, [r0, #1]	@ zero_extendqisi2
  38              	.LVL1:
  39              		.loc 1 23 1 view .LVU3
  40 0002 7047     		bx	lr
  41              		.cfi_endproc
  42              	.LFE137:
  44              		.section	.text.getDID,"ax",%progbits
  45              		.align	1
  46              		.global	getDID
  47              		.syntax unified
  48              		.thumb
  49              		.thumb_func
  51              	getDID:
  52              	.LVL2:
  53              	.LFB138:
  24:Core/Src/UDS.c **** 
  25:Core/Src/UDS.c **** uint16_t getDID(uint8_t data[])
  26:Core/Src/UDS.c **** {
  54              		.loc 1 26 1 is_stmt 1 view -0
  55              		.cfi_startproc
  56              		@ args = 0, pretend = 0, frame = 0
  57              		@ frame_needed = 0, uses_anonymous_args = 0
  58              		@ link register save eliminated.
  27:Core/Src/UDS.c ****     uint16_t tmp = 0x0000;
  59              		.loc 1 27 5 view .LVU5
  28:Core/Src/UDS.c ****     tmp = data[2];
  60              		.loc 1 28 5 view .LVU6
  61              		.loc 1 28 15 is_stmt 0 view .LVU7
  62 0000 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
  63              	.LVL3:
  29:Core/Src/UDS.c ****     tmp <<= 8;
  64              		.loc 1 29 5 is_stmt 1 view .LVU8
  30:Core/Src/UDS.c ****     tmp += data[3];
  65              		.loc 1 30 5 view .LVU9
  66              		.loc 1 30 16 is_stmt 0 view .LVU10
  67 0002 C078     		ldrb	r0, [r0, #3]	@ zero_extendqisi2
  68              	.LVL4:
  69              		.loc 1 30 9 view .LVU11
  70 0004 00EB0320 		add	r0, r0, r3, lsl #8
  71              	.LVL5:
  31:Core/Src/UDS.c ****     return tmp;
  72              		.loc 1 31 5 is_stmt 1 view .LVU12
  32:Core/Src/UDS.c **** }
  73              		.loc 1 32 1 is_stmt 0 view .LVU13
  74 0008 80B2     		uxth	r0, r0
  75              		.loc 1 32 1 view .LVU14
  76 000a 7047     		bx	lr
  77              		.cfi_endproc
  78              	.LFE138:
  80              		.section	.rodata.CAN1_Send.str1.4,"aMS",%progbits,1
  81              		.align	2
  82              	.LC0:
  83 0000 54657374 		.ascii	"Tester Request: \000"
  83      65722052 
  83      65717565 
  83      73743A20 
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 3


  83      00
  84              		.section	.text.CAN1_Send,"ax",%progbits
  85              		.align	1
  86              		.global	CAN1_Send
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	CAN1_Send:
  92              	.LFB139:
  33:Core/Src/UDS.c **** 
  34:Core/Src/UDS.c **** void CAN1_Send()
  35:Core/Src/UDS.c **** {
  93              		.loc 1 35 1 is_stmt 1 view -0
  94              		.cfi_startproc
  95              		@ args = 0, pretend = 0, frame = 0
  96              		@ frame_needed = 0, uses_anonymous_args = 0
  97 0000 38B5     		push	{r3, r4, r5, lr}
  98              		.cfi_def_cfa_offset 16
  99              		.cfi_offset 3, -16
 100              		.cfi_offset 4, -12
 101              		.cfi_offset 5, -8
 102              		.cfi_offset 14, -4
  36:Core/Src/UDS.c ****     USART3_SendString((uint8_t *)"Tester Request: ");
 103              		.loc 1 36 5 view .LVU16
 104 0002 0A48     		ldr	r0, .L7
 105 0004 FFF7FEFF 		bl	USART3_SendString
 106              	.LVL6:
  37:Core/Src/UDS.c ****     PrintCANLog(CAN1_pHeader.StdId, CAN1_DATA_TX);
 107              		.loc 1 37 5 view .LVU17
 108              		.loc 1 37 29 is_stmt 0 view .LVU18
 109 0008 094C     		ldr	r4, .L7+4
 110              		.loc 1 37 5 view .LVU19
 111 000a 0A4D     		ldr	r5, .L7+8
 112 000c 2946     		mov	r1, r5
 113 000e 2088     		ldrh	r0, [r4]
 114 0010 FFF7FEFF 		bl	PrintCANLog
 115              	.LVL7:
  38:Core/Src/UDS.c ****     if (HAL_CAN_AddTxMessage(&hcan1, &CAN1_pHeader, CAN1_DATA_TX,
 116              		.loc 1 38 5 is_stmt 1 view .LVU20
 117              		.loc 1 38 9 is_stmt 0 view .LVU21
 118 0014 084B     		ldr	r3, .L7+12
 119 0016 2A46     		mov	r2, r5
 120 0018 2146     		mov	r1, r4
 121 001a 0848     		ldr	r0, .L7+16
 122 001c FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 123              	.LVL8:
 124              		.loc 1 38 8 discriminator 1 view .LVU22
 125 0020 00B9     		cbnz	r0, .L6
 126              	.L3:
  39:Core/Src/UDS.c ****                              &CAN1_pTxMailbox) != HAL_OK)
  40:Core/Src/UDS.c ****     {
  41:Core/Src/UDS.c ****         Error_Handler();
  42:Core/Src/UDS.c ****     }
  43:Core/Src/UDS.c **** }
 127              		.loc 1 43 1 view .LVU23
 128 0022 38BD     		pop	{r3, r4, r5, pc}
 129              	.L6:
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 4


  41:Core/Src/UDS.c ****     }
 130              		.loc 1 41 9 is_stmt 1 view .LVU24
 131 0024 FFF7FEFF 		bl	Error_Handler
 132              	.LVL9:
 133              		.loc 1 43 1 is_stmt 0 view .LVU25
 134 0028 FBE7     		b	.L3
 135              	.L8:
 136 002a 00BF     		.align	2
 137              	.L7:
 138 002c 00000000 		.word	.LC0
 139 0030 00000000 		.word	CAN1_pHeader
 140 0034 00000000 		.word	CAN1_DATA_TX
 141 0038 00000000 		.word	CAN1_pTxMailbox
 142 003c 00000000 		.word	hcan1
 143              		.cfi_endproc
 144              	.LFE139:
 146              		.section	.text.CAN2_Send,"ax",%progbits
 147              		.align	1
 148              		.global	CAN2_Send
 149              		.syntax unified
 150              		.thumb
 151              		.thumb_func
 153              	CAN2_Send:
 154              	.LFB140:
  44:Core/Src/UDS.c **** 
  45:Core/Src/UDS.c **** void CAN2_Send()
  46:Core/Src/UDS.c **** {
 155              		.loc 1 46 1 is_stmt 1 view -0
 156              		.cfi_startproc
 157              		@ args = 0, pretend = 0, frame = 0
 158              		@ frame_needed = 0, uses_anonymous_args = 0
 159 0000 38B5     		push	{r3, r4, r5, lr}
 160              		.cfi_def_cfa_offset 16
 161              		.cfi_offset 3, -16
 162              		.cfi_offset 4, -12
 163              		.cfi_offset 5, -8
 164              		.cfi_offset 14, -4
  47:Core/Src/UDS.c ****     PrintCANLog(CAN2_pHeader.StdId, CAN2_DATA_TX);
 165              		.loc 1 47 5 view .LVU27
 166              		.loc 1 47 29 is_stmt 0 view .LVU28
 167 0002 084C     		ldr	r4, .L13
 168              		.loc 1 47 5 view .LVU29
 169 0004 084D     		ldr	r5, .L13+4
 170 0006 2946     		mov	r1, r5
 171 0008 2088     		ldrh	r0, [r4]
 172 000a FFF7FEFF 		bl	PrintCANLog
 173              	.LVL10:
  48:Core/Src/UDS.c ****     if (HAL_CAN_AddTxMessage(&hcan2, &CAN2_pHeader, CAN2_DATA_TX,
 174              		.loc 1 48 5 is_stmt 1 view .LVU30
 175              		.loc 1 48 9 is_stmt 0 view .LVU31
 176 000e 074B     		ldr	r3, .L13+8
 177 0010 2A46     		mov	r2, r5
 178 0012 2146     		mov	r1, r4
 179 0014 0648     		ldr	r0, .L13+12
 180 0016 FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 181              	.LVL11:
 182              		.loc 1 48 8 discriminator 1 view .LVU32
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 5


 183 001a 00B9     		cbnz	r0, .L12
 184              	.L9:
  49:Core/Src/UDS.c ****                              &CAN2_pTxMailbox) != HAL_OK)
  50:Core/Src/UDS.c ****     {
  51:Core/Src/UDS.c ****         Error_Handler();
  52:Core/Src/UDS.c ****     }
  53:Core/Src/UDS.c **** }
 185              		.loc 1 53 1 view .LVU33
 186 001c 38BD     		pop	{r3, r4, r5, pc}
 187              	.L12:
  51:Core/Src/UDS.c ****     }
 188              		.loc 1 51 9 is_stmt 1 view .LVU34
 189 001e FFF7FEFF 		bl	Error_Handler
 190              	.LVL12:
 191              		.loc 1 53 1 is_stmt 0 view .LVU35
 192 0022 FBE7     		b	.L9
 193              	.L14:
 194              		.align	2
 195              	.L13:
 196 0024 00000000 		.word	CAN2_pHeader
 197 0028 00000000 		.word	CAN2_DATA_TX
 198 002c 00000000 		.word	CAN2_pTxMailbox
 199 0030 00000000 		.word	hcan2
 200              		.cfi_endproc
 201              	.LFE140:
 203              		.section	.text.FormatCANFrame,"ax",%progbits
 204              		.align	1
 205              		.global	FormatCANFrame
 206              		.syntax unified
 207              		.thumb
 208              		.thumb_func
 210              	FormatCANFrame:
 211              	.LVL13:
 212              	.LFB141:
  54:Core/Src/UDS.c **** 
  55:Core/Src/UDS.c **** void FormatCANFrame(uint8_t data[])
  56:Core/Src/UDS.c **** {
 213              		.loc 1 56 1 is_stmt 1 view -0
 214              		.cfi_startproc
 215              		@ args = 0, pretend = 0, frame = 0
 216              		@ frame_needed = 0, uses_anonymous_args = 0
 217              		@ link register save eliminated.
  57:Core/Src/UDS.c ****     for (uint8_t loopIndx = data[0] + 1; loopIndx < 8; loopIndx++)
 218              		.loc 1 57 5 view .LVU37
 219              	.LBB2:
 220              		.loc 1 57 10 view .LVU38
 221              		.loc 1 57 33 is_stmt 0 view .LVU39
 222 0000 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 223              		.loc 1 57 18 view .LVU40
 224 0002 0133     		adds	r3, r3, #1
 225 0004 DBB2     		uxtb	r3, r3
 226              	.LVL14:
 227              		.loc 1 57 5 view .LVU41
 228 0006 01E0     		b	.L16
 229              	.L17:
 230              		.loc 1 57 64 is_stmt 1 discriminator 2 view .LVU42
 231 0008 0133     		adds	r3, r3, #1
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 6


 232              	.LVL15:
 233              		.loc 1 57 64 is_stmt 0 discriminator 2 view .LVU43
 234 000a DBB2     		uxtb	r3, r3
 235              	.LVL16:
 236              	.L16:
 237              		.loc 1 57 51 is_stmt 1 discriminator 1 view .LVU44
 238 000c 072B     		cmp	r3, #7
 239 000e 05D8     		bhi	.L19
  58:Core/Src/UDS.c ****     {
  59:Core/Src/UDS.c ****         if (data[loopIndx] == 0x00)
 240              		.loc 1 59 9 view .LVU45
 241              		.loc 1 59 17 is_stmt 0 view .LVU46
 242 0010 C25C     		ldrb	r2, [r0, r3]	@ zero_extendqisi2
 243              		.loc 1 59 12 view .LVU47
 244 0012 002A     		cmp	r2, #0
 245 0014 F8D1     		bne	.L17
  60:Core/Src/UDS.c ****         {
  61:Core/Src/UDS.c ****             data[loopIndx] = 0x55;
 246              		.loc 1 61 13 is_stmt 1 view .LVU48
 247              		.loc 1 61 28 is_stmt 0 view .LVU49
 248 0016 5522     		movs	r2, #85
 249 0018 C254     		strb	r2, [r0, r3]
 250 001a F5E7     		b	.L17
 251              	.L19:
 252              		.loc 1 61 28 view .LVU50
 253              	.LBE2:
  62:Core/Src/UDS.c ****         }
  63:Core/Src/UDS.c ****     }
  64:Core/Src/UDS.c **** }
 254              		.loc 1 64 1 view .LVU51
 255 001c 7047     		bx	lr
 256              		.cfi_endproc
 257              	.LFE141:
 259              		.section	.text.calculate_key_from_seed,"ax",%progbits
 260              		.align	1
 261              		.global	calculate_key_from_seed
 262              		.syntax unified
 263              		.thumb
 264              		.thumb_func
 266              	calculate_key_from_seed:
 267              	.LVL17:
 268              	.LFB142:
  65:Core/Src/UDS.c **** 
  66:Core/Src/UDS.c **** void calculate_key_from_seed(uint8_t *input, uint8_t *output)
  67:Core/Src/UDS.c **** {
 269              		.loc 1 67 1 is_stmt 1 view -0
 270              		.cfi_startproc
 271              		@ args = 0, pretend = 0, frame = 0
 272              		@ frame_needed = 0, uses_anonymous_args = 0
 273              		@ link register save eliminated.
  68:Core/Src/UDS.c ****     output[0] = input[0] ^ input[1];
 274              		.loc 1 68 5 view .LVU53
 275              		.loc 1 68 22 is_stmt 0 view .LVU54
 276 0000 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 277              		.loc 1 68 33 view .LVU55
 278 0002 4278     		ldrb	r2, [r0, #1]	@ zero_extendqisi2
 279              		.loc 1 68 15 view .LVU56
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 7


 280 0004 5340     		eors	r3, r3, r2
 281 0006 0B70     		strb	r3, [r1]
  69:Core/Src/UDS.c ****     output[1] = input[1] + input[2];
 282              		.loc 1 69 5 is_stmt 1 view .LVU57
 283              		.loc 1 69 22 is_stmt 0 view .LVU58
 284 0008 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 285              		.loc 1 69 33 view .LVU59
 286 000a 8278     		ldrb	r2, [r0, #2]	@ zero_extendqisi2
 287              		.loc 1 69 26 view .LVU60
 288 000c 1344     		add	r3, r3, r2
 289              		.loc 1 69 15 view .LVU61
 290 000e 4B70     		strb	r3, [r1, #1]
  70:Core/Src/UDS.c ****     output[2] = input[2] ^ input[3];
 291              		.loc 1 70 5 is_stmt 1 view .LVU62
 292              		.loc 1 70 22 is_stmt 0 view .LVU63
 293 0010 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 294              		.loc 1 70 33 view .LVU64
 295 0012 C278     		ldrb	r2, [r0, #3]	@ zero_extendqisi2
 296              		.loc 1 70 15 view .LVU65
 297 0014 5340     		eors	r3, r3, r2
 298 0016 8B70     		strb	r3, [r1, #2]
  71:Core/Src/UDS.c ****     output[3] = input[3] + input[0];
 299              		.loc 1 71 5 is_stmt 1 view .LVU66
 300              		.loc 1 71 22 is_stmt 0 view .LVU67
 301 0018 C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 302              		.loc 1 71 33 view .LVU68
 303 001a 0278     		ldrb	r2, [r0]	@ zero_extendqisi2
 304              		.loc 1 71 26 view .LVU69
 305 001c 1344     		add	r3, r3, r2
 306              		.loc 1 71 15 view .LVU70
 307 001e CB70     		strb	r3, [r1, #3]
  72:Core/Src/UDS.c **** }
 308              		.loc 1 72 1 view .LVU71
 309 0020 7047     		bx	lr
 310              		.cfi_endproc
 311              	.LFE142:
 313              		.section	.text.cmp_key,"ax",%progbits
 314              		.align	1
 315              		.global	cmp_key
 316              		.syntax unified
 317              		.thumb
 318              		.thumb_func
 320              	cmp_key:
 321              	.LVL18:
 322              	.LFB143:
  73:Core/Src/UDS.c **** 
  74:Core/Src/UDS.c **** bool cmp_key(uint8_t *key1, uint8_t *key2, uint8_t len)
  75:Core/Src/UDS.c **** {
 323              		.loc 1 75 1 is_stmt 1 view -0
 324              		.cfi_startproc
 325              		@ args = 0, pretend = 0, frame = 0
 326              		@ frame_needed = 0, uses_anonymous_args = 0
  76:Core/Src/UDS.c ****     for (uint8_t i = 0; i < len; i++)
 327              		.loc 1 76 5 view .LVU73
 328              	.LBB3:
 329              		.loc 1 76 10 view .LVU74
 330              		.loc 1 76 18 is_stmt 0 view .LVU75
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 8


 331 0000 0023     		movs	r3, #0
 332              	.LVL19:
 333              		.loc 1 76 27 is_stmt 1 discriminator 1 view .LVU76
 334 0002 9342     		cmp	r3, r2
 335 0004 0FD2     		bcs	.L30
 336              	.LBE3:
  75:Core/Src/UDS.c ****     for (uint8_t i = 0; i < len; i++)
 337              		.loc 1 75 1 is_stmt 0 view .LVU77
 338 0006 00B5     		push	{lr}
 339              		.cfi_def_cfa_offset 4
 340              		.cfi_offset 14, -4
 341              	.L24:
 342              	.LBB4:
  77:Core/Src/UDS.c ****     {
  78:Core/Src/UDS.c ****         if (key1[i] != key2[i])
 343              		.loc 1 78 9 is_stmt 1 view .LVU78
 344              		.loc 1 78 17 is_stmt 0 view .LVU79
 345 0008 10F803E0 		ldrb	lr, [r0, r3]	@ zero_extendqisi2
 346              		.loc 1 78 28 view .LVU80
 347 000c 11F803C0 		ldrb	ip, [r1, r3]	@ zero_extendqisi2
 348              		.loc 1 78 12 view .LVU81
 349 0010 E645     		cmp	lr, ip
 350 0012 06D1     		bne	.L25
  76:Core/Src/UDS.c ****     {
 351              		.loc 1 76 35 is_stmt 1 discriminator 2 view .LVU82
 352 0014 0133     		adds	r3, r3, #1
 353              	.LVL20:
  76:Core/Src/UDS.c ****     {
 354              		.loc 1 76 35 is_stmt 0 discriminator 2 view .LVU83
 355 0016 DBB2     		uxtb	r3, r3
 356              	.LVL21:
  76:Core/Src/UDS.c ****     {
 357              		.loc 1 76 27 is_stmt 1 discriminator 1 view .LVU84
 358 0018 9342     		cmp	r3, r2
 359 001a F5D3     		bcc	.L24
 360              	.LBE4:
  79:Core/Src/UDS.c ****         {
  80:Core/Src/UDS.c ****             return 0;
  81:Core/Src/UDS.c ****         }
  82:Core/Src/UDS.c ****     }
  83:Core/Src/UDS.c ****     return 1;
 361              		.loc 1 83 12 is_stmt 0 view .LVU85
 362 001c 0120     		movs	r0, #1
 363              	.LVL22:
 364              	.L23:
  84:Core/Src/UDS.c **** }
 365              		.loc 1 84 1 view .LVU86
 366 001e 5DF804FB 		ldr	pc, [sp], #4
 367              	.LVL23:
 368              	.L25:
 369              	.LBB5:
  80:Core/Src/UDS.c ****         }
 370              		.loc 1 80 20 view .LVU87
 371 0022 0020     		movs	r0, #0
 372              	.LVL24:
  80:Core/Src/UDS.c ****         }
 373              		.loc 1 80 20 view .LVU88
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 9


 374 0024 FBE7     		b	.L23
 375              	.LVL25:
 376              	.L30:
 377              		.cfi_def_cfa_offset 0
 378              		.cfi_restore 14
  80:Core/Src/UDS.c ****         }
 379              		.loc 1 80 20 view .LVU89
 380              	.LBE5:
  83:Core/Src/UDS.c **** }
 381              		.loc 1 83 12 view .LVU90
 382 0026 0120     		movs	r0, #1
 383              	.LVL26:
 384              		.loc 1 84 1 view .LVU91
 385 0028 7047     		bx	lr
 386              		.cfi_endproc
 387              	.LFE143:
 389              		.section	.rodata.checkFormat.str1.4,"aMS",%progbits,1
 390              		.align	2
 391              	.LC1:
 392 0000 496E7661 		.ascii	"Invalid Service ID\012\000"
 392      6C696420 
 392      53657276 
 392      69636520 
 392      49440A00 
 393              		.section	.text.checkFormat,"ax",%progbits
 394              		.align	1
 395              		.global	checkFormat
 396              		.syntax unified
 397              		.thumb
 398              		.thumb_func
 400              	checkFormat:
 401              	.LVL27:
 402              	.LFB144:
  85:Core/Src/UDS.c **** 
  86:Core/Src/UDS.c **** bool checkFormat(uint8_t data[])
  87:Core/Src/UDS.c **** {
 403              		.loc 1 87 1 is_stmt 1 view -0
 404              		.cfi_startproc
 405              		@ args = 0, pretend = 0, frame = 0
 406              		@ frame_needed = 0, uses_anonymous_args = 0
 407              		.loc 1 87 1 is_stmt 0 view .LVU93
 408 0000 08B5     		push	{r3, lr}
 409              		.cfi_def_cfa_offset 8
 410              		.cfi_offset 3, -8
 411              		.cfi_offset 14, -4
  88:Core/Src/UDS.c ****     // data[1] is the Service ID
  89:Core/Src/UDS.c ****     // data[0] is the length of the data
  90:Core/Src/UDS.c ****     switch (data[1])
 412              		.loc 1 90 5 is_stmt 1 view .LVU94
 413              		.loc 1 90 17 is_stmt 0 view .LVU95
 414 0002 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 415              		.loc 1 90 5 view .LVU96
 416 0004 272B     		cmp	r3, #39
 417 0006 08D0     		beq	.L32
 418 0008 2E2B     		cmp	r3, #46
 419 000a 0DD0     		beq	.L33
 420 000c 222B     		cmp	r3, #34
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 10


 421 000e 10D1     		bne	.L34
  91:Core/Src/UDS.c ****     {
  92:Core/Src/UDS.c ****     case 0x22:
  93:Core/Src/UDS.c ****         if (data[0] == 0x03)
 422              		.loc 1 93 9 is_stmt 1 view .LVU97
 423              		.loc 1 93 17 is_stmt 0 view .LVU98
 424 0010 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 425              		.loc 1 93 12 view .LVU99
 426 0012 032B     		cmp	r3, #3
 427 0014 12D0     		beq	.L36
  94:Core/Src/UDS.c ****             return true;
  95:Core/Src/UDS.c ****         return false;
 428              		.loc 1 95 16 view .LVU100
 429 0016 0020     		movs	r0, #0
 430              	.LVL28:
 431              		.loc 1 95 16 view .LVU101
 432 0018 0FE0     		b	.L35
 433              	.LVL29:
 434              	.L32:
  96:Core/Src/UDS.c ****         break;
 435              		.loc 1 96 9 is_stmt 1 view .LVU102
  97:Core/Src/UDS.c ****     case 0x27:
  98:Core/Src/UDS.c ****         if (data[0] == 0x02 || data[0] == 0x06)
 436              		.loc 1 98 9 view .LVU103
 437              		.loc 1 98 17 is_stmt 0 view .LVU104
 438 001a 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 439              		.loc 1 98 12 view .LVU105
 440 001c 022B     		cmp	r3, #2
 441 001e 0FD0     		beq	.L37
 442              		.loc 1 98 29 discriminator 1 view .LVU106
 443 0020 062B     		cmp	r3, #6
 444 0022 0FD0     		beq	.L38
  99:Core/Src/UDS.c ****             return true;
 100:Core/Src/UDS.c ****         return false;
 445              		.loc 1 100 16 view .LVU107
 446 0024 0020     		movs	r0, #0
 447              	.LVL30:
 448              		.loc 1 100 16 view .LVU108
 449 0026 08E0     		b	.L35
 450              	.LVL31:
 451              	.L33:
 101:Core/Src/UDS.c ****         break;
 452              		.loc 1 101 9 is_stmt 1 view .LVU109
 102:Core/Src/UDS.c ****     case 0x2E:
 103:Core/Src/UDS.c ****         if (data[0] == 0x05)
 453              		.loc 1 103 9 view .LVU110
 454              		.loc 1 103 17 is_stmt 0 view .LVU111
 455 0028 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 456              		.loc 1 103 12 view .LVU112
 457 002a 052B     		cmp	r3, #5
 458 002c 0CD0     		beq	.L39
 104:Core/Src/UDS.c ****             return true;
 105:Core/Src/UDS.c ****         return false;
 459              		.loc 1 105 16 view .LVU113
 460 002e 0020     		movs	r0, #0
 461              	.LVL32:
 462              		.loc 1 105 16 view .LVU114
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 11


 463 0030 03E0     		b	.L35
 464              	.LVL33:
 465              	.L34:
 106:Core/Src/UDS.c ****     default:
 107:Core/Src/UDS.c ****         USART3_SendString((uint8_t *)"Invalid Service ID\n");
 466              		.loc 1 107 9 is_stmt 1 view .LVU115
 467 0032 0648     		ldr	r0, .L41
 468              	.LVL34:
 469              		.loc 1 107 9 is_stmt 0 view .LVU116
 470 0034 FFF7FEFF 		bl	USART3_SendString
 471              	.LVL35:
 108:Core/Src/UDS.c ****         return false;
 472              		.loc 1 108 9 is_stmt 1 view .LVU117
 473              		.loc 1 108 16 is_stmt 0 view .LVU118
 474 0038 0020     		movs	r0, #0
 475              	.L35:
 109:Core/Src/UDS.c ****         break;
 476              		.loc 1 109 9 is_stmt 1 view .LVU119
 110:Core/Src/UDS.c ****     }
 111:Core/Src/UDS.c **** }
 477              		.loc 1 111 1 is_stmt 0 view .LVU120
 478 003a 08BD     		pop	{r3, pc}
 479              	.LVL36:
 480              	.L36:
  94:Core/Src/UDS.c ****         return false;
 481              		.loc 1 94 20 view .LVU121
 482 003c 0120     		movs	r0, #1
 483              	.LVL37:
  94:Core/Src/UDS.c ****         return false;
 484              		.loc 1 94 20 view .LVU122
 485 003e FCE7     		b	.L35
 486              	.LVL38:
 487              	.L37:
  99:Core/Src/UDS.c ****         return false;
 488              		.loc 1 99 20 view .LVU123
 489 0040 0120     		movs	r0, #1
 490              	.LVL39:
  99:Core/Src/UDS.c ****         return false;
 491              		.loc 1 99 20 view .LVU124
 492 0042 FAE7     		b	.L35
 493              	.LVL40:
 494              	.L38:
  99:Core/Src/UDS.c ****         return false;
 495              		.loc 1 99 20 view .LVU125
 496 0044 0120     		movs	r0, #1
 497              	.LVL41:
  99:Core/Src/UDS.c ****         return false;
 498              		.loc 1 99 20 view .LVU126
 499 0046 F8E7     		b	.L35
 500              	.LVL42:
 501              	.L39:
 104:Core/Src/UDS.c ****         return false;
 502              		.loc 1 104 20 view .LVU127
 503 0048 0120     		movs	r0, #1
 504              	.LVL43:
 104:Core/Src/UDS.c ****         return false;
 505              		.loc 1 104 20 view .LVU128
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 12


 506 004a F6E7     		b	.L35
 507              	.L42:
 508              		.align	2
 509              	.L41:
 510 004c 00000000 		.word	.LC1
 511              		.cfi_endproc
 512              	.LFE144:
 514              		.section	.text.checkDID,"ax",%progbits
 515              		.align	1
 516              		.global	checkDID
 517              		.syntax unified
 518              		.thumb
 519              		.thumb_func
 521              	checkDID:
 522              	.LVL44:
 523              	.LFB145:
 112:Core/Src/UDS.c **** 
 113:Core/Src/UDS.c **** bool checkDID(uint8_t data[])
 114:Core/Src/UDS.c **** {
 524              		.loc 1 114 1 is_stmt 1 view -0
 525              		.cfi_startproc
 526              		@ args = 0, pretend = 0, frame = 0
 527              		@ frame_needed = 0, uses_anonymous_args = 0
 528              		@ link register save eliminated.
 115:Core/Src/UDS.c ****     if (data[2] == 0x01 && data[3] == 0x23)
 529              		.loc 1 115 5 view .LVU130
 530              		.loc 1 115 13 is_stmt 0 view .LVU131
 531 0000 8378     		ldrb	r3, [r0, #2]	@ zero_extendqisi2
 532              		.loc 1 115 8 view .LVU132
 533 0002 012B     		cmp	r3, #1
 534 0004 01D0     		beq	.L47
 116:Core/Src/UDS.c ****         return true;
 117:Core/Src/UDS.c ****     return false;
 535              		.loc 1 117 12 view .LVU133
 536 0006 0020     		movs	r0, #0
 537              	.LVL45:
 538              		.loc 1 117 12 view .LVU134
 539 0008 7047     		bx	lr
 540              	.LVL46:
 541              	.L47:
 115:Core/Src/UDS.c ****     if (data[2] == 0x01 && data[3] == 0x23)
 542              		.loc 1 115 32 discriminator 1 view .LVU135
 543 000a C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 115:Core/Src/UDS.c ****     if (data[2] == 0x01 && data[3] == 0x23)
 544              		.loc 1 115 25 discriminator 1 view .LVU136
 545 000c 232B     		cmp	r3, #35
 546 000e 01D0     		beq	.L46
 547              		.loc 1 117 12 view .LVU137
 548 0010 0020     		movs	r0, #0
 549              	.LVL47:
 550              		.loc 1 117 12 view .LVU138
 551 0012 7047     		bx	lr
 552              	.LVL48:
 553              	.L46:
 116:Core/Src/UDS.c ****         return true;
 554              		.loc 1 116 16 view .LVU139
 555 0014 0120     		movs	r0, #1
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 13


 556              	.LVL49:
 118:Core/Src/UDS.c **** }
 557              		.loc 1 118 1 view .LVU140
 558 0016 7047     		bx	lr
 559              		.cfi_endproc
 560              	.LFE145:
 562              		.section	.rodata.UART_ReadString.str1.4,"aMS",%progbits,1
 563              		.align	2
 564              	.LC2:
 565 0000 496E7661 		.ascii	"Invalid Input\012\000"
 565      6C696420 
 565      496E7075 
 565      740A00
 566              		.section	.text.UART_ReadString,"ax",%progbits
 567              		.align	1
 568              		.global	UART_ReadString
 569              		.syntax unified
 570              		.thumb
 571              		.thumb_func
 573              	UART_ReadString:
 574              	.LVL50:
 575              	.LFB146:
 119:Core/Src/UDS.c **** 
 120:Core/Src/UDS.c **** void UART_ReadString(uint8_t *buf, uint8_t *data, uint8_t len)
 121:Core/Src/UDS.c **** {
 576              		.loc 1 121 1 is_stmt 1 view -0
 577              		.cfi_startproc
 578              		@ args = 0, pretend = 0, frame = 0
 579              		@ frame_needed = 0, uses_anonymous_args = 0
 580              		.loc 1 121 1 is_stmt 0 view .LVU142
 581 0000 08B5     		push	{r3, lr}
 582              		.cfi_def_cfa_offset 8
 583              		.cfi_offset 3, -8
 584              		.cfi_offset 14, -4
 585 0002 8446     		mov	ip, r0
 122:Core/Src/UDS.c ****     if (buf[0] != 0)
 586              		.loc 1 122 5 is_stmt 1 view .LVU143
 587              		.loc 1 122 12 is_stmt 0 view .LVU144
 588 0004 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 589              		.loc 1 122 8 view .LVU145
 590 0006 C3B1     		cbz	r3, .L49
 591 0008 0846     		mov	r0, r1
 592              	.LVL51:
 123:Core/Src/UDS.c ****     {
 124:Core/Src/UDS.c ****         data[0] = len;
 593              		.loc 1 124 9 is_stmt 1 view .LVU146
 594              		.loc 1 124 17 is_stmt 0 view .LVU147
 595 000a 0A70     		strb	r2, [r1]
 125:Core/Src/UDS.c ****         for (uint8_t i = 1; i <= len; i++)
 596              		.loc 1 125 9 is_stmt 1 view .LVU148
 597              	.LBB6:
 598              		.loc 1 125 14 view .LVU149
 599              	.LVL52:
 600              		.loc 1 125 22 is_stmt 0 view .LVU150
 601 000c 0123     		movs	r3, #1
 602              		.loc 1 125 9 view .LVU151
 603 000e 06E0     		b	.L50
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 14


 604              	.LVL53:
 605              	.L51:
 126:Core/Src/UDS.c ****         {
 127:Core/Src/UDS.c ****             data[i] = buf[i - 1];
 606              		.loc 1 127 13 is_stmt 1 view .LVU152
 607              		.loc 1 127 26 is_stmt 0 view .LVU153
 608 0010 0CEB0301 		add	r1, ip, r3
 609 0014 11F8011C 		ldrb	r1, [r1, #-1]	@ zero_extendqisi2
 610              		.loc 1 127 21 view .LVU154
 611 0018 C154     		strb	r1, [r0, r3]
 125:Core/Src/UDS.c ****         for (uint8_t i = 1; i <= len; i++)
 612              		.loc 1 125 40 is_stmt 1 discriminator 3 view .LVU155
 613 001a 0133     		adds	r3, r3, #1
 614              	.LVL54:
 125:Core/Src/UDS.c ****         for (uint8_t i = 1; i <= len; i++)
 615              		.loc 1 125 40 is_stmt 0 discriminator 3 view .LVU156
 616 001c DBB2     		uxtb	r3, r3
 617              	.LVL55:
 618              	.L50:
 125:Core/Src/UDS.c ****         for (uint8_t i = 1; i <= len; i++)
 619              		.loc 1 125 31 is_stmt 1 discriminator 1 view .LVU157
 620 001e 9342     		cmp	r3, r2
 621 0020 F6D9     		bls	.L51
 622              	.LBE6:
 128:Core/Src/UDS.c ****         }
 129:Core/Src/UDS.c ****         for (uint8_t i = len + 1; i < 8; i++)
 623              		.loc 1 129 9 view .LVU158
 624              	.LBB7:
 625              		.loc 1 129 14 view .LVU159
 626              		.loc 1 129 22 is_stmt 0 view .LVU160
 627 0022 0132     		adds	r2, r2, #1
 628              	.LVL56:
 629              		.loc 1 129 22 view .LVU161
 630 0024 D3B2     		uxtb	r3, r2
 631              	.LVL57:
 632              		.loc 1 129 9 view .LVU162
 633 0026 03E0     		b	.L52
 634              	.L53:
 130:Core/Src/UDS.c ****         {
 131:Core/Src/UDS.c ****             data[i] = 0x00;
 635              		.loc 1 131 13 is_stmt 1 view .LVU163
 636              		.loc 1 131 21 is_stmt 0 view .LVU164
 637 0028 0022     		movs	r2, #0
 638 002a C254     		strb	r2, [r0, r3]
 129:Core/Src/UDS.c ****         {
 639              		.loc 1 129 43 is_stmt 1 discriminator 3 view .LVU165
 640 002c 0133     		adds	r3, r3, #1
 641              	.LVL58:
 129:Core/Src/UDS.c ****         {
 642              		.loc 1 129 43 is_stmt 0 discriminator 3 view .LVU166
 643 002e DBB2     		uxtb	r3, r3
 644              	.LVL59:
 645              	.L52:
 129:Core/Src/UDS.c ****         {
 646              		.loc 1 129 37 is_stmt 1 discriminator 1 view .LVU167
 647 0030 072B     		cmp	r3, #7
 648 0032 F9D9     		bls	.L53
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 15


 129:Core/Src/UDS.c ****         {
 649              		.loc 1 129 37 is_stmt 0 discriminator 1 view .LVU168
 650              	.LBE7:
 132:Core/Src/UDS.c ****         }
 133:Core/Src/UDS.c ****         FormatCANFrame(data);
 651              		.loc 1 133 9 is_stmt 1 view .LVU169
 652 0034 FFF7FEFF 		bl	FormatCANFrame
 653              	.LVL60:
 134:Core/Src/UDS.c ****         return;
 654              		.loc 1 134 9 view .LVU170
 655              	.L48:
 135:Core/Src/UDS.c ****     }
 136:Core/Src/UDS.c ****     USART3_SendString((uint8_t *)"Invalid Input\n");
 137:Core/Src/UDS.c **** }
 656              		.loc 1 137 1 is_stmt 0 view .LVU171
 657 0038 08BD     		pop	{r3, pc}
 658              	.LVL61:
 659              	.L49:
 136:Core/Src/UDS.c **** }
 660              		.loc 1 136 5 is_stmt 1 view .LVU172
 661 003a 0248     		ldr	r0, .L56
 662              	.LVL62:
 136:Core/Src/UDS.c **** }
 663              		.loc 1 136 5 is_stmt 0 view .LVU173
 664 003c FFF7FEFF 		bl	USART3_SendString
 665              	.LVL63:
 136:Core/Src/UDS.c **** }
 666              		.loc 1 136 5 view .LVU174
 667 0040 FAE7     		b	.L48
 668              	.L57:
 669 0042 00BF     		.align	2
 670              	.L56:
 671 0044 00000000 		.word	.LC2
 672              		.cfi_endproc
 673              	.LFE146:
 675              		.section	.text.SID22_Practice,"ax",%progbits
 676              		.align	1
 677              		.global	SID22_Practice
 678              		.syntax unified
 679              		.thumb
 680              		.thumb_func
 682              	SID22_Practice:
 683              	.LVL64:
 684              	.LFB147:
 138:Core/Src/UDS.c **** 
 139:Core/Src/UDS.c **** void SID22_Practice(uint8_t *data_tx, uint8_t *data_rx)
 140:Core/Src/UDS.c **** {
 685              		.loc 1 140 1 is_stmt 1 view -0
 686              		.cfi_startproc
 687              		@ args = 0, pretend = 0, frame = 0
 688              		@ frame_needed = 0, uses_anonymous_args = 0
 689              		.loc 1 140 1 is_stmt 0 view .LVU176
 690 0000 38B5     		push	{r3, r4, r5, lr}
 691              		.cfi_def_cfa_offset 16
 692              		.cfi_offset 3, -16
 693              		.cfi_offset 4, -12
 694              		.cfi_offset 5, -8
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 16


 695              		.cfi_offset 14, -4
 696 0002 0446     		mov	r4, r0
 697 0004 0D46     		mov	r5, r1
 141:Core/Src/UDS.c ****     if (checkFormat(data_rx)) // check length returned true
 698              		.loc 1 141 5 is_stmt 1 view .LVU177
 699              		.loc 1 141 9 is_stmt 0 view .LVU178
 700 0006 0846     		mov	r0, r1
 701              	.LVL65:
 702              		.loc 1 141 9 view .LVU179
 703 0008 FFF7FEFF 		bl	checkFormat
 704              	.LVL66:
 705              		.loc 1 141 8 discriminator 1 view .LVU180
 706 000c 48B3     		cbz	r0, .L59
 142:Core/Src/UDS.c ****     {
 143:Core/Src/UDS.c ****         if (checkDID(data_rx)) // check DID returned true, CAN2 Receive Correct message
 707              		.loc 1 143 9 is_stmt 1 view .LVU181
 708              		.loc 1 143 13 is_stmt 0 view .LVU182
 709 000e 2846     		mov	r0, r5
 710 0010 FFF7FEFF 		bl	checkDID
 711              	.LVL67:
 712              		.loc 1 143 12 discriminator 1 view .LVU183
 713 0014 48B9     		cbnz	r0, .L67
 144:Core/Src/UDS.c ****         {
 145:Core/Src/UDS.c ****             // Case 1 in excel, $22 normal flow
 146:Core/Src/UDS.c ****             data_tx[0] = 0x05;
 147:Core/Src/UDS.c ****             data_tx[1] = data_rx[1] + 0x40;
 148:Core/Src/UDS.c ****             data_tx[2] = data_rx[2];
 149:Core/Src/UDS.c ****             data_tx[3] = data_rx[3];
 150:Core/Src/UDS.c ****             data_tx[4] = 0x00;
 151:Core/Src/UDS.c ****             data_tx[5] = 0x78;
 152:Core/Src/UDS.c ****             data_tx[6] = 0x00;
 153:Core/Src/UDS.c ****             data_tx[7] = 0x00;
 154:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 155:Core/Src/UDS.c ****             // Expected Res: 05 62 01 23 00 78 55 55
 156:Core/Src/UDS.c ****         }
 157:Core/Src/UDS.c ****         // Case 3 in excel, Invalid DID
 158:Core/Src/UDS.c ****         else
 159:Core/Src/UDS.c ****         {
 160:Core/Src/UDS.c ****             data_tx[0] = 0x03;
 714              		.loc 1 160 13 is_stmt 1 view .LVU184
 715              		.loc 1 160 24 is_stmt 0 view .LVU185
 716 0016 0323     		movs	r3, #3
 717 0018 2370     		strb	r3, [r4]
 161:Core/Src/UDS.c ****             data_tx[1] = NRC;
 718              		.loc 1 161 13 is_stmt 1 view .LVU186
 719              		.loc 1 161 24 is_stmt 0 view .LVU187
 720 001a 7F23     		movs	r3, #127
 721 001c 6370     		strb	r3, [r4, #1]
 162:Core/Src/UDS.c ****             data_tx[2] = 0x22;
 722              		.loc 1 162 13 is_stmt 1 view .LVU188
 723              		.loc 1 162 24 is_stmt 0 view .LVU189
 724 001e 2223     		movs	r3, #34
 725 0020 A370     		strb	r3, [r4, #2]
 163:Core/Src/UDS.c ****             data_tx[3] = INVALID_DID;
 726              		.loc 1 163 13 is_stmt 1 view .LVU190
 727              		.loc 1 163 24 is_stmt 0 view .LVU191
 728 0022 3123     		movs	r3, #49
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 17


 729 0024 E370     		strb	r3, [r4, #3]
 164:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 730              		.loc 1 164 13 is_stmt 1 view .LVU192
 731              	.LBB8:
 732              		.loc 1 164 18 view .LVU193
 733              	.LVL68:
 734              		.loc 1 164 22 is_stmt 0 view .LVU194
 735 0026 0423     		movs	r3, #4
 736              		.loc 1 164 13 view .LVU195
 737 0028 15E0     		b	.L62
 738              	.LVL69:
 739              	.L67:
 740              		.loc 1 164 13 view .LVU196
 741              	.LBE8:
 146:Core/Src/UDS.c ****             data_tx[1] = data_rx[1] + 0x40;
 742              		.loc 1 146 13 is_stmt 1 view .LVU197
 146:Core/Src/UDS.c ****             data_tx[1] = data_rx[1] + 0x40;
 743              		.loc 1 146 24 is_stmt 0 view .LVU198
 744 002a 0523     		movs	r3, #5
 745 002c 2370     		strb	r3, [r4]
 147:Core/Src/UDS.c ****             data_tx[2] = data_rx[2];
 746              		.loc 1 147 13 is_stmt 1 view .LVU199
 147:Core/Src/UDS.c ****             data_tx[2] = data_rx[2];
 747              		.loc 1 147 33 is_stmt 0 view .LVU200
 748 002e 6B78     		ldrb	r3, [r5, #1]	@ zero_extendqisi2
 147:Core/Src/UDS.c ****             data_tx[2] = data_rx[2];
 749              		.loc 1 147 37 view .LVU201
 750 0030 4033     		adds	r3, r3, #64
 147:Core/Src/UDS.c ****             data_tx[2] = data_rx[2];
 751              		.loc 1 147 24 view .LVU202
 752 0032 6370     		strb	r3, [r4, #1]
 148:Core/Src/UDS.c ****             data_tx[3] = data_rx[3];
 753              		.loc 1 148 13 is_stmt 1 view .LVU203
 148:Core/Src/UDS.c ****             data_tx[3] = data_rx[3];
 754              		.loc 1 148 24 is_stmt 0 view .LVU204
 755 0034 AB78     		ldrb	r3, [r5, #2]	@ zero_extendqisi2
 756 0036 A370     		strb	r3, [r4, #2]
 149:Core/Src/UDS.c ****             data_tx[4] = 0x00;
 757              		.loc 1 149 13 is_stmt 1 view .LVU205
 149:Core/Src/UDS.c ****             data_tx[4] = 0x00;
 758              		.loc 1 149 24 is_stmt 0 view .LVU206
 759 0038 EB78     		ldrb	r3, [r5, #3]	@ zero_extendqisi2
 760 003a E370     		strb	r3, [r4, #3]
 150:Core/Src/UDS.c ****             data_tx[5] = 0x78;
 761              		.loc 1 150 13 is_stmt 1 view .LVU207
 150:Core/Src/UDS.c ****             data_tx[5] = 0x78;
 762              		.loc 1 150 24 is_stmt 0 view .LVU208
 763 003c 0023     		movs	r3, #0
 764 003e 2371     		strb	r3, [r4, #4]
 151:Core/Src/UDS.c ****             data_tx[6] = 0x00;
 765              		.loc 1 151 13 is_stmt 1 view .LVU209
 151:Core/Src/UDS.c ****             data_tx[6] = 0x00;
 766              		.loc 1 151 24 is_stmt 0 view .LVU210
 767 0040 7822     		movs	r2, #120
 768 0042 6271     		strb	r2, [r4, #5]
 152:Core/Src/UDS.c ****             data_tx[7] = 0x00;
 769              		.loc 1 152 13 is_stmt 1 view .LVU211
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 18


 152:Core/Src/UDS.c ****             data_tx[7] = 0x00;
 770              		.loc 1 152 24 is_stmt 0 view .LVU212
 771 0044 A371     		strb	r3, [r4, #6]
 153:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 772              		.loc 1 153 13 is_stmt 1 view .LVU213
 153:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 773              		.loc 1 153 24 is_stmt 0 view .LVU214
 774 0046 E371     		strb	r3, [r4, #7]
 154:Core/Src/UDS.c ****             // Expected Res: 05 62 01 23 00 78 55 55
 775              		.loc 1 154 13 is_stmt 1 view .LVU215
 776 0048 2046     		mov	r0, r4
 777 004a FFF7FEFF 		bl	FormatCANFrame
 778              	.LVL70:
 779 004e 1AE0     		b	.L61
 780              	.LVL71:
 781              	.L63:
 782              	.LBB9:
 165:Core/Src/UDS.c ****             {
 166:Core/Src/UDS.c ****                 data_tx[i] = 0x00;
 783              		.loc 1 166 17 view .LVU216
 784              		.loc 1 166 28 is_stmt 0 view .LVU217
 785 0050 0022     		movs	r2, #0
 786 0052 E254     		strb	r2, [r4, r3]
 164:Core/Src/UDS.c ****             {
 787              		.loc 1 164 37 is_stmt 1 discriminator 3 view .LVU218
 788 0054 0133     		adds	r3, r3, #1
 789              	.LVL72:
 790              	.L62:
 164:Core/Src/UDS.c ****             {
 791              		.loc 1 164 31 discriminator 1 view .LVU219
 792 0056 072B     		cmp	r3, #7
 793 0058 FADD     		ble	.L63
 794              	.LBE9:
 167:Core/Src/UDS.c ****             }
 168:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 795              		.loc 1 168 13 view .LVU220
 796 005a 2046     		mov	r0, r4
 797 005c FFF7FEFF 		bl	FormatCANFrame
 798              	.LVL73:
 799              		.loc 1 168 13 is_stmt 0 view .LVU221
 800 0060 11E0     		b	.L61
 801              	.LVL74:
 802              	.L59:
 169:Core/Src/UDS.c ****             // Expected Res: 03 7F 22 31 55 55 55 55
 170:Core/Src/UDS.c ****         }
 171:Core/Src/UDS.c ****     }
 172:Core/Src/UDS.c ****     // Case 2 in excel, Invalid Length
 173:Core/Src/UDS.c ****     else
 174:Core/Src/UDS.c ****     {
 175:Core/Src/UDS.c ****         data_tx[0] = 0x03;
 803              		.loc 1 175 9 is_stmt 1 view .LVU222
 804              		.loc 1 175 20 is_stmt 0 view .LVU223
 805 0062 0323     		movs	r3, #3
 806 0064 2370     		strb	r3, [r4]
 176:Core/Src/UDS.c ****         data_tx[1] = NRC;
 807              		.loc 1 176 9 is_stmt 1 view .LVU224
 808              		.loc 1 176 20 is_stmt 0 view .LVU225
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 19


 809 0066 7F23     		movs	r3, #127
 810 0068 6370     		strb	r3, [r4, #1]
 177:Core/Src/UDS.c ****         data_tx[2] = 0x22;
 811              		.loc 1 177 9 is_stmt 1 view .LVU226
 812              		.loc 1 177 20 is_stmt 0 view .LVU227
 813 006a 2223     		movs	r3, #34
 814 006c A370     		strb	r3, [r4, #2]
 178:Core/Src/UDS.c ****         data_tx[3] = INVALID_LENGTH;
 815              		.loc 1 178 9 is_stmt 1 view .LVU228
 816              		.loc 1 178 20 is_stmt 0 view .LVU229
 817 006e 1323     		movs	r3, #19
 818 0070 E370     		strb	r3, [r4, #3]
 179:Core/Src/UDS.c ****         for (int i = 4; i < 8; i++)
 819              		.loc 1 179 9 is_stmt 1 view .LVU230
 820              	.LBB10:
 821              		.loc 1 179 14 view .LVU231
 822              	.LVL75:
 823              		.loc 1 179 18 is_stmt 0 view .LVU232
 824 0072 0423     		movs	r3, #4
 825              		.loc 1 179 9 view .LVU233
 826 0074 02E0     		b	.L64
 827              	.LVL76:
 828              	.L65:
 180:Core/Src/UDS.c ****         {
 181:Core/Src/UDS.c ****             data_tx[i] = 0x00;
 829              		.loc 1 181 13 is_stmt 1 view .LVU234
 830              		.loc 1 181 24 is_stmt 0 view .LVU235
 831 0076 0022     		movs	r2, #0
 832 0078 E254     		strb	r2, [r4, r3]
 179:Core/Src/UDS.c ****         for (int i = 4; i < 8; i++)
 833              		.loc 1 179 33 is_stmt 1 discriminator 3 view .LVU236
 834 007a 0133     		adds	r3, r3, #1
 835              	.LVL77:
 836              	.L64:
 179:Core/Src/UDS.c ****         for (int i = 4; i < 8; i++)
 837              		.loc 1 179 27 discriminator 1 view .LVU237
 838 007c 072B     		cmp	r3, #7
 839 007e FADD     		ble	.L65
 840              	.LBE10:
 182:Core/Src/UDS.c ****         }
 183:Core/Src/UDS.c ****         FormatCANFrame(data_tx);
 841              		.loc 1 183 9 view .LVU238
 842 0080 2046     		mov	r0, r4
 843 0082 FFF7FEFF 		bl	FormatCANFrame
 844              	.LVL78:
 845              	.L61:
 184:Core/Src/UDS.c ****         // Expected Res: 03 7F 22 13 55 55 55 55
 185:Core/Src/UDS.c ****     }
 186:Core/Src/UDS.c **** 
 187:Core/Src/UDS.c ****     HAL_CAN_AddTxMessage(&hcan2, &CAN2_pHeader, data_tx, &CAN2_pTxMailbox);
 846              		.loc 1 187 5 view .LVU239
 847 0086 034B     		ldr	r3, .L68
 848 0088 2246     		mov	r2, r4
 849 008a 0349     		ldr	r1, .L68+4
 850 008c 0348     		ldr	r0, .L68+8
 851 008e FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 852              	.LVL79:
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 20


 188:Core/Src/UDS.c **** }
 853              		.loc 1 188 1 is_stmt 0 view .LVU240
 854 0092 38BD     		pop	{r3, r4, r5, pc}
 855              	.LVL80:
 856              	.L69:
 857              		.loc 1 188 1 view .LVU241
 858              		.align	2
 859              	.L68:
 860 0094 00000000 		.word	CAN2_pTxMailbox
 861 0098 00000000 		.word	CAN2_pHeader
 862 009c 00000000 		.word	hcan2
 863              		.cfi_endproc
 864              	.LFE147:
 866              		.section	.rodata.SID27_Practice.str1.4,"aMS",%progbits,1
 867              		.align	2
 868              	.LC3:
 869 0000 25642057 		.ascii	"%d Wrong Key, Waiting for 10s\012\000"
 869      726F6E67 
 869      204B6579 
 869      2C205761 
 869      6974696E 
 870 001f 00       		.align	2
 871              	.LC4:
 872 0020 0A256420 		.ascii	"\012%d Session Unlocked\012\000"
 872      53657373 
 872      696F6E20 
 872      556E6C6F 
 872      636B6564 
 873              		.section	.text.SID27_Practice,"ax",%progbits
 874              		.align	1
 875              		.global	SID27_Practice
 876              		.syntax unified
 877              		.thumb
 878              		.thumb_func
 880              	SID27_Practice:
 881              	.LVL81:
 882              	.LFB148:
 189:Core/Src/UDS.c **** 
 190:Core/Src/UDS.c **** void SID27_Practice(uint8_t *data_tx, uint8_t *data_rx)
 191:Core/Src/UDS.c **** {
 883              		.loc 1 191 1 is_stmt 1 view -0
 884              		.cfi_startproc
 885              		@ args = 0, pretend = 0, frame = 32
 886              		@ frame_needed = 0, uses_anonymous_args = 0
 887              		.loc 1 191 1 is_stmt 0 view .LVU243
 888 0000 70B5     		push	{r4, r5, r6, lr}
 889              		.cfi_def_cfa_offset 16
 890              		.cfi_offset 4, -16
 891              		.cfi_offset 5, -12
 892              		.cfi_offset 6, -8
 893              		.cfi_offset 14, -4
 894 0002 88B0     		sub	sp, sp, #32
 895              		.cfi_def_cfa_offset 48
 896 0004 0446     		mov	r4, r0
 897 0006 0D46     		mov	r5, r1
 192:Core/Src/UDS.c ****     HAL_Delay(100);
 898              		.loc 1 192 5 is_stmt 1 view .LVU244
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 21


 899 0008 6420     		movs	r0, #100
 900              	.LVL82:
 901              		.loc 1 192 5 is_stmt 0 view .LVU245
 902 000a FFF7FEFF 		bl	HAL_Delay
 903              	.LVL83:
 193:Core/Src/UDS.c ****     switch (data_rx[2])
 904              		.loc 1 193 5 is_stmt 1 view .LVU246
 905              		.loc 1 193 20 is_stmt 0 view .LVU247
 906 000e AB78     		ldrb	r3, [r5, #2]	@ zero_extendqisi2
 907              		.loc 1 193 5 view .LVU248
 908 0010 012B     		cmp	r3, #1
 909 0012 0FD0     		beq	.L71
 910 0014 022B     		cmp	r3, #2
 911 0016 61D0     		beq	.L72
 194:Core/Src/UDS.c ****     {
 195:Core/Src/UDS.c ****     case 0x01: // Request Seed
 196:Core/Src/UDS.c ****         if(flag_Waiting) // if last seed provides wrong key, wait for 10s
 197:Core/Src/UDS.c ****         {
 198:Core/Src/UDS.c ****             return;
 199:Core/Src/UDS.c ****         }
 200:Core/Src/UDS.c ****         if (data_rx[0] == 0x02)
 201:Core/Src/UDS.c ****         {
 202:Core/Src/UDS.c ****             if(flag_WrongKey)
 203:Core/Src/UDS.c ****             {
 204:Core/Src/UDS.c ****                 flag_Waiting = 1;
 205:Core/Src/UDS.c ****                 HAL_TIM_Base_Start_IT(&htim2);
 206:Core/Src/UDS.c ****                 flag_WrongKey = 0;
 207:Core/Src/UDS.c ****                 char buf[30] = " ";
 208:Core/Src/UDS.c ****                 sprintf(buf, "%d Wrong Key, Waiting for 10s\n", TimeStamp);
 209:Core/Src/UDS.c ****                 USART3_SendString((uint8_t *)buf);
 210:Core/Src/UDS.c ****                 return;
 211:Core/Src/UDS.c ****             }
 212:Core/Src/UDS.c ****             data_tx[0] = 0x06;
 213:Core/Src/UDS.c ****             data_tx[1] = data_rx[1] + 0x40;
 214:Core/Src/UDS.c ****             data_tx[2] = 0x01;
 215:Core/Src/UDS.c ****             for (int i = 3; i < 7; i++)
 216:Core/Src/UDS.c ****             {
 217:Core/Src/UDS.c ****                 data_tx[i] = Seed[i - 3];
 218:Core/Src/UDS.c ****             }
 219:Core/Src/UDS.c ****             data_tx[7] = 0x00;
 220:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 221:Core/Src/UDS.c ****             flag_SeedProvided = 1;
 222:Core/Src/UDS.c **** 
 223:Core/Src/UDS.c ****             // Expected Res: 06 67 01 55 55 55 55 55
 224:Core/Src/UDS.c ****         }
 225:Core/Src/UDS.c ****         else
 226:Core/Src/UDS.c ****         {
 227:Core/Src/UDS.c ****             data_tx[0] = 0x03;
 228:Core/Src/UDS.c ****             data_tx[1] = NRC;
 229:Core/Src/UDS.c ****             data_tx[2] = 0x27;
 230:Core/Src/UDS.c ****             data_tx[3] = INVALID_LENGTH;
 231:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 232:Core/Src/UDS.c ****             {
 233:Core/Src/UDS.c ****                 data_tx[i] = 0x00;
 234:Core/Src/UDS.c ****             }
 235:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 236:Core/Src/UDS.c ****             // Expected Res: 03 7F 27 13 55 55 55 55
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 22


 237:Core/Src/UDS.c ****         }
 238:Core/Src/UDS.c ****         break;
 239:Core/Src/UDS.c ****     case 0x02: // Send Key
 240:Core/Src/UDS.c ****         if (data_rx[0] == 0x06)
 241:Core/Src/UDS.c ****         {
 242:Core/Src/UDS.c ****             calculate_key_from_seed(Seed, Key);
 243:Core/Src/UDS.c ****             if (cmp_key(Key, &data_rx[3], 4)) // Key match and ECU is not unlocked
 244:Core/Src/UDS.c ****             {
 245:Core/Src/UDS.c ****                 if(flag_Waiting)
 246:Core/Src/UDS.c ****                 {
 247:Core/Src/UDS.c ****                     return;
 248:Core/Src/UDS.c ****                 }
 249:Core/Src/UDS.c ****                 if (flag_SeedProvided == 1 && flag_SecurityUnlocked == 0)
 250:Core/Src/UDS.c ****                 {
 251:Core/Src/UDS.c ****                     HAL_TIM_Base_Start_IT(&htim2);
 252:Core/Src/UDS.c ****                     flag_SecurityUnlocked = 1;
 253:Core/Src/UDS.c ****                     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 254:Core/Src/UDS.c ****                     char buf_unlocked[20] = " ";
 255:Core/Src/UDS.c ****                     sprintf(buf_unlocked, "\n%d Session Unlocked\n", TimeStamp);
 256:Core/Src/UDS.c ****                     USART3_SendString((uint8_t *)buf_unlocked);
 257:Core/Src/UDS.c ****                     data_tx[0] = 0x02;
 258:Core/Src/UDS.c ****                     data_tx[1] = data_rx[1] + 0x40;
 259:Core/Src/UDS.c ****                     data_tx[2] = 0x02;
 260:Core/Src/UDS.c ****                     for (int i = 3; i < 8; ++i)
 261:Core/Src/UDS.c ****                         data_tx[i] = 0x00;
 262:Core/Src/UDS.c ****                     FormatCANFrame(data_tx);
 263:Core/Src/UDS.c **** 
 264:Core/Src/UDS.c ****                     flag_SeedProvided = 0;
 265:Core/Src/UDS.c ****                     
 266:Core/Src/UDS.c ****                 }
 267:Core/Src/UDS.c ****                 else // ECU is already unlocked
 268:Core/Src/UDS.c ****                     return;
 269:Core/Src/UDS.c ****             }
 270:Core/Src/UDS.c **** 
 271:Core/Src/UDS.c ****             else // Key not match
 272:Core/Src/UDS.c ****             {
 273:Core/Src/UDS.c ****                 flag_WrongKey = 1;
 274:Core/Src/UDS.c ****                 data_tx[0] = 0x03;
 275:Core/Src/UDS.c ****                 data_tx[1] = NRC;
 276:Core/Src/UDS.c ****                 data_tx[2] = 0x27;
 277:Core/Src/UDS.c ****                 data_tx[3] = WRONG_KEY;
 278:Core/Src/UDS.c ****                 for (int i = 4; i < 8; i++)
 279:Core/Src/UDS.c ****                 {
 280:Core/Src/UDS.c ****                     data_tx[i] = 0x00;
 281:Core/Src/UDS.c ****                 }
 282:Core/Src/UDS.c ****                 FormatCANFrame(data_tx);
 283:Core/Src/UDS.c ****             }
 284:Core/Src/UDS.c ****         }
 285:Core/Src/UDS.c ****         if (data_rx[0] != 0x06)
 286:Core/Src/UDS.c ****         {
 287:Core/Src/UDS.c ****             data_tx[0] = 0x03;
 288:Core/Src/UDS.c ****             data_tx[1] = NRC;
 289:Core/Src/UDS.c ****             data_tx[2] = 0x27;
 290:Core/Src/UDS.c ****             data_tx[3] = INVALID_LENGTH;
 291:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 292:Core/Src/UDS.c ****             {
 293:Core/Src/UDS.c ****                 data_tx[i] = 0x00;
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 23


 294:Core/Src/UDS.c ****             }
 295:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 296:Core/Src/UDS.c ****         }
 297:Core/Src/UDS.c ****         break;
 298:Core/Src/UDS.c **** 
 299:Core/Src/UDS.c ****     default:
 300:Core/Src/UDS.c ****         if (data_rx[0])
 912              		.loc 1 300 9 is_stmt 1 view .LVU249
 913              		.loc 1 300 20 is_stmt 0 view .LVU250
 914 0018 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 915              		.loc 1 300 12 view .LVU251
 916 001a 002B     		cmp	r3, #0
 917 001c 00F0D380 		beq	.L79
 301:Core/Src/UDS.c ****         {
 302:Core/Src/UDS.c ****             data_tx[0] = 0x03;
 918              		.loc 1 302 13 is_stmt 1 view .LVU252
 919              		.loc 1 302 24 is_stmt 0 view .LVU253
 920 0020 0323     		movs	r3, #3
 921 0022 2370     		strb	r3, [r4]
 303:Core/Src/UDS.c ****             data_tx[1] = NRC;
 922              		.loc 1 303 13 is_stmt 1 view .LVU254
 923              		.loc 1 303 24 is_stmt 0 view .LVU255
 924 0024 7F23     		movs	r3, #127
 925 0026 6370     		strb	r3, [r4, #1]
 304:Core/Src/UDS.c ****             data_tx[2] = 0x27;
 926              		.loc 1 304 13 is_stmt 1 view .LVU256
 927              		.loc 1 304 24 is_stmt 0 view .LVU257
 928 0028 2723     		movs	r3, #39
 929 002a A370     		strb	r3, [r4, #2]
 305:Core/Src/UDS.c ****             data_tx[3] = INVALID_LENGTH;
 930              		.loc 1 305 13 is_stmt 1 view .LVU258
 931              		.loc 1 305 24 is_stmt 0 view .LVU259
 932 002c 1323     		movs	r3, #19
 933 002e E370     		strb	r3, [r4, #3]
 306:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 934              		.loc 1 306 13 is_stmt 1 view .LVU260
 935              	.LBB11:
 936              		.loc 1 306 18 view .LVU261
 937              	.LVL84:
 938              		.loc 1 306 22 is_stmt 0 view .LVU262
 939 0030 0423     		movs	r3, #4
 940              		.loc 1 306 13 view .LVU263
 941 0032 D6E0     		b	.L90
 942              	.LVL85:
 943              	.L71:
 944              		.loc 1 306 13 view .LVU264
 945              	.LBE11:
 196:Core/Src/UDS.c ****         {
 946              		.loc 1 196 9 is_stmt 1 view .LVU265
 196:Core/Src/UDS.c ****         {
 947              		.loc 1 196 12 is_stmt 0 view .LVU266
 948 0034 6E4B     		ldr	r3, .L97
 949 0036 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 196:Core/Src/UDS.c ****         {
 950              		.loc 1 196 11 view .LVU267
 951 0038 002B     		cmp	r3, #0
 952 003a 40F0CD80 		bne	.L70
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 24


 200:Core/Src/UDS.c ****         {
 953              		.loc 1 200 9 is_stmt 1 view .LVU268
 200:Core/Src/UDS.c ****         {
 954              		.loc 1 200 20 is_stmt 0 view .LVU269
 955 003e 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 200:Core/Src/UDS.c ****         {
 956              		.loc 1 200 12 view .LVU270
 957 0040 022B     		cmp	r3, #2
 958 0042 09D0     		beq	.L94
 227:Core/Src/UDS.c ****             data_tx[1] = NRC;
 959              		.loc 1 227 13 is_stmt 1 view .LVU271
 227:Core/Src/UDS.c ****             data_tx[1] = NRC;
 960              		.loc 1 227 24 is_stmt 0 view .LVU272
 961 0044 0323     		movs	r3, #3
 962 0046 2370     		strb	r3, [r4]
 228:Core/Src/UDS.c ****             data_tx[2] = 0x27;
 963              		.loc 1 228 13 is_stmt 1 view .LVU273
 228:Core/Src/UDS.c ****             data_tx[2] = 0x27;
 964              		.loc 1 228 24 is_stmt 0 view .LVU274
 965 0048 7F23     		movs	r3, #127
 966 004a 6370     		strb	r3, [r4, #1]
 229:Core/Src/UDS.c ****             data_tx[3] = INVALID_LENGTH;
 967              		.loc 1 229 13 is_stmt 1 view .LVU275
 229:Core/Src/UDS.c ****             data_tx[3] = INVALID_LENGTH;
 968              		.loc 1 229 24 is_stmt 0 view .LVU276
 969 004c 2723     		movs	r3, #39
 970 004e A370     		strb	r3, [r4, #2]
 230:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 971              		.loc 1 230 13 is_stmt 1 view .LVU277
 230:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 972              		.loc 1 230 24 is_stmt 0 view .LVU278
 973 0050 1323     		movs	r3, #19
 974 0052 E370     		strb	r3, [r4, #3]
 231:Core/Src/UDS.c ****             {
 975              		.loc 1 231 13 is_stmt 1 view .LVU279
 976              	.LBB12:
 231:Core/Src/UDS.c ****             {
 977              		.loc 1 231 18 view .LVU280
 978              	.LVL86:
 231:Core/Src/UDS.c ****             {
 979              		.loc 1 231 22 is_stmt 0 view .LVU281
 980 0054 0423     		movs	r3, #4
 231:Core/Src/UDS.c ****             {
 981              		.loc 1 231 13 view .LVU282
 982 0056 3BE0     		b	.L80
 983              	.LVL87:
 984              	.L94:
 231:Core/Src/UDS.c ****             {
 985              		.loc 1 231 13 view .LVU283
 986              	.LBE12:
 202:Core/Src/UDS.c ****             {
 987              		.loc 1 202 13 is_stmt 1 view .LVU284
 202:Core/Src/UDS.c ****             {
 988              		.loc 1 202 16 is_stmt 0 view .LVU285
 989 0058 664B     		ldr	r3, .L97+4
 990 005a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 202:Core/Src/UDS.c ****             {
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 25


 991              		.loc 1 202 15 view .LVU286
 992 005c 43B9     		cbnz	r3, .L95
 212:Core/Src/UDS.c ****             data_tx[1] = data_rx[1] + 0x40;
 993              		.loc 1 212 13 is_stmt 1 view .LVU287
 212:Core/Src/UDS.c ****             data_tx[1] = data_rx[1] + 0x40;
 994              		.loc 1 212 24 is_stmt 0 view .LVU288
 995 005e 0623     		movs	r3, #6
 996 0060 2370     		strb	r3, [r4]
 213:Core/Src/UDS.c ****             data_tx[2] = 0x01;
 997              		.loc 1 213 13 is_stmt 1 view .LVU289
 213:Core/Src/UDS.c ****             data_tx[2] = 0x01;
 998              		.loc 1 213 33 is_stmt 0 view .LVU290
 999 0062 6B78     		ldrb	r3, [r5, #1]	@ zero_extendqisi2
 213:Core/Src/UDS.c ****             data_tx[2] = 0x01;
 1000              		.loc 1 213 37 view .LVU291
 1001 0064 4033     		adds	r3, r3, #64
 213:Core/Src/UDS.c ****             data_tx[2] = 0x01;
 1002              		.loc 1 213 24 view .LVU292
 1003 0066 6370     		strb	r3, [r4, #1]
 214:Core/Src/UDS.c ****             for (int i = 3; i < 7; i++)
 1004              		.loc 1 214 13 is_stmt 1 view .LVU293
 214:Core/Src/UDS.c ****             for (int i = 3; i < 7; i++)
 1005              		.loc 1 214 24 is_stmt 0 view .LVU294
 1006 0068 0123     		movs	r3, #1
 1007 006a A370     		strb	r3, [r4, #2]
 215:Core/Src/UDS.c ****             {
 1008              		.loc 1 215 13 is_stmt 1 view .LVU295
 1009              	.LBB13:
 215:Core/Src/UDS.c ****             {
 1010              		.loc 1 215 18 view .LVU296
 1011              	.LVL88:
 215:Core/Src/UDS.c ****             {
 1012              		.loc 1 215 22 is_stmt 0 view .LVU297
 1013 006c 0323     		movs	r3, #3
 215:Core/Src/UDS.c ****             {
 1014              		.loc 1 215 13 view .LVU298
 1015 006e 21E0     		b	.L77
 1016              	.LVL89:
 1017              	.L95:
 215:Core/Src/UDS.c ****             {
 1018              		.loc 1 215 13 view .LVU299
 1019              	.LBE13:
 1020              	.LBB14:
 204:Core/Src/UDS.c ****                 HAL_TIM_Base_Start_IT(&htim2);
 1021              		.loc 1 204 17 is_stmt 1 view .LVU300
 204:Core/Src/UDS.c ****                 HAL_TIM_Base_Start_IT(&htim2);
 1022              		.loc 1 204 30 is_stmt 0 view .LVU301
 1023 0070 5F4B     		ldr	r3, .L97
 1024 0072 0122     		movs	r2, #1
 1025 0074 1A70     		strb	r2, [r3]
 205:Core/Src/UDS.c ****                 flag_WrongKey = 0;
 1026              		.loc 1 205 17 is_stmt 1 view .LVU302
 1027 0076 6048     		ldr	r0, .L97+8
 1028 0078 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1029              	.LVL90:
 206:Core/Src/UDS.c ****                 char buf[30] = " ";
 1030              		.loc 1 206 17 view .LVU303
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 26


 206:Core/Src/UDS.c ****                 char buf[30] = " ";
 1031              		.loc 1 206 31 is_stmt 0 view .LVU304
 1032 007c 0023     		movs	r3, #0
 1033 007e 5D4A     		ldr	r2, .L97+4
 1034 0080 1370     		strb	r3, [r2]
 207:Core/Src/UDS.c ****                 sprintf(buf, "%d Wrong Key, Waiting for 10s\n", TimeStamp);
 1035              		.loc 1 207 17 is_stmt 1 view .LVU305
 207:Core/Src/UDS.c ****                 sprintf(buf, "%d Wrong Key, Waiting for 10s\n", TimeStamp);
 1036              		.loc 1 207 22 is_stmt 0 view .LVU306
 1037 0082 2022     		movs	r2, #32
 1038 0084 0092     		str	r2, [sp]
 1039 0086 0193     		str	r3, [sp, #4]
 1040 0088 0293     		str	r3, [sp, #8]
 1041 008a 0393     		str	r3, [sp, #12]
 1042 008c 0493     		str	r3, [sp, #16]
 1043 008e 0593     		str	r3, [sp, #20]
 1044 0090 0693     		str	r3, [sp, #24]
 1045 0092 ADF81C30 		strh	r3, [sp, #28]	@ movhi
 208:Core/Src/UDS.c ****                 USART3_SendString((uint8_t *)buf);
 1046              		.loc 1 208 17 is_stmt 1 view .LVU307
 1047 0096 594B     		ldr	r3, .L97+12
 1048 0098 1A68     		ldr	r2, [r3]
 1049 009a 5949     		ldr	r1, .L97+16
 1050 009c 6846     		mov	r0, sp
 1051 009e FFF7FEFF 		bl	sprintf
 1052              	.LVL91:
 209:Core/Src/UDS.c ****                 return;
 1053              		.loc 1 209 17 view .LVU308
 1054 00a2 6846     		mov	r0, sp
 1055 00a4 FFF7FEFF 		bl	USART3_SendString
 1056              	.LVL92:
 210:Core/Src/UDS.c ****             }
 1057              		.loc 1 210 17 view .LVU309
 1058 00a8 96E0     		b	.L70
 1059              	.LVL93:
 1060              	.L78:
 210:Core/Src/UDS.c ****             }
 1061              		.loc 1 210 17 is_stmt 0 view .LVU310
 1062              	.LBE14:
 1063              	.LBB15:
 217:Core/Src/UDS.c ****             }
 1064              		.loc 1 217 17 is_stmt 1 view .LVU311
 217:Core/Src/UDS.c ****             }
 1065              		.loc 1 217 37 is_stmt 0 view .LVU312
 1066 00aa DA1E     		subs	r2, r3, #3
 217:Core/Src/UDS.c ****             }
 1067              		.loc 1 217 34 view .LVU313
 1068 00ac 5549     		ldr	r1, .L97+20
 1069 00ae 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 217:Core/Src/UDS.c ****             }
 1070              		.loc 1 217 28 view .LVU314
 1071 00b0 E254     		strb	r2, [r4, r3]
 215:Core/Src/UDS.c ****             {
 1072              		.loc 1 215 37 is_stmt 1 discriminator 3 view .LVU315
 1073 00b2 0133     		adds	r3, r3, #1
 1074              	.LVL94:
 1075              	.L77:
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 27


 215:Core/Src/UDS.c ****             {
 1076              		.loc 1 215 31 discriminator 1 view .LVU316
 1077 00b4 062B     		cmp	r3, #6
 1078 00b6 F8DD     		ble	.L78
 1079              	.LBE15:
 219:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 1080              		.loc 1 219 13 view .LVU317
 219:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 1081              		.loc 1 219 24 is_stmt 0 view .LVU318
 1082 00b8 0023     		movs	r3, #0
 1083              	.LVL95:
 219:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 1084              		.loc 1 219 24 view .LVU319
 1085 00ba E371     		strb	r3, [r4, #7]
 220:Core/Src/UDS.c ****             flag_SeedProvided = 1;
 1086              		.loc 1 220 13 is_stmt 1 view .LVU320
 1087 00bc 2046     		mov	r0, r4
 1088 00be FFF7FEFF 		bl	FormatCANFrame
 1089              	.LVL96:
 221:Core/Src/UDS.c **** 
 1090              		.loc 1 221 13 view .LVU321
 221:Core/Src/UDS.c **** 
 1091              		.loc 1 221 31 is_stmt 0 view .LVU322
 1092 00c2 514B     		ldr	r3, .L97+24
 1093 00c4 0122     		movs	r2, #1
 1094 00c6 1A70     		strb	r2, [r3]
 1095 00c8 7DE0     		b	.L79
 1096              	.LVL97:
 1097              	.L81:
 1098              	.LBB16:
 233:Core/Src/UDS.c ****             }
 1099              		.loc 1 233 17 is_stmt 1 view .LVU323
 233:Core/Src/UDS.c ****             }
 1100              		.loc 1 233 28 is_stmt 0 view .LVU324
 1101 00ca 0022     		movs	r2, #0
 1102 00cc E254     		strb	r2, [r4, r3]
 231:Core/Src/UDS.c ****             {
 1103              		.loc 1 231 37 is_stmt 1 discriminator 3 view .LVU325
 1104 00ce 0133     		adds	r3, r3, #1
 1105              	.LVL98:
 1106              	.L80:
 231:Core/Src/UDS.c ****             {
 1107              		.loc 1 231 31 discriminator 1 view .LVU326
 1108 00d0 072B     		cmp	r3, #7
 1109 00d2 FADD     		ble	.L81
 1110              	.LBE16:
 235:Core/Src/UDS.c ****             // Expected Res: 03 7F 27 13 55 55 55 55
 1111              		.loc 1 235 13 view .LVU327
 1112 00d4 2046     		mov	r0, r4
 1113 00d6 FFF7FEFF 		bl	FormatCANFrame
 1114              	.LVL99:
 235:Core/Src/UDS.c ****             // Expected Res: 03 7F 27 13 55 55 55 55
 1115              		.loc 1 235 13 is_stmt 0 view .LVU328
 1116 00da 74E0     		b	.L79
 1117              	.LVL100:
 1118              	.L72:
 240:Core/Src/UDS.c ****         {
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 28


 1119              		.loc 1 240 9 is_stmt 1 view .LVU329
 240:Core/Src/UDS.c ****         {
 1120              		.loc 1 240 20 is_stmt 0 view .LVU330
 1121 00dc 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 240:Core/Src/UDS.c ****         {
 1122              		.loc 1 240 12 view .LVU331
 1123 00de 062B     		cmp	r3, #6
 1124 00e0 0CD0     		beq	.L96
 1125              	.L82:
 285:Core/Src/UDS.c ****         {
 1126              		.loc 1 285 9 is_stmt 1 view .LVU332
 285:Core/Src/UDS.c ****         {
 1127              		.loc 1 285 20 is_stmt 0 view .LVU333
 1128 00e2 2B78     		ldrb	r3, [r5]	@ zero_extendqisi2
 285:Core/Src/UDS.c ****         {
 1129              		.loc 1 285 12 view .LVU334
 1130 00e4 062B     		cmp	r3, #6
 1131 00e6 6ED0     		beq	.L79
 287:Core/Src/UDS.c ****             data_tx[1] = NRC;
 1132              		.loc 1 287 13 is_stmt 1 view .LVU335
 287:Core/Src/UDS.c ****             data_tx[1] = NRC;
 1133              		.loc 1 287 24 is_stmt 0 view .LVU336
 1134 00e8 0323     		movs	r3, #3
 1135 00ea 2370     		strb	r3, [r4]
 288:Core/Src/UDS.c ****             data_tx[2] = 0x27;
 1136              		.loc 1 288 13 is_stmt 1 view .LVU337
 288:Core/Src/UDS.c ****             data_tx[2] = 0x27;
 1137              		.loc 1 288 24 is_stmt 0 view .LVU338
 1138 00ec 7F23     		movs	r3, #127
 1139 00ee 6370     		strb	r3, [r4, #1]
 289:Core/Src/UDS.c ****             data_tx[3] = INVALID_LENGTH;
 1140              		.loc 1 289 13 is_stmt 1 view .LVU339
 289:Core/Src/UDS.c ****             data_tx[3] = INVALID_LENGTH;
 1141              		.loc 1 289 24 is_stmt 0 view .LVU340
 1142 00f0 2723     		movs	r3, #39
 1143 00f2 A370     		strb	r3, [r4, #2]
 290:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 1144              		.loc 1 290 13 is_stmt 1 view .LVU341
 290:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 1145              		.loc 1 290 24 is_stmt 0 view .LVU342
 1146 00f4 1323     		movs	r3, #19
 1147 00f6 E370     		strb	r3, [r4, #3]
 291:Core/Src/UDS.c ****             {
 1148              		.loc 1 291 13 is_stmt 1 view .LVU343
 1149              	.LBB17:
 291:Core/Src/UDS.c ****             {
 1150              		.loc 1 291 18 view .LVU344
 1151              	.LVL101:
 291:Core/Src/UDS.c ****             {
 1152              		.loc 1 291 22 is_stmt 0 view .LVU345
 1153 00f8 0423     		movs	r3, #4
 291:Core/Src/UDS.c ****             {
 1154              		.loc 1 291 13 view .LVU346
 1155 00fa 5FE0     		b	.L88
 1156              	.LVL102:
 1157              	.L96:
 291:Core/Src/UDS.c ****             {
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 29


 1158              		.loc 1 291 13 view .LVU347
 1159              	.LBE17:
 242:Core/Src/UDS.c ****             if (cmp_key(Key, &data_rx[3], 4)) // Key match and ECU is not unlocked
 1160              		.loc 1 242 13 is_stmt 1 view .LVU348
 1161 00fc 434E     		ldr	r6, .L97+28
 1162 00fe 3146     		mov	r1, r6
 1163 0100 4048     		ldr	r0, .L97+20
 1164 0102 FFF7FEFF 		bl	calculate_key_from_seed
 1165              	.LVL103:
 243:Core/Src/UDS.c ****             {
 1166              		.loc 1 243 13 view .LVU349
 243:Core/Src/UDS.c ****             {
 1167              		.loc 1 243 17 is_stmt 0 view .LVU350
 1168 0106 0422     		movs	r2, #4
 1169 0108 E91C     		adds	r1, r5, #3
 1170 010a 3046     		mov	r0, r6
 1171 010c FFF7FEFF 		bl	cmp_key
 1172              	.LVL104:
 243:Core/Src/UDS.c ****             {
 1173              		.loc 1 243 16 discriminator 1 view .LVU351
 1174 0110 0028     		cmp	r0, #0
 1175 0112 3AD0     		beq	.L83
 245:Core/Src/UDS.c ****                 {
 1176              		.loc 1 245 17 is_stmt 1 view .LVU352
 245:Core/Src/UDS.c ****                 {
 1177              		.loc 1 245 20 is_stmt 0 view .LVU353
 1178 0114 364B     		ldr	r3, .L97
 1179 0116 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 245:Core/Src/UDS.c ****                 {
 1180              		.loc 1 245 19 view .LVU354
 1181 0118 002B     		cmp	r3, #0
 1182 011a 5DD1     		bne	.L70
 249:Core/Src/UDS.c ****                 {
 1183              		.loc 1 249 17 is_stmt 1 view .LVU355
 249:Core/Src/UDS.c ****                 {
 1184              		.loc 1 249 39 is_stmt 0 view .LVU356
 1185 011c 3A4B     		ldr	r3, .L97+24
 1186 011e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1187 0120 DBB2     		uxtb	r3, r3
 249:Core/Src/UDS.c ****                 {
 1188              		.loc 1 249 20 view .LVU357
 1189 0122 012B     		cmp	r3, #1
 1190 0124 58D1     		bne	.L70
 249:Core/Src/UDS.c ****                 {
 1191              		.loc 1 249 69 discriminator 1 view .LVU358
 1192 0126 3A4B     		ldr	r3, .L97+32
 1193 0128 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 249:Core/Src/UDS.c ****                 {
 1194              		.loc 1 249 44 discriminator 1 view .LVU359
 1195 012a 002B     		cmp	r3, #0
 1196 012c 54D1     		bne	.L70
 1197              	.LBB18:
 251:Core/Src/UDS.c ****                     flag_SecurityUnlocked = 1;
 1198              		.loc 1 251 21 is_stmt 1 view .LVU360
 1199 012e 3248     		ldr	r0, .L97+8
 1200 0130 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1201              	.LVL105:
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 30


 252:Core/Src/UDS.c ****                     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 1202              		.loc 1 252 21 view .LVU361
 252:Core/Src/UDS.c ****                     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 1203              		.loc 1 252 43 is_stmt 0 view .LVU362
 1204 0134 0121     		movs	r1, #1
 1205 0136 364B     		ldr	r3, .L97+32
 1206 0138 1970     		strb	r1, [r3]
 253:Core/Src/UDS.c ****                     char buf_unlocked[20] = " ";
 1207              		.loc 1 253 21 is_stmt 1 view .LVU363
 1208 013a 0A46     		mov	r2, r1
 1209 013c 3548     		ldr	r0, .L97+36
 1210 013e FFF7FEFF 		bl	HAL_GPIO_WritePin
 1211              	.LVL106:
 254:Core/Src/UDS.c ****                     sprintf(buf_unlocked, "\n%d Session Unlocked\n", TimeStamp);
 1212              		.loc 1 254 21 view .LVU364
 254:Core/Src/UDS.c ****                     sprintf(buf_unlocked, "\n%d Session Unlocked\n", TimeStamp);
 1213              		.loc 1 254 26 is_stmt 0 view .LVU365
 1214 0142 2023     		movs	r3, #32
 1215 0144 0093     		str	r3, [sp]
 1216 0146 0023     		movs	r3, #0
 1217 0148 0193     		str	r3, [sp, #4]
 1218 014a 0293     		str	r3, [sp, #8]
 1219 014c 0393     		str	r3, [sp, #12]
 1220 014e 0493     		str	r3, [sp, #16]
 255:Core/Src/UDS.c ****                     USART3_SendString((uint8_t *)buf_unlocked);
 1221              		.loc 1 255 21 is_stmt 1 view .LVU366
 1222 0150 2A4B     		ldr	r3, .L97+12
 1223 0152 1A68     		ldr	r2, [r3]
 1224 0154 3049     		ldr	r1, .L97+40
 1225 0156 6846     		mov	r0, sp
 1226 0158 FFF7FEFF 		bl	sprintf
 1227              	.LVL107:
 256:Core/Src/UDS.c ****                     data_tx[0] = 0x02;
 1228              		.loc 1 256 21 view .LVU367
 1229 015c 6846     		mov	r0, sp
 1230 015e FFF7FEFF 		bl	USART3_SendString
 1231              	.LVL108:
 257:Core/Src/UDS.c ****                     data_tx[1] = data_rx[1] + 0x40;
 1232              		.loc 1 257 21 view .LVU368
 257:Core/Src/UDS.c ****                     data_tx[1] = data_rx[1] + 0x40;
 1233              		.loc 1 257 32 is_stmt 0 view .LVU369
 1234 0162 0222     		movs	r2, #2
 1235 0164 2270     		strb	r2, [r4]
 258:Core/Src/UDS.c ****                     data_tx[2] = 0x02;
 1236              		.loc 1 258 21 is_stmt 1 view .LVU370
 258:Core/Src/UDS.c ****                     data_tx[2] = 0x02;
 1237              		.loc 1 258 41 is_stmt 0 view .LVU371
 1238 0166 6B78     		ldrb	r3, [r5, #1]	@ zero_extendqisi2
 258:Core/Src/UDS.c ****                     data_tx[2] = 0x02;
 1239              		.loc 1 258 45 view .LVU372
 1240 0168 4033     		adds	r3, r3, #64
 258:Core/Src/UDS.c ****                     data_tx[2] = 0x02;
 1241              		.loc 1 258 32 view .LVU373
 1242 016a 6370     		strb	r3, [r4, #1]
 259:Core/Src/UDS.c ****                     for (int i = 3; i < 8; ++i)
 1243              		.loc 1 259 21 is_stmt 1 view .LVU374
 259:Core/Src/UDS.c ****                     for (int i = 3; i < 8; ++i)
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 31


 1244              		.loc 1 259 32 is_stmt 0 view .LVU375
 1245 016c A270     		strb	r2, [r4, #2]
 260:Core/Src/UDS.c ****                         data_tx[i] = 0x00;
 1246              		.loc 1 260 21 is_stmt 1 view .LVU376
 1247              	.LBB19:
 260:Core/Src/UDS.c ****                         data_tx[i] = 0x00;
 1248              		.loc 1 260 26 view .LVU377
 1249              	.LVL109:
 260:Core/Src/UDS.c ****                         data_tx[i] = 0x00;
 1250              		.loc 1 260 30 is_stmt 0 view .LVU378
 1251 016e 0323     		movs	r3, #3
 260:Core/Src/UDS.c ****                         data_tx[i] = 0x00;
 1252              		.loc 1 260 21 view .LVU379
 1253 0170 02E0     		b	.L84
 1254              	.LVL110:
 1255              	.L85:
 261:Core/Src/UDS.c ****                     FormatCANFrame(data_tx);
 1256              		.loc 1 261 25 is_stmt 1 view .LVU380
 261:Core/Src/UDS.c ****                     FormatCANFrame(data_tx);
 1257              		.loc 1 261 36 is_stmt 0 view .LVU381
 1258 0172 0022     		movs	r2, #0
 1259 0174 E254     		strb	r2, [r4, r3]
 260:Core/Src/UDS.c ****                         data_tx[i] = 0x00;
 1260              		.loc 1 260 44 is_stmt 1 discriminator 3 view .LVU382
 1261 0176 0133     		adds	r3, r3, #1
 1262              	.LVL111:
 1263              	.L84:
 260:Core/Src/UDS.c ****                         data_tx[i] = 0x00;
 1264              		.loc 1 260 39 discriminator 1 view .LVU383
 1265 0178 072B     		cmp	r3, #7
 1266 017a FADD     		ble	.L85
 1267              	.LBE19:
 262:Core/Src/UDS.c **** 
 1268              		.loc 1 262 21 view .LVU384
 1269 017c 2046     		mov	r0, r4
 1270 017e FFF7FEFF 		bl	FormatCANFrame
 1271              	.LVL112:
 264:Core/Src/UDS.c ****                     
 1272              		.loc 1 264 21 view .LVU385
 264:Core/Src/UDS.c ****                     
 1273              		.loc 1 264 39 is_stmt 0 view .LVU386
 1274 0182 214B     		ldr	r3, .L97+24
 1275 0184 0022     		movs	r2, #0
 1276 0186 1A70     		strb	r2, [r3]
 1277              	.LBE18:
 1278 0188 ABE7     		b	.L82
 1279              	.LVL113:
 1280              	.L83:
 273:Core/Src/UDS.c ****                 data_tx[0] = 0x03;
 1281              		.loc 1 273 17 is_stmt 1 view .LVU387
 273:Core/Src/UDS.c ****                 data_tx[0] = 0x03;
 1282              		.loc 1 273 31 is_stmt 0 view .LVU388
 1283 018a 1A4B     		ldr	r3, .L97+4
 1284 018c 0122     		movs	r2, #1
 1285 018e 1A70     		strb	r2, [r3]
 274:Core/Src/UDS.c ****                 data_tx[1] = NRC;
 1286              		.loc 1 274 17 is_stmt 1 view .LVU389
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 32


 274:Core/Src/UDS.c ****                 data_tx[1] = NRC;
 1287              		.loc 1 274 28 is_stmt 0 view .LVU390
 1288 0190 0323     		movs	r3, #3
 1289 0192 2370     		strb	r3, [r4]
 275:Core/Src/UDS.c ****                 data_tx[2] = 0x27;
 1290              		.loc 1 275 17 is_stmt 1 view .LVU391
 275:Core/Src/UDS.c ****                 data_tx[2] = 0x27;
 1291              		.loc 1 275 28 is_stmt 0 view .LVU392
 1292 0194 7F23     		movs	r3, #127
 1293 0196 6370     		strb	r3, [r4, #1]
 276:Core/Src/UDS.c ****                 data_tx[3] = WRONG_KEY;
 1294              		.loc 1 276 17 is_stmt 1 view .LVU393
 276:Core/Src/UDS.c ****                 data_tx[3] = WRONG_KEY;
 1295              		.loc 1 276 28 is_stmt 0 view .LVU394
 1296 0198 2723     		movs	r3, #39
 1297 019a A370     		strb	r3, [r4, #2]
 277:Core/Src/UDS.c ****                 for (int i = 4; i < 8; i++)
 1298              		.loc 1 277 17 is_stmt 1 view .LVU395
 277:Core/Src/UDS.c ****                 for (int i = 4; i < 8; i++)
 1299              		.loc 1 277 28 is_stmt 0 view .LVU396
 1300 019c 3523     		movs	r3, #53
 1301 019e E370     		strb	r3, [r4, #3]
 278:Core/Src/UDS.c ****                 {
 1302              		.loc 1 278 17 is_stmt 1 view .LVU397
 1303              	.LBB20:
 278:Core/Src/UDS.c ****                 {
 1304              		.loc 1 278 22 view .LVU398
 1305              	.LVL114:
 278:Core/Src/UDS.c ****                 {
 1306              		.loc 1 278 26 is_stmt 0 view .LVU399
 1307 01a0 0423     		movs	r3, #4
 278:Core/Src/UDS.c ****                 {
 1308              		.loc 1 278 17 view .LVU400
 1309 01a2 02E0     		b	.L86
 1310              	.LVL115:
 1311              	.L87:
 280:Core/Src/UDS.c ****                 }
 1312              		.loc 1 280 21 is_stmt 1 view .LVU401
 280:Core/Src/UDS.c ****                 }
 1313              		.loc 1 280 32 is_stmt 0 view .LVU402
 1314 01a4 0022     		movs	r2, #0
 1315 01a6 E254     		strb	r2, [r4, r3]
 278:Core/Src/UDS.c ****                 {
 1316              		.loc 1 278 41 is_stmt 1 discriminator 3 view .LVU403
 1317 01a8 0133     		adds	r3, r3, #1
 1318              	.LVL116:
 1319              	.L86:
 278:Core/Src/UDS.c ****                 {
 1320              		.loc 1 278 35 discriminator 1 view .LVU404
 1321 01aa 072B     		cmp	r3, #7
 1322 01ac FADD     		ble	.L87
 1323              	.LBE20:
 282:Core/Src/UDS.c ****             }
 1324              		.loc 1 282 17 view .LVU405
 1325 01ae 2046     		mov	r0, r4
 1326 01b0 FFF7FEFF 		bl	FormatCANFrame
 1327              	.LVL117:
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 33


 282:Core/Src/UDS.c ****             }
 1328              		.loc 1 282 17 is_stmt 0 view .LVU406
 1329 01b4 95E7     		b	.L82
 1330              	.LVL118:
 1331              	.L89:
 1332              	.LBB21:
 293:Core/Src/UDS.c ****             }
 1333              		.loc 1 293 17 is_stmt 1 view .LVU407
 293:Core/Src/UDS.c ****             }
 1334              		.loc 1 293 28 is_stmt 0 view .LVU408
 1335 01b6 0022     		movs	r2, #0
 1336 01b8 E254     		strb	r2, [r4, r3]
 291:Core/Src/UDS.c ****             {
 1337              		.loc 1 291 37 is_stmt 1 discriminator 3 view .LVU409
 1338 01ba 0133     		adds	r3, r3, #1
 1339              	.LVL119:
 1340              	.L88:
 291:Core/Src/UDS.c ****             {
 1341              		.loc 1 291 31 discriminator 1 view .LVU410
 1342 01bc 072B     		cmp	r3, #7
 1343 01be FADD     		ble	.L89
 1344              	.LBE21:
 295:Core/Src/UDS.c ****         }
 1345              		.loc 1 295 13 view .LVU411
 1346 01c0 2046     		mov	r0, r4
 1347 01c2 FFF7FEFF 		bl	FormatCANFrame
 1348              	.LVL120:
 1349              	.L79:
 307:Core/Src/UDS.c ****             {
 308:Core/Src/UDS.c ****                 data_tx[i] = 0x00;
 309:Core/Src/UDS.c ****             }
 310:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 311:Core/Src/UDS.c ****         }
 312:Core/Src/UDS.c ****         
 313:Core/Src/UDS.c ****         break;
 314:Core/Src/UDS.c ****     }
 315:Core/Src/UDS.c ****     HAL_CAN_AddTxMessage(&hcan2, &CAN2_pHeader, data_tx, &CAN2_pTxMailbox);
 1350              		.loc 1 315 5 view .LVU412
 1351 01c6 154B     		ldr	r3, .L97+44
 1352 01c8 2246     		mov	r2, r4
 1353 01ca 1549     		ldr	r1, .L97+48
 1354 01cc 1548     		ldr	r0, .L97+52
 1355 01ce FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 1356              	.LVL121:
 316:Core/Src/UDS.c ****     HAL_Delay(100);
 1357              		.loc 1 316 5 view .LVU413
 1358 01d2 6420     		movs	r0, #100
 1359 01d4 FFF7FEFF 		bl	HAL_Delay
 1360              	.LVL122:
 1361              	.L70:
 317:Core/Src/UDS.c **** }
 1362              		.loc 1 317 1 is_stmt 0 view .LVU414
 1363 01d8 08B0     		add	sp, sp, #32
 1364              		.cfi_remember_state
 1365              		.cfi_def_cfa_offset 16
 1366              		@ sp needed
 1367 01da 70BD     		pop	{r4, r5, r6, pc}
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 34


 1368              	.LVL123:
 1369              	.L91:
 1370              		.cfi_restore_state
 1371              	.LBB22:
 308:Core/Src/UDS.c ****             }
 1372              		.loc 1 308 17 is_stmt 1 view .LVU415
 308:Core/Src/UDS.c ****             }
 1373              		.loc 1 308 28 is_stmt 0 view .LVU416
 1374 01dc 0022     		movs	r2, #0
 1375 01de E254     		strb	r2, [r4, r3]
 306:Core/Src/UDS.c ****             {
 1376              		.loc 1 306 37 is_stmt 1 discriminator 3 view .LVU417
 1377 01e0 0133     		adds	r3, r3, #1
 1378              	.LVL124:
 1379              	.L90:
 306:Core/Src/UDS.c ****             {
 1380              		.loc 1 306 31 discriminator 1 view .LVU418
 1381 01e2 072B     		cmp	r3, #7
 1382 01e4 FADD     		ble	.L91
 1383              	.LBE22:
 310:Core/Src/UDS.c ****         }
 1384              		.loc 1 310 13 view .LVU419
 1385 01e6 2046     		mov	r0, r4
 1386 01e8 FFF7FEFF 		bl	FormatCANFrame
 1387              	.LVL125:
 310:Core/Src/UDS.c ****         }
 1388              		.loc 1 310 13 is_stmt 0 view .LVU420
 1389 01ec EBE7     		b	.L79
 1390              	.L98:
 1391 01ee 00BF     		.align	2
 1392              	.L97:
 1393 01f0 00000000 		.word	flag_Waiting
 1394 01f4 00000000 		.word	flag_WrongKey
 1395 01f8 00000000 		.word	htim2
 1396 01fc 00000000 		.word	TimeStamp
 1397 0200 00000000 		.word	.LC3
 1398 0204 00000000 		.word	Seed
 1399 0208 00000000 		.word	flag_SeedProvided
 1400 020c 00000000 		.word	Key
 1401 0210 00000000 		.word	flag_SecurityUnlocked
 1402 0214 00040240 		.word	1073873920
 1403 0218 20000000 		.word	.LC4
 1404 021c 00000000 		.word	CAN2_pTxMailbox
 1405 0220 00000000 		.word	CAN2_pHeader
 1406 0224 00000000 		.word	hcan2
 1407              		.cfi_endproc
 1408              	.LFE148:
 1410              		.section	.text.SID2E_Practice,"ax",%progbits
 1411              		.align	1
 1412              		.global	SID2E_Practice
 1413              		.syntax unified
 1414              		.thumb
 1415              		.thumb_func
 1417              	SID2E_Practice:
 1418              	.LVL126:
 1419              	.LFB149:
 318:Core/Src/UDS.c **** 
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 35


 319:Core/Src/UDS.c **** void SID2E_Practice(uint8_t *data_tx, uint8_t *data_rx)
 320:Core/Src/UDS.c **** {
 1420              		.loc 1 320 1 is_stmt 1 view -0
 1421              		.cfi_startproc
 1422              		@ args = 0, pretend = 0, frame = 0
 1423              		@ frame_needed = 0, uses_anonymous_args = 0
 1424              		.loc 1 320 1 is_stmt 0 view .LVU422
 1425 0000 38B5     		push	{r3, r4, r5, lr}
 1426              		.cfi_def_cfa_offset 16
 1427              		.cfi_offset 3, -16
 1428              		.cfi_offset 4, -12
 1429              		.cfi_offset 5, -8
 1430              		.cfi_offset 14, -4
 1431 0002 0446     		mov	r4, r0
 1432 0004 0D46     		mov	r5, r1
 321:Core/Src/UDS.c ****     HAL_Delay(100);
 1433              		.loc 1 321 5 is_stmt 1 view .LVU423
 1434 0006 6420     		movs	r0, #100
 1435              	.LVL127:
 1436              		.loc 1 321 5 is_stmt 0 view .LVU424
 1437 0008 FFF7FEFF 		bl	HAL_Delay
 1438              	.LVL128:
 322:Core/Src/UDS.c ****     if (checkFormat(data_rx))
 1439              		.loc 1 322 5 is_stmt 1 view .LVU425
 1440              		.loc 1 322 9 is_stmt 0 view .LVU426
 1441 000c 2846     		mov	r0, r5
 1442 000e FFF7FEFF 		bl	checkFormat
 1443              	.LVL129:
 1444              		.loc 1 322 8 discriminator 1 view .LVU427
 1445 0012 0028     		cmp	r0, #0
 1446 0014 40D0     		beq	.L100
 323:Core/Src/UDS.c ****     {
 324:Core/Src/UDS.c ****         if (checkDID(data_rx))
 1447              		.loc 1 324 9 is_stmt 1 view .LVU428
 1448              		.loc 1 324 13 is_stmt 0 view .LVU429
 1449 0016 2846     		mov	r0, r5
 1450 0018 FFF7FEFF 		bl	checkDID
 1451              	.LVL130:
 1452              		.loc 1 324 12 discriminator 1 view .LVU430
 1453 001c 48B3     		cbz	r0, .L101
 325:Core/Src/UDS.c ****         {
 326:Core/Src/UDS.c ****             if (flag_SecurityUnlocked == 1) // Normal Flow
 1454              		.loc 1 326 13 is_stmt 1 view .LVU431
 1455              		.loc 1 326 39 is_stmt 0 view .LVU432
 1456 001e 314B     		ldr	r3, .L113
 1457 0020 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1458 0022 DBB2     		uxtb	r3, r3
 1459              		.loc 1 326 16 view .LVU433
 1460 0024 012B     		cmp	r3, #1
 1461 0026 09D0     		beq	.L111
 327:Core/Src/UDS.c ****             {
 328:Core/Src/UDS.c ****                 data_tx[0] = 0x03;
 329:Core/Src/UDS.c ****                 data_tx[1] = data_rx[1] + 0x40;
 330:Core/Src/UDS.c ****                 data_tx[2] = data_rx[2];
 331:Core/Src/UDS.c ****                 data_tx[3] = data_rx[3];
 332:Core/Src/UDS.c ****                 data_tx[4] = 0x00;
 333:Core/Src/UDS.c ****                 data_tx[5] = 0x00;
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 36


 334:Core/Src/UDS.c ****                 data_tx[6] = 0x00;
 335:Core/Src/UDS.c ****                 data_tx[7] = 0x00;
 336:Core/Src/UDS.c ****                 FormatCANFrame(data_tx);
 337:Core/Src/UDS.c ****                 // Expected Res: 03 6E 01 23 55 55 55 55
 338:Core/Src/UDS.c ****             }
 339:Core/Src/UDS.c ****             else // Access Denied because ECU is locked
 340:Core/Src/UDS.c ****             {
 341:Core/Src/UDS.c ****                 data_tx[0] = 0x03;
 1462              		.loc 1 341 17 is_stmt 1 view .LVU434
 1463              		.loc 1 341 28 is_stmt 0 view .LVU435
 1464 0028 0323     		movs	r3, #3
 1465 002a 2370     		strb	r3, [r4]
 342:Core/Src/UDS.c ****                 data_tx[1] = NRC;
 1466              		.loc 1 342 17 is_stmt 1 view .LVU436
 1467              		.loc 1 342 28 is_stmt 0 view .LVU437
 1468 002c 7F23     		movs	r3, #127
 1469 002e 6370     		strb	r3, [r4, #1]
 343:Core/Src/UDS.c ****                 data_tx[2] = 0x2E;
 1470              		.loc 1 343 17 is_stmt 1 view .LVU438
 1471              		.loc 1 343 28 is_stmt 0 view .LVU439
 1472 0030 2E23     		movs	r3, #46
 1473 0032 A370     		strb	r3, [r4, #2]
 344:Core/Src/UDS.c ****                 data_tx[3] = ACCESS_DENIED;
 1474              		.loc 1 344 17 is_stmt 1 view .LVU440
 1475              		.loc 1 344 28 is_stmt 0 view .LVU441
 1476 0034 3323     		movs	r3, #51
 1477 0036 E370     		strb	r3, [r4, #3]
 345:Core/Src/UDS.c ****                 for (int i = 4; i < 8; i++)
 1478              		.loc 1 345 17 is_stmt 1 view .LVU442
 1479              	.LBB23:
 1480              		.loc 1 345 22 view .LVU443
 1481              	.LVL131:
 1482              		.loc 1 345 26 is_stmt 0 view .LVU444
 1483 0038 0423     		movs	r3, #4
 1484              		.loc 1 345 17 view .LVU445
 1485 003a 14E0     		b	.L104
 1486              	.LVL132:
 1487              	.L111:
 1488              		.loc 1 345 17 view .LVU446
 1489              	.LBE23:
 328:Core/Src/UDS.c ****                 data_tx[1] = data_rx[1] + 0x40;
 1490              		.loc 1 328 17 is_stmt 1 view .LVU447
 328:Core/Src/UDS.c ****                 data_tx[1] = data_rx[1] + 0x40;
 1491              		.loc 1 328 28 is_stmt 0 view .LVU448
 1492 003c 0323     		movs	r3, #3
 1493 003e 2370     		strb	r3, [r4]
 329:Core/Src/UDS.c ****                 data_tx[2] = data_rx[2];
 1494              		.loc 1 329 17 is_stmt 1 view .LVU449
 329:Core/Src/UDS.c ****                 data_tx[2] = data_rx[2];
 1495              		.loc 1 329 37 is_stmt 0 view .LVU450
 1496 0040 6B78     		ldrb	r3, [r5, #1]	@ zero_extendqisi2
 329:Core/Src/UDS.c ****                 data_tx[2] = data_rx[2];
 1497              		.loc 1 329 41 view .LVU451
 1498 0042 4033     		adds	r3, r3, #64
 329:Core/Src/UDS.c ****                 data_tx[2] = data_rx[2];
 1499              		.loc 1 329 28 view .LVU452
 1500 0044 6370     		strb	r3, [r4, #1]
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 37


 330:Core/Src/UDS.c ****                 data_tx[3] = data_rx[3];
 1501              		.loc 1 330 17 is_stmt 1 view .LVU453
 330:Core/Src/UDS.c ****                 data_tx[3] = data_rx[3];
 1502              		.loc 1 330 28 is_stmt 0 view .LVU454
 1503 0046 AB78     		ldrb	r3, [r5, #2]	@ zero_extendqisi2
 1504 0048 A370     		strb	r3, [r4, #2]
 331:Core/Src/UDS.c ****                 data_tx[4] = 0x00;
 1505              		.loc 1 331 17 is_stmt 1 view .LVU455
 331:Core/Src/UDS.c ****                 data_tx[4] = 0x00;
 1506              		.loc 1 331 28 is_stmt 0 view .LVU456
 1507 004a EB78     		ldrb	r3, [r5, #3]	@ zero_extendqisi2
 1508 004c E370     		strb	r3, [r4, #3]
 332:Core/Src/UDS.c ****                 data_tx[5] = 0x00;
 1509              		.loc 1 332 17 is_stmt 1 view .LVU457
 332:Core/Src/UDS.c ****                 data_tx[5] = 0x00;
 1510              		.loc 1 332 28 is_stmt 0 view .LVU458
 1511 004e 0023     		movs	r3, #0
 1512 0050 2371     		strb	r3, [r4, #4]
 333:Core/Src/UDS.c ****                 data_tx[6] = 0x00;
 1513              		.loc 1 333 17 is_stmt 1 view .LVU459
 333:Core/Src/UDS.c ****                 data_tx[6] = 0x00;
 1514              		.loc 1 333 28 is_stmt 0 view .LVU460
 1515 0052 6371     		strb	r3, [r4, #5]
 334:Core/Src/UDS.c ****                 data_tx[7] = 0x00;
 1516              		.loc 1 334 17 is_stmt 1 view .LVU461
 334:Core/Src/UDS.c ****                 data_tx[7] = 0x00;
 1517              		.loc 1 334 28 is_stmt 0 view .LVU462
 1518 0054 A371     		strb	r3, [r4, #6]
 335:Core/Src/UDS.c ****                 FormatCANFrame(data_tx);
 1519              		.loc 1 335 17 is_stmt 1 view .LVU463
 335:Core/Src/UDS.c ****                 FormatCANFrame(data_tx);
 1520              		.loc 1 335 28 is_stmt 0 view .LVU464
 1521 0056 E371     		strb	r3, [r4, #7]
 336:Core/Src/UDS.c ****                 // Expected Res: 03 6E 01 23 55 55 55 55
 1522              		.loc 1 336 17 is_stmt 1 view .LVU465
 1523 0058 2046     		mov	r0, r4
 1524 005a FFF7FEFF 		bl	FormatCANFrame
 1525              	.LVL133:
 1526 005e 35E0     		b	.L103
 1527              	.LVL134:
 1528              	.L105:
 1529              	.LBB24:
 346:Core/Src/UDS.c ****                 {
 347:Core/Src/UDS.c ****                     data_tx[i] = 0x00;
 1530              		.loc 1 347 21 view .LVU466
 1531              		.loc 1 347 32 is_stmt 0 view .LVU467
 1532 0060 0022     		movs	r2, #0
 1533 0062 E254     		strb	r2, [r4, r3]
 345:Core/Src/UDS.c ****                 {
 1534              		.loc 1 345 41 is_stmt 1 discriminator 3 view .LVU468
 1535 0064 0133     		adds	r3, r3, #1
 1536              	.LVL135:
 1537              	.L104:
 345:Core/Src/UDS.c ****                 {
 1538              		.loc 1 345 35 discriminator 1 view .LVU469
 1539 0066 072B     		cmp	r3, #7
 1540 0068 FADD     		ble	.L105
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 38


 1541              	.LBE24:
 348:Core/Src/UDS.c ****                 }
 349:Core/Src/UDS.c ****                 FormatCANFrame(data_tx);
 1542              		.loc 1 349 17 view .LVU470
 1543 006a 2046     		mov	r0, r4
 1544 006c FFF7FEFF 		bl	FormatCANFrame
 1545              	.LVL136:
 1546              		.loc 1 349 17 is_stmt 0 view .LVU471
 1547 0070 2CE0     		b	.L103
 1548              	.LVL137:
 1549              	.L101:
 350:Core/Src/UDS.c ****                 // Expected Res: 03 7F 2E 33 55 55 55 55
 351:Core/Src/UDS.c ****             }
 352:Core/Src/UDS.c ****         }
 353:Core/Src/UDS.c ****         else
 354:Core/Src/UDS.c ****         {
 355:Core/Src/UDS.c ****             data_tx[0] = 0x03;
 1550              		.loc 1 355 13 is_stmt 1 view .LVU472
 1551              		.loc 1 355 24 is_stmt 0 view .LVU473
 1552 0072 0323     		movs	r3, #3
 1553 0074 2370     		strb	r3, [r4]
 356:Core/Src/UDS.c ****             data_tx[1] = NRC;
 1554              		.loc 1 356 13 is_stmt 1 view .LVU474
 1555              		.loc 1 356 24 is_stmt 0 view .LVU475
 1556 0076 7F23     		movs	r3, #127
 1557 0078 6370     		strb	r3, [r4, #1]
 357:Core/Src/UDS.c ****             data_tx[2] = 0x2E;
 1558              		.loc 1 357 13 is_stmt 1 view .LVU476
 1559              		.loc 1 357 24 is_stmt 0 view .LVU477
 1560 007a 2E23     		movs	r3, #46
 1561 007c A370     		strb	r3, [r4, #2]
 358:Core/Src/UDS.c ****             data_tx[3] = INVALID_DID;
 1562              		.loc 1 358 13 is_stmt 1 view .LVU478
 1563              		.loc 1 358 24 is_stmt 0 view .LVU479
 1564 007e 3123     		movs	r3, #49
 1565 0080 E370     		strb	r3, [r4, #3]
 359:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 1566              		.loc 1 359 13 is_stmt 1 view .LVU480
 1567              	.LBB25:
 1568              		.loc 1 359 18 view .LVU481
 1569              	.LVL138:
 1570              		.loc 1 359 22 is_stmt 0 view .LVU482
 1571 0082 0423     		movs	r3, #4
 1572              	.LVL139:
 1573              	.L106:
 1574              		.loc 1 359 31 is_stmt 1 discriminator 1 view .LVU483
 1575 0084 072B     		cmp	r3, #7
 1576 0086 03DC     		bgt	.L112
 360:Core/Src/UDS.c ****             {
 361:Core/Src/UDS.c ****                 data_tx[i] = 0x00;
 1577              		.loc 1 361 17 view .LVU484
 1578              		.loc 1 361 28 is_stmt 0 view .LVU485
 1579 0088 0022     		movs	r2, #0
 1580 008a E254     		strb	r2, [r4, r3]
 359:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 1581              		.loc 1 359 37 is_stmt 1 discriminator 3 view .LVU486
 1582 008c 0133     		adds	r3, r3, #1
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 39


 1583              	.LVL140:
 359:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 1584              		.loc 1 359 37 is_stmt 0 discriminator 3 view .LVU487
 1585 008e F9E7     		b	.L106
 1586              	.L112:
 359:Core/Src/UDS.c ****             for (int i = 4; i < 8; i++)
 1587              		.loc 1 359 37 discriminator 3 view .LVU488
 1588              	.LBE25:
 362:Core/Src/UDS.c ****             }
 363:Core/Src/UDS.c ****             FormatCANFrame(data_tx);
 1589              		.loc 1 363 13 is_stmt 1 view .LVU489
 1590 0090 2046     		mov	r0, r4
 1591 0092 FFF7FEFF 		bl	FormatCANFrame
 1592              	.LVL141:
 1593              		.loc 1 363 13 is_stmt 0 view .LVU490
 1594 0096 19E0     		b	.L103
 1595              	.LVL142:
 1596              	.L100:
 364:Core/Src/UDS.c ****             // Expected Res: 03 7F 2E 31 55 55 55 55
 365:Core/Src/UDS.c ****         }
 366:Core/Src/UDS.c ****     }
 367:Core/Src/UDS.c ****     else
 368:Core/Src/UDS.c ****     {
 369:Core/Src/UDS.c ****         newStdId = ((data_rx[4] << 8) | data_rx[5]) & 0x7FF;
 1597              		.loc 1 369 9 is_stmt 1 view .LVU491
 1598              		.loc 1 369 29 is_stmt 0 view .LVU492
 1599 0098 2A79     		ldrb	r2, [r5, #4]	@ zero_extendqisi2
 1600              		.loc 1 369 48 view .LVU493
 1601 009a 6B79     		ldrb	r3, [r5, #5]	@ zero_extendqisi2
 1602              		.loc 1 369 39 view .LVU494
 1603 009c 43EA0223 		orr	r3, r3, r2, lsl #8
 1604              		.loc 1 369 53 view .LVU495
 1605 00a0 C3F30A03 		ubfx	r3, r3, #0, #11
 1606              		.loc 1 369 18 view .LVU496
 1607 00a4 104A     		ldr	r2, .L113+4
 1608 00a6 1380     		strh	r3, [r2]	@ movhi
 370:Core/Src/UDS.c ****         data_tx[0] = 0x03;
 1609              		.loc 1 370 9 is_stmt 1 view .LVU497
 1610              		.loc 1 370 20 is_stmt 0 view .LVU498
 1611 00a8 0323     		movs	r3, #3
 1612 00aa 2370     		strb	r3, [r4]
 371:Core/Src/UDS.c ****         data_tx[1] = NRC;
 1613              		.loc 1 371 9 is_stmt 1 view .LVU499
 1614              		.loc 1 371 20 is_stmt 0 view .LVU500
 1615 00ac 7F23     		movs	r3, #127
 1616 00ae 6370     		strb	r3, [r4, #1]
 372:Core/Src/UDS.c ****         data_tx[2] = 0x2E;
 1617              		.loc 1 372 9 is_stmt 1 view .LVU501
 1618              		.loc 1 372 20 is_stmt 0 view .LVU502
 1619 00b0 2E23     		movs	r3, #46
 1620 00b2 A370     		strb	r3, [r4, #2]
 373:Core/Src/UDS.c ****         data_tx[3] = INVALID_LENGTH;
 1621              		.loc 1 373 9 is_stmt 1 view .LVU503
 1622              		.loc 1 373 20 is_stmt 0 view .LVU504
 1623 00b4 1323     		movs	r3, #19
 1624 00b6 E370     		strb	r3, [r4, #3]
 374:Core/Src/UDS.c ****         for (int i = 4; i < 8; i++)
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 40


 1625              		.loc 1 374 9 is_stmt 1 view .LVU505
 1626              	.LBB26:
 1627              		.loc 1 374 14 view .LVU506
 1628              	.LVL143:
 1629              		.loc 1 374 18 is_stmt 0 view .LVU507
 1630 00b8 0423     		movs	r3, #4
 1631              		.loc 1 374 9 view .LVU508
 1632 00ba 02E0     		b	.L108
 1633              	.LVL144:
 1634              	.L109:
 375:Core/Src/UDS.c ****         {
 376:Core/Src/UDS.c ****             data_tx[i] = 0x00;
 1635              		.loc 1 376 13 is_stmt 1 view .LVU509
 1636              		.loc 1 376 24 is_stmt 0 view .LVU510
 1637 00bc 0022     		movs	r2, #0
 1638 00be E254     		strb	r2, [r4, r3]
 374:Core/Src/UDS.c ****         for (int i = 4; i < 8; i++)
 1639              		.loc 1 374 33 is_stmt 1 discriminator 3 view .LVU511
 1640 00c0 0133     		adds	r3, r3, #1
 1641              	.LVL145:
 1642              	.L108:
 374:Core/Src/UDS.c ****         for (int i = 4; i < 8; i++)
 1643              		.loc 1 374 27 discriminator 1 view .LVU512
 1644 00c2 072B     		cmp	r3, #7
 1645 00c4 FADD     		ble	.L109
 1646              	.LBE26:
 377:Core/Src/UDS.c ****         }
 378:Core/Src/UDS.c ****         FormatCANFrame(data_tx);
 1647              		.loc 1 378 9 view .LVU513
 1648 00c6 2046     		mov	r0, r4
 1649 00c8 FFF7FEFF 		bl	FormatCANFrame
 1650              	.LVL146:
 1651              	.L103:
 379:Core/Src/UDS.c ****     }
 380:Core/Src/UDS.c ****     HAL_CAN_AddTxMessage(&hcan2, &CAN2_pHeader, data_tx, &CAN2_pTxMailbox);
 1652              		.loc 1 380 5 view .LVU514
 1653 00cc 074B     		ldr	r3, .L113+8
 1654 00ce 2246     		mov	r2, r4
 1655 00d0 0749     		ldr	r1, .L113+12
 1656 00d2 0848     		ldr	r0, .L113+16
 1657 00d4 FFF7FEFF 		bl	HAL_CAN_AddTxMessage
 1658              	.LVL147:
 381:Core/Src/UDS.c ****     HAL_Delay(1000);
 1659              		.loc 1 381 5 view .LVU515
 1660 00d8 4FF47A70 		mov	r0, #1000
 1661 00dc FFF7FEFF 		bl	HAL_Delay
 1662              	.LVL148:
 382:Core/Src/UDS.c **** }
 1663              		.loc 1 382 1 is_stmt 0 view .LVU516
 1664 00e0 38BD     		pop	{r3, r4, r5, pc}
 1665              	.LVL149:
 1666              	.L114:
 1667              		.loc 1 382 1 view .LVU517
 1668 00e2 00BF     		.align	2
 1669              	.L113:
 1670 00e4 00000000 		.word	flag_SecurityUnlocked
 1671 00e8 00000000 		.word	newStdId
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 41


 1672 00ec 00000000 		.word	CAN2_pTxMailbox
 1673 00f0 00000000 		.word	CAN2_pHeader
 1674 00f4 00000000 		.word	hcan2
 1675              		.cfi_endproc
 1676              	.LFE149:
 1678              		.section	.rodata.HAL_TIM_PeriodElapsedCallback.str1.4,"aMS",%progbits,1
 1679              		.align	2
 1680              	.LC5:
 1681 0000 25642053 		.ascii	"%d Session Locked\012\000"
 1681      65737369 
 1681      6F6E204C 
 1681      6F636B65 
 1681      640A00
 1682 0013 00       		.align	2
 1683              	.LC6:
 1684 0014 25642031 		.ascii	"%d 10 sec passed, continue with new seed\012\000"
 1684      30207365 
 1684      63207061 
 1684      73736564 
 1684      2C20636F 
 1685              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 1686              		.align	1
 1687              		.global	HAL_TIM_PeriodElapsedCallback
 1688              		.syntax unified
 1689              		.thumb
 1690              		.thumb_func
 1692              	HAL_TIM_PeriodElapsedCallback:
 1693              	.LVL150:
 1694              	.LFB150:
 383:Core/Src/UDS.c **** 
 384:Core/Src/UDS.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 385:Core/Src/UDS.c **** {
 1695              		.loc 1 385 1 is_stmt 1 view -0
 1696              		.cfi_startproc
 1697              		@ args = 0, pretend = 0, frame = 32
 1698              		@ frame_needed = 0, uses_anonymous_args = 0
 386:Core/Src/UDS.c ****     if (htim == &htim2)
 1699              		.loc 1 386 5 view .LVU519
 1700              		.loc 1 386 8 is_stmt 0 view .LVU520
 1701 0000 294B     		ldr	r3, .L125
 1702 0002 8342     		cmp	r3, r0
 1703 0004 00D0     		beq	.L122
 1704 0006 7047     		bx	lr
 1705              	.L122:
 385:Core/Src/UDS.c ****     if (htim == &htim2)
 1706              		.loc 1 385 1 view .LVU521
 1707 0008 10B5     		push	{r4, lr}
 1708              		.cfi_def_cfa_offset 8
 1709              		.cfi_offset 4, -8
 1710              		.cfi_offset 14, -4
 1711 000a 88B0     		sub	sp, sp, #32
 1712              		.cfi_def_cfa_offset 40
 387:Core/Src/UDS.c ****     {
 388:Core/Src/UDS.c ****         if (flag_SecurityUnlocked == 1)
 1713              		.loc 1 388 9 is_stmt 1 view .LVU522
 1714              		.loc 1 388 35 is_stmt 0 view .LVU523
 1715 000c 274B     		ldr	r3, .L125+4
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 42


 1716 000e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1717 0010 DBB2     		uxtb	r3, r3
 1718              		.loc 1 388 12 view .LVU524
 1719 0012 012B     		cmp	r3, #1
 1720 0014 06D0     		beq	.L123
 1721              	.LVL151:
 1722              	.L117:
 389:Core/Src/UDS.c ****         {
 390:Core/Src/UDS.c ****             count_up++;
 391:Core/Src/UDS.c ****             if (count_up == 2)
 392:Core/Src/UDS.c ****         {
 393:Core/Src/UDS.c ****             HAL_TIM_Base_Stop_IT(&htim2);
 394:Core/Src/UDS.c ****             flag_SecurityUnlocked = 0;
 395:Core/Src/UDS.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 396:Core/Src/UDS.c ****                 char buf[20];
 397:Core/Src/UDS.c ****                 sprintf(buf, "%d Session Locked\n", TimeStamp);
 398:Core/Src/UDS.c ****                 USART3_SendString((uint8_t *)buf);
 399:Core/Src/UDS.c **** 
 400:Core/Src/UDS.c ****                 count_up = 0;
 401:Core/Src/UDS.c ****             }
 402:Core/Src/UDS.c ****         }
 403:Core/Src/UDS.c ****         if(flag_Waiting == 1)
 1723              		.loc 1 403 9 is_stmt 1 view .LVU525
 1724              		.loc 1 403 25 is_stmt 0 view .LVU526
 1725 0016 264B     		ldr	r3, .L125+8
 1726 0018 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 1727 001a DBB2     		uxtb	r3, r3
 1728              		.loc 1 403 11 view .LVU527
 1729 001c 012B     		cmp	r3, #1
 1730 001e 1FD0     		beq	.L124
 1731              	.L115:
 404:Core/Src/UDS.c ****         {
 405:Core/Src/UDS.c ****             count_up++;
 406:Core/Src/UDS.c ****             if (count_up == 2)
 407:Core/Src/UDS.c ****             {
 408:Core/Src/UDS.c ****                 HAL_TIM_Base_Stop_IT(&htim2);
 409:Core/Src/UDS.c ****                 flag_Waiting = 0;
 410:Core/Src/UDS.c ****                 char buf[30] = " ";
 411:Core/Src/UDS.c ****                 sprintf(buf, "%d 10 sec passed, continue with new seed\n", TimeStamp);
 412:Core/Src/UDS.c ****                 USART3_SendString((uint8_t *)buf);
 413:Core/Src/UDS.c **** 
 414:Core/Src/UDS.c ****                 count_up = 0;
 415:Core/Src/UDS.c ****             }
 416:Core/Src/UDS.c ****         }
 417:Core/Src/UDS.c ****         
 418:Core/Src/UDS.c ****     }
 419:Core/Src/UDS.c **** }...
 1732              		.loc 1 419 1 view .LVU528
 1733 0020 08B0     		add	sp, sp, #32
 1734              		.cfi_remember_state
 1735              		.cfi_def_cfa_offset 8
 1736              		@ sp needed
 1737 0022 10BD     		pop	{r4, pc}
 1738              	.LVL152:
 1739              	.L123:
 1740              		.cfi_restore_state
 390:Core/Src/UDS.c ****             count_up++;
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 43


 1741              		.loc 1 390 13 is_stmt 1 view .LVU529
 390:Core/Src/UDS.c ****             count_up++;
 1742              		.loc 1 390 21 is_stmt 0 view .LVU530
 1743 0024 234B     		ldr	r3, .L125+12
 1744 0026 1A68     		ldr	r2, [r3]
 1745 0028 0132     		adds	r2, r2, #1
 1746 002a 1A60     		str	r2, [r3]
 391:Core/Src/UDS.c ****             if (count_up == 2)
 1747              		.loc 1 391 13 is_stmt 1 view .LVU531
 391:Core/Src/UDS.c ****             if (count_up == 2)
 1748              		.loc 1 391 26 is_stmt 0 view .LVU532
 1749 002c 1B68     		ldr	r3, [r3]
 391:Core/Src/UDS.c ****             if (count_up == 2)
 1750              		.loc 1 391 16 view .LVU533
 1751 002e 022B     		cmp	r3, #2
 1752 0030 F1D1     		bne	.L117
 1753              	.LBB27:
 393:Core/Src/UDS.c ****             HAL_TIM_Base_Stop_IT(&htim2);
 1754              		.loc 1 393 13 is_stmt 1 view .LVU534
 1755 0032 1D48     		ldr	r0, .L125
 1756              	.LVL153:
 393:Core/Src/UDS.c ****             HAL_TIM_Base_Stop_IT(&htim2);
 1757              		.loc 1 393 13 is_stmt 0 view .LVU535
 1758 0034 FFF7FEFF 		bl	HAL_TIM_Base_Stop_IT
 1759              	.LVL154:
 394:Core/Src/UDS.c ****             flag_SecurityUnlocked = 0;
 1760              		.loc 1 394 13 is_stmt 1 view .LVU536
 394:Core/Src/UDS.c ****             flag_SecurityUnlocked = 0;
 1761              		.loc 1 394 35 is_stmt 0 view .LVU537
 1762 0038 0024     		movs	r4, #0
 1763 003a 1C4B     		ldr	r3, .L125+4
 1764 003c 1C70     		strb	r4, [r3]
 395:Core/Src/UDS.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 1765              		.loc 1 395 13 is_stmt 1 view .LVU538
 1766 003e 2246     		mov	r2, r4
 1767 0040 0121     		movs	r1, #1
 1768 0042 1D48     		ldr	r0, .L125+16
 1769 0044 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1770              	.LVL155:
 396:Core/Src/UDS.c ****                 char buf[20];
 1771              		.loc 1 396 17 view .LVU539
 397:Core/Src/UDS.c ****                 sprintf(buf, "%d Session Locked\n", TimeStamp);
 1772              		.loc 1 397 17 view .LVU540
 1773 0048 1C4B     		ldr	r3, .L125+20
 1774 004a 1A68     		ldr	r2, [r3]
 1775 004c 1C49     		ldr	r1, .L125+24
 1776 004e 6846     		mov	r0, sp
 1777 0050 FFF7FEFF 		bl	sprintf
 1778              	.LVL156:
 398:Core/Src/UDS.c ****                 USART3_SendString((uint8_t *)buf);
 1779              		.loc 1 398 17 view .LVU541
 1780 0054 6846     		mov	r0, sp
 1781 0056 FFF7FEFF 		bl	USART3_SendString
 1782              	.LVL157:
 400:Core/Src/UDS.c ****                 count_up = 0;
 1783              		.loc 1 400 17 view .LVU542
 400:Core/Src/UDS.c ****                 count_up = 0;
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 44


 1784              		.loc 1 400 26 is_stmt 0 view .LVU543
 1785 005a 164B     		ldr	r3, .L125+12
 1786 005c 1C60     		str	r4, [r3]
 1787 005e DAE7     		b	.L117
 1788              	.L124:
 1789              	.LBE27:
 405:Core/Src/UDS.c ****             count_up++;
 1790              		.loc 1 405 13 is_stmt 1 view .LVU544
 405:Core/Src/UDS.c ****             count_up++;
 1791              		.loc 1 405 21 is_stmt 0 view .LVU545
 1792 0060 144B     		ldr	r3, .L125+12
 1793 0062 1A68     		ldr	r2, [r3]
 1794 0064 0132     		adds	r2, r2, #1
 1795 0066 1A60     		str	r2, [r3]
 406:Core/Src/UDS.c ****             if (count_up == 2)
 1796              		.loc 1 406 13 is_stmt 1 view .LVU546
 406:Core/Src/UDS.c ****             if (count_up == 2)
 1797              		.loc 1 406 26 is_stmt 0 view .LVU547
 1798 0068 1B68     		ldr	r3, [r3]
 406:Core/Src/UDS.c ****             if (count_up == 2)
 1799              		.loc 1 406 16 view .LVU548
 1800 006a 022B     		cmp	r3, #2
 1801 006c D8D1     		bne	.L115
 1802              	.LBB28:
 408:Core/Src/UDS.c ****                 HAL_TIM_Base_Stop_IT(&htim2);
 1803              		.loc 1 408 17 is_stmt 1 view .LVU549
 1804 006e 0E48     		ldr	r0, .L125
 1805 0070 FFF7FEFF 		bl	HAL_TIM_Base_Stop_IT
 1806              	.LVL158:
 409:Core/Src/UDS.c ****                 flag_Waiting = 0;
 1807              		.loc 1 409 17 view .LVU550
 409:Core/Src/UDS.c ****                 flag_Waiting = 0;
 1808              		.loc 1 409 30 is_stmt 0 view .LVU551
 1809 0074 0024     		movs	r4, #0
 1810 0076 0E4B     		ldr	r3, .L125+8
 1811 0078 1C70     		strb	r4, [r3]
 410:Core/Src/UDS.c ****                 char buf[30] = " ";
 1812              		.loc 1 410 17 is_stmt 1 view .LVU552
 410:Core/Src/UDS.c ****                 char buf[30] = " ";
 1813              		.loc 1 410 22 is_stmt 0 view .LVU553
 1814 007a 2023     		movs	r3, #32
 1815 007c 0093     		str	r3, [sp]
 1816 007e 0194     		str	r4, [sp, #4]
 1817 0080 0294     		str	r4, [sp, #8]
 1818 0082 0394     		str	r4, [sp, #12]
 1819 0084 0494     		str	r4, [sp, #16]
 1820 0086 0594     		str	r4, [sp, #20]
 1821 0088 0694     		str	r4, [sp, #24]
 1822 008a ADF81C40 		strh	r4, [sp, #28]	@ movhi
 411:Core/Src/UDS.c ****                 sprintf(buf, "%d 10 sec passed, continue with new seed\n", TimeStamp);
 1823              		.loc 1 411 17 is_stmt 1 view .LVU554
 1824 008e 0B4B     		ldr	r3, .L125+20
 1825 0090 1A68     		ldr	r2, [r3]
 1826 0092 0C49     		ldr	r1, .L125+28
 1827 0094 6846     		mov	r0, sp
 1828 0096 FFF7FEFF 		bl	sprintf
 1829              	.LVL159:
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 45


 412:Core/Src/UDS.c ****                 USART3_SendString((uint8_t *)buf);
 1830              		.loc 1 412 17 view .LVU555
 1831 009a 6846     		mov	r0, sp
 1832 009c FFF7FEFF 		bl	USART3_SendString
 1833              	.LVL160:
 414:Core/Src/UDS.c ****                 count_up = 0;
 1834              		.loc 1 414 17 view .LVU556
 414:Core/Src/UDS.c ****                 count_up = 0;
 1835              		.loc 1 414 26 is_stmt 0 view .LVU557
 1836 00a0 044B     		ldr	r3, .L125+12
 1837 00a2 1C60     		str	r4, [r3]
 1838              	.LBE28:
 1839              		.loc 1 419 1 view .LVU558
 1840 00a4 BCE7     		b	.L115
 1841              	.L126:
 1842 00a6 00BF     		.align	2
 1843              	.L125:
 1844 00a8 00000000 		.word	htim2
 1845 00ac 00000000 		.word	flag_SecurityUnlocked
 1846 00b0 00000000 		.word	flag_Waiting
 1847 00b4 00000000 		.word	count_up
 1848 00b8 00040240 		.word	1073873920
 1849 00bc 00000000 		.word	TimeStamp
 1850 00c0 00000000 		.word	.LC5
 1851 00c4 14000000 		.word	.LC6
 1852              		.cfi_endproc
 1853              	.LFE150:
 1855              		.global	newStdId
 1856              		.section	.bss.newStdId,"aw",%nobits
 1857              		.align	1
 1860              	newStdId:
 1861 0000 0000     		.space	2
 1862              		.global	count_up
 1863              		.section	.bss.count_up,"aw",%nobits
 1864              		.align	2
 1867              	count_up:
 1868 0000 00000000 		.space	4
 1869              		.global	flag_Waiting
 1870              		.section	.bss.flag_Waiting,"aw",%nobits
 1873              	flag_Waiting:
 1874 0000 00       		.space	1
 1875              		.global	flag_WrongKey
 1876              		.section	.bss.flag_WrongKey,"aw",%nobits
 1879              	flag_WrongKey:
 1880 0000 00       		.space	1
 1881              		.global	flag_SecurityUnlocked
 1882              		.section	.bss.flag_SecurityUnlocked,"aw",%nobits
 1885              	flag_SecurityUnlocked:
 1886 0000 00       		.space	1
 1887              		.global	flag_SeedProvided
 1888              		.section	.bss.flag_SeedProvided,"aw",%nobits
 1891              	flag_SeedProvided:
 1892 0000 00       		.space	1
 1893              		.global	Key
 1894              		.section	.bss.Key,"aw",%nobits
 1895              		.align	2
 1898              	Key:
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 46


 1899 0000 00000000 		.space	4
 1900              		.global	Seed
 1901              		.section	.data.Seed,"aw"
 1902              		.align	2
 1905              	Seed:
 1906 0000 01088221 		.ascii	"\001\010\202!"
 1907              		.text
 1908              	.Letext0:
 1909              		.file 2 "C:/Users/PC/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools
 1910              		.file 3 "C:/Users/PC/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools
 1911              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 1912              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1913              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1914              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1915              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1916              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 1917              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1918              		.file 11 "Core/Inc/UDS.h"
 1919              		.file 12 "C:/Users/PC/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tool
 1920              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 47


DEFINED SYMBOLS
                            *ABS*:00000000 UDS.c
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:21     .text.getSID:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:27     .text.getSID:00000000 getSID
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:45     .text.getDID:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:51     .text.getDID:00000000 getDID
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:81     .rodata.CAN1_Send.str1.4:00000000 $d
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:85     .text.CAN1_Send:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:91     .text.CAN1_Send:00000000 CAN1_Send
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:138    .text.CAN1_Send:0000002c $d
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:147    .text.CAN2_Send:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:153    .text.CAN2_Send:00000000 CAN2_Send
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:196    .text.CAN2_Send:00000024 $d
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:204    .text.FormatCANFrame:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:210    .text.FormatCANFrame:00000000 FormatCANFrame
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:260    .text.calculate_key_from_seed:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:266    .text.calculate_key_from_seed:00000000 calculate_key_from_seed
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:314    .text.cmp_key:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:320    .text.cmp_key:00000000 cmp_key
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:390    .rodata.checkFormat.str1.4:00000000 $d
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:394    .text.checkFormat:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:400    .text.checkFormat:00000000 checkFormat
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:510    .text.checkFormat:0000004c $d
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:515    .text.checkDID:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:521    .text.checkDID:00000000 checkDID
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:563    .rodata.UART_ReadString.str1.4:00000000 $d
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:567    .text.UART_ReadString:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:573    .text.UART_ReadString:00000000 UART_ReadString
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:671    .text.UART_ReadString:00000044 $d
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:676    .text.SID22_Practice:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:682    .text.SID22_Practice:00000000 SID22_Practice
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:860    .text.SID22_Practice:00000094 $d
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:867    .rodata.SID27_Practice.str1.4:00000000 $d
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:874    .text.SID27_Practice:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:880    .text.SID27_Practice:00000000 SID27_Practice
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:1393   .text.SID27_Practice:000001f0 $d
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:1873   .bss.flag_Waiting:00000000 flag_Waiting
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:1879   .bss.flag_WrongKey:00000000 flag_WrongKey
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:1905   .data.Seed:00000000 Seed
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:1891   .bss.flag_SeedProvided:00000000 flag_SeedProvided
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:1898   .bss.Key:00000000 Key
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:1885   .bss.flag_SecurityUnlocked:00000000 flag_SecurityUnlocked
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:1411   .text.SID2E_Practice:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:1417   .text.SID2E_Practice:00000000 SID2E_Practice
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:1670   .text.SID2E_Practice:000000e4 $d
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:1860   .bss.newStdId:00000000 newStdId
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:1679   .rodata.HAL_TIM_PeriodElapsedCallback.str1.4:00000000 $d
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:1686   .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:1692   .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:1844   .text.HAL_TIM_PeriodElapsedCallback:000000a8 $d
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:1867   .bss.count_up:00000000 count_up
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:1857   .bss.newStdId:00000000 $d
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:1864   .bss.count_up:00000000 $d
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:1874   .bss.flag_Waiting:00000000 $d
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:1880   .bss.flag_WrongKey:00000000 $d
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:1886   .bss.flag_SecurityUnlocked:00000000 $d
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:1892   .bss.flag_SeedProvided:00000000 $d
ARM GAS  C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s 			page 48


C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:1895   .bss.Key:00000000 $d
C:\Users\PC\AppData\Local\Temp\ccxfYy6P.s:1902   .data.Seed:00000000 $d

UNDEFINED SYMBOLS
USART3_SendString
PrintCANLog
HAL_CAN_AddTxMessage
Error_Handler
CAN1_pHeader
CAN1_DATA_TX
CAN1_pTxMailbox
hcan1
CAN2_pHeader
CAN2_DATA_TX
CAN2_pTxMailbox
hcan2
HAL_Delay
HAL_TIM_Base_Start_IT
sprintf
HAL_GPIO_WritePin
htim2
TimeStamp
HAL_TIM_Base_Stop_IT
