#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Mar 04 22:03:46 2017
# Process ID: 6204
# Current directory: C:/GitLocalRepo/Verilog-Design-Xilinx/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5476 C:\GitLocalRepo\Verilog-Design-Xilinx\ALU\ALU.xpr
# Log file: C:/GitLocalRepo/Verilog-Design-Xilinx/ALU/vivado.log
# Journal file: C:/GitLocalRepo/Verilog-Design-Xilinx/ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/GitLocalRepo/Verilog-Design-Xilinx/ALU/ALU.xpr
launch_simulation
source alu_tb.tcl
restart
run all
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
run all
run all
close_sim
close_project
open_project C:/GitLocalRepo/Verilog-Design-Xilinx/Encoder/Encoder.xpr
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_simulation
source test.tcl
run all
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
refresh_hw_server {localhost:3121}
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
disconnect_hw_server localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
close_sim
