// Seed: 2493347224
module module_0 (
    input  uwire id_0,
    output wire  id_1,
    input  tri1  id_2,
    input  tri0  id_3
);
  assign id_1 = id_3 == 1'b0;
  wire id_5, id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd76,
    parameter id_4 = 32'd69,
    parameter id_5 = 32'd18
) (
    output logic id_0,
    input supply1 _id_1,
    input tri id_2,
    output tri id_3,
    input supply1 _id_4,
    input tri0 _id_5
);
  assign id_0 = -1;
  always @(posedge -1'd0 - id_5) begin : LABEL_0
    @(posedge id_4);
    id_0 = id_5;
  end
  logic [id_5 : 1] id_7;
  parameter id_8 = (-1'b0);
  parameter id_9 = id_8 == id_8;
  wire id_10;
  wire [-1 : id_1] id_11;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
  assign id_7 = +id_8;
  assign id_3 = id_8 ==? -1;
  logic [id_4 : id_1] id_12;
  assign id_7 = id_11;
endmodule
