// Seed: 1093518175
module module_0 (
    input wand id_0,
    input tri  id_1
);
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    input tri1 id_2,
    output uwire id_3,
    output tri1 id_4,
    input wor id_5,
    input supply0 id_6,
    input wand id_7,
    input tri id_8,
    input supply1 id_9,
    output wire id_10,
    output logic id_11,
    output supply1 id_12,
    input tri0 id_13,
    input uwire id_14,
    input uwire id_15,
    input tri1 id_16,
    output supply1 id_17
);
  always @(posedge id_14) #1 id_11 = #1 1;
  xor primCall (id_11, id_9, id_15, id_8, id_14, id_0, id_13, id_5, id_7, id_6);
  module_0 modCall_1 (
      id_15,
      id_16
  );
  assign modCall_1.id_0 = 0;
endmodule
