(module "BR25G320NUX-3TR" (layer F.Cu) (tedit 620CF48B)
  (descr "BR25G320NUX-3TR, VSON008x2030 Pre-ordered Chips ROHS")
  (tags "VSON008x2030 Pre-ordered Chips ROHS, Interface ICs, Pre-ordered Chips")
  (fp_text reference REF** (at 0 -3.076226) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value BR25G320NUX-3TR (at 0 3.076226) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center -1.500127 -1) (end -1.470155 -1) (layer F.SilkS) (width 0.059995))
  (fp_circle (center -1.899924 -0.750064) (end -1.749809 -0.750064) (layer F.Fab) (width 0.3))
  (fp_circle (center -2.040132 -0.750064) (end -1.940056 -0.750064) (layer F.SilkS) (width 0.2))
  (fp_line (start -1.576226 -1.076226) (end 1.576226 -1.076226) (layer F.SilkS) (width 0.1524))
  (fp_line (start 1.576226 1.076226) (end -1.576226 1.076226) (layer F.SilkS) (width 0.1524))
  (pad 1 smd rect (at -1.407417 -0.750064 270) (size 0.28001 0.664999) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at -1.407417 -0.249936 270) (size 0.28001 0.664999) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at -1.407417 0.249936 270) (size 0.28001 0.664999) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at -1.407417 0.750064 270) (size 0.28001 0.664999) (layers F.Cu F.Mask F.Paste))
  (pad 8 smd rect (at 1.407417 -0.750064 270) (size 0.28001 0.664999) (layers F.Cu F.Mask F.Paste))
  (pad 7 smd rect (at 1.407417 -0.249936 270) (size 0.28001 0.664999) (layers F.Cu F.Mask F.Paste))
  (pad 6 smd rect (at 1.407417 0.249936 270) (size 0.28001 0.664999) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at 1.407417 0.750064 270) (size 0.28001 0.664999) (layers F.Cu F.Mask F.Paste))
  (pad 9 smd rect (at 0 0 270) (size 1.6 1.4) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 5.076226) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_interface_ics/packages3d/BR25G320NUX-3TR.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 -180))
  )
)