
---------- Begin Simulation Statistics ----------
final_tick                               626046285600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 386542                       # Simulator instruction rate (inst/s)
host_mem_usage                               16974220                       # Number of bytes of host memory used
host_op_rate                                   386535                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.59                       # Real time elapsed on the host
host_tick_rate                              100255320                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000025                       # Number of instructions simulated
sim_ops                                       1000025                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000259                       # Number of seconds simulated
sim_ticks                                   259377200                       # Number of ticks simulated
system.cpu.Branches                                 6                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                   18                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  18                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            6                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    19                       # Number of integer alu accesses
system.cpu.num_int_insts                           19                       # number of integer instructions
system.cpu.num_int_register_reads                  23                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 19                       # number of times the integer registers were written
system.cpu.num_load_insts                          11                       # Number of load instructions
system.cpu.num_mem_refs                            11                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     56.00%     56.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     56.00% # Class of executed instruction
system.cpu.op_class::MemRead                       11     44.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1133                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4025                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            478737                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           479172                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.648418                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.648418                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                     639                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          786                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           159795                       # Number of branches executed
system.switch_cpus.iew.exec_nop                    59                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.569973                       # Inst execution rate
system.switch_cpus.iew.exec_refs               488648                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              46562                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           17209                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        455738                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        49424                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1056708                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        442086                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         1651                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1017999                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents             40                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            815                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles           113                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           44                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          216                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          570                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1125000                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1013917                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.716288                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            805824                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.563678                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1014443                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1049833                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          808191                       # number of integer regfile writes
system.switch_cpus.ipc                       1.542215                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.542215                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        529399     51.92%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     51.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       443388     43.48%     95.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        46867      4.60%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1019654                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              482659                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.473356                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           56212     11.65%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         425516     88.16%     99.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           931      0.19%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1502313                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      3174099                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1013917                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1113208                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1056649                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1019654                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined        56519                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4357                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined        66054                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       647779                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.574077                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.203530                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       183524     28.33%     28.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       108228     16.71%     45.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       163712     25.27%     70.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       185258     28.60%     98.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4         7057      1.09%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       647779                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.572526                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       175928                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           97                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       455738                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        49424                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2093973                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   648418                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      13                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        26559                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        53260                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            8                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       278310                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           278318                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            8                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       278310                       # number of overall hits
system.cpu.dcache.overall_hits::total          278318                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        52336                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          52339                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        52336                       # number of overall misses
system.cpu.dcache.overall_misses::total         52339                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    617785599                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    617785599                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    617785599                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    617785599                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           11                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       330646                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       330657                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           11                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       330646                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       330657                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.272727                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.158284                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.158288                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.272727                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.158284                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.158288                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 11804.218874                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11803.542272                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 11804.218874                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11803.542272                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          284                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4474                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             275                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.400000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    16.269091                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        26481                       # number of writebacks
system.cpu.dcache.writebacks::total             26481                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        25730                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        25730                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        25730                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        25730                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        26606                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26606                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        26606                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26606                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    347858399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    347858399                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    347858399                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    347858399                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.080467                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.080464                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.080467                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.080464                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 13074.434301                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13074.434301                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 13074.434301                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13074.434301                       # average overall mshr miss latency
system.cpu.dcache.replacements                  26481                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            8                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       233935                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          233943                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        50829                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         50832                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    578200400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    578200400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           11                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       284764                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       284775                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.272727                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.178495                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.178499                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 11375.403805                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11374.732452                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        25069                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25069                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        25760                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        25760                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    315105200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    315105200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.090461                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.090457                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 12232.344720                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12232.344720                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        44375                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          44375                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         1507                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1507                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     39585199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     39585199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        45882                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        45882                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032845                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032845                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 26267.550763                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26267.550763                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          661                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          661                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          846                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          846                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     32753199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     32753199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.018439                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018439                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 38715.365248                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38715.365248                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 626046285600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           125.854815                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              303732                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             26481                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.469809                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      625786908800                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.054065                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   125.800750                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000422                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.982818                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983241                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            357266                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           357266                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 626046285600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 626046285600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 626046285600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 626046285600                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 626046285600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           23                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       100219                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           100242                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           23                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       100219                       # number of overall hits
system.cpu.icache.overall_hits::total          100242                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          125                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            127                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          125                       # number of overall misses
system.cpu.icache.overall_misses::total           127                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      2489200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2489200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      2489200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2489200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       100344                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       100369                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       100344                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       100369                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001246                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001265                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001246                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001265                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 19913.600000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        19600                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 19913.600000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        19600                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          479                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.214286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           78                       # number of writebacks
system.cpu.icache.writebacks::total                78                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           35                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           90                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           90                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           90                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           90                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1588800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1588800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1588800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1588800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000897                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000897                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000897                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000897                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 17653.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17653.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 17653.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17653.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                     78                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           23                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       100219                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          100242                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          125                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           127                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      2489200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2489200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       100344                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       100369                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001246                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001265                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 19913.600000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        19600                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           90                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           90                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1588800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1588800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000897                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000897                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 17653.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17653.333333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 626046285600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            13.960479                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 128                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                78                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              1.641026                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      625786908800                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999981                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    11.960498                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.007812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.046721                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.054533                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.054688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            100461                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           100461                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 626046285600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 626046285600                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 626046285600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 626046285600                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 626046285600                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 625786918400                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    259367200                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst           77                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        24540                       # number of demand (read+write) hits
system.l2.demand_hits::total                    24617                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           77                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        24540                       # number of overall hits
system.l2.overall_hits::total                   24617                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2066                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2084                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           13                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2066                       # number of overall misses
system.l2.overall_misses::total                  2084                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       888400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    170283600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        171172000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       888400                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    170283600                       # number of overall miss cycles
system.l2.overall_miss_latency::total       171172000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           90                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        26606                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26701                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           90                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        26606                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26701                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.144444                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.077652                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.078050                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.144444                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.077652                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.078050                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 68338.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82421.878025                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82136.276392                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 68338.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82421.878025                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82136.276392                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       806                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                  43                       # number of writebacks
system.l2.writebacks::total                        43                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2064                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2077                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          810                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2064                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2887                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       824600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    159892600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    160717200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     57938041                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       824600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    159892600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    218655241                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.144444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.077576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077787                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.144444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.077576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.108123                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 63430.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77467.344961                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77379.489649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 71528.445679                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 63430.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77467.344961                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75737.873571                       # average overall mshr miss latency
system.l2.replacements                           1133                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1135                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1135                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1135                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1135                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        25424                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            25424                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        25424                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        25424                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          810                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            810                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     57938041                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     57938041                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 71528.445679                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 71528.445679                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data          503                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   503                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          358                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 358                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     27804800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      27804800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          861                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               861                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.415796                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.415796                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77667.039106                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77667.039106                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          358                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            358                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     26053600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     26053600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.415796                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.415796                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72775.418994                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72775.418994                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           77                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 77                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           13                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       888400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       888400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           90                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             92                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.144444                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.163043                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 68338.461538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 59226.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           13                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       824600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       824600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.144444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.141304                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 63430.769231                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63430.769231                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        24037                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24037                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data         1708                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1711                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    142478800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    142478800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        25745                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25748                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.066343                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.066452                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83418.501171                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83272.238457                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1706                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1706                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    133839000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    133839000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.066265                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.066258                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78451.934349                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78451.934349                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 626046285600                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                    3433                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                3433                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   235                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 626046285600                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1095.537075                       # Cycle average of tags in use
system.l2.tags.total_refs                       50369                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25752                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.955926                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              625787259200                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1092.909056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     2.628019                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.266823                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000642                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.267465                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1613                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          597                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          839                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          177                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000732                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.393799                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     80628                       # Number of tag accesses
system.l2.tags.data_accesses                    80628                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 626046285600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples        86.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      1620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        26.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      4120.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000017986442                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8431                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 67                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2887                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         43                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5774                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       86                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.54                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5774                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   86                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1228.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    176.033049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2338.347208                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             3     75.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.750000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.715550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.258306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     50.00%     75.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     25.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  369536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 5504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1424.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     259300402                       # Total gap between requests
system.mem_ctrls.avgGap                      88498.43                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher       103680                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         1664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       263680                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         4544                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 399726730.028699517250                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 6415367.272065548226                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 1016588967.727309942245                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 17518887.550640534610                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher         1620                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           26                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         4128                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks           86                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher     61184942                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst       663200                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    161936836                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks    413104456                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     37768.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     25507.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     39228.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4803540.19                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher       103680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         1664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       264192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        370176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks         5504                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total         5504                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          810                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         2064                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2892                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks           43                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total            43                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       986980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1480469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher    399726730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      6415367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   1018562927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1427172473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       986980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      6415367                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      7402347                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     21220061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        21220061                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     21220061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       986980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1480469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    399726730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      6415367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   1018562927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1448392534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 5766                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                  71                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          522                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          216                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          212                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          326                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          202                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           61                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               126674006                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              21634032                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          223784978                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21969.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38811.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4456                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                 65                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.28                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           91.55                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1313                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   283.637471                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   219.223632                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   244.153646                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127            1      0.08%      0.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          688     52.40%     52.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          286     21.78%     74.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          132     10.05%     84.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           58      4.42%     88.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           36      2.74%     91.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           20      1.52%     92.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           16      1.22%     94.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           76      5.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1313                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                369024                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               4544                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1422.731065                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               17.518888                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.44                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                8.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               77.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 626046285600                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    8059746.240000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    3973007.808000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   20954259.648000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 21272084.064000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 121651696.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 12840664.704000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  188751458.784000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   727.710295                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     28020028                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      8580000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    222767172                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    5805124.416000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    2854949.328000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   17208172.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  361227.552000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 21272084.064000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 130460957.088000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 5361244.056000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  183323759.304000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   706.784402                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     11244774                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      8580000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    239542426                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 626046285600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2533                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           43                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1090                       # Transaction distribution
system.membus.trans_dist::ReadExReq               358                       # Transaction distribution
system.membus.trans_dist::ReadExResp              358                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2534                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         6916                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   6916                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       375552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  375552                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2892                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2892    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2892                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 626046285600                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy             5829506                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           26788541                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          173952                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       173549                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect          782                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups        90465                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           90447                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.980103                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed               3                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts        54704                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts          775                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples       633171                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.579352                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.841508                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       326220     51.52%     51.52% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1        66604     10.52%     62.04% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2         5158      0.81%     62.86% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        17676      2.79%     65.65% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       217513     34.35%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total       633171                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1000000                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              477347                       # Number of memory references committed
system.switch_cpus.commit.loads                431465                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             158547                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              841453                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls             0                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       522653     52.27%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       431465     43.15%     95.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        45882      4.59%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1000000                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       217513                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            48379                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        461970                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles             68023                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         68586                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles            815                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved        87839                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             7                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1065852                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          1971                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 626046285600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 626046285600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         2165                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1100628                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              173952                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        90450                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles                644651                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            1644                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles           30                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.icacheWaitRetryStallCycles          111                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            100346                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            92                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples       647779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.699484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.727692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           424112     65.47%     65.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            23756      3.67%     69.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            16784      2.59%     71.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            26986      4.17%     75.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            45102      6.96%     82.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5             8829      1.36%     84.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            33711      5.20%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            12203      1.88%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            56296      8.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total       647779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.268271                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.697405                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 626046285600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 626046285600                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              155037                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           24217                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           44                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores           3536                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            258                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    259377200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles            815                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles            86705                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          315242                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles           13                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles             96924                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        148075                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1058571                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts          1903                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            44                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          52962                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents            235                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents        94416                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      1343711                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1593421                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1091374                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1271211                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps            72331                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               3                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            402346                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  1470362                       # The number of ROB reads
system.switch_cpus.rob.writes                 2124165                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1000000                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             25840                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1178                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        25424                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1090                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1012                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              861                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             861                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            92                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25748                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          262                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        79699                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 79961                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        21760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6795520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6817280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            2145                       # Total snoops (count)
system.tol2bus.snoopTraffic                      5504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            28846                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  28846    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              28846                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 626046285600                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           63796400                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             24.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            180000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          53212000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            20.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               628436797600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 414428                       # Simulator instruction rate (inst/s)
host_mem_usage                               16976268                       # Number of bytes of host memory used
host_op_rate                                   414434                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    26.54                       # Real time elapsed on the host
host_tick_rate                               90062694                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000025                       # Number of instructions simulated
sim_ops                                      11000215                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002391                       # Number of seconds simulated
sim_ticks                                  2390512000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13439                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         29300                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           4581213                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4588881                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10000190                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.597628                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.597628                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    6839                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        15059                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1528849                       # Number of branches executed
system.switch_cpus.iew.exec_nop                    68                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.760333                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5110717                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             566029                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          337870                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4806139                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           24                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       627278                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     11229931                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4544688                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        31174                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10520240                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            359                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          14341                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          1012                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           82                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         4908                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        10151                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11394578                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10464713                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.731061                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8330128                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.751041                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10476676                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         10961444                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8382786                       # number of integer regfile writes
system.switch_cpus.ipc                       1.673282                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.673282                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5410405     51.28%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     51.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4569013     43.30%     94.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       571994      5.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10551414                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4999149                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.473789                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          601079     12.02%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        4380234     87.62%     99.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17836      0.36%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15550559                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     32142077                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10464713                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     12459571                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           11229839                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10551414                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           24                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1229703                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        70681                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1173774                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5969441                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.767572                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.149894                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1218869     20.42%     20.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1054444     17.66%     38.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1681907     28.18%     66.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1923728     32.23%     98.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        90493      1.52%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5969441                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.765549                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              2                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads           22                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes           76                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      1952709                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       143840                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4806139                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       627278                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        22205862                       # number of misc regfile reads
system.switch_cpus.numCycles                  5976280                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      73                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       267474                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           25                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       535012                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             25                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      2924230                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2924230                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2924230                       # number of overall hits
system.cpu.dcache.overall_hits::total         2924230                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       515782                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         515782                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       515782                       # number of overall misses
system.cpu.dcache.overall_misses::total        515782                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4775440366                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4775440366                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4775440366                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4775440366                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3440012                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3440012                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3440012                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3440012                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.149936                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.149936                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.149936                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.149936                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  9258.640988                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9258.640988                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  9258.640988                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9258.640988                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          815                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        48797                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               177                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2888                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     4.604520                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    16.896468                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       265743                       # number of writebacks
system.cpu.dcache.writebacks::total            265743                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       250038                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       250038                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       250038                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       250038                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       265744                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       265744                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       265744                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       265744                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2392027987                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2392027987                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2392027987                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2392027987                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.077251                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.077251                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.077251                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.077251                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  9001.249274                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  9001.249274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  9001.249274                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  9001.249274                       # average overall mshr miss latency
system.cpu.dcache.replacements                 265743                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2413021                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2413021                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       499226                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        499226                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4543413200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4543413200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2912247                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2912247                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.171423                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.171423                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  9100.914616                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9100.914616                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       241978                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       241978                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       257248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       257248                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2242497600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2242497600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.088333                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.088333                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  8717.259609                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8717.259609                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       511209                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         511209                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        16556                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        16556                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    232027166                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    232027166                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       527765                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       527765                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.031370                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031370                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14014.687485                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14014.687485                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         8060                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8060                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         8496                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8496                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    149530387                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    149530387                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.016098                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016098                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 17600.092632                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17600.092632                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2390512000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  128                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3191168                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            265871                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.002693                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          128                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3705755                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3705755                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2390512000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2390512000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2390512000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2390512000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2390512000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1175268                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1175268                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1175268                       # number of overall hits
system.cpu.icache.overall_hits::total         1175268                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst         1999                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1999                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1999                       # number of overall misses
system.cpu.icache.overall_misses::total          1999                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     24907199                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24907199                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     24907199                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24907199                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1177267                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1177267                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1177267                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1177267                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001698                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001698                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001698                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001698                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 12459.829415                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12459.829415                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 12459.829415                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12459.829415                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3946                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                40                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    98.650000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1731                       # number of writebacks
system.cpu.icache.writebacks::total              1731                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          205                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          205                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          205                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          205                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1794                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1794                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1794                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1794                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     21881599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21881599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     21881599                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21881599                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001524                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001524                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001524                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001524                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12197.100892                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12197.100892                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12197.100892                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12197.100892                       # average overall mshr miss latency
system.cpu.icache.replacements                   1731                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1175268                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1175268                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1999                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1999                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     24907199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24907199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1177267                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1177267                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001698                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001698                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 12459.829415                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12459.829415                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          205                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          205                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1794                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1794                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     21881599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21881599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001524                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001524                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12197.100892                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12197.100892                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2390512000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            26.037766                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1277268                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1808                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            706.453540                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.809033                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    24.228733                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.007067                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.094643                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.101710                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.300781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1179061                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1179061                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2390512000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2390512000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2390512000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2390512000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2390512000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   2390512000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst         1715                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       259134                       # number of demand (read+write) hits
system.l2.demand_hits::total                   260849                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1715                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       259134                       # number of overall hits
system.l2.overall_hits::total                  260849                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           79                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         6610                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6689                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           79                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         6610                       # number of overall misses
system.l2.overall_misses::total                  6689                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5783200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    518205200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        523988400                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5783200                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    518205200                       # number of overall miss cycles
system.l2.overall_miss_latency::total       523988400                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         1794                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       265744                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               267538                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         1794                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       265744                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              267538                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.044036                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.024874                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.025002                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.044036                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.024874                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.025002                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 73205.063291                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78397.155825                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78335.834953                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 73205.063291                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78397.155825                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78335.834953                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      8839                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                1652                       # number of writebacks
system.l2.writebacks::total                      1652                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  16                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 16                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           79                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         6594                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6673                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         9213                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           79                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         6594                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15886                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      5395000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    485274200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    490669200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    612495499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      5395000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    485274200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1103164699                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.044036                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.024813                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.024942                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.044036                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.024813                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.059378                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68291.139241                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73593.296937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73530.526000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 66481.656247                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68291.139241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73593.296937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69442.572013                       # average overall mshr miss latency
system.l2.replacements                          13439                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        37755                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            37755                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        37755                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        37755                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       229719                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           229719                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       229719                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       229719                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         9213                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           9213                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    612495499                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    612495499                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 66481.656247                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 66481.656247                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         7583                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7583                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1127                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1127                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     85312800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      85312800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         8710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              8710                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.129392                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.129392                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 75699.023957                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75699.023957                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1127                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1127                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     79793000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     79793000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.129392                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.129392                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70801.242236                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70801.242236                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1715                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1715                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           79                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               79                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5783200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5783200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         1794                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1794                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.044036                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.044036                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 73205.063291                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73205.063291                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           79                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           79                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      5395000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      5395000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.044036                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.044036                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68291.139241                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68291.139241                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       251551                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            251551                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         5483                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5483                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    432892400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    432892400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       257034                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        257034                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.021332                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.021332                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 78951.741747                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78951.741747                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           16                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           16                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         5467                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5467                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    405481200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    405481200                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.021270                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.021270                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74168.867752                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74168.867752                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2390512000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   40795                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               40796                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    1                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  3408                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   2390512000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3647.859791                       # Cycle average of tags in use
system.l2.tags.total_refs                      539128                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    278279                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.937365                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3618.725844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    29.133947                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.883478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.007113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.890591                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           353                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3622                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          187                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          365                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          840                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2057                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          360                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.086182                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.884277                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    811675                       # Number of tag accesses
system.l2.tags.data_accesses                   811675                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2390512000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      3296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     18370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     12792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000831627286                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          177                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          177                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               47869                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3113                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15861                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1652                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31722                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3304                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    402                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     8                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.82                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31722                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3304                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     584                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     177.887006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.288656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    709.617734                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           160     90.40%     90.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            5      2.82%     93.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            4      2.26%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            4      2.26%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            3      1.69%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           177                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          177                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.542373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.401013                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.395465                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               44     24.86%     24.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.13%     25.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               80     45.20%     71.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      2.26%     73.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19     10.73%     84.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      1.13%     85.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      7.34%     92.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      4.52%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      1.13%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      1.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           177                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   25728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2030208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               211456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    849.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     88.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2390455998                       # Total gap between requests
system.mem_ctrls.avgGap                     136496.09                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1175680                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        10112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       818688                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       210048                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 491810959.325868248940                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 4230056.155334087089                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 342473913.538187623024                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 87867368.998775154352                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        18376                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          158                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        13188                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3304                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    604551080                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      4753304                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    466420094                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  53668190622                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     32898.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     30084.20                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     35367.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16243399.10                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1176064                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        10112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       844032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2030208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        10112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        10112                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       211456                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       211456                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher         9188                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           79                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         6594                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          15861                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1652                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1652                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher    491971594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      4230056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    353075826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        849277477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      4230056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4230056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     88456364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        88456364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     88456364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher    491971594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      4230056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    353075826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       937733841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                31320                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3282                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1656                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1913                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1865                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2266                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1858                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1730                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1690                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1871                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1838                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          156                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           90                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          162                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           88                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          366                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          394                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          328                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               548233038                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             117512640                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1075724478                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17504.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34346.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               27051                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2953                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.37                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           89.98                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         4597                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   481.733304                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   339.652701                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   369.913823                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           21      0.46%      0.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1653     35.96%     36.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          659     14.34%     50.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          339      7.37%     58.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          257      5.59%     63.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          208      4.52%     68.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          165      3.59%     71.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          151      3.28%     75.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1144     24.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         4597                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2004480                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             210048                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              838.514929                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               87.867369                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.43                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2390512000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    23283711.360000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    11477000.304000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   103493922.336000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  4395783.168000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 197894842.656001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 878356647.168000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 322769131.776000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1541671038.768001                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   644.912487                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    714738711                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     79820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1595953289                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    25159051.008000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    12428650.080000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   103798374.624000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  12302087.616000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 197894842.656001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 1016286680.639999                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 206782512.720000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1574652199.344000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   658.709180                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    454991782                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     79820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1855700218                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2390512000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              14735                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1652                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11787                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1127                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1127                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          14734                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        45162                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  45162                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2241792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2241792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15861                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15861    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15861                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2390512000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            52239273                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          147498859                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1747987                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      1743622                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        14310                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       991914                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          991759                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.984374                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed             139                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            8                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            8                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            3                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      1204017                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            2                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        14262                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      5648798                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.770323                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.841229                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      2498552     44.23%     44.23% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       745721     13.20%     57.43% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        90482      1.60%     59.03% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       182662      3.23%     62.27% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2131381     37.73%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      5648798                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000005                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10000195                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4810256                       # Number of memory references committed
system.switch_cpus.commit.loads               4282490                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1500517                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8499788                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls            25                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5189939     51.90%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     51.90% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      4282490     42.82%     94.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       527766      5.28%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10000195                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2131381                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           509445                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       3957021                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            786075                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        702559                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          14341                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       942537                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            52                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       11377290                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         38154                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2390512000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2390512000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        34496                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               11990640                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1747987                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       991898                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               5919100                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           28782                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.tlbCycles                145                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.miscStallCycles         1036                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          232                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1177274                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes          1120                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      5969441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.009692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.864294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          3539707     59.30%     59.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           244380      4.09%     63.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           190151      3.19%     66.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           312235      5.23%     71.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           473703      7.94%     79.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           115915      1.94%     81.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           302531      5.07%     86.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           180777      3.03%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           610042     10.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      5969441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.292487                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.006372                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2390512000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2390512000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1610150                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          523663                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           82                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          99509                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache           2726                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   2390512000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          14341                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           905591                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         2465726                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         1601                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1074894                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1507288                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       11253914                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         27501                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           289                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         513051                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents           1198                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       996766                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     13930366                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            16696174                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         11741585                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               60                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps      12472400                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          1458019                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing             114                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            7                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4117336                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 14721603                       # The number of ROB reads
system.switch_cpus.rob.writes                22729494                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10000190                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            258828                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        39407                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       229719                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11787                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            11475                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             8710                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            8710                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1794                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       257034                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5319                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       797231                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                802550                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       451200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     68030336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               68481536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           24914                       # Total snoops (count)
system.tol2bus.snoopTraffic                    211456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           292452                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000085                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009245                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 292427     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     25      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             292452                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2390512000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          641963200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             26.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3588000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         531488399                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            22.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
