{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651110435664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651110435664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 27 19:47:15 2022 " "Processing started: Wed Apr 27 19:47:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651110435664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110435664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_v3 -c final_v3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_v3 -c final_v3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110435664 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651110435961 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651110435962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../../monitor/fpga/src/uart_tx.sv" "" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_tx.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110441875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110441875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../../monitor/fpga/src/uart_rx.sv" "" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_rx.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110441876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110441876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tim/Documents/CME495/CME495/monitor/fpga/src/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tim/Documents/CME495/CME495/monitor/fpga/src/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../../monitor/fpga/src/register.sv" "" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/register.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110441877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110441877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 monitor_top " "Found entity 1: monitor_top" {  } { { "../../monitor/fpga/src/monitor_top.sv" "" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110441878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110441878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tim/Documents/CME495/CME495/monitor/fpga/src/baud_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/tim/Documents/CME495/CME495/monitor/fpga/src/baud_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baud_generator " "Found entity 1: baud_generator" {  } { { "../../monitor/fpga/src/baud_generator.sv" "" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/baud_generator.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110441878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110441878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tim/Documents/CME495/CME495/hardware/PPL_v1/src/SPI_Master.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tim/Documents/CME495/CME495/hardware/PPL_v1/src/SPI_Master.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_Master " "Found entity 1: SPI_Master" {  } { { "../PPL_v1/src/SPI_Master.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/PPL_v1/src/SPI_Master.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110441879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110441879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tim/Documents/CME495/CME495/hardware/PPL_v1/src/SPI_Master_With_Single_CS.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tim/Documents/CME495/CME495/hardware/PPL_v1/src/SPI_Master_With_Single_CS.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_Master_With_Single_CS " "Found entity 1: SPI_Master_With_Single_CS" {  } { { "../PPL_v1/src/SPI_Master_With_Single_CS.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/PPL_v1/src/SPI_Master_With_Single_CS.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110441880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110441880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tim/Documents/CME495/CME495/hardware/final/IP/PLL_200MHz.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/tim/Documents/CME495/CME495/hardware/final/IP/PLL_200MHz.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_200MHz " "Found entity 1: PLL_200MHz" {  } { { "../final/IP/PLL_200MHz.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final/IP/PLL_200MHz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110441881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110441881 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "int top.v(52) " "Verilog HDL Declaration warning at top.v(52): \"int\" is SystemVerilog-2005 keyword" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 52 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1651110441881 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.v(157) " "Verilog HDL information at top.v(157): always construct contains both blocking and non-blocking assignments" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 157 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651110441882 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.v(415) " "Verilog HDL information at top.v(415): always construct contains both blocking and non-blocking assignments" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 415 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651110441882 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.v(419) " "Verilog HDL information at top.v(419): always construct contains both blocking and non-blocking assignments" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 419 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651110441882 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "top.v(423) " "Verilog HDL information at top.v(423): always construct contains both blocking and non-blocking assignments" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 423 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1651110441882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110441883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110441883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wclk_200 top.v(462) " "Verilog HDL Implicit Net warning at top.v(462): created implicit net for \"wclk_200\"" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 462 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651110441883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TX_Ready top.v(471) " "Verilog HDL Implicit Net warning at top.v(471): created implicit net for \"TX_Ready\"" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 471 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651110441883 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651110441928 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_reset top.v(73) " "Verilog HDL or VHDL warning at top.v(73): object \"clk_reset\" assigned a value but never read" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651110441929 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 top.v(429) " "Verilog HDL assignment warning at top.v(429): truncated value with size 32 to match size of target (16)" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651110441939 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..2\] top.v(6) " "Output port \"LEDR\[17..2\]\" at top.v(6) has no driver" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651110441946 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG top.v(7) " "Output port \"LEDG\" at top.v(7) has no driver" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651110441946 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "locked top.v(57) " "Output port \"locked\" at top.v(57) has no driver" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1651110441946 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_200MHz PLL_200MHz:p1 " "Elaborating entity \"PLL_200MHz\" for hierarchy \"PLL_200MHz:p1\"" {  } { { "top.v" "p1" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651110442000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_200MHz:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_200MHz:p1\|altpll:altpll_component\"" {  } { { "../final/IP/PLL_200MHz.v" "altpll_component" { Text "/home/tim/Documents/CME495/CME495/hardware/final/IP/PLL_200MHz.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651110442026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_200MHz:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_200MHz:p1\|altpll:altpll_component\"" {  } { { "../final/IP/PLL_200MHz.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final/IP/PLL_200MHz.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651110442037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_200MHz:p1\|altpll:altpll_component " "Instantiated megafunction \"PLL_200MHz:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_200MHz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_200MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1651110442037 ""}  } { { "../final/IP/PLL_200MHz.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final/IP/PLL_200MHz.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1651110442037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_200MHz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_200MHz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_200MHz_altpll " "Found entity 1: PLL_200MHz_altpll" {  } { { "db/PLL_200MHz_altpll.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/db/PLL_200MHz_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110442076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110442076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_200MHz_altpll PLL_200MHz:p1\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated " "Elaborating entity \"PLL_200MHz_altpll\" for hierarchy \"PLL_200MHz:p1\|altpll:altpll_component\|PLL_200MHz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/tim/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651110442076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Master_With_Single_CS SPI_Master_With_Single_CS:u1 " "Elaborating entity \"SPI_Master_With_Single_CS\" for hierarchy \"SPI_Master_With_Single_CS:u1\"" {  } { { "top.v" "u1" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651110442082 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SPI_Master_With_Single_CS.v(107) " "Verilog HDL assignment warning at SPI_Master_With_Single_CS.v(107): truncated value with size 32 to match size of target (2)" {  } { { "../PPL_v1/src/SPI_Master_With_Single_CS.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/PPL_v1/src/SPI_Master_With_Single_CS.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651110442083 "|top|SPI_Master_With_Single_CS:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SPI_Master_With_Single_CS.v(117) " "Verilog HDL assignment warning at SPI_Master_With_Single_CS.v(117): truncated value with size 32 to match size of target (2)" {  } { { "../PPL_v1/src/SPI_Master_With_Single_CS.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/PPL_v1/src/SPI_Master_With_Single_CS.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651110442083 "|top|SPI_Master_With_Single_CS:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SPI_Master_With_Single_CS.v(132) " "Verilog HDL assignment warning at SPI_Master_With_Single_CS.v(132): truncated value with size 32 to match size of target (2)" {  } { { "../PPL_v1/src/SPI_Master_With_Single_CS.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/PPL_v1/src/SPI_Master_With_Single_CS.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651110442083 "|top|SPI_Master_With_Single_CS:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 SPI_Master_With_Single_CS.v(138) " "Verilog HDL assignment warning at SPI_Master_With_Single_CS.v(138): truncated value with size 32 to match size of target (2)" {  } { { "../PPL_v1/src/SPI_Master_With_Single_CS.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/PPL_v1/src/SPI_Master_With_Single_CS.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651110442083 "|top|SPI_Master_With_Single_CS:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Master SPI_Master_With_Single_CS:u1\|SPI_Master:SPI_Master_Inst " "Elaborating entity \"SPI_Master\" for hierarchy \"SPI_Master_With_Single_CS:u1\|SPI_Master:SPI_Master_Inst\"" {  } { { "../PPL_v1/src/SPI_Master_With_Single_CS.v" "SPI_Master_Inst" { Text "/home/tim/Documents/CME495/CME495/hardware/PPL_v1/src/SPI_Master_With_Single_CS.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651110442087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_Master.v(115) " "Verilog HDL assignment warning at SPI_Master.v(115): truncated value with size 32 to match size of target (5)" {  } { { "../PPL_v1/src/SPI_Master.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/PPL_v1/src/SPI_Master.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651110442088 "|top|SPI_Master_With_Single_CS:u1|SPI_Master:SPI_Master_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_Master.v(122) " "Verilog HDL assignment warning at SPI_Master.v(122): truncated value with size 32 to match size of target (5)" {  } { { "../PPL_v1/src/SPI_Master.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/PPL_v1/src/SPI_Master.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651110442088 "|top|SPI_Master_With_Single_CS:u1|SPI_Master:SPI_Master_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_Master.v(124) " "Verilog HDL assignment warning at SPI_Master.v(124): truncated value with size 32 to match size of target (6)" {  } { { "../PPL_v1/src/SPI_Master.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/PPL_v1/src/SPI_Master.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651110442088 "|top|SPI_Master_With_Single_CS:u1|SPI_Master:SPI_Master_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SPI_Master.v(129) " "Verilog HDL assignment warning at SPI_Master.v(129): truncated value with size 32 to match size of target (6)" {  } { { "../PPL_v1/src/SPI_Master.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/PPL_v1/src/SPI_Master.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651110442088 "|top|SPI_Master_With_Single_CS:u1|SPI_Master:SPI_Master_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SPI_Master.v(186) " "Verilog HDL assignment warning at SPI_Master.v(186): truncated value with size 32 to match size of target (3)" {  } { { "../PPL_v1/src/SPI_Master.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/PPL_v1/src/SPI_Master.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651110442089 "|top|SPI_Master_With_Single_CS:u1|SPI_Master:SPI_Master_Inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 SPI_Master.v(215) " "Verilog HDL assignment warning at SPI_Master.v(215): truncated value with size 32 to match size of target (3)" {  } { { "../PPL_v1/src/SPI_Master.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/PPL_v1/src/SPI_Master.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651110442089 "|top|SPI_Master_With_Single_CS:u1|SPI_Master:SPI_Master_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monitor_top monitor_top:t1 " "Elaborating entity \"monitor_top\" for hierarchy \"monitor_top:t1\"" {  } { { "top.v" "t1" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651110442097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 monitor_top.sv(226) " "Verilog HDL assignment warning at monitor_top.sv(226): truncated value with size 32 to match size of target (2)" {  } { { "../../monitor/fpga/src/monitor_top.sv" "" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651110442101 "|top|monitor_top:t1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 monitor_top.sv(241) " "Verilog HDL assignment warning at monitor_top.sv(241): truncated value with size 32 to match size of target (2)" {  } { { "../../monitor/fpga/src/monitor_top.sv" "" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651110442101 "|top|monitor_top:t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_generator monitor_top:t1\|baud_generator:baud_gen_tx " "Elaborating entity \"baud_generator\" for hierarchy \"monitor_top:t1\|baud_generator:baud_gen_tx\"" {  } { { "../../monitor/fpga/src/monitor_top.sv" "baud_gen_tx" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651110442123 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 baud_generator.sv(33) " "Verilog HDL assignment warning at baud_generator.sv(33): truncated value with size 32 to match size of target (8)" {  } { { "../../monitor/fpga/src/baud_generator.sv" "" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/baud_generator.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651110442123 "|top|monitor_top:t1|baud_generator:baud_gen_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_generator monitor_top:t1\|baud_generator:baud_gen_rx " "Elaborating entity \"baud_generator\" for hierarchy \"monitor_top:t1\|baud_generator:baud_gen_rx\"" {  } { { "../../monitor/fpga/src/monitor_top.sv" "baud_gen_rx" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651110442126 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 baud_generator.sv(33) " "Verilog HDL assignment warning at baud_generator.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "../../monitor/fpga/src/baud_generator.sv" "" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/baud_generator.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651110442126 "|top|monitor_top:t1|baud_generator:baud_gen_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx monitor_top:t1\|uart_rx:receiver " "Elaborating entity \"uart_rx\" for hierarchy \"monitor_top:t1\|uart_rx:receiver\"" {  } { { "../../monitor/fpga/src/monitor_top.sv" "receiver" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651110442128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(96) " "Verilog HDL assignment warning at uart_rx.sv(96): truncated value with size 32 to match size of target (4)" {  } { { "../../monitor/fpga/src/uart_rx.sv" "" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_rx.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651110442129 "|top|monitor_top:t1|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.sv(108) " "Verilog HDL assignment warning at uart_rx.sv(108): truncated value with size 32 to match size of target (3)" {  } { { "../../monitor/fpga/src/uart_rx.sv" "" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_rx.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651110442129 "|top|monitor_top:t1|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(109) " "Verilog HDL assignment warning at uart_rx.sv(109): truncated value with size 32 to match size of target (4)" {  } { { "../../monitor/fpga/src/uart_rx.sv" "" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_rx.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651110442129 "|top|monitor_top:t1|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(117) " "Verilog HDL assignment warning at uart_rx.sv(117): truncated value with size 32 to match size of target (4)" {  } { { "../../monitor/fpga/src/uart_rx.sv" "" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_rx.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651110442129 "|top|monitor_top:t1|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(124) " "Verilog HDL assignment warning at uart_rx.sv(124): truncated value with size 32 to match size of target (4)" {  } { { "../../monitor/fpga/src/uart_rx.sv" "" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_rx.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651110442129 "|top|monitor_top:t1|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(136) " "Verilog HDL assignment warning at uart_rx.sv(136): truncated value with size 32 to match size of target (4)" {  } { { "../../monitor/fpga/src/uart_rx.sv" "" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_rx.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651110442130 "|top|monitor_top:t1|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(147) " "Verilog HDL assignment warning at uart_rx.sv(147): truncated value with size 32 to match size of target (4)" {  } { { "../../monitor/fpga/src/uart_rx.sv" "" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_rx.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651110442130 "|top|monitor_top:t1|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(150) " "Verilog HDL assignment warning at uart_rx.sv(150): truncated value with size 32 to match size of target (4)" {  } { { "../../monitor/fpga/src/uart_rx.sv" "" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_rx.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651110442130 "|top|monitor_top:t1|uart_rx:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.sv(166) " "Verilog HDL assignment warning at uart_rx.sv(166): truncated value with size 32 to match size of target (4)" {  } { { "../../monitor/fpga/src/uart_rx.sv" "" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_rx.sv" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651110442130 "|top|monitor_top:t1|uart_rx:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx monitor_top:t1\|uart_tx:transmitter " "Elaborating entity \"uart_tx\" for hierarchy \"monitor_top:t1\|uart_tx:transmitter\"" {  } { { "../../monitor/fpga/src/monitor_top.sv" "transmitter" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651110442137 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.sv(80) " "Verilog HDL assignment warning at uart_tx.sv(80): truncated value with size 32 to match size of target (3)" {  } { { "../../monitor/fpga/src/uart_tx.sv" "" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/uart_tx.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1651110442138 "|top|monitor_top:t1|uart_tx:transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register monitor_top:t1\|register:inst_reg0 " "Elaborating entity \"register\" for hierarchy \"monitor_top:t1\|register:inst_reg0\"" {  } { { "../../monitor/fpga/src/monitor_top.sv" "inst_reg0" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651110442143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register monitor_top:t1\|register:inst_reg1 " "Elaborating entity \"register\" for hierarchy \"monitor_top:t1\|register:inst_reg1\"" {  } { { "../../monitor/fpga/src/monitor_top.sv" "inst_reg1" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651110442144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register monitor_top:t1\|register:inst_reg2 " "Elaborating entity \"register\" for hierarchy \"monitor_top:t1\|register:inst_reg2\"" {  } { { "../../monitor/fpga/src/monitor_top.sv" "inst_reg2" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651110442147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register monitor_top:t1\|register:inst_reg3 " "Elaborating entity \"register\" for hierarchy \"monitor_top:t1\|register:inst_reg3\"" {  } { { "../../monitor/fpga/src/monitor_top.sv" "inst_reg3" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651110442150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register monitor_top:t1\|register:inst_reg4 " "Elaborating entity \"register\" for hierarchy \"monitor_top:t1\|register:inst_reg4\"" {  } { { "../../monitor/fpga/src/monitor_top.sv" "inst_reg4" { Text "/home/tim/Documents/CME495/CME495/monitor/fpga/src/monitor_top.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651110442153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s724.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s724.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s724 " "Found entity 1: altsyncram_s724" {  } { { "db/altsyncram_s724.tdf" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/db/altsyncram_s724.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110444828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110444828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0tc " "Found entity 1: mux_0tc" {  } { { "db/mux_0tc.tdf" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/db/mux_0tc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110445112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110445112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110445157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110445157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ii " "Found entity 1: cntr_1ii" {  } { { "db/cntr_1ii.tdf" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/db/cntr_1ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110445225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110445225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/db/cmpr_vgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110445261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110445261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h6j " "Found entity 1: cntr_h6j" {  } { { "db/cntr_h6j.tdf" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/db/cntr_h6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110445305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110445305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgi " "Found entity 1: cntr_jgi" {  } { { "db/cntr_jgi.tdf" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/db/cntr_jgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110445375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110445375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110445410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110445410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110445454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110445454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110445488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110445488 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651110446266 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651110446454 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.04.27.19:47:28 Progress: Loading sld2ca21af5/alt_sld_fab_wrapper_hw.tcl " "2022.04.27.19:47:28 Progress: Loading sld2ca21af5/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110448783 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110450078 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110450151 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110450877 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110451005 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110451129 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110451278 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110451281 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110451281 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1651110451994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ca21af5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2ca21af5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2ca21af5/alt_sld_fab.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/db/ip/sld2ca21af5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110452256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110452256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110452352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110452352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110452353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110452353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110452437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110452437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110452542 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110452542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110452542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/db/ip/sld2ca21af5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651110452628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110452628 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1651110455213 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../PPL_v1/src/SPI_Master_With_Single_CS.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/PPL_v1/src/SPI_Master_With_Single_CS.v" 112 -1 0 } } { "../PPL_v1/src/SPI_Master.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/PPL_v1/src/SPI_Master.v" 174 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1651110455319 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1651110455319 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RECV_rx_sdi GND " "Pin \"RECV_rx_sdi\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|RECV_rx_sdi"} { "Warning" "WMLS_MLS_STUCK_PIN" "RECV_sck GND " "Pin \"RECV_sck\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|RECV_sck"} { "Warning" "WMLS_MLS_STUCK_PIN" "RECV_scl GND " "Pin \"RECV_scl\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|RECV_scl"} { "Warning" "WMLS_MLS_STUCK_PIN" "RECV_sda GND " "Pin \"RECV_sda\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|RECV_sda"} { "Warning" "WMLS_MLS_STUCK_PIN" "RECV_int GND " "Pin \"RECV_int\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|RECV_int"} { "Warning" "WMLS_MLS_STUCK_PIN" "RECV_rst_n VCC " "Pin \"RECV_rst_n\" is stuck at VCC" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|RECV_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "locked GND " "Pin \"locked\" is stuck at GND" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651110455727 "|top|locked"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651110455727 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651110455869 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651110456868 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tim/Documents/CME495/CME495/hardware/final_v3/output_files/final_v3.map.smsg " "Generated suppressed messages file /home/tim/Documents/CME495/CME495/hardware/final_v3/output_files/final_v3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110457171 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 833 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 833 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1651110458597 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1651110458851 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651110458851 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651110459673 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651110459673 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651110459673 "|top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651110459673 "|top|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[5\] " "No output dependent on input pin \"KEY\[5\]\"" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651110459673 "|top|KEY[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RECV_tx_sdo " "No output dependent on input pin \"RECV_tx_sdo\"" {  } { { "top.v" "" { Text "/home/tim/Documents/CME495/CME495/hardware/final_v3/top.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651110459673 "|top|RECV_tx_sdo"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651110459673 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8784 " "Implemented 8784 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651110459673 ""} { "Info" "ICUT_CUT_TM_OPINS" "380 " "Implemented 380 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651110459673 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7969 " "Implemented 7969 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651110459673 ""} { "Info" "ICUT_CUT_TM_RAMS" "400 " "Implemented 400 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1651110459673 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1651110459673 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651110459673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "611 " "Peak virtual memory: 611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651110459718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 27 19:47:39 2022 " "Processing ended: Wed Apr 27 19:47:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651110459718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651110459718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651110459718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651110459718 ""}
