# ğŸŒŸ RISC-V SoC Tapeout â€“ Week-1: RTL Design Logic and Sysnthesis Using Sky130 PDK's

This repository covers **Week 1** of the RISC-V SoC Tapeout journey, focusing on **Verilog RTL design, simulation, waveform visualization, and logic synthesis**.

---

## ğŸ¯ Day 1 â€“ Learning Objectives
- ğŸ“ Write **synthesizable Verilog RTL designs**  
- ğŸ§ª Verify designs using **Icarus Verilog + GTKWave**  
- ğŸ—ï¸ Understand **testbench structure** and simulation workflow  
- âš¡ Perform **logic synthesis using Yosys** with Sky130 PDK  
- ğŸ“š Learn the role of **standard-cell libraries (.lib)** in timing and gate-level mapping  

---

## ğŸ“’ Day 1 â€“ Focus Areas
- ğŸ’» **Introduction to Verilog RTL**: role in digital systems  
- ğŸ–¥ï¸ **Simulation workflow**: Icarus Verilog for simulation, GTKWave for waveform visualization  
- ğŸ§© **Testbench components**:  
  - **Stimulus Generator**: provides input signals to the design  
  - **Unit Under Test (UUT)**: the RTL module being verified  
  - **Stimulus Observer**: monitors outputs of the design  
- ğŸ”§ **Logic synthesis using Yosys**: converts RTL into gate-level netlists  
- ğŸ­ **Standard-cell libraries (.lib)**: impact on timing, power, and area optimization  

---

## ğŸ§  Key Learnings
- ğŸ–Šï¸ **RTL Design** describes circuits at the register and logic level and is synthesizable  
- ğŸ§ª **Simulation** ensures correct design behavior before hardware implementation  
- ğŸ“¦ **Testbenches**: no primary inputs/outputs, drive and observe the design internally  
- âš¡ **Logic Synthesis**: maps behavioral Verilog to gates using standard cells  
- ğŸï¸ **Cell Flavors**:  
  - âš¡ Fast cells â†’ low delay, higher area/power  
  - ğŸ¢ Slow cells â†’ prevent hold violations, may limit maximum frequency  
- â±ï¸ **Timing Awareness**: setup and hold checks ensure reliable operation across different cell types  

---

>âœ¨ **Summary Insight**  
>Day-1 built the **foundation of RTL design, simulation, and synthesis**, introducing the role of testbenches, functional verification, and standard-cell libraries. It emphasized **timing-aware design** and understanding cell trade-offs, forming the basis for more advanced synthesis and timing optimization in subsequent days.

---

## ğŸ¯ Day 2 â€“ Learning Objectives
- ğŸ“‚ Understand the role and structure of **Liberty (.lib) timing libraries**  
- ğŸ”„ Compare **hierarchical vs flat synthesis** flows using Yosys + Sky130 PDK  
- ğŸ§© Practice **submodule synthesis** for IP reuse  
- â±ï¸ Explore **flip-flop coding styles** (sync vs async reset, set, enable)  
- âš¡ Learn **optimizations** (e.g., multiplications by powers of 2 â†’ shift logic)  

---

## ğŸ“’ Day 2 â€“ Focus Areas
- ğŸ“˜ **Liberty (.lib) basics**: timing arcs, setup/hold, clkâ†’Q, leakage/dynamic power, area, PVT corners  
- ğŸ—ï¸ **Hierarchical synthesis**: preserve module boundaries â†’ IP reuse, faster incremental builds  
- ğŸ­ **Flat synthesis**: global optimization â†’ better timing/area at cost of readability  
- ğŸ”§ **Submodule synthesis**: compile leaf blocks independently â†’ divide & conquer large designs  
- â° **Flip-flop fundamentals**: stability, glitch elimination, clocked storage, reset/set behavior  
- ğŸŒ€ **Interesting optimization**: multiplication by 2, 4, 8 synthesized as shift-left wiring  

---

## ğŸ§  Key Learnings
- ğŸ“š `.lib` = the *timing/power/area truth* for synthesis/STA; `.v` = functional model  
- ğŸŒ¡ï¸ PVT corners + multiple drive strengths â†’ trade speed vs power/area  
- âš–ï¸ **Hier vs Flat**:  
  - âœ… Hier â†’ readable, reusable, incremental  
  - âœ… Flat â†’ globally optimized, but heavier to debug  
- â³ Flops = predictable operation: sample only on clock edges, block glitches, enable pipelining  
- ğŸ” **Resets/sets**:  
  - â© Async â†’ immediate, clock-independent  
  - â³ Sync â†’ controlled, clock-dependent  
- ğŸ§® Synthesis optimizes power-of-two multiplications into **bit shifts**, saving hardware  

---

>âœ¨ **Summary Insight**  
>Day-2 strengthened timing awareness by exploring **.lib files**, highlighted **hierarchical vs flat design trade-offs**, and deepened understanding of **flops + RTL optimizations**, paving the way toward efficient and reliable SoC designs.

---

## ğŸ¯ Day 3 â€“ Learning Objectives  
âš¡ Master combinational logic optimizations (constant propagation, Boolean simplification)  
ğŸ” Apply sequential optimizations (constant flops removal, retiming, register cloning, FSM pruning)  
ğŸ—‘ Prune unused outputs to save area, power, and complexity  
âš™ï¸ Use Yosys optimization flows (opt_clean, abc, dfflibmap) and compare netlist stats  

---

## ğŸ“’ Day 3 â€“ Focus Areas  
ğŸ§® **Combinational**: constant folding, Boolean algebra optimizations, common subexpression elimination  
ğŸ”‚ **Sequential**: eliminate redundant flip-flops, retime pipelines, duplicate registers for critical paths  
ğŸ“‰ **Unused Outputs**: remove signals/FFs that donâ€™t impact functional outputs  
ğŸ›  **Yosys Flow Practice**: run baseline vs optimized flows, use `stat` and `show` to compare  

---

## ğŸ§  Key Learnings  
ğŸ“š Optimizations at combinational and sequential levels reduce gate count, streamline logic, and boost performance  
âš–ï¸ Retiming and register cloning help meet timing at area cost tradeoffs  
ğŸ—‘ Removing unused logic is a â€œlow-hanging fruitâ€ for area/power savings  
ğŸ” Using synthesis + optimization tools reveals how your RTL style impacts final netlist  

---

> âœ¨ **Summary Insight**  
>On Day 3, we deepened our ability to **turn good RTL into better gate-level design**. By applying combinational and sequential optimizations and eliminating unused logic, you see firsthand how coding discipline + synthesis strategy directly affect area, timing, and powerâ€”crucial groundwork for clean, efficient RISC-V SoC tapeout.  

---

## ğŸ¯ Day 4 â€“ Learning Objectives
ğŸ§© Understand Gate-Level Simulation (GLS) and why itâ€™s needed  
âš¡ Differentiate blocking (`=`) vs non-blocking (`<=`) assignments in Verilog  
âš ï¸ Identify and prevent synthesisâ€“simulation mismatches  
ğŸ§ª Validate RTL vs synthesized netlist behavior through labs  

---

## ğŸ“’ Day 4 â€“ Focus Areas
ğŸ—ï¸ **GLS Flow**: RTL â†’ Synthesized Netlist â†’ iverilog â†’ VCD â†’ GTKWave  
ğŸ” **Mismatch Pitfalls**: non-synth constructs, bad sensitivity lists, wrong assignment usage  
âš¡ **Blocking vs Non-Blocking**: coding style â†’ determines correctness of hardware mapping  
ğŸ§ª **Hands-On**: MUX examples, blocking caveats, and mismatch debugging  

---

## ğŸ§  Key Learnings
ğŸ“š GLS ensures synthesis preserved functionality and timing  
âš ï¸ Common mismatch sources:  
- Missing `@(*)` â†’ latch inference  
- Using `initial` / `#delay` â†’ not synthesizable  
- Mixed blocking/non-blocking â†’ simulation vs hardware misalignments  
âš–ï¸ Correct coding discipline = fewer surprises at GLS  
ğŸ” Blocking â†’ sequential execution, good for **combinational** logic  
â³ Non-blocking â†’ concurrent scheduling, good for **sequential** logic  

---

> âœ¨ **Summary Insight**  
> Day-4 emphasized the **bridge between RTL and hardware reality**. By running GLS, exploring blocking vs non-blocking, and debugging synthesisâ€“simulation mismatches, we learned that **coding style directly dictates silicon correctness**. These practices are vital for reliable SoC design and avoiding late-stage surprises.  

---

## ğŸ¯ Day 5 â€“ Learning Objectives
ğŸ” Understand how common Verilog constructs map to hardware after synthesis  
âš¡ Identify pitfalls that cause unintended latches or inefficient logic  
âœ… Learn synthesis-friendly `if/else` and `case` coding patterns  
ğŸ” Distinguish procedural `for` (unrolled behavior) vs `generate` (structural replication)  
ğŸ›¡ï¸ Apply techniques that avoid synthesisâ€“simulation mismatches and produce predictable nets  

---

## ğŸ“’ Day 5 â€“ Focus Areas
ğŸ”€ **If / else**: priority logic vs complete combinational specification â€” how missing `else` causes latch inference  
ğŸšï¸ **Case statements**: parallel mux-like selection, need `default` and full coverage; beware overlaps & partial assignments  
ğŸ” **Looping constructs**: `for` inside `always` â‡’ behavioral unrolling; `generate` â‡’ replicated instances (scalable structural design)  
ğŸ§ª **Labs**: incomplete-if, incomplete-case, overlapping-case, blocking-assignment caveat, generate vs procedural loop comparisons  
âš™ï¸ **Synthesis mapping**: inspect netlist (`show`), use `stat` and `abc/dfflibmap` to observe hardware translation

---

## ğŸ§  Key Learnings
ğŸ“ Every Verilog construct implies real hardware â€” write with hardware intent in mind  
âš ï¸ Incomplete combinational specifications produce latches (unwanted state) â€” always assign outputs on every branch or use `default`  
ğŸ“Š Case statements synthesize into clean multiplexers when fully specified; overlapping/wildcard cases are ambiguous and risky  
ğŸ” Procedural `for` loops are unrolled â€” leads to wide combinational logic; `generate` creates reusable structural instances and is preferable for parameterized hardware  
ğŸ” Good RTL practices (complete branches, consistent assignments, clear reset semantics) drastically reduce synthesis surprises and ease verification

---

> âœ¨ **Summary Insight**  
> Day-5 reinforced the core truth: **Verilog is a hardware description language**, and synthesis tools faithfully implement what you write â€” including mistakes. Mastering `if`/`case` patterns, understanding loop semantics, and using structural `generate` constructs lead to predictable, efficient hardware. These practices are essential to avoid late-stage issues and produce clean, tapeout-ready netlists.

---

## ğŸ™Œ Acknowledgements

- Kunal Ghosh â€“ VSD SoC Program
- Open-source tools
  
---

ğŸ‘‰ **Week-0 Repository Link:** https://github.com/CHITTESH-S/Week-0_RISC-V_SoC_TapeOut

ğŸ‘‰ **Week-1 Repository Link:** https://github.com/CHITTESH-S/Week-1_RISC-V_SoC_TapeOut

ğŸ‘‰ **Main Repository Link:** https://github.com/CHITTESH-S/RISC-V_SoC_TapeOut_VSD

ğŸ‘¨â€ğŸ’» **Contributor:** Chittesh S
