.ALIASES
V_V1            V1(+=N00092 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS76@SOURCE.VDC.Normal(chips)
D_D1            D1(1=N01828 2=0 ) CN @TEST.SCHEMATIC1(sch_1):INS540@BREAKOUT.Dbreak.Normal(chips)
V_V2            V2(+=N00741 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS697@SOURCE.VDC.Normal(chips)
D_D3            D3(1=N02091 2=0 ) CN @TEST.SCHEMATIC1(sch_1):INS846@BREAKOUT.Dbreak.Normal(chips)
V_V3            V3(+=N00880 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS898@SOURCE.VDC.Normal(chips)
D_D4            D4(1=N02247 2=0 ) CN @TEST.SCHEMATIC1(sch_1):INS1024@BREAKOUT.Dbreak.Normal(chips)
V_V4            V4(+=N01058 -=0 ) CN @TEST.SCHEMATIC1(sch_1):INS1076@SOURCE.VDC.Normal(chips)
D_D5            D5(1=N01947 2=0 ) CN @TEST.SCHEMATIC1(sch_1):INS1591@BREAKOUT.Dbreak.Normal(chips)
R_R1            R1(1=N00092 2=N01828 ) CN @TEST.SCHEMATIC1(sch_1):INS1785@ANALOG.R.Normal(chips)
R_R2            R2(1=N00741 2=N01947 ) CN @TEST.SCHEMATIC1(sch_1):INS1889@ANALOG.R.Normal(chips)
R_R3            R3(1=N00880 2=N02091 ) CN @TEST.SCHEMATIC1(sch_1):INS2018@ANALOG.R.Normal(chips)
R_R4            R4(1=N01058 2=N02247 ) CN @TEST.SCHEMATIC1(sch_1):INS2135@ANALOG.R.Normal(chips)
.ENDALIASES
