Source Block: hdl/projects/common/a5gte/system_top.v@189:202@HdlStmProcess
    .aset (1'b0),
    .inclocken (1'b1),
    .sclr (1'b0),
    .sset (1'b0));

  always @(posedge phy_rx_clk)
  begin
    phy_rx_data_h_d <= phy_rx_data_h;
  end


  altddio_out #(
    .extend_oe_disable("OFF"),
    .intended_device_family("Arria V"),

Diff Content:
+ 196     phy_rx_data_h_d1 <= phy_rx_data_h_d;
+ 196     phy_rx_data_l_d <= phy_rx_data_l;

Clone Blocks:
