Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 8d605269e6d9451384456ecf6d1a9941 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot FPGA_Logic_behav xil_defaultlib.FPGA_Logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral of entity xil_defaultlib.Synchro_Horloges [\Synchro_Horloges(const_clk_syst...]
Compiling architecture behavioral of entity xil_defaultlib.fpga_logic
Built simulation snapshot FPGA_Logic_behav
