[INF:CM0023] Creating log file ../../build/regression/ImplicitParam/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<61> s<60> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<13> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<13> s<12> l<1:8> el<1:11>
n<> u<4> t<PortDir_Out> p<9> s<8> l<1:12> el<1:18>
n<> u<5> t<IntegerAtomType_Int> p<6> l<1:19> el<1:22>
n<> u<6> t<Data_type> p<7> c<5> l<1:19> el<1:22>
n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<1:19> el<1:22>
n<> u<8> t<Net_port_type> p<9> c<7> l<1:19> el<1:22>
n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<1:12> el<1:22>
n<o> u<10> t<StringConst> p<11> l<1:23> el<1:24>
n<> u<11> t<Ansi_port_declaration> p<12> c<9> l<1:12> el<1:24>
n<> u<12> t<List_of_port_declarations> p<13> c<11> l<1:11> el<1:25>
n<> u<13> t<Module_ansi_header> p<58> c<2> s<30> l<1:1> el<1:26>
n<> u<14> t<Signing_Unsigned> p<15> l<2:15> el<2:23>
n<> u<15> t<Data_type_or_implicit> p<25> c<14> s<24> l<2:15> el<2:23>
n<P> u<16> t<StringConst> p<23> s<22> l<2:24> el<2:25>
n<15> u<17> t<IntConst> p<18> l<2:28> el<2:30>
n<> u<18> t<Primary_literal> p<19> c<17> l<2:28> el<2:30>
n<> u<19> t<Constant_primary> p<20> c<18> l<2:28> el<2:30>
n<> u<20> t<Constant_expression> p<21> c<19> l<2:28> el<2:30>
n<> u<21> t<Constant_mintypmax_expression> p<22> c<20> l<2:28> el<2:30>
n<> u<22> t<Constant_param_expression> p<23> c<21> l<2:28> el<2:30>
n<> u<23> t<Param_assignment> p<24> c<16> l<2:24> el<2:30>
n<> u<24> t<List_of_param_assignments> p<25> c<23> l<2:24> el<2:30>
n<> u<25> t<Local_parameter_declaration> p<26> c<15> l<2:4> el<2:30>
n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<2:4> el<2:31>
n<> u<27> t<Module_or_generate_item_declaration> p<28> c<26> l<2:4> el<2:31>
n<> u<28> t<Module_common_item> p<29> c<27> l<2:4> el<2:31>
n<> u<29> t<Module_or_generate_item> p<30> c<28> l<2:4> el<2:31>
n<> u<30> t<Non_port_module_item> p<58> c<29> s<57> l<2:4> el<2:31>
n<> u<31> t<Signing_Signed> p<42> s<41> l<3:15> el<3:21>
n<63> u<32> t<IntConst> p<33> l<3:23> el<3:25>
n<> u<33> t<Primary_literal> p<34> c<32> l<3:23> el<3:25>
n<> u<34> t<Constant_primary> p<35> c<33> l<3:23> el<3:25>
n<> u<35> t<Constant_expression> p<40> c<34> s<39> l<3:23> el<3:25>
n<0> u<36> t<IntConst> p<37> l<3:26> el<3:27>
n<> u<37> t<Primary_literal> p<38> c<36> l<3:26> el<3:27>
n<> u<38> t<Constant_primary> p<39> c<37> l<3:26> el<3:27>
n<> u<39> t<Constant_expression> p<40> c<38> l<3:26> el<3:27>
n<> u<40> t<Constant_range> p<41> c<35> l<3:23> el<3:27>
n<> u<41> t<Packed_dimension> p<42> c<40> l<3:22> el<3:28>
n<> u<42> t<Data_type_or_implicit> p<52> c<31> s<51> l<3:15> el<3:28>
n<n> u<43> t<StringConst> p<50> s<49> l<3:29> el<3:30>
n<32'h8000_0000> u<44> t<IntConst> p<45> l<3:33> el<3:46>
n<> u<45> t<Primary_literal> p<46> c<44> l<3:33> el<3:46>
n<> u<46> t<Constant_primary> p<47> c<45> l<3:33> el<3:46>
n<> u<47> t<Constant_expression> p<48> c<46> l<3:33> el<3:46>
n<> u<48> t<Constant_mintypmax_expression> p<49> c<47> l<3:33> el<3:46>
n<> u<49> t<Constant_param_expression> p<50> c<48> l<3:33> el<3:46>
n<> u<50> t<Param_assignment> p<51> c<43> l<3:29> el<3:46>
n<> u<51> t<List_of_param_assignments> p<52> c<50> l<3:29> el<3:46>
n<> u<52> t<Local_parameter_declaration> p<53> c<42> l<3:4> el<3:46>
n<> u<53> t<Package_or_generate_item_declaration> p<54> c<52> l<3:4> el<3:47>
n<> u<54> t<Module_or_generate_item_declaration> p<55> c<53> l<3:4> el<3:47>
n<> u<55> t<Module_common_item> p<56> c<54> l<3:4> el<3:47>
n<> u<56> t<Module_or_generate_item> p<57> c<55> l<3:4> el<3:47>
n<> u<57> t<Non_port_module_item> p<58> c<56> l<3:4> el<3:47>
n<> u<58> t<Module_declaration> p<59> c<13> l<1:1> el<4:10>
n<> u<59> t<Description> p<60> c<58> l<1:1> el<4:10>
n<> u<60> t<Source_text> p<61> c<59> l<1:1> el<4:10>
n<> u<61> t<Top_level_rule> c<1> l<1:1> el<5:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/ImplicitParam/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/ImplicitParam/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/ImplicitParam/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:4:10, parent:work@top
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.P), line:2:24, endln:2:25, parent:work@top
    |UINT:15
    |vpiTypespec:
    \_int_typespec: , line:2:15, endln:2:23, parent:work@top.P
      |vpiParent:
      \_parameter: (work@top.P), line:2:24, endln:2:25, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:4:10, parent:work@top
    |vpiLocalParam:1
    |vpiName:P
    |vpiFullName:work@top.P
  |vpiParameter:
  \_parameter: (work@top.n), line:3:29, endln:3:30, parent:work@top
    |HEX:80000000
    |vpiTypespec:
    \_int_typespec: , line:3:15, endln:3:21, parent:work@top.n
      |vpiParent:
      \_parameter: (work@top.n), line:3:29, endln:3:30, parent:work@top
      |vpiSigned:1
      |vpiRange:
      \_range: , line:3:23, endln:3:27
        |vpiLeftRange:
        \_constant: , line:3:23, endln:3:25
          |vpiDecompile:63
          |vpiSize:64
          |UINT:63
          |vpiParent:
          \_range: , line:3:23, endln:3:27
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:26, endln:3:27
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:3:23, endln:3:27
          |vpiConstType:9
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:4:10, parent:work@top
    |vpiLocalParam:1
    |vpiName:n
    |vpiFullName:work@top.n
  |vpiParamAssign:
  \_param_assign: , line:2:24, endln:2:30, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:4:10, parent:work@top
    |vpiRhs:
    \_constant: , line:2:28, endln:2:30
      |vpiDecompile:15
      |vpiSize:32
      |UINT:15
      |vpiTypespec:
      \_int_typespec: , line:2:15, endln:2:23, parent:work@top.P
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.P), line:2:24, endln:2:25, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:3:29, endln:3:46, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:4:10, parent:work@top
    |vpiRhs:
    \_constant: , line:3:33, endln:3:46
      |vpiDecompile:32'h8000_0000
      |vpiSize:64
      |HEX:80000000
      |vpiTypespec:
      \_int_typespec: , line:3:15, endln:3:21, parent:work@top.n
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@top.n), line:3:29, endln:3:30, parent:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:1:23, endln:1:24, parent:work@top
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:4:10, parent:work@top
  |vpiParent:
  \_design: (work@top)
  |vpiPort:
  \_port: (o), line:1:23, endln:1:24, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:1:23, endln:1:24, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:4:10, parent:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:1:1: , endln:4:10
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.o), line:1:23, endln:1:24, parent:work@top
    |vpiTypespec:
    \_int_typespec: , line:1:19, endln:1:22
      |vpiSigned:1
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiVisibility:1
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:4:10
  |vpiParameter:
  \_parameter: (work@top.P), line:2:24, endln:2:25, parent:work@top
    |UINT:15
    |vpiTypespec:
    \_int_typespec: , line:2:15, endln:2:23, parent:work@top.P
      |vpiParent:
      \_parameter: (work@top.P), line:2:24, endln:2:25, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:4:10
    |vpiLocalParam:1
    |vpiName:P
    |vpiFullName:work@top.P
  |vpiParameter:
  \_parameter: (work@top.n), line:3:29, endln:3:30, parent:work@top
    |HEX:80000000
    |vpiTypespec:
    \_int_typespec: , line:3:15, endln:3:21, parent:work@top.n
      |vpiParent:
      \_parameter: (work@top.n), line:3:29, endln:3:30, parent:work@top
      |vpiSigned:1
      |vpiRange:
      \_range: , line:3:23, endln:3:27
        |vpiParent:
        \_int_typespec: , line:3:15, endln:3:21, parent:work@top.n
        |vpiLeftRange:
        \_constant: , line:3:23, endln:3:25
          |vpiDecompile:63
          |vpiSize:64
          |UINT:63
          |vpiParent:
          \_range: , line:3:23, endln:3:27
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:26, endln:3:27
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:3:23, endln:3:27
          |vpiConstType:9
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:4:10
    |vpiLocalParam:1
    |vpiName:n
    |vpiFullName:work@top.n
  |vpiParamAssign:
  \_param_assign: , line:2:24, endln:2:30, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:4:10
    |vpiRhs:
    \_constant: , line:2:28, endln:2:30
      |vpiDecompile:15
      |vpiSize:32
      |UINT:15
      |vpiTypespec:
      \_int_typespec: , line:2:15, endln:2:23, parent:work@top.P
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.P), line:2:24, endln:2:25, parent:work@top
  |vpiParamAssign:
  \_param_assign: , line:3:29, endln:3:46, parent:work@top
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:4:10
    |vpiRhs:
    \_constant: , line:3:33, endln:3:46
      |vpiDecompile:64'h80000000
      |vpiSize:64
      |HEX:80000000
      |vpiTypespec:
      \_int_typespec: , line:3:15, endln:3:21, parent:work@top.n
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@top.n), line:3:29, endln:3:30, parent:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:1:23, endln:1:24, parent:work@top
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:1:23, endln:1:24, parent:o
      |vpiParent:
      \_port: (o), line:1:23, endln:1:24, parent:work@top
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:1:23, endln:1:24, parent:work@top
    |vpiTypedef:
    \_int_typespec: , line:1:19, endln:1:22
      |vpiSigned:1
    |vpiInstance:
    \_module: work@top (work@top) dut.sv:1:1: , endln:4:10
    |vpiParent:
    \_module: work@top (work@top) dut.sv:1:1: , endln:4:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ImplicitParam/dut.sv | ${SURELOG_DIR}/build/regression/ImplicitParam/roundtrip/dut_000.sv | 3 | 4 | 

