# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../reg_v2.srcs/sources_1/imports/new/reg_v1.vhd" \

# Do not sort compile order
nosort
