<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Dedicated IO 12 Configuration Register - configuration_dedicated_io_12</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Dedicated IO 12 Configuration Register - configuration_dedicated_io_12</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___g_r_p.html">Component : ALT_PINMUX_DCTD_IO_GRP</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This register is used to control the electrical behavior and direction of Dedicated IO 12</p>
<p>Only reset by a cold reset (ignores warm reset).</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[4:0] </td><td align="left">RW </td><td align="left">0x8 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr>
<td align="left">[7:6] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6</a> </td></tr>
<tr>
<td align="left">[12:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr>
<td align="left">[15:14] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14</a> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr>
<td align="left">[18:17] </td><td align="left">RW </td><td align="left">0x2 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr>
<td align="left">[21:19] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RTRIM">Bias trim bits</a> </td></tr>
<tr>
<td align="left">[31:22] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22</a> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull down drive strength - PD_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd6ea48e7f21355425493e8f0eba9de67"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG"></a></p>
<p>Configuration bits for NMOS pull down drive strength.</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gafedd1fecbf00ee1023bf34b13652cc7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gafedd1fecbf00ee1023bf34b13652cc7f">ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafedd1fecbf00ee1023bf34b13652cc7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae77f7155d47288375cf4e3a9c4bbd749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gae77f7155d47288375cf4e3a9c4bbd749">ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gae77f7155d47288375cf4e3a9c4bbd749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09980165df629c4184927a553d98a2fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga09980165df629c4184927a553d98a2fb">ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga09980165df629c4184927a553d98a2fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d60e8f64de914fdc5b9ccc0182ebde6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga3d60e8f64de914fdc5b9ccc0182ebde6">ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x0000001f</td></tr>
<tr class="separator:ga3d60e8f64de914fdc5b9ccc0182ebde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe512eb753dc786077a5511a835acb88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gafe512eb753dc786077a5511a835acb88">ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffffe0</td></tr>
<tr class="separator:gafe512eb753dc786077a5511a835acb88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga133e0a156b034e8d7d5e4592731a283e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga133e0a156b034e8d7d5e4592731a283e">ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG_RESET</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga133e0a156b034e8d7d5e4592731a283e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f4ec7401651133c5eab756d01b618f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gaa4f4ec7401651133c5eab756d01b618f">ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td></tr>
<tr class="separator:gaa4f4ec7401651133c5eab756d01b618f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e524e184a00f9d0c4db4c4c24782320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga2e524e184a00f9d0c4db4c4c24782320">ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td></tr>
<tr class="separator:ga2e524e184a00f9d0c4db4c4c24782320"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : NMOS slew rate - PD_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1ff459cebf106240e37cb5cff8bffd54"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT"></a></p>
<p>Configuration bit for output pull down slew rate control</p>
<p>0 : slow N slew</p>
<p>1 : fast N slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7028045fd481817f5012a419b3d9f42b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga7028045fd481817f5012a419b3d9f42b">ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga7028045fd481817f5012a419b3d9f42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef5bdb02d2b00a9a1bebaec836f0573f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gaef5bdb02d2b00a9a1bebaec836f0573f">ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaef5bdb02d2b00a9a1bebaec836f0573f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc361161cb1cd988fef12f51792b7bfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gabc361161cb1cd988fef12f51792b7bfd">ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gabc361161cb1cd988fef12f51792b7bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35ab89cb523067418b0a81367ccd950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gae35ab89cb523067418b0a81367ccd950">ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:gae35ab89cb523067418b0a81367ccd950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00758982dd02566aa2b28b23356df99b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga00758982dd02566aa2b28b23356df99b">ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:ga00758982dd02566aa2b28b23356df99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c2cf25a70512b83fb73603319ef8cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga65c2cf25a70512b83fb73603319ef8cb">ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga65c2cf25a70512b83fb73603319ef8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b908db1785b61680d0d5ce30acf70d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga91b908db1785b61680d0d5ce30acf70d">ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga91b908db1785b61680d0d5ce30acf70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad218d54972c2d6a90297b6fb17001f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gad218d54972c2d6a90297b6fb17001f4f">ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:gad218d54972c2d6a90297b6fb17001f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_7to6 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2eb85909026573efeb62601b56cb251a"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaca103fcdb07c5ffba6c62b2ab65527ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gaca103fcdb07c5ffba6c62b2ab65527ed">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaca103fcdb07c5ffba6c62b2ab65527ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1294f34bc520b74608e7873b25ab4a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gae1294f34bc520b74608e7873b25ab4a8">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gae1294f34bc520b74608e7873b25ab4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf333762c0d7f5d67c6ea899dcf2522fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gaf333762c0d7f5d67c6ea899dcf2522fe">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaf333762c0d7f5d67c6ea899dcf2522fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf3e7e0f939f6451cb151179d972b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gacdf3e7e0f939f6451cb151179d972b08">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6_SET_MSK</a>&#160;&#160;&#160;0x000000c0</td></tr>
<tr class="separator:gacdf3e7e0f939f6451cb151179d972b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea2978532c5f86477b632ee6b62be9c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gaea2978532c5f86477b632ee6b62be9c1">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6_CLR_MSK</a>&#160;&#160;&#160;0xffffff3f</td></tr>
<tr class="separator:gaea2978532c5f86477b632ee6b62be9c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f9d8c9e04b4fa6d3098aef707fd237e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga9f9d8c9e04b4fa6d3098aef707fd237e">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9f9d8c9e04b4fa6d3098aef707fd237e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83779f65aa47797d4e3c2f62d939539a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga83779f65aa47797d4e3c2f62d939539a">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td></tr>
<tr class="separator:ga83779f65aa47797d4e3c2f62d939539a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad240440e4a4145e8616b49f14cba7bca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gad240440e4a4145e8616b49f14cba7bca">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td></tr>
<tr class="separator:gad240440e4a4145e8616b49f14cba7bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Pull up drive strength - PU_DRV_STRG </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3fb6310e43ab88cf9576b5ed33c0f5e6"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG"></a></p>
<p>Configuration bits for PMOS pull up drive strength</p>
<p>Pending Characterization</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3656c5df1b2704959d426763e6e67ed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga3656c5df1b2704959d426763e6e67ed9">ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga3656c5df1b2704959d426763e6e67ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da31f36b27765ee932c830aec400bc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga1da31f36b27765ee932c830aec400bc8">ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga1da31f36b27765ee932c830aec400bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0260a593b7e5a3466f872a7d758795d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gac0260a593b7e5a3466f872a7d758795d">ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG_WIDTH</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gac0260a593b7e5a3466f872a7d758795d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b6b09459aa52d7b4f019c7449675b12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga6b6b09459aa52d7b4f019c7449675b12">ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG_SET_MSK</a>&#160;&#160;&#160;0x00001f00</td></tr>
<tr class="separator:ga6b6b09459aa52d7b4f019c7449675b12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacee93759b100db19489aaac667436542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gacee93759b100db19489aaac667436542">ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG_CLR_MSK</a>&#160;&#160;&#160;0xffffe0ff</td></tr>
<tr class="separator:gacee93759b100db19489aaac667436542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81f0c256e3a027e106f67cce6e51a668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga81f0c256e3a027e106f67cce6e51a668">ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga81f0c256e3a027e106f67cce6e51a668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad984e727eb10fbc18cd956c76d038686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gad984e727eb10fbc18cd956c76d038686">ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td></tr>
<tr class="separator:gad984e727eb10fbc18cd956c76d038686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd25cb17b33f9df1968c2a2b280b3a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga5cd25cb17b33f9df1968c2a2b280b3a0">ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td></tr>
<tr class="separator:ga5cd25cb17b33f9df1968c2a2b280b3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : PMOS slew rate - PU_SLW_RT </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp35d03c6fbfc14b6b25237918171a2f4f"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT"></a></p>
<p>Configuration bit for output pull up slew rate control</p>
<p>0 : slow P slew</p>
<p>1 : fast P slew</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2229c97a04116637f3cb2bd66061edf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga2229c97a04116637f3cb2bd66061edf0">ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga2229c97a04116637f3cb2bd66061edf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08d23a8e813cac02b0b0a8b4e87bcf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gac08d23a8e813cac02b0b0a8b4e87bcf7">ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:gac08d23a8e813cac02b0b0a8b4e87bcf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512f53af137b6fd0622cc98a58f24320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga512f53af137b6fd0622cc98a58f24320">ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga512f53af137b6fd0622cc98a58f24320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4ed9ed6db96ec096c8e06362a110835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gaa4ed9ed6db96ec096c8e06362a110835">ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:gaa4ed9ed6db96ec096c8e06362a110835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabccf7abf81884a127c6b739d3306755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gaabccf7abf81884a127c6b739d3306755">ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:gaabccf7abf81884a127c6b739d3306755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c563fd94b1659c7336d57d27365e323"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga2c563fd94b1659c7336d57d27365e323">ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2c563fd94b1659c7336d57d27365e323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68514f91abafcdb2c56a383ae65ebba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga68514f91abafcdb2c56a383ae65ebba8">ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:ga68514f91abafcdb2c56a383ae65ebba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac20c494f06d6d2cf110fa51ececc57d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gac20c494f06d6d2cf110fa51ececc57d7">ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:gac20c494f06d6d2cf110fa51ececc57d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_15to14 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfb5b5c5f9fda1a2de730c0a9e4d5ad80"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7c7170d6ed6a8e9f3850e151a7a84603"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga7c7170d6ed6a8e9f3850e151a7a84603">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga7c7170d6ed6a8e9f3850e151a7a84603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b5f65816fcb5453fe939ad5393ca72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga25b5f65816fcb5453fe939ad5393ca72">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:ga25b5f65816fcb5453fe939ad5393ca72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f8c73cb0bf51080c9ec65b9726142d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga0f8c73cb0bf51080c9ec65b9726142d2">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga0f8c73cb0bf51080c9ec65b9726142d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ab4a69954decdecadd177b39845d3f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga0ab4a69954decdecadd177b39845d3f4">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14_SET_MSK</a>&#160;&#160;&#160;0x0000c000</td></tr>
<tr class="separator:ga0ab4a69954decdecadd177b39845d3f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga806a7e4570e3cc8e18bb900d876a1923"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga806a7e4570e3cc8e18bb900d876a1923">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14_CLR_MSK</a>&#160;&#160;&#160;0xffff3fff</td></tr>
<tr class="separator:ga806a7e4570e3cc8e18bb900d876a1923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4190be666ace29fd848502e3be6461d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga4190be666ace29fd848502e3be6461d7">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4190be666ace29fd848502e3be6461d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaf307cd919dd2b1dd5effd99895502f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gafaf307cd919dd2b1dd5effd99895502f">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td></tr>
<tr class="separator:gafaf307cd919dd2b1dd5effd99895502f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96ad44d5d6d0838a5b1739c76b0d2e8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga96ad44d5d6d0838a5b1739c76b0d2e8a">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td></tr>
<tr class="separator:ga96ad44d5d6d0838a5b1739c76b0d2e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Weak pull up signal - WK_PU_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpeeec327b0838ebfe0327b3ac9f7432f1"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN"></a></p>
<p>Configuration bit for weak pull up enable</p>
<p>0 : weak pull up disable</p>
<p>1 : weak pull up enable</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa6b9931fe1d8ffd78b6b949d8c576979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gaa6b9931fe1d8ffd78b6b949d8c576979">ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaa6b9931fe1d8ffd78b6b949d8c576979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07914ab8f23310415795deb931b2d30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gad07914ab8f23310415795deb931b2d30">ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gad07914ab8f23310415795deb931b2d30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4bc57b7e1f51f5999a507464def9f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gaf4bc57b7e1f51f5999a507464def9f94">ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf4bc57b7e1f51f5999a507464def9f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91992d3ba9dddf13075915d3ec9920fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga91992d3ba9dddf13075915d3ec9920fc">ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ga91992d3ba9dddf13075915d3ec9920fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee0343b3e8a80f1da1d8c5f64d327de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gafee0343b3e8a80f1da1d8c5f64d327de">ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:gafee0343b3e8a80f1da1d8c5f64d327de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9810f6453af7889b7f1cf60e04b95c9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga9810f6453af7889b7f1cf60e04b95c9e">ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga9810f6453af7889b7f1cf60e04b95c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf230d752cd36d1451379284d0c3fc60b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gaf230d752cd36d1451379284d0c3fc60b">ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:gaf230d752cd36d1451379284d0c3fc60b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadce2727f9dbf3e5ee32dae96ca7f56b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gadce2727f9dbf3e5ee32dae96ca7f56b2">ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:gadce2727f9dbf3e5ee32dae96ca7f56b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : LVTTL input buffer enable signal - INPUT_BUF_EN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp343f978e7d799c8844854a5f1af0fac9"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN"></a></p>
<p>Configuration bits for LVTTL input buffer enable</p>
<p>00 : disable</p>
<p>01 : 1.8V TTL</p>
<p>10 : 2.5V/3.0V TTL</p>
<p>11 : 1.8V TTL</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga35083c419350cb858d1c512491c72054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga35083c419350cb858d1c512491c72054">ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN_LSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga35083c419350cb858d1c512491c72054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b6a69ead4592d4195438b7d2e9983e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga55b6a69ead4592d4195438b7d2e9983e">ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN_MSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga55b6a69ead4592d4195438b7d2e9983e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbe0a4e20f0c45274f1aad4b20c76d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gabbe0a4e20f0c45274f1aad4b20c76d60">ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN_WIDTH</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gabbe0a4e20f0c45274f1aad4b20c76d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5d9f1b11b33d8c5ac4086cb72a72cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gac5d9f1b11b33d8c5ac4086cb72a72cae">ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN_SET_MSK</a>&#160;&#160;&#160;0x00060000</td></tr>
<tr class="separator:gac5d9f1b11b33d8c5ac4086cb72a72cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64311228097778e101476833fe769fea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga64311228097778e101476833fe769fea">ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN_CLR_MSK</a>&#160;&#160;&#160;0xfff9ffff</td></tr>
<tr class="separator:ga64311228097778e101476833fe769fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8338e2941e5adfd2d36633191ac933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga3e8338e2941e5adfd2d36633191ac933">ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN_RESET</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga3e8338e2941e5adfd2d36633191ac933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73b14d807b8d77f41303dceb0d8512cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga73b14d807b8d77f41303dceb0d8512cf">ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td></tr>
<tr class="separator:ga73b14d807b8d77f41303dceb0d8512cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa73971df46ed4ce86ac3c2aacfeaf686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gaa73971df46ed4ce86ac3c2aacfeaf686">ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td></tr>
<tr class="separator:gaa73971df46ed4ce86ac3c2aacfeaf686"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Bias trim bits - RTRIM </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpaae85ffd40122756f6e2681a4c101702"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_12_RTRIM"></a></p>
<p>Configuration bits for bias trim</p>
<p>000 : disable</p>
<p>001 : default</p>
<p>010 : trim low</p>
<p>100 : trim high</p>
<p>others : invalid/reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gacc5c2274f192ff01ce1a9e3304348fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gacc5c2274f192ff01ce1a9e3304348fb9">ALT_PINMUX_DCTD_IO_CFG_12_RTRIM_LSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:gacc5c2274f192ff01ce1a9e3304348fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb0bce8e9e0753cfae1dc997ae4d1411"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gabb0bce8e9e0753cfae1dc997ae4d1411">ALT_PINMUX_DCTD_IO_CFG_12_RTRIM_MSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:gabb0bce8e9e0753cfae1dc997ae4d1411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77373ab8f28b65610c87726be27abd2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga77373ab8f28b65610c87726be27abd2a">ALT_PINMUX_DCTD_IO_CFG_12_RTRIM_WIDTH</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga77373ab8f28b65610c87726be27abd2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fe83dca52b90c37d689d8c6f43c712c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga8fe83dca52b90c37d689d8c6f43c712c">ALT_PINMUX_DCTD_IO_CFG_12_RTRIM_SET_MSK</a>&#160;&#160;&#160;0x00380000</td></tr>
<tr class="separator:ga8fe83dca52b90c37d689d8c6f43c712c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga768863aa5be8cf9310a9cd1bc8c80587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga768863aa5be8cf9310a9cd1bc8c80587">ALT_PINMUX_DCTD_IO_CFG_12_RTRIM_CLR_MSK</a>&#160;&#160;&#160;0xffc7ffff</td></tr>
<tr class="separator:ga768863aa5be8cf9310a9cd1bc8c80587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade41455be223b72b8c838f2b19a5fbe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gade41455be223b72b8c838f2b19a5fbe9">ALT_PINMUX_DCTD_IO_CFG_12_RTRIM_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gade41455be223b72b8c838f2b19a5fbe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e8829d1dd5acff4ab838e069b267e73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga5e8829d1dd5acff4ab838e069b267e73">ALT_PINMUX_DCTD_IO_CFG_12_RTRIM_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td></tr>
<tr class="separator:ga5e8829d1dd5acff4ab838e069b267e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c9043154410ad5137228cb609c1baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga43c9043154410ad5137228cb609c1baf">ALT_PINMUX_DCTD_IO_CFG_12_RTRIM_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td></tr>
<tr class="separator:ga43c9043154410ad5137228cb609c1baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Reserved_31to22 </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpf8be965580e1c76b2fea773aa9a04959"></a><a class="anchor" id="ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22"></a></p>
<p>Reserved</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga34a6012d78cafd00c07ed5610598cbae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga34a6012d78cafd00c07ed5610598cbae">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22_LSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga34a6012d78cafd00c07ed5610598cbae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8283bfbc2b3b1d286f7336181ec36365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga8283bfbc2b3b1d286f7336181ec36365">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22_MSB</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga8283bfbc2b3b1d286f7336181ec36365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6fc700ed35d3457bbe4049bc8185d62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#gaa6fc700ed35d3457bbe4049bc8185d62">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22_WIDTH</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaa6fc700ed35d3457bbe4049bc8185d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a289a7284fc029b55b0f1b8300c0d9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga8a289a7284fc029b55b0f1b8300c0d9b">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22_SET_MSK</a>&#160;&#160;&#160;0xffc00000</td></tr>
<tr class="separator:ga8a289a7284fc029b55b0f1b8300c0d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c82b4f702cf3ace5f45e5912355e26a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga0c82b4f702cf3ace5f45e5912355e26a">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22_CLR_MSK</a>&#160;&#160;&#160;0x003fffff</td></tr>
<tr class="separator:ga0c82b4f702cf3ace5f45e5912355e26a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga665f71e9ecea1142255d1cbb9f6062a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga665f71e9ecea1142255d1cbb9f6062a4">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga665f71e9ecea1142255d1cbb9f6062a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f1f3ad106d7d4096683a95407219e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga0f1f3ad106d7d4096683a95407219e28">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td></tr>
<tr class="separator:ga0f1f3ad106d7d4096683a95407219e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88318812675288648dfa10ff21439c88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga88318812675288648dfa10ff21439c88">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td></tr>
<tr class="separator:ga88318812675288648dfa10ff21439c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12__s">ALT_PINMUX_DCTD_IO_CFG_12_s</a></td></tr>
<tr class="separator:struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8a84ddff70f08561cb966eeffb2fee1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga8a84ddff70f08561cb966eeffb2fee1b">ALT_PINMUX_DCTD_IO_CFG_12_RESET</a>&#160;&#160;&#160;0x000d0008</td></tr>
<tr class="separator:ga8a84ddff70f08561cb966eeffb2fee1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2124c39c4614ec7e04fa0753fbdc69e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga2124c39c4614ec7e04fa0753fbdc69e7">ALT_PINMUX_DCTD_IO_CFG_12_OFST</a>&#160;&#160;&#160;0x130</td></tr>
<tr class="separator:ga2124c39c4614ec7e04fa0753fbdc69e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga3691e8ce2a2514c3ffb2bb54c05b938b"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12__s">ALT_PINMUX_DCTD_IO_CFG_12_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga3691e8ce2a2514c3ffb2bb54c05b938b">ALT_PINMUX_DCTD_IO_CFG_12_t</a></td></tr>
<tr class="separator:ga3691e8ce2a2514c3ffb2bb54c05b938b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12__s" id="struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_PINMUX_DCTD_IO_CFG_12_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html">ALT_PINMUX_DCTD_IO_CFG_12</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae6f5c6ad5f87129f73fdebff178f3d5a"></a>uint32_t</td>
<td class="fieldname">
PD_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG">Pull down drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aadf34a7d9a96cc9db9d1a8436c66e022"></a>uint32_t</td>
<td class="fieldname">
PD_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT">NMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a70a46572063dd79e586925d4c0080a2d"></a>const uint32_t</td>
<td class="fieldname">
Reserved_7to6: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a125833d0666e4178c1489a72e0d4ecac"></a>uint32_t</td>
<td class="fieldname">
PU_DRV_STRG: 5</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG">Pull up drive strength</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac058b3075dd791ed73b1a5840f2a6d0e"></a>uint32_t</td>
<td class="fieldname">
PU_SLW_RT: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT">PMOS slew rate</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae4fbb95d6d660fd5a9bfa09187ec6479"></a>const uint32_t</td>
<td class="fieldname">
Reserved_15to14: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1b15f4aa7180cdea7858d0f65a4d1c80"></a>uint32_t</td>
<td class="fieldname">
WK_PU_EN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN">Weak pull up signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2df485a92a6bb9e8733f19eca24673f0"></a>uint32_t</td>
<td class="fieldname">
INPUT_BUF_EN: 2</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN">LVTTL input buffer enable signal</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae6def41b78d86d6ac13d5d246394a4e5"></a>uint32_t</td>
<td class="fieldname">
RTRIM: 3</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RTRIM">Bias trim bits</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8853179d86000f3c6a005003a89e953e"></a>const uint32_t</td>
<td class="fieldname">
Reserved_31to22: 10</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22</a> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gafedd1fecbf00ee1023bf34b13652cc7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae77f7155d47288375cf4e3a9c4bbd749"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga09980165df629c4184927a553d98a2fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3d60e8f64de914fdc5b9ccc0182ebde6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG_SET_MSK&#160;&#160;&#160;0x0000001f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafe512eb753dc786077a5511a835acb88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffffe0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga133e0a156b034e8d7d5e4592731a283e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG_RESET&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa4f4ec7401651133c5eab756d01b618f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000001f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga2e524e184a00f9d0c4db4c4c24782320"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_12_PD_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7028045fd481817f5012a419b3d9f42b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaef5bdb02d2b00a9a1bebaec836f0573f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabc361161cb1cd988fef12f51792b7bfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae35ab89cb523067418b0a81367ccd950"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga00758982dd02566aa2b28b23356df99b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga65c2cf25a70512b83fb73603319ef8cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga91b908db1785b61680d0d5ce30acf70d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad218d54972c2d6a90297b6fb17001f4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_12_PD_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaca103fcdb07c5ffba6c62b2ab65527ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae1294f34bc520b74608e7873b25ab4a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf333762c0d7f5d67c6ea899dcf2522fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacdf3e7e0f939f6451cb151179d972b08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6_SET_MSK&#160;&#160;&#160;0x000000c0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaea2978532c5f86477b632ee6b62be9c1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6_CLR_MSK&#160;&#160;&#160;0xffffff3f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9f9d8c9e04b4fa6d3098aef707fd237e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga83779f65aa47797d4e3c2f62d939539a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x000000c0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad240440e4a4145e8616b49f14cba7bca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x000000c0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_7TO6</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3656c5df1b2704959d426763e6e67ed9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1da31f36b27765ee932c830aec400bc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac0260a593b7e5a3466f872a7d758795d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG_WIDTH&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6b6b09459aa52d7b4f019c7449675b12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG_SET_MSK&#160;&#160;&#160;0x00001f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacee93759b100db19489aaac667436542"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG_CLR_MSK&#160;&#160;&#160;0xffffe0ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga81f0c256e3a027e106f67cce6e51a668"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad984e727eb10fbc18cd956c76d038686"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5cd25cb17b33f9df1968c2a2b280b3a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00001f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG">ALT_PINMUX_DCTD_IO_CFG_12_PU_DRV_STRG</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2229c97a04116637f3cb2bd66061edf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac08d23a8e813cac02b0b0a8b4e87bcf7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga512f53af137b6fd0622cc98a58f24320"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa4ed9ed6db96ec096c8e06362a110835"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaabccf7abf81884a127c6b739d3306755"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2c563fd94b1659c7336d57d27365e323"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga68514f91abafcdb2c56a383ae65ebba8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac20c494f06d6d2cf110fa51ececc57d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT">ALT_PINMUX_DCTD_IO_CFG_12_PU_SLW_RT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7c7170d6ed6a8e9f3850e151a7a84603"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga25b5f65816fcb5453fe939ad5393ca72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0f8c73cb0bf51080c9ec65b9726142d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0ab4a69954decdecadd177b39845d3f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14_SET_MSK&#160;&#160;&#160;0x0000c000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga806a7e4570e3cc8e18bb900d876a1923"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14_CLR_MSK&#160;&#160;&#160;0xffff3fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4190be666ace29fd848502e3be6461d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafaf307cd919dd2b1dd5effd99895502f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000c000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga96ad44d5d6d0838a5b1739c76b0d2e8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_15TO14</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa6b9931fe1d8ffd78b6b949d8c576979"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad07914ab8f23310415795deb931b2d30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf4bc57b7e1f51f5999a507464def9f94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga91992d3ba9dddf13075915d3ec9920fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafee0343b3e8a80f1da1d8c5f64d327de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9810f6453af7889b7f1cf60e04b95c9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf230d752cd36d1451379284d0c3fc60b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gadce2727f9dbf3e5ee32dae96ca7f56b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN">ALT_PINMUX_DCTD_IO_CFG_12_WK_PU_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga35083c419350cb858d1c512491c72054"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN_LSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga55b6a69ead4592d4195438b7d2e9983e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN_MSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabbe0a4e20f0c45274f1aad4b20c76d60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN_WIDTH&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac5d9f1b11b33d8c5ac4086cb72a72cae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN_SET_MSK&#160;&#160;&#160;0x00060000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga64311228097778e101476833fe769fea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN_CLR_MSK&#160;&#160;&#160;0xfff9ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3e8338e2941e5adfd2d36633191ac933"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN_RESET&#160;&#160;&#160;0x2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga73b14d807b8d77f41303dceb0d8512cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00060000) &gt;&gt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa73971df46ed4ce86ac3c2aacfeaf686"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00060000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN">ALT_PINMUX_DCTD_IO_CFG_12_INPUT_BUF_EN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gacc5c2274f192ff01ce1a9e3304348fb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RTRIM_LSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RTRIM">ALT_PINMUX_DCTD_IO_CFG_12_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabb0bce8e9e0753cfae1dc997ae4d1411"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RTRIM_MSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RTRIM">ALT_PINMUX_DCTD_IO_CFG_12_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga77373ab8f28b65610c87726be27abd2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RTRIM_WIDTH&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RTRIM">ALT_PINMUX_DCTD_IO_CFG_12_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8fe83dca52b90c37d689d8c6f43c712c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RTRIM_SET_MSK&#160;&#160;&#160;0x00380000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RTRIM">ALT_PINMUX_DCTD_IO_CFG_12_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga768863aa5be8cf9310a9cd1bc8c80587"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RTRIM_CLR_MSK&#160;&#160;&#160;0xffc7ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RTRIM">ALT_PINMUX_DCTD_IO_CFG_12_RTRIM</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gade41455be223b72b8c838f2b19a5fbe9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RTRIM_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RTRIM">ALT_PINMUX_DCTD_IO_CFG_12_RTRIM</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5e8829d1dd5acff4ab838e069b267e73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RTRIM_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00380000) &gt;&gt; 19)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RTRIM">ALT_PINMUX_DCTD_IO_CFG_12_RTRIM</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga43c9043154410ad5137228cb609c1baf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RTRIM_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 19) &amp; 0x00380000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RTRIM">ALT_PINMUX_DCTD_IO_CFG_12_RTRIM</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga34a6012d78cafd00c07ed5610598cbae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22_LSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8283bfbc2b3b1d286f7336181ec36365"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22_MSB&#160;&#160;&#160;31</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa6fc700ed35d3457bbe4049bc8185d62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22_WIDTH&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8a289a7284fc029b55b0f1b8300c0d9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22_SET_MSK&#160;&#160;&#160;0xffc00000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0c82b4f702cf3ace5f45e5912355e26a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22_CLR_MSK&#160;&#160;&#160;0x003fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga665f71e9ecea1142255d1cbb9f6062a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0f1f3ad106d7d4096683a95407219e28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0xffc00000) &gt;&gt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga88318812675288648dfa10ff21439c88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0xffc00000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22">ALT_PINMUX_DCTD_IO_CFG_12_RSVD_31TO22</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga8a84ddff70f08561cb966eeffb2fee1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_RESET&#160;&#160;&#160;0x000d0008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html">ALT_PINMUX_DCTD_IO_CFG_12</a> register. </p>

</div>
</div>
<a class="anchor" id="ga2124c39c4614ec7e04fa0753fbdc69e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_DCTD_IO_CFG_12_OFST&#160;&#160;&#160;0x130</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html">ALT_PINMUX_DCTD_IO_CFG_12</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga3691e8ce2a2514c3ffb2bb54c05b938b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#struct_a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12__s">ALT_PINMUX_DCTD_IO_CFG_12_s</a> <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html#ga3691e8ce2a2514c3ffb2bb54c05b938b">ALT_PINMUX_DCTD_IO_CFG_12_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___p_i_n_m_u_x___d_c_t_d___i_o___c_f_g__12.html">ALT_PINMUX_DCTD_IO_CFG_12</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:46 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
