{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 28 11:47:57 2021 " "Info: Processing started: Mon Jun 28 11:47:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off opcnt31p -c opcnt31p --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off opcnt31p -c opcnt31p --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sysclk " "Info: Assuming node \"sysclk\" is an undefined clock" {  } { { "opcnt31p.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31p.bdf" { { 0 -80 88 16 "sysclk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sysclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "pclk " "Info: Assuming node \"pclk\" is an undefined clock" {  } { { "opcnt31p.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31p.bdf" { { 184 -80 88 200 "pclk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sysclk register opcnt31:inst2\|di register opcnt31:inst2\|cnt\[6\] 82.05 MHz 12.188 ns Internal " "Info: Clock \"sysclk\" has Internal fmax of 82.05 MHz between source register \"opcnt31:inst2\|di\" and destination register \"opcnt31:inst2\|cnt\[6\]\" (period= 12.188 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.833 ns + Longest register register " "Info: + Longest register to register delay is 5.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns opcnt31:inst2\|di 1 REG LC_X39_Y8_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X39_Y8_N3; Fanout = 3; REG Node = 'opcnt31:inst2\|di'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcnt31:inst2|di } "NODE_NAME" } } { "opcnt31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31.tdf" 12 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.114 ns) 1.258 ns opcnt31:inst2\|_~714 2 COMB LC_X37_Y8_N4 9 " "Info: 2: + IC(1.144 ns) + CELL(0.114 ns) = 1.258 ns; Loc. = LC_X37_Y8_N4; Fanout = 9; COMB Node = 'opcnt31:inst2\|_~714'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { opcnt31:inst2|di opcnt31:inst2|_~714 } "NODE_NAME" } } { "opcnt31p.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31p.bdf" { { -16 416 560 176 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.114 ns) 2.087 ns opcnt31:inst2\|_~190 3 COMB LC_X38_Y8_N6 5 " "Info: 3: + IC(0.715 ns) + CELL(0.114 ns) = 2.087 ns; Loc. = LC_X38_Y8_N6; Fanout = 5; COMB Node = 'opcnt31:inst2\|_~190'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { opcnt31:inst2|_~714 opcnt31:inst2|_~190 } "NODE_NAME" } } { "opcnt31p.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31p.bdf" { { -16 416 560 176 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.902 ns) + CELL(0.292 ns) 4.281 ns opcnt31:inst2\|cnt\[7\]~100 4 COMB LC_X40_Y7_N7 4 " "Info: 4: + IC(1.902 ns) + CELL(0.292 ns) = 4.281 ns; Loc. = LC_X40_Y7_N7; Fanout = 4; COMB Node = 'opcnt31:inst2\|cnt\[7\]~100'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { opcnt31:inst2|_~190 opcnt31:inst2|cnt[7]~100 } "NODE_NAME" } } { "opcnt31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31.tdf" 11 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.590 ns) 5.342 ns opcnt31:inst2\|cnt\[6\]~105 5 COMB LC_X40_Y7_N2 1 " "Info: 5: + IC(0.471 ns) + CELL(0.590 ns) = 5.342 ns; Loc. = LC_X40_Y7_N2; Fanout = 1; COMB Node = 'opcnt31:inst2\|cnt\[6\]~105'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.061 ns" { opcnt31:inst2|cnt[7]~100 opcnt31:inst2|cnt[6]~105 } "NODE_NAME" } } { "opcnt31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31.tdf" 11 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 5.833 ns opcnt31:inst2\|cnt\[6\] 6 REG LC_X40_Y7_N3 14 " "Info: 6: + IC(0.182 ns) + CELL(0.309 ns) = 5.833 ns; Loc. = LC_X40_Y7_N3; Fanout = 14; REG Node = 'opcnt31:inst2\|cnt\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { opcnt31:inst2|cnt[6]~105 opcnt31:inst2|cnt[6] } "NODE_NAME" } } { "opcnt31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31.tdf" 11 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.419 ns ( 24.33 % ) " "Info: Total cell delay = 1.419 ns ( 24.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.414 ns ( 75.67 % ) " "Info: Total interconnect delay = 4.414 ns ( 75.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.833 ns" { opcnt31:inst2|di opcnt31:inst2|_~714 opcnt31:inst2|_~190 opcnt31:inst2|cnt[7]~100 opcnt31:inst2|cnt[6]~105 opcnt31:inst2|cnt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.833 ns" { opcnt31:inst2|di {} opcnt31:inst2|_~714 {} opcnt31:inst2|_~190 {} opcnt31:inst2|cnt[7]~100 {} opcnt31:inst2|cnt[6]~105 {} opcnt31:inst2|cnt[6] {} } { 0.000ns 1.144ns 0.715ns 1.902ns 0.471ns 0.182ns } { 0.000ns 0.114ns 0.114ns 0.292ns 0.590ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 3.111 ns + Shortest register " "Info: + Shortest clock path from clock \"sysclk\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sysclk 1 CLK PIN_28 53 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 53; CLK Node = 'sysclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "opcnt31p.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31p.bdf" { { 0 -80 88 16 "sysclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns opcnt31:inst2\|cnt\[6\] 2 REG LC_X40_Y7_N3 14 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X40_Y7_N3; Fanout = 14; REG Node = 'opcnt31:inst2\|cnt\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { sysclk opcnt31:inst2|cnt[6] } "NODE_NAME" } } { "opcnt31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31.tdf" 11 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sysclk opcnt31:inst2|cnt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sysclk {} sysclk~out0 {} opcnt31:inst2|cnt[6] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk source 3.111 ns - Longest register " "Info: - Longest clock path from clock \"sysclk\" to source register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sysclk 1 CLK PIN_28 53 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 53; CLK Node = 'sysclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "opcnt31p.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31p.bdf" { { 0 -80 88 16 "sysclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns opcnt31:inst2\|di 2 REG LC_X39_Y8_N3 3 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X39_Y8_N3; Fanout = 3; REG Node = 'opcnt31:inst2\|di'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { sysclk opcnt31:inst2|di } "NODE_NAME" } } { "opcnt31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31.tdf" 12 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sysclk opcnt31:inst2|di } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sysclk {} sysclk~out0 {} opcnt31:inst2|di {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sysclk opcnt31:inst2|cnt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sysclk {} sysclk~out0 {} opcnt31:inst2|cnt[6] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sysclk opcnt31:inst2|di } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sysclk {} sysclk~out0 {} opcnt31:inst2|di {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "opcnt31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31.tdf" 12 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "opcnt31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31.tdf" 11 34 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "opcnt31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31.tdf" 12 8 0 } } { "opcnt31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31.tdf" 11 34 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.833 ns" { opcnt31:inst2|di opcnt31:inst2|_~714 opcnt31:inst2|_~190 opcnt31:inst2|cnt[7]~100 opcnt31:inst2|cnt[6]~105 opcnt31:inst2|cnt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.833 ns" { opcnt31:inst2|di {} opcnt31:inst2|_~714 {} opcnt31:inst2|_~190 {} opcnt31:inst2|cnt[7]~100 {} opcnt31:inst2|cnt[6]~105 {} opcnt31:inst2|cnt[6] {} } { 0.000ns 1.144ns 0.715ns 1.902ns 0.471ns 0.182ns } { 0.000ns 0.114ns 0.114ns 0.292ns 0.590ns 0.309ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sysclk opcnt31:inst2|cnt[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sysclk {} sysclk~out0 {} opcnt31:inst2|cnt[6] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sysclk opcnt31:inst2|di } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sysclk {} sysclk~out0 {} opcnt31:inst2|di {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "pclk register register opcnt31:inst2\|phigen:sscal\|st\[1\] opcnt31:inst2\|phigen:sscal\|st\[0\] 275.03 MHz Internal " "Info: Clock \"pclk\" Internal fmax is restricted to 275.03 MHz between source register \"opcnt31:inst2\|phigen:sscal\|st\[1\]\" and destination register \"opcnt31:inst2\|phigen:sscal\|st\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.873 ns + Longest register register " "Info: + Longest register to register delay is 0.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns opcnt31:inst2\|phigen:sscal\|st\[1\] 1 REG LC_X39_Y10_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X39_Y10_N0; Fanout = 2; REG Node = 'opcnt31:inst2\|phigen:sscal\|st\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcnt31:inst2|phigen:sscal|st[1] } "NODE_NAME" } } { "phigen.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/phigen.tdf" 7 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.564 ns) + CELL(0.309 ns) 0.873 ns opcnt31:inst2\|phigen:sscal\|st\[0\] 2 REG LC_X39_Y10_N5 2 " "Info: 2: + IC(0.564 ns) + CELL(0.309 ns) = 0.873 ns; Loc. = LC_X39_Y10_N5; Fanout = 2; REG Node = 'opcnt31:inst2\|phigen:sscal\|st\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { opcnt31:inst2|phigen:sscal|st[1] opcnt31:inst2|phigen:sscal|st[0] } "NODE_NAME" } } { "phigen.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/phigen.tdf" 7 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 35.40 % ) " "Info: Total cell delay = 0.309 ns ( 35.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.564 ns ( 64.60 % ) " "Info: Total interconnect delay = 0.564 ns ( 64.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { opcnt31:inst2|phigen:sscal|st[1] opcnt31:inst2|phigen:sscal|st[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.873 ns" { opcnt31:inst2|phigen:sscal|st[1] {} opcnt31:inst2|phigen:sscal|st[0] {} } { 0.000ns 0.564ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk destination 3.111 ns + Shortest register " "Info: + Shortest clock path from clock \"pclk\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns pclk 1 CLK PIN_153 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 2; CLK Node = 'pclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "opcnt31p.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31p.bdf" { { 184 -80 88 200 "pclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns opcnt31:inst2\|phigen:sscal\|st\[0\] 2 REG LC_X39_Y10_N5 2 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X39_Y10_N5; Fanout = 2; REG Node = 'opcnt31:inst2\|phigen:sscal\|st\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { pclk opcnt31:inst2|phigen:sscal|st[0] } "NODE_NAME" } } { "phigen.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/phigen.tdf" 7 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { pclk opcnt31:inst2|phigen:sscal|st[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { pclk {} pclk~out0 {} opcnt31:inst2|phigen:sscal|st[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk source 3.111 ns - Longest register " "Info: - Longest clock path from clock \"pclk\" to source register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns pclk 1 CLK PIN_153 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 2; CLK Node = 'pclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "opcnt31p.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31p.bdf" { { 184 -80 88 200 "pclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns opcnt31:inst2\|phigen:sscal\|st\[1\] 2 REG LC_X39_Y10_N0 2 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X39_Y10_N0; Fanout = 2; REG Node = 'opcnt31:inst2\|phigen:sscal\|st\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { pclk opcnt31:inst2|phigen:sscal|st[1] } "NODE_NAME" } } { "phigen.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/phigen.tdf" 7 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { pclk opcnt31:inst2|phigen:sscal|st[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { pclk {} pclk~out0 {} opcnt31:inst2|phigen:sscal|st[1] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { pclk opcnt31:inst2|phigen:sscal|st[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { pclk {} pclk~out0 {} opcnt31:inst2|phigen:sscal|st[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { pclk opcnt31:inst2|phigen:sscal|st[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { pclk {} pclk~out0 {} opcnt31:inst2|phigen:sscal|st[1] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "phigen.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/phigen.tdf" 7 3 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "phigen.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/phigen.tdf" 7 3 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { opcnt31:inst2|phigen:sscal|st[1] opcnt31:inst2|phigen:sscal|st[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.873 ns" { opcnt31:inst2|phigen:sscal|st[1] {} opcnt31:inst2|phigen:sscal|st[0] {} } { 0.000ns 0.564ns } { 0.000ns 0.309ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { pclk opcnt31:inst2|phigen:sscal|st[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { pclk {} pclk~out0 {} opcnt31:inst2|phigen:sscal|st[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { pclk opcnt31:inst2|phigen:sscal|st[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { pclk {} pclk~out0 {} opcnt31:inst2|phigen:sscal|st[1] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcnt31:inst2|phigen:sscal|st[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { opcnt31:inst2|phigen:sscal|st[0] {} } {  } {  } "" } } { "phigen.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/phigen.tdf" 7 3 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "opcnt31:inst2\|cnt\[11\] bd sysclk 13.951 ns register " "Info: tsu for register \"opcnt31:inst2\|cnt\[11\]\" (data pin = \"bd\", clock pin = \"sysclk\") is 13.951 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.025 ns + Longest pin register " "Info: + Longest pin to register delay is 17.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns bd 1 PIN PIN_4 18 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_4; Fanout = 18; PIN Node = 'bd'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { bd } "NODE_NAME" } } { "opcnt31p.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31p.bdf" { { 232 -80 88 248 "bd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(11.144 ns) + CELL(0.590 ns) 13.203 ns opcnt31:inst2\|_~731 2 COMB LC_X39_Y8_N7 16 " "Info: 2: + IC(11.144 ns) + CELL(0.590 ns) = 13.203 ns; Loc. = LC_X39_Y8_N7; Fanout = 16; COMB Node = 'opcnt31:inst2\|_~731'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.734 ns" { bd opcnt31:inst2|_~731 } "NODE_NAME" } } { "opcnt31p.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31p.bdf" { { -16 416 560 176 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.274 ns) + CELL(0.114 ns) 14.591 ns opcnt31:inst2\|_~743 3 COMB LC_X39_Y9_N0 4 " "Info: 3: + IC(1.274 ns) + CELL(0.114 ns) = 14.591 ns; Loc. = LC_X39_Y9_N0; Fanout = 4; COMB Node = 'opcnt31:inst2\|_~743'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.388 ns" { opcnt31:inst2|_~731 opcnt31:inst2|_~743 } "NODE_NAME" } } { "opcnt31p.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31p.bdf" { { -16 416 560 176 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.114 ns) 15.197 ns opcnt31:inst2\|_~439 4 COMB LC_X39_Y9_N6 1 " "Info: 4: + IC(0.492 ns) + CELL(0.114 ns) = 15.197 ns; Loc. = LC_X39_Y9_N6; Fanout = 1; COMB Node = 'opcnt31:inst2\|_~439'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { opcnt31:inst2|_~743 opcnt31:inst2|_~439 } "NODE_NAME" } } { "opcnt31p.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31p.bdf" { { -16 416 560 176 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.221 ns) + CELL(0.607 ns) 17.025 ns opcnt31:inst2\|cnt\[11\] 5 REG LC_X39_Y8_N9 13 " "Info: 5: + IC(1.221 ns) + CELL(0.607 ns) = 17.025 ns; Loc. = LC_X39_Y8_N9; Fanout = 13; REG Node = 'opcnt31:inst2\|cnt\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.828 ns" { opcnt31:inst2|_~439 opcnt31:inst2|cnt[11] } "NODE_NAME" } } { "opcnt31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31.tdf" 11 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.894 ns ( 17.00 % ) " "Info: Total cell delay = 2.894 ns ( 17.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.131 ns ( 83.00 % ) " "Info: Total interconnect delay = 14.131 ns ( 83.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.025 ns" { bd opcnt31:inst2|_~731 opcnt31:inst2|_~743 opcnt31:inst2|_~439 opcnt31:inst2|cnt[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.025 ns" { bd {} bd~out0 {} opcnt31:inst2|_~731 {} opcnt31:inst2|_~743 {} opcnt31:inst2|_~439 {} opcnt31:inst2|cnt[11] {} } { 0.000ns 0.000ns 11.144ns 1.274ns 0.492ns 1.221ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.114ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "opcnt31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31.tdf" 11 34 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 3.111 ns - Shortest register " "Info: - Shortest clock path from clock \"sysclk\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sysclk 1 CLK PIN_28 53 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 53; CLK Node = 'sysclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "opcnt31p.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31p.bdf" { { 0 -80 88 16 "sysclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns opcnt31:inst2\|cnt\[11\] 2 REG LC_X39_Y8_N9 13 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X39_Y8_N9; Fanout = 13; REG Node = 'opcnt31:inst2\|cnt\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { sysclk opcnt31:inst2|cnt[11] } "NODE_NAME" } } { "opcnt31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31.tdf" 11 34 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sysclk opcnt31:inst2|cnt[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sysclk {} sysclk~out0 {} opcnt31:inst2|cnt[11] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.025 ns" { bd opcnt31:inst2|_~731 opcnt31:inst2|_~743 opcnt31:inst2|_~439 opcnt31:inst2|cnt[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.025 ns" { bd {} bd~out0 {} opcnt31:inst2|_~731 {} opcnt31:inst2|_~743 {} opcnt31:inst2|_~439 {} opcnt31:inst2|cnt[11] {} } { 0.000ns 0.000ns 11.144ns 1.274ns 0.492ns 1.221ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.114ns 0.607ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sysclk opcnt31:inst2|cnt[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sysclk {} sysclk~out0 {} opcnt31:inst2|cnt[11] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sysclk seg\[4\] opcnt31:inst2\|scnt\[9\] 20.644 ns register " "Info: tco from clock \"sysclk\" to destination pin \"seg\[4\]\" through register \"opcnt31:inst2\|scnt\[9\]\" is 20.644 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk source 3.111 ns + Longest register " "Info: + Longest clock path from clock \"sysclk\" to source register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sysclk 1 CLK PIN_28 53 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 53; CLK Node = 'sysclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "opcnt31p.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31p.bdf" { { 0 -80 88 16 "sysclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns opcnt31:inst2\|scnt\[9\] 2 REG LC_X36_Y8_N3 17 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X36_Y8_N3; Fanout = 17; REG Node = 'opcnt31:inst2\|scnt\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { sysclk opcnt31:inst2|scnt[9] } "NODE_NAME" } } { "opcnt31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31.tdf" 11 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sysclk opcnt31:inst2|scnt[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sysclk {} sysclk~out0 {} opcnt31:inst2|scnt[9] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "opcnt31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31.tdf" 11 23 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.309 ns + Longest register pin " "Info: + Longest register to pin delay is 17.309 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns opcnt31:inst2\|scnt\[9\] 1 REG LC_X36_Y8_N3 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X36_Y8_N3; Fanout = 17; REG Node = 'opcnt31:inst2\|scnt\[9\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcnt31:inst2|scnt[9] } "NODE_NAME" } } { "opcnt31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31.tdf" 11 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.367 ns) + CELL(0.114 ns) 2.481 ns opcnt31:inst2\|scn\[7\]~26 2 COMB LC_X42_Y8_N2 2 " "Info: 2: + IC(2.367 ns) + CELL(0.114 ns) = 2.481 ns; Loc. = LC_X42_Y8_N2; Fanout = 2; COMB Node = 'opcnt31:inst2\|scn\[7\]~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { opcnt31:inst2|scnt[9] opcnt31:inst2|scn[7]~26 } "NODE_NAME" } } { "opcnt31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31.tdf" 6 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.836 ns) + CELL(0.114 ns) 4.431 ns opcnt31:inst2\|sgd\[0\]~30 3 COMB LC_X37_Y9_N8 1 " "Info: 3: + IC(1.836 ns) + CELL(0.114 ns) = 4.431 ns; Loc. = LC_X37_Y9_N8; Fanout = 1; COMB Node = 'opcnt31:inst2\|sgd\[0\]~30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.950 ns" { opcnt31:inst2|scn[7]~26 opcnt31:inst2|sgd[0]~30 } "NODE_NAME" } } { "opcnt31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31.tdf" 13 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.114 ns) 6.143 ns opcnt31:inst2\|sgd\[0\]~31 4 COMB LC_X35_Y7_N7 1 " "Info: 4: + IC(1.598 ns) + CELL(0.114 ns) = 6.143 ns; Loc. = LC_X35_Y7_N7; Fanout = 1; COMB Node = 'opcnt31:inst2\|sgd\[0\]~31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { opcnt31:inst2|sgd[0]~30 opcnt31:inst2|sgd[0]~31 } "NODE_NAME" } } { "opcnt31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31.tdf" 13 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.590 ns) 7.159 ns opcnt31:inst2\|sgd\[0\] 5 COMB LC_X35_Y7_N6 7 " "Info: 5: + IC(0.426 ns) + CELL(0.590 ns) = 7.159 ns; Loc. = LC_X35_Y7_N6; Fanout = 7; COMB Node = 'opcnt31:inst2\|sgd\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { opcnt31:inst2|sgd[0]~31 opcnt31:inst2|sgd[0] } "NODE_NAME" } } { "opcnt31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31.tdf" 13 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.900 ns) + CELL(0.590 ns) 13.649 ns opcnt31:inst2\|seg\[2\]~43 6 COMB LC_X1_Y22_N9 1 " "Info: 6: + IC(5.900 ns) + CELL(0.590 ns) = 13.649 ns; Loc. = LC_X1_Y22_N9; Fanout = 1; COMB Node = 'opcnt31:inst2\|seg\[2\]~43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.490 ns" { opcnt31:inst2|sgd[0] opcnt31:inst2|seg[2]~43 } "NODE_NAME" } } { "opcnt31.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31.tdf" 6 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.536 ns) + CELL(2.124 ns) 17.309 ns seg\[4\] 7 PIN PIN_13 0 " "Info: 7: + IC(1.536 ns) + CELL(2.124 ns) = 17.309 ns; Loc. = PIN_13; Fanout = 0; PIN Node = 'seg\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.660 ns" { opcnt31:inst2|seg[2]~43 seg[4] } "NODE_NAME" } } { "opcnt31p.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31p.bdf" { { 8 576 752 24 "seg\[0..6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.646 ns ( 21.06 % ) " "Info: Total cell delay = 3.646 ns ( 21.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.663 ns ( 78.94 % ) " "Info: Total interconnect delay = 13.663 ns ( 78.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.309 ns" { opcnt31:inst2|scnt[9] opcnt31:inst2|scn[7]~26 opcnt31:inst2|sgd[0]~30 opcnt31:inst2|sgd[0]~31 opcnt31:inst2|sgd[0] opcnt31:inst2|seg[2]~43 seg[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.309 ns" { opcnt31:inst2|scnt[9] {} opcnt31:inst2|scn[7]~26 {} opcnt31:inst2|sgd[0]~30 {} opcnt31:inst2|sgd[0]~31 {} opcnt31:inst2|sgd[0] {} opcnt31:inst2|seg[2]~43 {} seg[4] {} } { 0.000ns 2.367ns 1.836ns 1.598ns 0.426ns 5.900ns 1.536ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.590ns 0.590ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sysclk opcnt31:inst2|scnt[9] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sysclk {} sysclk~out0 {} opcnt31:inst2|scnt[9] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.309 ns" { opcnt31:inst2|scnt[9] opcnt31:inst2|scn[7]~26 opcnt31:inst2|sgd[0]~30 opcnt31:inst2|sgd[0]~31 opcnt31:inst2|sgd[0] opcnt31:inst2|seg[2]~43 seg[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.309 ns" { opcnt31:inst2|scnt[9] {} opcnt31:inst2|scn[7]~26 {} opcnt31:inst2|sgd[0]~30 {} opcnt31:inst2|sgd[0]~31 {} opcnt31:inst2|sgd[0] {} opcnt31:inst2|seg[2]~43 {} seg[4] {} } { 0.000ns 2.367ns 1.836ns 1.598ns 0.426ns 5.900ns 1.536ns } { 0.000ns 0.114ns 0.114ns 0.114ns 0.590ns 0.590ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DEBOUNCE:inst\|D0 pa sysclk -4.278 ns register " "Info: th for register \"DEBOUNCE:inst\|D0\" (data pin = \"pa\", clock pin = \"sysclk\") is -4.278 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 3.111 ns + Longest register " "Info: + Longest clock path from clock \"sysclk\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sysclk 1 CLK PIN_28 53 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 53; CLK Node = 'sysclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "opcnt31p.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31p.bdf" { { 0 -80 88 16 "sysclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns DEBOUNCE:inst\|D0 2 REG LC_X51_Y11_N2 2 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X51_Y11_N2; Fanout = 2; REG Node = 'DEBOUNCE:inst\|D0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { sysclk DEBOUNCE:inst|D0 } "NODE_NAME" } } { "debounce.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/debounce.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sysclk DEBOUNCE:inst|D0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sysclk {} sysclk~out0 {} DEBOUNCE:inst|D0 {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "debounce.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/debounce.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.404 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns pa 1 PIN PIN_135 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_135; Fanout = 1; PIN Node = 'pa'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pa } "NODE_NAME" } } { "opcnt31p.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/opcnt31p.bdf" { { 32 -80 88 48 "pa" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.820 ns) + CELL(0.115 ns) 7.404 ns DEBOUNCE:inst\|D0 2 REG LC_X51_Y11_N2 2 " "Info: 2: + IC(5.820 ns) + CELL(0.115 ns) = 7.404 ns; Loc. = LC_X51_Y11_N2; Fanout = 2; REG Node = 'DEBOUNCE:inst\|D0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.935 ns" { pa DEBOUNCE:inst|D0 } "NODE_NAME" } } { "debounce.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-3 opcnt31p/debounce.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.584 ns ( 21.39 % ) " "Info: Total cell delay = 1.584 ns ( 21.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.820 ns ( 78.61 % ) " "Info: Total interconnect delay = 5.820 ns ( 78.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.404 ns" { pa DEBOUNCE:inst|D0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.404 ns" { pa {} pa~out0 {} DEBOUNCE:inst|D0 {} } { 0.000ns 0.000ns 5.820ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { sysclk DEBOUNCE:inst|D0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { sysclk {} sysclk~out0 {} DEBOUNCE:inst|D0 {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.404 ns" { pa DEBOUNCE:inst|D0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.404 ns" { pa {} pa~out0 {} DEBOUNCE:inst|D0 {} } { 0.000ns 0.000ns 5.820ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 28 11:47:59 2021 " "Info: Processing ended: Mon Jun 28 11:47:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
