// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module runge_kutta_45_macply (
        ap_ready,
        result_V_read,
        x_V_read,
        y_V_read,
        ap_return
);


output   ap_ready;
input  [176:0] result_V_read;
input  [84:0] x_V_read;
input  [84:0] y_V_read;
output  [176:0] ap_return;

wire   [169:0] r_V_fu_36_p2;
wire  signed [176:0] sext_ln859_fu_42_p1;

runge_kutta_45_mul_85s_85s_170_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 85 ),
    .din1_WIDTH( 85 ),
    .dout_WIDTH( 170 ))
mul_85s_85s_170_1_1_U56(
    .din0(y_V_read),
    .din1(x_V_read),
    .dout(r_V_fu_36_p2)
);

assign ap_ready = 1'b1;

assign ap_return = ($signed(sext_ln859_fu_42_p1) + $signed(result_V_read));

assign sext_ln859_fu_42_p1 = $signed(r_V_fu_36_p2);

endmodule //runge_kutta_45_macply
