<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="error" file="NgdBuild" num="76" delta="new" >File &quot;<arg fmt="%s" index="4">D:\Homeworks\FPGA_codes\ip4/ram.ngc</arg>&quot; cannot be merged into block &quot;<arg fmt="%s" index="1">ram_ins0</arg>&quot; (<arg fmt="%s" index="2">TYPE</arg>=&quot;<arg fmt="%s" index="3">ram</arg>&quot;) because one or more pins on the block, including pin &quot;<arg fmt="%s" index="5">wea&lt;3&gt;</arg>&quot;, were not found in the file.  Please make sure that all pins on the instantiated component match pins in the lower-level design block (irrespective of case).  If there are bussed pins on this block, make sure that the upper-level and lower-level netlists use the same bus-naming convention.
</msg>

<msg type="error" file="NgdBuild" num="604" delta="new" ><arg fmt="%s" index="1">logical</arg> block &apos;<arg fmt="%s" index="2">ram_ins0</arg>&apos; with type &apos;<arg fmt="%s" index="3">ram</arg>&apos; could not be resolved. A pin name misspelling can cause this, a missing edif or ngc file, case mismatch between the block name and the edif or ngc file name, or the misspelling of a type name. Symbol &apos;<arg fmt="%s" index="4">ram</arg>&apos; is not supported in target &apos;<arg fmt="%s" index="5">spartan6</arg>&apos;.
</msg>

<msg type="warning" file="NgdBuild" num="478" delta="new" >clock net <arg fmt="%s" index="1">clk_BUFGP</arg> with clock driver <arg fmt="%s" index="2">clk_BUFGP/BUFG</arg> drives no clock pins
</msg>

</messages>

