Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar  2 02:11:32 2020
| Host         : Pine-Ripper running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nexys4fpga_v1_control_sets_placed.rpt
| Design       : nexys4fpga_v1
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    28 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|     10 |            1 |
|    16+ |           26 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             724 |          108 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             754 |           82 |
| Yes          | No                    | No                     |             342 |           45 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             728 |           80 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+------------------------------------+------------------------------------+------------------+----------------+
|          Clock Signal         |            Enable Signal           |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------------+------------------------------------+------------------------------------+------------------+----------------+
|  generated_clock/inst/clk_157 |                                    | DB/SS[0]                           |                2 |              8 |
|  generated_clock/inst/clk_157 | OUTMUX/BINBCD/bin_reg1             | OUTMUX/BINBCD/done_conversion      |                2 |             10 |
|  generated_clock/inst/clk_157 | OUTMUX/BINBCD/binary_to_bcd_net_53 | OUTMUX/BINBCD/binary_to_bcd_net_21 |                2 |             30 |
|  generated_clock/inst/clk_157 | CTL/E[0]                           | DB/JA_OBUF[1]                      |                3 |             32 |
|  generated_clock/inst/clk_157 | CTL/inputs_reg[10][0][0]           | DB/JA_OBUF[1]                      |                3 |             32 |
|  generated_clock/inst/clk_157 | CTL/inputs_reg[11][0][0]           | DB/JA_OBUF[1]                      |                3 |             32 |
|  generated_clock/inst/clk_157 | CTL/inputs_reg[0][0][0]            | DB/JA_OBUF[1]                      |                4 |             32 |
|  generated_clock/inst/clk_157 | CTL/inputs_reg[1][0][0]            | DB/JA_OBUF[1]                      |                2 |             32 |
|  generated_clock/inst/clk_157 | CTL/inputs_reg[13][0][0]           | DB/JA_OBUF[1]                      |                3 |             32 |
|  generated_clock/inst/clk_157 | CTL/inputs_reg[12][0][0]           | DB/JA_OBUF[1]                      |                3 |             32 |
|  generated_clock/inst/clk_157 | CTL/inputs_reg[5][0][0]            | DB/JA_OBUF[1]                      |                4 |             32 |
|  generated_clock/inst/clk_157 | CTL/inputs_reg[2][0][0]            | DB/JA_OBUF[1]                      |                3 |             32 |
|  generated_clock/inst/clk_157 | CTL/inputs_reg[3][0][0]            | DB/JA_OBUF[1]                      |                2 |             32 |
|  generated_clock/inst/clk_157 | CTL/inputs_reg[4][0][0]            | DB/JA_OBUF[1]                      |                2 |             32 |
|  generated_clock/inst/clk_157 | CTL/inputs_reg[9][0][0]            | DB/JA_OBUF[1]                      |                3 |             32 |
|  generated_clock/inst/clk_157 | CTL/inputs_reg[6][0][0]            | DB/JA_OBUF[1]                      |                2 |             32 |
|  generated_clock/inst/clk_157 | CTL/inputs_reg[8][0][0]            | DB/JA_OBUF[1]                      |                4 |             32 |
|  generated_clock/inst/clk_157 | CTL/sel[15]                        | DB/JA_OBUF[1]                      |                2 |             32 |
|  generated_clock/inst/clk_157 | DB/state_reg[15][0]                | DB/JA_OBUF[1]                      |                6 |             34 |
|  generated_clock/inst/clk_157 | CTL/Q[0]                           | DB/JA_OBUF[1]                      |                9 |             46 |
|  generated_clock/inst/clk_157 |                                    | DB/db_count[31]_i_1_n_0            |                8 |             62 |
|  generated_clock/inst/clk_157 | DB/E[0]                            | OUTMUX/BINBCD/binary_to_bcd_net_21 |                8 |             64 |
|  generated_clock/inst/clk_157 | OUTMUX/BINBCD/binary_to_bcd_net_54 | DB/JA_OBUF[1]                      |               10 |             64 |
|  generated_clock/inst/clk_157 |                                    | DB/JA_OBUF[0]                      |               10 |             70 |
|  generated_clock/inst/clk_157 | OUTMUX/BINBCD/binary_to_bcd_net_53 |                                    |               22 |            166 |
|  generated_clock/inst/clk_157 | DB/db_count[31]_i_1_n_0            |                                    |               23 |            176 |
|  generated_clock/inst/clk_157 |                                    | DB/JA_OBUF[1]                      |               62 |            614 |
|  generated_clock/inst/clk_157 |                                    |                                    |              108 |            724 |
+-------------------------------+------------------------------------+------------------------------------+------------------+----------------+


