#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Nov  7 21:20:48 2023
# Process ID: 700
# Current directory: C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.runs/synth_1
# Command line: vivado.exe -log scopeToHdmi.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source scopeToHdmi.tcl
# Log file: C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.runs/synth_1/scopeToHdmi.vds
# Journal file: C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.runs/synth_1\vivado.jou
# Running On: ASUSComputer, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16541 MB
#-----------------------------------------------------------
source scopeToHdmi.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 455.340 ; gain = 160.762
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.cache/ip 
Command: read_checkpoint -auto_incremental -incremental C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.srcs/utils_1/imports/synth_1/scopeToHdmi.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.srcs/utils_1/imports/synth_1/scopeToHdmi.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top scopeToHdmi -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24752
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.586 ; gain = 411.676
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'scopeToHdmi' [C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/scopeToHdmi.vhdl:32]
INFO: [Synth 8-3491] module 'videoSignalGenerator' declared at 'C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/videoSignalGenerator.vhdl:17' bound to instance 'vsg' of component 'videoSignalGenerator' [C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/scopeToHdmi.vhdl:48]
INFO: [Synth 8-638] synthesizing module 'videoSignalGenerator' [C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/videoSignalGenerator.vhdl:32]
INFO: [Synth 8-256] done synthesizing module 'videoSignalGenerator' (0#1) [C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/videoSignalGenerator.vhdl:32]
INFO: [Synth 8-3491] module 'scopeFace' declared at 'C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/scopeFace.vhdl:17' bound to instance 'sf' of component 'scopeFace' [C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/scopeToHdmi.vhdl:56]
INFO: [Synth 8-638] synthesizing module 'scopeFace' [C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/scopeFace.vhdl:37]
INFO: [Synth 8-256] done synthesizing module 'scopeFace' (0#1) [C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/scopeFace.vhdl:37]
INFO: [Synth 8-3491] module 'hdmi_tx_0' declared at 'C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.runs/synth_1/.Xil/Vivado-700-ASUSComputer/realtime/hdmi_tx_0_stub.vhdl:6' bound to instance 'hdmi_inst' of component 'hdmi_tx_0' [C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/scopeToHdmi.vhdl:70]
INFO: [Synth 8-638] synthesizing module 'hdmi_tx_0' [C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.runs/synth_1/.Xil/Vivado-700-ASUSComputer/realtime/hdmi_tx_0_stub.vhdl:30]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.runs/synth_1/.Xil/Vivado-700-ASUSComputer/realtime/clk_wiz_0_stub.vhdl:6' bound to instance 'vc' of component 'clk_wiz_0' [C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/scopeToHdmi.vhdl:89]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.runs/synth_1/.Xil/Vivado-700-ASUSComputer/realtime/clk_wiz_0_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'scopeToHdmi' (0#1) [C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/scopeToHdmi.vhdl:32]
WARNING: [Synth 8-3917] design scopeToHdmi has port hdmiOen driven by constant 1
WARNING: [Synth 8-7129] Port ch1Enb in module scopeFace is either unconnected or has no load
WARNING: [Synth 8-7129] Port ch2Enb in module scopeFace is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1390.590 ; gain = 517.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1390.590 ; gain = 517.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1390.590 ; gain = 517.680
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1390.590 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'vc'
Finished Parsing XDC File [c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'vc'
Parsing XDC File [c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'hdmi_inst'
Finished Parsing XDC File [c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc] for cell 'hdmi_inst'
Parsing XDC File [C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/scopeToHdmi.xdc]
WARNING: [Constraints 18-619] A clock with name 'sysClk' already exists, overwriting the previous clock with the same name. [C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/scopeToHdmi.xdc:3]
Finished Parsing XDC File [C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/scopeToHdmi.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/scopeToHdmi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/scopeToHdmi_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/scopeToHdmi_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1495.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1495.629 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1495.629 ; gain = 622.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1495.629 ; gain = 622.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysClk. (constraint file  c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysClk. (constraint file  c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for tmdsClkN. (constraint file  c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmdsClkN. (constraint file  c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for tmdsClkP. (constraint file  c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmdsClkP. (constraint file  c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for tmdsDataN[0]. (constraint file  c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmdsDataN[0]. (constraint file  c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for tmdsDataN[1]. (constraint file  c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmdsDataN[1]. (constraint file  c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for tmdsDataN[2]. (constraint file  c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmdsDataN[2]. (constraint file  c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for tmdsDataP[0]. (constraint file  c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmdsDataP[0]. (constraint file  c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for tmdsDataP[1]. (constraint file  c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmdsDataP[1]. (constraint file  c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for tmdsDataP[2]. (constraint file  c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for tmdsDataP[2]. (constraint file  c:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.gen/sources_1/ip/hdmi_tx_0/hdmi_tx_0/hdmi_tx_0_in_context.xdc, line 16).
Applied set_property KEEP_HIERARCHY = SOFT for vc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hdmi_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1495.629 ; gain = 622.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1495.629 ; gain = 622.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 74    
+---Registers : 
	               11 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   11 Bit        Muxes := 2     
	   3 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 44    
	  80 Input    1 Bit        Muxes := 1     
	  18 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design scopeToHdmi has port hdmiOen driven by constant 1
WARNING: [Synth 8-7129] Port ch1Enb in module scopeFace is either unconnected or has no load
WARNING: [Synth 8-7129] Port ch2Enb in module scopeFace is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1495.629 ; gain = 622.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sysClk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1495.629 ; gain = 622.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1495.629 ; gain = 622.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1495.629 ; gain = 622.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1495.629 ; gain = 622.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1495.629 ; gain = 622.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1495.629 ; gain = 622.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1495.629 ; gain = 622.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1495.629 ; gain = 622.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1495.629 ; gain = 622.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |hdmi_tx_0     |         1|
|2     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |hdmi_tx_0_bbox |     1|
|3     |CARRY4         |   130|
|4     |LUT1           |    21|
|5     |LUT2           |   284|
|6     |LUT3           |    28|
|7     |LUT4           |   375|
|8     |LUT5           |   128|
|9     |LUT6           |   221|
|10    |FDRE           |    63|
|11    |FDSE           |    10|
|12    |IBUF           |     4|
|13    |OBUF           |     1|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1495.629 ; gain = 622.719
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 1495.629 ; gain = 517.680
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1495.629 ; gain = 622.719
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1495.629 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 130 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'scopeToHdmi' is not ideal for floorplanning, since the cellview 'videoSignalGenerator' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1495.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 90b648b3
INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1495.629 ; gain = 1003.551
INFO: [Common 17-1381] The checkpoint 'C:/Users/JackPaul/OneDrive/Documents/Programs/Projects/eeng498/scopeface-lab2/signaltohdmi-lab2.runs/synth_1/scopeToHdmi.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file scopeToHdmi_utilization_synth.rpt -pb scopeToHdmi_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  7 21:21:45 2023...
