[EFX-0000 INFO] Efinix FPGA Synthesis.
[EFX-0000 INFO] Version: 2023.1.150
[EFX-0000 INFO] Compiled: Jun 23 2023.
[EFX-0000 INFO] 
[EFX-0000 INFO] Copyright (C) 2013 - 2023 Efinix Inc. All rights reserved.

-- Analyzing Verilog file 'C:/Efinity/2023.1/sim_models/maplib/efinix_peri_lib.v' (VERI-1482)
C:/Efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(8): INFO: compiling module 'EFX_IBUF' (VERI-1018)
C:/Efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(16): INFO: compiling module 'EFX_OBUF' (VERI-1018)
C:/Efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(23): INFO: compiling module 'EFX_IO_BUF' (VERI-1018)
C:/Efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(33): INFO: compiling module 'EFX_CLKOUT' (VERI-1018)
C:/Efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(41): INFO: compiling module 'EFX_IREG' (VERI-1018)
C:/Efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(51): INFO: compiling module 'EFX_OREG' (VERI-1018)
C:/Efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(60): INFO: compiling module 'EFX_IOREG' (VERI-1018)
C:/Efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(75): INFO: compiling module 'EFX_IDDIO' (VERI-1018)
C:/Efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(87): INFO: compiling module 'EFX_ODDIO' (VERI-1018)
C:/Efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(99): INFO: compiling module 'EFX_GPIO_V1' (VERI-1018)
C:/Efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(118): INFO: compiling module 'EFX_PLL_V1' (VERI-1018)
C:/Efinity/2023.1/sim_models/maplib/efinix_peri_lib.v(136): INFO: compiling module 'EFX_OSC_V1' (VERI-1018)
INFO: Read project database "C:/Efinity/2023.1/project/final/final.xml"
INFO: ***** Beginning Analysis ... *****
INFO: default VHDL library search path is now "C:/Efinity/2023.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504)
-- Analyzing Verilog file 'C:/Efinity/2023.1/sim_models/maplib/efinix_maplib.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Efinity/2023.1/sim_models/maplib/efinix_peri_lib.v' (VERI-1482)
-- Analyzing Verilog file 'C:\Efinity\2023.1\project\final\system_top.v' (VERI-1482)
-- Analyzing Verilog file 'C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm.v' (VERI-1482)
-- Analyzing Verilog file 'C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_define.vh' (VERI-1482)
-- Analyzing Verilog file 'C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v' (VERI-1482)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(41): INFO: undeclared symbol 'clk', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(42): INFO: undeclared symbol 'reset', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(43): INFO: undeclared symbol 'ctrl_PADDR', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(44): INFO: undeclared symbol 'ctrl_PREADY', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(45): INFO: undeclared symbol 'ctrl_PENABLE', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(46): INFO: undeclared symbol 'ctrl_PSEL', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(47): INFO: undeclared symbol 'ctrl_PWRITE', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(48): INFO: undeclared symbol 'ctrl_PWDATA', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(49): INFO: undeclared symbol 'ctrl_PRDATA', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(50): INFO: undeclared symbol 'ctrl_PSLVERROR', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(51): INFO: undeclared symbol 'ctrl_interrupts', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(52): INFO: undeclared symbol 'read_arvalid', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(53): INFO: undeclared symbol 'read_araddr', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(54): INFO: undeclared symbol 'read_arready', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(55): INFO: undeclared symbol 'read_arregion', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(56): INFO: undeclared symbol 'read_arlen', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(57): INFO: undeclared symbol 'read_arsize', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(58): INFO: undeclared symbol 'read_arburst', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(59): INFO: undeclared symbol 'read_arlock', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(60): INFO: undeclared symbol 'read_arcache', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(61): INFO: undeclared symbol 'read_arqos', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(62): INFO: undeclared symbol 'read_arprot', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(63): INFO: undeclared symbol 'read_rready', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(64): INFO: undeclared symbol 'read_rvalid', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(65): INFO: undeclared symbol 'read_rdata', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(66): INFO: undeclared symbol 'read_rlast', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(67): INFO: undeclared symbol 'write_awvalid', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(68): INFO: undeclared symbol 'write_awready', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(69): INFO: undeclared symbol 'write_awaddr', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(70): INFO: undeclared symbol 'write_awregion', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(71): INFO: undeclared symbol 'write_awlen', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(72): INFO: undeclared symbol 'write_awsize', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(73): INFO: undeclared symbol 'write_awburst', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(74): INFO: undeclared symbol 'write_awlock', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(75): INFO: undeclared symbol 'write_awcache', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(76): INFO: undeclared symbol 'write_awqos', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(77): INFO: undeclared symbol 'write_awprot', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(78): INFO: undeclared symbol 'write_wvalid', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(79): INFO: undeclared symbol 'write_wready', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(80): INFO: undeclared symbol 'write_wdata', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(81): INFO: undeclared symbol 'write_wstrb', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(82): INFO: undeclared symbol 'write_wlast', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(83): INFO: undeclared symbol 'write_bvalid', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(84): INFO: undeclared symbol 'write_bready', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(85): INFO: undeclared symbol 'write_bresp', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(86): INFO: undeclared symbol 'dat0_o_tvalid', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(87): INFO: undeclared symbol 'dat0_o_tready', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(88): INFO: undeclared symbol 'dat0_o_tdata', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(89): INFO: undeclared symbol 'dat0_o_tkeep', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(90): INFO: undeclared symbol 'dat0_o_tdest', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(91): INFO: undeclared symbol 'dat0_o_tlast', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(92): INFO: undeclared symbol 'dat0_i_tvalid', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(93): INFO: undeclared symbol 'dat0_i_tready', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(94): INFO: undeclared symbol 'dat0_i_tdata', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(95): INFO: undeclared symbol 'dat0_i_tkeep', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(96): INFO: undeclared symbol 'dat0_i_tdest', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(97): INFO: undeclared symbol 'dat0_i_tlast', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(98): INFO: undeclared symbol 'read_rresp', assumed default net type 'wire' (VERI-2561)
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(99): WARNING: root scope declaration is not allowed in Verilog 95/2K mode (VERI-1791)
-- Verilog file 'C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v' ignored due to errors (VERI-1483)
INFO: Analysis took 1.69175 seconds.
INFO: 	Analysis took 1.5 seconds (approximately) in total CPU time.
INFO: Analysis virtual memory usage: begin = 55.804 MB, end = 57.868 MB, delta = 2.064 MB
INFO: 	Analysis peak virtual memory usage = 57.876 MB
INFO: Analysis resident set memory usage: begin = 58.36 MB, end = 61.768 MB, delta = 3.408 MB
INFO: 	Analysis peak resident set memory usage = 61.772 MB
INFO: ***** Ending Analysis ... *****
C:\Efinity\2023.1\project\final\ip\dma_s2mm\dma_s2mm_tmpl.v(99): ERROR: module instantiations in compilation scope are not allowed (VERI-1413)
