Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/stefan/bel_projects_doomsday/modules/remote_update/asmi10/asmi10.qsys --synthesis=VERILOG --output-directory=/home/stefan/bel_projects_doomsday/modules/remote_update/asmi10/asmi10 --family="Arria 10" --part=10AX115S2F45I1SG
Progress: Loading asmi10/asmi10.qsys
Progress: Reading input file
Progress: Adding asmi_parallel_0 [altera_asmi_parallel 18.1]
Progress: Parameterizing module asmi_parallel_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: asmi10: "Transforming system: asmi10"
Info: asmi10: Running transform generation_view_transform
Info: asmi10: Running transform generation_view_transform took 0.001s
Info: asmi_parallel_0: Running transform generation_view_transform
Info: asmi_parallel_0: Running transform generation_view_transform took 0.000s
Info: asmi10: Running transform merlin_avalon_transform
Info: asmi10: Running transform merlin_avalon_transform took 0.067s
Info: asmi10: "Naming system components in system: asmi10"
Info: asmi10: "Processing generation queue"
Info: asmi10: "Generating: asmi10"
Info: asmi10: "Generating: asmi10_altera_asmi_parallel_181_gdoqleq"
Info: asmi_parallel_0: generating top-level entity asmi10_altera_asmi_parallel_181_gdoqleq
Info: asmi10: Done "asmi10" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
