<stg><name>ProxGS</name>


<trans_list>

<trans id="434" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_2" val="1"/>
<literal name="icmp_ln13_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_2" val="1"/>
<literal name="icmp_ln13_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="6" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="30" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="33" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="86" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="89" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="89" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="100" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([16384 x i8]* %x_io_V), !map !208

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([16384 x float]* %coe_a_M_real), !map !214

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([16384 x float]* %coe_a_M_imag), !map !218

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([16384 x float]* %coe_b), !map !222

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @ProxGS_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
:5  %tmp_M_real = alloca [16384 x float], align 4

]]></Node>
<StgValue><ssdm name="tmp_M_real"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
:6  %tmp_M_imag = alloca [16384 x float], align 4

]]></Node>
<StgValue><ssdm name="tmp_M_imag"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:7  %fft_result_M_real = alloca [16384 x float], align 4

]]></Node>
<StgValue><ssdm name="fft_result_M_real"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
:8  %fft_result_M_imag = alloca [16384 x float], align 4

]]></Node>
<StgValue><ssdm name="fft_result_M_imag"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %arrayctor.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
arrayctor.loop:0  %phi_ln13 = phi i7 [ 0, %0 ], [ %add_ln13, %arrayctor.loop1 ]

]]></Node>
<StgValue><ssdm name="phi_ln13"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop:1  %add_ln13 = add i7 %phi_ln13, 1

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop:3  br label %arrayctor.loop3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
arrayctor.loop3:0  %phi_ln13_1 = phi i7 [ 0, %arrayctor.loop ], [ %add_ln13_1, %arrayctor.loop3 ]

]]></Node>
<StgValue><ssdm name="phi_ln13_1"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop3:1  %add_ln13_1 = add i7 %phi_ln13_1, 1

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
arrayctor.loop3:2  %tmp = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %phi_ln13, i7 %phi_ln13_1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="14">
<![CDATA[
arrayctor.loop3:3  %zext_ln1027 = zext i14 %tmp to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop3:4  %tmp_M_real_addr = getelementptr [16384 x float]* %tmp_M_real, i64 0, i64 %zext_ln1027

]]></Node>
<StgValue><ssdm name="tmp_M_real_addr"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop3:5  %tmp_M_imag_addr = getelementptr [16384 x float]* %tmp_M_imag, i64 0, i64 %zext_ln1027

]]></Node>
<StgValue><ssdm name="tmp_M_imag_addr"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
arrayctor.loop3:6  store float 0.000000e+00, float* %tmp_M_real_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
arrayctor.loop3:7  store float 0.000000e+00, float* %tmp_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop3:8  %icmp_ln13 = icmp eq i7 %phi_ln13_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop3:9  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop3:10  br i1 %icmp_ln13, label %arrayctor.loop1, label %arrayctor.loop3

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop1:0  %icmp_ln13_1 = icmp eq i7 %phi_ln13, -1

]]></Node>
<StgValue><ssdm name="icmp_ln13_1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop1:1  br i1 %icmp_ln13_1, label %arrayctor.loop4.preheader, label %arrayctor.loop

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
<literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4.preheader:0  br label %arrayctor.loop4

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
arrayctor.loop4:0  %phi_ln13_2 = phi i7 [ %add_ln13_2, %arrayctor.loop45 ], [ 0, %arrayctor.loop4.preheader ]

]]></Node>
<StgValue><ssdm name="phi_ln13_2"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop4:1  %add_ln13_2 = add i7 %phi_ln13_2, 1

]]></Node>
<StgValue><ssdm name="add_ln13_2"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop4:2  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4:3  br label %arrayctor.loop7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
arrayctor.loop7:0  %phi_ln13_3 = phi i7 [ 0, %arrayctor.loop4 ], [ %add_ln13_3, %arrayctor.loop7 ]

]]></Node>
<StgValue><ssdm name="phi_ln13_3"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop7:1  %add_ln13_3 = add i7 %phi_ln13_3, 1

]]></Node>
<StgValue><ssdm name="add_ln13_3"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
arrayctor.loop7:2  %tmp_16 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %phi_ln13_2, i7 %phi_ln13_3)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="14">
<![CDATA[
arrayctor.loop7:3  %zext_ln1027_1 = zext i14 %tmp_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1027_1"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop7:4  %fft_result_M_real_a = getelementptr [16384 x float]* %fft_result_M_real, i64 0, i64 %zext_ln1027_1

]]></Node>
<StgValue><ssdm name="fft_result_M_real_a"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop7:5  %fft_result_M_imag_a = getelementptr [16384 x float]* %fft_result_M_imag, i64 0, i64 %zext_ln1027_1

]]></Node>
<StgValue><ssdm name="fft_result_M_imag_a"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
arrayctor.loop7:6  store float 0.000000e+00, float* %fft_result_M_real_a, align 8

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
arrayctor.loop7:7  store float 0.000000e+00, float* %fft_result_M_imag_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop7:8  %icmp_ln13_2 = icmp eq i7 %phi_ln13_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln13_2"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop7:9  %empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop7:10  br i1 %icmp_ln13_2, label %arrayctor.loop45, label %arrayctor.loop7

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
arrayctor.loop45:0  %icmp_ln13_3 = icmp eq i7 %phi_ln13_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln13_3"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop45:1  br i1 %icmp_ln13_3, label %.preheader.preheader.preheader, label %arrayctor.loop4

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_2" val="1"/>
<literal name="icmp_ln13_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.preheader.preheader:0  %indvar_flatten = phi i15 [ %add_ln54, %for_x ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader:1  %y_0_i = phi i8 [ %select_ln59_2, %for_x ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="y_0_i"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader:2  %x_0_i = phi i8 [ %x_1, %for_x ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="x_0_i"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader:3  %icmp_ln54 = icmp eq i15 %indvar_flatten, -16384

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader.preheader:4  %add_ln54 = add i15 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:5  br i1 %icmp_ln54, label %P2S.exit, label %for_x

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for_x:0  %y_1 = add i8 %y_0_i, 1

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for_x:3  %icmp_ln56 = icmp eq i8 %x_0_i, -128

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for_x:4  %select_ln59_1 = select i1 %icmp_ln56, i8 0, i8 %x_0_i

]]></Node>
<StgValue><ssdm name="select_ln59_1"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for_x:5  %select_ln59_2 = select i1 %icmp_ln56, i8 %y_1, i8 %y_0_i

]]></Node>
<StgValue><ssdm name="select_ln59_2"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
for_x:6  %tmp_17 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln59_2, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="15">
<![CDATA[
for_x:7  %zext_ln57 = zext i15 %tmp_17 to i16

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="8">
<![CDATA[
for_x:11  %zext_ln555_1 = zext i8 %select_ln59_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln555_1"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for_x:12  %add_ln555 = add i16 %zext_ln555_1, %zext_ln57

]]></Node>
<StgValue><ssdm name="add_ln555"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="16">
<![CDATA[
for_x:13  %zext_ln555_2 = zext i16 %add_ln555 to i64

]]></Node>
<StgValue><ssdm name="zext_ln555_2"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for_x:14  %x_io_V_addr = getelementptr [16384 x i8]* %x_io_V, i64 0, i64 %zext_ln555_2

]]></Node>
<StgValue><ssdm name="x_io_V_addr"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for_x:16  %tmp_M_imag_addr_1 = getelementptr [16384 x float]* %tmp_M_imag, i64 0, i64 %zext_ln555_2

]]></Node>
<StgValue><ssdm name="tmp_M_imag_addr_1"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="14">
<![CDATA[
for_x:17  %x_io_V_load = load i8* %x_io_V_addr, align 1

]]></Node>
<StgValue><ssdm name="x_io_V_load"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
for_x:22  store float 0.000000e+00, float* %tmp_M_imag_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for_x:24  %x_1 = add i8 %select_ln59_1, 1

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="168" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="14">
<![CDATA[
for_x:17  %x_io_V_load = load i8* %x_io_V_addr, align 1

]]></Node>
<StgValue><ssdm name="x_io_V_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="8">
<![CDATA[
for_x:18  %zext_ln555 = zext i8 %x_io_V_load to i32

]]></Node>
<StgValue><ssdm name="zext_ln555"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
for_x:19  %tmp_i = sitofp i32 %zext_ln555 to float

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="171" st_id="9" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
for_x:19  %tmp_i = sitofp i32 %zext_ln555 to float

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="172" st_id="10" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
for_x:19  %tmp_i = sitofp i32 %zext_ln555 to float

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="173" st_id="11" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
for_x:19  %tmp_i = sitofp i32 %zext_ln555 to float

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="174" st_id="12" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
for_x:19  %tmp_i = sitofp i32 %zext_ln555 to float

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="175" st_id="13" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32">
<![CDATA[
for_x:19  %tmp_i = sitofp i32 %zext_ln555 to float

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="176" st_id="14" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x:20  %p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02

]]></Node>
<StgValue><ssdm name="p_r_assign_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="177" st_id="15" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x:20  %p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02

]]></Node>
<StgValue><ssdm name="p_r_assign_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="178" st_id="16" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x:20  %p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02

]]></Node>
<StgValue><ssdm name="p_r_assign_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="179" st_id="17" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x:20  %p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02

]]></Node>
<StgValue><ssdm name="p_r_assign_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="180" st_id="18" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x:20  %p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02

]]></Node>
<StgValue><ssdm name="p_r_assign_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="181" st_id="19" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x:20  %p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02

]]></Node>
<StgValue><ssdm name="p_r_assign_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="182" st_id="20" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x:20  %p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02

]]></Node>
<StgValue><ssdm name="p_r_assign_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="183" st_id="21" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x:20  %p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02

]]></Node>
<StgValue><ssdm name="p_r_assign_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="184" st_id="22" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x:20  %p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02

]]></Node>
<StgValue><ssdm name="p_r_assign_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="185" st_id="23" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x:20  %p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02

]]></Node>
<StgValue><ssdm name="p_r_assign_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="186" st_id="24" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x:20  %p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02

]]></Node>
<StgValue><ssdm name="p_r_assign_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="187" st_id="25" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x:20  %p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02

]]></Node>
<StgValue><ssdm name="p_r_assign_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="188" st_id="26" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x:20  %p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02

]]></Node>
<StgValue><ssdm name="p_r_assign_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="189" st_id="27" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x:20  %p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02

]]></Node>
<StgValue><ssdm name="p_r_assign_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="190" st_id="28" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x:20  %p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02

]]></Node>
<StgValue><ssdm name="p_r_assign_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="191" st_id="29" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x:20  %p_r_assign_1 = fdiv float %tmp_i, 2.550000e+02

]]></Node>
<StgValue><ssdm name="p_r_assign_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="192" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for_x:1  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="193" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for_x:2  %empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="194" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for_x:8  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln57"/></StgValue>
</operation>

<operation id="195" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for_x:9  %tmp_16_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>

<operation id="196" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for_x:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln58"/></StgValue>
</operation>

<operation id="197" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for_x:15  %tmp_M_real_addr_1 = getelementptr [16384 x float]* %tmp_M_real, i64 0, i64 %zext_ln555_2

]]></Node>
<StgValue><ssdm name="tmp_M_real_addr_1"/></StgValue>
</operation>

<operation id="198" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
for_x:21  store float %p_r_assign_1, float* %tmp_M_real_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="199" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
for_x:23  %empty_70 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1, i32 %tmp_16_i)

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="200" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
for_x:25  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="201" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
P2S.exit:0  call fastcc void @fft_top_2D(i1 true, [16384 x float]* %tmp_M_real, [16384 x float]* %tmp_M_imag, [16384 x float]* %fft_result_M_real, [16384 x float]* %fft_result_M_imag)

]]></Node>
<StgValue><ssdm name="call_ln24"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="202" st_id="32" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
P2S.exit:0  call fastcc void @fft_top_2D(i1 true, [16384 x float]* %tmp_M_real, [16384 x float]* %tmp_M_imag, [16384 x float]* %fft_result_M_real, [16384 x float]* %fft_result_M_imag)

]]></Node>
<StgValue><ssdm name="call_ln24"/></StgValue>
</operation>

<operation id="203" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
P2S.exit:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="204" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten11 = phi i15 [ 0, %P2S.exit ], [ %add_ln26, %for_x_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten11"/></StgValue>
</operation>

<operation id="205" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %y_0 = phi i8 [ 0, %P2S.exit ], [ %select_ln32_1, %for_x_end ]

]]></Node>
<StgValue><ssdm name="y_0"/></StgValue>
</operation>

<operation id="206" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2  %x_0 = phi i8 [ 0, %P2S.exit ], [ %x, %for_x_end ]

]]></Node>
<StgValue><ssdm name="x_0"/></StgValue>
</operation>

<operation id="207" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %icmp_ln26 = icmp eq i15 %indvar_flatten11, -16384

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="208" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:4  %add_ln26 = add i15 %indvar_flatten11, 1

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="209" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln26, label %3, label %for_x_begin

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="210" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for_x_begin:0  %y = add i8 1, %y_0

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="211" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for_x_begin:3  %icmp_ln28 = icmp eq i8 %x_0, -128

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="212" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for_x_begin:4  %select_ln32 = select i1 %icmp_ln28, i8 0, i8 %x_0

]]></Node>
<StgValue><ssdm name="select_ln32"/></StgValue>
</operation>

<operation id="213" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for_x_begin:5  %select_ln32_1 = select i1 %icmp_ln28, i8 %y, i8 %y_0

]]></Node>
<StgValue><ssdm name="select_ln32_1"/></StgValue>
</operation>

<operation id="214" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
for_x_begin:6  %tmp_18 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln32_1, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="215" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="15">
<![CDATA[
for_x_begin:7  %zext_ln29 = zext i15 %tmp_18 to i16

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="216" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="8">
<![CDATA[
for_x_begin:10  %zext_ln1044 = zext i8 %select_ln32 to i16

]]></Node>
<StgValue><ssdm name="zext_ln1044"/></StgValue>
</operation>

<operation id="217" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for_x_begin:11  %add_ln1044 = add i16 %zext_ln29, %zext_ln1044

]]></Node>
<StgValue><ssdm name="add_ln1044"/></StgValue>
</operation>

<operation id="218" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="16">
<![CDATA[
for_x_begin:12  %zext_ln1044_1 = zext i16 %add_ln1044 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1044_1"/></StgValue>
</operation>

<operation id="219" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for_x_begin:13  %coe_a_M_real_addr = getelementptr [16384 x float]* %coe_a_M_real, i64 0, i64 %zext_ln1044_1

]]></Node>
<StgValue><ssdm name="coe_a_M_real_addr"/></StgValue>
</operation>

<operation id="220" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for_x_begin:14  %coe_a_M_imag_addr = getelementptr [16384 x float]* %coe_a_M_imag, i64 0, i64 %zext_ln1044_1

]]></Node>
<StgValue><ssdm name="coe_a_M_imag_addr"/></StgValue>
</operation>

<operation id="221" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for_x_begin:15  %coe_b_addr = getelementptr [16384 x float]* %coe_b, i64 0, i64 %zext_ln1044_1

]]></Node>
<StgValue><ssdm name="coe_b_addr"/></StgValue>
</operation>

<operation id="222" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for_x_begin:16  %fft_result_M_real_a_1 = getelementptr [16384 x float]* %fft_result_M_real, i64 0, i64 %zext_ln1044_1

]]></Node>
<StgValue><ssdm name="fft_result_M_real_a_1"/></StgValue>
</operation>

<operation id="223" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for_x_begin:17  %fft_result_M_imag_a_1 = getelementptr [16384 x float]* %fft_result_M_imag, i64 0, i64 %zext_ln1044_1

]]></Node>
<StgValue><ssdm name="fft_result_M_imag_a_1"/></StgValue>
</operation>

<operation id="224" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="14">
<![CDATA[
for_x_begin:18  %coe_b_load = load float* %coe_b_addr, align 4

]]></Node>
<StgValue><ssdm name="coe_b_load"/></StgValue>
</operation>

<operation id="225" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for_x_end:6  %x = add i8 %select_ln32, 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="226" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="14">
<![CDATA[
for_x_begin:18  %coe_b_load = load float* %coe_b_addr, align 4

]]></Node>
<StgValue><ssdm name="coe_b_load"/></StgValue>
</operation>

<operation id="227" st_id="34" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x_begin:25  %tmp_15 = fcmp oeq float %coe_b_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="228" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for_x_begin:1  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="229" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for_x_begin:2  %empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="230" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for_x_begin:8  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="231" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for_x_begin:9  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="232" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
for_x_begin:19  %bitcast_ln32 = bitcast float %coe_b_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln32"/></StgValue>
</operation>

<operation id="233" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for_x_begin:20  %tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln32, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="234" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="23" op_0_bw="32">
<![CDATA[
for_x_begin:21  %trunc_ln32 = trunc i32 %bitcast_ln32 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>

<operation id="235" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for_x_begin:22  %icmp_ln32 = icmp ne i8 %tmp_14, -1

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="236" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for_x_begin:23  %icmp_ln32_1 = icmp eq i23 %trunc_ln32, 0

]]></Node>
<StgValue><ssdm name="icmp_ln32_1"/></StgValue>
</operation>

<operation id="237" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for_x_begin:24  %or_ln32 = or i1 %icmp_ln32_1, %icmp_ln32

]]></Node>
<StgValue><ssdm name="or_ln32"/></StgValue>
</operation>

<operation id="238" st_id="35" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x_begin:25  %tmp_15 = fcmp oeq float %coe_b_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="239" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for_x_begin:26  %and_ln32 = and i1 %or_ln32, %tmp_15

]]></Node>
<StgValue><ssdm name="and_ln32"/></StgValue>
</operation>

<operation id="240" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for_x_begin:27  br i1 %and_ln32, label %for_x_end, label %2

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="241" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="14">
<![CDATA[
:0  %fft_result_M_real_l = load float* %fft_result_M_real_a_1, align 8

]]></Node>
<StgValue><ssdm name="fft_result_M_real_l"/></StgValue>
</operation>

<operation id="242" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="14">
<![CDATA[
:10  %fft_result_M_imag_l = load float* %fft_result_M_imag_a_1, align 4

]]></Node>
<StgValue><ssdm name="fft_result_M_imag_l"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="243" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="14">
<![CDATA[
:0  %fft_result_M_real_l = load float* %fft_result_M_real_a_1, align 8

]]></Node>
<StgValue><ssdm name="fft_result_M_real_l"/></StgValue>
</operation>

<operation id="244" st_id="36" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_5 = fpext float %fft_result_M_real_l to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="245" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="14">
<![CDATA[
:3  %coe_a_M_real_load = load float* %coe_a_M_real_addr, align 4

]]></Node>
<StgValue><ssdm name="coe_a_M_real_load"/></StgValue>
</operation>

<operation id="246" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="14">
<![CDATA[
:10  %fft_result_M_imag_l = load float* %fft_result_M_imag_a_1, align 4

]]></Node>
<StgValue><ssdm name="fft_result_M_imag_l"/></StgValue>
</operation>

<operation id="247" st_id="36" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_2 = fpext float %fft_result_M_imag_l to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="248" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="14">
<![CDATA[
:13  %coe_a_M_imag_load = load float* %coe_a_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="coe_a_M_imag_load"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="249" st_id="37" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_5 = fpext float %fft_result_M_real_l to double

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="250" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="14">
<![CDATA[
:3  %coe_a_M_real_load = load float* %coe_a_M_real_addr, align 4

]]></Node>
<StgValue><ssdm name="coe_a_M_real_load"/></StgValue>
</operation>

<operation id="251" st_id="37" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="32">
<![CDATA[
:11  %tmp_2 = fpext float %fft_result_M_imag_l to double

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="252" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="14">
<![CDATA[
:13  %coe_a_M_imag_load = load float* %coe_a_M_imag_addr, align 4

]]></Node>
<StgValue><ssdm name="coe_a_M_imag_load"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="253" st_id="38" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_6 = fmul double %tmp_5, 2.550000e+02

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="254" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_7 = fmul float %coe_a_M_real_load, 0x3FA47AE140000000

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="255" st_id="38" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_3 = fmul double %tmp_2, 2.550000e+02

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="256" st_id="38" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_10 = fmul float %coe_a_M_imag_load, 0x3FA47AE140000000

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="257" st_id="39" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_6 = fmul double %tmp_5, 2.550000e+02

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="258" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_7 = fmul float %coe_a_M_real_load, 0x3FA47AE140000000

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="259" st_id="39" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_3 = fmul double %tmp_2, 2.550000e+02

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="260" st_id="39" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_10 = fmul float %coe_a_M_imag_load, 0x3FA47AE140000000

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="261" st_id="40" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_6 = fmul double %tmp_5, 2.550000e+02

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="262" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_7 = fmul float %coe_a_M_real_load, 0x3FA47AE140000000

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="263" st_id="40" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_3 = fmul double %tmp_2, 2.550000e+02

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="264" st_id="40" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_10 = fmul float %coe_a_M_imag_load, 0x3FA47AE140000000

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="265" st_id="41" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_6 = fmul double %tmp_5, 2.550000e+02

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="266" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_7 = fmul float %coe_a_M_real_load, 0x3FA47AE140000000

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="267" st_id="41" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_3 = fmul double %tmp_2, 2.550000e+02

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="268" st_id="41" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_10 = fmul float %coe_a_M_imag_load, 0x3FA47AE140000000

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="269" st_id="42" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_6 = fmul double %tmp_5, 2.550000e+02

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="270" st_id="42" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_8 = fpext float %tmp_7 to double

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="271" st_id="42" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_3 = fmul double %tmp_2, 2.550000e+02

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="272" st_id="42" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_11 = fpext float %tmp_10 to double

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="273" st_id="43" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_6 = fmul double %tmp_5, 2.550000e+02

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="274" st_id="43" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_8 = fpext float %tmp_7 to double

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="275" st_id="43" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %tmp_3 = fmul double %tmp_2, 2.550000e+02

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="276" st_id="43" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="32">
<![CDATA[
:15  %tmp_11 = fpext float %tmp_10 to double

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="277" st_id="44" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_9 = fadd double %tmp_6, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="278" st_id="44" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_12 = fadd double %tmp_3, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="279" st_id="45" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_9 = fadd double %tmp_6, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="280" st_id="45" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_12 = fadd double %tmp_3, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="281" st_id="46" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_9 = fadd double %tmp_6, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="282" st_id="46" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_12 = fadd double %tmp_3, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="283" st_id="47" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_9 = fadd double %tmp_6, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="284" st_id="47" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="32">
<![CDATA[
:7  %tmp_s = fpext float %coe_b_load to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="285" st_id="47" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_12 = fadd double %tmp_3, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="286" st_id="48" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp_9 = fadd double %tmp_6, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="287" st_id="48" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="32">
<![CDATA[
:7  %tmp_s = fpext float %coe_b_load to double

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="288" st_id="48" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16  %tmp_12 = fadd double %tmp_3, %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="289" st_id="49" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="290" st_id="49" stage="31" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="291" st_id="50" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="292" st_id="50" stage="30" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="293" st_id="51" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="294" st_id="51" stage="29" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="295" st_id="52" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="296" st_id="52" stage="28" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="297" st_id="53" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="298" st_id="53" stage="27" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="299" st_id="54" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="300" st_id="54" stage="26" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="301" st_id="55" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="302" st_id="55" stage="25" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="303" st_id="56" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="304" st_id="56" stage="24" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="305" st_id="57" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="306" st_id="57" stage="23" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="307" st_id="58" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="308" st_id="58" stage="22" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="309" st_id="59" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="310" st_id="59" stage="21" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="311" st_id="60" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="312" st_id="60" stage="20" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="313" st_id="61" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="314" st_id="61" stage="19" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="315" st_id="62" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="316" st_id="62" stage="18" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="317" st_id="63" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="318" st_id="63" stage="17" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="319" st_id="64" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="320" st_id="64" stage="16" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="321" st_id="65" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="322" st_id="65" stage="15" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="323" st_id="66" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="324" st_id="66" stage="14" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="325" st_id="67" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="326" st_id="67" stage="13" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="327" st_id="68" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="328" st_id="68" stage="12" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="329" st_id="69" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="330" st_id="69" stage="11" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="331" st_id="70" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="332" st_id="70" stage="10" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="333" st_id="71" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="334" st_id="71" stage="9" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="335" st_id="72" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="336" st_id="72" stage="8" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="337" st_id="73" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="338" st_id="73" stage="7" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="339" st_id="74" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="340" st_id="74" stage="6" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="341" st_id="75" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="342" st_id="75" stage="5" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="343" st_id="76" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="344" st_id="76" stage="4" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="345" st_id="77" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="346" st_id="77" stage="3" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="347" st_id="78" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="348" st_id="78" stage="2" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="349" st_id="79" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %tmp_1 = fdiv double %tmp_9, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="350" st_id="79" stage="1" lat="31">
<core>DDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17  %tmp_13 = fdiv double %tmp_12, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="351" st_id="80" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="64">
<![CDATA[
:9  %input_data_re = fptrunc double %tmp_1 to float

]]></Node>
<StgValue><ssdm name="input_data_re"/></StgValue>
</operation>

<operation id="352" st_id="80" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="64">
<![CDATA[
:18  %input_data_im = fptrunc double %tmp_13 to float

]]></Node>
<StgValue><ssdm name="input_data_im"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="353" st_id="81" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="64">
<![CDATA[
:9  %input_data_re = fptrunc double %tmp_1 to float

]]></Node>
<StgValue><ssdm name="input_data_re"/></StgValue>
</operation>

<operation id="354" st_id="81" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="64">
<![CDATA[
:18  %input_data_im = fptrunc double %tmp_13 to float

]]></Node>
<StgValue><ssdm name="input_data_im"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="355" st_id="82" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %phitmp = fmul float %input_data_re, 0x3EE0000000000000

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="356" st_id="82" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %phitmp1 = fmul float %input_data_im, 0x3EE0000000000000

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="357" st_id="83" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %phitmp = fmul float %input_data_re, 0x3EE0000000000000

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="358" st_id="83" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %phitmp1 = fmul float %input_data_im, 0x3EE0000000000000

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="359" st_id="84" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %phitmp = fmul float %input_data_re, 0x3EE0000000000000

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="360" st_id="84" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %phitmp1 = fmul float %input_data_im, 0x3EE0000000000000

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="361" st_id="85" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %phitmp = fmul float %input_data_re, 0x3EE0000000000000

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="362" st_id="85" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %phitmp1 = fmul float %input_data_im, 0x3EE0000000000000

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="363" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="and_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %for_x_end

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="364" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for_x_end:0  %phi_ln41 = phi float [ %phitmp, %2 ], [ 0.000000e+00, %for_x_begin ]

]]></Node>
<StgValue><ssdm name="phi_ln41"/></StgValue>
</operation>

<operation id="365" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for_x_end:1  %phi_ln41_1 = phi float [ %phitmp1, %2 ], [ 0.000000e+00, %for_x_begin ]

]]></Node>
<StgValue><ssdm name="phi_ln41_1"/></StgValue>
</operation>

<operation id="366" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for_x_end:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln39"/></StgValue>
</operation>

<operation id="367" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
for_x_end:3  store float %phi_ln41, float* %fft_result_M_real_a_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="368" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="32">
<![CDATA[
for_x_end:4  store float %phi_ln41_1, float* %fft_result_M_imag_a_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="369" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
for_x_end:5  %empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1, i32 %tmp_4)

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="370" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
for_x_end:7  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="371" st_id="87" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0">
<![CDATA[
:0  call fastcc void @fft_top_2D(i1 false, [16384 x float]* %fft_result_M_real, [16384 x float]* %fft_result_M_imag, [16384 x float]* %tmp_M_real, [16384 x float]* %tmp_M_imag)

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="372" st_id="88" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0">
<![CDATA[
:0  call fastcc void @fft_top_2D(i1 false, [16384 x float]* %fft_result_M_real, [16384 x float]* %fft_result_M_imag, [16384 x float]* %tmp_M_real, [16384 x float]* %tmp_M_imag)

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>

<operation id="373" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="374" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten23 = phi i15 [ 0, %3 ], [ %add_ln68, %for_x1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten23"/></StgValue>
</operation>

<operation id="375" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1  %y_0_i12 = phi i8 [ 0, %3 ], [ %select_ln75_1, %for_x1 ]

]]></Node>
<StgValue><ssdm name="y_0_i12"/></StgValue>
</operation>

<operation id="376" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2  %x_0_i13 = phi i8 [ 0, %3 ], [ %x_2, %for_x1 ]

]]></Node>
<StgValue><ssdm name="x_0_i13"/></StgValue>
</operation>

<operation id="377" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %icmp_ln68 = icmp eq i15 %indvar_flatten23, -16384

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="378" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:4  %add_ln68 = add i15 %indvar_flatten23, 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="379" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln68, label %S2P.exit, label %for_x1

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>

<operation id="380" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for_x1:0  %y_2 = add i8 1, %y_0_i12

]]></Node>
<StgValue><ssdm name="y_2"/></StgValue>
</operation>

<operation id="381" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for_x1:3  %icmp_ln70 = icmp eq i8 %x_0_i13, -128

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="382" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for_x1:4  %select_ln75 = select i1 %icmp_ln70, i8 0, i8 %x_0_i13

]]></Node>
<StgValue><ssdm name="select_ln75"/></StgValue>
</operation>

<operation id="383" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for_x1:5  %select_ln75_1 = select i1 %icmp_ln70, i8 %y_2, i8 %y_0_i12

]]></Node>
<StgValue><ssdm name="select_ln75_1"/></StgValue>
</operation>

<operation id="384" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
for_x1:6  %tmp_19 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %select_ln75_1, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="385" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="15">
<![CDATA[
for_x1:7  %zext_ln71 = zext i15 %tmp_19 to i16

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="386" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="8">
<![CDATA[
for_x1:11  %zext_ln321 = zext i8 %select_ln75 to i16

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="387" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for_x1:12  %add_ln321 = add i16 %zext_ln71, %zext_ln321

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="388" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="16">
<![CDATA[
for_x1:13  %zext_ln321_1 = zext i16 %add_ln321 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_1"/></StgValue>
</operation>

<operation id="389" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for_x1:15  %tmp_M_real_addr_2 = getelementptr [16384 x float]* %tmp_M_real, i64 0, i64 %zext_ln321_1

]]></Node>
<StgValue><ssdm name="tmp_M_real_addr_2"/></StgValue>
</operation>

<operation id="390" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="14">
<![CDATA[
for_x1:16  %tmp_M_real_load = load float* %tmp_M_real_addr_2, align 4

]]></Node>
<StgValue><ssdm name="tmp_M_real_load"/></StgValue>
</operation>

<operation id="391" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for_x1:44  %x_2 = add i8 1, %select_ln75

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="392" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="14">
<![CDATA[
for_x1:16  %tmp_M_real_load = load float* %tmp_M_real_addr_2, align 4

]]></Node>
<StgValue><ssdm name="tmp_M_real_load"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="393" st_id="91" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x1:17  %tmp_i1 = fmul float %tmp_M_real_load, 1.310720e+05

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="394" st_id="92" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x1:17  %tmp_i1 = fmul float %tmp_M_real_load, 1.310720e+05

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="395" st_id="93" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x1:17  %tmp_i1 = fmul float %tmp_M_real_load, 1.310720e+05

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="396" st_id="94" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x1:17  %tmp_i1 = fmul float %tmp_M_real_load, 1.310720e+05

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="397" st_id="95" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x1:18  %x_assign = fmul float %tmp_i1, 7.812500e-03

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="398" st_id="96" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x1:18  %x_assign = fmul float %tmp_i1, 7.812500e-03

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="399" st_id="97" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x1:18  %x_assign = fmul float %tmp_i1, 7.812500e-03

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="400" st_id="98" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for_x1:18  %x_assign = fmul float %tmp_i1, 7.812500e-03

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="401" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
for_x1:19  %p_Val2_s = bitcast float %x_assign to i32

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="402" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for_x1:20  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="403" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for_x1:21  %tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="404" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="23" op_0_bw="32">
<![CDATA[
for_x1:22  %tmp_V_1 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="405" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
for_x1:23  %mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V"/></StgValue>
</operation>

<operation id="406" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="79" op_0_bw="25">
<![CDATA[
for_x1:24  %zext_ln682 = zext i25 %mantissa_V to i79

]]></Node>
<StgValue><ssdm name="zext_ln682"/></StgValue>
</operation>

<operation id="407" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="8">
<![CDATA[
for_x1:25  %zext_ln339 = zext i8 %tmp_V to i9

]]></Node>
<StgValue><ssdm name="zext_ln339"/></StgValue>
</operation>

<operation id="408" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for_x1:26  %add_ln339 = add i9 -127, %zext_ln339

]]></Node>
<StgValue><ssdm name="add_ln339"/></StgValue>
</operation>

<operation id="409" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for_x1:27  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="410" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for_x1:28  %sub_ln1311 = sub i8 127, %tmp_V

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="411" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="8">
<![CDATA[
for_x1:29  %sext_ln1311 = sext i8 %sub_ln1311 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="412" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for_x1:30  %ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="413" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="9">
<![CDATA[
for_x1:31  %sext_ln1311_1 = sext i9 %ush to i32

]]></Node>
<StgValue><ssdm name="sext_ln1311_1"/></StgValue>
</operation>

<operation id="414" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="25" op_0_bw="9">
<![CDATA[
for_x1:32  %sext_ln1311_2 = sext i9 %ush to i25

]]></Node>
<StgValue><ssdm name="sext_ln1311_2"/></StgValue>
</operation>

<operation id="415" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="79" op_0_bw="32">
<![CDATA[
for_x1:33  %zext_ln1287 = zext i32 %sext_ln1311_1 to i79

]]></Node>
<StgValue><ssdm name="zext_ln1287"/></StgValue>
</operation>

<operation id="416" st_id="99" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for_x1:34  %r_V = lshr i25 %mantissa_V, %sext_ln1311_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="417" st_id="99" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for_x1:35  %r_V_1 = shl i79 %zext_ln682, %zext_ln1287

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="418" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
for_x1:36  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="419" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="1">
<![CDATA[
for_x1:37  %zext_ln59 = zext i1 %tmp_23 to i8

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="420" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
for_x1:38  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i79.i32.i32(i79 %r_V_1, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="421" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for_x1:39  %select_ln1312 = select i1 %isNeg, i8 %zext_ln59, i8 %tmp_20

]]></Node>
<StgValue><ssdm name="select_ln1312"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="422" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for_x1:1  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @for_y_for_x_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="423" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for_x1:2  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16384, i64 16384, i64 16384)

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="424" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for_x1:8  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="425" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for_x1:9  %tmp_5_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="426" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for_x1:10  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln74"/></StgValue>
</operation>

<operation id="427" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for_x1:14  %x_io_V_addr_1 = getelementptr [16384 x i8]* %x_io_V, i64 0, i64 %zext_ln321_1

]]></Node>
<StgValue><ssdm name="x_io_V_addr_1"/></StgValue>
</operation>

<operation id="428" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for_x1:40  %sub_ln59 = sub i8 0, %select_ln1312

]]></Node>
<StgValue><ssdm name="sub_ln59"/></StgValue>
</operation>

<operation id="429" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for_x1:41  %select_ln59 = select i1 %p_Result_s, i8 %sub_ln59, i8 %select_ln1312

]]></Node>
<StgValue><ssdm name="select_ln59"/></StgValue>
</operation>

<operation id="430" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
for_x1:42  store i8 %select_ln59, i8* %x_io_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="431" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
for_x1:43  %empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1, i32 %tmp_5_i)

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="432" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln68" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
for_x1:45  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="433" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0">
<![CDATA[
S2P.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln51"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
