gtwizard_ultrascale_v1_7_gthe3_channel.v,verilog,xil_defaultlib,../../../../xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v,
mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper.v,verilog,xil_defaultlib,../../../../xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gthe3_channel_wrapper.v,
mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v,verilog,xil_defaultlib,../../../../xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_gthe3.v,
mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top.v,verilog,xil_defaultlib,../../../../xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_gtwizard_top.v,
mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.v,verilog,xil_defaultlib,../../../../xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/ip_0/sim/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt.v,
mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst.v,verilog,xil_defaultlib,../../../../xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst.v,
mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer.v,verilog,xil_defaultlib,../../../../xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer.v,
mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset.v,verilog,xil_defaultlib,../../../../xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_local_clock_and_reset.v,
mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller.v,verilog,xil_defaultlib,../../../../xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_sim_speedup_controller.v,
mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic.v,verilog,xil_defaultlib,../../../../xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_cable_pull_logic.v,
mac_phy_ten_gig_eth_pcs_pma_ch0_0_block.v,verilog,xil_defaultlib,../../../../xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_block.v,
mac_phy_ten_gig_eth_pcs_pma_ch0_0_support.v,verilog,xil_defaultlib,../../../../xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_support.v,
mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset.v,verilog,xil_defaultlib,../../../../xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_shared_clock_and_reset.v,
gtwizard_ultrascale_v1_7_gthe3_common.v,verilog,xil_defaultlib,../../../../xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/gtwizard_ultrascale_v1_7_gthe3_common.v,
mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper.v,verilog,xil_defaultlib,../../../../xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common_wrapper.v,
mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v,verilog,xil_defaultlib,../../../../xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_gt_common.v,
mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2.v,verilog,xil_defaultlib,../../../../xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0_ff_synchronizer_rst2.v,
mac_phy_ten_gig_eth_pcs_pma_ch0_0.v,verilog,xil_defaultlib,../../../../xdma_bpu_ex.gen/sources_1/ip/mac_phy_ten_gig_eth_pcs_pma_ch0_0/synth/mac_phy_ten_gig_eth_pcs_pma_ch0_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
