<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>CDC test: SDIO_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CDC test
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('struct_s_d_i_o___type_def.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SDIO_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__stm32f407xx.html">Stm32f407xx</a> &raquo; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>SD host Interface.  
 <a href="struct_s_d_i_o___type_def.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a65bff76f3af24c37708a1006d54720c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type_def.html#a65bff76f3af24c37708a1006d54720c7">POWER</a></td></tr>
<tr class="separator:a65bff76f3af24c37708a1006d54720c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa94197378e20fc739d269be49d9c5d40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type_def.html#aa94197378e20fc739d269be49d9c5d40">CLKCR</a></td></tr>
<tr class="separator:aa94197378e20fc739d269be49d9c5d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07d4e63efcbde252c667e64a8d818aa9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type_def.html#a07d4e63efcbde252c667e64a8d818aa9">ARG</a></td></tr>
<tr class="separator:a07d4e63efcbde252c667e64a8d818aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcf812cbe5147d300507d59d4a55935d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type_def.html#adcf812cbe5147d300507d59d4a55935d">CMD</a></td></tr>
<tr class="separator:adcf812cbe5147d300507d59d4a55935d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a195d1a8a6ae4f6072f4e4b62298051fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type_def.html#a195d1a8a6ae4f6072f4e4b62298051fe">RESPCMD</a></td></tr>
<tr class="separator:a195d1a8a6ae4f6072f4e4b62298051fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7da778413f6db1f83ae25caed03382d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type_def.html#a7da778413f6db1f83ae25caed03382d4">RESP1</a></td></tr>
<tr class="separator:a7da778413f6db1f83ae25caed03382d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44614d7422faffd14af83884e76b2d3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type_def.html#a44614d7422faffd14af83884e76b2d3e">RESP2</a></td></tr>
<tr class="separator:a44614d7422faffd14af83884e76b2d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a270ee3c6e9f87e5851422ae0ef255fd4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type_def.html#a270ee3c6e9f87e5851422ae0ef255fd4">RESP3</a></td></tr>
<tr class="separator:a270ee3c6e9f87e5851422ae0ef255fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa74faef460a0c655439bcf20caac1653"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type_def.html#aa74faef460a0c655439bcf20caac1653">RESP4</a></td></tr>
<tr class="separator:aa74faef460a0c655439bcf20caac1653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd219eaeee8d9def822da843028bd02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type_def.html#a1dd219eaeee8d9def822da843028bd02">DTIMER</a></td></tr>
<tr class="separator:a1dd219eaeee8d9def822da843028bd02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a612edc78d2fa6288392f8ea32c36f7fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type_def.html#a612edc78d2fa6288392f8ea32c36f7fb">DLEN</a></td></tr>
<tr class="separator:a612edc78d2fa6288392f8ea32c36f7fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96a3d1a050982fccc23c2e6dbe0de068"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type_def.html#a96a3d1a050982fccc23c2e6dbe0de068">DCTRL</a></td></tr>
<tr class="separator:a96a3d1a050982fccc23c2e6dbe0de068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c267db01a753d0b8a77afcaff6f9e13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type_def.html#a1c267db01a753d0b8a77afcaff6f9e13">DCOUNT</a></td></tr>
<tr class="separator:a1c267db01a753d0b8a77afcaff6f9e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0633c88accff51e7cc9d1e9c3db950d9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type_def.html#a0633c88accff51e7cc9d1e9c3db950d9">STA</a></td></tr>
<tr class="separator:a0633c88accff51e7cc9d1e9c3db950d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a8c8230846fd8ff154b9fde8dfa0399"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a></td></tr>
<tr class="separator:a0a8c8230846fd8ff154b9fde8dfa0399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c955643593b4aedbe9f84f054d26522"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type_def.html#a5c955643593b4aedbe9f84f054d26522">MASK</a></td></tr>
<tr class="separator:a5c955643593b4aedbe9f84f054d26522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8be676577db129a84a9a2689519a8502"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type_def.html#a8be676577db129a84a9a2689519a8502">RESERVED0</a> [2]</td></tr>
<tr class="separator:a8be676577db129a84a9a2689519a8502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a003c4c00f70bd77298fc66a449822651"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type_def.html#a003c4c00f70bd77298fc66a449822651">FIFOCNT</a></td></tr>
<tr class="separator:a003c4c00f70bd77298fc66a449822651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d531df35272b1f3d787e5726ed5c52c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type_def.html#a2d531df35272b1f3d787e5726ed5c52c">RESERVED1</a> [13]</td></tr>
<tr class="separator:a2d531df35272b1f3d787e5726ed5c52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68bef1da5fd164cf0f884b4209670dc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_d_i_o___type_def.html#a68bef1da5fd164cf0f884b4209670dc8">FIFO</a></td></tr>
<tr class="separator:a68bef1da5fd164cf0f884b4209670dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SD host Interface. </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00683">683</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a07d4e63efcbde252c667e64a8d818aa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07d4e63efcbde252c667e64a8d818aa9">&#9670;&nbsp;</a></span>ARG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO argument register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00687">687</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="aa94197378e20fc739d269be49d9c5d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa94197378e20fc739d269be49d9c5d40">&#9670;&nbsp;</a></span>CLKCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLKCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDI clock control register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00686">686</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="adcf812cbe5147d300507d59d4a55935d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcf812cbe5147d300507d59d4a55935d">&#9670;&nbsp;</a></span>CMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO command register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00688">688</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="a1c267db01a753d0b8a77afcaff6f9e13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c267db01a753d0b8a77afcaff6f9e13">&#9670;&nbsp;</a></span>DCOUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> const uint32_t DCOUNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO data counter register, Address offset: 0x30 </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00697">697</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="a96a3d1a050982fccc23c2e6dbe0de068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96a3d1a050982fccc23c2e6dbe0de068">&#9670;&nbsp;</a></span>DCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO data control register, Address offset: 0x2C </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00696">696</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="a612edc78d2fa6288392f8ea32c36f7fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a612edc78d2fa6288392f8ea32c36f7fb">&#9670;&nbsp;</a></span>DLEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DLEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO data length register, Address offset: 0x28 </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00695">695</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="a1dd219eaeee8d9def822da843028bd02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dd219eaeee8d9def822da843028bd02">&#9670;&nbsp;</a></span>DTIMER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DTIMER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO data timer register, Address offset: 0x24 </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00694">694</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="a68bef1da5fd164cf0f884b4209670dc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68bef1da5fd164cf0f884b4209670dc8">&#9670;&nbsp;</a></span>FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FIFO</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO data FIFO register, Address offset: 0x80 </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00704">704</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="a003c4c00f70bd77298fc66a449822651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a003c4c00f70bd77298fc66a449822651">&#9670;&nbsp;</a></span>FIFOCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> const uint32_t FIFOCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO FIFO counter register, Address offset: 0x48 </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00702">702</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="a0a8c8230846fd8ff154b9fde8dfa0399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a8c8230846fd8ff154b9fde8dfa0399">&#9670;&nbsp;</a></span>ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO interrupt clear register, Address offset: 0x38 </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00699">699</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="a5c955643593b4aedbe9f84f054d26522"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c955643593b4aedbe9f84f054d26522">&#9670;&nbsp;</a></span>MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO mask register, Address offset: 0x3C </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00700">700</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="a65bff76f3af24c37708a1006d54720c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65bff76f3af24c37708a1006d54720c7">&#9670;&nbsp;</a></span>POWER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t POWER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO power control register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00685">685</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="a8be676577db129a84a9a2689519a8502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8be676577db129a84a9a2689519a8502">&#9670;&nbsp;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x40-0x44 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00701">701</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="a2d531df35272b1f3d787e5726ed5c52c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d531df35272b1f3d787e5726ed5c52c">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[13]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved, 0x4C-0x7C <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00703">703</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="a7da778413f6db1f83ae25caed03382d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7da778413f6db1f83ae25caed03382d4">&#9670;&nbsp;</a></span>RESP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> const uint32_t RESP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO response 1 register, Address offset: 0x14 </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00690">690</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="a44614d7422faffd14af83884e76b2d3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44614d7422faffd14af83884e76b2d3e">&#9670;&nbsp;</a></span>RESP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> const uint32_t RESP2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO response 2 register, Address offset: 0x18 </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00691">691</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="a270ee3c6e9f87e5851422ae0ef255fd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a270ee3c6e9f87e5851422ae0ef255fd4">&#9670;&nbsp;</a></span>RESP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> const uint32_t RESP3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO response 3 register, Address offset: 0x1C </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00692">692</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="aa74faef460a0c655439bcf20caac1653"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa74faef460a0c655439bcf20caac1653">&#9670;&nbsp;</a></span>RESP4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> const uint32_t RESP4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO response 4 register, Address offset: 0x20 </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00693">693</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="a195d1a8a6ae4f6072f4e4b62298051fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a195d1a8a6ae4f6072f4e4b62298051fe">&#9670;&nbsp;</a></span>RESPCMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> const uint32_t RESPCMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO command response register, Address offset: 0x10 </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00689">689</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<a id="a0633c88accff51e7cc9d1e9c3db950d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0633c88accff51e7cc9d1e9c3db950d9">&#9670;&nbsp;</a></span>STA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> const uint32_t STA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SDIO status register, Address offset: 0x34 </p>

<p class="definition">Definition at line <a class="el" href="stm32f407xx_8h_source.html#l00698">698</a> of file <a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/1st/Drivers/CMSIS/Device/ST/STM32F4xx/Include/<a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.18 </li>
  </ul>
</div>
</body>
</html>
