
synpwrap -msg -prj "ForthCPU_impl1_synplify.tcl" -log "ForthCPU_impl1.srf"
Copyright (C) 1992-2020 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.12.1.454
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of ForthCPU_impl1.srf
#Build: Synplify Pro (R) R-2021.03L-SP1, Build 093R, Aug 10 2021
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: EDAWIN

# Sat Dec 16 17:45:36 2023

#Implementation: impl1


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys HDL Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Verilog Compiler, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Duncan\git\ForthCPU\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":"C:/Users/Duncan/git/ForthCPU\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v" (library work)
@W: CG1337 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":83:7:83:12|Net RESETN is not declared.
@I::"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":"C:\Users\Duncan\git\ForthCPU\impl1\test\../..\constants.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\impl1\test\blinkTest.v":"C:\Users\Duncan\git\ForthCPU\impl1\test\../..\testSetup.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\instructionTestSetup.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\instructionTestSetup.v":"C:\Users\Duncan\git\ForthCPU\.\testSetup.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\fullALU.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\ccRegisters.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\aluBMux.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\aluAMux.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\bootROM\source\rom.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\branchLogic\source\branchLogic.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\busController\source\busSequencer.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\busController\source\busSequencer.v":"C:\Users\Duncan\git\ForthCPU\busController\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugSequencer.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\oneOfEightDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\requestGenerator.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\register.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizer.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizedCounter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\debugPort\source\upCounter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\instructionLatch\source\instructionLatch.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v":"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v":"C:\Users\Duncan\git\ForthCPU\mcuResources\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v":"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v":"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\processorCore\source\transparentLatch.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registerFile.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\RAM\source\RAM.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v" (library work)
@I:"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":"C:\Users\Duncan\git\ForthCPU\UART\source\../..\constants.v" (library work)
@I::"C:\Users\Duncan\git\ForthCPU\testSetup.v" (library work)
Verilog syntax check successful!
File C:\Users\Duncan\git\ForthCPU\constants.v changed - recompiling
File C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:\Users\Duncan\git\ForthCPU\impl1\test\../../constants.v changed - recompiling
File C:\Users\Duncan\git\ForthCPU\impl1\test\../../testSetup.v changed - recompiling
File C:\Users\Duncan\git\ForthCPU\./testSetup.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:\Users\Duncan\git\ForthCPU\bootROM\source\rom.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:\Users\Duncan\git\ForthCPU\busController\source\../../constants.v changed - recompiling
File C:\Users\Duncan\git\ForthCPU\busController\source\../../constants.v changed - recompiling
File C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:\Users\Duncan\git\ForthCPU\debugPort\source\debugSequencer.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:\Users\Duncan\git\ForthCPU\interruptLogic\source\../../constants.v changed - recompiling
File C:\Users\Duncan\git\ForthCPU\interruptLogic\source\../../constants.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:\Users\Duncan\git\ForthCPU\mcuResources\source\../../constants.v changed - recompiling
File C:\Users\Duncan\git\ForthCPU\memoryMapper\source\../../constants.v changed - recompiling
File C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\../../constants.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:/Users/Duncan/git/ForthCPU/constants.v changed - recompiling
File C:\Users\Duncan\git\ForthCPU\UART\source\../../constants.v changed - recompiling
File C:\Users\Duncan\git\ForthCPU\testSetup.v changed - recompiling
Selecting top level module mcu
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1032:7:1032:9|Synthesizing module PUR in library work.
Running optimization stage 1 on PUR .......
Finished optimization stage 1 on PUR (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 95MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":494:7:494:9|Synthesizing module GSR in library work.
Running optimization stage 1 on GSR .......
Finished optimization stage 1 on GSR (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 95MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\register.v":3:7:3:14|Synthesizing module register in library work.

	BUS_WIDTH=32'b00000000000000000000000000010000
   Generated name = register_16s
Running optimization stage 1 on register_16s .......
Finished optimization stage 1 on register_16s (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\oneOfEightDecoder.v":3:7:3:23|Synthesizing module oneOfEightDecoder in library work.
Running optimization stage 1 on oneOfEightDecoder .......
Finished optimization stage 1 on oneOfEightDecoder (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizer.v":3:7:3:18|Synthesizing module synchronizer in library work.

	BUS_WIDTH=32'b00000000000000000000000000000001
   Generated name = synchronizer_1s
Running optimization stage 1 on synchronizer_1s .......
Finished optimization stage 1 on synchronizer_1s (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\requestGenerator.v":10:7:10:22|Synthesizing module requestGenerator in library work.
Running optimization stage 1 on requestGenerator .......
Finished optimization stage 1 on requestGenerator (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizedCounter.v":9:7:9:25|Synthesizing module synchronizedCounter in library work.

	BUS_WIDTH=32'b00000000000000000000000000000111
   Generated name = synchronizedCounter_7s
Running optimization stage 1 on synchronizedCounter_7s .......
Finished optimization stage 1 on synchronizedCounter_7s (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizedCounter.v":9:7:9:25|Synthesizing module synchronizedCounter in library work.

	BUS_WIDTH=32'b00000000000000000000000000001000
   Generated name = synchronizedCounter_8s
Running optimization stage 1 on synchronizedCounter_8s .......
Finished optimization stage 1 on synchronizedCounter_8s (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizer.v":3:7:3:18|Synthesizing module synchronizer in library work.

	BUS_WIDTH=32'b00000000000000000000000000001000
   Generated name = synchronizer_8s
Running optimization stage 1 on synchronizer_8s .......
Finished optimization stage 1 on synchronizer_8s (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\register.v":3:7:3:14|Synthesizing module register in library work.

	BUS_WIDTH=32'b00000000000000000000000000000101
   Generated name = register_5s
Running optimization stage 1 on register_5s .......
Finished optimization stage 1 on register_5s (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\synchronizer.v":3:7:3:18|Synthesizing module synchronizer in library work.

	BUS_WIDTH=32'b00000000000000000000000000000011
   Generated name = synchronizer_3s
Running optimization stage 1 on synchronizer_3s .......
Finished optimization stage 1 on synchronizer_3s (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":19:7:19:15|Synthesizing module debugPort in library work.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugPort.v":75:12:75:29|Object DEBUG_READ_MUX_OUT is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on debugPort .......
Finished optimization stage 1 on debugPort (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v":7:7:7:18|Synthesizing module debugDecoder in library work.
Running optimization stage 1 on debugDecoder .......
Finished optimization stage 1 on debugDecoder (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugSequencer.v":8:7:8:20|Synthesizing module debugSequencer in library work.
Running optimization stage 1 on debugSequencer .......
Finished optimization stage 1 on debugSequencer (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v":21:7:21:29|Synthesizing module instructionPhaseDecoder in library work.
Running optimization stage 1 on instructionPhaseDecoder .......
Finished optimization stage 1 on instructionPhaseDecoder (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\instructionLatch\source\instructionLatch.v":3:7:3:22|Synthesizing module instructionLatch in library work.
Running optimization stage 1 on instructionLatch .......
Finished optimization stage 1 on instructionLatch (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\alu.v":3:7:3:9|Synthesizing module alu in library work.
Running optimization stage 1 on alu .......
Finished optimization stage 1 on alu (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\aluAMux.v":6:7:6:13|Synthesizing module aluAMux in library work.
Running optimization stage 1 on aluAMux .......
Finished optimization stage 1 on aluAMux (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\aluBMux.v":6:7:6:13|Synthesizing module aluBMux in library work.
Running optimization stage 1 on aluBMux .......
Finished optimization stage 1 on aluBMux (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\ccRegisters.v":7:7:7:17|Synthesizing module ccRegisters in library work.
Running optimization stage 1 on ccRegisters .......
Finished optimization stage 1 on ccRegisters (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluB\source\fullALU.v":9:7:9:13|Synthesizing module fullALU in library work.
Running optimization stage 1 on fullALU .......
Finished optimization stage 1 on fullALU (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1291:7:1291:11|Synthesizing module DP8KC in library work.
Running optimization stage 1 on DP8KC .......
Finished optimization stage 1 on DP8KC (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1124:7:1124:9|Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
Finished optimization stage 1 on VLO (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v":8:7:8:15|Synthesizing module registers in library work.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registers.v":27:9:27:17|Removing wire scuba_vhi, as there is no assignment to it.
Running optimization stage 1 on registers .......
Finished optimization stage 1 on registers (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\registerFileB\source\registerFile.v":3:7:3:18|Synthesizing module registerFile in library work.
Running optimization stage 1 on registerFile .......
Finished optimization stage 1 on registerFile (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\busController\source\busSequencer.v":7:7:7:18|Synthesizing module busSequencer in library work.
Running optimization stage 1 on busSequencer .......
Finished optimization stage 1 on busSequencer (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\busController\source\busController.v":9:7:9:19|Synthesizing module busController in library work.
Running optimization stage 1 on busController .......
Finished optimization stage 1 on busController (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v":16:7:16:20|Synthesizing module programCounter in library work.
Running optimization stage 1 on programCounter .......
Finished optimization stage 1 on programCounter (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v":17:7:17:27|Synthesizing module interruptStateMachine in library work.
Running optimization stage 1 on interruptStateMachine .......
Finished optimization stage 1 on interruptStateMachine (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":34:7:34:21|Synthesizing module aluGroupDecoder in library work.
@W: CG133 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":73:11:73:17|Object REGA_OP is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on aluGroupDecoder .......
Finished optimization stage 1 on aluGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":77:7:77:27|Synthesizing module loadStoreGroupDecoder in library work.
Running optimization stage 1 on loadStoreGroupDecoder .......
Finished optimization stage 1 on loadStoreGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":29:7:29:22|Synthesizing module jumpGroupDecoder in library work.
Running optimization stage 1 on jumpGroupDecoder .......
Finished optimization stage 1 on jumpGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\generalGroupDecoder\source\generalGroupDecoder.v":12:7:12:25|Synthesizing module generalGroupDecoder in library work.
Running optimization stage 1 on generalGroupDecoder .......
Finished optimization stage 1 on generalGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\opxMultiplexer\source\opxMultiplexer.v":27:7:27:20|Synthesizing module opxMultiplexer in library work.
Running optimization stage 1 on opxMultiplexer .......
Finished optimization stage 1 on opxMultiplexer (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v":33:7:33:23|Synthesizing module registerSequencer in library work.
Running optimization stage 1 on registerSequencer .......
Finished optimization stage 1 on registerSequencer (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":6:7:6:10|Synthesizing module core in library work.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":64:13:64:23|Removing wire DEBUG_STOPX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":101:12:101:21|Removing wire ALU_ARGB_X, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":110:12:110:25|Removing wire DEBUG_PC_NEXTX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":130:13:130:19|Removing wire LDS_RDX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":135:13:135:19|Removing wire LDS_WRX, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":141:13:141:19|Removing wire JMP_RDX, as there is no assignment to it.
Running optimization stage 1 on core .......
Finished optimization stage 1 on core (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\memoryMapper\source\memoryMapper.v":11:7:11:18|Synthesizing module memoryMapper in library work.
Running optimization stage 1 on memoryMapper .......
Finished optimization stage 1 on memoryMapper (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 100MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1120:7:1120:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Finished optimization stage 1 on VHI (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 100MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\bootROM\source\rom.v":8:7:8:9|Synthesizing module rom in library work.
Running optimization stage 1 on rom .......
Finished optimization stage 1 on rom (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":187:7:187:13|Synthesizing module FD1P3DX in library work.
Running optimization stage 1 on FD1P3DX .......
Finished optimization stage 1 on FD1P3DX (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":772:7:772:11|Synthesizing module MUX41 in library work.
Running optimization stage 1 on MUX41 .......
Finished optimization stage 1 on MUX41 (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\RAM\source\RAM.v":8:7:8:9|Synthesizing module RAM in library work.
Running optimization stage 1 on RAM .......
Finished optimization stage 1 on RAM (CPU Time 0h:00m:00s, Memory Used current: 100MB peak: 101MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v":14:7:14:13|Synthesizing module UART_RX in library work.
Running optimization stage 1 on UART_RX .......
Finished optimization stage 1 on UART_RX (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 101MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":14:7:14:13|Synthesizing module UART_TX in library work.
Running optimization stage 1 on UART_TX .......
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":38:2:38:7|Feedback mux created for signal r_TX_Data[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":38:2:38:7|Feedback mux created for signal r_Clock_Count[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":38:2:38:7|Feedback mux created for signal r_Bit_Index[2:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UART_TX (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":26:7:26:10|Synthesizing module UART in library work.
@N: CG793 :"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":153:5:153:12|Ignoring system task $display
Running optimization stage 1 on UART .......
@A: CL282 :"C:\Users\Duncan\git\ForthCPU\UART\source\UART.v":95:0:95:5|Feedback mux created for signal DOUT[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on UART (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v":7:7:7:27|Synthesizing module interruptMaskRegister in library work.
Running optimization stage 1 on interruptMaskRegister .......
@W: CL208 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptMaskRegister.v":60:0:60:5|All reachable assignments to bit 0 of INTS_REG[7:0] assign 0, register removed by optimization.
Finished optimization stage 1 on interruptMaskRegister (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\mcuResources\source\mcuResources.v":3:7:3:18|Synthesizing module mcuResources in library work.
Running optimization stage 1 on mcuResources .......
Finished optimization stage 1 on mcuResources (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
@N: CG364 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":7:7:7:9|Synthesizing module mcu in library work.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":30:13:30:20|Removing wire PIN_WR0N, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":31:13:31:20|Removing wire PIN_WR1N, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":37:19:37:25|Removing wire PIN_LED, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":43:16:43:29|Removing wire PIN_DEBUG_STOP, as there is no assignment to it.
@W: CG360 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":65:5:65:12|Removing wire DBUS_OEN, as there is no assignment to it.
Running optimization stage 1 on mcu .......
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":30:13:30:20|*Output PIN_WR0N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":31:13:31:20|*Output PIN_WR1N has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":37:19:37:25|*Output PIN_LED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":43:16:43:29|*Output PIN_DEBUG_STOP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on mcu (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 102MB)
Running optimization stage 2 on mcu .......
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":65:5:65:12|*Input DBUS_OEN to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\impl1\source\mcu.v":36:13:36:21|Input PIN_DIPSW is unused.
Finished optimization stage 2 on mcu (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on mcuResources .......
Finished optimization stage 2 on mcuResources (CPU Time 0h:00m:00s, Memory Used current: 101MB peak: 102MB)
Running optimization stage 2 on interruptMaskRegister .......
Finished optimization stage 2 on interruptMaskRegister (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on UART .......
Finished optimization stage 2 on UART (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on UART_TX .......
@N: CL201 :"C:\Users\Duncan\git\ForthCPU\UART\source\transmitter.v":38:2:38:7|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
Finished optimization stage 2 on UART_TX (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on UART_RX .......
@N: CL201 :"C:\Users\Duncan\git\ForthCPU\UART\source\receiver.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
Finished optimization stage 2 on UART_RX (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on RAM .......
Finished optimization stage 2 on RAM (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on MUX41 .......
Finished optimization stage 2 on MUX41 (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on FD1P3DX .......
Finished optimization stage 2 on FD1P3DX (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on rom .......
Finished optimization stage 2 on rom (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on VHI .......
Finished optimization stage 2 on VHI (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on memoryMapper .......
Finished optimization stage 2 on memoryMapper (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on core .......
@W: CL156 :"C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v":110:12:110:25|*Input DEBUG_PC_NEXTX[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Finished optimization stage 2 on core (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on registerSequencer .......
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v":38:7:38:12|Input DECODE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\registerSequencer\source\registerSequencer.v":41:7:41:13|Input STOPPED is unused.
Finished optimization stage 2 on registerSequencer (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on opxMultiplexer .......
Finished optimization stage 2 on opxMultiplexer (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on generalGroupDecoder .......
Finished optimization stage 2 on generalGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on jumpGroupDecoder .......
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":33:7:33:12|Input DECODE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":34:7:34:13|Input EXECUTE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":35:7:35:12|Input COMMIT is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\jumpGroupDecoder.v":37:13:37:18|Input GROUPF is unused.
Finished optimization stage 2 on jumpGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on loadStoreGroupDecoder .......
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":79:7:79:9|Input CLK is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":80:7:80:11|Input RESET is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":85:7:85:11|Input FETCH is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":86:7:86:12|Input DECODE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":87:7:87:13|Input EXECUTE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v":88:7:88:12|Input COMMIT is unused.
Finished optimization stage 2 on loadStoreGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on aluGroupDecoder .......
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":36:7:36:9|Input CLK is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":37:7:37:11|Input RESET is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":40:7:40:11|Input FETCH is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":41:7:41:12|Input DECODE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":42:7:42:13|Input EXECUTE is unused.
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v":43:7:43:12|Input COMMIT is unused.
Finished optimization stage 2 on aluGroupDecoder (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on interruptStateMachine .......
@N: CL201 :"C:\Users\Duncan\git\ForthCPU\interruptLogic\source\interruptStateMachine.v":264:0:264:5|Trying to extract state machine for register STATE.
Extracted state machine for register STATE
State machine has 10 reachable states with original encodings of:
   0000
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
Finished optimization stage 2 on interruptStateMachine (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on programCounter .......
@N: CL159 :"C:\Users\Duncan\git\ForthCPU\programCounter\source\programCounter.v":20:7:20:12|Input DECODE is unused.
Finished optimization stage 2 on programCounter (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on busController .......
Finished optimization stage 2 on busController (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on busSequencer .......
Finished optimization stage 2 on busSequencer (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on registerFile .......
Finished optimization stage 2 on registerFile (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on registers .......
Finished optimization stage 2 on registers (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on VLO .......
Finished optimization stage 2 on VLO (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on DP8KC .......
Finished optimization stage 2 on DP8KC (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on fullALU .......
Finished optimization stage 2 on fullALU (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on ccRegisters .......
Finished optimization stage 2 on ccRegisters (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on aluBMux .......
Finished optimization stage 2 on aluBMux (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on aluAMux .......
Finished optimization stage 2 on aluAMux (CPU Time 0h:00m:00s, Memory Used current: 102MB peak: 104MB)
Running optimization stage 2 on alu .......
Finished optimization stage 2 on alu (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on instructionLatch .......
Finished optimization stage 2 on instructionLatch (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on instructionPhaseDecoder .......
@N: CL201 :"C:\Users\Duncan\git\ForthCPU\instructionPhaseDecoder\source\instructionPhaseDecoder.v":134:0:134:5|Trying to extract state machine for register PHASE_R.
Extracted state machine for register PHASE_R
State machine has 11 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   1000
   1001
   1010
   1011
   1100
   1101
Finished optimization stage 2 on instructionPhaseDecoder (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on debugSequencer .......
Finished optimization stage 2 on debugSequencer (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on debugDecoder .......
@W: CL247 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v":9:19:9:27|Input port bit 4 of DEBUG_OPX[4:0] is unused

@W: CL247 :"C:\Users\Duncan\git\ForthCPU\debugPort\source\debugDecoder.v":10:19:10:28|Input port bit 2 of DEBUG_ARGX[2:0] is unused

Finished optimization stage 2 on debugDecoder (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on debugPort .......
Finished optimization stage 2 on debugPort (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on synchronizer_3s .......
Finished optimization stage 2 on synchronizer_3s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on register_5s .......
Finished optimization stage 2 on register_5s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on synchronizer_8s .......
Finished optimization stage 2 on synchronizer_8s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on synchronizedCounter_8s .......
Finished optimization stage 2 on synchronizedCounter_8s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on synchronizedCounter_7s .......
Finished optimization stage 2 on synchronizedCounter_7s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on requestGenerator .......
Finished optimization stage 2 on requestGenerator (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on synchronizer_1s .......
Finished optimization stage 2 on synchronizer_1s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on oneOfEightDecoder .......
Finished optimization stage 2 on oneOfEightDecoder (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on register_16s .......
Finished optimization stage 2 on register_16s (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on GSR .......
Finished optimization stage 2 on GSR (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)
Running optimization stage 2 on PUR .......
Finished optimization stage 2 on PUR (CPU Time 0h:00m:00s, Memory Used current: 106MB peak: 109MB)

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Duncan\git\ForthCPU\impl1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 106MB peak: 109MB)

Process took 0h:00m:15s realtime, 0h:00m:15s cputime

Process completed successfully.
# Sat Dec 16 17:45:52 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
File C:\Users\Duncan\git\ForthCPU\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 94MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 16 17:45:52 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:15s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:15s realtime, 0h:00m:15s cputime

Process completed successfully.
# Sat Dec 16 17:45:52 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202103synp2, Build 093R, Built Aug 10 2021 09:15:36, @

@N|Running in 64-bit mode
File C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 95MB peak: 95MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Dec 16 17:45:54 2023

###########################################################]
# Sat Dec 16 17:45:54 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Lattice Technology Pre-mapping, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 129MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1_scck.rpt 
See clock summary report "C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 131MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

@N: FX493 |Applying initial value "00000000" on instance r_RX_Byte[7:0].
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance r_RX_DV.
@N: FX493 |Applying initial value "000" on instance r_SM_Main[2:0].
@N: MO111 :"c:\users\duncan\git\forthcpu\processorcore\source\core.v":325:7:325:22|Tristate driver DEBUG_PC_NEXTX (in view: work.core(verilog)) on net DEBUG_PC_NEXTX (in view: work.core(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":43:16:43:29|Tristate driver PIN_DEBUG_STOP (in view: work.mcu(verilog)) on net PIN_DEBUG_STOP (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_1 (in view: work.mcu(verilog)) on net PIN_LED[7] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_2 (in view: work.mcu(verilog)) on net PIN_LED[6] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_3 (in view: work.mcu(verilog)) on net PIN_LED[5] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_4 (in view: work.mcu(verilog)) on net PIN_LED[4] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_5 (in view: work.mcu(verilog)) on net PIN_LED[3] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_6 (in view: work.mcu(verilog)) on net PIN_LED[2] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_7 (in view: work.mcu(verilog)) on net PIN_LED[1] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_8 (in view: work.mcu(verilog)) on net PIN_LED[0] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Removing sequential instance RO (in view: work.synchronizedCounter_8s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":157:30:157:34|Removing instance dataL (in view: work.debugPort(verilog)) of type view:work.synchronizer_8s_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\users\duncan\git\forthcpu\debugport\source\debugport.v":169:30:169:34|Removing instance dataH (in view: work.debugPort(verilog)) of type view:work.synchronizer_8s_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":23:0:23:5|Removing sequential instance DEBUG_MODEX (in view: work.instructionLatch(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v":118:0:118:5|Removing sequential instance DEBUG_ACTIVE (in view: work.instructionPhaseDecoder(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Removing sequential instance Q[7:0] (in view: work.synchronizer_8s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Removing sequential instance Q[7:0] (in view: work.synchronizer_8s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Removing sequential instance Q_PHI0[7:0] (in view: work.synchronizer_8s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Removing sequential instance Q_PHI0[7:0] (in view: work.synchronizer_8s_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":25:0:25:5|Removing sequential instance Q_R[7:0] (in view: work.synchronizer_8s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":25:0:25:5|Removing sequential instance Q_R[7:0] (in view: work.synchronizer_8s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
Encoding state machine PHASE_R[10:0] (in view: work.instructionPhaseDecoder(verilog))
original code -> new code
   0000 -> 00000000001
   0001 -> 00000000010
   0010 -> 00000000100
   0011 -> 00000001000
   0100 -> 00000010000
   1000 -> 00000100000
   1001 -> 00001000000
   1010 -> 00010000000
   1011 -> 00100000000
   1100 -> 01000000000
   1101 -> 10000000000
Encoding state machine STATE[9:0] (in view: work.interruptStateMachine(verilog))
original code -> new code
   0000 -> 0000000001
   0010 -> 0000000010
   0011 -> 0000000100
   0100 -> 0000001000
   0101 -> 0000010000
   0110 -> 0000100000
   0111 -> 0001000000
   1000 -> 0010000000
   1001 -> 0100000000
   1010 -> 1000000000
Encoding state machine r_SM_Main[3:0] (in view: work.UART_TX(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\duncan\git\forthcpu\uart\source\transmitter.v":38:2:38:7|There are no possible illegal states for state machine r_SM_Main[3:0] (in view: work.UART_TX(verilog)); safe FSM implementation is not required.

Starting clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 180MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 180MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=240 on top level netlist mcu 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 180MB peak: 180MB)



Clock Summary
******************

          Start                 Requested     Requested     Clock        Clock                   Clock
Level     Clock                 Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------
0 -       mcu|PIN_CLK_X1        100.0 MHz     10.000        inferred     Inferred_clkgroup_0     409  
                                                                                                      
0 -       mcu|PIN_DEBUG_WRN     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     27   
======================================================================================================



Clock Load Summary
***********************

                      Clock     Source                  Clock Pin                                                      Non-clock Pin     Non-clock Pin                                            
Clock                 Load      Pin                     Seq Example                                                    Seq Example       Comb Example                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mcu|PIN_CLK_X1        409       PIN_CLK_X1(port)        mcuResourcesInst.interruptMaskRegisterInst.INTS_REG[7:1].C     -                 mcuResourcesInst.un1_CLK.I[0](inv)                       
                                                                                                                                                                                                  
mcu|PIN_DEBUG_WRN     27        PIN_DEBUG_WRN(port)     coreInst.debugger.modeReg.Q_R[2:0].C                           -                 coreInst.debugger.requestGen.uclk_un1_DEBUG_WRN.I[1](and)
==================================================================================================================================================================================================

@W: MT529 :"c:\users\duncan\git\forthcpu\debugport\source\register.v":14:0:14:5|Found inferred clock mcu|PIN_CLK_X1 which controls 409 sequential elements including coreInst.dinLatch.DOUT[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":25:0:25:5|Found inferred clock mcu|PIN_DEBUG_WRN which controls 27 sequential elements including coreInst.debugger.requestGen.modeReqReg.Q_R[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0
For details review file gcc_ICG_report.rpt


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 409 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 27 clock pin(s) of sequential element(s)
0 instances converted, 27 sequential instances remain driven by gated/generated clocks

=============================================== Non-Gated/Non-Generated Clocks ================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                                        
-------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       PIN_CLK_X1          port                   409        mcuResourcesInst.interruptMaskRegisterInst.PRI_REG[2:0]
===============================================================================================================================
====================================================================== Gated/Generated Clocks ======================================================================
Clock Tree ID     Driving Element     Drive Element Type     Unconverted Fanout     Sample Instance                                  Explanation                    
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       PIN_DEBUG_WRN       port                   27                     coreInst.debugger.requestGen.dhReqReg.Q_R[0]     Clock source is invalid for GCC
====================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 180MB peak: 180MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 180MB peak: 180MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 181MB peak: 181MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 93MB peak: 181MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat Dec 16 17:45:56 2023

###########################################################]
# Sat Dec 16 17:45:57 2023


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: EDAWIN

Implementation : impl1
Synopsys Lattice Technology Mapper, Version map202103lat, Build 070R, Built Oct  6 2021 11:12:38, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 129MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 132MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 171MB peak: 171MB)

@N: MO111 :"c:\users\duncan\git\forthcpu\processorcore\source\core.v":325:7:325:22|Tristate driver DEBUG_PC_NEXTX (in view: work.core(verilog)) on net DEBUG_PC_NEXTX (in view: work.core(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":43:16:43:29|Tristate driver PIN_DEBUG_STOP (in view: work.mcu(verilog)) on net PIN_DEBUG_STOP (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_1 (in view: work.mcu(verilog)) on net PIN_LED[7] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_2 (in view: work.mcu(verilog)) on net PIN_LED[6] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_3 (in view: work.mcu(verilog)) on net PIN_LED[5] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_4 (in view: work.mcu(verilog)) on net PIN_LED[4] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_5 (in view: work.mcu(verilog)) on net PIN_LED[3] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_6 (in view: work.mcu(verilog)) on net PIN_LED[2] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_7 (in view: work.mcu(verilog)) on net PIN_LED[1] (in view: work.mcu(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\duncan\git\forthcpu\impl1\source\mcu.v":37:19:37:25|Tristate driver PIN_LED_8 (in view: work.mcu(verilog)) on net PIN_LED[0] (in view: work.mcu(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\duncan\git\forthcpu\instructionphasedecoder\source\instructionphasedecoder.v":134:0:134:5|Removing sequential instance coreInst.instructionPhaseDecoderInst.DEBUG_STEP_ACK because it is equivalent to instance coreInst.instructionPhaseDecoderInst.PHASE_R[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing sequential instance coreInst.interruptStateMachineInst.PC_LD_INT1 because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FA239 :"c:\users\duncan\git\forthcpu\alub\source\alu.v":34:3:34:6|ROM arithmetic (in view: work.alu(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\duncan\git\forthcpu\alub\source\alu.v":34:3:34:6|Found ROM arithmetic (in view: work.alu(verilog)) with 16 words by 1 bit.
@W: FA239 :"c:\users\duncan\git\forthcpu\registersequencer\source\registersequencer.v":61:1:61:4|ROM REGA_EN_R[3:0] (in view: work.registerSequencer(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\duncan\git\forthcpu\registersequencer\source\registersequencer.v":61:1:61:4|Found ROM REGA_EN_R[3:0] (in view: work.registerSequencer(verilog)) with 10 words by 4 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)

@N: BN362 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":23:0:23:5|Removing sequential instance instructionLatchInst.DEBUG_OPX[4] (in view: work.core(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":23:0:23:5|Boundary register instructionLatchInst.DEBUG_OPX[4] (in view: work.core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: MO129 :"c:\users\duncan\git\forthcpu\jumpgroupdecoder\source\jumpgroupdecoder.v":198:0:198:5|Sequential instance coreInst.jumpGroupDecoderInst.BUS_SEQX[0] is reduced to a combinational gate by constant propagation.
@N: MO231 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Found counter in view:work.debugPort(verilog) instance addrH.Q[7:0] 
@N: MO231 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Found counter in view:work.debugPort(verilog) instance addrL.Q[6:0] 
@W: BN132 :"c:\users\duncan\git\forthcpu\interruptlogic\source\interruptstatemachine.v":264:0:264:5|Removing instance coreInst.interruptStateMachineInst.PC_NEXTX[2] because it is equivalent to instance coreInst.interruptStateMachineInst.STATE[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: MF179 :"c:\users\duncan\git\forthcpu\uart\source\receiver.v":56:14:56:49|Found 17 by 17 bit equality operator ('==') r_Clock_Count17 (in view: work.UART_RX(verilog))

Starting factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 189MB peak: 189MB)

@N: BN362 :"c:\users\duncan\git\forthcpu\debugport\source\register.v":14:0:14:5|Removing sequential instance coreInst.debugger.opReg.DOUT[4] (in view: work.mcu(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\duncan\git\forthcpu\debugport\source\register.v":14:0:14:5|Boundary register coreInst.debugger.opReg.DOUT[4] (in view: work.mcu(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished factoring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 201MB peak: 201MB)


Available hyper_sources - for debug and ip models
	None Found


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 201MB peak: 204MB)

@N: FA113 :"c:\users\duncan\git\forthcpu\processorcore\source\core.v":325:7:325:22|Pipelining module un1_HERE[15:1]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"c:\users\duncan\git\forthcpu\programcounter\source\programcounter.v":102:0:102:5|Pushed in register HERE[15:0].
@N: MF169 :"c:\users\duncan\git\forthcpu\programcounter\source\programcounter.v":111:0:111:5|Pushed in register PC_A[15:0].

Starting Early Timing Optimization (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 203MB peak: 212MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:22s; Memory used current: 214MB peak: 214MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:23s; CPU Time elapsed 0h:00m:23s; Memory used current: 214MB peak: 214MB)


Finished preparing to map (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:23s; Memory used current: 214MB peak: 214MB)

@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[2] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.addrH.PL_PHI0 (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.requestGen.modeReqReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.requestGen.dhReqReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.addrL.PL_PHI0 (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[1] (in view: work.mcu(verilog)).

Finished technology mapping (Real Time elapsed 0h:00m:26s; CPU Time elapsed 0h:00m:26s; Memory used current: 234MB peak: 279MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:26s		   -30.65ns		1379 /       388
   2		0h:00m:26s		   -30.64ns		1371 /       388
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[2] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.addrH.PL_PHI0 (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.requestGen.modeReqReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.requestGen.dhReqReg.Q_PHI0[0] (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizedcounter.v":50:0:50:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.addrL.PL_PHI0 (in view: work.mcu(verilog)).
@N: FX1019 :"c:\users\duncan\git\forthcpu\debugport\source\synchronizer.v":36:0:36:5|Adding ASYNC_REG property on synchronizing instance coreInst.debugger.modeReg.Q_PHI0[1] (in view: work.mcu(verilog)).
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":23:0:23:5|Replicating instance coreInst.instructionLatchInst.DEBUG_OPX[3] (in view: work.mcu(verilog)) with 11 loads 1 time to improve timing.
@N: FX271 :"c:\users\duncan\git\forthcpu\instructionlatch\source\instructionlatch.v":23:0:23:5|Replicating instance coreInst.instructionLatchInst.DEBUG_OPX[1] (in view: work.mcu(verilog)) with 10 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   3		0h:00m:30s		   -30.15ns		1371 /       390
   4		0h:00m:30s		   -29.37ns		1373 /       390

   5		0h:00m:30s		   -29.79ns		1373 /       390

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:31s; CPU Time elapsed 0h:00m:30s; Memory used current: 235MB peak: 279MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:31s; Memory used current: 236MB peak: 279MB)


Start Writing Netlists (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:32s; Memory used current: 185MB peak: 279MB)

Writing Analyst data base C:\Users\Duncan\git\ForthCPU\impl1\synwork\ForthCPU_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:32s; Memory used current: 228MB peak: 279MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Duncan\git\ForthCPU\impl1\ForthCPU_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 233MB peak: 279MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 233MB peak: 279MB)


Start final timing analysis (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:33s; Memory used current: 226MB peak: 279MB)

@W: MT420 |Found inferred clock mcu|PIN_CLK_X1 with period 10.00ns. Please declare a user-defined clock on port PIN_CLK_X1.
@W: MT420 |Found inferred clock mcu|PIN_DEBUG_WRN with period 10.00ns. Please declare a user-defined clock on port PIN_DEBUG_WRN.


##### START OF TIMING REPORT #####[
# Timing report written on Sat Dec 16 17:46:31 2023
#


Top view:               mcu
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -29.884

                      Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock        Frequency     Frequency     Period        Period        Slack       Type         Group              
--------------------------------------------------------------------------------------------------------------------------
mcu|PIN_CLK_X1        100.0 MHz     14.3 MHz      10.000        69.769        -29.884     inferred     Inferred_clkgroup_0
mcu|PIN_DEBUG_WRN     100.0 MHz     870.0 MHz     10.000        1.149         8.851       inferred     Inferred_clkgroup_1
==========================================================================================================================





Clock Relationships
*******************

Clocks                                |    rise  to  rise     |    fall  to  fall     |    rise  to  fall     |    fall  to  rise   
------------------------------------------------------------------------------------------------------------------------------------
Starting           Ending             |  constraint  slack    |  constraint  slack    |  constraint  slack    |  constraint  slack  
------------------------------------------------------------------------------------------------------------------------------------
mcu|PIN_CLK_X1     mcu|PIN_CLK_X1     |  10.000      -26.180  |  10.000      -19.964  |  5.000       -26.259  |  5.000       -29.884
mcu|PIN_DEBUG_WRN  mcu|PIN_CLK_X1     |  Diff grp    -        |  No paths    -        |  Diff grp    -        |  No paths    -      
mcu|PIN_DEBUG_WRN  mcu|PIN_DEBUG_WRN  |  10.000      8.851    |  No paths    -        |  No paths    -        |  No paths    -      
====================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mcu|PIN_CLK_X1
====================================



Starting Points with Worst Slack
********************************

                                                    Starting                                                     Arrival            
Instance                                            Reference          Type        Pin     Net                   Time        Slack  
                                                    Clock                                                                           
------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_OPX[2]          mcu|PIN_CLK_X1     FD1P3DX     Q       DEBUG_OPX[2]          1.299       -29.884
coreInst.instructionLatchInst.GROUPX[1]             mcu|PIN_CLK_X1     FD1P3DX     Q       GROUPX[1]             1.299       -28.860
coreInst.instructionLatchInst.INSTRUCTION[11]       mcu|PIN_CLK_X1     FD1P3DX     Q       LDS_BYTEX             1.302       -28.711
coreInst.instructionLatchInst.DEBUG_OPX_fast[1]     mcu|PIN_CLK_X1     FD1P3DX     Q       DEBUG_OPX_fast[1]     1.108       -28.676
coreInst.instructionLatchInst.DEBUG_OPX_fast[3]     mcu|PIN_CLK_X1     FD1P3DX     Q       DEBUG_OPX_fast[3]     1.108       -28.676
coreInst.instructionLatchInst.GROUPX[0]             mcu|PIN_CLK_X1     FD1P3DX     Q       GROUPX[0]             1.366       -27.606
coreInst.instructionLatchInst.INSTRUCTION[9]        mcu|PIN_CLK_X1     FD1P3DX     Q       INSTRUCTION[9]        1.296       -27.536
coreInst.instructionLatchInst.INSTRUCTION[8]        mcu|PIN_CLK_X1     FD1P3DX     Q       INSTRUCTION[8]        1.252       -27.492
coreInst.instructionLatchInst.INSTRUCTION[10]       mcu|PIN_CLK_X1     FD1P3DX     Q       ALU_ALU_OPX[0]        1.312       -27.488
coreInst.instructionLatchInst.INSTRUCTION[12]       mcu|PIN_CLK_X1     FD1P3DX     Q       ALU_ALU_OPX[2]        1.299       -27.475
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                 Required            
Instance                                  Reference          Type        Pin     Net               Time         Slack  
                                          Clock                                                                        
-----------------------------------------------------------------------------------------------------------------------
coreInst.programCounterInst.PC_A[15]      mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_NEXT[15]     5.089        -29.884
coreInst.programCounterInst.PC_A[13]      mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_NEXT[13]     5.089        -29.742
coreInst.programCounterInst.PC_A[14]      mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_NEXT[14]     5.089        -29.742
coreInst.programCounterInst.PC_A[11]      mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_NEXT[11]     5.089        -29.599
coreInst.programCounterInst.PC_A[12]      mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_NEXT[12]     5.089        -29.599
coreInst.programCounterInst.INTR0[15]     mcu|PIN_CLK_X1     FD1P3DX     D       SUM[15]           4.894        -29.462
coreInst.programCounterInst.INTR1[15]     mcu|PIN_CLK_X1     FD1P3DX     D       SUM[15]           4.894        -29.462
coreInst.programCounterInst.PC_A[9]       mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_NEXT[9]      5.089        -29.456
coreInst.programCounterInst.PC_A[10]      mcu|PIN_CLK_X1     FD1P3BX     D       PC_A_NEXT[10]     5.089        -29.456
coreInst.programCounterInst.PC_A[2]       mcu|PIN_CLK_X1     FD1P3BX     D       N_348_i           5.089        -29.386
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      34.973
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -29.884

    Number of logic level(s):                42
    Starting point:                          coreInst.instructionLatchInst.DEBUG_OPX[2] / Q
    Ending point:                            coreInst.programCounterInst.PC_A[15] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_OPX[2]                                  FD1P3DX      Q        Out     1.299     1.299 r      -         
DEBUG_OPX[2]                                                                Net          -        -       -         -            25        
coreInst.busControllerInst.sequencer.ADDR_m10_i_m4_sn                       ORCALUT4     C        In      0.000     1.299 r      -         
coreInst.busControllerInst.sequencer.ADDR_m10_i_m4_sn                       ORCALUT4     Z        Out     1.017     2.316 f      -         
ADDR_m10_i_m4_sn                                                            Net          -        -       -         -            1         
coreInst.busControllerInst.sequencer.ADDR_m10_i_m4_mb_mb                    ORCALUT4     A        In      0.000     2.316 f      -         
coreInst.busControllerInst.sequencer.ADDR_m10_i_m4_mb_mb                    ORCALUT4     Z        Out     1.249     3.565 r      -         
N_27                                                                        Net          -        -       -         -            7         
coreInst.opxMultiplexerInst.PC_OFFSETX_m1_0_a2_0_yy_RNI9F873[0]             ORCALUT4     C        In      0.000     3.565 r      -         
coreInst.opxMultiplexerInst.PC_OFFSETX_m1_0_a2_0_yy_RNI9F873[0]             ORCALUT4     Z        Out     1.233     4.797 r      -         
PC_OFFSETX_m1_0_a2_0_yy_RNI9F873[0]                                         Net          -        -       -         -            6         
coreInst.opxMultiplexerInst.ALUB_SRCX_a2_2_RNI9N004[1]                      ORCALUT4     D        In      0.000     4.797 r      -         
coreInst.opxMultiplexerInst.ALUB_SRCX_a2_2_RNI9N004[1]                      ORCALUT4     Z        Out     1.281     6.078 r      -         
ALUB_SRCX_0_0[1]                                                            Net          -        -       -         -            11        
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     C        In      0.000     6.078 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     Z        Out     1.265     7.343 r      -         
N_33                                                                        Net          -        -       -         -            8         
coreInst.fullALUInst.aluInst.un21_RESULT.N_199_i                            ORCALUT4     C        In      0.000     7.343 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.N_199_i                            ORCALUT4     Z        Out     1.017     8.360 f      -         
N_199_i                                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        B1       In      0.000     8.360 f      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        COUT     Out     1.544     9.904 r      -         
un47_RESULT_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        CIN      In      0.000     9.904 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     0.143     10.047 r     -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     10.047 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     10.190 r     -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     10.190 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        COUT     Out     0.143     10.333 r     -         
un47_RESULT_cry_6                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        CIN      In      0.000     10.333 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        COUT     Out     0.143     10.476 r     -         
un47_RESULT_cry_8                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        CIN      In      0.000     10.476 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        COUT     Out     0.143     10.618 r     -         
un47_RESULT_cry_10                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        CIN      In      0.000     10.618 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        COUT     Out     0.143     10.761 r     -         
un47_RESULT_cry_12                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0              CCU2D        CIN      In      0.000     10.761 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0              CCU2D        COUT     Out     0.143     10.904 r     -         
un47_RESULT_cry_14                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0              CCU2D        CIN      In      0.000     10.904 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0              CCU2D        S0       Out     1.549     12.453 r     -         
un47_RESULT[15]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI17SK      ORCALUT4     C        In      0.000     12.453 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI17SK      ORCALUT4     Z        Out     1.017     13.470 f     -         
OVER_i_1_a2_6                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIS1I91     ORCALUT4     A        In      0.000     13.470 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIS1I91     ORCALUT4     Z        Out     1.017     14.486 f     -         
OVER_i_1_a2_9                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIMFSF2     ORCALUT4     C        In      0.000     14.486 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     15.799 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_81                                 ORCALUT4     B        In      0.000     15.799 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_81                                 ORCALUT4     Z        Out     1.017     16.816 f     -         
un53_RESULT[12]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_bm[12]                               ORCALUT4     D        In      0.000     16.816 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_bm[12]                               ORCALUT4     Z        Out     1.017     17.833 f     -         
RESULT_11_bm[12]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[12]                                  PFUMX        ALUT     In      0.000     17.833 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[12]                                  PFUMX        Z        Out     0.214     18.047 f     -         
N_263                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[12]                              ORCALUT4     B        In      0.000     18.047 f     -         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[12]                              ORCALUT4     Z        Out     1.089     19.136 f     -         
RESULT_12_0_d[12]                                                           Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un3_sex_RNIPQSC[12]                            ORCALUT4     B        In      0.000     19.136 f     -         
coreInst.fullALUInst.aluInst.un3_sex_RNIPQSC[12]                            ORCALUT4     Z        Out     1.017     20.153 r     -         
un3_sex_RNIPQSC[12]                                                         Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un3_sex_RNI92L04[12]                           PFUMX        BLUT     In      0.000     20.153 r     -         
coreInst.fullALUInst.aluInst.un3_sex_RNI92L04[12]                           PFUMX        Z        Out     0.214     20.367 r     -         
d_N_5_i_0_li_5                                                              Net          -        -       -         -            1         
coreInst.busControllerInst.ADDR_BUF_i_2_RNIOVJE4[12]                        ORCALUT4     C        In      0.000     20.367 r     -         
coreInst.busControllerInst.ADDR_BUF_i_2_RNIOVJE4[12]                        ORCALUT4     Z        Out     1.089     21.456 r     -         
ADDR_BUF_i_2_RNIOVJE4[12]                                                   Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_1_1                            ORCALUT4     A        In      0.000     21.456 r     -         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_1_1                            ORCALUT4     Z        Out     1.017     22.473 f     -         
CPU_m2_e_1_1_1                                                              Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_1                              ORCALUT4     D        In      0.000     22.473 f     -         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_1                              ORCALUT4     Z        Out     1.193     23.665 f     -         
CPU_m2_e_1_1                                                                Net          -        -       -         -            4         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_2                              ORCALUT4     C        In      0.000     23.665 f     -         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_2                              ORCALUT4     Z        Out     1.153     24.818 f     -         
CPU_m2_e_1_2                                                                Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2                             ORCALUT4     B        In      0.000     24.818 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2                             ORCALUT4     Z        Out     1.313     26.131 f     -         
UART_MAP                                                                    Net          -        -       -         -            17        
coreInst.programCounterInst.g0_6                                            ORCALUT4     D        In      0.000     26.131 f     -         
coreInst.programCounterInst.g0_6                                            ORCALUT4     Z        Out     1.089     27.220 r     -         
ARGA_N_11_mux_0_0_1                                                         Net          -        -       -         -            2         
coreInst.programCounterInst.SUM_cry_1_0_RNO_1                               ORCALUT4     C        In      0.000     27.220 r     -         
coreInst.programCounterInst.SUM_cry_1_0_RNO_1                               ORCALUT4     Z        Out     1.017     28.236 r     -         
SUM_cry_1_0_RNO_1                                                           Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0_RNO_0                               ORCALUT4     D        In      0.000     28.236 r     -         
coreInst.programCounterInst.SUM_cry_1_0_RNO_0                               ORCALUT4     Z        Out     1.017     29.253 r     -         
ARGA_0_iv_i_1_0_0[2]                                                        Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0_RNO                                 ORCALUT4     B        In      0.000     29.253 r     -         
coreInst.programCounterInst.SUM_cry_1_0_RNO                                 ORCALUT4     Z        Out     1.017     30.270 f     -         
N_170                                                                       Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        C1       In      0.000     30.270 f     -         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        COUT     Out     1.544     31.815 r     -         
SUM_cry_2                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        CIN      In      0.000     31.815 r     -         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        COUT     Out     0.143     31.957 r     -         
SUM_cry_4                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_5_0                                     CCU2D        CIN      In      0.000     31.957 r     -         
coreInst.programCounterInst.SUM_cry_5_0                                     CCU2D        COUT     Out     0.143     32.100 r     -         
SUM_cry_6                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_7_0                                     CCU2D        CIN      In      0.000     32.100 r     -         
coreInst.programCounterInst.SUM_cry_7_0                                     CCU2D        COUT     Out     0.143     32.243 r     -         
SUM_cry_8                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_9_0                                     CCU2D        CIN      In      0.000     32.243 r     -         
coreInst.programCounterInst.SUM_cry_9_0                                     CCU2D        COUT     Out     0.143     32.386 r     -         
SUM_cry_10                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_11_0                                    CCU2D        CIN      In      0.000     32.386 r     -         
coreInst.programCounterInst.SUM_cry_11_0                                    CCU2D        COUT     Out     0.143     32.529 r     -         
SUM_cry_12                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_13_0                                    CCU2D        CIN      In      0.000     32.529 r     -         
coreInst.programCounterInst.SUM_cry_13_0                                    CCU2D        COUT     Out     0.143     32.671 r     -         
SUM_cry_14                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_s_15_0                                      CCU2D        CIN      In      0.000     32.671 r     -         
coreInst.programCounterInst.SUM_s_15_0                                      CCU2D        S0       Out     1.685     34.356 r     -         
SUM[15]                                                                     Net          -        -       -         -            3         
coreInst.programCounterInst.PC_A_NEXT_6_0[15]                               ORCALUT4     C        In      0.000     34.356 r     -         
coreInst.programCounterInst.PC_A_NEXT_6_0[15]                               ORCALUT4     Z        Out     0.617     34.973 r     -         
PC_A_NEXT[15]                                                               Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A[15]                                        FD1P3BX      D        In      0.000     34.973 r     -         
===========================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      34.973
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -29.884

    Number of logic level(s):                42
    Starting point:                          coreInst.instructionLatchInst.DEBUG_OPX[2] / Q
    Ending point:                            coreInst.programCounterInst.PC_A[15] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_OPX[2]                                  FD1P3DX      Q        Out     1.299     1.299 r      -         
DEBUG_OPX[2]                                                                Net          -        -       -         -            25        
coreInst.busControllerInst.sequencer.ADDR_m10_i_m4_sn                       ORCALUT4     C        In      0.000     1.299 r      -         
coreInst.busControllerInst.sequencer.ADDR_m10_i_m4_sn                       ORCALUT4     Z        Out     1.017     2.316 f      -         
ADDR_m10_i_m4_sn                                                            Net          -        -       -         -            1         
coreInst.busControllerInst.sequencer.ADDR_m10_i_m4_mb_mb                    ORCALUT4     A        In      0.000     2.316 f      -         
coreInst.busControllerInst.sequencer.ADDR_m10_i_m4_mb_mb                    ORCALUT4     Z        Out     1.249     3.565 r      -         
N_27                                                                        Net          -        -       -         -            7         
coreInst.opxMultiplexerInst.PC_OFFSETX_m1_0_a2_0_yy_RNI9F873[0]             ORCALUT4     C        In      0.000     3.565 r      -         
coreInst.opxMultiplexerInst.PC_OFFSETX_m1_0_a2_0_yy_RNI9F873[0]             ORCALUT4     Z        Out     1.233     4.797 r      -         
PC_OFFSETX_m1_0_a2_0_yy_RNI9F873[0]                                         Net          -        -       -         -            6         
coreInst.opxMultiplexerInst.ALUB_SRCX_a2_2_RNI9N004[1]                      ORCALUT4     D        In      0.000     4.797 r      -         
coreInst.opxMultiplexerInst.ALUB_SRCX_a2_2_RNI9N004[1]                      ORCALUT4     Z        Out     1.281     6.078 r      -         
ALUB_SRCX_0_0[1]                                                            Net          -        -       -         -            11        
coreInst.fullALUInst.muxB.ALUB_DATA_5_0[0]                                  ORCALUT4     B        In      0.000     6.078 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_5_0[0]                                  ORCALUT4     Z        Out     1.265     7.343 f      -         
ALUB_DATA_5_0[0]                                                            Net          -        -       -         -            8         
coreInst.fullALUInst.aluInst.un21_RESULT.N_199_i                            ORCALUT4     B        In      0.000     7.343 f      -         
coreInst.fullALUInst.aluInst.un21_RESULT.N_199_i                            ORCALUT4     Z        Out     1.017     8.360 r      -         
N_199_i                                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        B1       In      0.000     8.360 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        COUT     Out     1.544     9.904 r      -         
un47_RESULT_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        CIN      In      0.000     9.904 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     0.143     10.047 r     -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     10.047 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     10.190 r     -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     10.190 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        COUT     Out     0.143     10.333 r     -         
un47_RESULT_cry_6                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        CIN      In      0.000     10.333 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        COUT     Out     0.143     10.476 r     -         
un47_RESULT_cry_8                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        CIN      In      0.000     10.476 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        COUT     Out     0.143     10.618 r     -         
un47_RESULT_cry_10                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        CIN      In      0.000     10.618 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        COUT     Out     0.143     10.761 r     -         
un47_RESULT_cry_12                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0              CCU2D        CIN      In      0.000     10.761 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0              CCU2D        COUT     Out     0.143     10.904 r     -         
un47_RESULT_cry_14                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0              CCU2D        CIN      In      0.000     10.904 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0              CCU2D        S0       Out     1.549     12.453 r     -         
un47_RESULT[15]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI17SK      ORCALUT4     C        In      0.000     12.453 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI17SK      ORCALUT4     Z        Out     1.017     13.470 f     -         
OVER_i_1_a2_6                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIS1I91     ORCALUT4     A        In      0.000     13.470 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIS1I91     ORCALUT4     Z        Out     1.017     14.486 f     -         
OVER_i_1_a2_9                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIMFSF2     ORCALUT4     C        In      0.000     14.486 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     15.799 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_81                                 ORCALUT4     B        In      0.000     15.799 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_81                                 ORCALUT4     Z        Out     1.017     16.816 f     -         
un53_RESULT[12]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_bm[12]                               ORCALUT4     D        In      0.000     16.816 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_bm[12]                               ORCALUT4     Z        Out     1.017     17.833 f     -         
RESULT_11_bm[12]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[12]                                  PFUMX        ALUT     In      0.000     17.833 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[12]                                  PFUMX        Z        Out     0.214     18.047 f     -         
N_263                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[12]                              ORCALUT4     B        In      0.000     18.047 f     -         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[12]                              ORCALUT4     Z        Out     1.089     19.136 f     -         
RESULT_12_0_d[12]                                                           Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un3_sex_RNIPQSC[12]                            ORCALUT4     B        In      0.000     19.136 f     -         
coreInst.fullALUInst.aluInst.un3_sex_RNIPQSC[12]                            ORCALUT4     Z        Out     1.017     20.153 r     -         
un3_sex_RNIPQSC[12]                                                         Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un3_sex_RNI92L04[12]                           PFUMX        BLUT     In      0.000     20.153 r     -         
coreInst.fullALUInst.aluInst.un3_sex_RNI92L04[12]                           PFUMX        Z        Out     0.214     20.367 r     -         
d_N_5_i_0_li_5                                                              Net          -        -       -         -            1         
coreInst.busControllerInst.ADDR_BUF_i_2_RNIOVJE4[12]                        ORCALUT4     C        In      0.000     20.367 r     -         
coreInst.busControllerInst.ADDR_BUF_i_2_RNIOVJE4[12]                        ORCALUT4     Z        Out     1.089     21.456 r     -         
ADDR_BUF_i_2_RNIOVJE4[12]                                                   Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_1_1                            ORCALUT4     A        In      0.000     21.456 r     -         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_1_1                            ORCALUT4     Z        Out     1.017     22.473 f     -         
CPU_m2_e_1_1_1                                                              Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_1                              ORCALUT4     D        In      0.000     22.473 f     -         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_1                              ORCALUT4     Z        Out     1.193     23.665 f     -         
CPU_m2_e_1_1                                                                Net          -        -       -         -            4         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_2                              ORCALUT4     C        In      0.000     23.665 f     -         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_2                              ORCALUT4     Z        Out     1.153     24.818 f     -         
CPU_m2_e_1_2                                                                Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2                             ORCALUT4     B        In      0.000     24.818 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2                             ORCALUT4     Z        Out     1.313     26.131 f     -         
UART_MAP                                                                    Net          -        -       -         -            17        
coreInst.programCounterInst.g0_6                                            ORCALUT4     D        In      0.000     26.131 f     -         
coreInst.programCounterInst.g0_6                                            ORCALUT4     Z        Out     1.089     27.220 r     -         
ARGA_N_11_mux_0_0_1                                                         Net          -        -       -         -            2         
coreInst.programCounterInst.SUM_cry_1_0_RNO_1                               ORCALUT4     C        In      0.000     27.220 r     -         
coreInst.programCounterInst.SUM_cry_1_0_RNO_1                               ORCALUT4     Z        Out     1.017     28.236 r     -         
SUM_cry_1_0_RNO_1                                                           Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0_RNO_0                               ORCALUT4     D        In      0.000     28.236 r     -         
coreInst.programCounterInst.SUM_cry_1_0_RNO_0                               ORCALUT4     Z        Out     1.017     29.253 r     -         
ARGA_0_iv_i_1_0_0[2]                                                        Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0_RNO                                 ORCALUT4     B        In      0.000     29.253 r     -         
coreInst.programCounterInst.SUM_cry_1_0_RNO                                 ORCALUT4     Z        Out     1.017     30.270 f     -         
N_170                                                                       Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        C1       In      0.000     30.270 f     -         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        COUT     Out     1.544     31.815 r     -         
SUM_cry_2                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        CIN      In      0.000     31.815 r     -         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        COUT     Out     0.143     31.957 r     -         
SUM_cry_4                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_5_0                                     CCU2D        CIN      In      0.000     31.957 r     -         
coreInst.programCounterInst.SUM_cry_5_0                                     CCU2D        COUT     Out     0.143     32.100 r     -         
SUM_cry_6                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_7_0                                     CCU2D        CIN      In      0.000     32.100 r     -         
coreInst.programCounterInst.SUM_cry_7_0                                     CCU2D        COUT     Out     0.143     32.243 r     -         
SUM_cry_8                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_9_0                                     CCU2D        CIN      In      0.000     32.243 r     -         
coreInst.programCounterInst.SUM_cry_9_0                                     CCU2D        COUT     Out     0.143     32.386 r     -         
SUM_cry_10                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_11_0                                    CCU2D        CIN      In      0.000     32.386 r     -         
coreInst.programCounterInst.SUM_cry_11_0                                    CCU2D        COUT     Out     0.143     32.529 r     -         
SUM_cry_12                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_13_0                                    CCU2D        CIN      In      0.000     32.529 r     -         
coreInst.programCounterInst.SUM_cry_13_0                                    CCU2D        COUT     Out     0.143     32.671 r     -         
SUM_cry_14                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_s_15_0                                      CCU2D        CIN      In      0.000     32.671 r     -         
coreInst.programCounterInst.SUM_s_15_0                                      CCU2D        S0       Out     1.685     34.356 r     -         
SUM[15]                                                                     Net          -        -       -         -            3         
coreInst.programCounterInst.PC_A_NEXT_6_0[15]                               ORCALUT4     C        In      0.000     34.356 r     -         
coreInst.programCounterInst.PC_A_NEXT_6_0[15]                               ORCALUT4     Z        Out     0.617     34.973 r     -         
PC_A_NEXT[15]                                                               Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A[15]                                        FD1P3BX      D        In      0.000     34.973 r     -         
===========================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      34.885
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -29.797

    Number of logic level(s):                42
    Starting point:                          coreInst.instructionLatchInst.DEBUG_OPX[2] / Q
    Ending point:                            coreInst.programCounterInst.PC_A[15] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_OPX[2]                                  FD1P3DX      Q        Out     1.299     1.299 r      -         
DEBUG_OPX[2]                                                                Net          -        -       -         -            25        
coreInst.busControllerInst.sequencer.ADDR_m10_i_m4_sn                       ORCALUT4     C        In      0.000     1.299 r      -         
coreInst.busControllerInst.sequencer.ADDR_m10_i_m4_sn                       ORCALUT4     Z        Out     1.017     2.316 f      -         
ADDR_m10_i_m4_sn                                                            Net          -        -       -         -            1         
coreInst.busControllerInst.sequencer.ADDR_m10_i_m4_mb_mb                    ORCALUT4     A        In      0.000     2.316 f      -         
coreInst.busControllerInst.sequencer.ADDR_m10_i_m4_mb_mb                    ORCALUT4     Z        Out     1.249     3.565 r      -         
N_27                                                                        Net          -        -       -         -            7         
coreInst.busControllerInst.sequencer.ADDR_m10_i_m2                          PFUMX        C0       In      0.000     3.565 r      -         
coreInst.busControllerInst.sequencer.ADDR_m10_i_m2                          PFUMX        Z        Out     1.129     4.694 r      -         
ADDR_N_8                                                                    Net          -        -       -         -            6         
coreInst.opxMultiplexerInst.ALUB_SRCX_0_4[1]                                ORCALUT4     C        In      0.000     4.694 r      -         
coreInst.opxMultiplexerInst.ALUB_SRCX_0_4[1]                                ORCALUT4     Z        Out     1.297     5.990 r      -         
ALUB_SRCX_0_4[1]                                                            Net          -        -       -         -            13        
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     D        In      0.000     5.990 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     Z        Out     1.265     7.255 r      -         
N_33                                                                        Net          -        -       -         -            8         
coreInst.fullALUInst.aluInst.un21_RESULT.N_199_i                            ORCALUT4     C        In      0.000     7.255 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.N_199_i                            ORCALUT4     Z        Out     1.017     8.272 f      -         
N_199_i                                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        B1       In      0.000     8.272 f      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        COUT     Out     1.544     9.816 r      -         
un47_RESULT_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        CIN      In      0.000     9.816 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     0.143     9.959 r      -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     9.959 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     10.102 r     -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     10.102 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        COUT     Out     0.143     10.245 r     -         
un47_RESULT_cry_6                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        CIN      In      0.000     10.245 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        COUT     Out     0.143     10.388 r     -         
un47_RESULT_cry_8                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        CIN      In      0.000     10.388 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        COUT     Out     0.143     10.530 r     -         
un47_RESULT_cry_10                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        CIN      In      0.000     10.530 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        COUT     Out     0.143     10.673 r     -         
un47_RESULT_cry_12                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0              CCU2D        CIN      In      0.000     10.673 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0              CCU2D        COUT     Out     0.143     10.816 r     -         
un47_RESULT_cry_14                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0              CCU2D        CIN      In      0.000     10.816 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0              CCU2D        S0       Out     1.549     12.365 r     -         
un47_RESULT[15]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI17SK      ORCALUT4     C        In      0.000     12.365 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI17SK      ORCALUT4     Z        Out     1.017     13.382 f     -         
OVER_i_1_a2_6                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIS1I91     ORCALUT4     A        In      0.000     13.382 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIS1I91     ORCALUT4     Z        Out     1.017     14.399 f     -         
OVER_i_1_a2_9                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIMFSF2     ORCALUT4     C        In      0.000     14.399 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     15.711 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_81                                 ORCALUT4     B        In      0.000     15.711 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_81                                 ORCALUT4     Z        Out     1.017     16.728 f     -         
un53_RESULT[12]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_bm[12]                               ORCALUT4     D        In      0.000     16.728 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_bm[12]                               ORCALUT4     Z        Out     1.017     17.745 f     -         
RESULT_11_bm[12]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[12]                                  PFUMX        ALUT     In      0.000     17.745 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[12]                                  PFUMX        Z        Out     0.214     17.959 f     -         
N_263                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[12]                              ORCALUT4     B        In      0.000     17.959 f     -         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[12]                              ORCALUT4     Z        Out     1.089     19.048 f     -         
RESULT_12_0_d[12]                                                           Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un3_sex_RNIPQSC[12]                            ORCALUT4     B        In      0.000     19.048 f     -         
coreInst.fullALUInst.aluInst.un3_sex_RNIPQSC[12]                            ORCALUT4     Z        Out     1.017     20.065 r     -         
un3_sex_RNIPQSC[12]                                                         Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un3_sex_RNI92L04[12]                           PFUMX        BLUT     In      0.000     20.065 r     -         
coreInst.fullALUInst.aluInst.un3_sex_RNI92L04[12]                           PFUMX        Z        Out     0.214     20.279 r     -         
d_N_5_i_0_li_5                                                              Net          -        -       -         -            1         
coreInst.busControllerInst.ADDR_BUF_i_2_RNIOVJE4[12]                        ORCALUT4     C        In      0.000     20.279 r     -         
coreInst.busControllerInst.ADDR_BUF_i_2_RNIOVJE4[12]                        ORCALUT4     Z        Out     1.089     21.368 r     -         
ADDR_BUF_i_2_RNIOVJE4[12]                                                   Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_1_1                            ORCALUT4     A        In      0.000     21.368 r     -         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_1_1                            ORCALUT4     Z        Out     1.017     22.385 f     -         
CPU_m2_e_1_1_1                                                              Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_1                              ORCALUT4     D        In      0.000     22.385 f     -         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_1                              ORCALUT4     Z        Out     1.193     23.578 f     -         
CPU_m2_e_1_1                                                                Net          -        -       -         -            4         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_2                              ORCALUT4     C        In      0.000     23.578 f     -         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_2                              ORCALUT4     Z        Out     1.153     24.730 f     -         
CPU_m2_e_1_2                                                                Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2                             ORCALUT4     B        In      0.000     24.730 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2                             ORCALUT4     Z        Out     1.313     26.043 f     -         
UART_MAP                                                                    Net          -        -       -         -            17        
coreInst.programCounterInst.g0_6                                            ORCALUT4     D        In      0.000     26.043 f     -         
coreInst.programCounterInst.g0_6                                            ORCALUT4     Z        Out     1.089     27.132 r     -         
ARGA_N_11_mux_0_0_1                                                         Net          -        -       -         -            2         
coreInst.programCounterInst.SUM_cry_1_0_RNO_1                               ORCALUT4     C        In      0.000     27.132 r     -         
coreInst.programCounterInst.SUM_cry_1_0_RNO_1                               ORCALUT4     Z        Out     1.017     28.149 r     -         
SUM_cry_1_0_RNO_1                                                           Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0_RNO_0                               ORCALUT4     D        In      0.000     28.149 r     -         
coreInst.programCounterInst.SUM_cry_1_0_RNO_0                               ORCALUT4     Z        Out     1.017     29.166 r     -         
ARGA_0_iv_i_1_0_0[2]                                                        Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0_RNO                                 ORCALUT4     B        In      0.000     29.166 r     -         
coreInst.programCounterInst.SUM_cry_1_0_RNO                                 ORCALUT4     Z        Out     1.017     30.182 f     -         
N_170                                                                       Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        C1       In      0.000     30.182 f     -         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        COUT     Out     1.544     31.727 r     -         
SUM_cry_2                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        CIN      In      0.000     31.727 r     -         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        COUT     Out     0.143     31.870 r     -         
SUM_cry_4                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_5_0                                     CCU2D        CIN      In      0.000     31.870 r     -         
coreInst.programCounterInst.SUM_cry_5_0                                     CCU2D        COUT     Out     0.143     32.012 r     -         
SUM_cry_6                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_7_0                                     CCU2D        CIN      In      0.000     32.012 r     -         
coreInst.programCounterInst.SUM_cry_7_0                                     CCU2D        COUT     Out     0.143     32.155 r     -         
SUM_cry_8                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_9_0                                     CCU2D        CIN      In      0.000     32.155 r     -         
coreInst.programCounterInst.SUM_cry_9_0                                     CCU2D        COUT     Out     0.143     32.298 r     -         
SUM_cry_10                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_11_0                                    CCU2D        CIN      In      0.000     32.298 r     -         
coreInst.programCounterInst.SUM_cry_11_0                                    CCU2D        COUT     Out     0.143     32.441 r     -         
SUM_cry_12                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_13_0                                    CCU2D        CIN      In      0.000     32.441 r     -         
coreInst.programCounterInst.SUM_cry_13_0                                    CCU2D        COUT     Out     0.143     32.584 r     -         
SUM_cry_14                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_s_15_0                                      CCU2D        CIN      In      0.000     32.584 r     -         
coreInst.programCounterInst.SUM_s_15_0                                      CCU2D        S0       Out     1.685     34.269 r     -         
SUM[15]                                                                     Net          -        -       -         -            3         
coreInst.programCounterInst.PC_A_NEXT_6_0[15]                               ORCALUT4     C        In      0.000     34.269 r     -         
coreInst.programCounterInst.PC_A_NEXT_6_0[15]                               ORCALUT4     Z        Out     0.617     34.885 r     -         
PC_A_NEXT[15]                                                               Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A[15]                                        FD1P3BX      D        In      0.000     34.885 r     -         
===========================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      34.885
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -29.797

    Number of logic level(s):                42
    Starting point:                          coreInst.instructionLatchInst.DEBUG_OPX[2] / Q
    Ending point:                            coreInst.programCounterInst.PC_A[15] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_OPX[2]                                  FD1P3DX      Q        Out     1.299     1.299 r      -         
DEBUG_OPX[2]                                                                Net          -        -       -         -            25        
coreInst.busControllerInst.sequencer.ADDR_m10_i_m4_sn                       ORCALUT4     C        In      0.000     1.299 r      -         
coreInst.busControllerInst.sequencer.ADDR_m10_i_m4_sn                       ORCALUT4     Z        Out     1.017     2.316 f      -         
ADDR_m10_i_m4_sn                                                            Net          -        -       -         -            1         
coreInst.busControllerInst.sequencer.ADDR_m10_i_m4_mb_mb                    ORCALUT4     A        In      0.000     2.316 f      -         
coreInst.busControllerInst.sequencer.ADDR_m10_i_m4_mb_mb                    ORCALUT4     Z        Out     1.249     3.565 r      -         
N_27                                                                        Net          -        -       -         -            7         
coreInst.busControllerInst.sequencer.ADDR_m10_i_m2                          PFUMX        C0       In      0.000     3.565 r      -         
coreInst.busControllerInst.sequencer.ADDR_m10_i_m2                          PFUMX        Z        Out     1.129     4.694 r      -         
ADDR_N_8                                                                    Net          -        -       -         -            6         
coreInst.opxMultiplexerInst.ALUB_SRCX_0_4[1]                                ORCALUT4     C        In      0.000     4.694 r      -         
coreInst.opxMultiplexerInst.ALUB_SRCX_0_4[1]                                ORCALUT4     Z        Out     1.297     5.990 r      -         
ALUB_SRCX_0_4[1]                                                            Net          -        -       -         -            13        
coreInst.fullALUInst.muxB.ALUB_DATA_5_0[0]                                  ORCALUT4     A        In      0.000     5.990 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_5_0[0]                                  ORCALUT4     Z        Out     1.265     7.255 f      -         
ALUB_DATA_5_0[0]                                                            Net          -        -       -         -            8         
coreInst.fullALUInst.aluInst.un21_RESULT.N_199_i                            ORCALUT4     B        In      0.000     7.255 f      -         
coreInst.fullALUInst.aluInst.un21_RESULT.N_199_i                            ORCALUT4     Z        Out     1.017     8.272 r      -         
N_199_i                                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        B1       In      0.000     8.272 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        COUT     Out     1.544     9.816 r      -         
un47_RESULT_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        CIN      In      0.000     9.816 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     0.143     9.959 r      -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     9.959 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     10.102 r     -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     10.102 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        COUT     Out     0.143     10.245 r     -         
un47_RESULT_cry_6                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        CIN      In      0.000     10.245 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        COUT     Out     0.143     10.388 r     -         
un47_RESULT_cry_8                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        CIN      In      0.000     10.388 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        COUT     Out     0.143     10.530 r     -         
un47_RESULT_cry_10                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        CIN      In      0.000     10.530 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        COUT     Out     0.143     10.673 r     -         
un47_RESULT_cry_12                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0              CCU2D        CIN      In      0.000     10.673 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0              CCU2D        COUT     Out     0.143     10.816 r     -         
un47_RESULT_cry_14                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0              CCU2D        CIN      In      0.000     10.816 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0              CCU2D        S0       Out     1.549     12.365 r     -         
un47_RESULT[15]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI17SK      ORCALUT4     C        In      0.000     12.365 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI17SK      ORCALUT4     Z        Out     1.017     13.382 f     -         
OVER_i_1_a2_6                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIS1I91     ORCALUT4     A        In      0.000     13.382 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIS1I91     ORCALUT4     Z        Out     1.017     14.399 f     -         
OVER_i_1_a2_9                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIMFSF2     ORCALUT4     C        In      0.000     14.399 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     15.711 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_81                                 ORCALUT4     B        In      0.000     15.711 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_81                                 ORCALUT4     Z        Out     1.017     16.728 f     -         
un53_RESULT[12]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_bm[12]                               ORCALUT4     D        In      0.000     16.728 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_bm[12]                               ORCALUT4     Z        Out     1.017     17.745 f     -         
RESULT_11_bm[12]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[12]                                  PFUMX        ALUT     In      0.000     17.745 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[12]                                  PFUMX        Z        Out     0.214     17.959 f     -         
N_263                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[12]                              ORCALUT4     B        In      0.000     17.959 f     -         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[12]                              ORCALUT4     Z        Out     1.089     19.048 f     -         
RESULT_12_0_d[12]                                                           Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un3_sex_RNIPQSC[12]                            ORCALUT4     B        In      0.000     19.048 f     -         
coreInst.fullALUInst.aluInst.un3_sex_RNIPQSC[12]                            ORCALUT4     Z        Out     1.017     20.065 r     -         
un3_sex_RNIPQSC[12]                                                         Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un3_sex_RNI92L04[12]                           PFUMX        BLUT     In      0.000     20.065 r     -         
coreInst.fullALUInst.aluInst.un3_sex_RNI92L04[12]                           PFUMX        Z        Out     0.214     20.279 r     -         
d_N_5_i_0_li_5                                                              Net          -        -       -         -            1         
coreInst.busControllerInst.ADDR_BUF_i_2_RNIOVJE4[12]                        ORCALUT4     C        In      0.000     20.279 r     -         
coreInst.busControllerInst.ADDR_BUF_i_2_RNIOVJE4[12]                        ORCALUT4     Z        Out     1.089     21.368 r     -         
ADDR_BUF_i_2_RNIOVJE4[12]                                                   Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_1_1                            ORCALUT4     A        In      0.000     21.368 r     -         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_1_1                            ORCALUT4     Z        Out     1.017     22.385 f     -         
CPU_m2_e_1_1_1                                                              Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_1                              ORCALUT4     D        In      0.000     22.385 f     -         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_1                              ORCALUT4     Z        Out     1.193     23.578 f     -         
CPU_m2_e_1_1                                                                Net          -        -       -         -            4         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_2                              ORCALUT4     C        In      0.000     23.578 f     -         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_2                              ORCALUT4     Z        Out     1.153     24.730 f     -         
CPU_m2_e_1_2                                                                Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2                             ORCALUT4     B        In      0.000     24.730 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2                             ORCALUT4     Z        Out     1.313     26.043 f     -         
UART_MAP                                                                    Net          -        -       -         -            17        
coreInst.programCounterInst.g0_6                                            ORCALUT4     D        In      0.000     26.043 f     -         
coreInst.programCounterInst.g0_6                                            ORCALUT4     Z        Out     1.089     27.132 r     -         
ARGA_N_11_mux_0_0_1                                                         Net          -        -       -         -            2         
coreInst.programCounterInst.SUM_cry_1_0_RNO_1                               ORCALUT4     C        In      0.000     27.132 r     -         
coreInst.programCounterInst.SUM_cry_1_0_RNO_1                               ORCALUT4     Z        Out     1.017     28.149 r     -         
SUM_cry_1_0_RNO_1                                                           Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0_RNO_0                               ORCALUT4     D        In      0.000     28.149 r     -         
coreInst.programCounterInst.SUM_cry_1_0_RNO_0                               ORCALUT4     Z        Out     1.017     29.166 r     -         
ARGA_0_iv_i_1_0_0[2]                                                        Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0_RNO                                 ORCALUT4     B        In      0.000     29.166 r     -         
coreInst.programCounterInst.SUM_cry_1_0_RNO                                 ORCALUT4     Z        Out     1.017     30.182 f     -         
N_170                                                                       Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        C1       In      0.000     30.182 f     -         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        COUT     Out     1.544     31.727 r     -         
SUM_cry_2                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        CIN      In      0.000     31.727 r     -         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        COUT     Out     0.143     31.870 r     -         
SUM_cry_4                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_5_0                                     CCU2D        CIN      In      0.000     31.870 r     -         
coreInst.programCounterInst.SUM_cry_5_0                                     CCU2D        COUT     Out     0.143     32.012 r     -         
SUM_cry_6                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_7_0                                     CCU2D        CIN      In      0.000     32.012 r     -         
coreInst.programCounterInst.SUM_cry_7_0                                     CCU2D        COUT     Out     0.143     32.155 r     -         
SUM_cry_8                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_9_0                                     CCU2D        CIN      In      0.000     32.155 r     -         
coreInst.programCounterInst.SUM_cry_9_0                                     CCU2D        COUT     Out     0.143     32.298 r     -         
SUM_cry_10                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_11_0                                    CCU2D        CIN      In      0.000     32.298 r     -         
coreInst.programCounterInst.SUM_cry_11_0                                    CCU2D        COUT     Out     0.143     32.441 r     -         
SUM_cry_12                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_13_0                                    CCU2D        CIN      In      0.000     32.441 r     -         
coreInst.programCounterInst.SUM_cry_13_0                                    CCU2D        COUT     Out     0.143     32.584 r     -         
SUM_cry_14                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_s_15_0                                      CCU2D        CIN      In      0.000     32.584 r     -         
coreInst.programCounterInst.SUM_s_15_0                                      CCU2D        S0       Out     1.685     34.269 r     -         
SUM[15]                                                                     Net          -        -       -         -            3         
coreInst.programCounterInst.PC_A_NEXT_6_0[15]                               ORCALUT4     C        In      0.000     34.269 r     -         
coreInst.programCounterInst.PC_A_NEXT_6_0[15]                               ORCALUT4     Z        Out     0.617     34.885 r     -         
PC_A_NEXT[15]                                                               Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A[15]                                        FD1P3BX      D        In      0.000     34.885 r     -         
===========================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      34.830
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -29.742

    Number of logic level(s):                41
    Starting point:                          coreInst.instructionLatchInst.DEBUG_OPX[2] / Q
    Ending point:                            coreInst.programCounterInst.PC_A[13] / D
    The start point is clocked by            mcu|PIN_CLK_X1 [falling] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_CLK_X1 [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                                                           Pin      Pin               Arrival      No. of    
Name                                                                        Type         Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------
coreInst.instructionLatchInst.DEBUG_OPX[2]                                  FD1P3DX      Q        Out     1.299     1.299 r      -         
DEBUG_OPX[2]                                                                Net          -        -       -         -            25        
coreInst.busControllerInst.sequencer.ADDR_m10_i_m4_sn                       ORCALUT4     C        In      0.000     1.299 r      -         
coreInst.busControllerInst.sequencer.ADDR_m10_i_m4_sn                       ORCALUT4     Z        Out     1.017     2.316 f      -         
ADDR_m10_i_m4_sn                                                            Net          -        -       -         -            1         
coreInst.busControllerInst.sequencer.ADDR_m10_i_m4_mb_mb                    ORCALUT4     A        In      0.000     2.316 f      -         
coreInst.busControllerInst.sequencer.ADDR_m10_i_m4_mb_mb                    ORCALUT4     Z        Out     1.249     3.565 r      -         
N_27                                                                        Net          -        -       -         -            7         
coreInst.opxMultiplexerInst.PC_OFFSETX_m1_0_a2_0_yy_RNI9F873[0]             ORCALUT4     C        In      0.000     3.565 r      -         
coreInst.opxMultiplexerInst.PC_OFFSETX_m1_0_a2_0_yy_RNI9F873[0]             ORCALUT4     Z        Out     1.233     4.797 r      -         
PC_OFFSETX_m1_0_a2_0_yy_RNI9F873[0]                                         Net          -        -       -         -            6         
coreInst.opxMultiplexerInst.ALUB_SRCX_a2_2_RNI9N004[1]                      ORCALUT4     D        In      0.000     4.797 r      -         
coreInst.opxMultiplexerInst.ALUB_SRCX_a2_2_RNI9N004[1]                      ORCALUT4     Z        Out     1.281     6.078 r      -         
ALUB_SRCX_0_0[1]                                                            Net          -        -       -         -            11        
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     C        In      0.000     6.078 r      -         
coreInst.fullALUInst.muxB.ALUB_DATA_3[0]                                    ORCALUT4     Z        Out     1.265     7.343 r      -         
N_33                                                                        Net          -        -       -         -            8         
coreInst.fullALUInst.aluInst.un21_RESULT.N_199_i                            ORCALUT4     C        In      0.000     7.343 r      -         
coreInst.fullALUInst.aluInst.un21_RESULT.N_199_i                            ORCALUT4     Z        Out     1.017     8.360 f      -         
N_199_i                                                                     Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        B1       In      0.000     8.360 f      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_0_0               CCU2D        COUT     Out     1.544     9.904 r      -         
un47_RESULT_cry_0                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        CIN      In      0.000     9.904 r      -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_1_0               CCU2D        COUT     Out     0.143     10.047 r     -         
un47_RESULT_cry_2                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        CIN      In      0.000     10.047 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_3_0               CCU2D        COUT     Out     0.143     10.190 r     -         
un47_RESULT_cry_4                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        CIN      In      0.000     10.190 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_5_0               CCU2D        COUT     Out     0.143     10.333 r     -         
un47_RESULT_cry_6                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        CIN      In      0.000     10.333 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_7_0               CCU2D        COUT     Out     0.143     10.476 r     -         
un47_RESULT_cry_8                                                           Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        CIN      In      0.000     10.476 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_9_0               CCU2D        COUT     Out     0.143     10.618 r     -         
un47_RESULT_cry_10                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        CIN      In      0.000     10.618 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_11_0              CCU2D        COUT     Out     0.143     10.761 r     -         
un47_RESULT_cry_12                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0              CCU2D        CIN      In      0.000     10.761 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0              CCU2D        COUT     Out     0.143     10.904 r     -         
un47_RESULT_cry_14                                                          Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0              CCU2D        CIN      In      0.000     10.904 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0              CCU2D        S0       Out     1.549     12.453 r     -         
un47_RESULT[15]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI17SK      ORCALUT4     C        In      0.000     12.453 r     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNI17SK      ORCALUT4     Z        Out     1.017     13.470 f     -         
OVER_i_1_a2_6                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIS1I91     ORCALUT4     A        In      0.000     13.470 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_13_0_RNIS1I91     ORCALUT4     Z        Out     1.017     14.486 f     -         
OVER_i_1_a2_9                                                               Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIMFSF2     ORCALUT4     C        In      0.000     14.486 f     -         
coreInst.fullALUInst.aluInst.un47_RESULT\.un47_RESULT_cry_15_0_RNIMFSF2     ORCALUT4     Z        Out     1.313     15.799 f     -         
OVER_i                                                                      Net          -        -       -         -            16        
coreInst.fullALUInst.aluInst.un53_RESULT_81                                 ORCALUT4     B        In      0.000     15.799 f     -         
coreInst.fullALUInst.aluInst.un53_RESULT_81                                 ORCALUT4     Z        Out     1.017     16.816 f     -         
un53_RESULT[12]                                                             Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11_bm[12]                               ORCALUT4     D        In      0.000     16.816 f     -         
coreInst.fullALUInst.aluInst.RESULT_11_bm[12]                               ORCALUT4     Z        Out     1.017     17.833 f     -         
RESULT_11_bm[12]                                                            Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_11[12]                                  PFUMX        ALUT     In      0.000     17.833 f     -         
coreInst.fullALUInst.aluInst.RESULT_11[12]                                  PFUMX        Z        Out     0.214     18.047 f     -         
N_263                                                                       Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[12]                              ORCALUT4     B        In      0.000     18.047 f     -         
coreInst.fullALUInst.aluInst.RESULT_12_0_d[12]                              ORCALUT4     Z        Out     1.089     19.136 f     -         
RESULT_12_0_d[12]                                                           Net          -        -       -         -            2         
coreInst.fullALUInst.aluInst.un3_sex_RNIPQSC[12]                            ORCALUT4     B        In      0.000     19.136 f     -         
coreInst.fullALUInst.aluInst.un3_sex_RNIPQSC[12]                            ORCALUT4     Z        Out     1.017     20.153 r     -         
un3_sex_RNIPQSC[12]                                                         Net          -        -       -         -            1         
coreInst.fullALUInst.aluInst.un3_sex_RNI92L04[12]                           PFUMX        BLUT     In      0.000     20.153 r     -         
coreInst.fullALUInst.aluInst.un3_sex_RNI92L04[12]                           PFUMX        Z        Out     0.214     20.367 r     -         
d_N_5_i_0_li_5                                                              Net          -        -       -         -            1         
coreInst.busControllerInst.ADDR_BUF_i_2_RNIOVJE4[12]                        ORCALUT4     C        In      0.000     20.367 r     -         
coreInst.busControllerInst.ADDR_BUF_i_2_RNIOVJE4[12]                        ORCALUT4     Z        Out     1.089     21.456 r     -         
ADDR_BUF_i_2_RNIOVJE4[12]                                                   Net          -        -       -         -            2         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_1_1                            ORCALUT4     A        In      0.000     21.456 r     -         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_1_1                            ORCALUT4     Z        Out     1.017     22.473 f     -         
CPU_m2_e_1_1_1                                                              Net          -        -       -         -            1         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_1                              ORCALUT4     D        In      0.000     22.473 f     -         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_1                              ORCALUT4     Z        Out     1.193     23.665 f     -         
CPU_m2_e_1_1                                                                Net          -        -       -         -            4         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_2                              ORCALUT4     C        In      0.000     23.665 f     -         
mcuResourcesInst.memoryMapperInst.CPU_m2_e_1_2                              ORCALUT4     Z        Out     1.153     24.818 f     -         
CPU_m2_e_1_2                                                                Net          -        -       -         -            3         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2                             ORCALUT4     B        In      0.000     24.818 f     -         
mcuResourcesInst.memoryMapperInst.UART_MAP_0_a2                             ORCALUT4     Z        Out     1.313     26.131 f     -         
UART_MAP                                                                    Net          -        -       -         -            17        
coreInst.programCounterInst.g0_6                                            ORCALUT4     D        In      0.000     26.131 f     -         
coreInst.programCounterInst.g0_6                                            ORCALUT4     Z        Out     1.089     27.220 r     -         
ARGA_N_11_mux_0_0_1                                                         Net          -        -       -         -            2         
coreInst.programCounterInst.SUM_cry_1_0_RNO_1                               ORCALUT4     C        In      0.000     27.220 r     -         
coreInst.programCounterInst.SUM_cry_1_0_RNO_1                               ORCALUT4     Z        Out     1.017     28.236 r     -         
SUM_cry_1_0_RNO_1                                                           Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0_RNO_0                               ORCALUT4     D        In      0.000     28.236 r     -         
coreInst.programCounterInst.SUM_cry_1_0_RNO_0                               ORCALUT4     Z        Out     1.017     29.253 r     -         
ARGA_0_iv_i_1_0_0[2]                                                        Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0_RNO                                 ORCALUT4     B        In      0.000     29.253 r     -         
coreInst.programCounterInst.SUM_cry_1_0_RNO                                 ORCALUT4     Z        Out     1.017     30.270 f     -         
N_170                                                                       Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        C1       In      0.000     30.270 f     -         
coreInst.programCounterInst.SUM_cry_1_0                                     CCU2D        COUT     Out     1.544     31.815 r     -         
SUM_cry_2                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        CIN      In      0.000     31.815 r     -         
coreInst.programCounterInst.SUM_cry_3_0                                     CCU2D        COUT     Out     0.143     31.957 r     -         
SUM_cry_4                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_5_0                                     CCU2D        CIN      In      0.000     31.957 r     -         
coreInst.programCounterInst.SUM_cry_5_0                                     CCU2D        COUT     Out     0.143     32.100 r     -         
SUM_cry_6                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_7_0                                     CCU2D        CIN      In      0.000     32.100 r     -         
coreInst.programCounterInst.SUM_cry_7_0                                     CCU2D        COUT     Out     0.143     32.243 r     -         
SUM_cry_8                                                                   Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_9_0                                     CCU2D        CIN      In      0.000     32.243 r     -         
coreInst.programCounterInst.SUM_cry_9_0                                     CCU2D        COUT     Out     0.143     32.386 r     -         
SUM_cry_10                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_11_0                                    CCU2D        CIN      In      0.000     32.386 r     -         
coreInst.programCounterInst.SUM_cry_11_0                                    CCU2D        COUT     Out     0.143     32.529 r     -         
SUM_cry_12                                                                  Net          -        -       -         -            1         
coreInst.programCounterInst.SUM_cry_13_0                                    CCU2D        CIN      In      0.000     32.529 r     -         
coreInst.programCounterInst.SUM_cry_13_0                                    CCU2D        S0       Out     1.685     34.214 r     -         
SUM[13]                                                                     Net          -        -       -         -            3         
coreInst.programCounterInst.PC_A_NEXT_6_0[13]                               ORCALUT4     C        In      0.000     34.214 r     -         
coreInst.programCounterInst.PC_A_NEXT_6_0[13]                               ORCALUT4     Z        Out     0.617     34.830 r     -         
PC_A_NEXT[13]                                                               Net          -        -       -         -            1         
coreInst.programCounterInst.PC_A[13]                                        FD1P3BX      D        In      0.000     34.830 r     -         
===========================================================================================================================================




====================================
Detailed Report for Clock: mcu|PIN_DEBUG_WRN
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                  Arrival          
Instance                            Reference             Type        Pin     Net             Time        Slack
                                    Clock                                                                      
---------------------------------------------------------------------------------------------------------------
coreInst.debugger.opReg.DOUT[0]     mcu|PIN_DEBUG_WRN     FD1P3DX     Q       DEBUG_OP[0]     1.044       8.851
===============================================================================================================


Ending Points with Worst Slack
******************************

                                                 Starting                                                  Required          
Instance                                         Reference             Type        Pin     Net             Time         Slack
                                                 Clock                                                                       
-----------------------------------------------------------------------------------------------------------------------------
coreInst.debugger.requestGen.dhReqReg.Q_R[0]     mcu|PIN_DEBUG_WRN     FD1P3DX     D       DEBUG_OP[0]     9.894        8.851
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.894

    - Propagation time:                      1.044
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.851

    Number of logic level(s):                0
    Starting point:                          coreInst.debugger.opReg.DOUT[0] / Q
    Ending point:                            coreInst.debugger.requestGen.dhReqReg.Q_R[0] / D
    The start point is clocked by            mcu|PIN_DEBUG_WRN [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK
    The end   point is clocked by            mcu|PIN_DEBUG_WRN [rising] (rise=0.000 fall=5.000 period=10.000) on pin CK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                             Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
coreInst.debugger.opReg.DOUT[0]                  FD1P3DX     Q        Out     1.044     1.044 r     -         
DEBUG_OP[0]                                      Net         -        -       -         -           2         
coreInst.debugger.requestGen.dhReqReg.Q_R[0]     FD1P3DX     D        In      0.000     1.044 r     -         
==============================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:34s; Memory used current: 228MB peak: 279MB)


Finished timing report (Real Time elapsed 0h:00m:34s; CPU Time elapsed 0h:00m:34s; Memory used current: 228MB peak: 279MB)

---------------------------------------
Resource Usage Report
Part: lcmxo3l_6900c-5

Register bits: 392 of 54912 (1%)
PIC Latch:       0
I/O cells:       92
Block Rams : 26 of 240 (10%)


Details:
BB:             8
CCU2D:          289
DP8KC:          26
FD1P3AX:        21
FD1P3BX:        23
FD1P3DX:        221
FD1P3IX:        10
FD1S3AX:        4
FD1S3BX:        6
FD1S3DX:        54
FD1S3IX:        38
GSR:            1
IB:             31
IFS1P3DX:       9
INV:            9
L6MUX21:        15
MUX41:          16
OB:             42
OBZ:            11
OFS1P3BX:       5
OFS1P3DX:       1
ORCALUT4:       1361
PFUMX:          139
PUR:            1
VHI:            41
VLO:            41
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:35s; CPU Time elapsed 0h:00m:34s; Memory used current: 76MB peak: 279MB)

Process took 0h:00m:35s realtime, 0h:00m:34s cputime
# Sat Dec 16 17:46:32 2023

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "MachXO3L" -d LCMXO3L-6900C -path "C:/Users/Duncan/git/ForthCPU/impl1" -path "C:/Users/Duncan/git/ForthCPU"   "C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.edn" "registers.ngo"   
edif2ngd:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to registers.ngo...

Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 10 MB


edif2ngd  -l "MachXO3L" -d LCMXO3L-6900C -path "C:/Users/Duncan/git/ForthCPU/impl1" -path "C:/Users/Duncan/git/ForthCPU"   "C:/Users/Duncan/git/ForthCPU/impl1/ForthCPU_impl1.edi" "ForthCPU_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CLEANUP"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="RX_STOP_BIT"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="RX_DATA_BITS"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="RX_START_BIT"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="ASYNC_REG"  />
Writing the design to ForthCPU_impl1.ngo...

Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 22 MB


ngdbuild  -a "MachXO3L" -d LCMXO3L-6900C  -p "C:/lscc/diamond/3.12/ispfpga/xo3c00a/data"  -p "C:/Users/Duncan/git/ForthCPU/impl1" -p "C:/Users/Duncan/git/ForthCPU"  "ForthCPU_impl1.ngo" "ForthCPU_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'ForthCPU_impl1.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIN_DIPSW[0]" arg2="PIN_DIPSW[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIN_DIPSW[1]" arg2="PIN_DIPSW[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIN_DIPSW[2]" arg2="PIN_DIPSW[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIN_DIPSW[3]" arg2="PIN_DIPSW[3]"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="4"  />

Design Results:
   2423 blocks expanded
Complete the first expansion.
Writing 'ForthCPU_impl1.ngd' ...
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 31 MB


map -a "MachXO3L" -p LCMXO3L-6900C -t CABGA256 -s 5 -oc Commercial   "ForthCPU_impl1.ngd" -o "ForthCPU_impl1_map.ncd" -pr "ForthCPU_impl1.prf" -mp "ForthCPU_impl1.mrp" -lpf "C:/Users/Duncan/git/ForthCPU/impl1/ForthCPU_impl1_synplify.lpf" -lpf "C:/Users/Duncan/git/ForthCPU/ForthCPU.lpf"  -c 0           
map:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: ForthCPU_impl1.ngd
   Picdevice="LCMXO3L-6900C"

   Pictype="CABGA256"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO3L-6900CCABGA256, Performance used: 5.

Loading device for application map from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.

Running general design DRC...

Removing unused logic...

Optimizing...

5 CCU2 constant inputs absorbed.

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="RESET"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIN_DIPSW[3:0](3)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIN_DIPSW[3:0](2)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIN_DIPSW[3:0](1)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIN_DIPSW[3:0](0)"  />



Design Summary:
   Number of registers:    392 out of  7485 (5%)
      PFU registers:          377 out of  6864 (5%)
      PIO registers:           15 out of   621 (2%)
   Number of SLICEs:       991 out of  3432 (29%)
      SLICEs as Logic/ROM:    991 out of  3432 (29%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:        289 out of  3432 (8%)
   Number of LUT4s:        1976 out of  6864 (29%)
      Number used as logic LUTs:        1398
      Number used as distributed RAM:     0
      Number used as ripple logic:      578
      Number used as shift registers:     0
   Number of PIO sites used: 92 + 4(JTAG) out of 207 (46%)
   Number of block RAMs:  26 out of 26 (100%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  3
     Net PIN_CLK_X1_c: 250 loads, 217 rising, 33 falling (Driver: PIO PIN_CLK_X1 )
     Net PIN_DEBUG_WRN_c: 19 loads, 19 rising, 0 falling (Driver: PIO PIN_DEBUG_WRN )
     Net coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk: 1 loads, 1 rising, 0 falling (Driver: coreInst/debugger/requestGen/dhReqReg/Q_R_RNO[0] )
   Number of Clock Enables:  43
     Net mcuResourcesInst.N_167: 1 loads, 0 LSLICEs
     Net mcuResourcesInst/interruptMaskRegisterInst/MASK_REG_0_sqmuxa: 4 loads, 4 LSLICEs
     Net RESET_i: 10 loads, 10 LSLICEs
     Net mcuResourcesInst/UARTInst/uartTxInst/r_TX_Data_0_sqmuxa_1: 4 loads, 4 LSLICEs
     Net mcuResourcesInst/UARTInst/uartTxInst/N_43_i: 1 loads, 1 LSLICEs
     Net mcuResourcesInst/UARTInst/uartRXInst/r_RX_Byte_RNO[3]: 1 loads, 1 LSLICEs
     Net mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[0]: 1 loads, 1 LSLICEs
     Net mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[1]: 1 loads, 1 LSLICEs
     Net mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[2]: 1 loads, 1 LSLICEs
     Net mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[4]: 1 loads, 1 LSLICEs
     Net mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[5]: 1 loads, 1 LSLICEs
     Net mcuResourcesInst/UARTInst/uartRXInst/r_RX_Bytece[6]: 1 loads, 1 LSLICEs
     Net mcuResourcesInst/UARTInst/TX_COMPLETE_R_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net mcuResourcesInst/UARTInst/START_TX_1_sqmuxa_1_i: 1 loads, 1 LSLICEs
     Net mcuResourcesInst/UARTInst/TX_CLK_DIV_1_sqmuxa: 8 loads, 8 LSLICEs
     Net mcuResourcesInst/UARTInst/TXI_R_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net mcuResourcesInst/UARTInst/RX_CLK_DIV_1_sqmuxa: 9 loads, 9 LSLICEs
     Net mcuResourcesInst/UARTInst/DATA_AVAILABLE_R_1_sqmuxa_i_0: 1 loads, 1 LSLICEs
     Net mcuResourcesInst/EN_RAM: 18 loads, 2 LSLICEs
     Net coreInst/REGB_EN: 4 loads, 0 LSLICEs
     Net coreInst/REGA_EN: 4 loads, 0 LSLICEs
     Net coreInst/COMMIT: 10 loads, 10 LSLICEs
     Net coreInst/EXECUTE: 15 loads, 15 LSLICEs
     Net coreInst/generalGroupDecoderInst/EIX6: 1 loads, 1 LSLICEs
     Net coreInst/programCounterInst/HERE11: 9 loads, 9 LSLICEs
     Net coreInst/programCounterInst/N_240_i: 8 loads, 8 LSLICEs
     Net coreInst/programCounterInst/INTR05: 8 loads, 8 LSLICEs
     Net coreInst/busControllerInst/sequencer/N_961_i: 2 loads, 2 LSLICEs
     Net coreInst/fullALUInst/ccRegs/CC_RUN_REG_0_sqmuxa: 2 loads, 2 LSLICEs
     Net coreInst/fullALUInst/ccRegs/CC_INT1_REG_0_sqmuxa: 2 loads, 2 LSLICEs
     Net coreInst/fullALUInst/ccRegs/CC_INT0_REG_0_sqmuxa: 2 loads, 2 LSLICEs
     Net coreInst/DEBUG_LD_DATA_EN: 8 loads, 8 LSLICEs
     Net coreInst/DEBUG_LD_ARG_EN: 8 loads, 8 LSLICEs
     Net coreInst/debugger/EN_MODE: 3 loads, 3 LSLICEs
     Net coreInst/debugger/EN_OP: 2 loads, 2 LSLICEs
     Net coreInst/debugger/addrH/Qe: 5 loads, 5 LSLICEs
     Net coreInst/debugger/addrH/PL: 4 loads, 4 LSLICEs
     Net coreInst.debugger.EN_AH: 8 loads, 0 LSLICEs
     Net coreInst/debugger/EN_AL: 4 loads, 4 LSLICEs
     Net coreInst/debugger/addrL/Qe: 4 loads, 4 LSLICEs
     Net coreInst/debugger/addrL/PL: 4 loads, 4 LSLICEs
     Net coreInst/debugger/EN_DH: 1 loads, 1 LSLICEs
     Net coreInst/dinLatch/DOUT6: 10 loads, 10 LSLICEs
   Number of local set/reset loads for net RESET merged into GSR:  213
   Number of LSRs:  8
     Net RESET: 28 loads, 0 LSLICEs
     Net PIN_RESETN_c: 57 loads, 49 LSLICEs
     Net mcuResourcesInst/UARTInst/DOUT_22: 4 loads, 4 LSLICEs
     Net mcuResourcesInst/UARTInst/uartTxInst/r_Clock_Count15_cry_16_0_RNIBNIL: 9 loads, 9 LSLICEs
     Net mcuResourcesInst/UARTInst/uartTxInst/un1_r_TX_Data_0_sqmuxa_1: 2 loads, 2 LSLICEs
     Net mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV8: 10 loads, 10 LSLICEs
     Net mcuResourcesInst/UARTInst/DOUT_19: 2 loads, 2 LSLICEs
     Net coreInst/debugger/requestGen/Q_R10: 4 loads, 4 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net coreInst/ALUB_DATA[0]: 115 loads
     Net coreInst/N_243: 87 loads
     Net coreInst/ALUB_DATA[3]: 79 loads
     Net coreInst/fullALUInst/ALUB_DATA[2]: 74 loads
     Net coreInst/ALUB_DATA[1]: 73 loads
     Net PIN_RESETN_c: 67 loads
     Net coreInst/fullALUInst/ALUA_DATA[15]: 59 loads
     Net coreInst/GROUPX[0]: 58 loads
     Net coreInst/ALU_OPX_i_1[0]: 55 loads
     Net coreInst/ALU_OPX[1]: 54 loads
 

   Number of warnings:  5
   Number of errors:    0



Total CPU Time: 1 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 73 MB

Dumping design to file ForthCPU_impl1_map.ncd.

trce -f "ForthCPU_impl1.mt" -o "ForthCPU_impl1.tw1" "ForthCPU_impl1_map.ncd" "ForthCPU_impl1.prf"
trce:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file forthcpu_impl1_map.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Sat Dec 16 17:46:38 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ForthCPU_impl1.tw1 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1_map.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1_map.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 8  Score: 1218
Cumulative negative slack: 609

Constraints cover 2147483647 paths, 1 nets, and 7302 connections (92.45% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Sat Dec 16 17:46:38 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o ForthCPU_impl1.tw1 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1_map.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1_map.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 7533 connections (95.38% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 8 (setup), 0 (hold)
Score: 1218 (setup), 0 (hold)
Cumulative negative slack: 609 (609+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 79 MB


mpartrce -p "ForthCPU_impl1.p2t" -f "ForthCPU_impl1.p3t" -tf "ForthCPU_impl1.pt" "ForthCPU_impl1_map.ncd" "ForthCPU_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "ForthCPU_impl1_map.ncd"
Sat Dec 16 17:46:39 2023

PAR: Place And Route Diamond (64-bit) 3.12.1.454.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 ForthCPU_impl1_map.ncd ForthCPU_impl1.dir/5_1.ncd ForthCPU_impl1.prf
Preference file: ForthCPU_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file ForthCPU_impl1_map.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application par from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   92+4(JTAG)/336     29% used
                  92+4(JTAG)/207     46% bonded
   IOLOGIC           15/336           4% used

   SLICE            991/3432         28% used

   GSR                1/1           100% used
   EBR               26/26          100% used


INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
Number of Signals: 2517
Number of Connections: 7898
 
    <postMsg mid="61061042" type="Warning" dynamic="1" navigation="0" arg0="MachXO3L"  />
    <postMsg mid="61061045" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   23 out of 92 pins locked (25% locked).

The following 2 signals are selected to use the primary clock routing resources:
    PIN_CLK_X1_c (driver: PIN_CLK_X1, clk load #: 250)
    PIN_DEBUG_WRN_c (driver: PIN_DEBUG_WRN, clk load #: 19)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="PIN_DEBUG_WRN_c" arg1="Primary" arg2="PIN_DEBUG_WRN" arg3="B4" arg4="Primary"  />

The following 8 signals are selected to use the secondary clock routing resources:
    PIN_RESETN_c (driver: PIN_RESETN, clk load #: 0, sr load #: 57, ce load #: 0)
    RESET (driver: SLICE_700, clk load #: 0, sr load #: 28, ce load #: 0)
    mcuResourcesInst/EN_RAM (driver: SLICE_717, clk load #: 0, sr load #: 0, ce load #: 18)
    coreInst/EXECUTE (driver: coreInst/instructionPhaseDecoderInst/SLICE_328, clk load #: 0, sr load #: 0, ce load #: 15)
    RESET_i (driver: coreInst/debugger/SLICE_1059, clk load #: 0, sr load #: 0, ce load #: 10)
    mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV8 (driver: mcuResourcesInst/UARTInst/uartRXInst/SLICE_484, clk load #: 0, sr load #: 10, ce load #: 0)
    coreInst/COMMIT (driver: coreInst/instructionPhaseDecoderInst/SLICE_301, clk load #: 0, sr load #: 0, ce load #: 10)
    coreInst/dinLatch/DOUT6 (driver: coreInst/SLICE_1039, clk load #: 0, sr load #: 0, ce load #: 10)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="PIN_RESETN_c" arg1="Secondary" arg2="PIN_RESETN" arg3="B3" arg4="Secondary"  />
Signal RESET is selected as Global Set/Reset.
.
Starting Placer Phase 0.
................
Finished Placer Phase 0.  REAL time: 7 secs 

Starting Placer Phase 1.
.....................
Placer score = 867383.
Finished Placer Phase 1.  REAL time: 18 secs 

Starting Placer Phase 2.
.
Placer score =  847037
Finished Placer Phase 2.  REAL time: 19 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 8 (12%)
  General PIO: 2 out of 336 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "PIN_CLK_X1_c" from comp "PIN_CLK_X1" on CLK_PIN site "C8 (PT18A)", clk load = 250
  PRIMARY "PIN_DEBUG_WRN_c" from comp "PIN_DEBUG_WRN" on PIO site "B4 (PT12B)", clk load = 19
  SECONDARY "PIN_RESETN_c" from comp "PIN_RESETN" on PIO site "B3 (PT9C)", clk load = 0, ce load = 0, sr load = 57
  SECONDARY "RESET" from F1 on comp "SLICE_700" on site "R21C18A", clk load = 0, ce load = 0, sr load = 28
  SECONDARY "mcuResourcesInst/EN_RAM" from F0 on comp "SLICE_717" on site "R14C21C", clk load = 0, ce load = 18, sr load = 0
  SECONDARY "coreInst/EXECUTE" from Q0 on comp "coreInst/instructionPhaseDecoderInst/SLICE_328" on site "R14C20B", clk load = 0, ce load = 15, sr load = 0
  SECONDARY "RESET_i" from F0 on comp "coreInst/debugger/SLICE_1059" on site "R14C20D", clk load = 0, ce load = 10, sr load = 0
  SECONDARY "mcuResourcesInst/UARTInst/uartRXInst/r_RX_DV8" from F1 on comp "mcuResourcesInst/UARTInst/uartRXInst/SLICE_484" on site "R14C18A", clk load = 0, ce load = 0, sr load = 10
  SECONDARY "coreInst/COMMIT" from Q0 on comp "coreInst/instructionPhaseDecoderInst/SLICE_301" on site "R14C20A", clk load = 0, ce load = 10, sr load = 0
  SECONDARY "coreInst/dinLatch/DOUT6" from F1 on comp "coreInst/SLICE_1039" on site "R21C20B", clk load = 0, ce load = 10, sr load = 0

  PRIMARY  : 2 out of 8 (25%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   92 + 4(JTAG) out of 336 (28.6%) PIO sites used.
   92 + 4(JTAG) out of 207 (46.4%) bonded PIO sites used.
   Number of PIO comps: 92; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 23 / 51 ( 45%) | 3.3V       | -         |
| 1        | 14 / 52 ( 26%) | 2.5V       | -         |
| 2        | 35 / 52 ( 67%) | 2.5V       | -         |
| 3        | 2 / 16 ( 12%)  | 2.5V       | -         |
| 4        | 10 / 16 ( 62%) | 2.5V       | -         |
| 5        | 8 / 20 ( 40%)  | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 18 secs 

Dumping design to file ForthCPU_impl1.dir/5_1.ncd.

0 connections routed; 7898 unrouted.
Starting router resource preassignment
    <postMsg mid="62061008" type="Warning" dynamic="1" navigation="0" arg0="PIN_DEBUG_WRN_c"  />

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk loads=1 clock_loads=1"  />

Completed router resource preassignment. Real time: 23 secs 

Start NBR router at 17:47:02 12/16/23

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 17:47:02 12/16/23

Start NBR section for initial routing at 17:47:03 12/16/23
Level 1, iteration 1
119(0.03%) conflicts; 6575(83.25%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 1.826ns/0.000ns; real time: 25 secs 
Level 2, iteration 1
4(0.00%) conflicts; 6656(84.27%) untouched conns; 562048 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.590ns/-562.049ns; real time: 26 secs 
Level 3, iteration 1
160(0.04%) conflicts; 4447(56.31%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.188ns/0.000ns; real time: 27 secs 
Level 4, iteration 1
231(0.06%) conflicts; 0(0.00%) untouched conn; 66539 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.884ns/-66.539ns; real time: 28 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 29 (2.90%)

Start NBR section for normal routing at 17:47:07 12/16/23
Level 1, iteration 1
33(0.01%) conflicts; 462(5.85%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.708ns/0.000ns; real time: 29 secs 
Level 2, iteration 1
11(0.00%) conflicts; 544(6.89%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.370ns/0.000ns; real time: 29 secs 
Level 3, iteration 1
6(0.00%) conflicts; 558(7.07%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.386ns/0.000ns; real time: 29 secs 
Level 4, iteration 1
140(0.04%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.488ns/0.000ns; real time: 29 secs 
Level 4, iteration 2
71(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.192ns/0.000ns; real time: 30 secs 
Level 4, iteration 3
38(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.200ns/0.000ns; real time: 30 secs 
Level 4, iteration 4
17(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.200ns/0.000ns; real time: 30 secs 
Level 4, iteration 5
9(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.200ns/0.000ns; real time: 30 secs 
Level 4, iteration 6
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.200ns/0.000ns; real time: 30 secs 
Level 4, iteration 7
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.200ns/0.000ns; real time: 30 secs 
Level 4, iteration 8
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.200ns/0.000ns; real time: 30 secs 
Level 4, iteration 9
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.200ns/0.000ns; real time: 31 secs 
Level 4, iteration 10
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.200ns/0.000ns; real time: 31 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 17:47:10 12/16/23

Start NBR section for re-routing at 17:47:10 12/16/23
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.200ns/0.000ns; real time: 31 secs 

Start NBR section for post-routing at 17:47:10 12/16/23

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 2.200ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=coreInst/debugger/requestGen/dhReqReg/un1_DEBUG_WRN_uclk loads=1 clock_loads=1"  />

Total CPU time 33 secs 
Total REAL time: 34 secs 
Completely routed.
End of route.  7898 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file ForthCPU_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 2.200
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.304
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 33 secs 
Total REAL time to completion: 34 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "ForthCPU_impl1.pt" -o "ForthCPU_impl1.twr" "ForthCPU_impl1.ncd" "ForthCPU_impl1.prf"
trce:  version Diamond (64-bit) 3.12.1.454

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file forthcpu_impl1.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Sat Dec 16 17:47:14 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 7534 connections (95.39% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Sat Dec 16 17:47:14 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o ForthCPU_impl1.twr -gui -msgset C:/Users/Duncan/git/ForthCPU/promote.xml ForthCPU_impl1.ncd ForthCPU_impl1.prf 
Design file:     forthcpu_impl1.ncd
Preference file: forthcpu_impl1.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 7534 connections (95.39% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 81 MB


tmcheck -par "ForthCPU_impl1.par" 

bitgen -f "ForthCPU_impl1.t2b" -w "ForthCPU_impl1.ncd"  "ForthCPU_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.1.454
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file ForthCPU_impl1.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application Bitgen from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.

Running DRC.
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
DRC detected 0 errors and 0 warnings.
Reading Preference File from ForthCPU_impl1.prf.
    <postMsg mid="1083781" type="Warning" dynamic="1" navigation="0" arg0="MachXO3L"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                         ENABLE  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                       EXTERNAL  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 DUALBOOTGOLDEN  |                     INTERNAL**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "ForthCPU_impl1.bit".
Total CPU Time: 3 secs 
Total REAL Time: 4 secs 
Peak Memory Usage: 298 MB

tmcheck -par "ForthCPU_impl1.par" 

bitgen -f "ForthCPU_impl1.t2b" -w "ForthCPU_impl1.ncd"  -jedec "ForthCPU_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.1.454
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file ForthCPU_impl1.ncd.
Design name: mcu
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application Bitgen from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.17.
Performance Hardware Data Status:   Final          Version 37.5.

Running DRC.
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
DRC detected 0 errors and 0 warnings.
Reading Preference File from ForthCPU_impl1.prf.
    <postMsg mid="1083781" type="Warning" dynamic="1" navigation="0" arg0="MachXO3L"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                         ENABLE  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                       EXTERNAL  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 DUALBOOTGOLDEN  |                     INTERNAL**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "ForthCPU_impl1.jed".
Total CPU Time: 3 secs 
Total REAL Time: 4 secs 
Peak Memory Usage: 298 MB
