// Seed: 36388207
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    output wire id_2,
    output supply1 id_3
);
  wire id_5;
endmodule
module module_1 #(
    parameter id_13 = 32'd36
) (
    input wire id_0,
    input uwire id_1,
    output wor id_2,
    input supply0 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output logic id_6,
    output uwire id_7,
    output tri id_8,
    input supply1 id_9,
    input tri0 id_10,
    input tri id_11
    , id_29,
    input tri id_12
    , id_30,
    input wor _id_13,
    output uwire id_14,
    input wor id_15,
    output tri1 id_16,
    input supply0 id_17,
    input tri1 id_18,
    input tri1 id_19,
    output wor id_20,
    output supply1 id_21,
    input wor id_22,
    output wire id_23,
    input uwire id_24,
    output supply0 id_25,
    input tri0 id_26,
    output tri0 id_27
);
  assign id_30 = id_12;
  initial begin : LABEL_0
    if ("" < 1 - 1) begin : LABEL_1
      $clog2(22);
      ;
      id_6 <= id_9;
    end
  end
  logic [(  1  ==  (  id_13  ||  1  ||  -1  )  ) : -1] id_31;
  wire id_32;
  wire id_33;
  ;
  module_0 modCall_1 (
      id_4,
      id_24,
      id_2,
      id_27
  );
  assign modCall_1.id_1 = 0;
endmodule
