name: EMC
description: LPC54S60x/LPC5460x External Memory Controller (EMC)
groupName: EMC
source: LPC54S018/LPC54S018.xml v1.0 (MCUX_2.16.100)
registers:
  - name: CONTROL
    description: Controls operation of the memory controller
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 3
    resetMask: 7
    fields:
      - name: E
        description: EMC Enable.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: M
        description: Address mirror.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: L
        description: Low-power mode.
        bitOffset: 2
        bitWidth: 1
        access: read-write
  - name: STATUS
    description: Provides EMC status information
    addressOffset: 4
    size: 32
    access: read-only
    resetValue: 5
    resetMask: 7
    fields:
      - name: B
        description: Busy.
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: S
        description: Write buffer status.
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: SA
        description: Self-refresh acknowledge.
        bitOffset: 2
        bitWidth: 1
        access: read-only
  - name: CONFIG
    description: Configures operation of the memory controller
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 257
    fields:
      - name: EM
        description: Endian mode.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: CLKR
        description: This bit must contain 0 for proper operation of the EMC.
        bitOffset: 8
        bitWidth: 1
        access: read-write
  - name: DYNAMICCONTROL
    description: Controls dynamic memory operation
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 6
    resetMask: 423
    fields:
      - name: CE
        description: Dynamic memory clock enable.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: CS
        description: Dynamic memory clock control.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: SR
        description: Self-refresh request, EMCSREFREQ.
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: MMC
        description: Memory clock control.
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: I
        description: SDRAM initialization.
        bitOffset: 7
        bitWidth: 2
        access: read-write
  - name: DYNAMICREFRESH
    description: Configures dynamic memory refresh
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 2047
    fields:
      - name: REFRESH
        description: Refresh timer.
        bitOffset: 0
        bitWidth: 11
        access: read-write
  - name: DYNAMICREADCONFIG
    description: Configures dynamic memory read strategy
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 3
    fields:
      - name: RD
        description: Read data strategy.
        bitOffset: 0
        bitWidth: 2
        access: read-write
  - name: DYNAMICRP
    description: Precharge command period
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: TRP
        description: Precharge command period.
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DYNAMICRAS
    description: Active to precharge command period
    addressOffset: 52
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: TRAS
        description: Active to precharge command period.
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DYNAMICSREX
    description: Self-refresh exit time
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: TSREX
        description: Self-refresh exit time.
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DYNAMICAPR
    description: Last-data-out to active command time
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: TAPR
        description: Last-data-out to active command time.
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DYNAMICDAL
    description: Data-in to active command time
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: TDAL
        description: Data-in to active command.
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DYNAMICWR
    description: Write recovery time
    addressOffset: 68
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: TWR
        description: Write recovery time.
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DYNAMICRC
    description: Selects the active to active command period
    addressOffset: 72
    size: 32
    access: read-write
    resetValue: 31
    resetMask: 31
    fields:
      - name: TRC
        description: Active to active command period.
        bitOffset: 0
        bitWidth: 5
        access: read-write
  - name: DYNAMICRFC
    description: Selects the auto-refresh period
    addressOffset: 76
    size: 32
    access: read-write
    resetValue: 31
    resetMask: 31
    fields:
      - name: TRFC
        description: Auto-refresh period and auto-refresh to active command period.
        bitOffset: 0
        bitWidth: 5
        access: read-write
  - name: DYNAMICXSR
    description: Time for exit self-refresh to active command
    addressOffset: 80
    size: 32
    access: read-write
    resetValue: 31
    resetMask: 31
    fields:
      - name: TXSR
        description: Exit self-refresh to active command time.
        bitOffset: 0
        bitWidth: 5
        access: read-write
  - name: DYNAMICRRD
    description: Latency for active bank A to active bank B
    addressOffset: 84
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: TRRD
        description: Active bank A to active bank B latency 0x0 - 0xE = n + 1 clock cycles.
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DYNAMICMRD
    description: Time for load mode register to active command
    addressOffset: 88
    size: 32
    access: read-write
    resetValue: 15
    resetMask: 15
    fields:
      - name: TMRD
        description: Load mode register to active command time.
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: STATICEXTENDEDWAIT
    description: Time for long static memory read and write transfers
    addressOffset: 128
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 1023
    fields:
      - name: EXTENDEDWAIT
        description: Extended wait time out.
        bitOffset: 0
        bitWidth: 10
        access: read-write
  - dim: 4
    dimIncrement: 32
    name: DYNAMIC[%s]
    description: no description available
    addressOffset: 256
    registers:
      - name: DYNAMICCONFIG
        description: Configuration information for EMC_DYCSx
        addressOffset: 0
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 1597336
        fields:
          - name: MD
            description: Memory device.
            bitOffset: 3
            bitWidth: 2
            access: read-write
          - name: AM0
            description: See Table 933.
            bitOffset: 7
            bitWidth: 6
            access: read-write
          - name: AM1
            description: See Table 933.
            bitOffset: 14
            bitWidth: 1
            access: read-write
          - name: B
            description: Buffer enable.
            bitOffset: 19
            bitWidth: 1
            access: read-write
          - name: P
            description: Write protect.
            bitOffset: 20
            bitWidth: 1
            access: read-write
      - name: DYNAMICRASCAS
        description: RAS and CAS latencies for EMC_DYCSx
        addressOffset: 4
        size: 32
        access: read-write
        resetValue: 771
        resetMask: 771
        fields:
          - name: RAS
            description: RAS latency (active to read/write delay).
            bitOffset: 0
            bitWidth: 2
            access: read-write
          - name: CAS
            description: CAS latency.
            bitOffset: 8
            bitWidth: 2
            access: read-write
  - dim: 4
    dimIncrement: 32
    name: STATIC[%s]
    description: no description available
    addressOffset: 512
    registers:
      - name: STATICCONFIG
        description: Configuration for EMC_CSx
        addressOffset: 0
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 1573323
        fields:
          - name: MW
            description: Memory width.
            bitOffset: 0
            bitWidth: 2
            access: read-write
          - name: PM
            description: Page mode.
            bitOffset: 3
            bitWidth: 1
            access: read-write
          - name: PC
            description: Chip select polarity.
            bitOffset: 6
            bitWidth: 1
            access: read-write
          - name: PB
            description: Byte lane state.
            bitOffset: 7
            bitWidth: 1
            access: read-write
          - name: EW
            description: Extended wait (EW) uses the EMCStaticExtendedWait register to time both the read and write transfers rather than the EMCStaticWaitRd and EMCStaticWaitWr registers.
            bitOffset: 8
            bitWidth: 1
            access: read-write
          - name: B
            description: Buffer enable [2].
            bitOffset: 19
            bitWidth: 1
            access: read-write
          - name: P
            description: Write protect.
            bitOffset: 20
            bitWidth: 1
            access: read-write
      - name: STATICWAITWEN
        description: Delay from EMC_CSx to write enable
        addressOffset: 4
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 15
        fields:
          - name: WAITWEN
            description: Wait write enable.
            bitOffset: 0
            bitWidth: 4
            access: read-write
      - name: STATICWAITOEN
        description: Delay from EMC_CSx or address change, whichever is later, to output enable
        addressOffset: 8
        size: 32
        access: read-write
        resetValue: 0
        resetMask: 15
        fields:
          - name: WAITOEN
            description: Wait output enable.
            bitOffset: 0
            bitWidth: 4
            access: read-write
      - name: STATICWAITRD
        description: Delay from EMC_CSx to a read access
        addressOffset: 12
        size: 32
        access: read-write
        resetValue: 31
        resetMask: 31
        fields:
          - name: WAITRD
            description: .
            bitOffset: 0
            bitWidth: 5
            access: read-write
      - name: STATICWAITPAGE
        description: Delay for asynchronous page mode sequential accesses for EMC_CSx
        addressOffset: 16
        size: 32
        access: read-write
        resetValue: 31
        resetMask: 31
        fields:
          - name: WAITPAGE
            description: Asynchronous page mode read after the first read wait states.
            bitOffset: 0
            bitWidth: 5
            access: read-write
      - name: STATICWAITWR
        description: Delay from EMC_CSx to a write access
        addressOffset: 20
        size: 32
        access: read-write
        resetValue: 31
        resetMask: 31
        fields:
          - name: WAITWR
            description: Write wait states.
            bitOffset: 0
            bitWidth: 5
            access: read-write
      - name: STATICWAITTURN
        description: Number of bus turnaround cycles EMC_CSx
        addressOffset: 24
        size: 32
        access: read-write
        resetValue: 15
        resetMask: 15
        fields:
          - name: WAITTURN
            description: Bus turn-around cycles.
            bitOffset: 0
            bitWidth: 4
            access: read-write
addressBlocks:
  - offset: 0
    size: 636
    usage: registers
