
mdp_hardware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c6c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bc0  08009dfc  08009dfc  00019dfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a9bc  0800a9bc  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  0800a9bc  0800a9bc  0001a9bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a9c4  0800a9c4  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a9c4  0800a9c4  0001a9c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a9c8  0800a9c8  0001a9c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  0800a9cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020080  2**0
                  CONTENTS
 10 .bss          00004fac  20000080  20000080  00020080  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  2000502c  2000502c  00020080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c278  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003986  00000000  00000000  0003c328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018b0  00000000  00000000  0003fcb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001760  00000000  00000000  00041560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00004b85  00000000  00000000  00042cc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001dbe9  00000000  00000000  00047845  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d8daa  00000000  00000000  0006542e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013e1d8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006dfc  00000000  00000000  0013e228  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009de4 	.word	0x08009de4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	08009de4 	.word	0x08009de4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2iz>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a14:	d215      	bcs.n	8000a42 <__aeabi_d2iz+0x36>
 8000a16:	d511      	bpl.n	8000a3c <__aeabi_d2iz+0x30>
 8000a18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d912      	bls.n	8000a48 <__aeabi_d2iz+0x3c>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a32:	fa23 f002 	lsr.w	r0, r3, r2
 8000a36:	bf18      	it	ne
 8000a38:	4240      	negne	r0, r0
 8000a3a:	4770      	bx	lr
 8000a3c:	f04f 0000 	mov.w	r0, #0
 8000a40:	4770      	bx	lr
 8000a42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a46:	d105      	bne.n	8000a54 <__aeabi_d2iz+0x48>
 8000a48:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	bf08      	it	eq
 8000a4e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_d2uiz>:
 8000a5c:	004a      	lsls	r2, r1, #1
 8000a5e:	d211      	bcs.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a64:	d211      	bcs.n	8000a8a <__aeabi_d2uiz+0x2e>
 8000a66:	d50d      	bpl.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a70:	d40e      	bmi.n	8000a90 <__aeabi_d2uiz+0x34>
 8000a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8e:	d102      	bne.n	8000a96 <__aeabi_d2uiz+0x3a>
 8000a90:	f04f 30ff 	mov.w	r0, #4294967295
 8000a94:	4770      	bx	lr
 8000a96:	f04f 0000 	mov.w	r0, #0
 8000a9a:	4770      	bx	lr

08000a9c <__aeabi_uldivmod>:
 8000a9c:	b953      	cbnz	r3, 8000ab4 <__aeabi_uldivmod+0x18>
 8000a9e:	b94a      	cbnz	r2, 8000ab4 <__aeabi_uldivmod+0x18>
 8000aa0:	2900      	cmp	r1, #0
 8000aa2:	bf08      	it	eq
 8000aa4:	2800      	cmpeq	r0, #0
 8000aa6:	bf1c      	itt	ne
 8000aa8:	f04f 31ff 	movne.w	r1, #4294967295
 8000aac:	f04f 30ff 	movne.w	r0, #4294967295
 8000ab0:	f000 b974 	b.w	8000d9c <__aeabi_idiv0>
 8000ab4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ab8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000abc:	f000 f806 	bl	8000acc <__udivmoddi4>
 8000ac0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac8:	b004      	add	sp, #16
 8000aca:	4770      	bx	lr

08000acc <__udivmoddi4>:
 8000acc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ad0:	9d08      	ldr	r5, [sp, #32]
 8000ad2:	4604      	mov	r4, r0
 8000ad4:	468e      	mov	lr, r1
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d14d      	bne.n	8000b76 <__udivmoddi4+0xaa>
 8000ada:	428a      	cmp	r2, r1
 8000adc:	4694      	mov	ip, r2
 8000ade:	d969      	bls.n	8000bb4 <__udivmoddi4+0xe8>
 8000ae0:	fab2 f282 	clz	r2, r2
 8000ae4:	b152      	cbz	r2, 8000afc <__udivmoddi4+0x30>
 8000ae6:	fa01 f302 	lsl.w	r3, r1, r2
 8000aea:	f1c2 0120 	rsb	r1, r2, #32
 8000aee:	fa20 f101 	lsr.w	r1, r0, r1
 8000af2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000af6:	ea41 0e03 	orr.w	lr, r1, r3
 8000afa:	4094      	lsls	r4, r2
 8000afc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b00:	0c21      	lsrs	r1, r4, #16
 8000b02:	fbbe f6f8 	udiv	r6, lr, r8
 8000b06:	fa1f f78c 	uxth.w	r7, ip
 8000b0a:	fb08 e316 	mls	r3, r8, r6, lr
 8000b0e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b12:	fb06 f107 	mul.w	r1, r6, r7
 8000b16:	4299      	cmp	r1, r3
 8000b18:	d90a      	bls.n	8000b30 <__udivmoddi4+0x64>
 8000b1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b1e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b22:	f080 811f 	bcs.w	8000d64 <__udivmoddi4+0x298>
 8000b26:	4299      	cmp	r1, r3
 8000b28:	f240 811c 	bls.w	8000d64 <__udivmoddi4+0x298>
 8000b2c:	3e02      	subs	r6, #2
 8000b2e:	4463      	add	r3, ip
 8000b30:	1a5b      	subs	r3, r3, r1
 8000b32:	b2a4      	uxth	r4, r4
 8000b34:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b38:	fb08 3310 	mls	r3, r8, r0, r3
 8000b3c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b40:	fb00 f707 	mul.w	r7, r0, r7
 8000b44:	42a7      	cmp	r7, r4
 8000b46:	d90a      	bls.n	8000b5e <__udivmoddi4+0x92>
 8000b48:	eb1c 0404 	adds.w	r4, ip, r4
 8000b4c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b50:	f080 810a 	bcs.w	8000d68 <__udivmoddi4+0x29c>
 8000b54:	42a7      	cmp	r7, r4
 8000b56:	f240 8107 	bls.w	8000d68 <__udivmoddi4+0x29c>
 8000b5a:	4464      	add	r4, ip
 8000b5c:	3802      	subs	r0, #2
 8000b5e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b62:	1be4      	subs	r4, r4, r7
 8000b64:	2600      	movs	r6, #0
 8000b66:	b11d      	cbz	r5, 8000b70 <__udivmoddi4+0xa4>
 8000b68:	40d4      	lsrs	r4, r2
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	e9c5 4300 	strd	r4, r3, [r5]
 8000b70:	4631      	mov	r1, r6
 8000b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b76:	428b      	cmp	r3, r1
 8000b78:	d909      	bls.n	8000b8e <__udivmoddi4+0xc2>
 8000b7a:	2d00      	cmp	r5, #0
 8000b7c:	f000 80ef 	beq.w	8000d5e <__udivmoddi4+0x292>
 8000b80:	2600      	movs	r6, #0
 8000b82:	e9c5 0100 	strd	r0, r1, [r5]
 8000b86:	4630      	mov	r0, r6
 8000b88:	4631      	mov	r1, r6
 8000b8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b8e:	fab3 f683 	clz	r6, r3
 8000b92:	2e00      	cmp	r6, #0
 8000b94:	d14a      	bne.n	8000c2c <__udivmoddi4+0x160>
 8000b96:	428b      	cmp	r3, r1
 8000b98:	d302      	bcc.n	8000ba0 <__udivmoddi4+0xd4>
 8000b9a:	4282      	cmp	r2, r0
 8000b9c:	f200 80f9 	bhi.w	8000d92 <__udivmoddi4+0x2c6>
 8000ba0:	1a84      	subs	r4, r0, r2
 8000ba2:	eb61 0303 	sbc.w	r3, r1, r3
 8000ba6:	2001      	movs	r0, #1
 8000ba8:	469e      	mov	lr, r3
 8000baa:	2d00      	cmp	r5, #0
 8000bac:	d0e0      	beq.n	8000b70 <__udivmoddi4+0xa4>
 8000bae:	e9c5 4e00 	strd	r4, lr, [r5]
 8000bb2:	e7dd      	b.n	8000b70 <__udivmoddi4+0xa4>
 8000bb4:	b902      	cbnz	r2, 8000bb8 <__udivmoddi4+0xec>
 8000bb6:	deff      	udf	#255	; 0xff
 8000bb8:	fab2 f282 	clz	r2, r2
 8000bbc:	2a00      	cmp	r2, #0
 8000bbe:	f040 8092 	bne.w	8000ce6 <__udivmoddi4+0x21a>
 8000bc2:	eba1 010c 	sub.w	r1, r1, ip
 8000bc6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bca:	fa1f fe8c 	uxth.w	lr, ip
 8000bce:	2601      	movs	r6, #1
 8000bd0:	0c20      	lsrs	r0, r4, #16
 8000bd2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000bd6:	fb07 1113 	mls	r1, r7, r3, r1
 8000bda:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bde:	fb0e f003 	mul.w	r0, lr, r3
 8000be2:	4288      	cmp	r0, r1
 8000be4:	d908      	bls.n	8000bf8 <__udivmoddi4+0x12c>
 8000be6:	eb1c 0101 	adds.w	r1, ip, r1
 8000bea:	f103 38ff 	add.w	r8, r3, #4294967295
 8000bee:	d202      	bcs.n	8000bf6 <__udivmoddi4+0x12a>
 8000bf0:	4288      	cmp	r0, r1
 8000bf2:	f200 80cb 	bhi.w	8000d8c <__udivmoddi4+0x2c0>
 8000bf6:	4643      	mov	r3, r8
 8000bf8:	1a09      	subs	r1, r1, r0
 8000bfa:	b2a4      	uxth	r4, r4
 8000bfc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c00:	fb07 1110 	mls	r1, r7, r0, r1
 8000c04:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000c08:	fb0e fe00 	mul.w	lr, lr, r0
 8000c0c:	45a6      	cmp	lr, r4
 8000c0e:	d908      	bls.n	8000c22 <__udivmoddi4+0x156>
 8000c10:	eb1c 0404 	adds.w	r4, ip, r4
 8000c14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c18:	d202      	bcs.n	8000c20 <__udivmoddi4+0x154>
 8000c1a:	45a6      	cmp	lr, r4
 8000c1c:	f200 80bb 	bhi.w	8000d96 <__udivmoddi4+0x2ca>
 8000c20:	4608      	mov	r0, r1
 8000c22:	eba4 040e 	sub.w	r4, r4, lr
 8000c26:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c2a:	e79c      	b.n	8000b66 <__udivmoddi4+0x9a>
 8000c2c:	f1c6 0720 	rsb	r7, r6, #32
 8000c30:	40b3      	lsls	r3, r6
 8000c32:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c36:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c3a:	fa20 f407 	lsr.w	r4, r0, r7
 8000c3e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c42:	431c      	orrs	r4, r3
 8000c44:	40f9      	lsrs	r1, r7
 8000c46:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c4a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c4e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c52:	0c20      	lsrs	r0, r4, #16
 8000c54:	fa1f fe8c 	uxth.w	lr, ip
 8000c58:	fb09 1118 	mls	r1, r9, r8, r1
 8000c5c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c60:	fb08 f00e 	mul.w	r0, r8, lr
 8000c64:	4288      	cmp	r0, r1
 8000c66:	fa02 f206 	lsl.w	r2, r2, r6
 8000c6a:	d90b      	bls.n	8000c84 <__udivmoddi4+0x1b8>
 8000c6c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c70:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c74:	f080 8088 	bcs.w	8000d88 <__udivmoddi4+0x2bc>
 8000c78:	4288      	cmp	r0, r1
 8000c7a:	f240 8085 	bls.w	8000d88 <__udivmoddi4+0x2bc>
 8000c7e:	f1a8 0802 	sub.w	r8, r8, #2
 8000c82:	4461      	add	r1, ip
 8000c84:	1a09      	subs	r1, r1, r0
 8000c86:	b2a4      	uxth	r4, r4
 8000c88:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c8c:	fb09 1110 	mls	r1, r9, r0, r1
 8000c90:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c98:	458e      	cmp	lr, r1
 8000c9a:	d908      	bls.n	8000cae <__udivmoddi4+0x1e2>
 8000c9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000ca0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ca4:	d26c      	bcs.n	8000d80 <__udivmoddi4+0x2b4>
 8000ca6:	458e      	cmp	lr, r1
 8000ca8:	d96a      	bls.n	8000d80 <__udivmoddi4+0x2b4>
 8000caa:	3802      	subs	r0, #2
 8000cac:	4461      	add	r1, ip
 8000cae:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cb2:	fba0 9402 	umull	r9, r4, r0, r2
 8000cb6:	eba1 010e 	sub.w	r1, r1, lr
 8000cba:	42a1      	cmp	r1, r4
 8000cbc:	46c8      	mov	r8, r9
 8000cbe:	46a6      	mov	lr, r4
 8000cc0:	d356      	bcc.n	8000d70 <__udivmoddi4+0x2a4>
 8000cc2:	d053      	beq.n	8000d6c <__udivmoddi4+0x2a0>
 8000cc4:	b15d      	cbz	r5, 8000cde <__udivmoddi4+0x212>
 8000cc6:	ebb3 0208 	subs.w	r2, r3, r8
 8000cca:	eb61 010e 	sbc.w	r1, r1, lr
 8000cce:	fa01 f707 	lsl.w	r7, r1, r7
 8000cd2:	fa22 f306 	lsr.w	r3, r2, r6
 8000cd6:	40f1      	lsrs	r1, r6
 8000cd8:	431f      	orrs	r7, r3
 8000cda:	e9c5 7100 	strd	r7, r1, [r5]
 8000cde:	2600      	movs	r6, #0
 8000ce0:	4631      	mov	r1, r6
 8000ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce6:	f1c2 0320 	rsb	r3, r2, #32
 8000cea:	40d8      	lsrs	r0, r3
 8000cec:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf0:	fa21 f303 	lsr.w	r3, r1, r3
 8000cf4:	4091      	lsls	r1, r2
 8000cf6:	4301      	orrs	r1, r0
 8000cf8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cfc:	fa1f fe8c 	uxth.w	lr, ip
 8000d00:	fbb3 f0f7 	udiv	r0, r3, r7
 8000d04:	fb07 3610 	mls	r6, r7, r0, r3
 8000d08:	0c0b      	lsrs	r3, r1, #16
 8000d0a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000d0e:	fb00 f60e 	mul.w	r6, r0, lr
 8000d12:	429e      	cmp	r6, r3
 8000d14:	fa04 f402 	lsl.w	r4, r4, r2
 8000d18:	d908      	bls.n	8000d2c <__udivmoddi4+0x260>
 8000d1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1e:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d22:	d22f      	bcs.n	8000d84 <__udivmoddi4+0x2b8>
 8000d24:	429e      	cmp	r6, r3
 8000d26:	d92d      	bls.n	8000d84 <__udivmoddi4+0x2b8>
 8000d28:	3802      	subs	r0, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1b9b      	subs	r3, r3, r6
 8000d2e:	b289      	uxth	r1, r1
 8000d30:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d34:	fb07 3316 	mls	r3, r7, r6, r3
 8000d38:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d3c:	fb06 f30e 	mul.w	r3, r6, lr
 8000d40:	428b      	cmp	r3, r1
 8000d42:	d908      	bls.n	8000d56 <__udivmoddi4+0x28a>
 8000d44:	eb1c 0101 	adds.w	r1, ip, r1
 8000d48:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d4c:	d216      	bcs.n	8000d7c <__udivmoddi4+0x2b0>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d914      	bls.n	8000d7c <__udivmoddi4+0x2b0>
 8000d52:	3e02      	subs	r6, #2
 8000d54:	4461      	add	r1, ip
 8000d56:	1ac9      	subs	r1, r1, r3
 8000d58:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d5c:	e738      	b.n	8000bd0 <__udivmoddi4+0x104>
 8000d5e:	462e      	mov	r6, r5
 8000d60:	4628      	mov	r0, r5
 8000d62:	e705      	b.n	8000b70 <__udivmoddi4+0xa4>
 8000d64:	4606      	mov	r6, r0
 8000d66:	e6e3      	b.n	8000b30 <__udivmoddi4+0x64>
 8000d68:	4618      	mov	r0, r3
 8000d6a:	e6f8      	b.n	8000b5e <__udivmoddi4+0x92>
 8000d6c:	454b      	cmp	r3, r9
 8000d6e:	d2a9      	bcs.n	8000cc4 <__udivmoddi4+0x1f8>
 8000d70:	ebb9 0802 	subs.w	r8, r9, r2
 8000d74:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d78:	3801      	subs	r0, #1
 8000d7a:	e7a3      	b.n	8000cc4 <__udivmoddi4+0x1f8>
 8000d7c:	4646      	mov	r6, r8
 8000d7e:	e7ea      	b.n	8000d56 <__udivmoddi4+0x28a>
 8000d80:	4620      	mov	r0, r4
 8000d82:	e794      	b.n	8000cae <__udivmoddi4+0x1e2>
 8000d84:	4640      	mov	r0, r8
 8000d86:	e7d1      	b.n	8000d2c <__udivmoddi4+0x260>
 8000d88:	46d0      	mov	r8, sl
 8000d8a:	e77b      	b.n	8000c84 <__udivmoddi4+0x1b8>
 8000d8c:	3b02      	subs	r3, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	e732      	b.n	8000bf8 <__udivmoddi4+0x12c>
 8000d92:	4630      	mov	r0, r6
 8000d94:	e709      	b.n	8000baa <__udivmoddi4+0xde>
 8000d96:	4464      	add	r4, ip
 8000d98:	3802      	subs	r0, #2
 8000d9a:	e742      	b.n	8000c22 <__udivmoddi4+0x156>

08000d9c <__aeabi_idiv0>:
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop

08000da0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000da4:	f001 fac0 	bl	8002328 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000da8:	f000 f858 	bl	8000e5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dac:	f000 fafc 	bl	80013a8 <MX_GPIO_Init>
  MX_TIM8_Init();
 8000db0:	f000 fa26 	bl	8001200 <MX_TIM8_Init>
  MX_TIM2_Init();
 8000db4:	f000 f97c 	bl	80010b0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000db8:	f000 f9ce 	bl	8001158 <MX_TIM3_Init>
  MX_TIM1_Init();
 8000dbc:	f000 f8da 	bl	8000f74 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 8000dc0:	f000 fac8 	bl	8001354 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8000dc4:	f000 f8a8 	bl	8000f18 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  OLED_Init();
 8000dc8:	f008 fad0 	bl	800936c <OLED_Init>
  gyroInit();
 8000dcc:	f008 f894 	bl	8008ef8 <gyroInit>
  HAL_UART_Receive_IT(&huart3, (uint8_t *) aRxBuffer, 4);
 8000dd0:	2204      	movs	r2, #4
 8000dd2:	4914      	ldr	r1, [pc, #80]	; (8000e24 <main+0x84>)
 8000dd4:	4814      	ldr	r0, [pc, #80]	; (8000e28 <main+0x88>)
 8000dd6:	f004 fb20 	bl	800541a <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000dda:	f005 fa7d 	bl	80062d8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000dde:	4a13      	ldr	r2, [pc, #76]	; (8000e2c <main+0x8c>)
 8000de0:	2100      	movs	r1, #0
 8000de2:	4813      	ldr	r0, [pc, #76]	; (8000e30 <main+0x90>)
 8000de4:	f005 fac2 	bl	800636c <osThreadNew>
 8000de8:	4603      	mov	r3, r0
 8000dea:	4a12      	ldr	r2, [pc, #72]	; (8000e34 <main+0x94>)
 8000dec:	6013      	str	r3, [r2, #0]

  /* creation of MotorTask */
  MotorTaskHandle = osThreadNew(motor, NULL, &MotorTask_attributes);
 8000dee:	4a12      	ldr	r2, [pc, #72]	; (8000e38 <main+0x98>)
 8000df0:	2100      	movs	r1, #0
 8000df2:	4812      	ldr	r0, [pc, #72]	; (8000e3c <main+0x9c>)
 8000df4:	f005 faba 	bl	800636c <osThreadNew>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	4a11      	ldr	r2, [pc, #68]	; (8000e40 <main+0xa0>)
 8000dfc:	6013      	str	r3, [r2, #0]

  /* creation of EncoderTask */
  EncoderTaskHandle = osThreadNew(encoder_task, NULL, &EncoderTask_attributes);
 8000dfe:	4a11      	ldr	r2, [pc, #68]	; (8000e44 <main+0xa4>)
 8000e00:	2100      	movs	r1, #0
 8000e02:	4811      	ldr	r0, [pc, #68]	; (8000e48 <main+0xa8>)
 8000e04:	f005 fab2 	bl	800636c <osThreadNew>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	4a10      	ldr	r2, [pc, #64]	; (8000e4c <main+0xac>)
 8000e0c:	6013      	str	r3, [r2, #0]

  /* creation of GyroTask */
  GyroTaskHandle = osThreadNew(gyro_task, NULL, &GyroTask_attributes);
 8000e0e:	4a10      	ldr	r2, [pc, #64]	; (8000e50 <main+0xb0>)
 8000e10:	2100      	movs	r1, #0
 8000e12:	4810      	ldr	r0, [pc, #64]	; (8000e54 <main+0xb4>)
 8000e14:	f005 faaa 	bl	800636c <osThreadNew>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	4a0f      	ldr	r2, [pc, #60]	; (8000e58 <main+0xb8>)
 8000e1c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000e1e:	f005 fa7f 	bl	8006320 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e22:	e7fe      	b.n	8000e22 <main+0x82>
 8000e24:	20000264 	.word	0x20000264
 8000e28:	20000210 	.word	0x20000210
 8000e2c:	08009e7c 	.word	0x08009e7c
 8000e30:	0800163d 	.word	0x0800163d
 8000e34:	20000254 	.word	0x20000254
 8000e38:	08009ea0 	.word	0x08009ea0
 8000e3c:	08001651 	.word	0x08001651
 8000e40:	20000258 	.word	0x20000258
 8000e44:	08009ec4 	.word	0x08009ec4
 8000e48:	08001a95 	.word	0x08001a95
 8000e4c:	2000025c 	.word	0x2000025c
 8000e50:	08009ee8 	.word	0x08009ee8
 8000e54:	08001b81 	.word	0x08001b81
 8000e58:	20000260 	.word	0x20000260

08000e5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b094      	sub	sp, #80	; 0x50
 8000e60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e62:	f107 0320 	add.w	r3, r7, #32
 8000e66:	2230      	movs	r2, #48	; 0x30
 8000e68:	2100      	movs	r1, #0
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f008 fb52 	bl	8009514 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e70:	f107 030c 	add.w	r3, r7, #12
 8000e74:	2200      	movs	r2, #0
 8000e76:	601a      	str	r2, [r3, #0]
 8000e78:	605a      	str	r2, [r3, #4]
 8000e7a:	609a      	str	r2, [r3, #8]
 8000e7c:	60da      	str	r2, [r3, #12]
 8000e7e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e80:	2300      	movs	r3, #0
 8000e82:	60bb      	str	r3, [r7, #8]
 8000e84:	4b22      	ldr	r3, [pc, #136]	; (8000f10 <SystemClock_Config+0xb4>)
 8000e86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e88:	4a21      	ldr	r2, [pc, #132]	; (8000f10 <SystemClock_Config+0xb4>)
 8000e8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e8e:	6413      	str	r3, [r2, #64]	; 0x40
 8000e90:	4b1f      	ldr	r3, [pc, #124]	; (8000f10 <SystemClock_Config+0xb4>)
 8000e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e98:	60bb      	str	r3, [r7, #8]
 8000e9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	607b      	str	r3, [r7, #4]
 8000ea0:	4b1c      	ldr	r3, [pc, #112]	; (8000f14 <SystemClock_Config+0xb8>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4a1b      	ldr	r2, [pc, #108]	; (8000f14 <SystemClock_Config+0xb8>)
 8000ea6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000eaa:	6013      	str	r3, [r2, #0]
 8000eac:	4b19      	ldr	r3, [pc, #100]	; (8000f14 <SystemClock_Config+0xb8>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000eb4:	607b      	str	r3, [r7, #4]
 8000eb6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000eb8:	2302      	movs	r3, #2
 8000eba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ec0:	2310      	movs	r3, #16
 8000ec2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ec8:	f107 0320 	add.w	r3, r7, #32
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f002 fdf3 	bl	8003ab8 <HAL_RCC_OscConfig>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d001      	beq.n	8000edc <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000ed8:	f000 ff8a 	bl	8001df0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000edc:	230f      	movs	r3, #15
 8000ede:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000eec:	2300      	movs	r3, #0
 8000eee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ef0:	f107 030c 	add.w	r3, r7, #12
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f003 f856 	bl	8003fa8 <HAL_RCC_ClockConfig>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d001      	beq.n	8000f06 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000f02:	f000 ff75 	bl	8001df0 <Error_Handler>
  }
}
 8000f06:	bf00      	nop
 8000f08:	3750      	adds	r7, #80	; 0x50
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	40023800 	.word	0x40023800
 8000f14:	40007000 	.word	0x40007000

08000f18 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f1c:	4b12      	ldr	r3, [pc, #72]	; (8000f68 <MX_I2C1_Init+0x50>)
 8000f1e:	4a13      	ldr	r2, [pc, #76]	; (8000f6c <MX_I2C1_Init+0x54>)
 8000f20:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000f22:	4b11      	ldr	r3, [pc, #68]	; (8000f68 <MX_I2C1_Init+0x50>)
 8000f24:	4a12      	ldr	r2, [pc, #72]	; (8000f70 <MX_I2C1_Init+0x58>)
 8000f26:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f28:	4b0f      	ldr	r3, [pc, #60]	; (8000f68 <MX_I2C1_Init+0x50>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000f2e:	4b0e      	ldr	r3, [pc, #56]	; (8000f68 <MX_I2C1_Init+0x50>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f34:	4b0c      	ldr	r3, [pc, #48]	; (8000f68 <MX_I2C1_Init+0x50>)
 8000f36:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f3a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f3c:	4b0a      	ldr	r3, [pc, #40]	; (8000f68 <MX_I2C1_Init+0x50>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000f42:	4b09      	ldr	r3, [pc, #36]	; (8000f68 <MX_I2C1_Init+0x50>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f48:	4b07      	ldr	r3, [pc, #28]	; (8000f68 <MX_I2C1_Init+0x50>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f4e:	4b06      	ldr	r3, [pc, #24]	; (8000f68 <MX_I2C1_Init+0x50>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f54:	4804      	ldr	r0, [pc, #16]	; (8000f68 <MX_I2C1_Init+0x50>)
 8000f56:	f001 fdf1 	bl	8002b3c <HAL_I2C_Init>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000f60:	f000 ff46 	bl	8001df0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f64:	bf00      	nop
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	2000009c 	.word	0x2000009c
 8000f6c:	40005400 	.word	0x40005400
 8000f70:	000186a0 	.word	0x000186a0

08000f74 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b096      	sub	sp, #88	; 0x58
 8000f78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f7a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000f7e:	2200      	movs	r2, #0
 8000f80:	601a      	str	r2, [r3, #0]
 8000f82:	605a      	str	r2, [r3, #4]
 8000f84:	609a      	str	r2, [r3, #8]
 8000f86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f88:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f96:	2200      	movs	r2, #0
 8000f98:	601a      	str	r2, [r3, #0]
 8000f9a:	605a      	str	r2, [r3, #4]
 8000f9c:	609a      	str	r2, [r3, #8]
 8000f9e:	60da      	str	r2, [r3, #12]
 8000fa0:	611a      	str	r2, [r3, #16]
 8000fa2:	615a      	str	r2, [r3, #20]
 8000fa4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000fa6:	1d3b      	adds	r3, r7, #4
 8000fa8:	2220      	movs	r2, #32
 8000faa:	2100      	movs	r1, #0
 8000fac:	4618      	mov	r0, r3
 8000fae:	f008 fab1 	bl	8009514 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000fb2:	4b3d      	ldr	r3, [pc, #244]	; (80010a8 <MX_TIM1_Init+0x134>)
 8000fb4:	4a3d      	ldr	r2, [pc, #244]	; (80010ac <MX_TIM1_Init+0x138>)
 8000fb6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 160;
 8000fb8:	4b3b      	ldr	r3, [pc, #236]	; (80010a8 <MX_TIM1_Init+0x134>)
 8000fba:	22a0      	movs	r2, #160	; 0xa0
 8000fbc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fbe:	4b3a      	ldr	r3, [pc, #232]	; (80010a8 <MX_TIM1_Init+0x134>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8000fc4:	4b38      	ldr	r3, [pc, #224]	; (80010a8 <MX_TIM1_Init+0x134>)
 8000fc6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000fca:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fcc:	4b36      	ldr	r3, [pc, #216]	; (80010a8 <MX_TIM1_Init+0x134>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000fd2:	4b35      	ldr	r3, [pc, #212]	; (80010a8 <MX_TIM1_Init+0x134>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000fd8:	4b33      	ldr	r3, [pc, #204]	; (80010a8 <MX_TIM1_Init+0x134>)
 8000fda:	2280      	movs	r2, #128	; 0x80
 8000fdc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000fde:	4832      	ldr	r0, [pc, #200]	; (80010a8 <MX_TIM1_Init+0x134>)
 8000fe0:	f003 f9c2 	bl	8004368 <HAL_TIM_Base_Init>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000fea:	f000 ff01 	bl	8001df0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ff2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000ff4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000ff8:	4619      	mov	r1, r3
 8000ffa:	482b      	ldr	r0, [pc, #172]	; (80010a8 <MX_TIM1_Init+0x134>)
 8000ffc:	f003 fd1a 	bl	8004a34 <HAL_TIM_ConfigClockSource>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001006:	f000 fef3 	bl	8001df0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800100a:	4827      	ldr	r0, [pc, #156]	; (80010a8 <MX_TIM1_Init+0x134>)
 800100c:	f003 f9fb 	bl	8004406 <HAL_TIM_PWM_Init>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001016:	f000 feeb 	bl	8001df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800101a:	2300      	movs	r3, #0
 800101c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800101e:	2300      	movs	r3, #0
 8001020:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001022:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001026:	4619      	mov	r1, r3
 8001028:	481f      	ldr	r0, [pc, #124]	; (80010a8 <MX_TIM1_Init+0x134>)
 800102a:	f004 f8db 	bl	80051e4 <HAL_TIMEx_MasterConfigSynchronization>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001034:	f000 fedc 	bl	8001df0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001038:	2360      	movs	r3, #96	; 0x60
 800103a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800103c:	2300      	movs	r3, #0
 800103e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001040:	2300      	movs	r3, #0
 8001042:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001044:	2300      	movs	r3, #0
 8001046:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001048:	2300      	movs	r3, #0
 800104a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800104c:	2300      	movs	r3, #0
 800104e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001050:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001054:	220c      	movs	r2, #12
 8001056:	4619      	mov	r1, r3
 8001058:	4813      	ldr	r0, [pc, #76]	; (80010a8 <MX_TIM1_Init+0x134>)
 800105a:	f003 fc29 	bl	80048b0 <HAL_TIM_PWM_ConfigChannel>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001064:	f000 fec4 	bl	8001df0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001068:	2300      	movs	r3, #0
 800106a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800106c:	2300      	movs	r3, #0
 800106e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001070:	2300      	movs	r3, #0
 8001072:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001074:	2300      	movs	r3, #0
 8001076:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001078:	2300      	movs	r3, #0
 800107a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800107c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001080:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001082:	2300      	movs	r3, #0
 8001084:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001086:	1d3b      	adds	r3, r7, #4
 8001088:	4619      	mov	r1, r3
 800108a:	4807      	ldr	r0, [pc, #28]	; (80010a8 <MX_TIM1_Init+0x134>)
 800108c:	f004 f926 	bl	80052dc <HAL_TIMEx_ConfigBreakDeadTime>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8001096:	f000 feab 	bl	8001df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800109a:	4803      	ldr	r0, [pc, #12]	; (80010a8 <MX_TIM1_Init+0x134>)
 800109c:	f001 f81a 	bl	80020d4 <HAL_TIM_MspPostInit>

}
 80010a0:	bf00      	nop
 80010a2:	3758      	adds	r7, #88	; 0x58
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	200000f0 	.word	0x200000f0
 80010ac:	40010000 	.word	0x40010000

080010b0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b08c      	sub	sp, #48	; 0x30
 80010b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80010b6:	f107 030c 	add.w	r3, r7, #12
 80010ba:	2224      	movs	r2, #36	; 0x24
 80010bc:	2100      	movs	r1, #0
 80010be:	4618      	mov	r0, r3
 80010c0:	f008 fa28 	bl	8009514 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010c4:	1d3b      	adds	r3, r7, #4
 80010c6:	2200      	movs	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]
 80010ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010cc:	4b21      	ldr	r3, [pc, #132]	; (8001154 <MX_TIM2_Init+0xa4>)
 80010ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010d2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80010d4:	4b1f      	ldr	r3, [pc, #124]	; (8001154 <MX_TIM2_Init+0xa4>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010da:	4b1e      	ldr	r3, [pc, #120]	; (8001154 <MX_TIM2_Init+0xa4>)
 80010dc:	2200      	movs	r2, #0
 80010de:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80010e0:	4b1c      	ldr	r3, [pc, #112]	; (8001154 <MX_TIM2_Init+0xa4>)
 80010e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010e6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010e8:	4b1a      	ldr	r3, [pc, #104]	; (8001154 <MX_TIM2_Init+0xa4>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010ee:	4b19      	ldr	r3, [pc, #100]	; (8001154 <MX_TIM2_Init+0xa4>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80010f4:	2303      	movs	r3, #3
 80010f6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80010f8:	2300      	movs	r3, #0
 80010fa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80010fc:	2301      	movs	r3, #1
 80010fe:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001100:	2300      	movs	r3, #0
 8001102:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001104:	230a      	movs	r3, #10
 8001106:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001108:	2300      	movs	r3, #0
 800110a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800110c:	2301      	movs	r3, #1
 800110e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001110:	2300      	movs	r3, #0
 8001112:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001114:	230a      	movs	r3, #10
 8001116:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001118:	f107 030c 	add.w	r3, r7, #12
 800111c:	4619      	mov	r1, r3
 800111e:	480d      	ldr	r0, [pc, #52]	; (8001154 <MX_TIM2_Init+0xa4>)
 8001120:	f003 fa92 	bl	8004648 <HAL_TIM_Encoder_Init>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800112a:	f000 fe61 	bl	8001df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800112e:	2300      	movs	r3, #0
 8001130:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001132:	2300      	movs	r3, #0
 8001134:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001136:	1d3b      	adds	r3, r7, #4
 8001138:	4619      	mov	r1, r3
 800113a:	4806      	ldr	r0, [pc, #24]	; (8001154 <MX_TIM2_Init+0xa4>)
 800113c:	f004 f852 	bl	80051e4 <HAL_TIMEx_MasterConfigSynchronization>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001146:	f000 fe53 	bl	8001df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800114a:	bf00      	nop
 800114c:	3730      	adds	r7, #48	; 0x30
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	20000138 	.word	0x20000138

08001158 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b08c      	sub	sp, #48	; 0x30
 800115c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800115e:	f107 030c 	add.w	r3, r7, #12
 8001162:	2224      	movs	r2, #36	; 0x24
 8001164:	2100      	movs	r1, #0
 8001166:	4618      	mov	r0, r3
 8001168:	f008 f9d4 	bl	8009514 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800116c:	1d3b      	adds	r3, r7, #4
 800116e:	2200      	movs	r2, #0
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001174:	4b20      	ldr	r3, [pc, #128]	; (80011f8 <MX_TIM3_Init+0xa0>)
 8001176:	4a21      	ldr	r2, [pc, #132]	; (80011fc <MX_TIM3_Init+0xa4>)
 8001178:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800117a:	4b1f      	ldr	r3, [pc, #124]	; (80011f8 <MX_TIM3_Init+0xa0>)
 800117c:	2200      	movs	r2, #0
 800117e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001180:	4b1d      	ldr	r3, [pc, #116]	; (80011f8 <MX_TIM3_Init+0xa0>)
 8001182:	2200      	movs	r2, #0
 8001184:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001186:	4b1c      	ldr	r3, [pc, #112]	; (80011f8 <MX_TIM3_Init+0xa0>)
 8001188:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800118c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800118e:	4b1a      	ldr	r3, [pc, #104]	; (80011f8 <MX_TIM3_Init+0xa0>)
 8001190:	2200      	movs	r2, #0
 8001192:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001194:	4b18      	ldr	r3, [pc, #96]	; (80011f8 <MX_TIM3_Init+0xa0>)
 8001196:	2200      	movs	r2, #0
 8001198:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800119a:	2303      	movs	r3, #3
 800119c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800119e:	2300      	movs	r3, #0
 80011a0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80011a2:	2301      	movs	r3, #1
 80011a4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80011a6:	2300      	movs	r3, #0
 80011a8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80011aa:	230a      	movs	r3, #10
 80011ac:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80011ae:	2300      	movs	r3, #0
 80011b0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80011b2:	2301      	movs	r3, #1
 80011b4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80011b6:	2300      	movs	r3, #0
 80011b8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 80011ba:	230a      	movs	r3, #10
 80011bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80011be:	f107 030c 	add.w	r3, r7, #12
 80011c2:	4619      	mov	r1, r3
 80011c4:	480c      	ldr	r0, [pc, #48]	; (80011f8 <MX_TIM3_Init+0xa0>)
 80011c6:	f003 fa3f 	bl	8004648 <HAL_TIM_Encoder_Init>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80011d0:	f000 fe0e 	bl	8001df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011d4:	2300      	movs	r3, #0
 80011d6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011d8:	2300      	movs	r3, #0
 80011da:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80011dc:	1d3b      	adds	r3, r7, #4
 80011de:	4619      	mov	r1, r3
 80011e0:	4805      	ldr	r0, [pc, #20]	; (80011f8 <MX_TIM3_Init+0xa0>)
 80011e2:	f003 ffff 	bl	80051e4 <HAL_TIMEx_MasterConfigSynchronization>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80011ec:	f000 fe00 	bl	8001df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80011f0:	bf00      	nop
 80011f2:	3730      	adds	r7, #48	; 0x30
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	20000180 	.word	0x20000180
 80011fc:	40000400 	.word	0x40000400

08001200 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b096      	sub	sp, #88	; 0x58
 8001204:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001206:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800120a:	2200      	movs	r2, #0
 800120c:	601a      	str	r2, [r3, #0]
 800120e:	605a      	str	r2, [r3, #4]
 8001210:	609a      	str	r2, [r3, #8]
 8001212:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001214:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001218:	2200      	movs	r2, #0
 800121a:	601a      	str	r2, [r3, #0]
 800121c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800121e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001222:	2200      	movs	r2, #0
 8001224:	601a      	str	r2, [r3, #0]
 8001226:	605a      	str	r2, [r3, #4]
 8001228:	609a      	str	r2, [r3, #8]
 800122a:	60da      	str	r2, [r3, #12]
 800122c:	611a      	str	r2, [r3, #16]
 800122e:	615a      	str	r2, [r3, #20]
 8001230:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001232:	1d3b      	adds	r3, r7, #4
 8001234:	2220      	movs	r2, #32
 8001236:	2100      	movs	r1, #0
 8001238:	4618      	mov	r0, r3
 800123a:	f008 f96b 	bl	8009514 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800123e:	4b43      	ldr	r3, [pc, #268]	; (800134c <MX_TIM8_Init+0x14c>)
 8001240:	4a43      	ldr	r2, [pc, #268]	; (8001350 <MX_TIM8_Init+0x150>)
 8001242:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001244:	4b41      	ldr	r3, [pc, #260]	; (800134c <MX_TIM8_Init+0x14c>)
 8001246:	2200      	movs	r2, #0
 8001248:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800124a:	4b40      	ldr	r3, [pc, #256]	; (800134c <MX_TIM8_Init+0x14c>)
 800124c:	2200      	movs	r2, #0
 800124e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 7199;
 8001250:	4b3e      	ldr	r3, [pc, #248]	; (800134c <MX_TIM8_Init+0x14c>)
 8001252:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001256:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001258:	4b3c      	ldr	r3, [pc, #240]	; (800134c <MX_TIM8_Init+0x14c>)
 800125a:	2200      	movs	r2, #0
 800125c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800125e:	4b3b      	ldr	r3, [pc, #236]	; (800134c <MX_TIM8_Init+0x14c>)
 8001260:	2200      	movs	r2, #0
 8001262:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001264:	4b39      	ldr	r3, [pc, #228]	; (800134c <MX_TIM8_Init+0x14c>)
 8001266:	2200      	movs	r2, #0
 8001268:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800126a:	4838      	ldr	r0, [pc, #224]	; (800134c <MX_TIM8_Init+0x14c>)
 800126c:	f003 f87c 	bl	8004368 <HAL_TIM_Base_Init>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001276:	f000 fdbb 	bl	8001df0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800127a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800127e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001280:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001284:	4619      	mov	r1, r3
 8001286:	4831      	ldr	r0, [pc, #196]	; (800134c <MX_TIM8_Init+0x14c>)
 8001288:	f003 fbd4 	bl	8004a34 <HAL_TIM_ConfigClockSource>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001292:	f000 fdad 	bl	8001df0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001296:	482d      	ldr	r0, [pc, #180]	; (800134c <MX_TIM8_Init+0x14c>)
 8001298:	f003 f8b5 	bl	8004406 <HAL_TIM_PWM_Init>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 80012a2:	f000 fda5 	bl	8001df0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012a6:	2300      	movs	r3, #0
 80012a8:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012aa:	2300      	movs	r3, #0
 80012ac:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80012ae:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012b2:	4619      	mov	r1, r3
 80012b4:	4825      	ldr	r0, [pc, #148]	; (800134c <MX_TIM8_Init+0x14c>)
 80012b6:	f003 ff95 	bl	80051e4 <HAL_TIMEx_MasterConfigSynchronization>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 80012c0:	f000 fd96 	bl	8001df0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012c4:	2360      	movs	r3, #96	; 0x60
 80012c6:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80012c8:	2300      	movs	r3, #0
 80012ca:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012cc:	2300      	movs	r3, #0
 80012ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80012d0:	2300      	movs	r3, #0
 80012d2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012d4:	2300      	movs	r3, #0
 80012d6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80012d8:	2300      	movs	r3, #0
 80012da:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80012dc:	2300      	movs	r3, #0
 80012de:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012e4:	2200      	movs	r2, #0
 80012e6:	4619      	mov	r1, r3
 80012e8:	4818      	ldr	r0, [pc, #96]	; (800134c <MX_TIM8_Init+0x14c>)
 80012ea:	f003 fae1 	bl	80048b0 <HAL_TIM_PWM_ConfigChannel>
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 80012f4:	f000 fd7c 	bl	8001df0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80012f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012fc:	2204      	movs	r2, #4
 80012fe:	4619      	mov	r1, r3
 8001300:	4812      	ldr	r0, [pc, #72]	; (800134c <MX_TIM8_Init+0x14c>)
 8001302:	f003 fad5 	bl	80048b0 <HAL_TIM_PWM_ConfigChannel>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d001      	beq.n	8001310 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 800130c:	f000 fd70 	bl	8001df0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001310:	2300      	movs	r3, #0
 8001312:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001314:	2300      	movs	r3, #0
 8001316:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001318:	2300      	movs	r3, #0
 800131a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800131c:	2300      	movs	r3, #0
 800131e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001320:	2300      	movs	r3, #0
 8001322:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001324:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001328:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800132a:	2300      	movs	r3, #0
 800132c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800132e:	1d3b      	adds	r3, r7, #4
 8001330:	4619      	mov	r1, r3
 8001332:	4806      	ldr	r0, [pc, #24]	; (800134c <MX_TIM8_Init+0x14c>)
 8001334:	f003 ffd2 	bl	80052dc <HAL_TIMEx_ConfigBreakDeadTime>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_TIM8_Init+0x142>
  {
    Error_Handler();
 800133e:	f000 fd57 	bl	8001df0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001342:	bf00      	nop
 8001344:	3758      	adds	r7, #88	; 0x58
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	200001c8 	.word	0x200001c8
 8001350:	40010400 	.word	0x40010400

08001354 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001358:	4b11      	ldr	r3, [pc, #68]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 800135a:	4a12      	ldr	r2, [pc, #72]	; (80013a4 <MX_USART3_UART_Init+0x50>)
 800135c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800135e:	4b10      	ldr	r3, [pc, #64]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 8001360:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001364:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001366:	4b0e      	ldr	r3, [pc, #56]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 8001368:	2200      	movs	r2, #0
 800136a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800136c:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 800136e:	2200      	movs	r2, #0
 8001370:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001372:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 8001374:	2200      	movs	r2, #0
 8001376:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001378:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 800137a:	220c      	movs	r2, #12
 800137c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800137e:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 8001380:	2200      	movs	r2, #0
 8001382:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001384:	4b06      	ldr	r3, [pc, #24]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 8001386:	2200      	movs	r2, #0
 8001388:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800138a:	4805      	ldr	r0, [pc, #20]	; (80013a0 <MX_USART3_UART_Init+0x4c>)
 800138c:	f003 fff8 	bl	8005380 <HAL_UART_Init>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001396:	f000 fd2b 	bl	8001df0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	20000210 	.word	0x20000210
 80013a4:	40004800 	.word	0x40004800

080013a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b08a      	sub	sp, #40	; 0x28
 80013ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ae:	f107 0314 	add.w	r3, r7, #20
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	605a      	str	r2, [r3, #4]
 80013b8:	609a      	str	r2, [r3, #8]
 80013ba:	60da      	str	r2, [r3, #12]
 80013bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013be:	2300      	movs	r3, #0
 80013c0:	613b      	str	r3, [r7, #16]
 80013c2:	4b31      	ldr	r3, [pc, #196]	; (8001488 <MX_GPIO_Init+0xe0>)
 80013c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c6:	4a30      	ldr	r2, [pc, #192]	; (8001488 <MX_GPIO_Init+0xe0>)
 80013c8:	f043 0310 	orr.w	r3, r3, #16
 80013cc:	6313      	str	r3, [r2, #48]	; 0x30
 80013ce:	4b2e      	ldr	r3, [pc, #184]	; (8001488 <MX_GPIO_Init+0xe0>)
 80013d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d2:	f003 0310 	and.w	r3, r3, #16
 80013d6:	613b      	str	r3, [r7, #16]
 80013d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013da:	2300      	movs	r3, #0
 80013dc:	60fb      	str	r3, [r7, #12]
 80013de:	4b2a      	ldr	r3, [pc, #168]	; (8001488 <MX_GPIO_Init+0xe0>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e2:	4a29      	ldr	r2, [pc, #164]	; (8001488 <MX_GPIO_Init+0xe0>)
 80013e4:	f043 0301 	orr.w	r3, r3, #1
 80013e8:	6313      	str	r3, [r2, #48]	; 0x30
 80013ea:	4b27      	ldr	r3, [pc, #156]	; (8001488 <MX_GPIO_Init+0xe0>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ee:	f003 0301 	and.w	r3, r3, #1
 80013f2:	60fb      	str	r3, [r7, #12]
 80013f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013f6:	2300      	movs	r3, #0
 80013f8:	60bb      	str	r3, [r7, #8]
 80013fa:	4b23      	ldr	r3, [pc, #140]	; (8001488 <MX_GPIO_Init+0xe0>)
 80013fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fe:	4a22      	ldr	r2, [pc, #136]	; (8001488 <MX_GPIO_Init+0xe0>)
 8001400:	f043 0304 	orr.w	r3, r3, #4
 8001404:	6313      	str	r3, [r2, #48]	; 0x30
 8001406:	4b20      	ldr	r3, [pc, #128]	; (8001488 <MX_GPIO_Init+0xe0>)
 8001408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140a:	f003 0304 	and.w	r3, r3, #4
 800140e:	60bb      	str	r3, [r7, #8]
 8001410:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001412:	2300      	movs	r3, #0
 8001414:	607b      	str	r3, [r7, #4]
 8001416:	4b1c      	ldr	r3, [pc, #112]	; (8001488 <MX_GPIO_Init+0xe0>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141a:	4a1b      	ldr	r2, [pc, #108]	; (8001488 <MX_GPIO_Init+0xe0>)
 800141c:	f043 0302 	orr.w	r3, r3, #2
 8001420:	6313      	str	r3, [r2, #48]	; 0x30
 8001422:	4b19      	ldr	r3, [pc, #100]	; (8001488 <MX_GPIO_Init+0xe0>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001426:	f003 0302 	and.w	r3, r3, #2
 800142a:	607b      	str	r3, [r7, #4]
 800142c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, OLED_SCL_Pin|OLED_SDA_Pin|OLED_RST_Pin|OLED_DC_Pin
 800142e:	2200      	movs	r2, #0
 8001430:	f44f 61bc 	mov.w	r1, #1504	; 0x5e0
 8001434:	4815      	ldr	r0, [pc, #84]	; (800148c <MX_GPIO_Init+0xe4>)
 8001436:	f001 fb4d 	bl	8002ad4 <HAL_GPIO_WritePin>
                          |LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin, GPIO_PIN_RESET);
 800143a:	2200      	movs	r2, #0
 800143c:	213c      	movs	r1, #60	; 0x3c
 800143e:	4814      	ldr	r0, [pc, #80]	; (8001490 <MX_GPIO_Init+0xe8>)
 8001440:	f001 fb48 	bl	8002ad4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OLED_SCL_Pin OLED_SDA_Pin OLED_RST_Pin OLED_DC_Pin
                           LED3_Pin */
  GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin|OLED_RST_Pin|OLED_DC_Pin
 8001444:	f44f 63bc 	mov.w	r3, #1504	; 0x5e0
 8001448:	617b      	str	r3, [r7, #20]
                          |LED3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800144a:	2301      	movs	r3, #1
 800144c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144e:	2300      	movs	r3, #0
 8001450:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001452:	2300      	movs	r3, #0
 8001454:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001456:	f107 0314 	add.w	r3, r7, #20
 800145a:	4619      	mov	r1, r3
 800145c:	480b      	ldr	r0, [pc, #44]	; (800148c <MX_GPIO_Init+0xe4>)
 800145e:	f001 f99d 	bl	800279c <HAL_GPIO_Init>

  /*Configure GPIO pins : AIN2_Pin AIN1_Pin BIN1_Pin BIN2_Pin */
  GPIO_InitStruct.Pin = AIN2_Pin|AIN1_Pin|BIN1_Pin|BIN2_Pin;
 8001462:	233c      	movs	r3, #60	; 0x3c
 8001464:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001466:	2301      	movs	r3, #1
 8001468:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146a:	2300      	movs	r3, #0
 800146c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800146e:	2302      	movs	r3, #2
 8001470:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001472:	f107 0314 	add.w	r3, r7, #20
 8001476:	4619      	mov	r1, r3
 8001478:	4805      	ldr	r0, [pc, #20]	; (8001490 <MX_GPIO_Init+0xe8>)
 800147a:	f001 f98f 	bl	800279c <HAL_GPIO_Init>

}
 800147e:	bf00      	nop
 8001480:	3728      	adds	r7, #40	; 0x28
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	40023800 	.word	0x40023800
 800148c:	40021000 	.word	0x40021000
 8001490:	40020000 	.word	0x40020000

08001494 <HAL_UART_RxCpltCallback>:
  * @brief  Function called during Serial interrupt
  * @param  argument: UART_HandleTypeDef
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
	// Prevent unused argument compiled warning

	UNUSED(huart);

	enqueue(&q,aRxBuffer);
 800149c:	4908      	ldr	r1, [pc, #32]	; (80014c0 <HAL_UART_RxCpltCallback+0x2c>)
 800149e:	4809      	ldr	r0, [pc, #36]	; (80014c4 <HAL_UART_RxCpltCallback+0x30>)
 80014a0:	f000 f832 	bl	8001508 <enqueue>
//	fb_speed = (uint8_t)(aRxBuffer[1]);
//	leftright = (uint8_t)(aRxBuffer[2]);
//	lr_speed = (uint8_t)(aRxBuffer[3]);


	HAL_UART_Receive_IT(&huart3,(uint8_t *) aRxBuffer,4);
 80014a4:	2204      	movs	r2, #4
 80014a6:	4906      	ldr	r1, [pc, #24]	; (80014c0 <HAL_UART_RxCpltCallback+0x2c>)
 80014a8:	4807      	ldr	r0, [pc, #28]	; (80014c8 <HAL_UART_RxCpltCallback+0x34>)
 80014aa:	f003 ffb6 	bl	800541a <HAL_UART_Receive_IT>
//	sprintf(hello, "Dir %c : %d\0", frontback, fb_speed-48);
//	OLED_ShowString(10, 20, hello);
//
//	sprintf(hello, "Turn %c: %d\0", leftright, lr_speed-48);
//	OLED_ShowString(10, 30, hello);
	HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 80014ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014b2:	4806      	ldr	r0, [pc, #24]	; (80014cc <HAL_UART_RxCpltCallback+0x38>)
 80014b4:	f001 fb27 	bl	8002b06 <HAL_GPIO_TogglePin>
}
 80014b8:	bf00      	nop
 80014ba:	3708      	adds	r7, #8
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	20000264 	.word	0x20000264
 80014c4:	200002a4 	.word	0x200002a4
 80014c8:	20000210 	.word	0x20000210
 80014cc:	40021000 	.word	0x40021000

080014d0 <reset_motorVal>:

void reset_motorVal(){
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
	// Reset Values
	frontback = 'w';	// Front/back character
 80014d4:	4b08      	ldr	r3, [pc, #32]	; (80014f8 <reset_motorVal+0x28>)
 80014d6:	2277      	movs	r2, #119	; 0x77
 80014d8:	701a      	strb	r2, [r3, #0]
	fb_speed = '0';	// Front/back speed
 80014da:	4b08      	ldr	r3, [pc, #32]	; (80014fc <reset_motorVal+0x2c>)
 80014dc:	2230      	movs	r2, #48	; 0x30
 80014de:	701a      	strb	r2, [r3, #0]
	leftright = 'a';	// Left/right character
 80014e0:	4b07      	ldr	r3, [pc, #28]	; (8001500 <reset_motorVal+0x30>)
 80014e2:	2261      	movs	r2, #97	; 0x61
 80014e4:	701a      	strb	r2, [r3, #0]
	lr_speed = '0';	// Left/right speed
 80014e6:	4b07      	ldr	r3, [pc, #28]	; (8001504 <reset_motorVal+0x34>)
 80014e8:	2230      	movs	r2, #48	; 0x30
 80014ea:	701a      	strb	r2, [r3, #0]
}
 80014ec:	bf00      	nop
 80014ee:	46bd      	mov	sp, r7
 80014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	20000000 	.word	0x20000000
 80014fc:	20000001 	.word	0x20000001
 8001500:	20000002 	.word	0x20000002
 8001504:	20000003 	.word	0x20000003

08001508 <enqueue>:

//input stuff into the queue
void enqueue(Queue *qPtr, uint8_t msg[4]){
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
 8001510:	6039      	str	r1, [r7, #0]
    QueueNode *newNode;
    newNode = (QueueNode *) malloc(sizeof(QueueNode));
 8001512:	2008      	movs	r0, #8
 8001514:	f007 ffe0 	bl	80094d8 <malloc>
 8001518:	4603      	mov	r3, r0
 800151a:	60bb      	str	r3, [r7, #8]
    for(int i=0; i<4; i++){
 800151c:	2300      	movs	r3, #0
 800151e:	60fb      	str	r3, [r7, #12]
 8001520:	e00b      	b.n	800153a <enqueue+0x32>
        newNode->msg[i] = msg[i];
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	683a      	ldr	r2, [r7, #0]
 8001526:	4413      	add	r3, r2
 8001528:	7819      	ldrb	r1, [r3, #0]
 800152a:	68ba      	ldr	r2, [r7, #8]
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	4413      	add	r3, r2
 8001530:	460a      	mov	r2, r1
 8001532:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<4; i++){
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	3301      	adds	r3, #1
 8001538:	60fb      	str	r3, [r7, #12]
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	2b03      	cmp	r3, #3
 800153e:	ddf0      	ble.n	8001522 <enqueue+0x1a>
    }
    newNode->next = NULL;
 8001540:	68bb      	ldr	r3, [r7, #8]
 8001542:	2200      	movs	r2, #0
 8001544:	605a      	str	r2, [r3, #4]

    if(isEmptyQueue(*qPtr))
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800154c:	f000 f864 	bl	8001618 <isEmptyQueue>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d003      	beq.n	800155e <enqueue+0x56>
        qPtr->head=newNode;
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	68ba      	ldr	r2, [r7, #8]
 800155a:	605a      	str	r2, [r3, #4]
 800155c:	e003      	b.n	8001566 <enqueue+0x5e>
    else
        qPtr->tail->next = newNode;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	689b      	ldr	r3, [r3, #8]
 8001562:	68ba      	ldr	r2, [r7, #8]
 8001564:	605a      	str	r2, [r3, #4]

    qPtr->tail = newNode;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	68ba      	ldr	r2, [r7, #8]
 800156a:	609a      	str	r2, [r3, #8]
    qPtr->size++;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	1c5a      	adds	r2, r3, #1
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	601a      	str	r2, [r3, #0]
}
 8001576:	bf00      	nop
 8001578:	3710      	adds	r7, #16
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}

0800157e <dequeue>:

int dequeue(Queue *qPtr){
 800157e:	b580      	push	{r7, lr}
 8001580:	b084      	sub	sp, #16
 8001582:	af00      	add	r7, sp, #0
 8001584:	6078      	str	r0, [r7, #4]
    if(qPtr==NULL || qPtr->head==NULL){ //Queue is empty or NULL pointer
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2b00      	cmp	r3, #0
 800158a:	d003      	beq.n	8001594 <dequeue+0x16>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	685b      	ldr	r3, [r3, #4]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d101      	bne.n	8001598 <dequeue+0x1a>
        return 0;
 8001594:	2300      	movs	r3, #0
 8001596:	e017      	b.n	80015c8 <dequeue+0x4a>
    }
    else{
       QueueNode *temp = qPtr->head;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	60fb      	str	r3, [r7, #12]
       qPtr->head = qPtr->head->next;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	685a      	ldr	r2, [r3, #4]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	605a      	str	r2, [r3, #4]
       if(qPtr->head == NULL) //Queue is emptied
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d102      	bne.n	80015b6 <dequeue+0x38>
           qPtr->tail = NULL;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2200      	movs	r2, #0
 80015b4:	609a      	str	r2, [r3, #8]

       free(temp);
 80015b6:	68f8      	ldr	r0, [r7, #12]
 80015b8:	f007 ff96 	bl	80094e8 <free>
       qPtr->size--;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	1e5a      	subs	r2, r3, #1
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	601a      	str	r2, [r3, #0]
       return 1;
 80015c6:	2301      	movs	r3, #1
    }
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3710      	adds	r7, #16
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <getFront>:

//get the front of the queue (not sure if working)
void getFront(Queue q){
 80015d0:	b480      	push	{r7}
 80015d2:	b085      	sub	sp, #20
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	1d3b      	adds	r3, r7, #4
 80015d8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        frontback = (uint8_t)(q.head->msg[0]);
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	781a      	ldrb	r2, [r3, #0]
 80015e0:	4b09      	ldr	r3, [pc, #36]	; (8001608 <getFront+0x38>)
 80015e2:	701a      	strb	r2, [r3, #0]
        fb_speed = (uint8_t)(q.head->msg[1]);
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	785a      	ldrb	r2, [r3, #1]
 80015e8:	4b08      	ldr	r3, [pc, #32]	; (800160c <getFront+0x3c>)
 80015ea:	701a      	strb	r2, [r3, #0]
        leftright = (uint8_t)(q.head->msg[2]);
 80015ec:	68bb      	ldr	r3, [r7, #8]
 80015ee:	789a      	ldrb	r2, [r3, #2]
 80015f0:	4b07      	ldr	r3, [pc, #28]	; (8001610 <getFront+0x40>)
 80015f2:	701a      	strb	r2, [r3, #0]
        lr_speed = (uint8_t)(q.head->msg[3]);
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	78da      	ldrb	r2, [r3, #3]
 80015f8:	4b06      	ldr	r3, [pc, #24]	; (8001614 <getFront+0x44>)
 80015fa:	701a      	strb	r2, [r3, #0]
}
 80015fc:	bf00      	nop
 80015fe:	3714      	adds	r7, #20
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr
 8001608:	20000000 	.word	0x20000000
 800160c:	20000001 	.word	0x20000001
 8001610:	20000002 	.word	0x20000002
 8001614:	20000003 	.word	0x20000003

08001618 <isEmptyQueue>:

//check if queue is empty (output 1 if empty, 0 if not empty)
int isEmptyQueue(Queue q){
 8001618:	b480      	push	{r7}
 800161a:	b085      	sub	sp, #20
 800161c:	af00      	add	r7, sp, #0
 800161e:	1d3b      	adds	r3, r7, #4
 8001620:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if(q.size==0) return 1;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d101      	bne.n	800162e <isEmptyQueue+0x16>
 800162a:	2301      	movs	r3, #1
 800162c:	e000      	b.n	8001630 <isEmptyQueue+0x18>
    else return 0;
 800162e:	2300      	movs	r3, #0
}
 8001630:	4618      	mov	r0, r3
 8001632:	3714      	adds	r7, #20
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr

0800163c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
//	  }
//	  HAL_UART_Transmit(&huart3, (uint8_t *)txData, strlen(txData), 10);
//	  if(curAngle > 0){
//		  curAngle -= 1;	// Account for gyro drift
//	  }
	  osDelay(1000);
 8001644:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001648:	f004 ff22 	bl	8006490 <osDelay>
 800164c:	e7fa      	b.n	8001644 <StartDefaultTask+0x8>
	...

08001650 <motor>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_motor */
void motor(void *argument)
{
 8001650:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001654:	b096      	sub	sp, #88	; 0x58
 8001656:	af00      	add	r7, sp, #0
 8001658:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN motor */
	uint16_t servo_max = 5;		// Servo_max * (0-9) = servo_value
 800165a:	2305      	movs	r3, #5
 800165c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

	// For differential steering
	double motor_offset_r = 1;
 8001660:	f04f 0200 	mov.w	r2, #0
 8001664:	4bb8      	ldr	r3, [pc, #736]	; (8001948 <motor+0x2f8>)
 8001666:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
	double motor_offset_l = 1;
 800166a:	f04f 0200 	mov.w	r2, #0
 800166e:	4bb6      	ldr	r3, [pc, #728]	; (8001948 <motor+0x2f8>)
 8001670:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	uint16_t pwmVal_motor = 0;	// Current motor pwm value
 8001674:	2300      	movs	r3, #0
 8001676:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	uint16_t motor_min = 400;	// Min value for pwm to complete 2 instruction without stopping
 800167a:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800167e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	uint16_t motor_increment = 10;
 8001682:	230a      	movs	r3, #10
 8001684:	87fb      	strh	r3, [r7, #62]	; 0x3e
	uint8_t accelerate;

	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8001686:	2100      	movs	r1, #0
 8001688:	48b0      	ldr	r0, [pc, #704]	; (800194c <motor+0x2fc>)
 800168a:	f002 ff15 	bl	80044b8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 800168e:	2104      	movs	r1, #4
 8001690:	48ae      	ldr	r0, [pc, #696]	; (800194c <motor+0x2fc>)
 8001692:	f002 ff11 	bl	80044b8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001696:	210c      	movs	r1, #12
 8001698:	48ad      	ldr	r0, [pc, #692]	; (8001950 <motor+0x300>)
 800169a:	f002 ff0d 	bl	80044b8 <HAL_TIM_PWM_Start>

  /* Infinite loop */
  for(;;)
  {
	  if(isEmptyQueue(q) != 1){
 800169e:	4bad      	ldr	r3, [pc, #692]	; (8001954 <motor+0x304>)
 80016a0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80016a4:	f7ff ffb8 	bl	8001618 <isEmptyQueue>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	f000 81d4 	beq.w	8001a58 <motor+0x408>
			  uint8_t hello[50];	// OLED string buffer
			  getFront(q);			// Setting values according to queue head
 80016b0:	4ba8      	ldr	r3, [pc, #672]	; (8001954 <motor+0x304>)
 80016b2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80016b6:	f7ff ff8b 	bl	80015d0 <getFront>

			  // OLED Print direction and Turn
			  sprintf(hello, "Dir %c : %d\0", frontback, fb_speed - 48);
 80016ba:	4ba7      	ldr	r3, [pc, #668]	; (8001958 <motor+0x308>)
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	461a      	mov	r2, r3
 80016c0:	4ba6      	ldr	r3, [pc, #664]	; (800195c <motor+0x30c>)
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	3b30      	subs	r3, #48	; 0x30
 80016c6:	f107 000c 	add.w	r0, r7, #12
 80016ca:	49a5      	ldr	r1, [pc, #660]	; (8001960 <motor+0x310>)
 80016cc:	f008 f81a 	bl	8009704 <siprintf>
			  OLED_ShowString(10, 20, hello);
 80016d0:	f107 030c 	add.w	r3, r7, #12
 80016d4:	461a      	mov	r2, r3
 80016d6:	2114      	movs	r1, #20
 80016d8:	200a      	movs	r0, #10
 80016da:	f007 fe15 	bl	8009308 <OLED_ShowString>

			  sprintf(hello, "Turn %c: %d\0", leftright, lr_speed - 48);
 80016de:	4ba1      	ldr	r3, [pc, #644]	; (8001964 <motor+0x314>)
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	461a      	mov	r2, r3
 80016e4:	4ba0      	ldr	r3, [pc, #640]	; (8001968 <motor+0x318>)
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	3b30      	subs	r3, #48	; 0x30
 80016ea:	f107 000c 	add.w	r0, r7, #12
 80016ee:	499f      	ldr	r1, [pc, #636]	; (800196c <motor+0x31c>)
 80016f0:	f008 f808 	bl	8009704 <siprintf>
			  OLED_ShowString(10, 30, hello);
 80016f4:	f107 030c 	add.w	r3, r7, #12
 80016f8:	461a      	mov	r2, r3
 80016fa:	211e      	movs	r1, #30
 80016fc:	200a      	movs	r0, #10
 80016fe:	f007 fe03 	bl	8009308 <OLED_ShowString>

		  	  accelerate = 1; // Default always start with acceleration
 8001702:	2301      	movs	r3, #1
 8001704:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45

		  	  // Turn Servo to desired position
		  	  // Centre - offset for left turn
		  	  if(leftright == 'a'){
 8001708:	4b96      	ldr	r3, [pc, #600]	; (8001964 <motor+0x314>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	2b61      	cmp	r3, #97	; 0x61
 800170e:	d14e      	bne.n	80017ae <motor+0x15e>
		  		  htim1.Instance->CCR4 = pwmVal_servo - 1.1*(lr_speed-48) *servo_max;
 8001710:	4b97      	ldr	r3, [pc, #604]	; (8001970 <motor+0x320>)
 8001712:	881b      	ldrh	r3, [r3, #0]
 8001714:	4618      	mov	r0, r3
 8001716:	f7fe fefd 	bl	8000514 <__aeabi_i2d>
 800171a:	4604      	mov	r4, r0
 800171c:	460d      	mov	r5, r1
 800171e:	4b92      	ldr	r3, [pc, #584]	; (8001968 <motor+0x318>)
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	3b30      	subs	r3, #48	; 0x30
 8001724:	4618      	mov	r0, r3
 8001726:	f7fe fef5 	bl	8000514 <__aeabi_i2d>
 800172a:	a381      	add	r3, pc, #516	; (adr r3, 8001930 <motor+0x2e0>)
 800172c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001730:	f7fe ff5a 	bl	80005e8 <__aeabi_dmul>
 8001734:	4602      	mov	r2, r0
 8001736:	460b      	mov	r3, r1
 8001738:	4690      	mov	r8, r2
 800173a:	4699      	mov	r9, r3
 800173c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8001740:	4618      	mov	r0, r3
 8001742:	f7fe fee7 	bl	8000514 <__aeabi_i2d>
 8001746:	4602      	mov	r2, r0
 8001748:	460b      	mov	r3, r1
 800174a:	4640      	mov	r0, r8
 800174c:	4649      	mov	r1, r9
 800174e:	f7fe ff4b 	bl	80005e8 <__aeabi_dmul>
 8001752:	4602      	mov	r2, r0
 8001754:	460b      	mov	r3, r1
 8001756:	4620      	mov	r0, r4
 8001758:	4629      	mov	r1, r5
 800175a:	f7fe fd8d 	bl	8000278 <__aeabi_dsub>
 800175e:	4602      	mov	r2, r0
 8001760:	460b      	mov	r3, r1
 8001762:	497b      	ldr	r1, [pc, #492]	; (8001950 <motor+0x300>)
 8001764:	680c      	ldr	r4, [r1, #0]
 8001766:	4610      	mov	r0, r2
 8001768:	4619      	mov	r1, r3
 800176a:	f7ff f977 	bl	8000a5c <__aeabi_d2uiz>
 800176e:	4603      	mov	r3, r0
 8001770:	6423      	str	r3, [r4, #64]	; 0x40
		  		  // right motor offset
		  		  // right motor have to spin more due to differential steering
		  		  motor_offset_r = 0.05*(lr_speed-48)+1;
 8001772:	4b7d      	ldr	r3, [pc, #500]	; (8001968 <motor+0x318>)
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	3b30      	subs	r3, #48	; 0x30
 8001778:	4618      	mov	r0, r3
 800177a:	f7fe fecb 	bl	8000514 <__aeabi_i2d>
 800177e:	a36e      	add	r3, pc, #440	; (adr r3, 8001938 <motor+0x2e8>)
 8001780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001784:	f7fe ff30 	bl	80005e8 <__aeabi_dmul>
 8001788:	4602      	mov	r2, r0
 800178a:	460b      	mov	r3, r1
 800178c:	4610      	mov	r0, r2
 800178e:	4619      	mov	r1, r3
 8001790:	f04f 0200 	mov.w	r2, #0
 8001794:	4b6c      	ldr	r3, [pc, #432]	; (8001948 <motor+0x2f8>)
 8001796:	f7fe fd71 	bl	800027c <__adddf3>
 800179a:	4602      	mov	r2, r0
 800179c:	460b      	mov	r3, r1
 800179e:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
		  		  motor_offset_l = 1;
 80017a2:	f04f 0200 	mov.w	r2, #0
 80017a6:	4b68      	ldr	r3, [pc, #416]	; (8001948 <motor+0x2f8>)
 80017a8:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 80017ac:	e051      	b.n	8001852 <motor+0x202>

		  	  }
		  	  else if(leftright =='d'){
 80017ae:	4b6d      	ldr	r3, [pc, #436]	; (8001964 <motor+0x314>)
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	2b64      	cmp	r3, #100	; 0x64
 80017b4:	d14d      	bne.n	8001852 <motor+0x202>
		  		  htim1.Instance->CCR4 = pwmVal_servo + 1.6*(lr_speed-48) *servo_max;
 80017b6:	4b6e      	ldr	r3, [pc, #440]	; (8001970 <motor+0x320>)
 80017b8:	881b      	ldrh	r3, [r3, #0]
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7fe feaa 	bl	8000514 <__aeabi_i2d>
 80017c0:	4604      	mov	r4, r0
 80017c2:	460d      	mov	r5, r1
 80017c4:	4b68      	ldr	r3, [pc, #416]	; (8001968 <motor+0x318>)
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	3b30      	subs	r3, #48	; 0x30
 80017ca:	4618      	mov	r0, r3
 80017cc:	f7fe fea2 	bl	8000514 <__aeabi_i2d>
 80017d0:	a35b      	add	r3, pc, #364	; (adr r3, 8001940 <motor+0x2f0>)
 80017d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d6:	f7fe ff07 	bl	80005e8 <__aeabi_dmul>
 80017da:	4602      	mov	r2, r0
 80017dc:	460b      	mov	r3, r1
 80017de:	4690      	mov	r8, r2
 80017e0:	4699      	mov	r9, r3
 80017e2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7fe fe94 	bl	8000514 <__aeabi_i2d>
 80017ec:	4602      	mov	r2, r0
 80017ee:	460b      	mov	r3, r1
 80017f0:	4640      	mov	r0, r8
 80017f2:	4649      	mov	r1, r9
 80017f4:	f7fe fef8 	bl	80005e8 <__aeabi_dmul>
 80017f8:	4602      	mov	r2, r0
 80017fa:	460b      	mov	r3, r1
 80017fc:	4620      	mov	r0, r4
 80017fe:	4629      	mov	r1, r5
 8001800:	f7fe fd3c 	bl	800027c <__adddf3>
 8001804:	4602      	mov	r2, r0
 8001806:	460b      	mov	r3, r1
 8001808:	4951      	ldr	r1, [pc, #324]	; (8001950 <motor+0x300>)
 800180a:	680c      	ldr	r4, [r1, #0]
 800180c:	4610      	mov	r0, r2
 800180e:	4619      	mov	r1, r3
 8001810:	f7ff f924 	bl	8000a5c <__aeabi_d2uiz>
 8001814:	4603      	mov	r3, r0
 8001816:	6423      	str	r3, [r4, #64]	; 0x40
		  		  // left motor offset
		  		  motor_offset_r = 1;
 8001818:	f04f 0200 	mov.w	r2, #0
 800181c:	4b4a      	ldr	r3, [pc, #296]	; (8001948 <motor+0x2f8>)
 800181e:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
		  		  motor_offset_l = 0.05*(lr_speed-48)+1;
 8001822:	4b51      	ldr	r3, [pc, #324]	; (8001968 <motor+0x318>)
 8001824:	781b      	ldrb	r3, [r3, #0]
 8001826:	3b30      	subs	r3, #48	; 0x30
 8001828:	4618      	mov	r0, r3
 800182a:	f7fe fe73 	bl	8000514 <__aeabi_i2d>
 800182e:	a342      	add	r3, pc, #264	; (adr r3, 8001938 <motor+0x2e8>)
 8001830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001834:	f7fe fed8 	bl	80005e8 <__aeabi_dmul>
 8001838:	4602      	mov	r2, r0
 800183a:	460b      	mov	r3, r1
 800183c:	4610      	mov	r0, r2
 800183e:	4619      	mov	r1, r3
 8001840:	f04f 0200 	mov.w	r2, #0
 8001844:	4b40      	ldr	r3, [pc, #256]	; (8001948 <motor+0x2f8>)
 8001846:	f7fe fd19 	bl	800027c <__adddf3>
 800184a:	4602      	mov	r2, r0
 800184c:	460b      	mov	r3, r1
 800184e:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
		  	  }

		  	  pwmVal_motor = motor_min;
 8001852:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001856:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

		  	  // Move Motor forward
		  	  if(frontback == 'w'){
 800185a:	4b3f      	ldr	r3, [pc, #252]	; (8001958 <motor+0x308>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	2b77      	cmp	r3, #119	; 0x77
 8001860:	f040 808a 	bne.w	8001978 <motor+0x328>
		  		  do
		  		  	  {
		  		  		  // H-Bridge Circuit for AINx; 1 turn on, the other turns off
		  		  		  // MOTOR A
		  		  		  HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_SET);
 8001864:	2201      	movs	r2, #1
 8001866:	2104      	movs	r1, #4
 8001868:	4842      	ldr	r0, [pc, #264]	; (8001974 <motor+0x324>)
 800186a:	f001 f933 	bl	8002ad4 <HAL_GPIO_WritePin>
		  		  		  HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_RESET);
 800186e:	2200      	movs	r2, #0
 8001870:	2108      	movs	r1, #8
 8001872:	4840      	ldr	r0, [pc, #256]	; (8001974 <motor+0x324>)
 8001874:	f001 f92e 	bl	8002ad4 <HAL_GPIO_WritePin>

		  		  		  // MOTOR B
		  		  		  HAL_GPIO_WritePin(GPIOA, BIN2_Pin, GPIO_PIN_SET);
 8001878:	2201      	movs	r2, #1
 800187a:	2120      	movs	r1, #32
 800187c:	483d      	ldr	r0, [pc, #244]	; (8001974 <motor+0x324>)
 800187e:	f001 f929 	bl	8002ad4 <HAL_GPIO_WritePin>
		  		  		  HAL_GPIO_WritePin(GPIOA, BIN1_Pin, GPIO_PIN_RESET);
 8001882:	2200      	movs	r2, #0
 8001884:	2110      	movs	r1, #16
 8001886:	483b      	ldr	r0, [pc, #236]	; (8001974 <motor+0x324>)
 8001888:	f001 f924 	bl	8002ad4 <HAL_GPIO_WritePin>

		  		  		  if(accelerate == 1){
 800188c:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8001890:	2b01      	cmp	r3, #1
 8001892:	d117      	bne.n	80018c4 <motor+0x274>
		  		  			  pwmVal_motor+=motor_increment;	// Accelerating
 8001894:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8001898:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800189a:	4413      	add	r3, r2
 800189c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
		  		  			  if(pwmVal_motor > (fb_speed-48) * 400){
 80018a0:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80018a4:	4b2d      	ldr	r3, [pc, #180]	; (800195c <motor+0x30c>)
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	3b30      	subs	r3, #48	; 0x30
 80018aa:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80018ae:	fb01 f303 	mul.w	r3, r1, r3
 80018b2:	429a      	cmp	r2, r3
 80018b4:	dd0c      	ble.n	80018d0 <motor+0x280>
		  		  				  accelerate = 0;		// Decelerate
 80018b6:	2300      	movs	r3, #0
 80018b8:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
		  		  				  osDelay(200);
 80018bc:	20c8      	movs	r0, #200	; 0xc8
 80018be:	f004 fde7 	bl	8006490 <osDelay>
 80018c2:	e005      	b.n	80018d0 <motor+0x280>
		  		  			  }

		  		  		  }

		  		  		  else
		  		  			pwmVal_motor-=motor_increment;
 80018c4:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80018c8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
		  		  		   * If left turns more than right, value will be negative; motor_r -(neg_offset), motor_l + (neg_offset)
		  		  		   * Used 0.5 as scale factor as values in int, so only offset of >=2 will actually increment the motor value
		  		  		   * as integers are rounded down. E.g. offset = 1, 0.5-0.05*1 = 0.45 = 0 -> motor has no additional increment
		  		  		   *  - (0.5-0.05*(lr_speed-48))*encoder_offset ;  - (-0.5+0.05*(lr_speed-48))*encoder_offset
		  		  		   */
		  		  		  __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, motor_offset_r*pwmVal_motor);
 80018d0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7fe fe1d 	bl	8000514 <__aeabi_i2d>
 80018da:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80018de:	f7fe fe83 	bl	80005e8 <__aeabi_dmul>
 80018e2:	4602      	mov	r2, r0
 80018e4:	460b      	mov	r3, r1
 80018e6:	4919      	ldr	r1, [pc, #100]	; (800194c <motor+0x2fc>)
 80018e8:	680c      	ldr	r4, [r1, #0]
 80018ea:	4610      	mov	r0, r2
 80018ec:	4619      	mov	r1, r3
 80018ee:	f7ff f8b5 	bl	8000a5c <__aeabi_d2uiz>
 80018f2:	4603      	mov	r3, r0
 80018f4:	6363      	str	r3, [r4, #52]	; 0x34
		  		  		  __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_2, motor_offset_l*pwmVal_motor);
 80018f6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80018fa:	4618      	mov	r0, r3
 80018fc:	f7fe fe0a 	bl	8000514 <__aeabi_i2d>
 8001900:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001904:	f7fe fe70 	bl	80005e8 <__aeabi_dmul>
 8001908:	4602      	mov	r2, r0
 800190a:	460b      	mov	r3, r1
 800190c:	490f      	ldr	r1, [pc, #60]	; (800194c <motor+0x2fc>)
 800190e:	680c      	ldr	r4, [r1, #0]
 8001910:	4610      	mov	r0, r2
 8001912:	4619      	mov	r1, r3
 8001914:	f7ff f8a2 	bl	8000a5c <__aeabi_d2uiz>
 8001918:	4603      	mov	r3, r0
 800191a:	63a3      	str	r3, [r4, #56]	; 0x38
		  		  		  osDelay(10);
 800191c:	200a      	movs	r0, #10
 800191e:	f004 fdb7 	bl	8006490 <osDelay>

		  		  	  }while(pwmVal_motor > motor_min);
 8001922:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8001926:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800192a:	429a      	cmp	r2, r3
 800192c:	d89a      	bhi.n	8001864 <motor+0x214>
 800192e:	e08c      	b.n	8001a4a <motor+0x3fa>
 8001930:	9999999a 	.word	0x9999999a
 8001934:	3ff19999 	.word	0x3ff19999
 8001938:	9999999a 	.word	0x9999999a
 800193c:	3fa99999 	.word	0x3fa99999
 8001940:	9999999a 	.word	0x9999999a
 8001944:	3ff99999 	.word	0x3ff99999
 8001948:	3ff00000 	.word	0x3ff00000
 800194c:	200001c8 	.word	0x200001c8
 8001950:	200000f0 	.word	0x200000f0
 8001954:	200002a4 	.word	0x200002a4
 8001958:	20000000 	.word	0x20000000
 800195c:	20000001 	.word	0x20000001
 8001960:	08009e2c 	.word	0x08009e2c
 8001964:	20000002 	.word	0x20000002
 8001968:	20000003 	.word	0x20000003
 800196c:	08009e3c 	.word	0x08009e3c
 8001970:	20000004 	.word	0x20000004
 8001974:	40020000 	.word	0x40020000
		  	  }

		  	  else if(frontback == 's'){
 8001978:	4b3f      	ldr	r3, [pc, #252]	; (8001a78 <motor+0x428>)
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	2b73      	cmp	r3, #115	; 0x73
 800197e:	d164      	bne.n	8001a4a <motor+0x3fa>
		  		  do
		  		  	  {
		  		  		  // MOTOR A
		  		  		  HAL_GPIO_WritePin(GPIOA, AIN2_Pin, GPIO_PIN_RESET);
 8001980:	2200      	movs	r2, #0
 8001982:	2104      	movs	r1, #4
 8001984:	483d      	ldr	r0, [pc, #244]	; (8001a7c <motor+0x42c>)
 8001986:	f001 f8a5 	bl	8002ad4 <HAL_GPIO_WritePin>
		  		  		  HAL_GPIO_WritePin(GPIOA, AIN1_Pin, GPIO_PIN_SET);
 800198a:	2201      	movs	r2, #1
 800198c:	2108      	movs	r1, #8
 800198e:	483b      	ldr	r0, [pc, #236]	; (8001a7c <motor+0x42c>)
 8001990:	f001 f8a0 	bl	8002ad4 <HAL_GPIO_WritePin>

		  		  		  // MOTOR B
		  		  		  HAL_GPIO_WritePin(GPIOA, BIN2_Pin, GPIO_PIN_RESET);
 8001994:	2200      	movs	r2, #0
 8001996:	2120      	movs	r1, #32
 8001998:	4838      	ldr	r0, [pc, #224]	; (8001a7c <motor+0x42c>)
 800199a:	f001 f89b 	bl	8002ad4 <HAL_GPIO_WritePin>
		  		  		  HAL_GPIO_WritePin(GPIOA, BIN1_Pin, GPIO_PIN_SET);
 800199e:	2201      	movs	r2, #1
 80019a0:	2110      	movs	r1, #16
 80019a2:	4836      	ldr	r0, [pc, #216]	; (8001a7c <motor+0x42c>)
 80019a4:	f001 f896 	bl	8002ad4 <HAL_GPIO_WritePin>

		  		  		  if(accelerate == 1){
 80019a8:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d117      	bne.n	80019e0 <motor+0x390>
		  		  			pwmVal_motor+=motor_increment;
 80019b0:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80019b4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80019b6:	4413      	add	r3, r2
 80019b8:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
		  		  			  if(pwmVal_motor > (fb_speed-48) * 400){
 80019bc:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80019c0:	4b2f      	ldr	r3, [pc, #188]	; (8001a80 <motor+0x430>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	3b30      	subs	r3, #48	; 0x30
 80019c6:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80019ca:	fb01 f303 	mul.w	r3, r1, r3
 80019ce:	429a      	cmp	r2, r3
 80019d0:	dd0c      	ble.n	80019ec <motor+0x39c>
		  		  				accelerate = 0;		// Decelerate
 80019d2:	2300      	movs	r3, #0
 80019d4:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
		  		  				osDelay(200);
 80019d8:	20c8      	movs	r0, #200	; 0xc8
 80019da:	f004 fd59 	bl	8006490 <osDelay>
 80019de:	e005      	b.n	80019ec <motor+0x39c>
		  		  			  }
		  		  		  }

		  		  		  else
		  		  			pwmVal_motor-=motor_increment;
 80019e0:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 80019e4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80019e6:	1ad3      	subs	r3, r2, r3
 80019e8:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

		  		  		  __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, motor_offset_r*pwmVal_motor);
 80019ec:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80019f0:	4618      	mov	r0, r3
 80019f2:	f7fe fd8f 	bl	8000514 <__aeabi_i2d>
 80019f6:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80019fa:	f7fe fdf5 	bl	80005e8 <__aeabi_dmul>
 80019fe:	4602      	mov	r2, r0
 8001a00:	460b      	mov	r3, r1
 8001a02:	4920      	ldr	r1, [pc, #128]	; (8001a84 <motor+0x434>)
 8001a04:	680c      	ldr	r4, [r1, #0]
 8001a06:	4610      	mov	r0, r2
 8001a08:	4619      	mov	r1, r3
 8001a0a:	f7ff f827 	bl	8000a5c <__aeabi_d2uiz>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	6363      	str	r3, [r4, #52]	; 0x34
		  				  __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_2, motor_offset_l*pwmVal_motor);
 8001a12:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7fe fd7c 	bl	8000514 <__aeabi_i2d>
 8001a1c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001a20:	f7fe fde2 	bl	80005e8 <__aeabi_dmul>
 8001a24:	4602      	mov	r2, r0
 8001a26:	460b      	mov	r3, r1
 8001a28:	4916      	ldr	r1, [pc, #88]	; (8001a84 <motor+0x434>)
 8001a2a:	680c      	ldr	r4, [r1, #0]
 8001a2c:	4610      	mov	r0, r2
 8001a2e:	4619      	mov	r1, r3
 8001a30:	f7ff f814 	bl	8000a5c <__aeabi_d2uiz>
 8001a34:	4603      	mov	r3, r0
 8001a36:	63a3      	str	r3, [r4, #56]	; 0x38
		  		  		  osDelay(10);
 8001a38:	200a      	movs	r0, #10
 8001a3a:	f004 fd29 	bl	8006490 <osDelay>
		  		  	  }while(pwmVal_motor> motor_min);
 8001a3e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 8001a42:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001a46:	429a      	cmp	r2, r3
 8001a48:	d89a      	bhi.n	8001980 <motor+0x330>
		  	  }
		  	  osDelay(100);
 8001a4a:	2064      	movs	r0, #100	; 0x64
 8001a4c:	f004 fd20 	bl	8006490 <osDelay>
		  	  dequeue(&q);
 8001a50:	480d      	ldr	r0, [pc, #52]	; (8001a88 <motor+0x438>)
 8001a52:	f7ff fd94 	bl	800157e <dequeue>
 8001a56:	e622      	b.n	800169e <motor+0x4e>
	  }
	  else{
		  reset_motorVal();	//Reset the values
 8001a58:	f7ff fd3a 	bl	80014d0 <reset_motorVal>

		  // Reset Servo values
		  htim1.Instance->CCR4 = pwmVal_servo;
 8001a5c:	4b0b      	ldr	r3, [pc, #44]	; (8001a8c <motor+0x43c>)
 8001a5e:	881a      	ldrh	r2, [r3, #0]
 8001a60:	4b0b      	ldr	r3, [pc, #44]	; (8001a90 <motor+0x440>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	641a      	str	r2, [r3, #64]	; 0x40

		  // Stop motor
		  __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_1, 0);
 8001a66:	4b07      	ldr	r3, [pc, #28]	; (8001a84 <motor+0x434>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	635a      	str	r2, [r3, #52]	; 0x34
		  __HAL_TIM_SetCompare(&htim8, TIM_CHANNEL_2, 0);
 8001a6e:	4b05      	ldr	r3, [pc, #20]	; (8001a84 <motor+0x434>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	2200      	movs	r2, #0
 8001a74:	639a      	str	r2, [r3, #56]	; 0x38
	  if(isEmptyQueue(q) != 1){
 8001a76:	e612      	b.n	800169e <motor+0x4e>
 8001a78:	20000000 	.word	0x20000000
 8001a7c:	40020000 	.word	0x40020000
 8001a80:	20000001 	.word	0x20000001
 8001a84:	200001c8 	.word	0x200001c8
 8001a88:	200002a4 	.word	0x200002a4
 8001a8c:	20000004 	.word	0x20000004
 8001a90:	200000f0 	.word	0x200000f0

08001a94 <encoder_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_encoder_task */
void encoder_task(void *argument)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b08c      	sub	sp, #48	; 0x30
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN encoder_task */
  /* Infinite loop */
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001a9c:	213c      	movs	r1, #60	; 0x3c
 8001a9e:	4833      	ldr	r0, [pc, #204]	; (8001b6c <encoder_task+0xd8>)
 8001aa0:	f002 fe78 	bl	8004794 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 8001aa4:	213c      	movs	r1, #60	; 0x3c
 8001aa6:	4832      	ldr	r0, [pc, #200]	; (8001b70 <encoder_task+0xdc>)
 8001aa8:	f002 fe74 	bl	8004794 <HAL_TIM_Encoder_Start>

	int cnt1, diffa=0;
 8001aac:	2300      	movs	r3, #0
 8001aae:	62fb      	str	r3, [r7, #44]	; 0x2c
	int cnt2, diffb=0;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t tick;

	tick = HAL_GetTick();
 8001ab4:	f000 fc9e 	bl	80023f4 <HAL_GetTick>
 8001ab8:	6278      	str	r0, [r7, #36]	; 0x24
	uint8_t msg[20];

	for(;;)
	{
		// Every 1000 ticks, get reading(How fast wheel turn)
		if(HAL_GetTick()-tick > 10){
 8001aba:	f000 fc9b 	bl	80023f4 <HAL_GetTick>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac2:	1ad3      	subs	r3, r2, r3
 8001ac4:	2b0a      	cmp	r3, #10
 8001ac6:	d9f8      	bls.n	8001aba <encoder_task+0x26>
			// At rising edge, counter increase by 1
			cnt1 = __HAL_TIM_GET_COUNTER(&htim2);
 8001ac8:	4b28      	ldr	r3, [pc, #160]	; (8001b6c <encoder_task+0xd8>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ace:	623b      	str	r3, [r7, #32]
			cnt2 = __HAL_TIM_GET_COUNTER(&htim3);
 8001ad0:	4b27      	ldr	r3, [pc, #156]	; (8001b70 <encoder_task+0xdc>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ad6:	61fb      	str	r3, [r7, #28]

			/* Motor A */
			// Counting up; Motor moving forward
			// 32500 is the max tick
			if(cnt1 - 32500 > 0){
 8001ad8:	6a3b      	ldr	r3, [r7, #32]
 8001ada:	f647 62f4 	movw	r2, #32500	; 0x7ef4
 8001ade:	4293      	cmp	r3, r2
 8001ae0:	dd05      	ble.n	8001aee <encoder_task+0x5a>
				diffa = cnt1 - 65535;
 8001ae2:	6a3b      	ldr	r3, [r7, #32]
 8001ae4:	f5a3 437f 	sub.w	r3, r3, #65280	; 0xff00
 8001ae8:	3bff      	subs	r3, #255	; 0xff
 8001aea:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001aec:	e006      	b.n	8001afc <encoder_task+0x68>
			}
			// Counting down; Motor moving backward
			else if(cnt1 - 32500 < 0){
 8001aee:	6a3b      	ldr	r3, [r7, #32]
 8001af0:	f647 62f3 	movw	r2, #32499	; 0x7ef3
 8001af4:	4293      	cmp	r3, r2
 8001af6:	dc01      	bgt.n	8001afc <encoder_task+0x68>
				diffa = cnt1;
 8001af8:	6a3b      	ldr	r3, [r7, #32]
 8001afa:	62fb      	str	r3, [r7, #44]	; 0x2c
			}

			/* Motor B */
			// Counting up; Motor moving backward
			if(cnt2 - 32500 > 0){
 8001afc:	69fb      	ldr	r3, [r7, #28]
 8001afe:	f647 62f4 	movw	r2, #32500	; 0x7ef4
 8001b02:	4293      	cmp	r3, r2
 8001b04:	dd05      	ble.n	8001b12 <encoder_task+0x7e>
				diffb = (cnt2 - 65535);
 8001b06:	69fb      	ldr	r3, [r7, #28]
 8001b08:	f5a3 437f 	sub.w	r3, r3, #65280	; 0xff00
 8001b0c:	3bff      	subs	r3, #255	; 0xff
 8001b0e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b10:	e006      	b.n	8001b20 <encoder_task+0x8c>
			}
			// Counting down; Motor moving forward
			else if(cnt2 - 32500 < 0){
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	f647 62f3 	movw	r2, #32499	; 0x7ef3
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	dc01      	bgt.n	8001b20 <encoder_task+0x8c>
				diffb = cnt2;
 8001b1c:	69fb      	ldr	r3, [r7, #28]
 8001b1e:	62bb      	str	r3, [r7, #40]	; 0x28
			}

			encoder_offset = diffa + diffb;
 8001b20:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b24:	4413      	add	r3, r2
 8001b26:	4a13      	ldr	r2, [pc, #76]	; (8001b74 <encoder_task+0xe0>)
 8001b28:	6013      	str	r3, [r2, #0]
			// Display difference
			sprintf(msg, "Diff : %3d\0", encoder_offset);
 8001b2a:	4b12      	ldr	r3, [pc, #72]	; (8001b74 <encoder_task+0xe0>)
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	f107 0308 	add.w	r3, r7, #8
 8001b32:	4911      	ldr	r1, [pc, #68]	; (8001b78 <encoder_task+0xe4>)
 8001b34:	4618      	mov	r0, r3
 8001b36:	f007 fde5 	bl	8009704 <siprintf>

			OLED_ShowString(10,40,msg);
 8001b3a:	f107 0308 	add.w	r3, r7, #8
 8001b3e:	461a      	mov	r2, r3
 8001b40:	2128      	movs	r1, #40	; 0x28
 8001b42:	200a      	movs	r0, #10
 8001b44:	f007 fbe0 	bl	8009308 <OLED_ShowString>
			OLED_Refresh_Gram();
 8001b48:	f007 fa6a 	bl	8009020 <OLED_Refresh_Gram>
			// Reset base tick
			__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001b4c:	4b07      	ldr	r3, [pc, #28]	; (8001b6c <encoder_task+0xd8>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2200      	movs	r2, #0
 8001b52:	625a      	str	r2, [r3, #36]	; 0x24
			__HAL_TIM_SET_COUNTER(&htim3, 0);
 8001b54:	4b06      	ldr	r3, [pc, #24]	; (8001b70 <encoder_task+0xdc>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2200      	movs	r2, #0
 8001b5a:	625a      	str	r2, [r3, #36]	; 0x24

			tick = HAL_GetTick();
 8001b5c:	f000 fc4a 	bl	80023f4 <HAL_GetTick>
 8001b60:	6278      	str	r0, [r7, #36]	; 0x24

			osDelay(10);
 8001b62:	200a      	movs	r0, #10
 8001b64:	f004 fc94 	bl	8006490 <osDelay>
		if(HAL_GetTick()-tick > 10){
 8001b68:	e7a7      	b.n	8001aba <encoder_task+0x26>
 8001b6a:	bf00      	nop
 8001b6c:	20000138 	.word	0x20000138
 8001b70:	20000180 	.word	0x20000180
 8001b74:	200002a0 	.word	0x200002a0
 8001b78:	08009e4c 	.word	0x08009e4c
 8001b7c:	00000000 	.word	0x00000000

08001b80 <gyro_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_gyro_task */
void gyro_task(void *argument)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b08a      	sub	sp, #40	; 0x28
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN gyro_task */
  /* Infinite loop */
	uint8_t val[2] = { 0, 0 }; // To store ICM gyro values
 8001b88:	2300      	movs	r3, #0
 8001b8a:	82bb      	strh	r3, [r7, #20]
	gyroInit();
 8001b8c:	f007 f9b4 	bl	8008ef8 <gyroInit>
	int16_t angular_speed = 0;
 8001b90:	2300      	movs	r3, #0
 8001b92:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint8_t msg[8];

	// PID values
	uint8_t kp = 8;
 8001b94:	2308      	movs	r3, #8
 8001b96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint8_t ki = 0.8;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	int16_t eintegral = 0;	// Integral error
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	84fb      	strh	r3, [r7, #38]	; 0x26

	int32_t err;			// To total error for Integral

	// Set servo value to centre
	uint8_t servo_val = pwmVal_servo;
 8001ba4:	4b8c      	ldr	r3, [pc, #560]	; (8001dd8 <gyro_task+0x258>)
 8001ba6:	881b      	ldrh	r3, [r3, #0]
 8001ba8:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

	int turn_angle = 75;	// gyro turn threshold for 90deg
 8001bac:	234b      	movs	r3, #75	; 0x4b
 8001bae:	61fb      	str	r3, [r7, #28]
	osDelay(100);
 8001bb0:	2064      	movs	r0, #100	; 0x64
 8001bb2:	f004 fc6d 	bl	8006490 <osDelay>
	for(;;)
	{
		// Gyro Function for turning
		if(lr_speed >= '4'){
 8001bb6:	4b89      	ldr	r3, [pc, #548]	; (8001ddc <gyro_task+0x25c>)
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	2b33      	cmp	r3, #51	; 0x33
 8001bbc:	d96d      	bls.n	8001c9a <gyro_task+0x11a>
			gyroStart();	// Start Gyro Reading
 8001bbe:	f007 f989 	bl	8008ed4 <gyroStart>

			// Continue Reading Gyro until hit threshold
			while(abs((int) curAngle) < turn_angle){
 8001bc2:	e04d      	b.n	8001c60 <gyro_task+0xe0>
				readByte(0x37, val);
 8001bc4:	f107 0314 	add.w	r3, r7, #20
 8001bc8:	4619      	mov	r1, r3
 8001bca:	2037      	movs	r0, #55	; 0x37
 8001bcc:	f007 f9d8 	bl	8008f80 <readByte>
				angular_speed = (val[0] << 8) | val[1];	// appending the 2 bytes together
 8001bd0:	7d3b      	ldrb	r3, [r7, #20]
 8001bd2:	021b      	lsls	r3, r3, #8
 8001bd4:	b21a      	sxth	r2, r3
 8001bd6:	7d7b      	ldrb	r3, [r7, #21]
 8001bd8:	b21b      	sxth	r3, r3
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	84bb      	strh	r3, [r7, #36]	; 0x24
				curAngle +=  ((double)(angular_speed*(100) - 2) / 16400.0)*1.1 ; //1.69
 8001bde:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001be2:	2264      	movs	r2, #100	; 0x64
 8001be4:	fb02 f303 	mul.w	r3, r2, r3
 8001be8:	3b02      	subs	r3, #2
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7fe fc92 	bl	8000514 <__aeabi_i2d>
 8001bf0:	a375      	add	r3, pc, #468	; (adr r3, 8001dc8 <gyro_task+0x248>)
 8001bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bf6:	f7fe fe21 	bl	800083c <__aeabi_ddiv>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	460b      	mov	r3, r1
 8001bfe:	4610      	mov	r0, r2
 8001c00:	4619      	mov	r1, r3
 8001c02:	a373      	add	r3, pc, #460	; (adr r3, 8001dd0 <gyro_task+0x250>)
 8001c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c08:	f7fe fcee 	bl	80005e8 <__aeabi_dmul>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	460b      	mov	r3, r1
 8001c10:	4610      	mov	r0, r2
 8001c12:	4619      	mov	r1, r3
 8001c14:	4b72      	ldr	r3, [pc, #456]	; (8001de0 <gyro_task+0x260>)
 8001c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c1a:	f7fe fb2f 	bl	800027c <__adddf3>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	460b      	mov	r3, r1
 8001c22:	496f      	ldr	r1, [pc, #444]	; (8001de0 <gyro_task+0x260>)
 8001c24:	e9c1 2300 	strd	r2, r3, [r1]

				sprintf(msg, "gyro : %3d\0", (int)curAngle);
 8001c28:	4b6d      	ldr	r3, [pc, #436]	; (8001de0 <gyro_task+0x260>)
 8001c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c2e:	4610      	mov	r0, r2
 8001c30:	4619      	mov	r1, r3
 8001c32:	f7fe feeb 	bl	8000a0c <__aeabi_d2iz>
 8001c36:	4602      	mov	r2, r0
 8001c38:	f107 030c 	add.w	r3, r7, #12
 8001c3c:	4969      	ldr	r1, [pc, #420]	; (8001de4 <gyro_task+0x264>)
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f007 fd60 	bl	8009704 <siprintf>
				OLED_ShowString(10, 10, msg);
 8001c44:	f107 030c 	add.w	r3, r7, #12
 8001c48:	461a      	mov	r2, r3
 8001c4a:	210a      	movs	r1, #10
 8001c4c:	200a      	movs	r0, #10
 8001c4e:	f007 fb5b 	bl	8009308 <OLED_ShowString>

				if(fb_speed == '0')
 8001c52:	4b65      	ldr	r3, [pc, #404]	; (8001de8 <gyro_task+0x268>)
 8001c54:	781b      	ldrb	r3, [r3, #0]
 8001c56:	2b30      	cmp	r3, #48	; 0x30
 8001c58:	d011      	beq.n	8001c7e <gyro_task+0xfe>
					break;
				osDelay(100);
 8001c5a:	2064      	movs	r0, #100	; 0x64
 8001c5c:	f004 fc18 	bl	8006490 <osDelay>
			while(abs((int) curAngle) < turn_angle){
 8001c60:	4b5f      	ldr	r3, [pc, #380]	; (8001de0 <gyro_task+0x260>)
 8001c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c66:	4610      	mov	r0, r2
 8001c68:	4619      	mov	r1, r3
 8001c6a:	f7fe fecf 	bl	8000a0c <__aeabi_d2iz>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	bfb8      	it	lt
 8001c74:	425b      	neglt	r3, r3
 8001c76:	69fa      	ldr	r2, [r7, #28]
 8001c78:	429a      	cmp	r2, r3
 8001c7a:	dca3      	bgt.n	8001bc4 <gyro_task+0x44>
 8001c7c:	e000      	b.n	8001c80 <gyro_task+0x100>
					break;
 8001c7e:	bf00      	nop
			}

			// Once Threshold reached, turn servo centre
			htim1.Instance->CCR4 = pwmVal_servo;	// Turn servo to the centre
 8001c80:	4b55      	ldr	r3, [pc, #340]	; (8001dd8 <gyro_task+0x258>)
 8001c82:	881a      	ldrh	r2, [r3, #0]
 8001c84:	4b59      	ldr	r3, [pc, #356]	; (8001dec <gyro_task+0x26c>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	641a      	str	r2, [r3, #64]	; 0x40
			curAngle = 0;							// Reset Angle value
 8001c8a:	4955      	ldr	r1, [pc, #340]	; (8001de0 <gyro_task+0x260>)
 8001c8c:	f04f 0200 	mov.w	r2, #0
 8001c90:	f04f 0300 	mov.w	r3, #0
 8001c94:	e9c1 2300 	strd	r2, r3, [r1]
 8001c98:	e090      	b.n	8001dbc <gyro_task+0x23c>
		}

		// Ensures robot goes straight
		else if((lr_speed == '0')&&(fb_speed > '0')){
 8001c9a:	4b50      	ldr	r3, [pc, #320]	; (8001ddc <gyro_task+0x25c>)
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	2b30      	cmp	r3, #48	; 0x30
 8001ca0:	f040 808c 	bne.w	8001dbc <gyro_task+0x23c>
 8001ca4:	4b50      	ldr	r3, [pc, #320]	; (8001de8 <gyro_task+0x268>)
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	2b30      	cmp	r3, #48	; 0x30
 8001caa:	f240 8087 	bls.w	8001dbc <gyro_task+0x23c>
			gyroStart();
 8001cae:	f007 f911 	bl	8008ed4 <gyroStart>
			eintegral = 0;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	84fb      	strh	r3, [r7, #38]	; 0x26
			curAngle = 0;							// Reset Angle value
 8001cb6:	494a      	ldr	r1, [pc, #296]	; (8001de0 <gyro_task+0x260>)
 8001cb8:	f04f 0200 	mov.w	r2, #0
 8001cbc:	f04f 0300 	mov.w	r3, #0
 8001cc0:	e9c1 2300 	strd	r2, r3, [r1]

			do{
				// Read Gyro
				readByte(0x37, val);
 8001cc4:	f107 0314 	add.w	r3, r7, #20
 8001cc8:	4619      	mov	r1, r3
 8001cca:	2037      	movs	r0, #55	; 0x37
 8001ccc:	f007 f958 	bl	8008f80 <readByte>
				angular_speed = (val[0] << 8) | val[1];	// appending the 2 bytes together
 8001cd0:	7d3b      	ldrb	r3, [r7, #20]
 8001cd2:	021b      	lsls	r3, r3, #8
 8001cd4:	b21a      	sxth	r2, r3
 8001cd6:	7d7b      	ldrb	r3, [r7, #21]
 8001cd8:	b21b      	sxth	r3, r3
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	84bb      	strh	r3, [r7, #36]	; 0x24
				curAngle +=  ((double)(angular_speed*(100) - 2) / 16400.0)*1.1 ; //1.69
 8001cde:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8001ce2:	2264      	movs	r2, #100	; 0x64
 8001ce4:	fb02 f303 	mul.w	r3, r2, r3
 8001ce8:	3b02      	subs	r3, #2
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7fe fc12 	bl	8000514 <__aeabi_i2d>
 8001cf0:	a335      	add	r3, pc, #212	; (adr r3, 8001dc8 <gyro_task+0x248>)
 8001cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cf6:	f7fe fda1 	bl	800083c <__aeabi_ddiv>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	4610      	mov	r0, r2
 8001d00:	4619      	mov	r1, r3
 8001d02:	a333      	add	r3, pc, #204	; (adr r3, 8001dd0 <gyro_task+0x250>)
 8001d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d08:	f7fe fc6e 	bl	80005e8 <__aeabi_dmul>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	460b      	mov	r3, r1
 8001d10:	4610      	mov	r0, r2
 8001d12:	4619      	mov	r1, r3
 8001d14:	4b32      	ldr	r3, [pc, #200]	; (8001de0 <gyro_task+0x260>)
 8001d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d1a:	f7fe faaf 	bl	800027c <__adddf3>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	460b      	mov	r3, r1
 8001d22:	492f      	ldr	r1, [pc, #188]	; (8001de0 <gyro_task+0x260>)
 8001d24:	e9c1 2300 	strd	r2, r3, [r1]

				// Print Gyro
				sprintf(msg, "gyro : %3d\0", (int)curAngle);
 8001d28:	4b2d      	ldr	r3, [pc, #180]	; (8001de0 <gyro_task+0x260>)
 8001d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d2e:	4610      	mov	r0, r2
 8001d30:	4619      	mov	r1, r3
 8001d32:	f7fe fe6b 	bl	8000a0c <__aeabi_d2iz>
 8001d36:	4602      	mov	r2, r0
 8001d38:	f107 030c 	add.w	r3, r7, #12
 8001d3c:	4929      	ldr	r1, [pc, #164]	; (8001de4 <gyro_task+0x264>)
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f007 fce0 	bl	8009704 <siprintf>
				OLED_ShowString(10, 10, msg);
 8001d44:	f107 030c 	add.w	r3, r7, #12
 8001d48:	461a      	mov	r2, r3
 8001d4a:	210a      	movs	r1, #10
 8001d4c:	200a      	movs	r0, #10
 8001d4e:	f007 fadb 	bl	8009308 <OLED_ShowString>

				// PID for error adjustment
				err = curAngle - 0;		// Proportional error
 8001d52:	4b23      	ldr	r3, [pc, #140]	; (8001de0 <gyro_task+0x260>)
 8001d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d58:	4610      	mov	r0, r2
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	f7fe fe56 	bl	8000a0c <__aeabi_d2iz>
 8001d60:	4603      	mov	r3, r0
 8001d62:	61bb      	str	r3, [r7, #24]
				eintegral += err;		// Integral error
 8001d64:	69bb      	ldr	r3, [r7, #24]
 8001d66:	b29a      	uxth	r2, r3
 8001d68:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d6a:	4413      	add	r3, r2
 8001d6c:	b29b      	uxth	r3, r3
 8001d6e:	84fb      	strh	r3, [r7, #38]	; 0x26

				// PID equation
				servo_val = (uint8_t)(pwmVal_servo + kp*err + ki*eintegral);
 8001d70:	4b19      	ldr	r3, [pc, #100]	; (8001dd8 <gyro_task+0x258>)
 8001d72:	881b      	ldrh	r3, [r3, #0]
 8001d74:	b2da      	uxtb	r2, r3
 8001d76:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	f897 1022 	ldrb.w	r1, [r7, #34]	; 0x22
 8001d7e:	fb11 f303 	smulbb	r3, r1, r3
 8001d82:	b2d9      	uxtb	r1, r3
 8001d84:	69bb      	ldr	r3, [r7, #24]
 8001d86:	b2db      	uxtb	r3, r3
 8001d88:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 8001d8c:	fb10 f303 	smulbb	r3, r0, r3
 8001d90:	b2db      	uxtb	r3, r3
 8001d92:	440b      	add	r3, r1
 8001d94:	b2db      	uxtb	r3, r3
 8001d96:	4413      	add	r3, r2
 8001d98:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

				// Set servo value
				htim1.Instance->CCR4 = servo_val;	// Turn servo to correct error
 8001d9c:	4b13      	ldr	r3, [pc, #76]	; (8001dec <gyro_task+0x26c>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8001da4:	641a      	str	r2, [r3, #64]	; 0x40

				osDelay(100);
 8001da6:	2064      	movs	r0, #100	; 0x64
 8001da8:	f004 fb72 	bl	8006490 <osDelay>
			}while((lr_speed == '0')&&(fb_speed > '0'));
 8001dac:	4b0b      	ldr	r3, [pc, #44]	; (8001ddc <gyro_task+0x25c>)
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	2b30      	cmp	r3, #48	; 0x30
 8001db2:	d103      	bne.n	8001dbc <gyro_task+0x23c>
 8001db4:	4b0c      	ldr	r3, [pc, #48]	; (8001de8 <gyro_task+0x268>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	2b30      	cmp	r3, #48	; 0x30
 8001dba:	d883      	bhi.n	8001cc4 <gyro_task+0x144>

		}

		osDelay(10);
 8001dbc:	200a      	movs	r0, #10
 8001dbe:	f004 fb67 	bl	8006490 <osDelay>
		if(lr_speed >= '4'){
 8001dc2:	e6f8      	b.n	8001bb6 <gyro_task+0x36>
 8001dc4:	f3af 8000 	nop.w
 8001dc8:	00000000 	.word	0x00000000
 8001dcc:	40d00400 	.word	0x40d00400
 8001dd0:	9999999a 	.word	0x9999999a
 8001dd4:	3ff19999 	.word	0x3ff19999
 8001dd8:	20000004 	.word	0x20000004
 8001ddc:	20000003 	.word	0x20000003
 8001de0:	20000298 	.word	0x20000298
 8001de4:	08009e58 	.word	0x08009e58
 8001de8:	20000001 	.word	0x20000001
 8001dec:	200000f0 	.word	0x200000f0

08001df0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001df4:	b672      	cpsid	i
}
 8001df6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001df8:	e7fe      	b.n	8001df8 <Error_Handler+0x8>
	...

08001dfc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e02:	2300      	movs	r3, #0
 8001e04:	607b      	str	r3, [r7, #4]
 8001e06:	4b12      	ldr	r3, [pc, #72]	; (8001e50 <HAL_MspInit+0x54>)
 8001e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e0a:	4a11      	ldr	r2, [pc, #68]	; (8001e50 <HAL_MspInit+0x54>)
 8001e0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e10:	6453      	str	r3, [r2, #68]	; 0x44
 8001e12:	4b0f      	ldr	r3, [pc, #60]	; (8001e50 <HAL_MspInit+0x54>)
 8001e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e1a:	607b      	str	r3, [r7, #4]
 8001e1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e1e:	2300      	movs	r3, #0
 8001e20:	603b      	str	r3, [r7, #0]
 8001e22:	4b0b      	ldr	r3, [pc, #44]	; (8001e50 <HAL_MspInit+0x54>)
 8001e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e26:	4a0a      	ldr	r2, [pc, #40]	; (8001e50 <HAL_MspInit+0x54>)
 8001e28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e2c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e2e:	4b08      	ldr	r3, [pc, #32]	; (8001e50 <HAL_MspInit+0x54>)
 8001e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e36:	603b      	str	r3, [r7, #0]
 8001e38:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	210f      	movs	r1, #15
 8001e3e:	f06f 0001 	mvn.w	r0, #1
 8001e42:	f000 fbe2 	bl	800260a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e46:	bf00      	nop
 8001e48:	3708      	adds	r7, #8
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	40023800 	.word	0x40023800

08001e54 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b08a      	sub	sp, #40	; 0x28
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e5c:	f107 0314 	add.w	r3, r7, #20
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	605a      	str	r2, [r3, #4]
 8001e66:	609a      	str	r2, [r3, #8]
 8001e68:	60da      	str	r2, [r3, #12]
 8001e6a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a19      	ldr	r2, [pc, #100]	; (8001ed8 <HAL_I2C_MspInit+0x84>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d12c      	bne.n	8001ed0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e76:	2300      	movs	r3, #0
 8001e78:	613b      	str	r3, [r7, #16]
 8001e7a:	4b18      	ldr	r3, [pc, #96]	; (8001edc <HAL_I2C_MspInit+0x88>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e7e:	4a17      	ldr	r2, [pc, #92]	; (8001edc <HAL_I2C_MspInit+0x88>)
 8001e80:	f043 0302 	orr.w	r3, r3, #2
 8001e84:	6313      	str	r3, [r2, #48]	; 0x30
 8001e86:	4b15      	ldr	r3, [pc, #84]	; (8001edc <HAL_I2C_MspInit+0x88>)
 8001e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e8a:	f003 0302 	and.w	r3, r3, #2
 8001e8e:	613b      	str	r3, [r7, #16]
 8001e90:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001e92:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001e96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e98:	2312      	movs	r3, #18
 8001e9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ea4:	2304      	movs	r3, #4
 8001ea6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ea8:	f107 0314 	add.w	r3, r7, #20
 8001eac:	4619      	mov	r1, r3
 8001eae:	480c      	ldr	r0, [pc, #48]	; (8001ee0 <HAL_I2C_MspInit+0x8c>)
 8001eb0:	f000 fc74 	bl	800279c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	60fb      	str	r3, [r7, #12]
 8001eb8:	4b08      	ldr	r3, [pc, #32]	; (8001edc <HAL_I2C_MspInit+0x88>)
 8001eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ebc:	4a07      	ldr	r2, [pc, #28]	; (8001edc <HAL_I2C_MspInit+0x88>)
 8001ebe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001ec2:	6413      	str	r3, [r2, #64]	; 0x40
 8001ec4:	4b05      	ldr	r3, [pc, #20]	; (8001edc <HAL_I2C_MspInit+0x88>)
 8001ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ec8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ecc:	60fb      	str	r3, [r7, #12]
 8001ece:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001ed0:	bf00      	nop
 8001ed2:	3728      	adds	r7, #40	; 0x28
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	40005400 	.word	0x40005400
 8001edc:	40023800 	.word	0x40023800
 8001ee0:	40020400 	.word	0x40020400

08001ee4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b08a      	sub	sp, #40	; 0x28
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eec:	f107 0314 	add.w	r3, r7, #20
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	605a      	str	r2, [r3, #4]
 8001ef6:	609a      	str	r2, [r3, #8]
 8001ef8:	60da      	str	r2, [r3, #12]
 8001efa:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a23      	ldr	r2, [pc, #140]	; (8001f90 <HAL_TIM_Base_MspInit+0xac>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d10e      	bne.n	8001f24 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f06:	2300      	movs	r3, #0
 8001f08:	613b      	str	r3, [r7, #16]
 8001f0a:	4b22      	ldr	r3, [pc, #136]	; (8001f94 <HAL_TIM_Base_MspInit+0xb0>)
 8001f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f0e:	4a21      	ldr	r2, [pc, #132]	; (8001f94 <HAL_TIM_Base_MspInit+0xb0>)
 8001f10:	f043 0301 	orr.w	r3, r3, #1
 8001f14:	6453      	str	r3, [r2, #68]	; 0x44
 8001f16:	4b1f      	ldr	r3, [pc, #124]	; (8001f94 <HAL_TIM_Base_MspInit+0xb0>)
 8001f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f1a:	f003 0301 	and.w	r3, r3, #1
 8001f1e:	613b      	str	r3, [r7, #16]
 8001f20:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001f22:	e030      	b.n	8001f86 <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM8)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a1b      	ldr	r2, [pc, #108]	; (8001f98 <HAL_TIM_Base_MspInit+0xb4>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d12b      	bne.n	8001f86 <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001f2e:	2300      	movs	r3, #0
 8001f30:	60fb      	str	r3, [r7, #12]
 8001f32:	4b18      	ldr	r3, [pc, #96]	; (8001f94 <HAL_TIM_Base_MspInit+0xb0>)
 8001f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f36:	4a17      	ldr	r2, [pc, #92]	; (8001f94 <HAL_TIM_Base_MspInit+0xb0>)
 8001f38:	f043 0302 	orr.w	r3, r3, #2
 8001f3c:	6453      	str	r3, [r2, #68]	; 0x44
 8001f3e:	4b15      	ldr	r3, [pc, #84]	; (8001f94 <HAL_TIM_Base_MspInit+0xb0>)
 8001f40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f42:	f003 0302 	and.w	r3, r3, #2
 8001f46:	60fb      	str	r3, [r7, #12]
 8001f48:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	60bb      	str	r3, [r7, #8]
 8001f4e:	4b11      	ldr	r3, [pc, #68]	; (8001f94 <HAL_TIM_Base_MspInit+0xb0>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f52:	4a10      	ldr	r2, [pc, #64]	; (8001f94 <HAL_TIM_Base_MspInit+0xb0>)
 8001f54:	f043 0304 	orr.w	r3, r3, #4
 8001f58:	6313      	str	r3, [r2, #48]	; 0x30
 8001f5a:	4b0e      	ldr	r3, [pc, #56]	; (8001f94 <HAL_TIM_Base_MspInit+0xb0>)
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5e:	f003 0304 	and.w	r3, r3, #4
 8001f62:	60bb      	str	r3, [r7, #8]
 8001f64:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWMA_Pin|PWMB_Pin;
 8001f66:	23c0      	movs	r3, #192	; 0xc0
 8001f68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f6a:	2302      	movs	r3, #2
 8001f6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f72:	2300      	movs	r3, #0
 8001f74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001f76:	2303      	movs	r3, #3
 8001f78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f7a:	f107 0314 	add.w	r3, r7, #20
 8001f7e:	4619      	mov	r1, r3
 8001f80:	4806      	ldr	r0, [pc, #24]	; (8001f9c <HAL_TIM_Base_MspInit+0xb8>)
 8001f82:	f000 fc0b 	bl	800279c <HAL_GPIO_Init>
}
 8001f86:	bf00      	nop
 8001f88:	3728      	adds	r7, #40	; 0x28
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	40010000 	.word	0x40010000
 8001f94:	40023800 	.word	0x40023800
 8001f98:	40010400 	.word	0x40010400
 8001f9c:	40020800 	.word	0x40020800

08001fa0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b08c      	sub	sp, #48	; 0x30
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa8:	f107 031c 	add.w	r3, r7, #28
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]
 8001fb0:	605a      	str	r2, [r3, #4]
 8001fb2:	609a      	str	r2, [r3, #8]
 8001fb4:	60da      	str	r2, [r3, #12]
 8001fb6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fc0:	d14b      	bne.n	800205a <HAL_TIM_Encoder_MspInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	61bb      	str	r3, [r7, #24]
 8001fc6:	4b3f      	ldr	r3, [pc, #252]	; (80020c4 <HAL_TIM_Encoder_MspInit+0x124>)
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fca:	4a3e      	ldr	r2, [pc, #248]	; (80020c4 <HAL_TIM_Encoder_MspInit+0x124>)
 8001fcc:	f043 0301 	orr.w	r3, r3, #1
 8001fd0:	6413      	str	r3, [r2, #64]	; 0x40
 8001fd2:	4b3c      	ldr	r3, [pc, #240]	; (80020c4 <HAL_TIM_Encoder_MspInit+0x124>)
 8001fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd6:	f003 0301 	and.w	r3, r3, #1
 8001fda:	61bb      	str	r3, [r7, #24]
 8001fdc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	617b      	str	r3, [r7, #20]
 8001fe2:	4b38      	ldr	r3, [pc, #224]	; (80020c4 <HAL_TIM_Encoder_MspInit+0x124>)
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe6:	4a37      	ldr	r2, [pc, #220]	; (80020c4 <HAL_TIM_Encoder_MspInit+0x124>)
 8001fe8:	f043 0301 	orr.w	r3, r3, #1
 8001fec:	6313      	str	r3, [r2, #48]	; 0x30
 8001fee:	4b35      	ldr	r3, [pc, #212]	; (80020c4 <HAL_TIM_Encoder_MspInit+0x124>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff2:	f003 0301 	and.w	r3, r3, #1
 8001ff6:	617b      	str	r3, [r7, #20]
 8001ff8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	613b      	str	r3, [r7, #16]
 8001ffe:	4b31      	ldr	r3, [pc, #196]	; (80020c4 <HAL_TIM_Encoder_MspInit+0x124>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002002:	4a30      	ldr	r2, [pc, #192]	; (80020c4 <HAL_TIM_Encoder_MspInit+0x124>)
 8002004:	f043 0302 	orr.w	r3, r3, #2
 8002008:	6313      	str	r3, [r2, #48]	; 0x30
 800200a:	4b2e      	ldr	r3, [pc, #184]	; (80020c4 <HAL_TIM_Encoder_MspInit+0x124>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800200e:	f003 0302 	and.w	r3, r3, #2
 8002012:	613b      	str	r3, [r7, #16]
 8002014:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002016:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800201a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800201c:	2302      	movs	r3, #2
 800201e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002020:	2300      	movs	r3, #0
 8002022:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002024:	2300      	movs	r3, #0
 8002026:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002028:	2301      	movs	r3, #1
 800202a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800202c:	f107 031c 	add.w	r3, r7, #28
 8002030:	4619      	mov	r1, r3
 8002032:	4825      	ldr	r0, [pc, #148]	; (80020c8 <HAL_TIM_Encoder_MspInit+0x128>)
 8002034:	f000 fbb2 	bl	800279c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002038:	2308      	movs	r3, #8
 800203a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800203c:	2302      	movs	r3, #2
 800203e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002040:	2300      	movs	r3, #0
 8002042:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002044:	2300      	movs	r3, #0
 8002046:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002048:	2301      	movs	r3, #1
 800204a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800204c:	f107 031c 	add.w	r3, r7, #28
 8002050:	4619      	mov	r1, r3
 8002052:	481e      	ldr	r0, [pc, #120]	; (80020cc <HAL_TIM_Encoder_MspInit+0x12c>)
 8002054:	f000 fba2 	bl	800279c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002058:	e030      	b.n	80020bc <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM3)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a1c      	ldr	r2, [pc, #112]	; (80020d0 <HAL_TIM_Encoder_MspInit+0x130>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d12b      	bne.n	80020bc <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002064:	2300      	movs	r3, #0
 8002066:	60fb      	str	r3, [r7, #12]
 8002068:	4b16      	ldr	r3, [pc, #88]	; (80020c4 <HAL_TIM_Encoder_MspInit+0x124>)
 800206a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206c:	4a15      	ldr	r2, [pc, #84]	; (80020c4 <HAL_TIM_Encoder_MspInit+0x124>)
 800206e:	f043 0302 	orr.w	r3, r3, #2
 8002072:	6413      	str	r3, [r2, #64]	; 0x40
 8002074:	4b13      	ldr	r3, [pc, #76]	; (80020c4 <HAL_TIM_Encoder_MspInit+0x124>)
 8002076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002078:	f003 0302 	and.w	r3, r3, #2
 800207c:	60fb      	str	r3, [r7, #12]
 800207e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002080:	2300      	movs	r3, #0
 8002082:	60bb      	str	r3, [r7, #8]
 8002084:	4b0f      	ldr	r3, [pc, #60]	; (80020c4 <HAL_TIM_Encoder_MspInit+0x124>)
 8002086:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002088:	4a0e      	ldr	r2, [pc, #56]	; (80020c4 <HAL_TIM_Encoder_MspInit+0x124>)
 800208a:	f043 0301 	orr.w	r3, r3, #1
 800208e:	6313      	str	r3, [r2, #48]	; 0x30
 8002090:	4b0c      	ldr	r3, [pc, #48]	; (80020c4 <HAL_TIM_Encoder_MspInit+0x124>)
 8002092:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002094:	f003 0301 	and.w	r3, r3, #1
 8002098:	60bb      	str	r3, [r7, #8]
 800209a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800209c:	23c0      	movs	r3, #192	; 0xc0
 800209e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a0:	2302      	movs	r3, #2
 80020a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a4:	2300      	movs	r3, #0
 80020a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020a8:	2300      	movs	r3, #0
 80020aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80020ac:	2302      	movs	r3, #2
 80020ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020b0:	f107 031c 	add.w	r3, r7, #28
 80020b4:	4619      	mov	r1, r3
 80020b6:	4804      	ldr	r0, [pc, #16]	; (80020c8 <HAL_TIM_Encoder_MspInit+0x128>)
 80020b8:	f000 fb70 	bl	800279c <HAL_GPIO_Init>
}
 80020bc:	bf00      	nop
 80020be:	3730      	adds	r7, #48	; 0x30
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	40023800 	.word	0x40023800
 80020c8:	40020000 	.word	0x40020000
 80020cc:	40020400 	.word	0x40020400
 80020d0:	40000400 	.word	0x40000400

080020d4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b088      	sub	sp, #32
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020dc:	f107 030c 	add.w	r3, r7, #12
 80020e0:	2200      	movs	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]
 80020e4:	605a      	str	r2, [r3, #4]
 80020e6:	609a      	str	r2, [r3, #8]
 80020e8:	60da      	str	r2, [r3, #12]
 80020ea:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a12      	ldr	r2, [pc, #72]	; (800213c <HAL_TIM_MspPostInit+0x68>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d11e      	bne.n	8002134 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80020f6:	2300      	movs	r3, #0
 80020f8:	60bb      	str	r3, [r7, #8]
 80020fa:	4b11      	ldr	r3, [pc, #68]	; (8002140 <HAL_TIM_MspPostInit+0x6c>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020fe:	4a10      	ldr	r2, [pc, #64]	; (8002140 <HAL_TIM_MspPostInit+0x6c>)
 8002100:	f043 0310 	orr.w	r3, r3, #16
 8002104:	6313      	str	r3, [r2, #48]	; 0x30
 8002106:	4b0e      	ldr	r3, [pc, #56]	; (8002140 <HAL_TIM_MspPostInit+0x6c>)
 8002108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210a:	f003 0310 	and.w	r3, r3, #16
 800210e:	60bb      	str	r3, [r7, #8]
 8002110:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002112:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002116:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002118:	2302      	movs	r3, #2
 800211a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211c:	2300      	movs	r3, #0
 800211e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002120:	2300      	movs	r3, #0
 8002122:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002124:	2301      	movs	r3, #1
 8002126:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002128:	f107 030c 	add.w	r3, r7, #12
 800212c:	4619      	mov	r1, r3
 800212e:	4805      	ldr	r0, [pc, #20]	; (8002144 <HAL_TIM_MspPostInit+0x70>)
 8002130:	f000 fb34 	bl	800279c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002134:	bf00      	nop
 8002136:	3720      	adds	r7, #32
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	40010000 	.word	0x40010000
 8002140:	40023800 	.word	0x40023800
 8002144:	40021000 	.word	0x40021000

08002148 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b08a      	sub	sp, #40	; 0x28
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002150:	f107 0314 	add.w	r3, r7, #20
 8002154:	2200      	movs	r2, #0
 8002156:	601a      	str	r2, [r3, #0]
 8002158:	605a      	str	r2, [r3, #4]
 800215a:	609a      	str	r2, [r3, #8]
 800215c:	60da      	str	r2, [r3, #12]
 800215e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a1d      	ldr	r2, [pc, #116]	; (80021dc <HAL_UART_MspInit+0x94>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d134      	bne.n	80021d4 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800216a:	2300      	movs	r3, #0
 800216c:	613b      	str	r3, [r7, #16]
 800216e:	4b1c      	ldr	r3, [pc, #112]	; (80021e0 <HAL_UART_MspInit+0x98>)
 8002170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002172:	4a1b      	ldr	r2, [pc, #108]	; (80021e0 <HAL_UART_MspInit+0x98>)
 8002174:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002178:	6413      	str	r3, [r2, #64]	; 0x40
 800217a:	4b19      	ldr	r3, [pc, #100]	; (80021e0 <HAL_UART_MspInit+0x98>)
 800217c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800217e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002182:	613b      	str	r3, [r7, #16]
 8002184:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	60fb      	str	r3, [r7, #12]
 800218a:	4b15      	ldr	r3, [pc, #84]	; (80021e0 <HAL_UART_MspInit+0x98>)
 800218c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218e:	4a14      	ldr	r2, [pc, #80]	; (80021e0 <HAL_UART_MspInit+0x98>)
 8002190:	f043 0304 	orr.w	r3, r3, #4
 8002194:	6313      	str	r3, [r2, #48]	; 0x30
 8002196:	4b12      	ldr	r3, [pc, #72]	; (80021e0 <HAL_UART_MspInit+0x98>)
 8002198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219a:	f003 0304 	and.w	r3, r3, #4
 800219e:	60fb      	str	r3, [r7, #12]
 80021a0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PC10     ------> USART3_TX
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80021a2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80021a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a8:	2302      	movs	r3, #2
 80021aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ac:	2300      	movs	r3, #0
 80021ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021b0:	2303      	movs	r3, #3
 80021b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80021b4:	2307      	movs	r3, #7
 80021b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021b8:	f107 0314 	add.w	r3, r7, #20
 80021bc:	4619      	mov	r1, r3
 80021be:	4809      	ldr	r0, [pc, #36]	; (80021e4 <HAL_UART_MspInit+0x9c>)
 80021c0:	f000 faec 	bl	800279c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80021c4:	2200      	movs	r2, #0
 80021c6:	2105      	movs	r1, #5
 80021c8:	2027      	movs	r0, #39	; 0x27
 80021ca:	f000 fa1e 	bl	800260a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80021ce:	2027      	movs	r0, #39	; 0x27
 80021d0:	f000 fa37 	bl	8002642 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80021d4:	bf00      	nop
 80021d6:	3728      	adds	r7, #40	; 0x28
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	40004800 	.word	0x40004800
 80021e0:	40023800 	.word	0x40023800
 80021e4:	40020800 	.word	0x40020800

080021e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80021ec:	e7fe      	b.n	80021ec <NMI_Handler+0x4>

080021ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021ee:	b480      	push	{r7}
 80021f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021f2:	e7fe      	b.n	80021f2 <HardFault_Handler+0x4>

080021f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021f8:	e7fe      	b.n	80021f8 <MemManage_Handler+0x4>

080021fa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021fa:	b480      	push	{r7}
 80021fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021fe:	e7fe      	b.n	80021fe <BusFault_Handler+0x4>

08002200 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002204:	e7fe      	b.n	8002204 <UsageFault_Handler+0x4>

08002206 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002206:	b480      	push	{r7}
 8002208:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800220a:	bf00      	nop
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr

08002214 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002218:	f000 f8d8 	bl	80023cc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800221c:	f006 fa2c 	bl	8008678 <xTaskGetSchedulerState>
 8002220:	4603      	mov	r3, r0
 8002222:	2b01      	cmp	r3, #1
 8002224:	d001      	beq.n	800222a <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002226:	f004 fe0f 	bl	8006e48 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800222a:	bf00      	nop
 800222c:	bd80      	pop	{r7, pc}
	...

08002230 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002234:	4802      	ldr	r0, [pc, #8]	; (8002240 <USART3_IRQHandler+0x10>)
 8002236:	f003 f921 	bl	800547c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800223a:	bf00      	nop
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	20000210 	.word	0x20000210

08002244 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b086      	sub	sp, #24
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800224c:	4a14      	ldr	r2, [pc, #80]	; (80022a0 <_sbrk+0x5c>)
 800224e:	4b15      	ldr	r3, [pc, #84]	; (80022a4 <_sbrk+0x60>)
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002258:	4b13      	ldr	r3, [pc, #76]	; (80022a8 <_sbrk+0x64>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d102      	bne.n	8002266 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002260:	4b11      	ldr	r3, [pc, #68]	; (80022a8 <_sbrk+0x64>)
 8002262:	4a12      	ldr	r2, [pc, #72]	; (80022ac <_sbrk+0x68>)
 8002264:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002266:	4b10      	ldr	r3, [pc, #64]	; (80022a8 <_sbrk+0x64>)
 8002268:	681a      	ldr	r2, [r3, #0]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4413      	add	r3, r2
 800226e:	693a      	ldr	r2, [r7, #16]
 8002270:	429a      	cmp	r2, r3
 8002272:	d207      	bcs.n	8002284 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002274:	f007 f906 	bl	8009484 <__errno>
 8002278:	4603      	mov	r3, r0
 800227a:	220c      	movs	r2, #12
 800227c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800227e:	f04f 33ff 	mov.w	r3, #4294967295
 8002282:	e009      	b.n	8002298 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002284:	4b08      	ldr	r3, [pc, #32]	; (80022a8 <_sbrk+0x64>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800228a:	4b07      	ldr	r3, [pc, #28]	; (80022a8 <_sbrk+0x64>)
 800228c:	681a      	ldr	r2, [r3, #0]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4413      	add	r3, r2
 8002292:	4a05      	ldr	r2, [pc, #20]	; (80022a8 <_sbrk+0x64>)
 8002294:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002296:	68fb      	ldr	r3, [r7, #12]
}
 8002298:	4618      	mov	r0, r3
 800229a:	3718      	adds	r7, #24
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	20020000 	.word	0x20020000
 80022a4:	00000400 	.word	0x00000400
 80022a8:	200002b0 	.word	0x200002b0
 80022ac:	20005030 	.word	0x20005030

080022b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022b4:	4b06      	ldr	r3, [pc, #24]	; (80022d0 <SystemInit+0x20>)
 80022b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022ba:	4a05      	ldr	r2, [pc, #20]	; (80022d0 <SystemInit+0x20>)
 80022bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022c4:	bf00      	nop
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr
 80022ce:	bf00      	nop
 80022d0:	e000ed00 	.word	0xe000ed00

080022d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80022d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800230c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80022d8:	480d      	ldr	r0, [pc, #52]	; (8002310 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80022da:	490e      	ldr	r1, [pc, #56]	; (8002314 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80022dc:	4a0e      	ldr	r2, [pc, #56]	; (8002318 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80022de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022e0:	e002      	b.n	80022e8 <LoopCopyDataInit>

080022e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022e6:	3304      	adds	r3, #4

080022e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022ec:	d3f9      	bcc.n	80022e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022ee:	4a0b      	ldr	r2, [pc, #44]	; (800231c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80022f0:	4c0b      	ldr	r4, [pc, #44]	; (8002320 <LoopFillZerobss+0x26>)
  movs r3, #0
 80022f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022f4:	e001      	b.n	80022fa <LoopFillZerobss>

080022f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022f8:	3204      	adds	r2, #4

080022fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022fc:	d3fb      	bcc.n	80022f6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80022fe:	f7ff ffd7 	bl	80022b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002302:	f007 f8c5 	bl	8009490 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002306:	f7fe fd4b 	bl	8000da0 <main>
  bx  lr    
 800230a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800230c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002310:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002314:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8002318:	0800a9cc 	.word	0x0800a9cc
  ldr r2, =_sbss
 800231c:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8002320:	2000502c 	.word	0x2000502c

08002324 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002324:	e7fe      	b.n	8002324 <ADC_IRQHandler>
	...

08002328 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800232c:	4b0e      	ldr	r3, [pc, #56]	; (8002368 <HAL_Init+0x40>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a0d      	ldr	r2, [pc, #52]	; (8002368 <HAL_Init+0x40>)
 8002332:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002336:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002338:	4b0b      	ldr	r3, [pc, #44]	; (8002368 <HAL_Init+0x40>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a0a      	ldr	r2, [pc, #40]	; (8002368 <HAL_Init+0x40>)
 800233e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002342:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002344:	4b08      	ldr	r3, [pc, #32]	; (8002368 <HAL_Init+0x40>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a07      	ldr	r2, [pc, #28]	; (8002368 <HAL_Init+0x40>)
 800234a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800234e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002350:	2003      	movs	r0, #3
 8002352:	f000 f94f 	bl	80025f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002356:	200f      	movs	r0, #15
 8002358:	f000 f808 	bl	800236c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800235c:	f7ff fd4e 	bl	8001dfc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002360:	2300      	movs	r3, #0
}
 8002362:	4618      	mov	r0, r3
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	40023c00 	.word	0x40023c00

0800236c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002374:	4b12      	ldr	r3, [pc, #72]	; (80023c0 <HAL_InitTick+0x54>)
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	4b12      	ldr	r3, [pc, #72]	; (80023c4 <HAL_InitTick+0x58>)
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	4619      	mov	r1, r3
 800237e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002382:	fbb3 f3f1 	udiv	r3, r3, r1
 8002386:	fbb2 f3f3 	udiv	r3, r2, r3
 800238a:	4618      	mov	r0, r3
 800238c:	f000 f967 	bl	800265e <HAL_SYSTICK_Config>
 8002390:	4603      	mov	r3, r0
 8002392:	2b00      	cmp	r3, #0
 8002394:	d001      	beq.n	800239a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e00e      	b.n	80023b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2b0f      	cmp	r3, #15
 800239e:	d80a      	bhi.n	80023b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023a0:	2200      	movs	r2, #0
 80023a2:	6879      	ldr	r1, [r7, #4]
 80023a4:	f04f 30ff 	mov.w	r0, #4294967295
 80023a8:	f000 f92f 	bl	800260a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023ac:	4a06      	ldr	r2, [pc, #24]	; (80023c8 <HAL_InitTick+0x5c>)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023b2:	2300      	movs	r3, #0
 80023b4:	e000      	b.n	80023b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
}
 80023b8:	4618      	mov	r0, r3
 80023ba:	3708      	adds	r7, #8
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	20000008 	.word	0x20000008
 80023c4:	20000010 	.word	0x20000010
 80023c8:	2000000c 	.word	0x2000000c

080023cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023cc:	b480      	push	{r7}
 80023ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023d0:	4b06      	ldr	r3, [pc, #24]	; (80023ec <HAL_IncTick+0x20>)
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	461a      	mov	r2, r3
 80023d6:	4b06      	ldr	r3, [pc, #24]	; (80023f0 <HAL_IncTick+0x24>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4413      	add	r3, r2
 80023dc:	4a04      	ldr	r2, [pc, #16]	; (80023f0 <HAL_IncTick+0x24>)
 80023de:	6013      	str	r3, [r2, #0]
}
 80023e0:	bf00      	nop
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	20000010 	.word	0x20000010
 80023f0:	200002b4 	.word	0x200002b4

080023f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  return uwTick;
 80023f8:	4b03      	ldr	r3, [pc, #12]	; (8002408 <HAL_GetTick+0x14>)
 80023fa:	681b      	ldr	r3, [r3, #0]
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop
 8002408:	200002b4 	.word	0x200002b4

0800240c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b084      	sub	sp, #16
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002414:	f7ff ffee 	bl	80023f4 <HAL_GetTick>
 8002418:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002424:	d005      	beq.n	8002432 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002426:	4b0a      	ldr	r3, [pc, #40]	; (8002450 <HAL_Delay+0x44>)
 8002428:	781b      	ldrb	r3, [r3, #0]
 800242a:	461a      	mov	r2, r3
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	4413      	add	r3, r2
 8002430:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002432:	bf00      	nop
 8002434:	f7ff ffde 	bl	80023f4 <HAL_GetTick>
 8002438:	4602      	mov	r2, r0
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	68fa      	ldr	r2, [r7, #12]
 8002440:	429a      	cmp	r2, r3
 8002442:	d8f7      	bhi.n	8002434 <HAL_Delay+0x28>
  {
  }
}
 8002444:	bf00      	nop
 8002446:	bf00      	nop
 8002448:	3710      	adds	r7, #16
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	20000010 	.word	0x20000010

08002454 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002454:	b480      	push	{r7}
 8002456:	b085      	sub	sp, #20
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	f003 0307 	and.w	r3, r3, #7
 8002462:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002464:	4b0c      	ldr	r3, [pc, #48]	; (8002498 <__NVIC_SetPriorityGrouping+0x44>)
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800246a:	68ba      	ldr	r2, [r7, #8]
 800246c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002470:	4013      	ands	r3, r2
 8002472:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800247c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002480:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002484:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002486:	4a04      	ldr	r2, [pc, #16]	; (8002498 <__NVIC_SetPriorityGrouping+0x44>)
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	60d3      	str	r3, [r2, #12]
}
 800248c:	bf00      	nop
 800248e:	3714      	adds	r7, #20
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr
 8002498:	e000ed00 	.word	0xe000ed00

0800249c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024a0:	4b04      	ldr	r3, [pc, #16]	; (80024b4 <__NVIC_GetPriorityGrouping+0x18>)
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	0a1b      	lsrs	r3, r3, #8
 80024a6:	f003 0307 	and.w	r3, r3, #7
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr
 80024b4:	e000ed00 	.word	0xe000ed00

080024b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	4603      	mov	r3, r0
 80024c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	db0b      	blt.n	80024e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024ca:	79fb      	ldrb	r3, [r7, #7]
 80024cc:	f003 021f 	and.w	r2, r3, #31
 80024d0:	4907      	ldr	r1, [pc, #28]	; (80024f0 <__NVIC_EnableIRQ+0x38>)
 80024d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024d6:	095b      	lsrs	r3, r3, #5
 80024d8:	2001      	movs	r0, #1
 80024da:	fa00 f202 	lsl.w	r2, r0, r2
 80024de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024e2:	bf00      	nop
 80024e4:	370c      	adds	r7, #12
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr
 80024ee:	bf00      	nop
 80024f0:	e000e100 	.word	0xe000e100

080024f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	4603      	mov	r3, r0
 80024fc:	6039      	str	r1, [r7, #0]
 80024fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002500:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002504:	2b00      	cmp	r3, #0
 8002506:	db0a      	blt.n	800251e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	b2da      	uxtb	r2, r3
 800250c:	490c      	ldr	r1, [pc, #48]	; (8002540 <__NVIC_SetPriority+0x4c>)
 800250e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002512:	0112      	lsls	r2, r2, #4
 8002514:	b2d2      	uxtb	r2, r2
 8002516:	440b      	add	r3, r1
 8002518:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800251c:	e00a      	b.n	8002534 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	b2da      	uxtb	r2, r3
 8002522:	4908      	ldr	r1, [pc, #32]	; (8002544 <__NVIC_SetPriority+0x50>)
 8002524:	79fb      	ldrb	r3, [r7, #7]
 8002526:	f003 030f 	and.w	r3, r3, #15
 800252a:	3b04      	subs	r3, #4
 800252c:	0112      	lsls	r2, r2, #4
 800252e:	b2d2      	uxtb	r2, r2
 8002530:	440b      	add	r3, r1
 8002532:	761a      	strb	r2, [r3, #24]
}
 8002534:	bf00      	nop
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr
 8002540:	e000e100 	.word	0xe000e100
 8002544:	e000ed00 	.word	0xe000ed00

08002548 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002548:	b480      	push	{r7}
 800254a:	b089      	sub	sp, #36	; 0x24
 800254c:	af00      	add	r7, sp, #0
 800254e:	60f8      	str	r0, [r7, #12]
 8002550:	60b9      	str	r1, [r7, #8]
 8002552:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	f003 0307 	and.w	r3, r3, #7
 800255a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800255c:	69fb      	ldr	r3, [r7, #28]
 800255e:	f1c3 0307 	rsb	r3, r3, #7
 8002562:	2b04      	cmp	r3, #4
 8002564:	bf28      	it	cs
 8002566:	2304      	movcs	r3, #4
 8002568:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800256a:	69fb      	ldr	r3, [r7, #28]
 800256c:	3304      	adds	r3, #4
 800256e:	2b06      	cmp	r3, #6
 8002570:	d902      	bls.n	8002578 <NVIC_EncodePriority+0x30>
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	3b03      	subs	r3, #3
 8002576:	e000      	b.n	800257a <NVIC_EncodePriority+0x32>
 8002578:	2300      	movs	r3, #0
 800257a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800257c:	f04f 32ff 	mov.w	r2, #4294967295
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	fa02 f303 	lsl.w	r3, r2, r3
 8002586:	43da      	mvns	r2, r3
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	401a      	ands	r2, r3
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002590:	f04f 31ff 	mov.w	r1, #4294967295
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	fa01 f303 	lsl.w	r3, r1, r3
 800259a:	43d9      	mvns	r1, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025a0:	4313      	orrs	r3, r2
         );
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3724      	adds	r7, #36	; 0x24
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
	...

080025b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	3b01      	subs	r3, #1
 80025bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025c0:	d301      	bcc.n	80025c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025c2:	2301      	movs	r3, #1
 80025c4:	e00f      	b.n	80025e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025c6:	4a0a      	ldr	r2, [pc, #40]	; (80025f0 <SysTick_Config+0x40>)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	3b01      	subs	r3, #1
 80025cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025ce:	210f      	movs	r1, #15
 80025d0:	f04f 30ff 	mov.w	r0, #4294967295
 80025d4:	f7ff ff8e 	bl	80024f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025d8:	4b05      	ldr	r3, [pc, #20]	; (80025f0 <SysTick_Config+0x40>)
 80025da:	2200      	movs	r2, #0
 80025dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025de:	4b04      	ldr	r3, [pc, #16]	; (80025f0 <SysTick_Config+0x40>)
 80025e0:	2207      	movs	r2, #7
 80025e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025e4:	2300      	movs	r3, #0
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3708      	adds	r7, #8
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	e000e010 	.word	0xe000e010

080025f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025fc:	6878      	ldr	r0, [r7, #4]
 80025fe:	f7ff ff29 	bl	8002454 <__NVIC_SetPriorityGrouping>
}
 8002602:	bf00      	nop
 8002604:	3708      	adds	r7, #8
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}

0800260a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800260a:	b580      	push	{r7, lr}
 800260c:	b086      	sub	sp, #24
 800260e:	af00      	add	r7, sp, #0
 8002610:	4603      	mov	r3, r0
 8002612:	60b9      	str	r1, [r7, #8]
 8002614:	607a      	str	r2, [r7, #4]
 8002616:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002618:	2300      	movs	r3, #0
 800261a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800261c:	f7ff ff3e 	bl	800249c <__NVIC_GetPriorityGrouping>
 8002620:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	68b9      	ldr	r1, [r7, #8]
 8002626:	6978      	ldr	r0, [r7, #20]
 8002628:	f7ff ff8e 	bl	8002548 <NVIC_EncodePriority>
 800262c:	4602      	mov	r2, r0
 800262e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002632:	4611      	mov	r1, r2
 8002634:	4618      	mov	r0, r3
 8002636:	f7ff ff5d 	bl	80024f4 <__NVIC_SetPriority>
}
 800263a:	bf00      	nop
 800263c:	3718      	adds	r7, #24
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}

08002642 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002642:	b580      	push	{r7, lr}
 8002644:	b082      	sub	sp, #8
 8002646:	af00      	add	r7, sp, #0
 8002648:	4603      	mov	r3, r0
 800264a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800264c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002650:	4618      	mov	r0, r3
 8002652:	f7ff ff31 	bl	80024b8 <__NVIC_EnableIRQ>
}
 8002656:	bf00      	nop
 8002658:	3708      	adds	r7, #8
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}

0800265e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800265e:	b580      	push	{r7, lr}
 8002660:	b082      	sub	sp, #8
 8002662:	af00      	add	r7, sp, #0
 8002664:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f7ff ffa2 	bl	80025b0 <SysTick_Config>
 800266c:	4603      	mov	r3, r0
}
 800266e:	4618      	mov	r0, r3
 8002670:	3708      	adds	r7, #8
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}

08002676 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002676:	b580      	push	{r7, lr}
 8002678:	b084      	sub	sp, #16
 800267a:	af00      	add	r7, sp, #0
 800267c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002682:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002684:	f7ff feb6 	bl	80023f4 <HAL_GetTick>
 8002688:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002690:	b2db      	uxtb	r3, r3
 8002692:	2b02      	cmp	r3, #2
 8002694:	d008      	beq.n	80026a8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2280      	movs	r2, #128	; 0x80
 800269a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2200      	movs	r2, #0
 80026a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	e052      	b.n	800274e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f022 0216 	bic.w	r2, r2, #22
 80026b6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	695a      	ldr	r2, [r3, #20]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80026c6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d103      	bne.n	80026d8 <HAL_DMA_Abort+0x62>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d007      	beq.n	80026e8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f022 0208 	bic.w	r2, r2, #8
 80026e6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f022 0201 	bic.w	r2, r2, #1
 80026f6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026f8:	e013      	b.n	8002722 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026fa:	f7ff fe7b 	bl	80023f4 <HAL_GetTick>
 80026fe:	4602      	mov	r2, r0
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	1ad3      	subs	r3, r2, r3
 8002704:	2b05      	cmp	r3, #5
 8002706:	d90c      	bls.n	8002722 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2220      	movs	r2, #32
 800270c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2203      	movs	r2, #3
 8002712:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2200      	movs	r2, #0
 800271a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800271e:	2303      	movs	r3, #3
 8002720:	e015      	b.n	800274e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 0301 	and.w	r3, r3, #1
 800272c:	2b00      	cmp	r3, #0
 800272e:	d1e4      	bne.n	80026fa <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002734:	223f      	movs	r2, #63	; 0x3f
 8002736:	409a      	lsls	r2, r3
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2201      	movs	r2, #1
 8002740:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	2200      	movs	r2, #0
 8002748:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800274c:	2300      	movs	r3, #0
}
 800274e:	4618      	mov	r0, r3
 8002750:	3710      	adds	r7, #16
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}

08002756 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002756:	b480      	push	{r7}
 8002758:	b083      	sub	sp, #12
 800275a:	af00      	add	r7, sp, #0
 800275c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002764:	b2db      	uxtb	r3, r3
 8002766:	2b02      	cmp	r3, #2
 8002768:	d004      	beq.n	8002774 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2280      	movs	r2, #128	; 0x80
 800276e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e00c      	b.n	800278e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2205      	movs	r2, #5
 8002778:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	681a      	ldr	r2, [r3, #0]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f022 0201 	bic.w	r2, r2, #1
 800278a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800278c:	2300      	movs	r3, #0
}
 800278e:	4618      	mov	r0, r3
 8002790:	370c      	adds	r7, #12
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr
	...

0800279c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800279c:	b480      	push	{r7}
 800279e:	b089      	sub	sp, #36	; 0x24
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
 80027a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80027a6:	2300      	movs	r3, #0
 80027a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80027aa:	2300      	movs	r3, #0
 80027ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80027ae:	2300      	movs	r3, #0
 80027b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027b2:	2300      	movs	r3, #0
 80027b4:	61fb      	str	r3, [r7, #28]
 80027b6:	e16b      	b.n	8002a90 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80027b8:	2201      	movs	r2, #1
 80027ba:	69fb      	ldr	r3, [r7, #28]
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	697a      	ldr	r2, [r7, #20]
 80027c8:	4013      	ands	r3, r2
 80027ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80027cc:	693a      	ldr	r2, [r7, #16]
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	429a      	cmp	r2, r3
 80027d2:	f040 815a 	bne.w	8002a8a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027d6:	683b      	ldr	r3, [r7, #0]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	f003 0303 	and.w	r3, r3, #3
 80027de:	2b01      	cmp	r3, #1
 80027e0:	d005      	beq.n	80027ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d130      	bne.n	8002850 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80027f4:	69fb      	ldr	r3, [r7, #28]
 80027f6:	005b      	lsls	r3, r3, #1
 80027f8:	2203      	movs	r2, #3
 80027fa:	fa02 f303 	lsl.w	r3, r2, r3
 80027fe:	43db      	mvns	r3, r3
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	4013      	ands	r3, r2
 8002804:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	68da      	ldr	r2, [r3, #12]
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	fa02 f303 	lsl.w	r3, r2, r3
 8002812:	69ba      	ldr	r2, [r7, #24]
 8002814:	4313      	orrs	r3, r2
 8002816:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	69ba      	ldr	r2, [r7, #24]
 800281c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002824:	2201      	movs	r2, #1
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	fa02 f303 	lsl.w	r3, r2, r3
 800282c:	43db      	mvns	r3, r3
 800282e:	69ba      	ldr	r2, [r7, #24]
 8002830:	4013      	ands	r3, r2
 8002832:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	091b      	lsrs	r3, r3, #4
 800283a:	f003 0201 	and.w	r2, r3, #1
 800283e:	69fb      	ldr	r3, [r7, #28]
 8002840:	fa02 f303 	lsl.w	r3, r2, r3
 8002844:	69ba      	ldr	r2, [r7, #24]
 8002846:	4313      	orrs	r3, r2
 8002848:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	69ba      	ldr	r2, [r7, #24]
 800284e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	f003 0303 	and.w	r3, r3, #3
 8002858:	2b03      	cmp	r3, #3
 800285a:	d017      	beq.n	800288c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002862:	69fb      	ldr	r3, [r7, #28]
 8002864:	005b      	lsls	r3, r3, #1
 8002866:	2203      	movs	r2, #3
 8002868:	fa02 f303 	lsl.w	r3, r2, r3
 800286c:	43db      	mvns	r3, r3
 800286e:	69ba      	ldr	r2, [r7, #24]
 8002870:	4013      	ands	r3, r2
 8002872:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	689a      	ldr	r2, [r3, #8]
 8002878:	69fb      	ldr	r3, [r7, #28]
 800287a:	005b      	lsls	r3, r3, #1
 800287c:	fa02 f303 	lsl.w	r3, r2, r3
 8002880:	69ba      	ldr	r2, [r7, #24]
 8002882:	4313      	orrs	r3, r2
 8002884:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	69ba      	ldr	r2, [r7, #24]
 800288a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	f003 0303 	and.w	r3, r3, #3
 8002894:	2b02      	cmp	r3, #2
 8002896:	d123      	bne.n	80028e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002898:	69fb      	ldr	r3, [r7, #28]
 800289a:	08da      	lsrs	r2, r3, #3
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	3208      	adds	r2, #8
 80028a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80028a6:	69fb      	ldr	r3, [r7, #28]
 80028a8:	f003 0307 	and.w	r3, r3, #7
 80028ac:	009b      	lsls	r3, r3, #2
 80028ae:	220f      	movs	r2, #15
 80028b0:	fa02 f303 	lsl.w	r3, r2, r3
 80028b4:	43db      	mvns	r3, r3
 80028b6:	69ba      	ldr	r2, [r7, #24]
 80028b8:	4013      	ands	r3, r2
 80028ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	691a      	ldr	r2, [r3, #16]
 80028c0:	69fb      	ldr	r3, [r7, #28]
 80028c2:	f003 0307 	and.w	r3, r3, #7
 80028c6:	009b      	lsls	r3, r3, #2
 80028c8:	fa02 f303 	lsl.w	r3, r2, r3
 80028cc:	69ba      	ldr	r2, [r7, #24]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	08da      	lsrs	r2, r3, #3
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	3208      	adds	r2, #8
 80028da:	69b9      	ldr	r1, [r7, #24]
 80028dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028e6:	69fb      	ldr	r3, [r7, #28]
 80028e8:	005b      	lsls	r3, r3, #1
 80028ea:	2203      	movs	r2, #3
 80028ec:	fa02 f303 	lsl.w	r3, r2, r3
 80028f0:	43db      	mvns	r3, r3
 80028f2:	69ba      	ldr	r2, [r7, #24]
 80028f4:	4013      	ands	r3, r2
 80028f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	f003 0203 	and.w	r2, r3, #3
 8002900:	69fb      	ldr	r3, [r7, #28]
 8002902:	005b      	lsls	r3, r3, #1
 8002904:	fa02 f303 	lsl.w	r3, r2, r3
 8002908:	69ba      	ldr	r2, [r7, #24]
 800290a:	4313      	orrs	r3, r2
 800290c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	69ba      	ldr	r2, [r7, #24]
 8002912:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800291c:	2b00      	cmp	r3, #0
 800291e:	f000 80b4 	beq.w	8002a8a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002922:	2300      	movs	r3, #0
 8002924:	60fb      	str	r3, [r7, #12]
 8002926:	4b60      	ldr	r3, [pc, #384]	; (8002aa8 <HAL_GPIO_Init+0x30c>)
 8002928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800292a:	4a5f      	ldr	r2, [pc, #380]	; (8002aa8 <HAL_GPIO_Init+0x30c>)
 800292c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002930:	6453      	str	r3, [r2, #68]	; 0x44
 8002932:	4b5d      	ldr	r3, [pc, #372]	; (8002aa8 <HAL_GPIO_Init+0x30c>)
 8002934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002936:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800293a:	60fb      	str	r3, [r7, #12]
 800293c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800293e:	4a5b      	ldr	r2, [pc, #364]	; (8002aac <HAL_GPIO_Init+0x310>)
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	089b      	lsrs	r3, r3, #2
 8002944:	3302      	adds	r3, #2
 8002946:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800294a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800294c:	69fb      	ldr	r3, [r7, #28]
 800294e:	f003 0303 	and.w	r3, r3, #3
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	220f      	movs	r2, #15
 8002956:	fa02 f303 	lsl.w	r3, r2, r3
 800295a:	43db      	mvns	r3, r3
 800295c:	69ba      	ldr	r2, [r7, #24]
 800295e:	4013      	ands	r3, r2
 8002960:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	4a52      	ldr	r2, [pc, #328]	; (8002ab0 <HAL_GPIO_Init+0x314>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d02b      	beq.n	80029c2 <HAL_GPIO_Init+0x226>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	4a51      	ldr	r2, [pc, #324]	; (8002ab4 <HAL_GPIO_Init+0x318>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d025      	beq.n	80029be <HAL_GPIO_Init+0x222>
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	4a50      	ldr	r2, [pc, #320]	; (8002ab8 <HAL_GPIO_Init+0x31c>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d01f      	beq.n	80029ba <HAL_GPIO_Init+0x21e>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	4a4f      	ldr	r2, [pc, #316]	; (8002abc <HAL_GPIO_Init+0x320>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d019      	beq.n	80029b6 <HAL_GPIO_Init+0x21a>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4a4e      	ldr	r2, [pc, #312]	; (8002ac0 <HAL_GPIO_Init+0x324>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d013      	beq.n	80029b2 <HAL_GPIO_Init+0x216>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	4a4d      	ldr	r2, [pc, #308]	; (8002ac4 <HAL_GPIO_Init+0x328>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d00d      	beq.n	80029ae <HAL_GPIO_Init+0x212>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	4a4c      	ldr	r2, [pc, #304]	; (8002ac8 <HAL_GPIO_Init+0x32c>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d007      	beq.n	80029aa <HAL_GPIO_Init+0x20e>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	4a4b      	ldr	r2, [pc, #300]	; (8002acc <HAL_GPIO_Init+0x330>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d101      	bne.n	80029a6 <HAL_GPIO_Init+0x20a>
 80029a2:	2307      	movs	r3, #7
 80029a4:	e00e      	b.n	80029c4 <HAL_GPIO_Init+0x228>
 80029a6:	2308      	movs	r3, #8
 80029a8:	e00c      	b.n	80029c4 <HAL_GPIO_Init+0x228>
 80029aa:	2306      	movs	r3, #6
 80029ac:	e00a      	b.n	80029c4 <HAL_GPIO_Init+0x228>
 80029ae:	2305      	movs	r3, #5
 80029b0:	e008      	b.n	80029c4 <HAL_GPIO_Init+0x228>
 80029b2:	2304      	movs	r3, #4
 80029b4:	e006      	b.n	80029c4 <HAL_GPIO_Init+0x228>
 80029b6:	2303      	movs	r3, #3
 80029b8:	e004      	b.n	80029c4 <HAL_GPIO_Init+0x228>
 80029ba:	2302      	movs	r3, #2
 80029bc:	e002      	b.n	80029c4 <HAL_GPIO_Init+0x228>
 80029be:	2301      	movs	r3, #1
 80029c0:	e000      	b.n	80029c4 <HAL_GPIO_Init+0x228>
 80029c2:	2300      	movs	r3, #0
 80029c4:	69fa      	ldr	r2, [r7, #28]
 80029c6:	f002 0203 	and.w	r2, r2, #3
 80029ca:	0092      	lsls	r2, r2, #2
 80029cc:	4093      	lsls	r3, r2
 80029ce:	69ba      	ldr	r2, [r7, #24]
 80029d0:	4313      	orrs	r3, r2
 80029d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80029d4:	4935      	ldr	r1, [pc, #212]	; (8002aac <HAL_GPIO_Init+0x310>)
 80029d6:	69fb      	ldr	r3, [r7, #28]
 80029d8:	089b      	lsrs	r3, r3, #2
 80029da:	3302      	adds	r3, #2
 80029dc:	69ba      	ldr	r2, [r7, #24]
 80029de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80029e2:	4b3b      	ldr	r3, [pc, #236]	; (8002ad0 <HAL_GPIO_Init+0x334>)
 80029e4:	689b      	ldr	r3, [r3, #8]
 80029e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	43db      	mvns	r3, r3
 80029ec:	69ba      	ldr	r2, [r7, #24]
 80029ee:	4013      	ands	r3, r2
 80029f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d003      	beq.n	8002a06 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80029fe:	69ba      	ldr	r2, [r7, #24]
 8002a00:	693b      	ldr	r3, [r7, #16]
 8002a02:	4313      	orrs	r3, r2
 8002a04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a06:	4a32      	ldr	r2, [pc, #200]	; (8002ad0 <HAL_GPIO_Init+0x334>)
 8002a08:	69bb      	ldr	r3, [r7, #24]
 8002a0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a0c:	4b30      	ldr	r3, [pc, #192]	; (8002ad0 <HAL_GPIO_Init+0x334>)
 8002a0e:	68db      	ldr	r3, [r3, #12]
 8002a10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	43db      	mvns	r3, r3
 8002a16:	69ba      	ldr	r2, [r7, #24]
 8002a18:	4013      	ands	r3, r2
 8002a1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d003      	beq.n	8002a30 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002a28:	69ba      	ldr	r2, [r7, #24]
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a30:	4a27      	ldr	r2, [pc, #156]	; (8002ad0 <HAL_GPIO_Init+0x334>)
 8002a32:	69bb      	ldr	r3, [r7, #24]
 8002a34:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a36:	4b26      	ldr	r3, [pc, #152]	; (8002ad0 <HAL_GPIO_Init+0x334>)
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	43db      	mvns	r3, r3
 8002a40:	69ba      	ldr	r2, [r7, #24]
 8002a42:	4013      	ands	r3, r2
 8002a44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	685b      	ldr	r3, [r3, #4]
 8002a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d003      	beq.n	8002a5a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002a52:	69ba      	ldr	r2, [r7, #24]
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a5a:	4a1d      	ldr	r2, [pc, #116]	; (8002ad0 <HAL_GPIO_Init+0x334>)
 8002a5c:	69bb      	ldr	r3, [r7, #24]
 8002a5e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a60:	4b1b      	ldr	r3, [pc, #108]	; (8002ad0 <HAL_GPIO_Init+0x334>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	43db      	mvns	r3, r3
 8002a6a:	69ba      	ldr	r2, [r7, #24]
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	685b      	ldr	r3, [r3, #4]
 8002a74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d003      	beq.n	8002a84 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002a7c:	69ba      	ldr	r2, [r7, #24]
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	4313      	orrs	r3, r2
 8002a82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a84:	4a12      	ldr	r2, [pc, #72]	; (8002ad0 <HAL_GPIO_Init+0x334>)
 8002a86:	69bb      	ldr	r3, [r7, #24]
 8002a88:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a8a:	69fb      	ldr	r3, [r7, #28]
 8002a8c:	3301      	adds	r3, #1
 8002a8e:	61fb      	str	r3, [r7, #28]
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	2b0f      	cmp	r3, #15
 8002a94:	f67f ae90 	bls.w	80027b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a98:	bf00      	nop
 8002a9a:	bf00      	nop
 8002a9c:	3724      	adds	r7, #36	; 0x24
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr
 8002aa6:	bf00      	nop
 8002aa8:	40023800 	.word	0x40023800
 8002aac:	40013800 	.word	0x40013800
 8002ab0:	40020000 	.word	0x40020000
 8002ab4:	40020400 	.word	0x40020400
 8002ab8:	40020800 	.word	0x40020800
 8002abc:	40020c00 	.word	0x40020c00
 8002ac0:	40021000 	.word	0x40021000
 8002ac4:	40021400 	.word	0x40021400
 8002ac8:	40021800 	.word	0x40021800
 8002acc:	40021c00 	.word	0x40021c00
 8002ad0:	40013c00 	.word	0x40013c00

08002ad4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b083      	sub	sp, #12
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
 8002adc:	460b      	mov	r3, r1
 8002ade:	807b      	strh	r3, [r7, #2]
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ae4:	787b      	ldrb	r3, [r7, #1]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d003      	beq.n	8002af2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002aea:	887a      	ldrh	r2, [r7, #2]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002af0:	e003      	b.n	8002afa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002af2:	887b      	ldrh	r3, [r7, #2]
 8002af4:	041a      	lsls	r2, r3, #16
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	619a      	str	r2, [r3, #24]
}
 8002afa:	bf00      	nop
 8002afc:	370c      	adds	r7, #12
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr

08002b06 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b06:	b480      	push	{r7}
 8002b08:	b085      	sub	sp, #20
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	6078      	str	r0, [r7, #4]
 8002b0e:	460b      	mov	r3, r1
 8002b10:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	695b      	ldr	r3, [r3, #20]
 8002b16:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002b18:	887a      	ldrh	r2, [r7, #2]
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	041a      	lsls	r2, r3, #16
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	43d9      	mvns	r1, r3
 8002b24:	887b      	ldrh	r3, [r7, #2]
 8002b26:	400b      	ands	r3, r1
 8002b28:	431a      	orrs	r2, r3
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	619a      	str	r2, [r3, #24]
}
 8002b2e:	bf00      	nop
 8002b30:	3714      	adds	r7, #20
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
	...

08002b3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d101      	bne.n	8002b4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e12b      	b.n	8002da6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b54:	b2db      	uxtb	r3, r3
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d106      	bne.n	8002b68 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	f7ff f976 	bl	8001e54 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2224      	movs	r2, #36	; 0x24
 8002b6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f022 0201 	bic.w	r2, r2, #1
 8002b7e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002b8e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	681a      	ldr	r2, [r3, #0]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002b9e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ba0:	f001 fbba 	bl	8004318 <HAL_RCC_GetPCLK1Freq>
 8002ba4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	4a81      	ldr	r2, [pc, #516]	; (8002db0 <HAL_I2C_Init+0x274>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d807      	bhi.n	8002bc0 <HAL_I2C_Init+0x84>
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	4a80      	ldr	r2, [pc, #512]	; (8002db4 <HAL_I2C_Init+0x278>)
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	bf94      	ite	ls
 8002bb8:	2301      	movls	r3, #1
 8002bba:	2300      	movhi	r3, #0
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	e006      	b.n	8002bce <HAL_I2C_Init+0x92>
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	4a7d      	ldr	r2, [pc, #500]	; (8002db8 <HAL_I2C_Init+0x27c>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	bf94      	ite	ls
 8002bc8:	2301      	movls	r3, #1
 8002bca:	2300      	movhi	r3, #0
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d001      	beq.n	8002bd6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e0e7      	b.n	8002da6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	4a78      	ldr	r2, [pc, #480]	; (8002dbc <HAL_I2C_Init+0x280>)
 8002bda:	fba2 2303 	umull	r2, r3, r2, r3
 8002bde:	0c9b      	lsrs	r3, r3, #18
 8002be0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	68ba      	ldr	r2, [r7, #8]
 8002bf2:	430a      	orrs	r2, r1
 8002bf4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	6a1b      	ldr	r3, [r3, #32]
 8002bfc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	4a6a      	ldr	r2, [pc, #424]	; (8002db0 <HAL_I2C_Init+0x274>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d802      	bhi.n	8002c10 <HAL_I2C_Init+0xd4>
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	e009      	b.n	8002c24 <HAL_I2C_Init+0xe8>
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002c16:	fb02 f303 	mul.w	r3, r2, r3
 8002c1a:	4a69      	ldr	r2, [pc, #420]	; (8002dc0 <HAL_I2C_Init+0x284>)
 8002c1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c20:	099b      	lsrs	r3, r3, #6
 8002c22:	3301      	adds	r3, #1
 8002c24:	687a      	ldr	r2, [r7, #4]
 8002c26:	6812      	ldr	r2, [r2, #0]
 8002c28:	430b      	orrs	r3, r1
 8002c2a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	69db      	ldr	r3, [r3, #28]
 8002c32:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002c36:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	495c      	ldr	r1, [pc, #368]	; (8002db0 <HAL_I2C_Init+0x274>)
 8002c40:	428b      	cmp	r3, r1
 8002c42:	d819      	bhi.n	8002c78 <HAL_I2C_Init+0x13c>
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	1e59      	subs	r1, r3, #1
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	005b      	lsls	r3, r3, #1
 8002c4e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c52:	1c59      	adds	r1, r3, #1
 8002c54:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002c58:	400b      	ands	r3, r1
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d00a      	beq.n	8002c74 <HAL_I2C_Init+0x138>
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	1e59      	subs	r1, r3, #1
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	005b      	lsls	r3, r3, #1
 8002c68:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c72:	e051      	b.n	8002d18 <HAL_I2C_Init+0x1dc>
 8002c74:	2304      	movs	r3, #4
 8002c76:	e04f      	b.n	8002d18 <HAL_I2C_Init+0x1dc>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d111      	bne.n	8002ca4 <HAL_I2C_Init+0x168>
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	1e58      	subs	r0, r3, #1
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6859      	ldr	r1, [r3, #4]
 8002c88:	460b      	mov	r3, r1
 8002c8a:	005b      	lsls	r3, r3, #1
 8002c8c:	440b      	add	r3, r1
 8002c8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c92:	3301      	adds	r3, #1
 8002c94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	bf0c      	ite	eq
 8002c9c:	2301      	moveq	r3, #1
 8002c9e:	2300      	movne	r3, #0
 8002ca0:	b2db      	uxtb	r3, r3
 8002ca2:	e012      	b.n	8002cca <HAL_I2C_Init+0x18e>
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	1e58      	subs	r0, r3, #1
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6859      	ldr	r1, [r3, #4]
 8002cac:	460b      	mov	r3, r1
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	440b      	add	r3, r1
 8002cb2:	0099      	lsls	r1, r3, #2
 8002cb4:	440b      	add	r3, r1
 8002cb6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cba:	3301      	adds	r3, #1
 8002cbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	bf0c      	ite	eq
 8002cc4:	2301      	moveq	r3, #1
 8002cc6:	2300      	movne	r3, #0
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d001      	beq.n	8002cd2 <HAL_I2C_Init+0x196>
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e022      	b.n	8002d18 <HAL_I2C_Init+0x1dc>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d10e      	bne.n	8002cf8 <HAL_I2C_Init+0x1bc>
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	1e58      	subs	r0, r3, #1
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6859      	ldr	r1, [r3, #4]
 8002ce2:	460b      	mov	r3, r1
 8002ce4:	005b      	lsls	r3, r3, #1
 8002ce6:	440b      	add	r3, r1
 8002ce8:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cec:	3301      	adds	r3, #1
 8002cee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cf2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002cf6:	e00f      	b.n	8002d18 <HAL_I2C_Init+0x1dc>
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	1e58      	subs	r0, r3, #1
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6859      	ldr	r1, [r3, #4]
 8002d00:	460b      	mov	r3, r1
 8002d02:	009b      	lsls	r3, r3, #2
 8002d04:	440b      	add	r3, r1
 8002d06:	0099      	lsls	r1, r3, #2
 8002d08:	440b      	add	r3, r1
 8002d0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d0e:	3301      	adds	r3, #1
 8002d10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d14:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002d18:	6879      	ldr	r1, [r7, #4]
 8002d1a:	6809      	ldr	r1, [r1, #0]
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	69da      	ldr	r2, [r3, #28]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6a1b      	ldr	r3, [r3, #32]
 8002d32:	431a      	orrs	r2, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	430a      	orrs	r2, r1
 8002d3a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	689b      	ldr	r3, [r3, #8]
 8002d42:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002d46:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	6911      	ldr	r1, [r2, #16]
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	68d2      	ldr	r2, [r2, #12]
 8002d52:	4311      	orrs	r1, r2
 8002d54:	687a      	ldr	r2, [r7, #4]
 8002d56:	6812      	ldr	r2, [r2, #0]
 8002d58:	430b      	orrs	r3, r1
 8002d5a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	68db      	ldr	r3, [r3, #12]
 8002d62:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	695a      	ldr	r2, [r3, #20]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	699b      	ldr	r3, [r3, #24]
 8002d6e:	431a      	orrs	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	430a      	orrs	r2, r1
 8002d76:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f042 0201 	orr.w	r2, r2, #1
 8002d86:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2220      	movs	r2, #32
 8002d92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002da4:	2300      	movs	r3, #0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3710      	adds	r7, #16
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
 8002dae:	bf00      	nop
 8002db0:	000186a0 	.word	0x000186a0
 8002db4:	001e847f 	.word	0x001e847f
 8002db8:	003d08ff 	.word	0x003d08ff
 8002dbc:	431bde83 	.word	0x431bde83
 8002dc0:	10624dd3 	.word	0x10624dd3

08002dc4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b088      	sub	sp, #32
 8002dc8:	af02      	add	r7, sp, #8
 8002dca:	60f8      	str	r0, [r7, #12]
 8002dcc:	607a      	str	r2, [r7, #4]
 8002dce:	461a      	mov	r2, r3
 8002dd0:	460b      	mov	r3, r1
 8002dd2:	817b      	strh	r3, [r7, #10]
 8002dd4:	4613      	mov	r3, r2
 8002dd6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002dd8:	f7ff fb0c 	bl	80023f4 <HAL_GetTick>
 8002ddc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	2b20      	cmp	r3, #32
 8002de8:	f040 80e0 	bne.w	8002fac <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	9300      	str	r3, [sp, #0]
 8002df0:	2319      	movs	r3, #25
 8002df2:	2201      	movs	r2, #1
 8002df4:	4970      	ldr	r1, [pc, #448]	; (8002fb8 <HAL_I2C_Master_Transmit+0x1f4>)
 8002df6:	68f8      	ldr	r0, [r7, #12]
 8002df8:	f000 fc58 	bl	80036ac <I2C_WaitOnFlagUntilTimeout>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d001      	beq.n	8002e06 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002e02:	2302      	movs	r3, #2
 8002e04:	e0d3      	b.n	8002fae <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d101      	bne.n	8002e14 <HAL_I2C_Master_Transmit+0x50>
 8002e10:	2302      	movs	r3, #2
 8002e12:	e0cc      	b.n	8002fae <HAL_I2C_Master_Transmit+0x1ea>
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2201      	movs	r2, #1
 8002e18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 0301 	and.w	r3, r3, #1
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d007      	beq.n	8002e3a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	681a      	ldr	r2, [r3, #0]
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f042 0201 	orr.w	r2, r2, #1
 8002e38:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	681a      	ldr	r2, [r3, #0]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e48:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	2221      	movs	r2, #33	; 0x21
 8002e4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	2210      	movs	r2, #16
 8002e56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	893a      	ldrh	r2, [r7, #8]
 8002e6a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e70:	b29a      	uxth	r2, r3
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	4a50      	ldr	r2, [pc, #320]	; (8002fbc <HAL_I2C_Master_Transmit+0x1f8>)
 8002e7a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002e7c:	8979      	ldrh	r1, [r7, #10]
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	6a3a      	ldr	r2, [r7, #32]
 8002e82:	68f8      	ldr	r0, [r7, #12]
 8002e84:	f000 fac2 	bl	800340c <I2C_MasterRequestWrite>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d001      	beq.n	8002e92 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e08d      	b.n	8002fae <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e92:	2300      	movs	r3, #0
 8002e94:	613b      	str	r3, [r7, #16]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	695b      	ldr	r3, [r3, #20]
 8002e9c:	613b      	str	r3, [r7, #16]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	699b      	ldr	r3, [r3, #24]
 8002ea4:	613b      	str	r3, [r7, #16]
 8002ea6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002ea8:	e066      	b.n	8002f78 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002eaa:	697a      	ldr	r2, [r7, #20]
 8002eac:	6a39      	ldr	r1, [r7, #32]
 8002eae:	68f8      	ldr	r0, [r7, #12]
 8002eb0:	f000 fcd2 	bl	8003858 <I2C_WaitOnTXEFlagUntilTimeout>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d00d      	beq.n	8002ed6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ebe:	2b04      	cmp	r3, #4
 8002ec0:	d107      	bne.n	8002ed2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ed0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	e06b      	b.n	8002fae <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eda:	781a      	ldrb	r2, [r3, #0]
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee6:	1c5a      	adds	r2, r3, #1
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ef0:	b29b      	uxth	r3, r3
 8002ef2:	3b01      	subs	r3, #1
 8002ef4:	b29a      	uxth	r2, r3
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002efe:	3b01      	subs	r3, #1
 8002f00:	b29a      	uxth	r2, r3
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	695b      	ldr	r3, [r3, #20]
 8002f0c:	f003 0304 	and.w	r3, r3, #4
 8002f10:	2b04      	cmp	r3, #4
 8002f12:	d11b      	bne.n	8002f4c <HAL_I2C_Master_Transmit+0x188>
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d017      	beq.n	8002f4c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f20:	781a      	ldrb	r2, [r3, #0]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f2c:	1c5a      	adds	r2, r3, #1
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f36:	b29b      	uxth	r3, r3
 8002f38:	3b01      	subs	r3, #1
 8002f3a:	b29a      	uxth	r2, r3
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f44:	3b01      	subs	r3, #1
 8002f46:	b29a      	uxth	r2, r3
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f4c:	697a      	ldr	r2, [r7, #20]
 8002f4e:	6a39      	ldr	r1, [r7, #32]
 8002f50:	68f8      	ldr	r0, [r7, #12]
 8002f52:	f000 fcc2 	bl	80038da <I2C_WaitOnBTFFlagUntilTimeout>
 8002f56:	4603      	mov	r3, r0
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d00d      	beq.n	8002f78 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f60:	2b04      	cmp	r3, #4
 8002f62:	d107      	bne.n	8002f74 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f72:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e01a      	b.n	8002fae <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d194      	bne.n	8002eaa <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f8e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2220      	movs	r2, #32
 8002f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	e000      	b.n	8002fae <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002fac:	2302      	movs	r3, #2
  }
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3718      	adds	r7, #24
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	00100002 	.word	0x00100002
 8002fbc:	ffff0000 	.word	0xffff0000

08002fc0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b08c      	sub	sp, #48	; 0x30
 8002fc4:	af02      	add	r7, sp, #8
 8002fc6:	60f8      	str	r0, [r7, #12]
 8002fc8:	607a      	str	r2, [r7, #4]
 8002fca:	461a      	mov	r2, r3
 8002fcc:	460b      	mov	r3, r1
 8002fce:	817b      	strh	r3, [r7, #10]
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002fd4:	f7ff fa0e 	bl	80023f4 <HAL_GetTick>
 8002fd8:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	2b20      	cmp	r3, #32
 8002fe4:	f040 820b 	bne.w	80033fe <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fea:	9300      	str	r3, [sp, #0]
 8002fec:	2319      	movs	r3, #25
 8002fee:	2201      	movs	r2, #1
 8002ff0:	497c      	ldr	r1, [pc, #496]	; (80031e4 <HAL_I2C_Master_Receive+0x224>)
 8002ff2:	68f8      	ldr	r0, [r7, #12]
 8002ff4:	f000 fb5a 	bl	80036ac <I2C_WaitOnFlagUntilTimeout>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d001      	beq.n	8003002 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002ffe:	2302      	movs	r3, #2
 8003000:	e1fe      	b.n	8003400 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003008:	2b01      	cmp	r3, #1
 800300a:	d101      	bne.n	8003010 <HAL_I2C_Master_Receive+0x50>
 800300c:	2302      	movs	r3, #2
 800300e:	e1f7      	b.n	8003400 <HAL_I2C_Master_Receive+0x440>
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	2201      	movs	r2, #1
 8003014:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f003 0301 	and.w	r3, r3, #1
 8003022:	2b01      	cmp	r3, #1
 8003024:	d007      	beq.n	8003036 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f042 0201 	orr.w	r2, r2, #1
 8003034:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003044:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2222      	movs	r2, #34	; 0x22
 800304a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2210      	movs	r2, #16
 8003052:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2200      	movs	r2, #0
 800305a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	687a      	ldr	r2, [r7, #4]
 8003060:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	893a      	ldrh	r2, [r7, #8]
 8003066:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800306c:	b29a      	uxth	r2, r3
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	4a5c      	ldr	r2, [pc, #368]	; (80031e8 <HAL_I2C_Master_Receive+0x228>)
 8003076:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003078:	8979      	ldrh	r1, [r7, #10]
 800307a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800307c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800307e:	68f8      	ldr	r0, [r7, #12]
 8003080:	f000 fa46 	bl	8003510 <I2C_MasterRequestRead>
 8003084:	4603      	mov	r3, r0
 8003086:	2b00      	cmp	r3, #0
 8003088:	d001      	beq.n	800308e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e1b8      	b.n	8003400 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003092:	2b00      	cmp	r3, #0
 8003094:	d113      	bne.n	80030be <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003096:	2300      	movs	r3, #0
 8003098:	623b      	str	r3, [r7, #32]
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	695b      	ldr	r3, [r3, #20]
 80030a0:	623b      	str	r3, [r7, #32]
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	699b      	ldr	r3, [r3, #24]
 80030a8:	623b      	str	r3, [r7, #32]
 80030aa:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030ba:	601a      	str	r2, [r3, #0]
 80030bc:	e18c      	b.n	80033d8 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d11b      	bne.n	80030fe <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030d4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030d6:	2300      	movs	r3, #0
 80030d8:	61fb      	str	r3, [r7, #28]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	695b      	ldr	r3, [r3, #20]
 80030e0:	61fb      	str	r3, [r7, #28]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	699b      	ldr	r3, [r3, #24]
 80030e8:	61fb      	str	r3, [r7, #28]
 80030ea:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030fa:	601a      	str	r2, [r3, #0]
 80030fc:	e16c      	b.n	80033d8 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003102:	2b02      	cmp	r3, #2
 8003104:	d11b      	bne.n	800313e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003114:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003124:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003126:	2300      	movs	r3, #0
 8003128:	61bb      	str	r3, [r7, #24]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	695b      	ldr	r3, [r3, #20]
 8003130:	61bb      	str	r3, [r7, #24]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	699b      	ldr	r3, [r3, #24]
 8003138:	61bb      	str	r3, [r7, #24]
 800313a:	69bb      	ldr	r3, [r7, #24]
 800313c:	e14c      	b.n	80033d8 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800314c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800314e:	2300      	movs	r3, #0
 8003150:	617b      	str	r3, [r7, #20]
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	695b      	ldr	r3, [r3, #20]
 8003158:	617b      	str	r3, [r7, #20]
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	699b      	ldr	r3, [r3, #24]
 8003160:	617b      	str	r3, [r7, #20]
 8003162:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003164:	e138      	b.n	80033d8 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800316a:	2b03      	cmp	r3, #3
 800316c:	f200 80f1 	bhi.w	8003352 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003174:	2b01      	cmp	r3, #1
 8003176:	d123      	bne.n	80031c0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003178:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800317a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800317c:	68f8      	ldr	r0, [r7, #12]
 800317e:	f000 fbed 	bl	800395c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003182:	4603      	mov	r3, r0
 8003184:	2b00      	cmp	r3, #0
 8003186:	d001      	beq.n	800318c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e139      	b.n	8003400 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	691a      	ldr	r2, [r3, #16]
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003196:	b2d2      	uxtb	r2, r2
 8003198:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319e:	1c5a      	adds	r2, r3, #1
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031a8:	3b01      	subs	r3, #1
 80031aa:	b29a      	uxth	r2, r3
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031b4:	b29b      	uxth	r3, r3
 80031b6:	3b01      	subs	r3, #1
 80031b8:	b29a      	uxth	r2, r3
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	855a      	strh	r2, [r3, #42]	; 0x2a
 80031be:	e10b      	b.n	80033d8 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031c4:	2b02      	cmp	r3, #2
 80031c6:	d14e      	bne.n	8003266 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80031c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ca:	9300      	str	r3, [sp, #0]
 80031cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ce:	2200      	movs	r2, #0
 80031d0:	4906      	ldr	r1, [pc, #24]	; (80031ec <HAL_I2C_Master_Receive+0x22c>)
 80031d2:	68f8      	ldr	r0, [r7, #12]
 80031d4:	f000 fa6a 	bl	80036ac <I2C_WaitOnFlagUntilTimeout>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d008      	beq.n	80031f0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e10e      	b.n	8003400 <HAL_I2C_Master_Receive+0x440>
 80031e2:	bf00      	nop
 80031e4:	00100002 	.word	0x00100002
 80031e8:	ffff0000 	.word	0xffff0000
 80031ec:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	691a      	ldr	r2, [r3, #16]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800320a:	b2d2      	uxtb	r2, r2
 800320c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003212:	1c5a      	adds	r2, r3, #1
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800321c:	3b01      	subs	r3, #1
 800321e:	b29a      	uxth	r2, r3
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003228:	b29b      	uxth	r3, r3
 800322a:	3b01      	subs	r3, #1
 800322c:	b29a      	uxth	r2, r3
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	691a      	ldr	r2, [r3, #16]
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800323c:	b2d2      	uxtb	r2, r2
 800323e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003244:	1c5a      	adds	r2, r3, #1
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800324e:	3b01      	subs	r3, #1
 8003250:	b29a      	uxth	r2, r3
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800325a:	b29b      	uxth	r3, r3
 800325c:	3b01      	subs	r3, #1
 800325e:	b29a      	uxth	r2, r3
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003264:	e0b8      	b.n	80033d8 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003268:	9300      	str	r3, [sp, #0]
 800326a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800326c:	2200      	movs	r2, #0
 800326e:	4966      	ldr	r1, [pc, #408]	; (8003408 <HAL_I2C_Master_Receive+0x448>)
 8003270:	68f8      	ldr	r0, [r7, #12]
 8003272:	f000 fa1b 	bl	80036ac <I2C_WaitOnFlagUntilTimeout>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d001      	beq.n	8003280 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e0bf      	b.n	8003400 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800328e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	691a      	ldr	r2, [r3, #16]
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800329a:	b2d2      	uxtb	r2, r2
 800329c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a2:	1c5a      	adds	r2, r3, #1
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032ac:	3b01      	subs	r3, #1
 80032ae:	b29a      	uxth	r2, r3
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032b8:	b29b      	uxth	r3, r3
 80032ba:	3b01      	subs	r3, #1
 80032bc:	b29a      	uxth	r2, r3
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032c4:	9300      	str	r3, [sp, #0]
 80032c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032c8:	2200      	movs	r2, #0
 80032ca:	494f      	ldr	r1, [pc, #316]	; (8003408 <HAL_I2C_Master_Receive+0x448>)
 80032cc:	68f8      	ldr	r0, [r7, #12]
 80032ce:	f000 f9ed 	bl	80036ac <I2C_WaitOnFlagUntilTimeout>
 80032d2:	4603      	mov	r3, r0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d001      	beq.n	80032dc <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	e091      	b.n	8003400 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	691a      	ldr	r2, [r3, #16]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f6:	b2d2      	uxtb	r2, r2
 80032f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032fe:	1c5a      	adds	r2, r3, #1
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003308:	3b01      	subs	r3, #1
 800330a:	b29a      	uxth	r2, r3
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003314:	b29b      	uxth	r3, r3
 8003316:	3b01      	subs	r3, #1
 8003318:	b29a      	uxth	r2, r3
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	691a      	ldr	r2, [r3, #16]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003328:	b2d2      	uxtb	r2, r2
 800332a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003330:	1c5a      	adds	r2, r3, #1
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800333a:	3b01      	subs	r3, #1
 800333c:	b29a      	uxth	r2, r3
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003346:	b29b      	uxth	r3, r3
 8003348:	3b01      	subs	r3, #1
 800334a:	b29a      	uxth	r2, r3
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003350:	e042      	b.n	80033d8 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003352:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003354:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003356:	68f8      	ldr	r0, [r7, #12]
 8003358:	f000 fb00 	bl	800395c <I2C_WaitOnRXNEFlagUntilTimeout>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d001      	beq.n	8003366 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e04c      	b.n	8003400 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	691a      	ldr	r2, [r3, #16]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003370:	b2d2      	uxtb	r2, r2
 8003372:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003378:	1c5a      	adds	r2, r3, #1
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003382:	3b01      	subs	r3, #1
 8003384:	b29a      	uxth	r2, r3
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800338e:	b29b      	uxth	r3, r3
 8003390:	3b01      	subs	r3, #1
 8003392:	b29a      	uxth	r2, r3
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	695b      	ldr	r3, [r3, #20]
 800339e:	f003 0304 	and.w	r3, r3, #4
 80033a2:	2b04      	cmp	r3, #4
 80033a4:	d118      	bne.n	80033d8 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	691a      	ldr	r2, [r3, #16]
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b0:	b2d2      	uxtb	r2, r2
 80033b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b8:	1c5a      	adds	r2, r3, #1
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033c2:	3b01      	subs	r3, #1
 80033c4:	b29a      	uxth	r2, r3
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	3b01      	subs	r3, #1
 80033d2:	b29a      	uxth	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033dc:	2b00      	cmp	r3, #0
 80033de:	f47f aec2 	bne.w	8003166 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2220      	movs	r2, #32
 80033e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2200      	movs	r2, #0
 80033ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2200      	movs	r2, #0
 80033f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80033fa:	2300      	movs	r3, #0
 80033fc:	e000      	b.n	8003400 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80033fe:	2302      	movs	r3, #2
  }
}
 8003400:	4618      	mov	r0, r3
 8003402:	3728      	adds	r7, #40	; 0x28
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}
 8003408:	00010004 	.word	0x00010004

0800340c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b088      	sub	sp, #32
 8003410:	af02      	add	r7, sp, #8
 8003412:	60f8      	str	r0, [r7, #12]
 8003414:	607a      	str	r2, [r7, #4]
 8003416:	603b      	str	r3, [r7, #0]
 8003418:	460b      	mov	r3, r1
 800341a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003420:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	2b08      	cmp	r3, #8
 8003426:	d006      	beq.n	8003436 <I2C_MasterRequestWrite+0x2a>
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	2b01      	cmp	r3, #1
 800342c:	d003      	beq.n	8003436 <I2C_MasterRequestWrite+0x2a>
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003434:	d108      	bne.n	8003448 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003444:	601a      	str	r2, [r3, #0]
 8003446:	e00b      	b.n	8003460 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800344c:	2b12      	cmp	r3, #18
 800344e:	d107      	bne.n	8003460 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800345e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	9300      	str	r3, [sp, #0]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2200      	movs	r2, #0
 8003468:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800346c:	68f8      	ldr	r0, [r7, #12]
 800346e:	f000 f91d 	bl	80036ac <I2C_WaitOnFlagUntilTimeout>
 8003472:	4603      	mov	r3, r0
 8003474:	2b00      	cmp	r3, #0
 8003476:	d00d      	beq.n	8003494 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003482:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003486:	d103      	bne.n	8003490 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800348e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003490:	2303      	movs	r3, #3
 8003492:	e035      	b.n	8003500 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	691b      	ldr	r3, [r3, #16]
 8003498:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800349c:	d108      	bne.n	80034b0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800349e:	897b      	ldrh	r3, [r7, #10]
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	461a      	mov	r2, r3
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80034ac:	611a      	str	r2, [r3, #16]
 80034ae:	e01b      	b.n	80034e8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80034b0:	897b      	ldrh	r3, [r7, #10]
 80034b2:	11db      	asrs	r3, r3, #7
 80034b4:	b2db      	uxtb	r3, r3
 80034b6:	f003 0306 	and.w	r3, r3, #6
 80034ba:	b2db      	uxtb	r3, r3
 80034bc:	f063 030f 	orn	r3, r3, #15
 80034c0:	b2da      	uxtb	r2, r3
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	490e      	ldr	r1, [pc, #56]	; (8003508 <I2C_MasterRequestWrite+0xfc>)
 80034ce:	68f8      	ldr	r0, [r7, #12]
 80034d0:	f000 f943 	bl	800375a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d001      	beq.n	80034de <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e010      	b.n	8003500 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80034de:	897b      	ldrh	r3, [r7, #10]
 80034e0:	b2da      	uxtb	r2, r3
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	4907      	ldr	r1, [pc, #28]	; (800350c <I2C_MasterRequestWrite+0x100>)
 80034ee:	68f8      	ldr	r0, [r7, #12]
 80034f0:	f000 f933 	bl	800375a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d001      	beq.n	80034fe <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e000      	b.n	8003500 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80034fe:	2300      	movs	r3, #0
}
 8003500:	4618      	mov	r0, r3
 8003502:	3718      	adds	r7, #24
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}
 8003508:	00010008 	.word	0x00010008
 800350c:	00010002 	.word	0x00010002

08003510 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b088      	sub	sp, #32
 8003514:	af02      	add	r7, sp, #8
 8003516:	60f8      	str	r0, [r7, #12]
 8003518:	607a      	str	r2, [r7, #4]
 800351a:	603b      	str	r3, [r7, #0]
 800351c:	460b      	mov	r3, r1
 800351e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003524:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003534:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	2b08      	cmp	r3, #8
 800353a:	d006      	beq.n	800354a <I2C_MasterRequestRead+0x3a>
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	2b01      	cmp	r3, #1
 8003540:	d003      	beq.n	800354a <I2C_MasterRequestRead+0x3a>
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003548:	d108      	bne.n	800355c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	681a      	ldr	r2, [r3, #0]
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003558:	601a      	str	r2, [r3, #0]
 800355a:	e00b      	b.n	8003574 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003560:	2b11      	cmp	r3, #17
 8003562:	d107      	bne.n	8003574 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003572:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	9300      	str	r3, [sp, #0]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2200      	movs	r2, #0
 800357c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003580:	68f8      	ldr	r0, [r7, #12]
 8003582:	f000 f893 	bl	80036ac <I2C_WaitOnFlagUntilTimeout>
 8003586:	4603      	mov	r3, r0
 8003588:	2b00      	cmp	r3, #0
 800358a:	d00d      	beq.n	80035a8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003596:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800359a:	d103      	bne.n	80035a4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80035a2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80035a4:	2303      	movs	r3, #3
 80035a6:	e079      	b.n	800369c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	691b      	ldr	r3, [r3, #16]
 80035ac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80035b0:	d108      	bne.n	80035c4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80035b2:	897b      	ldrh	r3, [r7, #10]
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	f043 0301 	orr.w	r3, r3, #1
 80035ba:	b2da      	uxtb	r2, r3
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	611a      	str	r2, [r3, #16]
 80035c2:	e05f      	b.n	8003684 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80035c4:	897b      	ldrh	r3, [r7, #10]
 80035c6:	11db      	asrs	r3, r3, #7
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	f003 0306 	and.w	r3, r3, #6
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	f063 030f 	orn	r3, r3, #15
 80035d4:	b2da      	uxtb	r2, r3
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	687a      	ldr	r2, [r7, #4]
 80035e0:	4930      	ldr	r1, [pc, #192]	; (80036a4 <I2C_MasterRequestRead+0x194>)
 80035e2:	68f8      	ldr	r0, [r7, #12]
 80035e4:	f000 f8b9 	bl	800375a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d001      	beq.n	80035f2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e054      	b.n	800369c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80035f2:	897b      	ldrh	r3, [r7, #10]
 80035f4:	b2da      	uxtb	r2, r3
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	687a      	ldr	r2, [r7, #4]
 8003600:	4929      	ldr	r1, [pc, #164]	; (80036a8 <I2C_MasterRequestRead+0x198>)
 8003602:	68f8      	ldr	r0, [r7, #12]
 8003604:	f000 f8a9 	bl	800375a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	d001      	beq.n	8003612 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e044      	b.n	800369c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003612:	2300      	movs	r3, #0
 8003614:	613b      	str	r3, [r7, #16]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	695b      	ldr	r3, [r3, #20]
 800361c:	613b      	str	r3, [r7, #16]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	699b      	ldr	r3, [r3, #24]
 8003624:	613b      	str	r3, [r7, #16]
 8003626:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003636:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	9300      	str	r3, [sp, #0]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2200      	movs	r2, #0
 8003640:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003644:	68f8      	ldr	r0, [r7, #12]
 8003646:	f000 f831 	bl	80036ac <I2C_WaitOnFlagUntilTimeout>
 800364a:	4603      	mov	r3, r0
 800364c:	2b00      	cmp	r3, #0
 800364e:	d00d      	beq.n	800366c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800365a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800365e:	d103      	bne.n	8003668 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003666:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8003668:	2303      	movs	r3, #3
 800366a:	e017      	b.n	800369c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800366c:	897b      	ldrh	r3, [r7, #10]
 800366e:	11db      	asrs	r3, r3, #7
 8003670:	b2db      	uxtb	r3, r3
 8003672:	f003 0306 	and.w	r3, r3, #6
 8003676:	b2db      	uxtb	r3, r3
 8003678:	f063 030e 	orn	r3, r3, #14
 800367c:	b2da      	uxtb	r2, r3
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	687a      	ldr	r2, [r7, #4]
 8003688:	4907      	ldr	r1, [pc, #28]	; (80036a8 <I2C_MasterRequestRead+0x198>)
 800368a:	68f8      	ldr	r0, [r7, #12]
 800368c:	f000 f865 	bl	800375a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003690:	4603      	mov	r3, r0
 8003692:	2b00      	cmp	r3, #0
 8003694:	d001      	beq.n	800369a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	e000      	b.n	800369c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800369a:	2300      	movs	r3, #0
}
 800369c:	4618      	mov	r0, r3
 800369e:	3718      	adds	r7, #24
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}
 80036a4:	00010008 	.word	0x00010008
 80036a8:	00010002 	.word	0x00010002

080036ac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	60f8      	str	r0, [r7, #12]
 80036b4:	60b9      	str	r1, [r7, #8]
 80036b6:	603b      	str	r3, [r7, #0]
 80036b8:	4613      	mov	r3, r2
 80036ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036bc:	e025      	b.n	800370a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036c4:	d021      	beq.n	800370a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036c6:	f7fe fe95 	bl	80023f4 <HAL_GetTick>
 80036ca:	4602      	mov	r2, r0
 80036cc:	69bb      	ldr	r3, [r7, #24]
 80036ce:	1ad3      	subs	r3, r2, r3
 80036d0:	683a      	ldr	r2, [r7, #0]
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d302      	bcc.n	80036dc <I2C_WaitOnFlagUntilTimeout+0x30>
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d116      	bne.n	800370a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2200      	movs	r2, #0
 80036e0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	2220      	movs	r2, #32
 80036e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2200      	movs	r2, #0
 80036ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036f6:	f043 0220 	orr.w	r2, r3, #32
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2200      	movs	r2, #0
 8003702:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e023      	b.n	8003752 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	0c1b      	lsrs	r3, r3, #16
 800370e:	b2db      	uxtb	r3, r3
 8003710:	2b01      	cmp	r3, #1
 8003712:	d10d      	bne.n	8003730 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	695b      	ldr	r3, [r3, #20]
 800371a:	43da      	mvns	r2, r3
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	4013      	ands	r3, r2
 8003720:	b29b      	uxth	r3, r3
 8003722:	2b00      	cmp	r3, #0
 8003724:	bf0c      	ite	eq
 8003726:	2301      	moveq	r3, #1
 8003728:	2300      	movne	r3, #0
 800372a:	b2db      	uxtb	r3, r3
 800372c:	461a      	mov	r2, r3
 800372e:	e00c      	b.n	800374a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	699b      	ldr	r3, [r3, #24]
 8003736:	43da      	mvns	r2, r3
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	4013      	ands	r3, r2
 800373c:	b29b      	uxth	r3, r3
 800373e:	2b00      	cmp	r3, #0
 8003740:	bf0c      	ite	eq
 8003742:	2301      	moveq	r3, #1
 8003744:	2300      	movne	r3, #0
 8003746:	b2db      	uxtb	r3, r3
 8003748:	461a      	mov	r2, r3
 800374a:	79fb      	ldrb	r3, [r7, #7]
 800374c:	429a      	cmp	r2, r3
 800374e:	d0b6      	beq.n	80036be <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003750:	2300      	movs	r3, #0
}
 8003752:	4618      	mov	r0, r3
 8003754:	3710      	adds	r7, #16
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}

0800375a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800375a:	b580      	push	{r7, lr}
 800375c:	b084      	sub	sp, #16
 800375e:	af00      	add	r7, sp, #0
 8003760:	60f8      	str	r0, [r7, #12]
 8003762:	60b9      	str	r1, [r7, #8]
 8003764:	607a      	str	r2, [r7, #4]
 8003766:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003768:	e051      	b.n	800380e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	695b      	ldr	r3, [r3, #20]
 8003770:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003774:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003778:	d123      	bne.n	80037c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	681a      	ldr	r2, [r3, #0]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003788:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003792:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2200      	movs	r2, #0
 8003798:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	2220      	movs	r2, #32
 800379e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2200      	movs	r2, #0
 80037a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ae:	f043 0204 	orr.w	r2, r3, #4
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2200      	movs	r2, #0
 80037ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e046      	b.n	8003850 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037c8:	d021      	beq.n	800380e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037ca:	f7fe fe13 	bl	80023f4 <HAL_GetTick>
 80037ce:	4602      	mov	r2, r0
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	687a      	ldr	r2, [r7, #4]
 80037d6:	429a      	cmp	r2, r3
 80037d8:	d302      	bcc.n	80037e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d116      	bne.n	800380e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	2200      	movs	r2, #0
 80037e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2220      	movs	r2, #32
 80037ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2200      	movs	r2, #0
 80037f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037fa:	f043 0220 	orr.w	r2, r3, #32
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2200      	movs	r2, #0
 8003806:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e020      	b.n	8003850 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	0c1b      	lsrs	r3, r3, #16
 8003812:	b2db      	uxtb	r3, r3
 8003814:	2b01      	cmp	r3, #1
 8003816:	d10c      	bne.n	8003832 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	695b      	ldr	r3, [r3, #20]
 800381e:	43da      	mvns	r2, r3
 8003820:	68bb      	ldr	r3, [r7, #8]
 8003822:	4013      	ands	r3, r2
 8003824:	b29b      	uxth	r3, r3
 8003826:	2b00      	cmp	r3, #0
 8003828:	bf14      	ite	ne
 800382a:	2301      	movne	r3, #1
 800382c:	2300      	moveq	r3, #0
 800382e:	b2db      	uxtb	r3, r3
 8003830:	e00b      	b.n	800384a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	699b      	ldr	r3, [r3, #24]
 8003838:	43da      	mvns	r2, r3
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	4013      	ands	r3, r2
 800383e:	b29b      	uxth	r3, r3
 8003840:	2b00      	cmp	r3, #0
 8003842:	bf14      	ite	ne
 8003844:	2301      	movne	r3, #1
 8003846:	2300      	moveq	r3, #0
 8003848:	b2db      	uxtb	r3, r3
 800384a:	2b00      	cmp	r3, #0
 800384c:	d18d      	bne.n	800376a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800384e:	2300      	movs	r3, #0
}
 8003850:	4618      	mov	r0, r3
 8003852:	3710      	adds	r7, #16
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}

08003858 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b084      	sub	sp, #16
 800385c:	af00      	add	r7, sp, #0
 800385e:	60f8      	str	r0, [r7, #12]
 8003860:	60b9      	str	r1, [r7, #8]
 8003862:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003864:	e02d      	b.n	80038c2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003866:	68f8      	ldr	r0, [r7, #12]
 8003868:	f000 f8ce 	bl	8003a08 <I2C_IsAcknowledgeFailed>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d001      	beq.n	8003876 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e02d      	b.n	80038d2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003876:	68bb      	ldr	r3, [r7, #8]
 8003878:	f1b3 3fff 	cmp.w	r3, #4294967295
 800387c:	d021      	beq.n	80038c2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800387e:	f7fe fdb9 	bl	80023f4 <HAL_GetTick>
 8003882:	4602      	mov	r2, r0
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	1ad3      	subs	r3, r2, r3
 8003888:	68ba      	ldr	r2, [r7, #8]
 800388a:	429a      	cmp	r2, r3
 800388c:	d302      	bcc.n	8003894 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d116      	bne.n	80038c2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2200      	movs	r2, #0
 8003898:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2220      	movs	r2, #32
 800389e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ae:	f043 0220 	orr.w	r2, r3, #32
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2200      	movs	r2, #0
 80038ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e007      	b.n	80038d2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	695b      	ldr	r3, [r3, #20]
 80038c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038cc:	2b80      	cmp	r3, #128	; 0x80
 80038ce:	d1ca      	bne.n	8003866 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3710      	adds	r7, #16
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}

080038da <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038da:	b580      	push	{r7, lr}
 80038dc:	b084      	sub	sp, #16
 80038de:	af00      	add	r7, sp, #0
 80038e0:	60f8      	str	r0, [r7, #12]
 80038e2:	60b9      	str	r1, [r7, #8]
 80038e4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80038e6:	e02d      	b.n	8003944 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80038e8:	68f8      	ldr	r0, [r7, #12]
 80038ea:	f000 f88d 	bl	8003a08 <I2C_IsAcknowledgeFailed>
 80038ee:	4603      	mov	r3, r0
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d001      	beq.n	80038f8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e02d      	b.n	8003954 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038fe:	d021      	beq.n	8003944 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003900:	f7fe fd78 	bl	80023f4 <HAL_GetTick>
 8003904:	4602      	mov	r2, r0
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	1ad3      	subs	r3, r2, r3
 800390a:	68ba      	ldr	r2, [r7, #8]
 800390c:	429a      	cmp	r2, r3
 800390e:	d302      	bcc.n	8003916 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d116      	bne.n	8003944 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2200      	movs	r2, #0
 800391a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2220      	movs	r2, #32
 8003920:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2200      	movs	r2, #0
 8003928:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003930:	f043 0220 	orr.w	r2, r3, #32
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	2200      	movs	r2, #0
 800393c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	e007      	b.n	8003954 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	695b      	ldr	r3, [r3, #20]
 800394a:	f003 0304 	and.w	r3, r3, #4
 800394e:	2b04      	cmp	r3, #4
 8003950:	d1ca      	bne.n	80038e8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003952:	2300      	movs	r3, #0
}
 8003954:	4618      	mov	r0, r3
 8003956:	3710      	adds	r7, #16
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}

0800395c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0
 8003962:	60f8      	str	r0, [r7, #12]
 8003964:	60b9      	str	r1, [r7, #8]
 8003966:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003968:	e042      	b.n	80039f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	695b      	ldr	r3, [r3, #20]
 8003970:	f003 0310 	and.w	r3, r3, #16
 8003974:	2b10      	cmp	r3, #16
 8003976:	d119      	bne.n	80039ac <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f06f 0210 	mvn.w	r2, #16
 8003980:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2200      	movs	r2, #0
 8003986:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2220      	movs	r2, #32
 800398c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2200      	movs	r2, #0
 8003994:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	e029      	b.n	8003a00 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039ac:	f7fe fd22 	bl	80023f4 <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	68ba      	ldr	r2, [r7, #8]
 80039b8:	429a      	cmp	r2, r3
 80039ba:	d302      	bcc.n	80039c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80039bc:	68bb      	ldr	r3, [r7, #8]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d116      	bne.n	80039f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2200      	movs	r2, #0
 80039c6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2220      	movs	r2, #32
 80039cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2200      	movs	r2, #0
 80039d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039dc:	f043 0220 	orr.w	r2, r3, #32
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2200      	movs	r2, #0
 80039e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e007      	b.n	8003a00 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	695b      	ldr	r3, [r3, #20]
 80039f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039fa:	2b40      	cmp	r3, #64	; 0x40
 80039fc:	d1b5      	bne.n	800396a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80039fe:	2300      	movs	r3, #0
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	3710      	adds	r7, #16
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}

08003a08 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	b083      	sub	sp, #12
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	695b      	ldr	r3, [r3, #20]
 8003a16:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a1e:	d11b      	bne.n	8003a58 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003a28:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2220      	movs	r2, #32
 8003a34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a44:	f043 0204 	orr.w	r2, r3, #4
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003a54:	2301      	movs	r3, #1
 8003a56:	e000      	b.n	8003a5a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003a58:	2300      	movs	r3, #0
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	370c      	adds	r7, #12
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a64:	4770      	bx	lr
	...

08003a68 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b083      	sub	sp, #12
 8003a6c:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8003a6e:	4b06      	ldr	r3, [pc, #24]	; (8003a88 <HAL_PWR_EnableBkUpAccess+0x20>)
 8003a70:	2201      	movs	r2, #1
 8003a72:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8003a74:	4b05      	ldr	r3, [pc, #20]	; (8003a8c <HAL_PWR_EnableBkUpAccess+0x24>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8003a7a:	687b      	ldr	r3, [r7, #4]
}
 8003a7c:	bf00      	nop
 8003a7e:	370c      	adds	r7, #12
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr
 8003a88:	420e0020 	.word	0x420e0020
 8003a8c:	40007000 	.word	0x40007000

08003a90 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8003a96:	4b06      	ldr	r3, [pc, #24]	; (8003ab0 <HAL_PWR_DisableBkUpAccess+0x20>)
 8003a98:	2200      	movs	r2, #0
 8003a9a:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8003a9c:	4b05      	ldr	r3, [pc, #20]	; (8003ab4 <HAL_PWR_DisableBkUpAccess+0x24>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8003aa2:	687b      	ldr	r3, [r7, #4]
}
 8003aa4:	bf00      	nop
 8003aa6:	370c      	adds	r7, #12
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr
 8003ab0:	420e0020 	.word	0x420e0020
 8003ab4:	40007000 	.word	0x40007000

08003ab8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b086      	sub	sp, #24
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d101      	bne.n	8003aca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e267      	b.n	8003f9a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 0301 	and.w	r3, r3, #1
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d075      	beq.n	8003bc2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003ad6:	4b88      	ldr	r3, [pc, #544]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	f003 030c 	and.w	r3, r3, #12
 8003ade:	2b04      	cmp	r3, #4
 8003ae0:	d00c      	beq.n	8003afc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ae2:	4b85      	ldr	r3, [pc, #532]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003aea:	2b08      	cmp	r3, #8
 8003aec:	d112      	bne.n	8003b14 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003aee:	4b82      	ldr	r3, [pc, #520]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003af6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003afa:	d10b      	bne.n	8003b14 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003afc:	4b7e      	ldr	r3, [pc, #504]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d05b      	beq.n	8003bc0 <HAL_RCC_OscConfig+0x108>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d157      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003b10:	2301      	movs	r3, #1
 8003b12:	e242      	b.n	8003f9a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b1c:	d106      	bne.n	8003b2c <HAL_RCC_OscConfig+0x74>
 8003b1e:	4b76      	ldr	r3, [pc, #472]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	4a75      	ldr	r2, [pc, #468]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003b24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b28:	6013      	str	r3, [r2, #0]
 8003b2a:	e01d      	b.n	8003b68 <HAL_RCC_OscConfig+0xb0>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003b34:	d10c      	bne.n	8003b50 <HAL_RCC_OscConfig+0x98>
 8003b36:	4b70      	ldr	r3, [pc, #448]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a6f      	ldr	r2, [pc, #444]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003b3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003b40:	6013      	str	r3, [r2, #0]
 8003b42:	4b6d      	ldr	r3, [pc, #436]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a6c      	ldr	r2, [pc, #432]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003b48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b4c:	6013      	str	r3, [r2, #0]
 8003b4e:	e00b      	b.n	8003b68 <HAL_RCC_OscConfig+0xb0>
 8003b50:	4b69      	ldr	r3, [pc, #420]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a68      	ldr	r2, [pc, #416]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003b56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b5a:	6013      	str	r3, [r2, #0]
 8003b5c:	4b66      	ldr	r3, [pc, #408]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a65      	ldr	r2, [pc, #404]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003b62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d013      	beq.n	8003b98 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b70:	f7fe fc40 	bl	80023f4 <HAL_GetTick>
 8003b74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b76:	e008      	b.n	8003b8a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b78:	f7fe fc3c 	bl	80023f4 <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	2b64      	cmp	r3, #100	; 0x64
 8003b84:	d901      	bls.n	8003b8a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003b86:	2303      	movs	r3, #3
 8003b88:	e207      	b.n	8003f9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b8a:	4b5b      	ldr	r3, [pc, #364]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d0f0      	beq.n	8003b78 <HAL_RCC_OscConfig+0xc0>
 8003b96:	e014      	b.n	8003bc2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b98:	f7fe fc2c 	bl	80023f4 <HAL_GetTick>
 8003b9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b9e:	e008      	b.n	8003bb2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ba0:	f7fe fc28 	bl	80023f4 <HAL_GetTick>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	2b64      	cmp	r3, #100	; 0x64
 8003bac:	d901      	bls.n	8003bb2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e1f3      	b.n	8003f9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003bb2:	4b51      	ldr	r3, [pc, #324]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d1f0      	bne.n	8003ba0 <HAL_RCC_OscConfig+0xe8>
 8003bbe:	e000      	b.n	8003bc2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f003 0302 	and.w	r3, r3, #2
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d063      	beq.n	8003c96 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003bce:	4b4a      	ldr	r3, [pc, #296]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	f003 030c 	and.w	r3, r3, #12
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d00b      	beq.n	8003bf2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003bda:	4b47      	ldr	r3, [pc, #284]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003bdc:	689b      	ldr	r3, [r3, #8]
 8003bde:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003be2:	2b08      	cmp	r3, #8
 8003be4:	d11c      	bne.n	8003c20 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003be6:	4b44      	ldr	r3, [pc, #272]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003be8:	685b      	ldr	r3, [r3, #4]
 8003bea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d116      	bne.n	8003c20 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bf2:	4b41      	ldr	r3, [pc, #260]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 0302 	and.w	r3, r3, #2
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d005      	beq.n	8003c0a <HAL_RCC_OscConfig+0x152>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	68db      	ldr	r3, [r3, #12]
 8003c02:	2b01      	cmp	r3, #1
 8003c04:	d001      	beq.n	8003c0a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003c06:	2301      	movs	r3, #1
 8003c08:	e1c7      	b.n	8003f9a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c0a:	4b3b      	ldr	r3, [pc, #236]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	691b      	ldr	r3, [r3, #16]
 8003c16:	00db      	lsls	r3, r3, #3
 8003c18:	4937      	ldr	r1, [pc, #220]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003c1e:	e03a      	b.n	8003c96 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	68db      	ldr	r3, [r3, #12]
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d020      	beq.n	8003c6a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003c28:	4b34      	ldr	r3, [pc, #208]	; (8003cfc <HAL_RCC_OscConfig+0x244>)
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c2e:	f7fe fbe1 	bl	80023f4 <HAL_GetTick>
 8003c32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c34:	e008      	b.n	8003c48 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c36:	f7fe fbdd 	bl	80023f4 <HAL_GetTick>
 8003c3a:	4602      	mov	r2, r0
 8003c3c:	693b      	ldr	r3, [r7, #16]
 8003c3e:	1ad3      	subs	r3, r2, r3
 8003c40:	2b02      	cmp	r3, #2
 8003c42:	d901      	bls.n	8003c48 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e1a8      	b.n	8003f9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c48:	4b2b      	ldr	r3, [pc, #172]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f003 0302 	and.w	r3, r3, #2
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d0f0      	beq.n	8003c36 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c54:	4b28      	ldr	r3, [pc, #160]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	691b      	ldr	r3, [r3, #16]
 8003c60:	00db      	lsls	r3, r3, #3
 8003c62:	4925      	ldr	r1, [pc, #148]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003c64:	4313      	orrs	r3, r2
 8003c66:	600b      	str	r3, [r1, #0]
 8003c68:	e015      	b.n	8003c96 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c6a:	4b24      	ldr	r3, [pc, #144]	; (8003cfc <HAL_RCC_OscConfig+0x244>)
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c70:	f7fe fbc0 	bl	80023f4 <HAL_GetTick>
 8003c74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c76:	e008      	b.n	8003c8a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c78:	f7fe fbbc 	bl	80023f4 <HAL_GetTick>
 8003c7c:	4602      	mov	r2, r0
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d901      	bls.n	8003c8a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003c86:	2303      	movs	r3, #3
 8003c88:	e187      	b.n	8003f9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c8a:	4b1b      	ldr	r3, [pc, #108]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f003 0302 	and.w	r3, r3, #2
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d1f0      	bne.n	8003c78 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0308 	and.w	r3, r3, #8
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d036      	beq.n	8003d10 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	695b      	ldr	r3, [r3, #20]
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d016      	beq.n	8003cd8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003caa:	4b15      	ldr	r3, [pc, #84]	; (8003d00 <HAL_RCC_OscConfig+0x248>)
 8003cac:	2201      	movs	r2, #1
 8003cae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cb0:	f7fe fba0 	bl	80023f4 <HAL_GetTick>
 8003cb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cb6:	e008      	b.n	8003cca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003cb8:	f7fe fb9c 	bl	80023f4 <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	2b02      	cmp	r3, #2
 8003cc4:	d901      	bls.n	8003cca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e167      	b.n	8003f9a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003cca:	4b0b      	ldr	r3, [pc, #44]	; (8003cf8 <HAL_RCC_OscConfig+0x240>)
 8003ccc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cce:	f003 0302 	and.w	r3, r3, #2
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d0f0      	beq.n	8003cb8 <HAL_RCC_OscConfig+0x200>
 8003cd6:	e01b      	b.n	8003d10 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cd8:	4b09      	ldr	r3, [pc, #36]	; (8003d00 <HAL_RCC_OscConfig+0x248>)
 8003cda:	2200      	movs	r2, #0
 8003cdc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cde:	f7fe fb89 	bl	80023f4 <HAL_GetTick>
 8003ce2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ce4:	e00e      	b.n	8003d04 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ce6:	f7fe fb85 	bl	80023f4 <HAL_GetTick>
 8003cea:	4602      	mov	r2, r0
 8003cec:	693b      	ldr	r3, [r7, #16]
 8003cee:	1ad3      	subs	r3, r2, r3
 8003cf0:	2b02      	cmp	r3, #2
 8003cf2:	d907      	bls.n	8003d04 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003cf4:	2303      	movs	r3, #3
 8003cf6:	e150      	b.n	8003f9a <HAL_RCC_OscConfig+0x4e2>
 8003cf8:	40023800 	.word	0x40023800
 8003cfc:	42470000 	.word	0x42470000
 8003d00:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003d04:	4b88      	ldr	r3, [pc, #544]	; (8003f28 <HAL_RCC_OscConfig+0x470>)
 8003d06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d08:	f003 0302 	and.w	r3, r3, #2
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d1ea      	bne.n	8003ce6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0304 	and.w	r3, r3, #4
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	f000 8097 	beq.w	8003e4c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d22:	4b81      	ldr	r3, [pc, #516]	; (8003f28 <HAL_RCC_OscConfig+0x470>)
 8003d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d10f      	bne.n	8003d4e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d2e:	2300      	movs	r3, #0
 8003d30:	60bb      	str	r3, [r7, #8]
 8003d32:	4b7d      	ldr	r3, [pc, #500]	; (8003f28 <HAL_RCC_OscConfig+0x470>)
 8003d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d36:	4a7c      	ldr	r2, [pc, #496]	; (8003f28 <HAL_RCC_OscConfig+0x470>)
 8003d38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d3c:	6413      	str	r3, [r2, #64]	; 0x40
 8003d3e:	4b7a      	ldr	r3, [pc, #488]	; (8003f28 <HAL_RCC_OscConfig+0x470>)
 8003d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d46:	60bb      	str	r3, [r7, #8]
 8003d48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d4e:	4b77      	ldr	r3, [pc, #476]	; (8003f2c <HAL_RCC_OscConfig+0x474>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d118      	bne.n	8003d8c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d5a:	4b74      	ldr	r3, [pc, #464]	; (8003f2c <HAL_RCC_OscConfig+0x474>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a73      	ldr	r2, [pc, #460]	; (8003f2c <HAL_RCC_OscConfig+0x474>)
 8003d60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d66:	f7fe fb45 	bl	80023f4 <HAL_GetTick>
 8003d6a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d6c:	e008      	b.n	8003d80 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d6e:	f7fe fb41 	bl	80023f4 <HAL_GetTick>
 8003d72:	4602      	mov	r2, r0
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d901      	bls.n	8003d80 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003d7c:	2303      	movs	r3, #3
 8003d7e:	e10c      	b.n	8003f9a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d80:	4b6a      	ldr	r3, [pc, #424]	; (8003f2c <HAL_RCC_OscConfig+0x474>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d0f0      	beq.n	8003d6e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d106      	bne.n	8003da2 <HAL_RCC_OscConfig+0x2ea>
 8003d94:	4b64      	ldr	r3, [pc, #400]	; (8003f28 <HAL_RCC_OscConfig+0x470>)
 8003d96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d98:	4a63      	ldr	r2, [pc, #396]	; (8003f28 <HAL_RCC_OscConfig+0x470>)
 8003d9a:	f043 0301 	orr.w	r3, r3, #1
 8003d9e:	6713      	str	r3, [r2, #112]	; 0x70
 8003da0:	e01c      	b.n	8003ddc <HAL_RCC_OscConfig+0x324>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	2b05      	cmp	r3, #5
 8003da8:	d10c      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x30c>
 8003daa:	4b5f      	ldr	r3, [pc, #380]	; (8003f28 <HAL_RCC_OscConfig+0x470>)
 8003dac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dae:	4a5e      	ldr	r2, [pc, #376]	; (8003f28 <HAL_RCC_OscConfig+0x470>)
 8003db0:	f043 0304 	orr.w	r3, r3, #4
 8003db4:	6713      	str	r3, [r2, #112]	; 0x70
 8003db6:	4b5c      	ldr	r3, [pc, #368]	; (8003f28 <HAL_RCC_OscConfig+0x470>)
 8003db8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dba:	4a5b      	ldr	r2, [pc, #364]	; (8003f28 <HAL_RCC_OscConfig+0x470>)
 8003dbc:	f043 0301 	orr.w	r3, r3, #1
 8003dc0:	6713      	str	r3, [r2, #112]	; 0x70
 8003dc2:	e00b      	b.n	8003ddc <HAL_RCC_OscConfig+0x324>
 8003dc4:	4b58      	ldr	r3, [pc, #352]	; (8003f28 <HAL_RCC_OscConfig+0x470>)
 8003dc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dc8:	4a57      	ldr	r2, [pc, #348]	; (8003f28 <HAL_RCC_OscConfig+0x470>)
 8003dca:	f023 0301 	bic.w	r3, r3, #1
 8003dce:	6713      	str	r3, [r2, #112]	; 0x70
 8003dd0:	4b55      	ldr	r3, [pc, #340]	; (8003f28 <HAL_RCC_OscConfig+0x470>)
 8003dd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dd4:	4a54      	ldr	r2, [pc, #336]	; (8003f28 <HAL_RCC_OscConfig+0x470>)
 8003dd6:	f023 0304 	bic.w	r3, r3, #4
 8003dda:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	689b      	ldr	r3, [r3, #8]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d015      	beq.n	8003e10 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003de4:	f7fe fb06 	bl	80023f4 <HAL_GetTick>
 8003de8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dea:	e00a      	b.n	8003e02 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003dec:	f7fe fb02 	bl	80023f4 <HAL_GetTick>
 8003df0:	4602      	mov	r2, r0
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	1ad3      	subs	r3, r2, r3
 8003df6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d901      	bls.n	8003e02 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	e0cb      	b.n	8003f9a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003e02:	4b49      	ldr	r3, [pc, #292]	; (8003f28 <HAL_RCC_OscConfig+0x470>)
 8003e04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e06:	f003 0302 	and.w	r3, r3, #2
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d0ee      	beq.n	8003dec <HAL_RCC_OscConfig+0x334>
 8003e0e:	e014      	b.n	8003e3a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e10:	f7fe faf0 	bl	80023f4 <HAL_GetTick>
 8003e14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e16:	e00a      	b.n	8003e2e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003e18:	f7fe faec 	bl	80023f4 <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e26:	4293      	cmp	r3, r2
 8003e28:	d901      	bls.n	8003e2e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003e2a:	2303      	movs	r3, #3
 8003e2c:	e0b5      	b.n	8003f9a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003e2e:	4b3e      	ldr	r3, [pc, #248]	; (8003f28 <HAL_RCC_OscConfig+0x470>)
 8003e30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e32:	f003 0302 	and.w	r3, r3, #2
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d1ee      	bne.n	8003e18 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e3a:	7dfb      	ldrb	r3, [r7, #23]
 8003e3c:	2b01      	cmp	r3, #1
 8003e3e:	d105      	bne.n	8003e4c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e40:	4b39      	ldr	r3, [pc, #228]	; (8003f28 <HAL_RCC_OscConfig+0x470>)
 8003e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e44:	4a38      	ldr	r2, [pc, #224]	; (8003f28 <HAL_RCC_OscConfig+0x470>)
 8003e46:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003e4a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	699b      	ldr	r3, [r3, #24]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	f000 80a1 	beq.w	8003f98 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e56:	4b34      	ldr	r3, [pc, #208]	; (8003f28 <HAL_RCC_OscConfig+0x470>)
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	f003 030c 	and.w	r3, r3, #12
 8003e5e:	2b08      	cmp	r3, #8
 8003e60:	d05c      	beq.n	8003f1c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	699b      	ldr	r3, [r3, #24]
 8003e66:	2b02      	cmp	r3, #2
 8003e68:	d141      	bne.n	8003eee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e6a:	4b31      	ldr	r3, [pc, #196]	; (8003f30 <HAL_RCC_OscConfig+0x478>)
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e70:	f7fe fac0 	bl	80023f4 <HAL_GetTick>
 8003e74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e76:	e008      	b.n	8003e8a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e78:	f7fe fabc 	bl	80023f4 <HAL_GetTick>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	1ad3      	subs	r3, r2, r3
 8003e82:	2b02      	cmp	r3, #2
 8003e84:	d901      	bls.n	8003e8a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003e86:	2303      	movs	r3, #3
 8003e88:	e087      	b.n	8003f9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e8a:	4b27      	ldr	r3, [pc, #156]	; (8003f28 <HAL_RCC_OscConfig+0x470>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d1f0      	bne.n	8003e78 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	69da      	ldr	r2, [r3, #28]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6a1b      	ldr	r3, [r3, #32]
 8003e9e:	431a      	orrs	r2, r3
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea4:	019b      	lsls	r3, r3, #6
 8003ea6:	431a      	orrs	r2, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eac:	085b      	lsrs	r3, r3, #1
 8003eae:	3b01      	subs	r3, #1
 8003eb0:	041b      	lsls	r3, r3, #16
 8003eb2:	431a      	orrs	r2, r3
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eb8:	061b      	lsls	r3, r3, #24
 8003eba:	491b      	ldr	r1, [pc, #108]	; (8003f28 <HAL_RCC_OscConfig+0x470>)
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ec0:	4b1b      	ldr	r3, [pc, #108]	; (8003f30 <HAL_RCC_OscConfig+0x478>)
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ec6:	f7fe fa95 	bl	80023f4 <HAL_GetTick>
 8003eca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ecc:	e008      	b.n	8003ee0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ece:	f7fe fa91 	bl	80023f4 <HAL_GetTick>
 8003ed2:	4602      	mov	r2, r0
 8003ed4:	693b      	ldr	r3, [r7, #16]
 8003ed6:	1ad3      	subs	r3, r2, r3
 8003ed8:	2b02      	cmp	r3, #2
 8003eda:	d901      	bls.n	8003ee0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003edc:	2303      	movs	r3, #3
 8003ede:	e05c      	b.n	8003f9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ee0:	4b11      	ldr	r3, [pc, #68]	; (8003f28 <HAL_RCC_OscConfig+0x470>)
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d0f0      	beq.n	8003ece <HAL_RCC_OscConfig+0x416>
 8003eec:	e054      	b.n	8003f98 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003eee:	4b10      	ldr	r3, [pc, #64]	; (8003f30 <HAL_RCC_OscConfig+0x478>)
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ef4:	f7fe fa7e 	bl	80023f4 <HAL_GetTick>
 8003ef8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003efa:	e008      	b.n	8003f0e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003efc:	f7fe fa7a 	bl	80023f4 <HAL_GetTick>
 8003f00:	4602      	mov	r2, r0
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	1ad3      	subs	r3, r2, r3
 8003f06:	2b02      	cmp	r3, #2
 8003f08:	d901      	bls.n	8003f0e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003f0a:	2303      	movs	r3, #3
 8003f0c:	e045      	b.n	8003f9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f0e:	4b06      	ldr	r3, [pc, #24]	; (8003f28 <HAL_RCC_OscConfig+0x470>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d1f0      	bne.n	8003efc <HAL_RCC_OscConfig+0x444>
 8003f1a:	e03d      	b.n	8003f98 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	699b      	ldr	r3, [r3, #24]
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d107      	bne.n	8003f34 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	e038      	b.n	8003f9a <HAL_RCC_OscConfig+0x4e2>
 8003f28:	40023800 	.word	0x40023800
 8003f2c:	40007000 	.word	0x40007000
 8003f30:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003f34:	4b1b      	ldr	r3, [pc, #108]	; (8003fa4 <HAL_RCC_OscConfig+0x4ec>)
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	699b      	ldr	r3, [r3, #24]
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d028      	beq.n	8003f94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d121      	bne.n	8003f94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d11a      	bne.n	8003f94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f5e:	68fa      	ldr	r2, [r7, #12]
 8003f60:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003f64:	4013      	ands	r3, r2
 8003f66:	687a      	ldr	r2, [r7, #4]
 8003f68:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003f6a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d111      	bne.n	8003f94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f7a:	085b      	lsrs	r3, r3, #1
 8003f7c:	3b01      	subs	r3, #1
 8003f7e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d107      	bne.n	8003f94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f8e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f90:	429a      	cmp	r2, r3
 8003f92:	d001      	beq.n	8003f98 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003f94:	2301      	movs	r3, #1
 8003f96:	e000      	b.n	8003f9a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003f98:	2300      	movs	r3, #0
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3718      	adds	r7, #24
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop
 8003fa4:	40023800 	.word	0x40023800

08003fa8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b084      	sub	sp, #16
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
 8003fb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d101      	bne.n	8003fbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e0cc      	b.n	8004156 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003fbc:	4b68      	ldr	r3, [pc, #416]	; (8004160 <HAL_RCC_ClockConfig+0x1b8>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 0307 	and.w	r3, r3, #7
 8003fc4:	683a      	ldr	r2, [r7, #0]
 8003fc6:	429a      	cmp	r2, r3
 8003fc8:	d90c      	bls.n	8003fe4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fca:	4b65      	ldr	r3, [pc, #404]	; (8004160 <HAL_RCC_ClockConfig+0x1b8>)
 8003fcc:	683a      	ldr	r2, [r7, #0]
 8003fce:	b2d2      	uxtb	r2, r2
 8003fd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fd2:	4b63      	ldr	r3, [pc, #396]	; (8004160 <HAL_RCC_ClockConfig+0x1b8>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f003 0307 	and.w	r3, r3, #7
 8003fda:	683a      	ldr	r2, [r7, #0]
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d001      	beq.n	8003fe4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e0b8      	b.n	8004156 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 0302 	and.w	r3, r3, #2
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d020      	beq.n	8004032 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f003 0304 	and.w	r3, r3, #4
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d005      	beq.n	8004008 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ffc:	4b59      	ldr	r3, [pc, #356]	; (8004164 <HAL_RCC_ClockConfig+0x1bc>)
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	4a58      	ldr	r2, [pc, #352]	; (8004164 <HAL_RCC_ClockConfig+0x1bc>)
 8004002:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004006:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 0308 	and.w	r3, r3, #8
 8004010:	2b00      	cmp	r3, #0
 8004012:	d005      	beq.n	8004020 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004014:	4b53      	ldr	r3, [pc, #332]	; (8004164 <HAL_RCC_ClockConfig+0x1bc>)
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	4a52      	ldr	r2, [pc, #328]	; (8004164 <HAL_RCC_ClockConfig+0x1bc>)
 800401a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800401e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004020:	4b50      	ldr	r3, [pc, #320]	; (8004164 <HAL_RCC_ClockConfig+0x1bc>)
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	494d      	ldr	r1, [pc, #308]	; (8004164 <HAL_RCC_ClockConfig+0x1bc>)
 800402e:	4313      	orrs	r3, r2
 8004030:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f003 0301 	and.w	r3, r3, #1
 800403a:	2b00      	cmp	r3, #0
 800403c:	d044      	beq.n	80040c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	2b01      	cmp	r3, #1
 8004044:	d107      	bne.n	8004056 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004046:	4b47      	ldr	r3, [pc, #284]	; (8004164 <HAL_RCC_ClockConfig+0x1bc>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d119      	bne.n	8004086 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e07f      	b.n	8004156 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	685b      	ldr	r3, [r3, #4]
 800405a:	2b02      	cmp	r3, #2
 800405c:	d003      	beq.n	8004066 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004062:	2b03      	cmp	r3, #3
 8004064:	d107      	bne.n	8004076 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004066:	4b3f      	ldr	r3, [pc, #252]	; (8004164 <HAL_RCC_ClockConfig+0x1bc>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800406e:	2b00      	cmp	r3, #0
 8004070:	d109      	bne.n	8004086 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e06f      	b.n	8004156 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004076:	4b3b      	ldr	r3, [pc, #236]	; (8004164 <HAL_RCC_ClockConfig+0x1bc>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0302 	and.w	r3, r3, #2
 800407e:	2b00      	cmp	r3, #0
 8004080:	d101      	bne.n	8004086 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	e067      	b.n	8004156 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004086:	4b37      	ldr	r3, [pc, #220]	; (8004164 <HAL_RCC_ClockConfig+0x1bc>)
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	f023 0203 	bic.w	r2, r3, #3
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	4934      	ldr	r1, [pc, #208]	; (8004164 <HAL_RCC_ClockConfig+0x1bc>)
 8004094:	4313      	orrs	r3, r2
 8004096:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004098:	f7fe f9ac 	bl	80023f4 <HAL_GetTick>
 800409c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800409e:	e00a      	b.n	80040b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040a0:	f7fe f9a8 	bl	80023f4 <HAL_GetTick>
 80040a4:	4602      	mov	r2, r0
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	1ad3      	subs	r3, r2, r3
 80040aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d901      	bls.n	80040b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e04f      	b.n	8004156 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040b6:	4b2b      	ldr	r3, [pc, #172]	; (8004164 <HAL_RCC_ClockConfig+0x1bc>)
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	f003 020c 	and.w	r2, r3, #12
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	009b      	lsls	r3, r3, #2
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d1eb      	bne.n	80040a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80040c8:	4b25      	ldr	r3, [pc, #148]	; (8004160 <HAL_RCC_ClockConfig+0x1b8>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 0307 	and.w	r3, r3, #7
 80040d0:	683a      	ldr	r2, [r7, #0]
 80040d2:	429a      	cmp	r2, r3
 80040d4:	d20c      	bcs.n	80040f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040d6:	4b22      	ldr	r3, [pc, #136]	; (8004160 <HAL_RCC_ClockConfig+0x1b8>)
 80040d8:	683a      	ldr	r2, [r7, #0]
 80040da:	b2d2      	uxtb	r2, r2
 80040dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040de:	4b20      	ldr	r3, [pc, #128]	; (8004160 <HAL_RCC_ClockConfig+0x1b8>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 0307 	and.w	r3, r3, #7
 80040e6:	683a      	ldr	r2, [r7, #0]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d001      	beq.n	80040f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	e032      	b.n	8004156 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f003 0304 	and.w	r3, r3, #4
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d008      	beq.n	800410e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040fc:	4b19      	ldr	r3, [pc, #100]	; (8004164 <HAL_RCC_ClockConfig+0x1bc>)
 80040fe:	689b      	ldr	r3, [r3, #8]
 8004100:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	68db      	ldr	r3, [r3, #12]
 8004108:	4916      	ldr	r1, [pc, #88]	; (8004164 <HAL_RCC_ClockConfig+0x1bc>)
 800410a:	4313      	orrs	r3, r2
 800410c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f003 0308 	and.w	r3, r3, #8
 8004116:	2b00      	cmp	r3, #0
 8004118:	d009      	beq.n	800412e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800411a:	4b12      	ldr	r3, [pc, #72]	; (8004164 <HAL_RCC_ClockConfig+0x1bc>)
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	691b      	ldr	r3, [r3, #16]
 8004126:	00db      	lsls	r3, r3, #3
 8004128:	490e      	ldr	r1, [pc, #56]	; (8004164 <HAL_RCC_ClockConfig+0x1bc>)
 800412a:	4313      	orrs	r3, r2
 800412c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800412e:	f000 f821 	bl	8004174 <HAL_RCC_GetSysClockFreq>
 8004132:	4602      	mov	r2, r0
 8004134:	4b0b      	ldr	r3, [pc, #44]	; (8004164 <HAL_RCC_ClockConfig+0x1bc>)
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	091b      	lsrs	r3, r3, #4
 800413a:	f003 030f 	and.w	r3, r3, #15
 800413e:	490a      	ldr	r1, [pc, #40]	; (8004168 <HAL_RCC_ClockConfig+0x1c0>)
 8004140:	5ccb      	ldrb	r3, [r1, r3]
 8004142:	fa22 f303 	lsr.w	r3, r2, r3
 8004146:	4a09      	ldr	r2, [pc, #36]	; (800416c <HAL_RCC_ClockConfig+0x1c4>)
 8004148:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800414a:	4b09      	ldr	r3, [pc, #36]	; (8004170 <HAL_RCC_ClockConfig+0x1c8>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4618      	mov	r0, r3
 8004150:	f7fe f90c 	bl	800236c <HAL_InitTick>

  return HAL_OK;
 8004154:	2300      	movs	r3, #0
}
 8004156:	4618      	mov	r0, r3
 8004158:	3710      	adds	r7, #16
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	40023c00 	.word	0x40023c00
 8004164:	40023800 	.word	0x40023800
 8004168:	08009f0c 	.word	0x08009f0c
 800416c:	20000008 	.word	0x20000008
 8004170:	2000000c 	.word	0x2000000c

08004174 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004174:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004178:	b090      	sub	sp, #64	; 0x40
 800417a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800417c:	2300      	movs	r3, #0
 800417e:	637b      	str	r3, [r7, #52]	; 0x34
 8004180:	2300      	movs	r3, #0
 8004182:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004184:	2300      	movs	r3, #0
 8004186:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8004188:	2300      	movs	r3, #0
 800418a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800418c:	4b59      	ldr	r3, [pc, #356]	; (80042f4 <HAL_RCC_GetSysClockFreq+0x180>)
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	f003 030c 	and.w	r3, r3, #12
 8004194:	2b08      	cmp	r3, #8
 8004196:	d00d      	beq.n	80041b4 <HAL_RCC_GetSysClockFreq+0x40>
 8004198:	2b08      	cmp	r3, #8
 800419a:	f200 80a1 	bhi.w	80042e0 <HAL_RCC_GetSysClockFreq+0x16c>
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d002      	beq.n	80041a8 <HAL_RCC_GetSysClockFreq+0x34>
 80041a2:	2b04      	cmp	r3, #4
 80041a4:	d003      	beq.n	80041ae <HAL_RCC_GetSysClockFreq+0x3a>
 80041a6:	e09b      	b.n	80042e0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80041a8:	4b53      	ldr	r3, [pc, #332]	; (80042f8 <HAL_RCC_GetSysClockFreq+0x184>)
 80041aa:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80041ac:	e09b      	b.n	80042e6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80041ae:	4b53      	ldr	r3, [pc, #332]	; (80042fc <HAL_RCC_GetSysClockFreq+0x188>)
 80041b0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80041b2:	e098      	b.n	80042e6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80041b4:	4b4f      	ldr	r3, [pc, #316]	; (80042f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80041bc:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80041be:	4b4d      	ldr	r3, [pc, #308]	; (80042f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d028      	beq.n	800421c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041ca:	4b4a      	ldr	r3, [pc, #296]	; (80042f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	099b      	lsrs	r3, r3, #6
 80041d0:	2200      	movs	r2, #0
 80041d2:	623b      	str	r3, [r7, #32]
 80041d4:	627a      	str	r2, [r7, #36]	; 0x24
 80041d6:	6a3b      	ldr	r3, [r7, #32]
 80041d8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80041dc:	2100      	movs	r1, #0
 80041de:	4b47      	ldr	r3, [pc, #284]	; (80042fc <HAL_RCC_GetSysClockFreq+0x188>)
 80041e0:	fb03 f201 	mul.w	r2, r3, r1
 80041e4:	2300      	movs	r3, #0
 80041e6:	fb00 f303 	mul.w	r3, r0, r3
 80041ea:	4413      	add	r3, r2
 80041ec:	4a43      	ldr	r2, [pc, #268]	; (80042fc <HAL_RCC_GetSysClockFreq+0x188>)
 80041ee:	fba0 1202 	umull	r1, r2, r0, r2
 80041f2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80041f4:	460a      	mov	r2, r1
 80041f6:	62ba      	str	r2, [r7, #40]	; 0x28
 80041f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80041fa:	4413      	add	r3, r2
 80041fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80041fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004200:	2200      	movs	r2, #0
 8004202:	61bb      	str	r3, [r7, #24]
 8004204:	61fa      	str	r2, [r7, #28]
 8004206:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800420a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800420e:	f7fc fc45 	bl	8000a9c <__aeabi_uldivmod>
 8004212:	4602      	mov	r2, r0
 8004214:	460b      	mov	r3, r1
 8004216:	4613      	mov	r3, r2
 8004218:	63fb      	str	r3, [r7, #60]	; 0x3c
 800421a:	e053      	b.n	80042c4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800421c:	4b35      	ldr	r3, [pc, #212]	; (80042f4 <HAL_RCC_GetSysClockFreq+0x180>)
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	099b      	lsrs	r3, r3, #6
 8004222:	2200      	movs	r2, #0
 8004224:	613b      	str	r3, [r7, #16]
 8004226:	617a      	str	r2, [r7, #20]
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800422e:	f04f 0b00 	mov.w	fp, #0
 8004232:	4652      	mov	r2, sl
 8004234:	465b      	mov	r3, fp
 8004236:	f04f 0000 	mov.w	r0, #0
 800423a:	f04f 0100 	mov.w	r1, #0
 800423e:	0159      	lsls	r1, r3, #5
 8004240:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004244:	0150      	lsls	r0, r2, #5
 8004246:	4602      	mov	r2, r0
 8004248:	460b      	mov	r3, r1
 800424a:	ebb2 080a 	subs.w	r8, r2, sl
 800424e:	eb63 090b 	sbc.w	r9, r3, fp
 8004252:	f04f 0200 	mov.w	r2, #0
 8004256:	f04f 0300 	mov.w	r3, #0
 800425a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800425e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004262:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004266:	ebb2 0408 	subs.w	r4, r2, r8
 800426a:	eb63 0509 	sbc.w	r5, r3, r9
 800426e:	f04f 0200 	mov.w	r2, #0
 8004272:	f04f 0300 	mov.w	r3, #0
 8004276:	00eb      	lsls	r3, r5, #3
 8004278:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800427c:	00e2      	lsls	r2, r4, #3
 800427e:	4614      	mov	r4, r2
 8004280:	461d      	mov	r5, r3
 8004282:	eb14 030a 	adds.w	r3, r4, sl
 8004286:	603b      	str	r3, [r7, #0]
 8004288:	eb45 030b 	adc.w	r3, r5, fp
 800428c:	607b      	str	r3, [r7, #4]
 800428e:	f04f 0200 	mov.w	r2, #0
 8004292:	f04f 0300 	mov.w	r3, #0
 8004296:	e9d7 4500 	ldrd	r4, r5, [r7]
 800429a:	4629      	mov	r1, r5
 800429c:	028b      	lsls	r3, r1, #10
 800429e:	4621      	mov	r1, r4
 80042a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80042a4:	4621      	mov	r1, r4
 80042a6:	028a      	lsls	r2, r1, #10
 80042a8:	4610      	mov	r0, r2
 80042aa:	4619      	mov	r1, r3
 80042ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042ae:	2200      	movs	r2, #0
 80042b0:	60bb      	str	r3, [r7, #8]
 80042b2:	60fa      	str	r2, [r7, #12]
 80042b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80042b8:	f7fc fbf0 	bl	8000a9c <__aeabi_uldivmod>
 80042bc:	4602      	mov	r2, r0
 80042be:	460b      	mov	r3, r1
 80042c0:	4613      	mov	r3, r2
 80042c2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80042c4:	4b0b      	ldr	r3, [pc, #44]	; (80042f4 <HAL_RCC_GetSysClockFreq+0x180>)
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	0c1b      	lsrs	r3, r3, #16
 80042ca:	f003 0303 	and.w	r3, r3, #3
 80042ce:	3301      	adds	r3, #1
 80042d0:	005b      	lsls	r3, r3, #1
 80042d2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80042d4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80042d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80042dc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80042de:	e002      	b.n	80042e6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80042e0:	4b05      	ldr	r3, [pc, #20]	; (80042f8 <HAL_RCC_GetSysClockFreq+0x184>)
 80042e2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80042e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80042e8:	4618      	mov	r0, r3
 80042ea:	3740      	adds	r7, #64	; 0x40
 80042ec:	46bd      	mov	sp, r7
 80042ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042f2:	bf00      	nop
 80042f4:	40023800 	.word	0x40023800
 80042f8:	00f42400 	.word	0x00f42400
 80042fc:	017d7840 	.word	0x017d7840

08004300 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004300:	b480      	push	{r7}
 8004302:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004304:	4b03      	ldr	r3, [pc, #12]	; (8004314 <HAL_RCC_GetHCLKFreq+0x14>)
 8004306:	681b      	ldr	r3, [r3, #0]
}
 8004308:	4618      	mov	r0, r3
 800430a:	46bd      	mov	sp, r7
 800430c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004310:	4770      	bx	lr
 8004312:	bf00      	nop
 8004314:	20000008 	.word	0x20000008

08004318 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800431c:	f7ff fff0 	bl	8004300 <HAL_RCC_GetHCLKFreq>
 8004320:	4602      	mov	r2, r0
 8004322:	4b05      	ldr	r3, [pc, #20]	; (8004338 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004324:	689b      	ldr	r3, [r3, #8]
 8004326:	0a9b      	lsrs	r3, r3, #10
 8004328:	f003 0307 	and.w	r3, r3, #7
 800432c:	4903      	ldr	r1, [pc, #12]	; (800433c <HAL_RCC_GetPCLK1Freq+0x24>)
 800432e:	5ccb      	ldrb	r3, [r1, r3]
 8004330:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004334:	4618      	mov	r0, r3
 8004336:	bd80      	pop	{r7, pc}
 8004338:	40023800 	.word	0x40023800
 800433c:	08009f1c 	.word	0x08009f1c

08004340 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004344:	f7ff ffdc 	bl	8004300 <HAL_RCC_GetHCLKFreq>
 8004348:	4602      	mov	r2, r0
 800434a:	4b05      	ldr	r3, [pc, #20]	; (8004360 <HAL_RCC_GetPCLK2Freq+0x20>)
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	0b5b      	lsrs	r3, r3, #13
 8004350:	f003 0307 	and.w	r3, r3, #7
 8004354:	4903      	ldr	r1, [pc, #12]	; (8004364 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004356:	5ccb      	ldrb	r3, [r1, r3]
 8004358:	fa22 f303 	lsr.w	r3, r2, r3
}
 800435c:	4618      	mov	r0, r3
 800435e:	bd80      	pop	{r7, pc}
 8004360:	40023800 	.word	0x40023800
 8004364:	08009f1c 	.word	0x08009f1c

08004368 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b082      	sub	sp, #8
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d101      	bne.n	800437a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e041      	b.n	80043fe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004380:	b2db      	uxtb	r3, r3
 8004382:	2b00      	cmp	r3, #0
 8004384:	d106      	bne.n	8004394 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	f7fd fda8 	bl	8001ee4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2202      	movs	r2, #2
 8004398:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681a      	ldr	r2, [r3, #0]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	3304      	adds	r3, #4
 80043a4:	4619      	mov	r1, r3
 80043a6:	4610      	mov	r0, r2
 80043a8:	f000 fc0c 	bl	8004bc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2201      	movs	r2, #1
 80043b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2201      	movs	r2, #1
 80043b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2201      	movs	r2, #1
 80043c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2201      	movs	r2, #1
 80043c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2201      	movs	r2, #1
 80043d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2201      	movs	r2, #1
 80043f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2201      	movs	r2, #1
 80043f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80043fc:	2300      	movs	r3, #0
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3708      	adds	r7, #8
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}

08004406 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004406:	b580      	push	{r7, lr}
 8004408:	b082      	sub	sp, #8
 800440a:	af00      	add	r7, sp, #0
 800440c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2b00      	cmp	r3, #0
 8004412:	d101      	bne.n	8004418 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	e041      	b.n	800449c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800441e:	b2db      	uxtb	r3, r3
 8004420:	2b00      	cmp	r3, #0
 8004422:	d106      	bne.n	8004432 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2200      	movs	r2, #0
 8004428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	f000 f839 	bl	80044a4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2202      	movs	r2, #2
 8004436:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	3304      	adds	r3, #4
 8004442:	4619      	mov	r1, r3
 8004444:	4610      	mov	r0, r2
 8004446:	f000 fbbd 	bl	8004bc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2201      	movs	r2, #1
 800444e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2201      	movs	r2, #1
 8004456:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2201      	movs	r2, #1
 800445e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2201      	movs	r2, #1
 8004466:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2201      	movs	r2, #1
 800446e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2201      	movs	r2, #1
 8004476:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2201      	movs	r2, #1
 800447e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2201      	movs	r2, #1
 8004486:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2201      	movs	r2, #1
 800448e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2201      	movs	r2, #1
 8004496:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800449a:	2300      	movs	r3, #0
}
 800449c:	4618      	mov	r0, r3
 800449e:	3708      	adds	r7, #8
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}

080044a4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b083      	sub	sp, #12
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80044ac:	bf00      	nop
 80044ae:	370c      	adds	r7, #12
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr

080044b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
 80044c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d109      	bne.n	80044dc <HAL_TIM_PWM_Start+0x24>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	bf14      	ite	ne
 80044d4:	2301      	movne	r3, #1
 80044d6:	2300      	moveq	r3, #0
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	e022      	b.n	8004522 <HAL_TIM_PWM_Start+0x6a>
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	2b04      	cmp	r3, #4
 80044e0:	d109      	bne.n	80044f6 <HAL_TIM_PWM_Start+0x3e>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	2b01      	cmp	r3, #1
 80044ec:	bf14      	ite	ne
 80044ee:	2301      	movne	r3, #1
 80044f0:	2300      	moveq	r3, #0
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	e015      	b.n	8004522 <HAL_TIM_PWM_Start+0x6a>
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	2b08      	cmp	r3, #8
 80044fa:	d109      	bne.n	8004510 <HAL_TIM_PWM_Start+0x58>
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004502:	b2db      	uxtb	r3, r3
 8004504:	2b01      	cmp	r3, #1
 8004506:	bf14      	ite	ne
 8004508:	2301      	movne	r3, #1
 800450a:	2300      	moveq	r3, #0
 800450c:	b2db      	uxtb	r3, r3
 800450e:	e008      	b.n	8004522 <HAL_TIM_PWM_Start+0x6a>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004516:	b2db      	uxtb	r3, r3
 8004518:	2b01      	cmp	r3, #1
 800451a:	bf14      	ite	ne
 800451c:	2301      	movne	r3, #1
 800451e:	2300      	moveq	r3, #0
 8004520:	b2db      	uxtb	r3, r3
 8004522:	2b00      	cmp	r3, #0
 8004524:	d001      	beq.n	800452a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004526:	2301      	movs	r3, #1
 8004528:	e07c      	b.n	8004624 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d104      	bne.n	800453a <HAL_TIM_PWM_Start+0x82>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2202      	movs	r2, #2
 8004534:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004538:	e013      	b.n	8004562 <HAL_TIM_PWM_Start+0xaa>
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	2b04      	cmp	r3, #4
 800453e:	d104      	bne.n	800454a <HAL_TIM_PWM_Start+0x92>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2202      	movs	r2, #2
 8004544:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004548:	e00b      	b.n	8004562 <HAL_TIM_PWM_Start+0xaa>
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	2b08      	cmp	r3, #8
 800454e:	d104      	bne.n	800455a <HAL_TIM_PWM_Start+0xa2>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2202      	movs	r2, #2
 8004554:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004558:	e003      	b.n	8004562 <HAL_TIM_PWM_Start+0xaa>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2202      	movs	r2, #2
 800455e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	2201      	movs	r2, #1
 8004568:	6839      	ldr	r1, [r7, #0]
 800456a:	4618      	mov	r0, r3
 800456c:	f000 fe14 	bl	8005198 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a2d      	ldr	r2, [pc, #180]	; (800462c <HAL_TIM_PWM_Start+0x174>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d004      	beq.n	8004584 <HAL_TIM_PWM_Start+0xcc>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	4a2c      	ldr	r2, [pc, #176]	; (8004630 <HAL_TIM_PWM_Start+0x178>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d101      	bne.n	8004588 <HAL_TIM_PWM_Start+0xd0>
 8004584:	2301      	movs	r3, #1
 8004586:	e000      	b.n	800458a <HAL_TIM_PWM_Start+0xd2>
 8004588:	2300      	movs	r3, #0
 800458a:	2b00      	cmp	r3, #0
 800458c:	d007      	beq.n	800459e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800459c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4a22      	ldr	r2, [pc, #136]	; (800462c <HAL_TIM_PWM_Start+0x174>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d022      	beq.n	80045ee <HAL_TIM_PWM_Start+0x136>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045b0:	d01d      	beq.n	80045ee <HAL_TIM_PWM_Start+0x136>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4a1f      	ldr	r2, [pc, #124]	; (8004634 <HAL_TIM_PWM_Start+0x17c>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d018      	beq.n	80045ee <HAL_TIM_PWM_Start+0x136>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	4a1d      	ldr	r2, [pc, #116]	; (8004638 <HAL_TIM_PWM_Start+0x180>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d013      	beq.n	80045ee <HAL_TIM_PWM_Start+0x136>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a1c      	ldr	r2, [pc, #112]	; (800463c <HAL_TIM_PWM_Start+0x184>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d00e      	beq.n	80045ee <HAL_TIM_PWM_Start+0x136>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a16      	ldr	r2, [pc, #88]	; (8004630 <HAL_TIM_PWM_Start+0x178>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d009      	beq.n	80045ee <HAL_TIM_PWM_Start+0x136>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a18      	ldr	r2, [pc, #96]	; (8004640 <HAL_TIM_PWM_Start+0x188>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d004      	beq.n	80045ee <HAL_TIM_PWM_Start+0x136>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a16      	ldr	r2, [pc, #88]	; (8004644 <HAL_TIM_PWM_Start+0x18c>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d111      	bne.n	8004612 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	f003 0307 	and.w	r3, r3, #7
 80045f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2b06      	cmp	r3, #6
 80045fe:	d010      	beq.n	8004622 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f042 0201 	orr.w	r2, r2, #1
 800460e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004610:	e007      	b.n	8004622 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	681a      	ldr	r2, [r3, #0]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f042 0201 	orr.w	r2, r2, #1
 8004620:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004622:	2300      	movs	r3, #0
}
 8004624:	4618      	mov	r0, r3
 8004626:	3710      	adds	r7, #16
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}
 800462c:	40010000 	.word	0x40010000
 8004630:	40010400 	.word	0x40010400
 8004634:	40000400 	.word	0x40000400
 8004638:	40000800 	.word	0x40000800
 800463c:	40000c00 	.word	0x40000c00
 8004640:	40014000 	.word	0x40014000
 8004644:	40001800 	.word	0x40001800

08004648 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b086      	sub	sp, #24
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d101      	bne.n	800465c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e097      	b.n	800478c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004662:	b2db      	uxtb	r3, r3
 8004664:	2b00      	cmp	r3, #0
 8004666:	d106      	bne.n	8004676 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2200      	movs	r2, #0
 800466c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004670:	6878      	ldr	r0, [r7, #4]
 8004672:	f7fd fc95 	bl	8001fa0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2202      	movs	r2, #2
 800467a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	687a      	ldr	r2, [r7, #4]
 8004686:	6812      	ldr	r2, [r2, #0]
 8004688:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800468c:	f023 0307 	bic.w	r3, r3, #7
 8004690:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681a      	ldr	r2, [r3, #0]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	3304      	adds	r3, #4
 800469a:	4619      	mov	r1, r3
 800469c:	4610      	mov	r0, r2
 800469e:	f000 fa91 	bl	8004bc4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	699b      	ldr	r3, [r3, #24]
 80046b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	6a1b      	ldr	r3, [r3, #32]
 80046b8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	697a      	ldr	r2, [r7, #20]
 80046c0:	4313      	orrs	r3, r2
 80046c2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046ca:	f023 0303 	bic.w	r3, r3, #3
 80046ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	689a      	ldr	r2, [r3, #8]
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	699b      	ldr	r3, [r3, #24]
 80046d8:	021b      	lsls	r3, r3, #8
 80046da:	4313      	orrs	r3, r2
 80046dc:	693a      	ldr	r2, [r7, #16]
 80046de:	4313      	orrs	r3, r2
 80046e0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80046e8:	f023 030c 	bic.w	r3, r3, #12
 80046ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80046f4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80046f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80046fa:	683b      	ldr	r3, [r7, #0]
 80046fc:	68da      	ldr	r2, [r3, #12]
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	69db      	ldr	r3, [r3, #28]
 8004702:	021b      	lsls	r3, r3, #8
 8004704:	4313      	orrs	r3, r2
 8004706:	693a      	ldr	r2, [r7, #16]
 8004708:	4313      	orrs	r3, r2
 800470a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	691b      	ldr	r3, [r3, #16]
 8004710:	011a      	lsls	r2, r3, #4
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	6a1b      	ldr	r3, [r3, #32]
 8004716:	031b      	lsls	r3, r3, #12
 8004718:	4313      	orrs	r3, r2
 800471a:	693a      	ldr	r2, [r7, #16]
 800471c:	4313      	orrs	r3, r2
 800471e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004726:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800472e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	685a      	ldr	r2, [r3, #4]
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	695b      	ldr	r3, [r3, #20]
 8004738:	011b      	lsls	r3, r3, #4
 800473a:	4313      	orrs	r3, r2
 800473c:	68fa      	ldr	r2, [r7, #12]
 800473e:	4313      	orrs	r3, r2
 8004740:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	697a      	ldr	r2, [r7, #20]
 8004748:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	693a      	ldr	r2, [r7, #16]
 8004750:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	68fa      	ldr	r2, [r7, #12]
 8004758:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2201      	movs	r2, #1
 800475e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2201      	movs	r2, #1
 8004766:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2201      	movs	r2, #1
 800476e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2201      	movs	r2, #1
 8004776:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2201      	movs	r2, #1
 800477e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2201      	movs	r2, #1
 8004786:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800478a:	2300      	movs	r3, #0
}
 800478c:	4618      	mov	r0, r3
 800478e:	3718      	adds	r7, #24
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}

08004794 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b084      	sub	sp, #16
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80047a4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80047ac:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80047b4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80047bc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d110      	bne.n	80047e6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80047c4:	7bfb      	ldrb	r3, [r7, #15]
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	d102      	bne.n	80047d0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80047ca:	7b7b      	ldrb	r3, [r7, #13]
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d001      	beq.n	80047d4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	e069      	b.n	80048a8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2202      	movs	r2, #2
 80047d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2202      	movs	r2, #2
 80047e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80047e4:	e031      	b.n	800484a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	2b04      	cmp	r3, #4
 80047ea:	d110      	bne.n	800480e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80047ec:	7bbb      	ldrb	r3, [r7, #14]
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d102      	bne.n	80047f8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80047f2:	7b3b      	ldrb	r3, [r7, #12]
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d001      	beq.n	80047fc <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	e055      	b.n	80048a8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2202      	movs	r2, #2
 8004800:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2202      	movs	r2, #2
 8004808:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800480c:	e01d      	b.n	800484a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800480e:	7bfb      	ldrb	r3, [r7, #15]
 8004810:	2b01      	cmp	r3, #1
 8004812:	d108      	bne.n	8004826 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004814:	7bbb      	ldrb	r3, [r7, #14]
 8004816:	2b01      	cmp	r3, #1
 8004818:	d105      	bne.n	8004826 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800481a:	7b7b      	ldrb	r3, [r7, #13]
 800481c:	2b01      	cmp	r3, #1
 800481e:	d102      	bne.n	8004826 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004820:	7b3b      	ldrb	r3, [r7, #12]
 8004822:	2b01      	cmp	r3, #1
 8004824:	d001      	beq.n	800482a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	e03e      	b.n	80048a8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2202      	movs	r2, #2
 800482e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2202      	movs	r2, #2
 8004836:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2202      	movs	r2, #2
 800483e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2202      	movs	r2, #2
 8004846:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800484a:	683b      	ldr	r3, [r7, #0]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d003      	beq.n	8004858 <HAL_TIM_Encoder_Start+0xc4>
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	2b04      	cmp	r3, #4
 8004854:	d008      	beq.n	8004868 <HAL_TIM_Encoder_Start+0xd4>
 8004856:	e00f      	b.n	8004878 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	2201      	movs	r2, #1
 800485e:	2100      	movs	r1, #0
 8004860:	4618      	mov	r0, r3
 8004862:	f000 fc99 	bl	8005198 <TIM_CCxChannelCmd>
      break;
 8004866:	e016      	b.n	8004896 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	2201      	movs	r2, #1
 800486e:	2104      	movs	r1, #4
 8004870:	4618      	mov	r0, r3
 8004872:	f000 fc91 	bl	8005198 <TIM_CCxChannelCmd>
      break;
 8004876:	e00e      	b.n	8004896 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	2201      	movs	r2, #1
 800487e:	2100      	movs	r1, #0
 8004880:	4618      	mov	r0, r3
 8004882:	f000 fc89 	bl	8005198 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	2201      	movs	r2, #1
 800488c:	2104      	movs	r1, #4
 800488e:	4618      	mov	r0, r3
 8004890:	f000 fc82 	bl	8005198 <TIM_CCxChannelCmd>
      break;
 8004894:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	681a      	ldr	r2, [r3, #0]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f042 0201 	orr.w	r2, r2, #1
 80048a4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80048a6:	2300      	movs	r3, #0
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	3710      	adds	r7, #16
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}

080048b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b086      	sub	sp, #24
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	60f8      	str	r0, [r7, #12]
 80048b8:	60b9      	str	r1, [r7, #8]
 80048ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048bc:	2300      	movs	r3, #0
 80048be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048c6:	2b01      	cmp	r3, #1
 80048c8:	d101      	bne.n	80048ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80048ca:	2302      	movs	r3, #2
 80048cc:	e0ae      	b.n	8004a2c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2201      	movs	r2, #1
 80048d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2b0c      	cmp	r3, #12
 80048da:	f200 809f 	bhi.w	8004a1c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80048de:	a201      	add	r2, pc, #4	; (adr r2, 80048e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80048e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048e4:	08004919 	.word	0x08004919
 80048e8:	08004a1d 	.word	0x08004a1d
 80048ec:	08004a1d 	.word	0x08004a1d
 80048f0:	08004a1d 	.word	0x08004a1d
 80048f4:	08004959 	.word	0x08004959
 80048f8:	08004a1d 	.word	0x08004a1d
 80048fc:	08004a1d 	.word	0x08004a1d
 8004900:	08004a1d 	.word	0x08004a1d
 8004904:	0800499b 	.word	0x0800499b
 8004908:	08004a1d 	.word	0x08004a1d
 800490c:	08004a1d 	.word	0x08004a1d
 8004910:	08004a1d 	.word	0x08004a1d
 8004914:	080049db 	.word	0x080049db
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	68b9      	ldr	r1, [r7, #8]
 800491e:	4618      	mov	r0, r3
 8004920:	f000 f9f0 	bl	8004d04 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	699a      	ldr	r2, [r3, #24]
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f042 0208 	orr.w	r2, r2, #8
 8004932:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	699a      	ldr	r2, [r3, #24]
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f022 0204 	bic.w	r2, r2, #4
 8004942:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	6999      	ldr	r1, [r3, #24]
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	691a      	ldr	r2, [r3, #16]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	430a      	orrs	r2, r1
 8004954:	619a      	str	r2, [r3, #24]
      break;
 8004956:	e064      	b.n	8004a22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	68b9      	ldr	r1, [r7, #8]
 800495e:	4618      	mov	r0, r3
 8004960:	f000 fa40 	bl	8004de4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	699a      	ldr	r2, [r3, #24]
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004972:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	699a      	ldr	r2, [r3, #24]
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004982:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	6999      	ldr	r1, [r3, #24]
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	691b      	ldr	r3, [r3, #16]
 800498e:	021a      	lsls	r2, r3, #8
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	430a      	orrs	r2, r1
 8004996:	619a      	str	r2, [r3, #24]
      break;
 8004998:	e043      	b.n	8004a22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	68b9      	ldr	r1, [r7, #8]
 80049a0:	4618      	mov	r0, r3
 80049a2:	f000 fa95 	bl	8004ed0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	69da      	ldr	r2, [r3, #28]
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f042 0208 	orr.w	r2, r2, #8
 80049b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	69da      	ldr	r2, [r3, #28]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f022 0204 	bic.w	r2, r2, #4
 80049c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	69d9      	ldr	r1, [r3, #28]
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	691a      	ldr	r2, [r3, #16]
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	430a      	orrs	r2, r1
 80049d6:	61da      	str	r2, [r3, #28]
      break;
 80049d8:	e023      	b.n	8004a22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	68b9      	ldr	r1, [r7, #8]
 80049e0:	4618      	mov	r0, r3
 80049e2:	f000 fae9 	bl	8004fb8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	69da      	ldr	r2, [r3, #28]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80049f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	69da      	ldr	r2, [r3, #28]
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	69d9      	ldr	r1, [r3, #28]
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	691b      	ldr	r3, [r3, #16]
 8004a10:	021a      	lsls	r2, r3, #8
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	430a      	orrs	r2, r1
 8004a18:	61da      	str	r2, [r3, #28]
      break;
 8004a1a:	e002      	b.n	8004a22 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	75fb      	strb	r3, [r7, #23]
      break;
 8004a20:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	2200      	movs	r2, #0
 8004a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004a2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	3718      	adds	r7, #24
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}

08004a34 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b084      	sub	sp, #16
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
 8004a3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a3e:	2300      	movs	r3, #0
 8004a40:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d101      	bne.n	8004a50 <HAL_TIM_ConfigClockSource+0x1c>
 8004a4c:	2302      	movs	r3, #2
 8004a4e:	e0b4      	b.n	8004bba <HAL_TIM_ConfigClockSource+0x186>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2202      	movs	r2, #2
 8004a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004a6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a76:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	68ba      	ldr	r2, [r7, #8]
 8004a7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a88:	d03e      	beq.n	8004b08 <HAL_TIM_ConfigClockSource+0xd4>
 8004a8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a8e:	f200 8087 	bhi.w	8004ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8004a92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a96:	f000 8086 	beq.w	8004ba6 <HAL_TIM_ConfigClockSource+0x172>
 8004a9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a9e:	d87f      	bhi.n	8004ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8004aa0:	2b70      	cmp	r3, #112	; 0x70
 8004aa2:	d01a      	beq.n	8004ada <HAL_TIM_ConfigClockSource+0xa6>
 8004aa4:	2b70      	cmp	r3, #112	; 0x70
 8004aa6:	d87b      	bhi.n	8004ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8004aa8:	2b60      	cmp	r3, #96	; 0x60
 8004aaa:	d050      	beq.n	8004b4e <HAL_TIM_ConfigClockSource+0x11a>
 8004aac:	2b60      	cmp	r3, #96	; 0x60
 8004aae:	d877      	bhi.n	8004ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ab0:	2b50      	cmp	r3, #80	; 0x50
 8004ab2:	d03c      	beq.n	8004b2e <HAL_TIM_ConfigClockSource+0xfa>
 8004ab4:	2b50      	cmp	r3, #80	; 0x50
 8004ab6:	d873      	bhi.n	8004ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ab8:	2b40      	cmp	r3, #64	; 0x40
 8004aba:	d058      	beq.n	8004b6e <HAL_TIM_ConfigClockSource+0x13a>
 8004abc:	2b40      	cmp	r3, #64	; 0x40
 8004abe:	d86f      	bhi.n	8004ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ac0:	2b30      	cmp	r3, #48	; 0x30
 8004ac2:	d064      	beq.n	8004b8e <HAL_TIM_ConfigClockSource+0x15a>
 8004ac4:	2b30      	cmp	r3, #48	; 0x30
 8004ac6:	d86b      	bhi.n	8004ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ac8:	2b20      	cmp	r3, #32
 8004aca:	d060      	beq.n	8004b8e <HAL_TIM_ConfigClockSource+0x15a>
 8004acc:	2b20      	cmp	r3, #32
 8004ace:	d867      	bhi.n	8004ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d05c      	beq.n	8004b8e <HAL_TIM_ConfigClockSource+0x15a>
 8004ad4:	2b10      	cmp	r3, #16
 8004ad6:	d05a      	beq.n	8004b8e <HAL_TIM_ConfigClockSource+0x15a>
 8004ad8:	e062      	b.n	8004ba0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6818      	ldr	r0, [r3, #0]
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	6899      	ldr	r1, [r3, #8]
 8004ae2:	683b      	ldr	r3, [r7, #0]
 8004ae4:	685a      	ldr	r2, [r3, #4]
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	68db      	ldr	r3, [r3, #12]
 8004aea:	f000 fb35 	bl	8005158 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004afc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	68ba      	ldr	r2, [r7, #8]
 8004b04:	609a      	str	r2, [r3, #8]
      break;
 8004b06:	e04f      	b.n	8004ba8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6818      	ldr	r0, [r3, #0]
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	6899      	ldr	r1, [r3, #8]
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	685a      	ldr	r2, [r3, #4]
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	f000 fb1e 	bl	8005158 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	689a      	ldr	r2, [r3, #8]
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b2a:	609a      	str	r2, [r3, #8]
      break;
 8004b2c:	e03c      	b.n	8004ba8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6818      	ldr	r0, [r3, #0]
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	6859      	ldr	r1, [r3, #4]
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	461a      	mov	r2, r3
 8004b3c:	f000 fa92 	bl	8005064 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	2150      	movs	r1, #80	; 0x50
 8004b46:	4618      	mov	r0, r3
 8004b48:	f000 faeb 	bl	8005122 <TIM_ITRx_SetConfig>
      break;
 8004b4c:	e02c      	b.n	8004ba8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6818      	ldr	r0, [r3, #0]
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	6859      	ldr	r1, [r3, #4]
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	68db      	ldr	r3, [r3, #12]
 8004b5a:	461a      	mov	r2, r3
 8004b5c:	f000 fab1 	bl	80050c2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	2160      	movs	r1, #96	; 0x60
 8004b66:	4618      	mov	r0, r3
 8004b68:	f000 fadb 	bl	8005122 <TIM_ITRx_SetConfig>
      break;
 8004b6c:	e01c      	b.n	8004ba8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6818      	ldr	r0, [r3, #0]
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	6859      	ldr	r1, [r3, #4]
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	68db      	ldr	r3, [r3, #12]
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	f000 fa72 	bl	8005064 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	2140      	movs	r1, #64	; 0x40
 8004b86:	4618      	mov	r0, r3
 8004b88:	f000 facb 	bl	8005122 <TIM_ITRx_SetConfig>
      break;
 8004b8c:	e00c      	b.n	8004ba8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	683b      	ldr	r3, [r7, #0]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4619      	mov	r1, r3
 8004b98:	4610      	mov	r0, r2
 8004b9a:	f000 fac2 	bl	8005122 <TIM_ITRx_SetConfig>
      break;
 8004b9e:	e003      	b.n	8004ba8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	73fb      	strb	r3, [r7, #15]
      break;
 8004ba4:	e000      	b.n	8004ba8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004ba6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2201      	movs	r2, #1
 8004bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004bb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bba:	4618      	mov	r0, r3
 8004bbc:	3710      	adds	r7, #16
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}
	...

08004bc4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b085      	sub	sp, #20
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	4a40      	ldr	r2, [pc, #256]	; (8004cd8 <TIM_Base_SetConfig+0x114>)
 8004bd8:	4293      	cmp	r3, r2
 8004bda:	d013      	beq.n	8004c04 <TIM_Base_SetConfig+0x40>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004be2:	d00f      	beq.n	8004c04 <TIM_Base_SetConfig+0x40>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	4a3d      	ldr	r2, [pc, #244]	; (8004cdc <TIM_Base_SetConfig+0x118>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d00b      	beq.n	8004c04 <TIM_Base_SetConfig+0x40>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	4a3c      	ldr	r2, [pc, #240]	; (8004ce0 <TIM_Base_SetConfig+0x11c>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d007      	beq.n	8004c04 <TIM_Base_SetConfig+0x40>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	4a3b      	ldr	r2, [pc, #236]	; (8004ce4 <TIM_Base_SetConfig+0x120>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d003      	beq.n	8004c04 <TIM_Base_SetConfig+0x40>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	4a3a      	ldr	r2, [pc, #232]	; (8004ce8 <TIM_Base_SetConfig+0x124>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d108      	bne.n	8004c16 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	68fa      	ldr	r2, [r7, #12]
 8004c12:	4313      	orrs	r3, r2
 8004c14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	4a2f      	ldr	r2, [pc, #188]	; (8004cd8 <TIM_Base_SetConfig+0x114>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d02b      	beq.n	8004c76 <TIM_Base_SetConfig+0xb2>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c24:	d027      	beq.n	8004c76 <TIM_Base_SetConfig+0xb2>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	4a2c      	ldr	r2, [pc, #176]	; (8004cdc <TIM_Base_SetConfig+0x118>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d023      	beq.n	8004c76 <TIM_Base_SetConfig+0xb2>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a2b      	ldr	r2, [pc, #172]	; (8004ce0 <TIM_Base_SetConfig+0x11c>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d01f      	beq.n	8004c76 <TIM_Base_SetConfig+0xb2>
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	4a2a      	ldr	r2, [pc, #168]	; (8004ce4 <TIM_Base_SetConfig+0x120>)
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d01b      	beq.n	8004c76 <TIM_Base_SetConfig+0xb2>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	4a29      	ldr	r2, [pc, #164]	; (8004ce8 <TIM_Base_SetConfig+0x124>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d017      	beq.n	8004c76 <TIM_Base_SetConfig+0xb2>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	4a28      	ldr	r2, [pc, #160]	; (8004cec <TIM_Base_SetConfig+0x128>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d013      	beq.n	8004c76 <TIM_Base_SetConfig+0xb2>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	4a27      	ldr	r2, [pc, #156]	; (8004cf0 <TIM_Base_SetConfig+0x12c>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d00f      	beq.n	8004c76 <TIM_Base_SetConfig+0xb2>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	4a26      	ldr	r2, [pc, #152]	; (8004cf4 <TIM_Base_SetConfig+0x130>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d00b      	beq.n	8004c76 <TIM_Base_SetConfig+0xb2>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4a25      	ldr	r2, [pc, #148]	; (8004cf8 <TIM_Base_SetConfig+0x134>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d007      	beq.n	8004c76 <TIM_Base_SetConfig+0xb2>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a24      	ldr	r2, [pc, #144]	; (8004cfc <TIM_Base_SetConfig+0x138>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d003      	beq.n	8004c76 <TIM_Base_SetConfig+0xb2>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	4a23      	ldr	r2, [pc, #140]	; (8004d00 <TIM_Base_SetConfig+0x13c>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d108      	bne.n	8004c88 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	68db      	ldr	r3, [r3, #12]
 8004c82:	68fa      	ldr	r2, [r7, #12]
 8004c84:	4313      	orrs	r3, r2
 8004c86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	695b      	ldr	r3, [r3, #20]
 8004c92:	4313      	orrs	r3, r2
 8004c94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	68fa      	ldr	r2, [r7, #12]
 8004c9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	689a      	ldr	r2, [r3, #8]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	4a0a      	ldr	r2, [pc, #40]	; (8004cd8 <TIM_Base_SetConfig+0x114>)
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d003      	beq.n	8004cbc <TIM_Base_SetConfig+0xf8>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	4a0c      	ldr	r2, [pc, #48]	; (8004ce8 <TIM_Base_SetConfig+0x124>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d103      	bne.n	8004cc4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	691a      	ldr	r2, [r3, #16]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	615a      	str	r2, [r3, #20]
}
 8004cca:	bf00      	nop
 8004ccc:	3714      	adds	r7, #20
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr
 8004cd6:	bf00      	nop
 8004cd8:	40010000 	.word	0x40010000
 8004cdc:	40000400 	.word	0x40000400
 8004ce0:	40000800 	.word	0x40000800
 8004ce4:	40000c00 	.word	0x40000c00
 8004ce8:	40010400 	.word	0x40010400
 8004cec:	40014000 	.word	0x40014000
 8004cf0:	40014400 	.word	0x40014400
 8004cf4:	40014800 	.word	0x40014800
 8004cf8:	40001800 	.word	0x40001800
 8004cfc:	40001c00 	.word	0x40001c00
 8004d00:	40002000 	.word	0x40002000

08004d04 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b087      	sub	sp, #28
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
 8004d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6a1b      	ldr	r3, [r3, #32]
 8004d12:	f023 0201 	bic.w	r2, r3, #1
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6a1b      	ldr	r3, [r3, #32]
 8004d1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	699b      	ldr	r3, [r3, #24]
 8004d2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	f023 0303 	bic.w	r3, r3, #3
 8004d3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	68fa      	ldr	r2, [r7, #12]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004d46:	697b      	ldr	r3, [r7, #20]
 8004d48:	f023 0302 	bic.w	r3, r3, #2
 8004d4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	697a      	ldr	r2, [r7, #20]
 8004d54:	4313      	orrs	r3, r2
 8004d56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	4a20      	ldr	r2, [pc, #128]	; (8004ddc <TIM_OC1_SetConfig+0xd8>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d003      	beq.n	8004d68 <TIM_OC1_SetConfig+0x64>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	4a1f      	ldr	r2, [pc, #124]	; (8004de0 <TIM_OC1_SetConfig+0xdc>)
 8004d64:	4293      	cmp	r3, r2
 8004d66:	d10c      	bne.n	8004d82 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	f023 0308 	bic.w	r3, r3, #8
 8004d6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	68db      	ldr	r3, [r3, #12]
 8004d74:	697a      	ldr	r2, [r7, #20]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	f023 0304 	bic.w	r3, r3, #4
 8004d80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	4a15      	ldr	r2, [pc, #84]	; (8004ddc <TIM_OC1_SetConfig+0xd8>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d003      	beq.n	8004d92 <TIM_OC1_SetConfig+0x8e>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	4a14      	ldr	r2, [pc, #80]	; (8004de0 <TIM_OC1_SetConfig+0xdc>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d111      	bne.n	8004db6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004d98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004d9a:	693b      	ldr	r3, [r7, #16]
 8004d9c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004da0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	695b      	ldr	r3, [r3, #20]
 8004da6:	693a      	ldr	r2, [r7, #16]
 8004da8:	4313      	orrs	r3, r2
 8004daa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	699b      	ldr	r3, [r3, #24]
 8004db0:	693a      	ldr	r2, [r7, #16]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	693a      	ldr	r2, [r7, #16]
 8004dba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	68fa      	ldr	r2, [r7, #12]
 8004dc0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	685a      	ldr	r2, [r3, #4]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	697a      	ldr	r2, [r7, #20]
 8004dce:	621a      	str	r2, [r3, #32]
}
 8004dd0:	bf00      	nop
 8004dd2:	371c      	adds	r7, #28
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	4770      	bx	lr
 8004ddc:	40010000 	.word	0x40010000
 8004de0:	40010400 	.word	0x40010400

08004de4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b087      	sub	sp, #28
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
 8004dec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6a1b      	ldr	r3, [r3, #32]
 8004df2:	f023 0210 	bic.w	r2, r3, #16
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6a1b      	ldr	r3, [r3, #32]
 8004dfe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	699b      	ldr	r3, [r3, #24]
 8004e0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	021b      	lsls	r3, r3, #8
 8004e22:	68fa      	ldr	r2, [r7, #12]
 8004e24:	4313      	orrs	r3, r2
 8004e26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	f023 0320 	bic.w	r3, r3, #32
 8004e2e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	011b      	lsls	r3, r3, #4
 8004e36:	697a      	ldr	r2, [r7, #20]
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	4a22      	ldr	r2, [pc, #136]	; (8004ec8 <TIM_OC2_SetConfig+0xe4>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d003      	beq.n	8004e4c <TIM_OC2_SetConfig+0x68>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	4a21      	ldr	r2, [pc, #132]	; (8004ecc <TIM_OC2_SetConfig+0xe8>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d10d      	bne.n	8004e68 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004e52:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	68db      	ldr	r3, [r3, #12]
 8004e58:	011b      	lsls	r3, r3, #4
 8004e5a:	697a      	ldr	r2, [r7, #20]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e66:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	4a17      	ldr	r2, [pc, #92]	; (8004ec8 <TIM_OC2_SetConfig+0xe4>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d003      	beq.n	8004e78 <TIM_OC2_SetConfig+0x94>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	4a16      	ldr	r2, [pc, #88]	; (8004ecc <TIM_OC2_SetConfig+0xe8>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d113      	bne.n	8004ea0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e7e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004e86:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	695b      	ldr	r3, [r3, #20]
 8004e8c:	009b      	lsls	r3, r3, #2
 8004e8e:	693a      	ldr	r2, [r7, #16]
 8004e90:	4313      	orrs	r3, r2
 8004e92:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004e94:	683b      	ldr	r3, [r7, #0]
 8004e96:	699b      	ldr	r3, [r3, #24]
 8004e98:	009b      	lsls	r3, r3, #2
 8004e9a:	693a      	ldr	r2, [r7, #16]
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	693a      	ldr	r2, [r7, #16]
 8004ea4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	68fa      	ldr	r2, [r7, #12]
 8004eaa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	685a      	ldr	r2, [r3, #4]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	697a      	ldr	r2, [r7, #20]
 8004eb8:	621a      	str	r2, [r3, #32]
}
 8004eba:	bf00      	nop
 8004ebc:	371c      	adds	r7, #28
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec4:	4770      	bx	lr
 8004ec6:	bf00      	nop
 8004ec8:	40010000 	.word	0x40010000
 8004ecc:	40010400 	.word	0x40010400

08004ed0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b087      	sub	sp, #28
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
 8004ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6a1b      	ldr	r3, [r3, #32]
 8004ede:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6a1b      	ldr	r3, [r3, #32]
 8004eea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	69db      	ldr	r3, [r3, #28]
 8004ef6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004efe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	f023 0303 	bic.w	r3, r3, #3
 8004f06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	68fa      	ldr	r2, [r7, #12]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004f18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	021b      	lsls	r3, r3, #8
 8004f20:	697a      	ldr	r2, [r7, #20]
 8004f22:	4313      	orrs	r3, r2
 8004f24:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	4a21      	ldr	r2, [pc, #132]	; (8004fb0 <TIM_OC3_SetConfig+0xe0>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d003      	beq.n	8004f36 <TIM_OC3_SetConfig+0x66>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	4a20      	ldr	r2, [pc, #128]	; (8004fb4 <TIM_OC3_SetConfig+0xe4>)
 8004f32:	4293      	cmp	r3, r2
 8004f34:	d10d      	bne.n	8004f52 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004f36:	697b      	ldr	r3, [r7, #20]
 8004f38:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004f3c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	68db      	ldr	r3, [r3, #12]
 8004f42:	021b      	lsls	r3, r3, #8
 8004f44:	697a      	ldr	r2, [r7, #20]
 8004f46:	4313      	orrs	r3, r2
 8004f48:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004f4a:	697b      	ldr	r3, [r7, #20]
 8004f4c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004f50:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	4a16      	ldr	r2, [pc, #88]	; (8004fb0 <TIM_OC3_SetConfig+0xe0>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d003      	beq.n	8004f62 <TIM_OC3_SetConfig+0x92>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	4a15      	ldr	r2, [pc, #84]	; (8004fb4 <TIM_OC3_SetConfig+0xe4>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d113      	bne.n	8004f8a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004f68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004f70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	695b      	ldr	r3, [r3, #20]
 8004f76:	011b      	lsls	r3, r3, #4
 8004f78:	693a      	ldr	r2, [r7, #16]
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	699b      	ldr	r3, [r3, #24]
 8004f82:	011b      	lsls	r3, r3, #4
 8004f84:	693a      	ldr	r2, [r7, #16]
 8004f86:	4313      	orrs	r3, r2
 8004f88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	693a      	ldr	r2, [r7, #16]
 8004f8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	68fa      	ldr	r2, [r7, #12]
 8004f94:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	685a      	ldr	r2, [r3, #4]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	697a      	ldr	r2, [r7, #20]
 8004fa2:	621a      	str	r2, [r3, #32]
}
 8004fa4:	bf00      	nop
 8004fa6:	371c      	adds	r7, #28
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fae:	4770      	bx	lr
 8004fb0:	40010000 	.word	0x40010000
 8004fb4:	40010400 	.word	0x40010400

08004fb8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004fb8:	b480      	push	{r7}
 8004fba:	b087      	sub	sp, #28
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
 8004fc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6a1b      	ldr	r3, [r3, #32]
 8004fc6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6a1b      	ldr	r3, [r3, #32]
 8004fd2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	69db      	ldr	r3, [r3, #28]
 8004fde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004fe6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004fee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	021b      	lsls	r3, r3, #8
 8004ff6:	68fa      	ldr	r2, [r7, #12]
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005002:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	031b      	lsls	r3, r3, #12
 800500a:	693a      	ldr	r2, [r7, #16]
 800500c:	4313      	orrs	r3, r2
 800500e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	4a12      	ldr	r2, [pc, #72]	; (800505c <TIM_OC4_SetConfig+0xa4>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d003      	beq.n	8005020 <TIM_OC4_SetConfig+0x68>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	4a11      	ldr	r2, [pc, #68]	; (8005060 <TIM_OC4_SetConfig+0xa8>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d109      	bne.n	8005034 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005026:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	695b      	ldr	r3, [r3, #20]
 800502c:	019b      	lsls	r3, r3, #6
 800502e:	697a      	ldr	r2, [r7, #20]
 8005030:	4313      	orrs	r3, r2
 8005032:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	697a      	ldr	r2, [r7, #20]
 8005038:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	68fa      	ldr	r2, [r7, #12]
 800503e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	685a      	ldr	r2, [r3, #4]
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	693a      	ldr	r2, [r7, #16]
 800504c:	621a      	str	r2, [r3, #32]
}
 800504e:	bf00      	nop
 8005050:	371c      	adds	r7, #28
 8005052:	46bd      	mov	sp, r7
 8005054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005058:	4770      	bx	lr
 800505a:	bf00      	nop
 800505c:	40010000 	.word	0x40010000
 8005060:	40010400 	.word	0x40010400

08005064 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005064:	b480      	push	{r7}
 8005066:	b087      	sub	sp, #28
 8005068:	af00      	add	r7, sp, #0
 800506a:	60f8      	str	r0, [r7, #12]
 800506c:	60b9      	str	r1, [r7, #8]
 800506e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	6a1b      	ldr	r3, [r3, #32]
 8005074:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	6a1b      	ldr	r3, [r3, #32]
 800507a:	f023 0201 	bic.w	r2, r3, #1
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	699b      	ldr	r3, [r3, #24]
 8005086:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800508e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	011b      	lsls	r3, r3, #4
 8005094:	693a      	ldr	r2, [r7, #16]
 8005096:	4313      	orrs	r3, r2
 8005098:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	f023 030a 	bic.w	r3, r3, #10
 80050a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80050a2:	697a      	ldr	r2, [r7, #20]
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	4313      	orrs	r3, r2
 80050a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	693a      	ldr	r2, [r7, #16]
 80050ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	697a      	ldr	r2, [r7, #20]
 80050b4:	621a      	str	r2, [r3, #32]
}
 80050b6:	bf00      	nop
 80050b8:	371c      	adds	r7, #28
 80050ba:	46bd      	mov	sp, r7
 80050bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c0:	4770      	bx	lr

080050c2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050c2:	b480      	push	{r7}
 80050c4:	b087      	sub	sp, #28
 80050c6:	af00      	add	r7, sp, #0
 80050c8:	60f8      	str	r0, [r7, #12]
 80050ca:	60b9      	str	r1, [r7, #8]
 80050cc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6a1b      	ldr	r3, [r3, #32]
 80050d2:	f023 0210 	bic.w	r2, r3, #16
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	699b      	ldr	r3, [r3, #24]
 80050de:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	6a1b      	ldr	r3, [r3, #32]
 80050e4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80050e6:	697b      	ldr	r3, [r7, #20]
 80050e8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80050ec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	031b      	lsls	r3, r3, #12
 80050f2:	697a      	ldr	r2, [r7, #20]
 80050f4:	4313      	orrs	r3, r2
 80050f6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80050fe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	011b      	lsls	r3, r3, #4
 8005104:	693a      	ldr	r2, [r7, #16]
 8005106:	4313      	orrs	r3, r2
 8005108:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	697a      	ldr	r2, [r7, #20]
 800510e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	693a      	ldr	r2, [r7, #16]
 8005114:	621a      	str	r2, [r3, #32]
}
 8005116:	bf00      	nop
 8005118:	371c      	adds	r7, #28
 800511a:	46bd      	mov	sp, r7
 800511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005120:	4770      	bx	lr

08005122 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005122:	b480      	push	{r7}
 8005124:	b085      	sub	sp, #20
 8005126:	af00      	add	r7, sp, #0
 8005128:	6078      	str	r0, [r7, #4]
 800512a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005138:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800513a:	683a      	ldr	r2, [r7, #0]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	4313      	orrs	r3, r2
 8005140:	f043 0307 	orr.w	r3, r3, #7
 8005144:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	68fa      	ldr	r2, [r7, #12]
 800514a:	609a      	str	r2, [r3, #8]
}
 800514c:	bf00      	nop
 800514e:	3714      	adds	r7, #20
 8005150:	46bd      	mov	sp, r7
 8005152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005156:	4770      	bx	lr

08005158 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005158:	b480      	push	{r7}
 800515a:	b087      	sub	sp, #28
 800515c:	af00      	add	r7, sp, #0
 800515e:	60f8      	str	r0, [r7, #12]
 8005160:	60b9      	str	r1, [r7, #8]
 8005162:	607a      	str	r2, [r7, #4]
 8005164:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	689b      	ldr	r3, [r3, #8]
 800516a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005172:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	021a      	lsls	r2, r3, #8
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	431a      	orrs	r2, r3
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	4313      	orrs	r3, r2
 8005180:	697a      	ldr	r2, [r7, #20]
 8005182:	4313      	orrs	r3, r2
 8005184:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	697a      	ldr	r2, [r7, #20]
 800518a:	609a      	str	r2, [r3, #8]
}
 800518c:	bf00      	nop
 800518e:	371c      	adds	r7, #28
 8005190:	46bd      	mov	sp, r7
 8005192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005196:	4770      	bx	lr

08005198 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005198:	b480      	push	{r7}
 800519a:	b087      	sub	sp, #28
 800519c:	af00      	add	r7, sp, #0
 800519e:	60f8      	str	r0, [r7, #12]
 80051a0:	60b9      	str	r1, [r7, #8]
 80051a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	f003 031f 	and.w	r3, r3, #31
 80051aa:	2201      	movs	r2, #1
 80051ac:	fa02 f303 	lsl.w	r3, r2, r3
 80051b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	6a1a      	ldr	r2, [r3, #32]
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	43db      	mvns	r3, r3
 80051ba:	401a      	ands	r2, r3
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	6a1a      	ldr	r2, [r3, #32]
 80051c4:	68bb      	ldr	r3, [r7, #8]
 80051c6:	f003 031f 	and.w	r3, r3, #31
 80051ca:	6879      	ldr	r1, [r7, #4]
 80051cc:	fa01 f303 	lsl.w	r3, r1, r3
 80051d0:	431a      	orrs	r2, r3
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	621a      	str	r2, [r3, #32]
}
 80051d6:	bf00      	nop
 80051d8:	371c      	adds	r7, #28
 80051da:	46bd      	mov	sp, r7
 80051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e0:	4770      	bx	lr
	...

080051e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b085      	sub	sp, #20
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
 80051ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051f4:	2b01      	cmp	r3, #1
 80051f6:	d101      	bne.n	80051fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80051f8:	2302      	movs	r3, #2
 80051fa:	e05a      	b.n	80052b2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2201      	movs	r2, #1
 8005200:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2202      	movs	r2, #2
 8005208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	689b      	ldr	r3, [r3, #8]
 800521a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005222:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	68fa      	ldr	r2, [r7, #12]
 800522a:	4313      	orrs	r3, r2
 800522c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	68fa      	ldr	r2, [r7, #12]
 8005234:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a21      	ldr	r2, [pc, #132]	; (80052c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d022      	beq.n	8005286 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005248:	d01d      	beq.n	8005286 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a1d      	ldr	r2, [pc, #116]	; (80052c4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d018      	beq.n	8005286 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a1b      	ldr	r2, [pc, #108]	; (80052c8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d013      	beq.n	8005286 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4a1a      	ldr	r2, [pc, #104]	; (80052cc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d00e      	beq.n	8005286 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a18      	ldr	r2, [pc, #96]	; (80052d0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d009      	beq.n	8005286 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a17      	ldr	r2, [pc, #92]	; (80052d4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d004      	beq.n	8005286 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a15      	ldr	r2, [pc, #84]	; (80052d8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d10c      	bne.n	80052a0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800528c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	68ba      	ldr	r2, [r7, #8]
 8005294:	4313      	orrs	r3, r2
 8005296:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	68ba      	ldr	r2, [r7, #8]
 800529e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80052b0:	2300      	movs	r3, #0
}
 80052b2:	4618      	mov	r0, r3
 80052b4:	3714      	adds	r7, #20
 80052b6:	46bd      	mov	sp, r7
 80052b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052bc:	4770      	bx	lr
 80052be:	bf00      	nop
 80052c0:	40010000 	.word	0x40010000
 80052c4:	40000400 	.word	0x40000400
 80052c8:	40000800 	.word	0x40000800
 80052cc:	40000c00 	.word	0x40000c00
 80052d0:	40010400 	.word	0x40010400
 80052d4:	40014000 	.word	0x40014000
 80052d8:	40001800 	.word	0x40001800

080052dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80052dc:	b480      	push	{r7}
 80052de:	b085      	sub	sp, #20
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
 80052e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80052e6:	2300      	movs	r3, #0
 80052e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052f0:	2b01      	cmp	r3, #1
 80052f2:	d101      	bne.n	80052f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80052f4:	2302      	movs	r3, #2
 80052f6:	e03d      	b.n	8005374 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	68db      	ldr	r3, [r3, #12]
 800530a:	4313      	orrs	r3, r2
 800530c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	689b      	ldr	r3, [r3, #8]
 8005318:	4313      	orrs	r3, r2
 800531a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	4313      	orrs	r3, r2
 8005328:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4313      	orrs	r3, r2
 8005336:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	691b      	ldr	r3, [r3, #16]
 8005342:	4313      	orrs	r3, r2
 8005344:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	695b      	ldr	r3, [r3, #20]
 8005350:	4313      	orrs	r3, r2
 8005352:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	69db      	ldr	r3, [r3, #28]
 800535e:	4313      	orrs	r3, r2
 8005360:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	68fa      	ldr	r2, [r7, #12]
 8005368:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2200      	movs	r2, #0
 800536e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005372:	2300      	movs	r3, #0
}
 8005374:	4618      	mov	r0, r3
 8005376:	3714      	adds	r7, #20
 8005378:	46bd      	mov	sp, r7
 800537a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537e:	4770      	bx	lr

08005380 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b082      	sub	sp, #8
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d101      	bne.n	8005392 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800538e:	2301      	movs	r3, #1
 8005390:	e03f      	b.n	8005412 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005398:	b2db      	uxtb	r3, r3
 800539a:	2b00      	cmp	r3, #0
 800539c:	d106      	bne.n	80053ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	2200      	movs	r2, #0
 80053a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053a6:	6878      	ldr	r0, [r7, #4]
 80053a8:	f7fc fece 	bl	8002148 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2224      	movs	r2, #36	; 0x24
 80053b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	68da      	ldr	r2, [r3, #12]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80053c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80053c4:	6878      	ldr	r0, [r7, #4]
 80053c6:	f000 fcdf 	bl	8005d88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	691a      	ldr	r2, [r3, #16]
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80053d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	695a      	ldr	r2, [r3, #20]
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80053e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	68da      	ldr	r2, [r3, #12]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80053f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2200      	movs	r2, #0
 80053fe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2220      	movs	r2, #32
 8005404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2220      	movs	r2, #32
 800540c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005410:	2300      	movs	r3, #0
}
 8005412:	4618      	mov	r0, r3
 8005414:	3708      	adds	r7, #8
 8005416:	46bd      	mov	sp, r7
 8005418:	bd80      	pop	{r7, pc}

0800541a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800541a:	b580      	push	{r7, lr}
 800541c:	b084      	sub	sp, #16
 800541e:	af00      	add	r7, sp, #0
 8005420:	60f8      	str	r0, [r7, #12]
 8005422:	60b9      	str	r1, [r7, #8]
 8005424:	4613      	mov	r3, r2
 8005426:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800542e:	b2db      	uxtb	r3, r3
 8005430:	2b20      	cmp	r3, #32
 8005432:	d11d      	bne.n	8005470 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d002      	beq.n	8005440 <HAL_UART_Receive_IT+0x26>
 800543a:	88fb      	ldrh	r3, [r7, #6]
 800543c:	2b00      	cmp	r3, #0
 800543e:	d101      	bne.n	8005444 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005440:	2301      	movs	r3, #1
 8005442:	e016      	b.n	8005472 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800544a:	2b01      	cmp	r3, #1
 800544c:	d101      	bne.n	8005452 <HAL_UART_Receive_IT+0x38>
 800544e:	2302      	movs	r3, #2
 8005450:	e00f      	b.n	8005472 <HAL_UART_Receive_IT+0x58>
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	2201      	movs	r2, #1
 8005456:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2200      	movs	r2, #0
 800545e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005460:	88fb      	ldrh	r3, [r7, #6]
 8005462:	461a      	mov	r2, r3
 8005464:	68b9      	ldr	r1, [r7, #8]
 8005466:	68f8      	ldr	r0, [r7, #12]
 8005468:	f000 fab6 	bl	80059d8 <UART_Start_Receive_IT>
 800546c:	4603      	mov	r3, r0
 800546e:	e000      	b.n	8005472 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005470:	2302      	movs	r3, #2
  }
}
 8005472:	4618      	mov	r0, r3
 8005474:	3710      	adds	r7, #16
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}
	...

0800547c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b0ba      	sub	sp, #232	; 0xe8
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	68db      	ldr	r3, [r3, #12]
 8005494:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	695b      	ldr	r3, [r3, #20]
 800549e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80054a2:	2300      	movs	r3, #0
 80054a4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80054a8:	2300      	movs	r3, #0
 80054aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80054ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054b2:	f003 030f 	and.w	r3, r3, #15
 80054b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80054ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d10f      	bne.n	80054e2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80054c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054c6:	f003 0320 	and.w	r3, r3, #32
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d009      	beq.n	80054e2 <HAL_UART_IRQHandler+0x66>
 80054ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054d2:	f003 0320 	and.w	r3, r3, #32
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d003      	beq.n	80054e2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f000 fb99 	bl	8005c12 <UART_Receive_IT>
      return;
 80054e0:	e256      	b.n	8005990 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80054e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	f000 80de 	beq.w	80056a8 <HAL_UART_IRQHandler+0x22c>
 80054ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80054f0:	f003 0301 	and.w	r3, r3, #1
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d106      	bne.n	8005506 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80054f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80054fc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005500:	2b00      	cmp	r3, #0
 8005502:	f000 80d1 	beq.w	80056a8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005506:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800550a:	f003 0301 	and.w	r3, r3, #1
 800550e:	2b00      	cmp	r3, #0
 8005510:	d00b      	beq.n	800552a <HAL_UART_IRQHandler+0xae>
 8005512:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005516:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800551a:	2b00      	cmp	r3, #0
 800551c:	d005      	beq.n	800552a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005522:	f043 0201 	orr.w	r2, r3, #1
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800552a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800552e:	f003 0304 	and.w	r3, r3, #4
 8005532:	2b00      	cmp	r3, #0
 8005534:	d00b      	beq.n	800554e <HAL_UART_IRQHandler+0xd2>
 8005536:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800553a:	f003 0301 	and.w	r3, r3, #1
 800553e:	2b00      	cmp	r3, #0
 8005540:	d005      	beq.n	800554e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005546:	f043 0202 	orr.w	r2, r3, #2
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800554e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005552:	f003 0302 	and.w	r3, r3, #2
 8005556:	2b00      	cmp	r3, #0
 8005558:	d00b      	beq.n	8005572 <HAL_UART_IRQHandler+0xf6>
 800555a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800555e:	f003 0301 	and.w	r3, r3, #1
 8005562:	2b00      	cmp	r3, #0
 8005564:	d005      	beq.n	8005572 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800556a:	f043 0204 	orr.w	r2, r3, #4
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005572:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005576:	f003 0308 	and.w	r3, r3, #8
 800557a:	2b00      	cmp	r3, #0
 800557c:	d011      	beq.n	80055a2 <HAL_UART_IRQHandler+0x126>
 800557e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005582:	f003 0320 	and.w	r3, r3, #32
 8005586:	2b00      	cmp	r3, #0
 8005588:	d105      	bne.n	8005596 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800558a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800558e:	f003 0301 	and.w	r3, r3, #1
 8005592:	2b00      	cmp	r3, #0
 8005594:	d005      	beq.n	80055a2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800559a:	f043 0208 	orr.w	r2, r3, #8
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	f000 81ed 	beq.w	8005986 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80055ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055b0:	f003 0320 	and.w	r3, r3, #32
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d008      	beq.n	80055ca <HAL_UART_IRQHandler+0x14e>
 80055b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80055bc:	f003 0320 	and.w	r3, r3, #32
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d002      	beq.n	80055ca <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80055c4:	6878      	ldr	r0, [r7, #4]
 80055c6:	f000 fb24 	bl	8005c12 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	695b      	ldr	r3, [r3, #20]
 80055d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055d4:	2b40      	cmp	r3, #64	; 0x40
 80055d6:	bf0c      	ite	eq
 80055d8:	2301      	moveq	r3, #1
 80055da:	2300      	movne	r3, #0
 80055dc:	b2db      	uxtb	r3, r3
 80055de:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055e6:	f003 0308 	and.w	r3, r3, #8
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d103      	bne.n	80055f6 <HAL_UART_IRQHandler+0x17a>
 80055ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d04f      	beq.n	8005696 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80055f6:	6878      	ldr	r0, [r7, #4]
 80055f8:	f000 fa2c 	bl	8005a54 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	695b      	ldr	r3, [r3, #20]
 8005602:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005606:	2b40      	cmp	r3, #64	; 0x40
 8005608:	d141      	bne.n	800568e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	3314      	adds	r3, #20
 8005610:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005614:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005618:	e853 3f00 	ldrex	r3, [r3]
 800561c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005620:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005624:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005628:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	3314      	adds	r3, #20
 8005632:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005636:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800563a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800563e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005642:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005646:	e841 2300 	strex	r3, r2, [r1]
 800564a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800564e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005652:	2b00      	cmp	r3, #0
 8005654:	d1d9      	bne.n	800560a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800565a:	2b00      	cmp	r3, #0
 800565c:	d013      	beq.n	8005686 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005662:	4a7d      	ldr	r2, [pc, #500]	; (8005858 <HAL_UART_IRQHandler+0x3dc>)
 8005664:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800566a:	4618      	mov	r0, r3
 800566c:	f7fd f873 	bl	8002756 <HAL_DMA_Abort_IT>
 8005670:	4603      	mov	r3, r0
 8005672:	2b00      	cmp	r3, #0
 8005674:	d016      	beq.n	80056a4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800567a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800567c:	687a      	ldr	r2, [r7, #4]
 800567e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005680:	4610      	mov	r0, r2
 8005682:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005684:	e00e      	b.n	80056a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005686:	6878      	ldr	r0, [r7, #4]
 8005688:	f000 f990 	bl	80059ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800568c:	e00a      	b.n	80056a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f000 f98c 	bl	80059ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005694:	e006      	b.n	80056a4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f000 f988 	bl	80059ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2200      	movs	r2, #0
 80056a0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80056a2:	e170      	b.n	8005986 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056a4:	bf00      	nop
    return;
 80056a6:	e16e      	b.n	8005986 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056ac:	2b01      	cmp	r3, #1
 80056ae:	f040 814a 	bne.w	8005946 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80056b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056b6:	f003 0310 	and.w	r3, r3, #16
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	f000 8143 	beq.w	8005946 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80056c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056c4:	f003 0310 	and.w	r3, r3, #16
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	f000 813c 	beq.w	8005946 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80056ce:	2300      	movs	r3, #0
 80056d0:	60bb      	str	r3, [r7, #8]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	60bb      	str	r3, [r7, #8]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	60bb      	str	r3, [r7, #8]
 80056e2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	695b      	ldr	r3, [r3, #20]
 80056ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056ee:	2b40      	cmp	r3, #64	; 0x40
 80056f0:	f040 80b4 	bne.w	800585c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005700:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005704:	2b00      	cmp	r3, #0
 8005706:	f000 8140 	beq.w	800598a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800570e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005712:	429a      	cmp	r2, r3
 8005714:	f080 8139 	bcs.w	800598a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800571e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005724:	69db      	ldr	r3, [r3, #28]
 8005726:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800572a:	f000 8088 	beq.w	800583e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	330c      	adds	r3, #12
 8005734:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005738:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800573c:	e853 3f00 	ldrex	r3, [r3]
 8005740:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005744:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005748:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800574c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	330c      	adds	r3, #12
 8005756:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800575a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800575e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005762:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005766:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800576a:	e841 2300 	strex	r3, r2, [r1]
 800576e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005772:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005776:	2b00      	cmp	r3, #0
 8005778:	d1d9      	bne.n	800572e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	3314      	adds	r3, #20
 8005780:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005782:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005784:	e853 3f00 	ldrex	r3, [r3]
 8005788:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800578a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800578c:	f023 0301 	bic.w	r3, r3, #1
 8005790:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	3314      	adds	r3, #20
 800579a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800579e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80057a2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057a4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80057a6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80057aa:	e841 2300 	strex	r3, r2, [r1]
 80057ae:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80057b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d1e1      	bne.n	800577a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	3314      	adds	r3, #20
 80057bc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057be:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80057c0:	e853 3f00 	ldrex	r3, [r3]
 80057c4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80057c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80057c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80057cc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	3314      	adds	r3, #20
 80057d6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80057da:	66fa      	str	r2, [r7, #108]	; 0x6c
 80057dc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057de:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80057e0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80057e2:	e841 2300 	strex	r3, r2, [r1]
 80057e6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80057e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d1e3      	bne.n	80057b6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2220      	movs	r2, #32
 80057f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2200      	movs	r2, #0
 80057fa:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	330c      	adds	r3, #12
 8005802:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005804:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005806:	e853 3f00 	ldrex	r3, [r3]
 800580a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800580c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800580e:	f023 0310 	bic.w	r3, r3, #16
 8005812:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	330c      	adds	r3, #12
 800581c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005820:	65ba      	str	r2, [r7, #88]	; 0x58
 8005822:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005824:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005826:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005828:	e841 2300 	strex	r3, r2, [r1]
 800582c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800582e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005830:	2b00      	cmp	r3, #0
 8005832:	d1e3      	bne.n	80057fc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005838:	4618      	mov	r0, r3
 800583a:	f7fc ff1c 	bl	8002676 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005846:	b29b      	uxth	r3, r3
 8005848:	1ad3      	subs	r3, r2, r3
 800584a:	b29b      	uxth	r3, r3
 800584c:	4619      	mov	r1, r3
 800584e:	6878      	ldr	r0, [r7, #4]
 8005850:	f000 f8b6 	bl	80059c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005854:	e099      	b.n	800598a <HAL_UART_IRQHandler+0x50e>
 8005856:	bf00      	nop
 8005858:	08005b1b 	.word	0x08005b1b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005864:	b29b      	uxth	r3, r3
 8005866:	1ad3      	subs	r3, r2, r3
 8005868:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005870:	b29b      	uxth	r3, r3
 8005872:	2b00      	cmp	r3, #0
 8005874:	f000 808b 	beq.w	800598e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005878:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800587c:	2b00      	cmp	r3, #0
 800587e:	f000 8086 	beq.w	800598e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	330c      	adds	r3, #12
 8005888:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800588a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800588c:	e853 3f00 	ldrex	r3, [r3]
 8005890:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005892:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005894:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005898:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	330c      	adds	r3, #12
 80058a2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80058a6:	647a      	str	r2, [r7, #68]	; 0x44
 80058a8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058aa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80058ac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80058ae:	e841 2300 	strex	r3, r2, [r1]
 80058b2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80058b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d1e3      	bne.n	8005882 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	3314      	adds	r3, #20
 80058c0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c4:	e853 3f00 	ldrex	r3, [r3]
 80058c8:	623b      	str	r3, [r7, #32]
   return(result);
 80058ca:	6a3b      	ldr	r3, [r7, #32]
 80058cc:	f023 0301 	bic.w	r3, r3, #1
 80058d0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	3314      	adds	r3, #20
 80058da:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80058de:	633a      	str	r2, [r7, #48]	; 0x30
 80058e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058e2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80058e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80058e6:	e841 2300 	strex	r3, r2, [r1]
 80058ea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80058ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d1e3      	bne.n	80058ba <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2220      	movs	r2, #32
 80058f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2200      	movs	r2, #0
 80058fe:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	330c      	adds	r3, #12
 8005906:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	e853 3f00 	ldrex	r3, [r3]
 800590e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f023 0310 	bic.w	r3, r3, #16
 8005916:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	330c      	adds	r3, #12
 8005920:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005924:	61fa      	str	r2, [r7, #28]
 8005926:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005928:	69b9      	ldr	r1, [r7, #24]
 800592a:	69fa      	ldr	r2, [r7, #28]
 800592c:	e841 2300 	strex	r3, r2, [r1]
 8005930:	617b      	str	r3, [r7, #20]
   return(result);
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d1e3      	bne.n	8005900 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005938:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800593c:	4619      	mov	r1, r3
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f000 f83e 	bl	80059c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005944:	e023      	b.n	800598e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005946:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800594a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800594e:	2b00      	cmp	r3, #0
 8005950:	d009      	beq.n	8005966 <HAL_UART_IRQHandler+0x4ea>
 8005952:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005956:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800595a:	2b00      	cmp	r3, #0
 800595c:	d003      	beq.n	8005966 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f000 f8ef 	bl	8005b42 <UART_Transmit_IT>
    return;
 8005964:	e014      	b.n	8005990 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005966:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800596a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800596e:	2b00      	cmp	r3, #0
 8005970:	d00e      	beq.n	8005990 <HAL_UART_IRQHandler+0x514>
 8005972:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005976:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800597a:	2b00      	cmp	r3, #0
 800597c:	d008      	beq.n	8005990 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f000 f92f 	bl	8005be2 <UART_EndTransmit_IT>
    return;
 8005984:	e004      	b.n	8005990 <HAL_UART_IRQHandler+0x514>
    return;
 8005986:	bf00      	nop
 8005988:	e002      	b.n	8005990 <HAL_UART_IRQHandler+0x514>
      return;
 800598a:	bf00      	nop
 800598c:	e000      	b.n	8005990 <HAL_UART_IRQHandler+0x514>
      return;
 800598e:	bf00      	nop
  }
}
 8005990:	37e8      	adds	r7, #232	; 0xe8
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}
 8005996:	bf00      	nop

08005998 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005998:	b480      	push	{r7}
 800599a:	b083      	sub	sp, #12
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80059a0:	bf00      	nop
 80059a2:	370c      	adds	r7, #12
 80059a4:	46bd      	mov	sp, r7
 80059a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059aa:	4770      	bx	lr

080059ac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80059ac:	b480      	push	{r7}
 80059ae:	b083      	sub	sp, #12
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80059b4:	bf00      	nop
 80059b6:	370c      	adds	r7, #12
 80059b8:	46bd      	mov	sp, r7
 80059ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059be:	4770      	bx	lr

080059c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b083      	sub	sp, #12
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
 80059c8:	460b      	mov	r3, r1
 80059ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80059cc:	bf00      	nop
 80059ce:	370c      	adds	r7, #12
 80059d0:	46bd      	mov	sp, r7
 80059d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d6:	4770      	bx	lr

080059d8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80059d8:	b480      	push	{r7}
 80059da:	b085      	sub	sp, #20
 80059dc:	af00      	add	r7, sp, #0
 80059de:	60f8      	str	r0, [r7, #12]
 80059e0:	60b9      	str	r1, [r7, #8]
 80059e2:	4613      	mov	r3, r2
 80059e4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	68ba      	ldr	r2, [r7, #8]
 80059ea:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	88fa      	ldrh	r2, [r7, #6]
 80059f0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	88fa      	ldrh	r2, [r7, #6]
 80059f6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2200      	movs	r2, #0
 80059fc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2222      	movs	r2, #34	; 0x22
 8005a02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	691b      	ldr	r3, [r3, #16]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d007      	beq.n	8005a26 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	68da      	ldr	r2, [r3, #12]
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a24:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	695a      	ldr	r2, [r3, #20]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f042 0201 	orr.w	r2, r2, #1
 8005a34:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	68da      	ldr	r2, [r3, #12]
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f042 0220 	orr.w	r2, r2, #32
 8005a44:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005a46:	2300      	movs	r3, #0
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3714      	adds	r7, #20
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr

08005a54 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b095      	sub	sp, #84	; 0x54
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	330c      	adds	r3, #12
 8005a62:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a66:	e853 3f00 	ldrex	r3, [r3]
 8005a6a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005a6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a6e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005a72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	330c      	adds	r3, #12
 8005a7a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005a7c:	643a      	str	r2, [r7, #64]	; 0x40
 8005a7e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a80:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005a82:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005a84:	e841 2300 	strex	r3, r2, [r1]
 8005a88:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005a8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d1e5      	bne.n	8005a5c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	3314      	adds	r3, #20
 8005a96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a98:	6a3b      	ldr	r3, [r7, #32]
 8005a9a:	e853 3f00 	ldrex	r3, [r3]
 8005a9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005aa0:	69fb      	ldr	r3, [r7, #28]
 8005aa2:	f023 0301 	bic.w	r3, r3, #1
 8005aa6:	64bb      	str	r3, [r7, #72]	; 0x48
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	3314      	adds	r3, #20
 8005aae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005ab0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005ab2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ab4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005ab6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ab8:	e841 2300 	strex	r3, r2, [r1]
 8005abc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d1e5      	bne.n	8005a90 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ac8:	2b01      	cmp	r3, #1
 8005aca:	d119      	bne.n	8005b00 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	330c      	adds	r3, #12
 8005ad2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	e853 3f00 	ldrex	r3, [r3]
 8005ada:	60bb      	str	r3, [r7, #8]
   return(result);
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	f023 0310 	bic.w	r3, r3, #16
 8005ae2:	647b      	str	r3, [r7, #68]	; 0x44
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	330c      	adds	r3, #12
 8005aea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005aec:	61ba      	str	r2, [r7, #24]
 8005aee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af0:	6979      	ldr	r1, [r7, #20]
 8005af2:	69ba      	ldr	r2, [r7, #24]
 8005af4:	e841 2300 	strex	r3, r2, [r1]
 8005af8:	613b      	str	r3, [r7, #16]
   return(result);
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d1e5      	bne.n	8005acc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2220      	movs	r2, #32
 8005b04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005b0e:	bf00      	nop
 8005b10:	3754      	adds	r7, #84	; 0x54
 8005b12:	46bd      	mov	sp, r7
 8005b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b18:	4770      	bx	lr

08005b1a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b1a:	b580      	push	{r7, lr}
 8005b1c:	b084      	sub	sp, #16
 8005b1e:	af00      	add	r7, sp, #0
 8005b20:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b26:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2200      	movs	r2, #0
 8005b32:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b34:	68f8      	ldr	r0, [r7, #12]
 8005b36:	f7ff ff39 	bl	80059ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b3a:	bf00      	nop
 8005b3c:	3710      	adds	r7, #16
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bd80      	pop	{r7, pc}

08005b42 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005b42:	b480      	push	{r7}
 8005b44:	b085      	sub	sp, #20
 8005b46:	af00      	add	r7, sp, #0
 8005b48:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b50:	b2db      	uxtb	r3, r3
 8005b52:	2b21      	cmp	r3, #33	; 0x21
 8005b54:	d13e      	bne.n	8005bd4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	689b      	ldr	r3, [r3, #8]
 8005b5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b5e:	d114      	bne.n	8005b8a <UART_Transmit_IT+0x48>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	691b      	ldr	r3, [r3, #16]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d110      	bne.n	8005b8a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6a1b      	ldr	r3, [r3, #32]
 8005b6c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	881b      	ldrh	r3, [r3, #0]
 8005b72:	461a      	mov	r2, r3
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b7c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6a1b      	ldr	r3, [r3, #32]
 8005b82:	1c9a      	adds	r2, r3, #2
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	621a      	str	r2, [r3, #32]
 8005b88:	e008      	b.n	8005b9c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6a1b      	ldr	r3, [r3, #32]
 8005b8e:	1c59      	adds	r1, r3, #1
 8005b90:	687a      	ldr	r2, [r7, #4]
 8005b92:	6211      	str	r1, [r2, #32]
 8005b94:	781a      	ldrb	r2, [r3, #0]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005ba0:	b29b      	uxth	r3, r3
 8005ba2:	3b01      	subs	r3, #1
 8005ba4:	b29b      	uxth	r3, r3
 8005ba6:	687a      	ldr	r2, [r7, #4]
 8005ba8:	4619      	mov	r1, r3
 8005baa:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d10f      	bne.n	8005bd0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	68da      	ldr	r2, [r3, #12]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005bbe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	68da      	ldr	r2, [r3, #12]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005bce:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	e000      	b.n	8005bd6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005bd4:	2302      	movs	r3, #2
  }
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3714      	adds	r7, #20
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be0:	4770      	bx	lr

08005be2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005be2:	b580      	push	{r7, lr}
 8005be4:	b082      	sub	sp, #8
 8005be6:	af00      	add	r7, sp, #0
 8005be8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	68da      	ldr	r2, [r3, #12]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005bf8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2220      	movs	r2, #32
 8005bfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	f7ff fec8 	bl	8005998 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005c08:	2300      	movs	r3, #0
}
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	3708      	adds	r7, #8
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bd80      	pop	{r7, pc}

08005c12 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005c12:	b580      	push	{r7, lr}
 8005c14:	b08c      	sub	sp, #48	; 0x30
 8005c16:	af00      	add	r7, sp, #0
 8005c18:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c20:	b2db      	uxtb	r3, r3
 8005c22:	2b22      	cmp	r3, #34	; 0x22
 8005c24:	f040 80ab 	bne.w	8005d7e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	689b      	ldr	r3, [r3, #8]
 8005c2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c30:	d117      	bne.n	8005c62 <UART_Receive_IT+0x50>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	691b      	ldr	r3, [r3, #16]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d113      	bne.n	8005c62 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c42:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	685b      	ldr	r3, [r3, #4]
 8005c4a:	b29b      	uxth	r3, r3
 8005c4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c50:	b29a      	uxth	r2, r3
 8005c52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c54:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c5a:	1c9a      	adds	r2, r3, #2
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	629a      	str	r2, [r3, #40]	; 0x28
 8005c60:	e026      	b.n	8005cb0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c66:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005c68:	2300      	movs	r3, #0
 8005c6a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c74:	d007      	beq.n	8005c86 <UART_Receive_IT+0x74>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	689b      	ldr	r3, [r3, #8]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d10a      	bne.n	8005c94 <UART_Receive_IT+0x82>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	691b      	ldr	r3, [r3, #16]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d106      	bne.n	8005c94 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	b2da      	uxtb	r2, r3
 8005c8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c90:	701a      	strb	r2, [r3, #0]
 8005c92:	e008      	b.n	8005ca6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	685b      	ldr	r3, [r3, #4]
 8005c9a:	b2db      	uxtb	r3, r3
 8005c9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ca0:	b2da      	uxtb	r2, r3
 8005ca2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ca4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005caa:	1c5a      	adds	r2, r3, #1
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005cb4:	b29b      	uxth	r3, r3
 8005cb6:	3b01      	subs	r3, #1
 8005cb8:	b29b      	uxth	r3, r3
 8005cba:	687a      	ldr	r2, [r7, #4]
 8005cbc:	4619      	mov	r1, r3
 8005cbe:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d15a      	bne.n	8005d7a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	68da      	ldr	r2, [r3, #12]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f022 0220 	bic.w	r2, r2, #32
 8005cd2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	68da      	ldr	r2, [r3, #12]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005ce2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	695a      	ldr	r2, [r3, #20]
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f022 0201 	bic.w	r2, r2, #1
 8005cf2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2220      	movs	r2, #32
 8005cf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d135      	bne.n	8005d70 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2200      	movs	r2, #0
 8005d08:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	330c      	adds	r3, #12
 8005d10:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d12:	697b      	ldr	r3, [r7, #20]
 8005d14:	e853 3f00 	ldrex	r3, [r3]
 8005d18:	613b      	str	r3, [r7, #16]
   return(result);
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	f023 0310 	bic.w	r3, r3, #16
 8005d20:	627b      	str	r3, [r7, #36]	; 0x24
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	330c      	adds	r3, #12
 8005d28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d2a:	623a      	str	r2, [r7, #32]
 8005d2c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d2e:	69f9      	ldr	r1, [r7, #28]
 8005d30:	6a3a      	ldr	r2, [r7, #32]
 8005d32:	e841 2300 	strex	r3, r2, [r1]
 8005d36:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d38:	69bb      	ldr	r3, [r7, #24]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d1e5      	bne.n	8005d0a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	f003 0310 	and.w	r3, r3, #16
 8005d48:	2b10      	cmp	r3, #16
 8005d4a:	d10a      	bne.n	8005d62 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	60fb      	str	r3, [r7, #12]
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	60fb      	str	r3, [r7, #12]
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	60fb      	str	r3, [r7, #12]
 8005d60:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005d66:	4619      	mov	r1, r3
 8005d68:	6878      	ldr	r0, [r7, #4]
 8005d6a:	f7ff fe29 	bl	80059c0 <HAL_UARTEx_RxEventCallback>
 8005d6e:	e002      	b.n	8005d76 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005d70:	6878      	ldr	r0, [r7, #4]
 8005d72:	f7fb fb8f 	bl	8001494 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005d76:	2300      	movs	r3, #0
 8005d78:	e002      	b.n	8005d80 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	e000      	b.n	8005d80 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005d7e:	2302      	movs	r3, #2
  }
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	3730      	adds	r7, #48	; 0x30
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}

08005d88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d8c:	b0c0      	sub	sp, #256	; 0x100
 8005d8e:	af00      	add	r7, sp, #0
 8005d90:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	691b      	ldr	r3, [r3, #16]
 8005d9c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005da0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005da4:	68d9      	ldr	r1, [r3, #12]
 8005da6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	ea40 0301 	orr.w	r3, r0, r1
 8005db0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005db2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005db6:	689a      	ldr	r2, [r3, #8]
 8005db8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dbc:	691b      	ldr	r3, [r3, #16]
 8005dbe:	431a      	orrs	r2, r3
 8005dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dc4:	695b      	ldr	r3, [r3, #20]
 8005dc6:	431a      	orrs	r2, r3
 8005dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dcc:	69db      	ldr	r3, [r3, #28]
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	68db      	ldr	r3, [r3, #12]
 8005ddc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005de0:	f021 010c 	bic.w	r1, r1, #12
 8005de4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005de8:	681a      	ldr	r2, [r3, #0]
 8005dea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005dee:	430b      	orrs	r3, r1
 8005df0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005df2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	695b      	ldr	r3, [r3, #20]
 8005dfa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005dfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e02:	6999      	ldr	r1, [r3, #24]
 8005e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e08:	681a      	ldr	r2, [r3, #0]
 8005e0a:	ea40 0301 	orr.w	r3, r0, r1
 8005e0e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e14:	681a      	ldr	r2, [r3, #0]
 8005e16:	4b8f      	ldr	r3, [pc, #572]	; (8006054 <UART_SetConfig+0x2cc>)
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	d005      	beq.n	8005e28 <UART_SetConfig+0xa0>
 8005e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e20:	681a      	ldr	r2, [r3, #0]
 8005e22:	4b8d      	ldr	r3, [pc, #564]	; (8006058 <UART_SetConfig+0x2d0>)
 8005e24:	429a      	cmp	r2, r3
 8005e26:	d104      	bne.n	8005e32 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e28:	f7fe fa8a 	bl	8004340 <HAL_RCC_GetPCLK2Freq>
 8005e2c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005e30:	e003      	b.n	8005e3a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005e32:	f7fe fa71 	bl	8004318 <HAL_RCC_GetPCLK1Freq>
 8005e36:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e3e:	69db      	ldr	r3, [r3, #28]
 8005e40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e44:	f040 810c 	bne.w	8006060 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005e48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005e52:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005e56:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005e5a:	4622      	mov	r2, r4
 8005e5c:	462b      	mov	r3, r5
 8005e5e:	1891      	adds	r1, r2, r2
 8005e60:	65b9      	str	r1, [r7, #88]	; 0x58
 8005e62:	415b      	adcs	r3, r3
 8005e64:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005e66:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005e6a:	4621      	mov	r1, r4
 8005e6c:	eb12 0801 	adds.w	r8, r2, r1
 8005e70:	4629      	mov	r1, r5
 8005e72:	eb43 0901 	adc.w	r9, r3, r1
 8005e76:	f04f 0200 	mov.w	r2, #0
 8005e7a:	f04f 0300 	mov.w	r3, #0
 8005e7e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005e82:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005e86:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005e8a:	4690      	mov	r8, r2
 8005e8c:	4699      	mov	r9, r3
 8005e8e:	4623      	mov	r3, r4
 8005e90:	eb18 0303 	adds.w	r3, r8, r3
 8005e94:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005e98:	462b      	mov	r3, r5
 8005e9a:	eb49 0303 	adc.w	r3, r9, r3
 8005e9e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005ea2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005eae:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005eb2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005eb6:	460b      	mov	r3, r1
 8005eb8:	18db      	adds	r3, r3, r3
 8005eba:	653b      	str	r3, [r7, #80]	; 0x50
 8005ebc:	4613      	mov	r3, r2
 8005ebe:	eb42 0303 	adc.w	r3, r2, r3
 8005ec2:	657b      	str	r3, [r7, #84]	; 0x54
 8005ec4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005ec8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005ecc:	f7fa fde6 	bl	8000a9c <__aeabi_uldivmod>
 8005ed0:	4602      	mov	r2, r0
 8005ed2:	460b      	mov	r3, r1
 8005ed4:	4b61      	ldr	r3, [pc, #388]	; (800605c <UART_SetConfig+0x2d4>)
 8005ed6:	fba3 2302 	umull	r2, r3, r3, r2
 8005eda:	095b      	lsrs	r3, r3, #5
 8005edc:	011c      	lsls	r4, r3, #4
 8005ede:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005ee8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005eec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005ef0:	4642      	mov	r2, r8
 8005ef2:	464b      	mov	r3, r9
 8005ef4:	1891      	adds	r1, r2, r2
 8005ef6:	64b9      	str	r1, [r7, #72]	; 0x48
 8005ef8:	415b      	adcs	r3, r3
 8005efa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005efc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005f00:	4641      	mov	r1, r8
 8005f02:	eb12 0a01 	adds.w	sl, r2, r1
 8005f06:	4649      	mov	r1, r9
 8005f08:	eb43 0b01 	adc.w	fp, r3, r1
 8005f0c:	f04f 0200 	mov.w	r2, #0
 8005f10:	f04f 0300 	mov.w	r3, #0
 8005f14:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005f18:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005f1c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f20:	4692      	mov	sl, r2
 8005f22:	469b      	mov	fp, r3
 8005f24:	4643      	mov	r3, r8
 8005f26:	eb1a 0303 	adds.w	r3, sl, r3
 8005f2a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005f2e:	464b      	mov	r3, r9
 8005f30:	eb4b 0303 	adc.w	r3, fp, r3
 8005f34:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005f44:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005f48:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005f4c:	460b      	mov	r3, r1
 8005f4e:	18db      	adds	r3, r3, r3
 8005f50:	643b      	str	r3, [r7, #64]	; 0x40
 8005f52:	4613      	mov	r3, r2
 8005f54:	eb42 0303 	adc.w	r3, r2, r3
 8005f58:	647b      	str	r3, [r7, #68]	; 0x44
 8005f5a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005f5e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005f62:	f7fa fd9b 	bl	8000a9c <__aeabi_uldivmod>
 8005f66:	4602      	mov	r2, r0
 8005f68:	460b      	mov	r3, r1
 8005f6a:	4611      	mov	r1, r2
 8005f6c:	4b3b      	ldr	r3, [pc, #236]	; (800605c <UART_SetConfig+0x2d4>)
 8005f6e:	fba3 2301 	umull	r2, r3, r3, r1
 8005f72:	095b      	lsrs	r3, r3, #5
 8005f74:	2264      	movs	r2, #100	; 0x64
 8005f76:	fb02 f303 	mul.w	r3, r2, r3
 8005f7a:	1acb      	subs	r3, r1, r3
 8005f7c:	00db      	lsls	r3, r3, #3
 8005f7e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005f82:	4b36      	ldr	r3, [pc, #216]	; (800605c <UART_SetConfig+0x2d4>)
 8005f84:	fba3 2302 	umull	r2, r3, r3, r2
 8005f88:	095b      	lsrs	r3, r3, #5
 8005f8a:	005b      	lsls	r3, r3, #1
 8005f8c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005f90:	441c      	add	r4, r3
 8005f92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f96:	2200      	movs	r2, #0
 8005f98:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005f9c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005fa0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005fa4:	4642      	mov	r2, r8
 8005fa6:	464b      	mov	r3, r9
 8005fa8:	1891      	adds	r1, r2, r2
 8005faa:	63b9      	str	r1, [r7, #56]	; 0x38
 8005fac:	415b      	adcs	r3, r3
 8005fae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005fb0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005fb4:	4641      	mov	r1, r8
 8005fb6:	1851      	adds	r1, r2, r1
 8005fb8:	6339      	str	r1, [r7, #48]	; 0x30
 8005fba:	4649      	mov	r1, r9
 8005fbc:	414b      	adcs	r3, r1
 8005fbe:	637b      	str	r3, [r7, #52]	; 0x34
 8005fc0:	f04f 0200 	mov.w	r2, #0
 8005fc4:	f04f 0300 	mov.w	r3, #0
 8005fc8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005fcc:	4659      	mov	r1, fp
 8005fce:	00cb      	lsls	r3, r1, #3
 8005fd0:	4651      	mov	r1, sl
 8005fd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005fd6:	4651      	mov	r1, sl
 8005fd8:	00ca      	lsls	r2, r1, #3
 8005fda:	4610      	mov	r0, r2
 8005fdc:	4619      	mov	r1, r3
 8005fde:	4603      	mov	r3, r0
 8005fe0:	4642      	mov	r2, r8
 8005fe2:	189b      	adds	r3, r3, r2
 8005fe4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005fe8:	464b      	mov	r3, r9
 8005fea:	460a      	mov	r2, r1
 8005fec:	eb42 0303 	adc.w	r3, r2, r3
 8005ff0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006000:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006004:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006008:	460b      	mov	r3, r1
 800600a:	18db      	adds	r3, r3, r3
 800600c:	62bb      	str	r3, [r7, #40]	; 0x28
 800600e:	4613      	mov	r3, r2
 8006010:	eb42 0303 	adc.w	r3, r2, r3
 8006014:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006016:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800601a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800601e:	f7fa fd3d 	bl	8000a9c <__aeabi_uldivmod>
 8006022:	4602      	mov	r2, r0
 8006024:	460b      	mov	r3, r1
 8006026:	4b0d      	ldr	r3, [pc, #52]	; (800605c <UART_SetConfig+0x2d4>)
 8006028:	fba3 1302 	umull	r1, r3, r3, r2
 800602c:	095b      	lsrs	r3, r3, #5
 800602e:	2164      	movs	r1, #100	; 0x64
 8006030:	fb01 f303 	mul.w	r3, r1, r3
 8006034:	1ad3      	subs	r3, r2, r3
 8006036:	00db      	lsls	r3, r3, #3
 8006038:	3332      	adds	r3, #50	; 0x32
 800603a:	4a08      	ldr	r2, [pc, #32]	; (800605c <UART_SetConfig+0x2d4>)
 800603c:	fba2 2303 	umull	r2, r3, r2, r3
 8006040:	095b      	lsrs	r3, r3, #5
 8006042:	f003 0207 	and.w	r2, r3, #7
 8006046:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4422      	add	r2, r4
 800604e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006050:	e105      	b.n	800625e <UART_SetConfig+0x4d6>
 8006052:	bf00      	nop
 8006054:	40011000 	.word	0x40011000
 8006058:	40011400 	.word	0x40011400
 800605c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006060:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006064:	2200      	movs	r2, #0
 8006066:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800606a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800606e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006072:	4642      	mov	r2, r8
 8006074:	464b      	mov	r3, r9
 8006076:	1891      	adds	r1, r2, r2
 8006078:	6239      	str	r1, [r7, #32]
 800607a:	415b      	adcs	r3, r3
 800607c:	627b      	str	r3, [r7, #36]	; 0x24
 800607e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006082:	4641      	mov	r1, r8
 8006084:	1854      	adds	r4, r2, r1
 8006086:	4649      	mov	r1, r9
 8006088:	eb43 0501 	adc.w	r5, r3, r1
 800608c:	f04f 0200 	mov.w	r2, #0
 8006090:	f04f 0300 	mov.w	r3, #0
 8006094:	00eb      	lsls	r3, r5, #3
 8006096:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800609a:	00e2      	lsls	r2, r4, #3
 800609c:	4614      	mov	r4, r2
 800609e:	461d      	mov	r5, r3
 80060a0:	4643      	mov	r3, r8
 80060a2:	18e3      	adds	r3, r4, r3
 80060a4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80060a8:	464b      	mov	r3, r9
 80060aa:	eb45 0303 	adc.w	r3, r5, r3
 80060ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80060b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	2200      	movs	r2, #0
 80060ba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80060be:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80060c2:	f04f 0200 	mov.w	r2, #0
 80060c6:	f04f 0300 	mov.w	r3, #0
 80060ca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80060ce:	4629      	mov	r1, r5
 80060d0:	008b      	lsls	r3, r1, #2
 80060d2:	4621      	mov	r1, r4
 80060d4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80060d8:	4621      	mov	r1, r4
 80060da:	008a      	lsls	r2, r1, #2
 80060dc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80060e0:	f7fa fcdc 	bl	8000a9c <__aeabi_uldivmod>
 80060e4:	4602      	mov	r2, r0
 80060e6:	460b      	mov	r3, r1
 80060e8:	4b60      	ldr	r3, [pc, #384]	; (800626c <UART_SetConfig+0x4e4>)
 80060ea:	fba3 2302 	umull	r2, r3, r3, r2
 80060ee:	095b      	lsrs	r3, r3, #5
 80060f0:	011c      	lsls	r4, r3, #4
 80060f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80060f6:	2200      	movs	r2, #0
 80060f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80060fc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006100:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006104:	4642      	mov	r2, r8
 8006106:	464b      	mov	r3, r9
 8006108:	1891      	adds	r1, r2, r2
 800610a:	61b9      	str	r1, [r7, #24]
 800610c:	415b      	adcs	r3, r3
 800610e:	61fb      	str	r3, [r7, #28]
 8006110:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006114:	4641      	mov	r1, r8
 8006116:	1851      	adds	r1, r2, r1
 8006118:	6139      	str	r1, [r7, #16]
 800611a:	4649      	mov	r1, r9
 800611c:	414b      	adcs	r3, r1
 800611e:	617b      	str	r3, [r7, #20]
 8006120:	f04f 0200 	mov.w	r2, #0
 8006124:	f04f 0300 	mov.w	r3, #0
 8006128:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800612c:	4659      	mov	r1, fp
 800612e:	00cb      	lsls	r3, r1, #3
 8006130:	4651      	mov	r1, sl
 8006132:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006136:	4651      	mov	r1, sl
 8006138:	00ca      	lsls	r2, r1, #3
 800613a:	4610      	mov	r0, r2
 800613c:	4619      	mov	r1, r3
 800613e:	4603      	mov	r3, r0
 8006140:	4642      	mov	r2, r8
 8006142:	189b      	adds	r3, r3, r2
 8006144:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006148:	464b      	mov	r3, r9
 800614a:	460a      	mov	r2, r1
 800614c:	eb42 0303 	adc.w	r3, r2, r3
 8006150:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006158:	685b      	ldr	r3, [r3, #4]
 800615a:	2200      	movs	r2, #0
 800615c:	67bb      	str	r3, [r7, #120]	; 0x78
 800615e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006160:	f04f 0200 	mov.w	r2, #0
 8006164:	f04f 0300 	mov.w	r3, #0
 8006168:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800616c:	4649      	mov	r1, r9
 800616e:	008b      	lsls	r3, r1, #2
 8006170:	4641      	mov	r1, r8
 8006172:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006176:	4641      	mov	r1, r8
 8006178:	008a      	lsls	r2, r1, #2
 800617a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800617e:	f7fa fc8d 	bl	8000a9c <__aeabi_uldivmod>
 8006182:	4602      	mov	r2, r0
 8006184:	460b      	mov	r3, r1
 8006186:	4b39      	ldr	r3, [pc, #228]	; (800626c <UART_SetConfig+0x4e4>)
 8006188:	fba3 1302 	umull	r1, r3, r3, r2
 800618c:	095b      	lsrs	r3, r3, #5
 800618e:	2164      	movs	r1, #100	; 0x64
 8006190:	fb01 f303 	mul.w	r3, r1, r3
 8006194:	1ad3      	subs	r3, r2, r3
 8006196:	011b      	lsls	r3, r3, #4
 8006198:	3332      	adds	r3, #50	; 0x32
 800619a:	4a34      	ldr	r2, [pc, #208]	; (800626c <UART_SetConfig+0x4e4>)
 800619c:	fba2 2303 	umull	r2, r3, r2, r3
 80061a0:	095b      	lsrs	r3, r3, #5
 80061a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80061a6:	441c      	add	r4, r3
 80061a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80061ac:	2200      	movs	r2, #0
 80061ae:	673b      	str	r3, [r7, #112]	; 0x70
 80061b0:	677a      	str	r2, [r7, #116]	; 0x74
 80061b2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80061b6:	4642      	mov	r2, r8
 80061b8:	464b      	mov	r3, r9
 80061ba:	1891      	adds	r1, r2, r2
 80061bc:	60b9      	str	r1, [r7, #8]
 80061be:	415b      	adcs	r3, r3
 80061c0:	60fb      	str	r3, [r7, #12]
 80061c2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80061c6:	4641      	mov	r1, r8
 80061c8:	1851      	adds	r1, r2, r1
 80061ca:	6039      	str	r1, [r7, #0]
 80061cc:	4649      	mov	r1, r9
 80061ce:	414b      	adcs	r3, r1
 80061d0:	607b      	str	r3, [r7, #4]
 80061d2:	f04f 0200 	mov.w	r2, #0
 80061d6:	f04f 0300 	mov.w	r3, #0
 80061da:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80061de:	4659      	mov	r1, fp
 80061e0:	00cb      	lsls	r3, r1, #3
 80061e2:	4651      	mov	r1, sl
 80061e4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061e8:	4651      	mov	r1, sl
 80061ea:	00ca      	lsls	r2, r1, #3
 80061ec:	4610      	mov	r0, r2
 80061ee:	4619      	mov	r1, r3
 80061f0:	4603      	mov	r3, r0
 80061f2:	4642      	mov	r2, r8
 80061f4:	189b      	adds	r3, r3, r2
 80061f6:	66bb      	str	r3, [r7, #104]	; 0x68
 80061f8:	464b      	mov	r3, r9
 80061fa:	460a      	mov	r2, r1
 80061fc:	eb42 0303 	adc.w	r3, r2, r3
 8006200:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006202:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	2200      	movs	r2, #0
 800620a:	663b      	str	r3, [r7, #96]	; 0x60
 800620c:	667a      	str	r2, [r7, #100]	; 0x64
 800620e:	f04f 0200 	mov.w	r2, #0
 8006212:	f04f 0300 	mov.w	r3, #0
 8006216:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800621a:	4649      	mov	r1, r9
 800621c:	008b      	lsls	r3, r1, #2
 800621e:	4641      	mov	r1, r8
 8006220:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006224:	4641      	mov	r1, r8
 8006226:	008a      	lsls	r2, r1, #2
 8006228:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800622c:	f7fa fc36 	bl	8000a9c <__aeabi_uldivmod>
 8006230:	4602      	mov	r2, r0
 8006232:	460b      	mov	r3, r1
 8006234:	4b0d      	ldr	r3, [pc, #52]	; (800626c <UART_SetConfig+0x4e4>)
 8006236:	fba3 1302 	umull	r1, r3, r3, r2
 800623a:	095b      	lsrs	r3, r3, #5
 800623c:	2164      	movs	r1, #100	; 0x64
 800623e:	fb01 f303 	mul.w	r3, r1, r3
 8006242:	1ad3      	subs	r3, r2, r3
 8006244:	011b      	lsls	r3, r3, #4
 8006246:	3332      	adds	r3, #50	; 0x32
 8006248:	4a08      	ldr	r2, [pc, #32]	; (800626c <UART_SetConfig+0x4e4>)
 800624a:	fba2 2303 	umull	r2, r3, r2, r3
 800624e:	095b      	lsrs	r3, r3, #5
 8006250:	f003 020f 	and.w	r2, r3, #15
 8006254:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4422      	add	r2, r4
 800625c:	609a      	str	r2, [r3, #8]
}
 800625e:	bf00      	nop
 8006260:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006264:	46bd      	mov	sp, r7
 8006266:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800626a:	bf00      	nop
 800626c:	51eb851f 	.word	0x51eb851f

08006270 <__NVIC_SetPriority>:
{
 8006270:	b480      	push	{r7}
 8006272:	b083      	sub	sp, #12
 8006274:	af00      	add	r7, sp, #0
 8006276:	4603      	mov	r3, r0
 8006278:	6039      	str	r1, [r7, #0]
 800627a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800627c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006280:	2b00      	cmp	r3, #0
 8006282:	db0a      	blt.n	800629a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	b2da      	uxtb	r2, r3
 8006288:	490c      	ldr	r1, [pc, #48]	; (80062bc <__NVIC_SetPriority+0x4c>)
 800628a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800628e:	0112      	lsls	r2, r2, #4
 8006290:	b2d2      	uxtb	r2, r2
 8006292:	440b      	add	r3, r1
 8006294:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006298:	e00a      	b.n	80062b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	b2da      	uxtb	r2, r3
 800629e:	4908      	ldr	r1, [pc, #32]	; (80062c0 <__NVIC_SetPriority+0x50>)
 80062a0:	79fb      	ldrb	r3, [r7, #7]
 80062a2:	f003 030f 	and.w	r3, r3, #15
 80062a6:	3b04      	subs	r3, #4
 80062a8:	0112      	lsls	r2, r2, #4
 80062aa:	b2d2      	uxtb	r2, r2
 80062ac:	440b      	add	r3, r1
 80062ae:	761a      	strb	r2, [r3, #24]
}
 80062b0:	bf00      	nop
 80062b2:	370c      	adds	r7, #12
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr
 80062bc:	e000e100 	.word	0xe000e100
 80062c0:	e000ed00 	.word	0xe000ed00

080062c4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80062c4:	b580      	push	{r7, lr}
 80062c6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80062c8:	2100      	movs	r1, #0
 80062ca:	f06f 0004 	mvn.w	r0, #4
 80062ce:	f7ff ffcf 	bl	8006270 <__NVIC_SetPriority>
#endif
}
 80062d2:	bf00      	nop
 80062d4:	bd80      	pop	{r7, pc}
	...

080062d8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80062d8:	b480      	push	{r7}
 80062da:	b083      	sub	sp, #12
 80062dc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80062de:	f3ef 8305 	mrs	r3, IPSR
 80062e2:	603b      	str	r3, [r7, #0]
  return(result);
 80062e4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d003      	beq.n	80062f2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80062ea:	f06f 0305 	mvn.w	r3, #5
 80062ee:	607b      	str	r3, [r7, #4]
 80062f0:	e00c      	b.n	800630c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80062f2:	4b0a      	ldr	r3, [pc, #40]	; (800631c <osKernelInitialize+0x44>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d105      	bne.n	8006306 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80062fa:	4b08      	ldr	r3, [pc, #32]	; (800631c <osKernelInitialize+0x44>)
 80062fc:	2201      	movs	r2, #1
 80062fe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006300:	2300      	movs	r3, #0
 8006302:	607b      	str	r3, [r7, #4]
 8006304:	e002      	b.n	800630c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006306:	f04f 33ff 	mov.w	r3, #4294967295
 800630a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800630c:	687b      	ldr	r3, [r7, #4]
}
 800630e:	4618      	mov	r0, r3
 8006310:	370c      	adds	r7, #12
 8006312:	46bd      	mov	sp, r7
 8006314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006318:	4770      	bx	lr
 800631a:	bf00      	nop
 800631c:	200002b8 	.word	0x200002b8

08006320 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006320:	b580      	push	{r7, lr}
 8006322:	b082      	sub	sp, #8
 8006324:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006326:	f3ef 8305 	mrs	r3, IPSR
 800632a:	603b      	str	r3, [r7, #0]
  return(result);
 800632c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800632e:	2b00      	cmp	r3, #0
 8006330:	d003      	beq.n	800633a <osKernelStart+0x1a>
    stat = osErrorISR;
 8006332:	f06f 0305 	mvn.w	r3, #5
 8006336:	607b      	str	r3, [r7, #4]
 8006338:	e010      	b.n	800635c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800633a:	4b0b      	ldr	r3, [pc, #44]	; (8006368 <osKernelStart+0x48>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	2b01      	cmp	r3, #1
 8006340:	d109      	bne.n	8006356 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006342:	f7ff ffbf 	bl	80062c4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006346:	4b08      	ldr	r3, [pc, #32]	; (8006368 <osKernelStart+0x48>)
 8006348:	2202      	movs	r2, #2
 800634a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800634c:	f001 fd4c 	bl	8007de8 <vTaskStartScheduler>
      stat = osOK;
 8006350:	2300      	movs	r3, #0
 8006352:	607b      	str	r3, [r7, #4]
 8006354:	e002      	b.n	800635c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006356:	f04f 33ff 	mov.w	r3, #4294967295
 800635a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800635c:	687b      	ldr	r3, [r7, #4]
}
 800635e:	4618      	mov	r0, r3
 8006360:	3708      	adds	r7, #8
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}
 8006366:	bf00      	nop
 8006368:	200002b8 	.word	0x200002b8

0800636c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800636c:	b580      	push	{r7, lr}
 800636e:	b08e      	sub	sp, #56	; 0x38
 8006370:	af04      	add	r7, sp, #16
 8006372:	60f8      	str	r0, [r7, #12]
 8006374:	60b9      	str	r1, [r7, #8]
 8006376:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006378:	2300      	movs	r3, #0
 800637a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800637c:	f3ef 8305 	mrs	r3, IPSR
 8006380:	617b      	str	r3, [r7, #20]
  return(result);
 8006382:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006384:	2b00      	cmp	r3, #0
 8006386:	d17e      	bne.n	8006486 <osThreadNew+0x11a>
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d07b      	beq.n	8006486 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800638e:	2380      	movs	r3, #128	; 0x80
 8006390:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006392:	2318      	movs	r3, #24
 8006394:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006396:	2300      	movs	r3, #0
 8006398:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800639a:	f04f 33ff 	mov.w	r3, #4294967295
 800639e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d045      	beq.n	8006432 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d002      	beq.n	80063b4 <osThreadNew+0x48>
        name = attr->name;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	699b      	ldr	r3, [r3, #24]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d002      	beq.n	80063c2 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	699b      	ldr	r3, [r3, #24]
 80063c0:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80063c2:	69fb      	ldr	r3, [r7, #28]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d008      	beq.n	80063da <osThreadNew+0x6e>
 80063c8:	69fb      	ldr	r3, [r7, #28]
 80063ca:	2b38      	cmp	r3, #56	; 0x38
 80063cc:	d805      	bhi.n	80063da <osThreadNew+0x6e>
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	f003 0301 	and.w	r3, r3, #1
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d001      	beq.n	80063de <osThreadNew+0x72>
        return (NULL);
 80063da:	2300      	movs	r3, #0
 80063dc:	e054      	b.n	8006488 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	695b      	ldr	r3, [r3, #20]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d003      	beq.n	80063ee <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	695b      	ldr	r3, [r3, #20]
 80063ea:	089b      	lsrs	r3, r3, #2
 80063ec:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	689b      	ldr	r3, [r3, #8]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d00e      	beq.n	8006414 <osThreadNew+0xa8>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	68db      	ldr	r3, [r3, #12]
 80063fa:	2b5b      	cmp	r3, #91	; 0x5b
 80063fc:	d90a      	bls.n	8006414 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006402:	2b00      	cmp	r3, #0
 8006404:	d006      	beq.n	8006414 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	695b      	ldr	r3, [r3, #20]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d002      	beq.n	8006414 <osThreadNew+0xa8>
        mem = 1;
 800640e:	2301      	movs	r3, #1
 8006410:	61bb      	str	r3, [r7, #24]
 8006412:	e010      	b.n	8006436 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	689b      	ldr	r3, [r3, #8]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d10c      	bne.n	8006436 <osThreadNew+0xca>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	68db      	ldr	r3, [r3, #12]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d108      	bne.n	8006436 <osThreadNew+0xca>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	691b      	ldr	r3, [r3, #16]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d104      	bne.n	8006436 <osThreadNew+0xca>
          mem = 0;
 800642c:	2300      	movs	r3, #0
 800642e:	61bb      	str	r3, [r7, #24]
 8006430:	e001      	b.n	8006436 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006432:	2300      	movs	r3, #0
 8006434:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006436:	69bb      	ldr	r3, [r7, #24]
 8006438:	2b01      	cmp	r3, #1
 800643a:	d110      	bne.n	800645e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006440:	687a      	ldr	r2, [r7, #4]
 8006442:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006444:	9202      	str	r2, [sp, #8]
 8006446:	9301      	str	r3, [sp, #4]
 8006448:	69fb      	ldr	r3, [r7, #28]
 800644a:	9300      	str	r3, [sp, #0]
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	6a3a      	ldr	r2, [r7, #32]
 8006450:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006452:	68f8      	ldr	r0, [r7, #12]
 8006454:	f001 fa74 	bl	8007940 <xTaskCreateStatic>
 8006458:	4603      	mov	r3, r0
 800645a:	613b      	str	r3, [r7, #16]
 800645c:	e013      	b.n	8006486 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800645e:	69bb      	ldr	r3, [r7, #24]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d110      	bne.n	8006486 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006464:	6a3b      	ldr	r3, [r7, #32]
 8006466:	b29a      	uxth	r2, r3
 8006468:	f107 0310 	add.w	r3, r7, #16
 800646c:	9301      	str	r3, [sp, #4]
 800646e:	69fb      	ldr	r3, [r7, #28]
 8006470:	9300      	str	r3, [sp, #0]
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006476:	68f8      	ldr	r0, [r7, #12]
 8006478:	f001 fabf 	bl	80079fa <xTaskCreate>
 800647c:	4603      	mov	r3, r0
 800647e:	2b01      	cmp	r3, #1
 8006480:	d001      	beq.n	8006486 <osThreadNew+0x11a>
            hTask = NULL;
 8006482:	2300      	movs	r3, #0
 8006484:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006486:	693b      	ldr	r3, [r7, #16]
}
 8006488:	4618      	mov	r0, r3
 800648a:	3728      	adds	r7, #40	; 0x28
 800648c:	46bd      	mov	sp, r7
 800648e:	bd80      	pop	{r7, pc}

08006490 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006490:	b580      	push	{r7, lr}
 8006492:	b084      	sub	sp, #16
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006498:	f3ef 8305 	mrs	r3, IPSR
 800649c:	60bb      	str	r3, [r7, #8]
  return(result);
 800649e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d003      	beq.n	80064ac <osDelay+0x1c>
    stat = osErrorISR;
 80064a4:	f06f 0305 	mvn.w	r3, #5
 80064a8:	60fb      	str	r3, [r7, #12]
 80064aa:	e007      	b.n	80064bc <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80064ac:	2300      	movs	r3, #0
 80064ae:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d002      	beq.n	80064bc <osDelay+0x2c>
      vTaskDelay(ticks);
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	f001 fc62 	bl	8007d80 <vTaskDelay>
    }
  }

  return (stat);
 80064bc:	68fb      	ldr	r3, [r7, #12]
}
 80064be:	4618      	mov	r0, r3
 80064c0:	3710      	adds	r7, #16
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bd80      	pop	{r7, pc}

080064c6 <osDelayUntil>:

osStatus_t osDelayUntil (uint32_t ticks) {
 80064c6:	b580      	push	{r7, lr}
 80064c8:	b086      	sub	sp, #24
 80064ca:	af00      	add	r7, sp, #0
 80064cc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80064ce:	f3ef 8305 	mrs	r3, IPSR
 80064d2:	60fb      	str	r3, [r7, #12]
  return(result);
 80064d4:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d003      	beq.n	80064e2 <osDelayUntil+0x1c>
    stat = osErrorISR;
 80064da:	f06f 0305 	mvn.w	r3, #5
 80064de:	617b      	str	r3, [r7, #20]
 80064e0:	e019      	b.n	8006516 <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 80064e2:	2300      	movs	r3, #0
 80064e4:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 80064e6:	f001 fd91 	bl	800800c <xTaskGetTickCount>
 80064ea:	4603      	mov	r3, r0
 80064ec:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	687a      	ldr	r2, [r7, #4]
 80064f2:	1ad3      	subs	r3, r2, r3
 80064f4:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d009      	beq.n	8006510 <osDelayUntil+0x4a>
 80064fc:	693b      	ldr	r3, [r7, #16]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	db06      	blt.n	8006510 <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 8006502:	f107 0308 	add.w	r3, r7, #8
 8006506:	6939      	ldr	r1, [r7, #16]
 8006508:	4618      	mov	r0, r3
 800650a:	f001 fbbb 	bl	8007c84 <vTaskDelayUntil>
 800650e:	e002      	b.n	8006516 <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 8006510:	f06f 0303 	mvn.w	r3, #3
 8006514:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8006516:	697b      	ldr	r3, [r7, #20]
}
 8006518:	4618      	mov	r0, r3
 800651a:	3718      	adds	r7, #24
 800651c:	46bd      	mov	sp, r7
 800651e:	bd80      	pop	{r7, pc}

08006520 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006520:	b480      	push	{r7}
 8006522:	b085      	sub	sp, #20
 8006524:	af00      	add	r7, sp, #0
 8006526:	60f8      	str	r0, [r7, #12]
 8006528:	60b9      	str	r1, [r7, #8]
 800652a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	4a07      	ldr	r2, [pc, #28]	; (800654c <vApplicationGetIdleTaskMemory+0x2c>)
 8006530:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	4a06      	ldr	r2, [pc, #24]	; (8006550 <vApplicationGetIdleTaskMemory+0x30>)
 8006536:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2280      	movs	r2, #128	; 0x80
 800653c:	601a      	str	r2, [r3, #0]
}
 800653e:	bf00      	nop
 8006540:	3714      	adds	r7, #20
 8006542:	46bd      	mov	sp, r7
 8006544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006548:	4770      	bx	lr
 800654a:	bf00      	nop
 800654c:	200002bc 	.word	0x200002bc
 8006550:	20000318 	.word	0x20000318

08006554 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006554:	b480      	push	{r7}
 8006556:	b085      	sub	sp, #20
 8006558:	af00      	add	r7, sp, #0
 800655a:	60f8      	str	r0, [r7, #12]
 800655c:	60b9      	str	r1, [r7, #8]
 800655e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	4a07      	ldr	r2, [pc, #28]	; (8006580 <vApplicationGetTimerTaskMemory+0x2c>)
 8006564:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006566:	68bb      	ldr	r3, [r7, #8]
 8006568:	4a06      	ldr	r2, [pc, #24]	; (8006584 <vApplicationGetTimerTaskMemory+0x30>)
 800656a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006572:	601a      	str	r2, [r3, #0]
}
 8006574:	bf00      	nop
 8006576:	3714      	adds	r7, #20
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr
 8006580:	20000518 	.word	0x20000518
 8006584:	20000574 	.word	0x20000574

08006588 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b08a      	sub	sp, #40	; 0x28
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006590:	2300      	movs	r3, #0
 8006592:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006594:	f001 fc8e 	bl	8007eb4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006598:	4b5b      	ldr	r3, [pc, #364]	; (8006708 <pvPortMalloc+0x180>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d101      	bne.n	80065a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80065a0:	f000 f920 	bl	80067e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80065a4:	4b59      	ldr	r3, [pc, #356]	; (800670c <pvPortMalloc+0x184>)
 80065a6:	681a      	ldr	r2, [r3, #0]
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	4013      	ands	r3, r2
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	f040 8093 	bne.w	80066d8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d01d      	beq.n	80065f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80065b8:	2208      	movs	r2, #8
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	4413      	add	r3, r2
 80065be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	f003 0307 	and.w	r3, r3, #7
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d014      	beq.n	80065f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f023 0307 	bic.w	r3, r3, #7
 80065d0:	3308      	adds	r3, #8
 80065d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	f003 0307 	and.w	r3, r3, #7
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d00a      	beq.n	80065f4 <pvPortMalloc+0x6c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80065de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065e2:	f383 8811 	msr	BASEPRI, r3
 80065e6:	f3bf 8f6f 	isb	sy
 80065ea:	f3bf 8f4f 	dsb	sy
 80065ee:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80065f0:	bf00      	nop
 80065f2:	e7fe      	b.n	80065f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d06e      	beq.n	80066d8 <pvPortMalloc+0x150>
 80065fa:	4b45      	ldr	r3, [pc, #276]	; (8006710 <pvPortMalloc+0x188>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	687a      	ldr	r2, [r7, #4]
 8006600:	429a      	cmp	r2, r3
 8006602:	d869      	bhi.n	80066d8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006604:	4b43      	ldr	r3, [pc, #268]	; (8006714 <pvPortMalloc+0x18c>)
 8006606:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006608:	4b42      	ldr	r3, [pc, #264]	; (8006714 <pvPortMalloc+0x18c>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800660e:	e004      	b.n	800661a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006612:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800661a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800661c:	685b      	ldr	r3, [r3, #4]
 800661e:	687a      	ldr	r2, [r7, #4]
 8006620:	429a      	cmp	r2, r3
 8006622:	d903      	bls.n	800662c <pvPortMalloc+0xa4>
 8006624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	2b00      	cmp	r3, #0
 800662a:	d1f1      	bne.n	8006610 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800662c:	4b36      	ldr	r3, [pc, #216]	; (8006708 <pvPortMalloc+0x180>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006632:	429a      	cmp	r2, r3
 8006634:	d050      	beq.n	80066d8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006636:	6a3b      	ldr	r3, [r7, #32]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	2208      	movs	r2, #8
 800663c:	4413      	add	r3, r2
 800663e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006642:	681a      	ldr	r2, [r3, #0]
 8006644:	6a3b      	ldr	r3, [r7, #32]
 8006646:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800664a:	685a      	ldr	r2, [r3, #4]
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	1ad2      	subs	r2, r2, r3
 8006650:	2308      	movs	r3, #8
 8006652:	005b      	lsls	r3, r3, #1
 8006654:	429a      	cmp	r2, r3
 8006656:	d91f      	bls.n	8006698 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006658:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	4413      	add	r3, r2
 800665e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006660:	69bb      	ldr	r3, [r7, #24]
 8006662:	f003 0307 	and.w	r3, r3, #7
 8006666:	2b00      	cmp	r3, #0
 8006668:	d00a      	beq.n	8006680 <pvPortMalloc+0xf8>
	__asm volatile
 800666a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800666e:	f383 8811 	msr	BASEPRI, r3
 8006672:	f3bf 8f6f 	isb	sy
 8006676:	f3bf 8f4f 	dsb	sy
 800667a:	613b      	str	r3, [r7, #16]
}
 800667c:	bf00      	nop
 800667e:	e7fe      	b.n	800667e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006682:	685a      	ldr	r2, [r3, #4]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	1ad2      	subs	r2, r2, r3
 8006688:	69bb      	ldr	r3, [r7, #24]
 800668a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800668c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800668e:	687a      	ldr	r2, [r7, #4]
 8006690:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006692:	69b8      	ldr	r0, [r7, #24]
 8006694:	f000 f908 	bl	80068a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006698:	4b1d      	ldr	r3, [pc, #116]	; (8006710 <pvPortMalloc+0x188>)
 800669a:	681a      	ldr	r2, [r3, #0]
 800669c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800669e:	685b      	ldr	r3, [r3, #4]
 80066a0:	1ad3      	subs	r3, r2, r3
 80066a2:	4a1b      	ldr	r2, [pc, #108]	; (8006710 <pvPortMalloc+0x188>)
 80066a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80066a6:	4b1a      	ldr	r3, [pc, #104]	; (8006710 <pvPortMalloc+0x188>)
 80066a8:	681a      	ldr	r2, [r3, #0]
 80066aa:	4b1b      	ldr	r3, [pc, #108]	; (8006718 <pvPortMalloc+0x190>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	429a      	cmp	r2, r3
 80066b0:	d203      	bcs.n	80066ba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80066b2:	4b17      	ldr	r3, [pc, #92]	; (8006710 <pvPortMalloc+0x188>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a18      	ldr	r2, [pc, #96]	; (8006718 <pvPortMalloc+0x190>)
 80066b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80066ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066bc:	685a      	ldr	r2, [r3, #4]
 80066be:	4b13      	ldr	r3, [pc, #76]	; (800670c <pvPortMalloc+0x184>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	431a      	orrs	r2, r3
 80066c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80066c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ca:	2200      	movs	r2, #0
 80066cc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80066ce:	4b13      	ldr	r3, [pc, #76]	; (800671c <pvPortMalloc+0x194>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	3301      	adds	r3, #1
 80066d4:	4a11      	ldr	r2, [pc, #68]	; (800671c <pvPortMalloc+0x194>)
 80066d6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80066d8:	f001 fbfa 	bl	8007ed0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80066dc:	69fb      	ldr	r3, [r7, #28]
 80066de:	f003 0307 	and.w	r3, r3, #7
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d00a      	beq.n	80066fc <pvPortMalloc+0x174>
	__asm volatile
 80066e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066ea:	f383 8811 	msr	BASEPRI, r3
 80066ee:	f3bf 8f6f 	isb	sy
 80066f2:	f3bf 8f4f 	dsb	sy
 80066f6:	60fb      	str	r3, [r7, #12]
}
 80066f8:	bf00      	nop
 80066fa:	e7fe      	b.n	80066fa <pvPortMalloc+0x172>
	return pvReturn;
 80066fc:	69fb      	ldr	r3, [r7, #28]
}
 80066fe:	4618      	mov	r0, r3
 8006700:	3728      	adds	r7, #40	; 0x28
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}
 8006706:	bf00      	nop
 8006708:	2000457c 	.word	0x2000457c
 800670c:	20004590 	.word	0x20004590
 8006710:	20004580 	.word	0x20004580
 8006714:	20004574 	.word	0x20004574
 8006718:	20004584 	.word	0x20004584
 800671c:	20004588 	.word	0x20004588

08006720 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b086      	sub	sp, #24
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2b00      	cmp	r3, #0
 8006730:	d04d      	beq.n	80067ce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006732:	2308      	movs	r3, #8
 8006734:	425b      	negs	r3, r3
 8006736:	697a      	ldr	r2, [r7, #20]
 8006738:	4413      	add	r3, r2
 800673a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800673c:	697b      	ldr	r3, [r7, #20]
 800673e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006740:	693b      	ldr	r3, [r7, #16]
 8006742:	685a      	ldr	r2, [r3, #4]
 8006744:	4b24      	ldr	r3, [pc, #144]	; (80067d8 <vPortFree+0xb8>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4013      	ands	r3, r2
 800674a:	2b00      	cmp	r3, #0
 800674c:	d10a      	bne.n	8006764 <vPortFree+0x44>
	__asm volatile
 800674e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006752:	f383 8811 	msr	BASEPRI, r3
 8006756:	f3bf 8f6f 	isb	sy
 800675a:	f3bf 8f4f 	dsb	sy
 800675e:	60fb      	str	r3, [r7, #12]
}
 8006760:	bf00      	nop
 8006762:	e7fe      	b.n	8006762 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006764:	693b      	ldr	r3, [r7, #16]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d00a      	beq.n	8006782 <vPortFree+0x62>
	__asm volatile
 800676c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006770:	f383 8811 	msr	BASEPRI, r3
 8006774:	f3bf 8f6f 	isb	sy
 8006778:	f3bf 8f4f 	dsb	sy
 800677c:	60bb      	str	r3, [r7, #8]
}
 800677e:	bf00      	nop
 8006780:	e7fe      	b.n	8006780 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	685a      	ldr	r2, [r3, #4]
 8006786:	4b14      	ldr	r3, [pc, #80]	; (80067d8 <vPortFree+0xb8>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4013      	ands	r3, r2
 800678c:	2b00      	cmp	r3, #0
 800678e:	d01e      	beq.n	80067ce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006790:	693b      	ldr	r3, [r7, #16]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	2b00      	cmp	r3, #0
 8006796:	d11a      	bne.n	80067ce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006798:	693b      	ldr	r3, [r7, #16]
 800679a:	685a      	ldr	r2, [r3, #4]
 800679c:	4b0e      	ldr	r3, [pc, #56]	; (80067d8 <vPortFree+0xb8>)
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	43db      	mvns	r3, r3
 80067a2:	401a      	ands	r2, r3
 80067a4:	693b      	ldr	r3, [r7, #16]
 80067a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80067a8:	f001 fb84 	bl	8007eb4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80067ac:	693b      	ldr	r3, [r7, #16]
 80067ae:	685a      	ldr	r2, [r3, #4]
 80067b0:	4b0a      	ldr	r3, [pc, #40]	; (80067dc <vPortFree+0xbc>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4413      	add	r3, r2
 80067b6:	4a09      	ldr	r2, [pc, #36]	; (80067dc <vPortFree+0xbc>)
 80067b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80067ba:	6938      	ldr	r0, [r7, #16]
 80067bc:	f000 f874 	bl	80068a8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80067c0:	4b07      	ldr	r3, [pc, #28]	; (80067e0 <vPortFree+0xc0>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	3301      	adds	r3, #1
 80067c6:	4a06      	ldr	r2, [pc, #24]	; (80067e0 <vPortFree+0xc0>)
 80067c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80067ca:	f001 fb81 	bl	8007ed0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80067ce:	bf00      	nop
 80067d0:	3718      	adds	r7, #24
 80067d2:	46bd      	mov	sp, r7
 80067d4:	bd80      	pop	{r7, pc}
 80067d6:	bf00      	nop
 80067d8:	20004590 	.word	0x20004590
 80067dc:	20004580 	.word	0x20004580
 80067e0:	2000458c 	.word	0x2000458c

080067e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80067e4:	b480      	push	{r7}
 80067e6:	b085      	sub	sp, #20
 80067e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80067ea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80067ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80067f0:	4b27      	ldr	r3, [pc, #156]	; (8006890 <prvHeapInit+0xac>)
 80067f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	f003 0307 	and.w	r3, r3, #7
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d00c      	beq.n	8006818 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	3307      	adds	r3, #7
 8006802:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	f023 0307 	bic.w	r3, r3, #7
 800680a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800680c:	68ba      	ldr	r2, [r7, #8]
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	1ad3      	subs	r3, r2, r3
 8006812:	4a1f      	ldr	r2, [pc, #124]	; (8006890 <prvHeapInit+0xac>)
 8006814:	4413      	add	r3, r2
 8006816:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800681c:	4a1d      	ldr	r2, [pc, #116]	; (8006894 <prvHeapInit+0xb0>)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006822:	4b1c      	ldr	r3, [pc, #112]	; (8006894 <prvHeapInit+0xb0>)
 8006824:	2200      	movs	r2, #0
 8006826:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	68ba      	ldr	r2, [r7, #8]
 800682c:	4413      	add	r3, r2
 800682e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006830:	2208      	movs	r2, #8
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	1a9b      	subs	r3, r3, r2
 8006836:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	f023 0307 	bic.w	r3, r3, #7
 800683e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	4a15      	ldr	r2, [pc, #84]	; (8006898 <prvHeapInit+0xb4>)
 8006844:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006846:	4b14      	ldr	r3, [pc, #80]	; (8006898 <prvHeapInit+0xb4>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	2200      	movs	r2, #0
 800684c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800684e:	4b12      	ldr	r3, [pc, #72]	; (8006898 <prvHeapInit+0xb4>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	2200      	movs	r2, #0
 8006854:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	68fa      	ldr	r2, [r7, #12]
 800685e:	1ad2      	subs	r2, r2, r3
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006864:	4b0c      	ldr	r3, [pc, #48]	; (8006898 <prvHeapInit+0xb4>)
 8006866:	681a      	ldr	r2, [r3, #0]
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	4a0a      	ldr	r2, [pc, #40]	; (800689c <prvHeapInit+0xb8>)
 8006872:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	685b      	ldr	r3, [r3, #4]
 8006878:	4a09      	ldr	r2, [pc, #36]	; (80068a0 <prvHeapInit+0xbc>)
 800687a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800687c:	4b09      	ldr	r3, [pc, #36]	; (80068a4 <prvHeapInit+0xc0>)
 800687e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006882:	601a      	str	r2, [r3, #0]
}
 8006884:	bf00      	nop
 8006886:	3714      	adds	r7, #20
 8006888:	46bd      	mov	sp, r7
 800688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688e:	4770      	bx	lr
 8006890:	20000974 	.word	0x20000974
 8006894:	20004574 	.word	0x20004574
 8006898:	2000457c 	.word	0x2000457c
 800689c:	20004584 	.word	0x20004584
 80068a0:	20004580 	.word	0x20004580
 80068a4:	20004590 	.word	0x20004590

080068a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80068a8:	b480      	push	{r7}
 80068aa:	b085      	sub	sp, #20
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80068b0:	4b28      	ldr	r3, [pc, #160]	; (8006954 <prvInsertBlockIntoFreeList+0xac>)
 80068b2:	60fb      	str	r3, [r7, #12]
 80068b4:	e002      	b.n	80068bc <prvInsertBlockIntoFreeList+0x14>
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	60fb      	str	r3, [r7, #12]
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	687a      	ldr	r2, [r7, #4]
 80068c2:	429a      	cmp	r2, r3
 80068c4:	d8f7      	bhi.n	80068b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	685b      	ldr	r3, [r3, #4]
 80068ce:	68ba      	ldr	r2, [r7, #8]
 80068d0:	4413      	add	r3, r2
 80068d2:	687a      	ldr	r2, [r7, #4]
 80068d4:	429a      	cmp	r2, r3
 80068d6:	d108      	bne.n	80068ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	685a      	ldr	r2, [r3, #4]
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	441a      	add	r2, r3
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	685b      	ldr	r3, [r3, #4]
 80068f2:	68ba      	ldr	r2, [r7, #8]
 80068f4:	441a      	add	r2, r3
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	429a      	cmp	r2, r3
 80068fc:	d118      	bne.n	8006930 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681a      	ldr	r2, [r3, #0]
 8006902:	4b15      	ldr	r3, [pc, #84]	; (8006958 <prvInsertBlockIntoFreeList+0xb0>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	429a      	cmp	r2, r3
 8006908:	d00d      	beq.n	8006926 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	685a      	ldr	r2, [r3, #4]
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	441a      	add	r2, r3
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	681a      	ldr	r2, [r3, #0]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	601a      	str	r2, [r3, #0]
 8006924:	e008      	b.n	8006938 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006926:	4b0c      	ldr	r3, [pc, #48]	; (8006958 <prvInsertBlockIntoFreeList+0xb0>)
 8006928:	681a      	ldr	r2, [r3, #0]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	601a      	str	r2, [r3, #0]
 800692e:	e003      	b.n	8006938 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	681a      	ldr	r2, [r3, #0]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006938:	68fa      	ldr	r2, [r7, #12]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	429a      	cmp	r2, r3
 800693e:	d002      	beq.n	8006946 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	687a      	ldr	r2, [r7, #4]
 8006944:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006946:	bf00      	nop
 8006948:	3714      	adds	r7, #20
 800694a:	46bd      	mov	sp, r7
 800694c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006950:	4770      	bx	lr
 8006952:	bf00      	nop
 8006954:	20004574 	.word	0x20004574
 8006958:	2000457c 	.word	0x2000457c

0800695c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800695c:	b480      	push	{r7}
 800695e:	b083      	sub	sp, #12
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	f103 0208 	add.w	r2, r3, #8
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	f04f 32ff 	mov.w	r2, #4294967295
 8006974:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	f103 0208 	add.w	r2, r3, #8
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	f103 0208 	add.w	r2, r3, #8
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2200      	movs	r2, #0
 800698e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006990:	bf00      	nop
 8006992:	370c      	adds	r7, #12
 8006994:	46bd      	mov	sp, r7
 8006996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699a:	4770      	bx	lr

0800699c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800699c:	b480      	push	{r7}
 800699e:	b083      	sub	sp, #12
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2200      	movs	r2, #0
 80069a8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80069aa:	bf00      	nop
 80069ac:	370c      	adds	r7, #12
 80069ae:	46bd      	mov	sp, r7
 80069b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b4:	4770      	bx	lr

080069b6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80069b6:	b480      	push	{r7}
 80069b8:	b085      	sub	sp, #20
 80069ba:	af00      	add	r7, sp, #0
 80069bc:	6078      	str	r0, [r7, #4]
 80069be:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80069c6:	683b      	ldr	r3, [r7, #0]
 80069c8:	68fa      	ldr	r2, [r7, #12]
 80069ca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	689a      	ldr	r2, [r3, #8]
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	683a      	ldr	r2, [r7, #0]
 80069da:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	683a      	ldr	r2, [r7, #0]
 80069e0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	687a      	ldr	r2, [r7, #4]
 80069e6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	1c5a      	adds	r2, r3, #1
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	601a      	str	r2, [r3, #0]
}
 80069f2:	bf00      	nop
 80069f4:	3714      	adds	r7, #20
 80069f6:	46bd      	mov	sp, r7
 80069f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fc:	4770      	bx	lr

080069fe <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80069fe:	b480      	push	{r7}
 8006a00:	b085      	sub	sp, #20
 8006a02:	af00      	add	r7, sp, #0
 8006a04:	6078      	str	r0, [r7, #4]
 8006a06:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a14:	d103      	bne.n	8006a1e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	691b      	ldr	r3, [r3, #16]
 8006a1a:	60fb      	str	r3, [r7, #12]
 8006a1c:	e00c      	b.n	8006a38 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	3308      	adds	r3, #8
 8006a22:	60fb      	str	r3, [r7, #12]
 8006a24:	e002      	b.n	8006a2c <vListInsert+0x2e>
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	685b      	ldr	r3, [r3, #4]
 8006a2a:	60fb      	str	r3, [r7, #12]
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	685b      	ldr	r3, [r3, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	68ba      	ldr	r2, [r7, #8]
 8006a34:	429a      	cmp	r2, r3
 8006a36:	d2f6      	bcs.n	8006a26 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	685a      	ldr	r2, [r3, #4]
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	683a      	ldr	r2, [r7, #0]
 8006a46:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	68fa      	ldr	r2, [r7, #12]
 8006a4c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	683a      	ldr	r2, [r7, #0]
 8006a52:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	687a      	ldr	r2, [r7, #4]
 8006a58:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	1c5a      	adds	r2, r3, #1
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	601a      	str	r2, [r3, #0]
}
 8006a64:	bf00      	nop
 8006a66:	3714      	adds	r7, #20
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6e:	4770      	bx	lr

08006a70 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006a70:	b480      	push	{r7}
 8006a72:	b085      	sub	sp, #20
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	691b      	ldr	r3, [r3, #16]
 8006a7c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	685b      	ldr	r3, [r3, #4]
 8006a82:	687a      	ldr	r2, [r7, #4]
 8006a84:	6892      	ldr	r2, [r2, #8]
 8006a86:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	689b      	ldr	r3, [r3, #8]
 8006a8c:	687a      	ldr	r2, [r7, #4]
 8006a8e:	6852      	ldr	r2, [r2, #4]
 8006a90:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	687a      	ldr	r2, [r7, #4]
 8006a98:	429a      	cmp	r2, r3
 8006a9a:	d103      	bne.n	8006aa4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	689a      	ldr	r2, [r3, #8]
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	1e5a      	subs	r2, r3, #1
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
}
 8006ab8:	4618      	mov	r0, r3
 8006aba:	3714      	adds	r7, #20
 8006abc:	46bd      	mov	sp, r7
 8006abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac2:	4770      	bx	lr

08006ac4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b085      	sub	sp, #20
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	60f8      	str	r0, [r7, #12]
 8006acc:	60b9      	str	r1, [r7, #8]
 8006ace:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	3b04      	subs	r3, #4
 8006ad4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006adc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	3b04      	subs	r3, #4
 8006ae2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006ae4:	68bb      	ldr	r3, [r7, #8]
 8006ae6:	f023 0201 	bic.w	r2, r3, #1
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	3b04      	subs	r3, #4
 8006af2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006af4:	4a0c      	ldr	r2, [pc, #48]	; (8006b28 <pxPortInitialiseStack+0x64>)
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	3b14      	subs	r3, #20
 8006afe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006b00:	687a      	ldr	r2, [r7, #4]
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	3b04      	subs	r3, #4
 8006b0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	f06f 0202 	mvn.w	r2, #2
 8006b12:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	3b20      	subs	r3, #32
 8006b18:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	3714      	adds	r7, #20
 8006b20:	46bd      	mov	sp, r7
 8006b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b26:	4770      	bx	lr
 8006b28:	08006b2d 	.word	0x08006b2d

08006b2c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b085      	sub	sp, #20
 8006b30:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006b32:	2300      	movs	r3, #0
 8006b34:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006b36:	4b12      	ldr	r3, [pc, #72]	; (8006b80 <prvTaskExitError+0x54>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b3e:	d00a      	beq.n	8006b56 <prvTaskExitError+0x2a>
	__asm volatile
 8006b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b44:	f383 8811 	msr	BASEPRI, r3
 8006b48:	f3bf 8f6f 	isb	sy
 8006b4c:	f3bf 8f4f 	dsb	sy
 8006b50:	60fb      	str	r3, [r7, #12]
}
 8006b52:	bf00      	nop
 8006b54:	e7fe      	b.n	8006b54 <prvTaskExitError+0x28>
	__asm volatile
 8006b56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b5a:	f383 8811 	msr	BASEPRI, r3
 8006b5e:	f3bf 8f6f 	isb	sy
 8006b62:	f3bf 8f4f 	dsb	sy
 8006b66:	60bb      	str	r3, [r7, #8]
}
 8006b68:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006b6a:	bf00      	nop
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d0fc      	beq.n	8006b6c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006b72:	bf00      	nop
 8006b74:	bf00      	nop
 8006b76:	3714      	adds	r7, #20
 8006b78:	46bd      	mov	sp, r7
 8006b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7e:	4770      	bx	lr
 8006b80:	20000014 	.word	0x20000014
	...

08006b90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006b90:	4b07      	ldr	r3, [pc, #28]	; (8006bb0 <pxCurrentTCBConst2>)
 8006b92:	6819      	ldr	r1, [r3, #0]
 8006b94:	6808      	ldr	r0, [r1, #0]
 8006b96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b9a:	f380 8809 	msr	PSP, r0
 8006b9e:	f3bf 8f6f 	isb	sy
 8006ba2:	f04f 0000 	mov.w	r0, #0
 8006ba6:	f380 8811 	msr	BASEPRI, r0
 8006baa:	4770      	bx	lr
 8006bac:	f3af 8000 	nop.w

08006bb0 <pxCurrentTCBConst2>:
 8006bb0:	200045dc 	.word	0x200045dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006bb4:	bf00      	nop
 8006bb6:	bf00      	nop

08006bb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006bb8:	4808      	ldr	r0, [pc, #32]	; (8006bdc <prvPortStartFirstTask+0x24>)
 8006bba:	6800      	ldr	r0, [r0, #0]
 8006bbc:	6800      	ldr	r0, [r0, #0]
 8006bbe:	f380 8808 	msr	MSP, r0
 8006bc2:	f04f 0000 	mov.w	r0, #0
 8006bc6:	f380 8814 	msr	CONTROL, r0
 8006bca:	b662      	cpsie	i
 8006bcc:	b661      	cpsie	f
 8006bce:	f3bf 8f4f 	dsb	sy
 8006bd2:	f3bf 8f6f 	isb	sy
 8006bd6:	df00      	svc	0
 8006bd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006bda:	bf00      	nop
 8006bdc:	e000ed08 	.word	0xe000ed08

08006be0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b086      	sub	sp, #24
 8006be4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006be6:	4b46      	ldr	r3, [pc, #280]	; (8006d00 <xPortStartScheduler+0x120>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	4a46      	ldr	r2, [pc, #280]	; (8006d04 <xPortStartScheduler+0x124>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d10a      	bne.n	8006c06 <xPortStartScheduler+0x26>
	__asm volatile
 8006bf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bf4:	f383 8811 	msr	BASEPRI, r3
 8006bf8:	f3bf 8f6f 	isb	sy
 8006bfc:	f3bf 8f4f 	dsb	sy
 8006c00:	613b      	str	r3, [r7, #16]
}
 8006c02:	bf00      	nop
 8006c04:	e7fe      	b.n	8006c04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006c06:	4b3e      	ldr	r3, [pc, #248]	; (8006d00 <xPortStartScheduler+0x120>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4a3f      	ldr	r2, [pc, #252]	; (8006d08 <xPortStartScheduler+0x128>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d10a      	bne.n	8006c26 <xPortStartScheduler+0x46>
	__asm volatile
 8006c10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c14:	f383 8811 	msr	BASEPRI, r3
 8006c18:	f3bf 8f6f 	isb	sy
 8006c1c:	f3bf 8f4f 	dsb	sy
 8006c20:	60fb      	str	r3, [r7, #12]
}
 8006c22:	bf00      	nop
 8006c24:	e7fe      	b.n	8006c24 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006c26:	4b39      	ldr	r3, [pc, #228]	; (8006d0c <xPortStartScheduler+0x12c>)
 8006c28:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006c2a:	697b      	ldr	r3, [r7, #20]
 8006c2c:	781b      	ldrb	r3, [r3, #0]
 8006c2e:	b2db      	uxtb	r3, r3
 8006c30:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006c32:	697b      	ldr	r3, [r7, #20]
 8006c34:	22ff      	movs	r2, #255	; 0xff
 8006c36:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	781b      	ldrb	r3, [r3, #0]
 8006c3c:	b2db      	uxtb	r3, r3
 8006c3e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006c40:	78fb      	ldrb	r3, [r7, #3]
 8006c42:	b2db      	uxtb	r3, r3
 8006c44:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006c48:	b2da      	uxtb	r2, r3
 8006c4a:	4b31      	ldr	r3, [pc, #196]	; (8006d10 <xPortStartScheduler+0x130>)
 8006c4c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006c4e:	4b31      	ldr	r3, [pc, #196]	; (8006d14 <xPortStartScheduler+0x134>)
 8006c50:	2207      	movs	r2, #7
 8006c52:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006c54:	e009      	b.n	8006c6a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8006c56:	4b2f      	ldr	r3, [pc, #188]	; (8006d14 <xPortStartScheduler+0x134>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	3b01      	subs	r3, #1
 8006c5c:	4a2d      	ldr	r2, [pc, #180]	; (8006d14 <xPortStartScheduler+0x134>)
 8006c5e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006c60:	78fb      	ldrb	r3, [r7, #3]
 8006c62:	b2db      	uxtb	r3, r3
 8006c64:	005b      	lsls	r3, r3, #1
 8006c66:	b2db      	uxtb	r3, r3
 8006c68:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006c6a:	78fb      	ldrb	r3, [r7, #3]
 8006c6c:	b2db      	uxtb	r3, r3
 8006c6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c72:	2b80      	cmp	r3, #128	; 0x80
 8006c74:	d0ef      	beq.n	8006c56 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006c76:	4b27      	ldr	r3, [pc, #156]	; (8006d14 <xPortStartScheduler+0x134>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	f1c3 0307 	rsb	r3, r3, #7
 8006c7e:	2b04      	cmp	r3, #4
 8006c80:	d00a      	beq.n	8006c98 <xPortStartScheduler+0xb8>
	__asm volatile
 8006c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c86:	f383 8811 	msr	BASEPRI, r3
 8006c8a:	f3bf 8f6f 	isb	sy
 8006c8e:	f3bf 8f4f 	dsb	sy
 8006c92:	60bb      	str	r3, [r7, #8]
}
 8006c94:	bf00      	nop
 8006c96:	e7fe      	b.n	8006c96 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006c98:	4b1e      	ldr	r3, [pc, #120]	; (8006d14 <xPortStartScheduler+0x134>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	021b      	lsls	r3, r3, #8
 8006c9e:	4a1d      	ldr	r2, [pc, #116]	; (8006d14 <xPortStartScheduler+0x134>)
 8006ca0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006ca2:	4b1c      	ldr	r3, [pc, #112]	; (8006d14 <xPortStartScheduler+0x134>)
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006caa:	4a1a      	ldr	r2, [pc, #104]	; (8006d14 <xPortStartScheduler+0x134>)
 8006cac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	b2da      	uxtb	r2, r3
 8006cb2:	697b      	ldr	r3, [r7, #20]
 8006cb4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006cb6:	4b18      	ldr	r3, [pc, #96]	; (8006d18 <xPortStartScheduler+0x138>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4a17      	ldr	r2, [pc, #92]	; (8006d18 <xPortStartScheduler+0x138>)
 8006cbc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006cc0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006cc2:	4b15      	ldr	r3, [pc, #84]	; (8006d18 <xPortStartScheduler+0x138>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	4a14      	ldr	r2, [pc, #80]	; (8006d18 <xPortStartScheduler+0x138>)
 8006cc8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006ccc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006cce:	f000 f8dd 	bl	8006e8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006cd2:	4b12      	ldr	r3, [pc, #72]	; (8006d1c <xPortStartScheduler+0x13c>)
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006cd8:	f000 f8fc 	bl	8006ed4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006cdc:	4b10      	ldr	r3, [pc, #64]	; (8006d20 <xPortStartScheduler+0x140>)
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	4a0f      	ldr	r2, [pc, #60]	; (8006d20 <xPortStartScheduler+0x140>)
 8006ce2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006ce6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006ce8:	f7ff ff66 	bl	8006bb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006cec:	f001 fa58 	bl	80081a0 <vTaskSwitchContext>
	prvTaskExitError();
 8006cf0:	f7ff ff1c 	bl	8006b2c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006cf4:	2300      	movs	r3, #0
}
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	3718      	adds	r7, #24
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bd80      	pop	{r7, pc}
 8006cfe:	bf00      	nop
 8006d00:	e000ed00 	.word	0xe000ed00
 8006d04:	410fc271 	.word	0x410fc271
 8006d08:	410fc270 	.word	0x410fc270
 8006d0c:	e000e400 	.word	0xe000e400
 8006d10:	20004594 	.word	0x20004594
 8006d14:	20004598 	.word	0x20004598
 8006d18:	e000ed20 	.word	0xe000ed20
 8006d1c:	20000014 	.word	0x20000014
 8006d20:	e000ef34 	.word	0xe000ef34

08006d24 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006d24:	b480      	push	{r7}
 8006d26:	b083      	sub	sp, #12
 8006d28:	af00      	add	r7, sp, #0
	__asm volatile
 8006d2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d2e:	f383 8811 	msr	BASEPRI, r3
 8006d32:	f3bf 8f6f 	isb	sy
 8006d36:	f3bf 8f4f 	dsb	sy
 8006d3a:	607b      	str	r3, [r7, #4]
}
 8006d3c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006d3e:	4b0f      	ldr	r3, [pc, #60]	; (8006d7c <vPortEnterCritical+0x58>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	3301      	adds	r3, #1
 8006d44:	4a0d      	ldr	r2, [pc, #52]	; (8006d7c <vPortEnterCritical+0x58>)
 8006d46:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006d48:	4b0c      	ldr	r3, [pc, #48]	; (8006d7c <vPortEnterCritical+0x58>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	2b01      	cmp	r3, #1
 8006d4e:	d10f      	bne.n	8006d70 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006d50:	4b0b      	ldr	r3, [pc, #44]	; (8006d80 <vPortEnterCritical+0x5c>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	b2db      	uxtb	r3, r3
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d00a      	beq.n	8006d70 <vPortEnterCritical+0x4c>
	__asm volatile
 8006d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d5e:	f383 8811 	msr	BASEPRI, r3
 8006d62:	f3bf 8f6f 	isb	sy
 8006d66:	f3bf 8f4f 	dsb	sy
 8006d6a:	603b      	str	r3, [r7, #0]
}
 8006d6c:	bf00      	nop
 8006d6e:	e7fe      	b.n	8006d6e <vPortEnterCritical+0x4a>
	}
}
 8006d70:	bf00      	nop
 8006d72:	370c      	adds	r7, #12
 8006d74:	46bd      	mov	sp, r7
 8006d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7a:	4770      	bx	lr
 8006d7c:	20000014 	.word	0x20000014
 8006d80:	e000ed04 	.word	0xe000ed04

08006d84 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006d84:	b480      	push	{r7}
 8006d86:	b083      	sub	sp, #12
 8006d88:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006d8a:	4b12      	ldr	r3, [pc, #72]	; (8006dd4 <vPortExitCritical+0x50>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d10a      	bne.n	8006da8 <vPortExitCritical+0x24>
	__asm volatile
 8006d92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d96:	f383 8811 	msr	BASEPRI, r3
 8006d9a:	f3bf 8f6f 	isb	sy
 8006d9e:	f3bf 8f4f 	dsb	sy
 8006da2:	607b      	str	r3, [r7, #4]
}
 8006da4:	bf00      	nop
 8006da6:	e7fe      	b.n	8006da6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006da8:	4b0a      	ldr	r3, [pc, #40]	; (8006dd4 <vPortExitCritical+0x50>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	3b01      	subs	r3, #1
 8006dae:	4a09      	ldr	r2, [pc, #36]	; (8006dd4 <vPortExitCritical+0x50>)
 8006db0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006db2:	4b08      	ldr	r3, [pc, #32]	; (8006dd4 <vPortExitCritical+0x50>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d105      	bne.n	8006dc6 <vPortExitCritical+0x42>
 8006dba:	2300      	movs	r3, #0
 8006dbc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006dc4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006dc6:	bf00      	nop
 8006dc8:	370c      	adds	r7, #12
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd0:	4770      	bx	lr
 8006dd2:	bf00      	nop
 8006dd4:	20000014 	.word	0x20000014
	...

08006de0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006de0:	f3ef 8009 	mrs	r0, PSP
 8006de4:	f3bf 8f6f 	isb	sy
 8006de8:	4b15      	ldr	r3, [pc, #84]	; (8006e40 <pxCurrentTCBConst>)
 8006dea:	681a      	ldr	r2, [r3, #0]
 8006dec:	f01e 0f10 	tst.w	lr, #16
 8006df0:	bf08      	it	eq
 8006df2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006df6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dfa:	6010      	str	r0, [r2, #0]
 8006dfc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006e00:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006e04:	f380 8811 	msr	BASEPRI, r0
 8006e08:	f3bf 8f4f 	dsb	sy
 8006e0c:	f3bf 8f6f 	isb	sy
 8006e10:	f001 f9c6 	bl	80081a0 <vTaskSwitchContext>
 8006e14:	f04f 0000 	mov.w	r0, #0
 8006e18:	f380 8811 	msr	BASEPRI, r0
 8006e1c:	bc09      	pop	{r0, r3}
 8006e1e:	6819      	ldr	r1, [r3, #0]
 8006e20:	6808      	ldr	r0, [r1, #0]
 8006e22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e26:	f01e 0f10 	tst.w	lr, #16
 8006e2a:	bf08      	it	eq
 8006e2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006e30:	f380 8809 	msr	PSP, r0
 8006e34:	f3bf 8f6f 	isb	sy
 8006e38:	4770      	bx	lr
 8006e3a:	bf00      	nop
 8006e3c:	f3af 8000 	nop.w

08006e40 <pxCurrentTCBConst>:
 8006e40:	200045dc 	.word	0x200045dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006e44:	bf00      	nop
 8006e46:	bf00      	nop

08006e48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b082      	sub	sp, #8
 8006e4c:	af00      	add	r7, sp, #0
	__asm volatile
 8006e4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e52:	f383 8811 	msr	BASEPRI, r3
 8006e56:	f3bf 8f6f 	isb	sy
 8006e5a:	f3bf 8f4f 	dsb	sy
 8006e5e:	607b      	str	r3, [r7, #4]
}
 8006e60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006e62:	f001 f8e3 	bl	800802c <xTaskIncrementTick>
 8006e66:	4603      	mov	r3, r0
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d003      	beq.n	8006e74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006e6c:	4b06      	ldr	r3, [pc, #24]	; (8006e88 <xPortSysTickHandler+0x40>)
 8006e6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006e72:	601a      	str	r2, [r3, #0]
 8006e74:	2300      	movs	r3, #0
 8006e76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	f383 8811 	msr	BASEPRI, r3
}
 8006e7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006e80:	bf00      	nop
 8006e82:	3708      	adds	r7, #8
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bd80      	pop	{r7, pc}
 8006e88:	e000ed04 	.word	0xe000ed04

08006e8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006e90:	4b0b      	ldr	r3, [pc, #44]	; (8006ec0 <vPortSetupTimerInterrupt+0x34>)
 8006e92:	2200      	movs	r2, #0
 8006e94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006e96:	4b0b      	ldr	r3, [pc, #44]	; (8006ec4 <vPortSetupTimerInterrupt+0x38>)
 8006e98:	2200      	movs	r2, #0
 8006e9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006e9c:	4b0a      	ldr	r3, [pc, #40]	; (8006ec8 <vPortSetupTimerInterrupt+0x3c>)
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a0a      	ldr	r2, [pc, #40]	; (8006ecc <vPortSetupTimerInterrupt+0x40>)
 8006ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ea6:	099b      	lsrs	r3, r3, #6
 8006ea8:	4a09      	ldr	r2, [pc, #36]	; (8006ed0 <vPortSetupTimerInterrupt+0x44>)
 8006eaa:	3b01      	subs	r3, #1
 8006eac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006eae:	4b04      	ldr	r3, [pc, #16]	; (8006ec0 <vPortSetupTimerInterrupt+0x34>)
 8006eb0:	2207      	movs	r2, #7
 8006eb2:	601a      	str	r2, [r3, #0]
}
 8006eb4:	bf00      	nop
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebc:	4770      	bx	lr
 8006ebe:	bf00      	nop
 8006ec0:	e000e010 	.word	0xe000e010
 8006ec4:	e000e018 	.word	0xe000e018
 8006ec8:	20000008 	.word	0x20000008
 8006ecc:	10624dd3 	.word	0x10624dd3
 8006ed0:	e000e014 	.word	0xe000e014

08006ed4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006ed4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006ee4 <vPortEnableVFP+0x10>
 8006ed8:	6801      	ldr	r1, [r0, #0]
 8006eda:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8006ede:	6001      	str	r1, [r0, #0]
 8006ee0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006ee2:	bf00      	nop
 8006ee4:	e000ed88 	.word	0xe000ed88

08006ee8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006ee8:	b480      	push	{r7}
 8006eea:	b085      	sub	sp, #20
 8006eec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006eee:	f3ef 8305 	mrs	r3, IPSR
 8006ef2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2b0f      	cmp	r3, #15
 8006ef8:	d914      	bls.n	8006f24 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006efa:	4a17      	ldr	r2, [pc, #92]	; (8006f58 <vPortValidateInterruptPriority+0x70>)
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	4413      	add	r3, r2
 8006f00:	781b      	ldrb	r3, [r3, #0]
 8006f02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006f04:	4b15      	ldr	r3, [pc, #84]	; (8006f5c <vPortValidateInterruptPriority+0x74>)
 8006f06:	781b      	ldrb	r3, [r3, #0]
 8006f08:	7afa      	ldrb	r2, [r7, #11]
 8006f0a:	429a      	cmp	r2, r3
 8006f0c:	d20a      	bcs.n	8006f24 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8006f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f12:	f383 8811 	msr	BASEPRI, r3
 8006f16:	f3bf 8f6f 	isb	sy
 8006f1a:	f3bf 8f4f 	dsb	sy
 8006f1e:	607b      	str	r3, [r7, #4]
}
 8006f20:	bf00      	nop
 8006f22:	e7fe      	b.n	8006f22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006f24:	4b0e      	ldr	r3, [pc, #56]	; (8006f60 <vPortValidateInterruptPriority+0x78>)
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006f2c:	4b0d      	ldr	r3, [pc, #52]	; (8006f64 <vPortValidateInterruptPriority+0x7c>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	429a      	cmp	r2, r3
 8006f32:	d90a      	bls.n	8006f4a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8006f34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f38:	f383 8811 	msr	BASEPRI, r3
 8006f3c:	f3bf 8f6f 	isb	sy
 8006f40:	f3bf 8f4f 	dsb	sy
 8006f44:	603b      	str	r3, [r7, #0]
}
 8006f46:	bf00      	nop
 8006f48:	e7fe      	b.n	8006f48 <vPortValidateInterruptPriority+0x60>
	}
 8006f4a:	bf00      	nop
 8006f4c:	3714      	adds	r7, #20
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f54:	4770      	bx	lr
 8006f56:	bf00      	nop
 8006f58:	e000e3f0 	.word	0xe000e3f0
 8006f5c:	20004594 	.word	0x20004594
 8006f60:	e000ed0c 	.word	0xe000ed0c
 8006f64:	20004598 	.word	0x20004598

08006f68 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006f68:	b580      	push	{r7, lr}
 8006f6a:	b084      	sub	sp, #16
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
 8006f70:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d10a      	bne.n	8006f92 <xQueueGenericReset+0x2a>
	__asm volatile
 8006f7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f80:	f383 8811 	msr	BASEPRI, r3
 8006f84:	f3bf 8f6f 	isb	sy
 8006f88:	f3bf 8f4f 	dsb	sy
 8006f8c:	60bb      	str	r3, [r7, #8]
}
 8006f8e:	bf00      	nop
 8006f90:	e7fe      	b.n	8006f90 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006f92:	f7ff fec7 	bl	8006d24 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681a      	ldr	r2, [r3, #0]
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f9e:	68f9      	ldr	r1, [r7, #12]
 8006fa0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006fa2:	fb01 f303 	mul.w	r3, r1, r3
 8006fa6:	441a      	add	r2, r3
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681a      	ldr	r2, [r3, #0]
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681a      	ldr	r2, [r3, #0]
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fc2:	3b01      	subs	r3, #1
 8006fc4:	68f9      	ldr	r1, [r7, #12]
 8006fc6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006fc8:	fb01 f303 	mul.w	r3, r1, r3
 8006fcc:	441a      	add	r2, r3
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	22ff      	movs	r2, #255	; 0xff
 8006fd6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	22ff      	movs	r2, #255	; 0xff
 8006fde:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006fe2:	683b      	ldr	r3, [r7, #0]
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d114      	bne.n	8007012 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	691b      	ldr	r3, [r3, #16]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d01a      	beq.n	8007026 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	3310      	adds	r3, #16
 8006ff4:	4618      	mov	r0, r3
 8006ff6:	f001 f981 	bl	80082fc <xTaskRemoveFromEventList>
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d012      	beq.n	8007026 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007000:	4b0c      	ldr	r3, [pc, #48]	; (8007034 <xQueueGenericReset+0xcc>)
 8007002:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007006:	601a      	str	r2, [r3, #0]
 8007008:	f3bf 8f4f 	dsb	sy
 800700c:	f3bf 8f6f 	isb	sy
 8007010:	e009      	b.n	8007026 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	3310      	adds	r3, #16
 8007016:	4618      	mov	r0, r3
 8007018:	f7ff fca0 	bl	800695c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	3324      	adds	r3, #36	; 0x24
 8007020:	4618      	mov	r0, r3
 8007022:	f7ff fc9b 	bl	800695c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007026:	f7ff fead 	bl	8006d84 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800702a:	2301      	movs	r3, #1
}
 800702c:	4618      	mov	r0, r3
 800702e:	3710      	adds	r7, #16
 8007030:	46bd      	mov	sp, r7
 8007032:	bd80      	pop	{r7, pc}
 8007034:	e000ed04 	.word	0xe000ed04

08007038 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007038:	b580      	push	{r7, lr}
 800703a:	b08e      	sub	sp, #56	; 0x38
 800703c:	af02      	add	r7, sp, #8
 800703e:	60f8      	str	r0, [r7, #12]
 8007040:	60b9      	str	r1, [r7, #8]
 8007042:	607a      	str	r2, [r7, #4]
 8007044:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d10a      	bne.n	8007062 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800704c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007050:	f383 8811 	msr	BASEPRI, r3
 8007054:	f3bf 8f6f 	isb	sy
 8007058:	f3bf 8f4f 	dsb	sy
 800705c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800705e:	bf00      	nop
 8007060:	e7fe      	b.n	8007060 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	2b00      	cmp	r3, #0
 8007066:	d10a      	bne.n	800707e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8007068:	f04f 0350 	mov.w	r3, #80	; 0x50
 800706c:	f383 8811 	msr	BASEPRI, r3
 8007070:	f3bf 8f6f 	isb	sy
 8007074:	f3bf 8f4f 	dsb	sy
 8007078:	627b      	str	r3, [r7, #36]	; 0x24
}
 800707a:	bf00      	nop
 800707c:	e7fe      	b.n	800707c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	2b00      	cmp	r3, #0
 8007082:	d002      	beq.n	800708a <xQueueGenericCreateStatic+0x52>
 8007084:	68bb      	ldr	r3, [r7, #8]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d001      	beq.n	800708e <xQueueGenericCreateStatic+0x56>
 800708a:	2301      	movs	r3, #1
 800708c:	e000      	b.n	8007090 <xQueueGenericCreateStatic+0x58>
 800708e:	2300      	movs	r3, #0
 8007090:	2b00      	cmp	r3, #0
 8007092:	d10a      	bne.n	80070aa <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007094:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007098:	f383 8811 	msr	BASEPRI, r3
 800709c:	f3bf 8f6f 	isb	sy
 80070a0:	f3bf 8f4f 	dsb	sy
 80070a4:	623b      	str	r3, [r7, #32]
}
 80070a6:	bf00      	nop
 80070a8:	e7fe      	b.n	80070a8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d102      	bne.n	80070b6 <xQueueGenericCreateStatic+0x7e>
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d101      	bne.n	80070ba <xQueueGenericCreateStatic+0x82>
 80070b6:	2301      	movs	r3, #1
 80070b8:	e000      	b.n	80070bc <xQueueGenericCreateStatic+0x84>
 80070ba:	2300      	movs	r3, #0
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d10a      	bne.n	80070d6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80070c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070c4:	f383 8811 	msr	BASEPRI, r3
 80070c8:	f3bf 8f6f 	isb	sy
 80070cc:	f3bf 8f4f 	dsb	sy
 80070d0:	61fb      	str	r3, [r7, #28]
}
 80070d2:	bf00      	nop
 80070d4:	e7fe      	b.n	80070d4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80070d6:	2350      	movs	r3, #80	; 0x50
 80070d8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	2b50      	cmp	r3, #80	; 0x50
 80070de:	d00a      	beq.n	80070f6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 80070e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070e4:	f383 8811 	msr	BASEPRI, r3
 80070e8:	f3bf 8f6f 	isb	sy
 80070ec:	f3bf 8f4f 	dsb	sy
 80070f0:	61bb      	str	r3, [r7, #24]
}
 80070f2:	bf00      	nop
 80070f4:	e7fe      	b.n	80070f4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80070f6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80070fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d00d      	beq.n	800711e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007104:	2201      	movs	r2, #1
 8007106:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800710a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800710e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007110:	9300      	str	r3, [sp, #0]
 8007112:	4613      	mov	r3, r2
 8007114:	687a      	ldr	r2, [r7, #4]
 8007116:	68b9      	ldr	r1, [r7, #8]
 8007118:	68f8      	ldr	r0, [r7, #12]
 800711a:	f000 f805 	bl	8007128 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800711e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007120:	4618      	mov	r0, r3
 8007122:	3730      	adds	r7, #48	; 0x30
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}

08007128 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b084      	sub	sp, #16
 800712c:	af00      	add	r7, sp, #0
 800712e:	60f8      	str	r0, [r7, #12]
 8007130:	60b9      	str	r1, [r7, #8]
 8007132:	607a      	str	r2, [r7, #4]
 8007134:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d103      	bne.n	8007144 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800713c:	69bb      	ldr	r3, [r7, #24]
 800713e:	69ba      	ldr	r2, [r7, #24]
 8007140:	601a      	str	r2, [r3, #0]
 8007142:	e002      	b.n	800714a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007144:	69bb      	ldr	r3, [r7, #24]
 8007146:	687a      	ldr	r2, [r7, #4]
 8007148:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800714a:	69bb      	ldr	r3, [r7, #24]
 800714c:	68fa      	ldr	r2, [r7, #12]
 800714e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007150:	69bb      	ldr	r3, [r7, #24]
 8007152:	68ba      	ldr	r2, [r7, #8]
 8007154:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007156:	2101      	movs	r1, #1
 8007158:	69b8      	ldr	r0, [r7, #24]
 800715a:	f7ff ff05 	bl	8006f68 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800715e:	69bb      	ldr	r3, [r7, #24]
 8007160:	78fa      	ldrb	r2, [r7, #3]
 8007162:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007166:	bf00      	nop
 8007168:	3710      	adds	r7, #16
 800716a:	46bd      	mov	sp, r7
 800716c:	bd80      	pop	{r7, pc}
	...

08007170 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b08e      	sub	sp, #56	; 0x38
 8007174:	af00      	add	r7, sp, #0
 8007176:	60f8      	str	r0, [r7, #12]
 8007178:	60b9      	str	r1, [r7, #8]
 800717a:	607a      	str	r2, [r7, #4]
 800717c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800717e:	2300      	movs	r3, #0
 8007180:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007188:	2b00      	cmp	r3, #0
 800718a:	d10a      	bne.n	80071a2 <xQueueGenericSend+0x32>
	__asm volatile
 800718c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007190:	f383 8811 	msr	BASEPRI, r3
 8007194:	f3bf 8f6f 	isb	sy
 8007198:	f3bf 8f4f 	dsb	sy
 800719c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800719e:	bf00      	nop
 80071a0:	e7fe      	b.n	80071a0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d103      	bne.n	80071b0 <xQueueGenericSend+0x40>
 80071a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d101      	bne.n	80071b4 <xQueueGenericSend+0x44>
 80071b0:	2301      	movs	r3, #1
 80071b2:	e000      	b.n	80071b6 <xQueueGenericSend+0x46>
 80071b4:	2300      	movs	r3, #0
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d10a      	bne.n	80071d0 <xQueueGenericSend+0x60>
	__asm volatile
 80071ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071be:	f383 8811 	msr	BASEPRI, r3
 80071c2:	f3bf 8f6f 	isb	sy
 80071c6:	f3bf 8f4f 	dsb	sy
 80071ca:	627b      	str	r3, [r7, #36]	; 0x24
}
 80071cc:	bf00      	nop
 80071ce:	e7fe      	b.n	80071ce <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	2b02      	cmp	r3, #2
 80071d4:	d103      	bne.n	80071de <xQueueGenericSend+0x6e>
 80071d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071da:	2b01      	cmp	r3, #1
 80071dc:	d101      	bne.n	80071e2 <xQueueGenericSend+0x72>
 80071de:	2301      	movs	r3, #1
 80071e0:	e000      	b.n	80071e4 <xQueueGenericSend+0x74>
 80071e2:	2300      	movs	r3, #0
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d10a      	bne.n	80071fe <xQueueGenericSend+0x8e>
	__asm volatile
 80071e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071ec:	f383 8811 	msr	BASEPRI, r3
 80071f0:	f3bf 8f6f 	isb	sy
 80071f4:	f3bf 8f4f 	dsb	sy
 80071f8:	623b      	str	r3, [r7, #32]
}
 80071fa:	bf00      	nop
 80071fc:	e7fe      	b.n	80071fc <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80071fe:	f001 fa3b 	bl	8008678 <xTaskGetSchedulerState>
 8007202:	4603      	mov	r3, r0
 8007204:	2b00      	cmp	r3, #0
 8007206:	d102      	bne.n	800720e <xQueueGenericSend+0x9e>
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d101      	bne.n	8007212 <xQueueGenericSend+0xa2>
 800720e:	2301      	movs	r3, #1
 8007210:	e000      	b.n	8007214 <xQueueGenericSend+0xa4>
 8007212:	2300      	movs	r3, #0
 8007214:	2b00      	cmp	r3, #0
 8007216:	d10a      	bne.n	800722e <xQueueGenericSend+0xbe>
	__asm volatile
 8007218:	f04f 0350 	mov.w	r3, #80	; 0x50
 800721c:	f383 8811 	msr	BASEPRI, r3
 8007220:	f3bf 8f6f 	isb	sy
 8007224:	f3bf 8f4f 	dsb	sy
 8007228:	61fb      	str	r3, [r7, #28]
}
 800722a:	bf00      	nop
 800722c:	e7fe      	b.n	800722c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800722e:	f7ff fd79 	bl	8006d24 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007232:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007234:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007236:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007238:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800723a:	429a      	cmp	r2, r3
 800723c:	d302      	bcc.n	8007244 <xQueueGenericSend+0xd4>
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	2b02      	cmp	r3, #2
 8007242:	d129      	bne.n	8007298 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007244:	683a      	ldr	r2, [r7, #0]
 8007246:	68b9      	ldr	r1, [r7, #8]
 8007248:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800724a:	f000 fa0b 	bl	8007664 <prvCopyDataToQueue>
 800724e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007250:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007254:	2b00      	cmp	r3, #0
 8007256:	d010      	beq.n	800727a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800725a:	3324      	adds	r3, #36	; 0x24
 800725c:	4618      	mov	r0, r3
 800725e:	f001 f84d 	bl	80082fc <xTaskRemoveFromEventList>
 8007262:	4603      	mov	r3, r0
 8007264:	2b00      	cmp	r3, #0
 8007266:	d013      	beq.n	8007290 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007268:	4b3f      	ldr	r3, [pc, #252]	; (8007368 <xQueueGenericSend+0x1f8>)
 800726a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800726e:	601a      	str	r2, [r3, #0]
 8007270:	f3bf 8f4f 	dsb	sy
 8007274:	f3bf 8f6f 	isb	sy
 8007278:	e00a      	b.n	8007290 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800727a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800727c:	2b00      	cmp	r3, #0
 800727e:	d007      	beq.n	8007290 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007280:	4b39      	ldr	r3, [pc, #228]	; (8007368 <xQueueGenericSend+0x1f8>)
 8007282:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007286:	601a      	str	r2, [r3, #0]
 8007288:	f3bf 8f4f 	dsb	sy
 800728c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007290:	f7ff fd78 	bl	8006d84 <vPortExitCritical>
				return pdPASS;
 8007294:	2301      	movs	r3, #1
 8007296:	e063      	b.n	8007360 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d103      	bne.n	80072a6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800729e:	f7ff fd71 	bl	8006d84 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80072a2:	2300      	movs	r3, #0
 80072a4:	e05c      	b.n	8007360 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80072a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d106      	bne.n	80072ba <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80072ac:	f107 0314 	add.w	r3, r7, #20
 80072b0:	4618      	mov	r0, r3
 80072b2:	f001 f887 	bl	80083c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80072b6:	2301      	movs	r3, #1
 80072b8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80072ba:	f7ff fd63 	bl	8006d84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80072be:	f000 fdf9 	bl	8007eb4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80072c2:	f7ff fd2f 	bl	8006d24 <vPortEnterCritical>
 80072c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072c8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80072cc:	b25b      	sxtb	r3, r3
 80072ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072d2:	d103      	bne.n	80072dc <xQueueGenericSend+0x16c>
 80072d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072d6:	2200      	movs	r2, #0
 80072d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80072dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072de:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80072e2:	b25b      	sxtb	r3, r3
 80072e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072e8:	d103      	bne.n	80072f2 <xQueueGenericSend+0x182>
 80072ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072ec:	2200      	movs	r2, #0
 80072ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80072f2:	f7ff fd47 	bl	8006d84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80072f6:	1d3a      	adds	r2, r7, #4
 80072f8:	f107 0314 	add.w	r3, r7, #20
 80072fc:	4611      	mov	r1, r2
 80072fe:	4618      	mov	r0, r3
 8007300:	f001 f876 	bl	80083f0 <xTaskCheckForTimeOut>
 8007304:	4603      	mov	r3, r0
 8007306:	2b00      	cmp	r3, #0
 8007308:	d124      	bne.n	8007354 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800730a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800730c:	f000 faa2 	bl	8007854 <prvIsQueueFull>
 8007310:	4603      	mov	r3, r0
 8007312:	2b00      	cmp	r3, #0
 8007314:	d018      	beq.n	8007348 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007316:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007318:	3310      	adds	r3, #16
 800731a:	687a      	ldr	r2, [r7, #4]
 800731c:	4611      	mov	r1, r2
 800731e:	4618      	mov	r0, r3
 8007320:	f000 ff9c 	bl	800825c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007324:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007326:	f000 fa2d 	bl	8007784 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800732a:	f000 fdd1 	bl	8007ed0 <xTaskResumeAll>
 800732e:	4603      	mov	r3, r0
 8007330:	2b00      	cmp	r3, #0
 8007332:	f47f af7c 	bne.w	800722e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8007336:	4b0c      	ldr	r3, [pc, #48]	; (8007368 <xQueueGenericSend+0x1f8>)
 8007338:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800733c:	601a      	str	r2, [r3, #0]
 800733e:	f3bf 8f4f 	dsb	sy
 8007342:	f3bf 8f6f 	isb	sy
 8007346:	e772      	b.n	800722e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007348:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800734a:	f000 fa1b 	bl	8007784 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800734e:	f000 fdbf 	bl	8007ed0 <xTaskResumeAll>
 8007352:	e76c      	b.n	800722e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007354:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007356:	f000 fa15 	bl	8007784 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800735a:	f000 fdb9 	bl	8007ed0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800735e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007360:	4618      	mov	r0, r3
 8007362:	3738      	adds	r7, #56	; 0x38
 8007364:	46bd      	mov	sp, r7
 8007366:	bd80      	pop	{r7, pc}
 8007368:	e000ed04 	.word	0xe000ed04

0800736c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800736c:	b580      	push	{r7, lr}
 800736e:	b090      	sub	sp, #64	; 0x40
 8007370:	af00      	add	r7, sp, #0
 8007372:	60f8      	str	r0, [r7, #12]
 8007374:	60b9      	str	r1, [r7, #8]
 8007376:	607a      	str	r2, [r7, #4]
 8007378:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800737e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007380:	2b00      	cmp	r3, #0
 8007382:	d10a      	bne.n	800739a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8007384:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007388:	f383 8811 	msr	BASEPRI, r3
 800738c:	f3bf 8f6f 	isb	sy
 8007390:	f3bf 8f4f 	dsb	sy
 8007394:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007396:	bf00      	nop
 8007398:	e7fe      	b.n	8007398 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d103      	bne.n	80073a8 <xQueueGenericSendFromISR+0x3c>
 80073a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d101      	bne.n	80073ac <xQueueGenericSendFromISR+0x40>
 80073a8:	2301      	movs	r3, #1
 80073aa:	e000      	b.n	80073ae <xQueueGenericSendFromISR+0x42>
 80073ac:	2300      	movs	r3, #0
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d10a      	bne.n	80073c8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80073b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073b6:	f383 8811 	msr	BASEPRI, r3
 80073ba:	f3bf 8f6f 	isb	sy
 80073be:	f3bf 8f4f 	dsb	sy
 80073c2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80073c4:	bf00      	nop
 80073c6:	e7fe      	b.n	80073c6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	2b02      	cmp	r3, #2
 80073cc:	d103      	bne.n	80073d6 <xQueueGenericSendFromISR+0x6a>
 80073ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073d2:	2b01      	cmp	r3, #1
 80073d4:	d101      	bne.n	80073da <xQueueGenericSendFromISR+0x6e>
 80073d6:	2301      	movs	r3, #1
 80073d8:	e000      	b.n	80073dc <xQueueGenericSendFromISR+0x70>
 80073da:	2300      	movs	r3, #0
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d10a      	bne.n	80073f6 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80073e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073e4:	f383 8811 	msr	BASEPRI, r3
 80073e8:	f3bf 8f6f 	isb	sy
 80073ec:	f3bf 8f4f 	dsb	sy
 80073f0:	623b      	str	r3, [r7, #32]
}
 80073f2:	bf00      	nop
 80073f4:	e7fe      	b.n	80073f4 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80073f6:	f7ff fd77 	bl	8006ee8 <vPortValidateInterruptPriority>
	__asm volatile
 80073fa:	f3ef 8211 	mrs	r2, BASEPRI
 80073fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007402:	f383 8811 	msr	BASEPRI, r3
 8007406:	f3bf 8f6f 	isb	sy
 800740a:	f3bf 8f4f 	dsb	sy
 800740e:	61fa      	str	r2, [r7, #28]
 8007410:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8007412:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007414:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007416:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007418:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800741a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800741c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800741e:	429a      	cmp	r2, r3
 8007420:	d302      	bcc.n	8007428 <xQueueGenericSendFromISR+0xbc>
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	2b02      	cmp	r3, #2
 8007426:	d12f      	bne.n	8007488 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007428:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800742a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800742e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007432:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007434:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007436:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007438:	683a      	ldr	r2, [r7, #0]
 800743a:	68b9      	ldr	r1, [r7, #8]
 800743c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800743e:	f000 f911 	bl	8007664 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007442:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8007446:	f1b3 3fff 	cmp.w	r3, #4294967295
 800744a:	d112      	bne.n	8007472 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800744c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800744e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007450:	2b00      	cmp	r3, #0
 8007452:	d016      	beq.n	8007482 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007454:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007456:	3324      	adds	r3, #36	; 0x24
 8007458:	4618      	mov	r0, r3
 800745a:	f000 ff4f 	bl	80082fc <xTaskRemoveFromEventList>
 800745e:	4603      	mov	r3, r0
 8007460:	2b00      	cmp	r3, #0
 8007462:	d00e      	beq.n	8007482 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d00b      	beq.n	8007482 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2201      	movs	r2, #1
 800746e:	601a      	str	r2, [r3, #0]
 8007470:	e007      	b.n	8007482 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007472:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007476:	3301      	adds	r3, #1
 8007478:	b2db      	uxtb	r3, r3
 800747a:	b25a      	sxtb	r2, r3
 800747c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800747e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007482:	2301      	movs	r3, #1
 8007484:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8007486:	e001      	b.n	800748c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007488:	2300      	movs	r3, #0
 800748a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800748c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800748e:	617b      	str	r3, [r7, #20]
	__asm volatile
 8007490:	697b      	ldr	r3, [r7, #20]
 8007492:	f383 8811 	msr	BASEPRI, r3
}
 8007496:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007498:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800749a:	4618      	mov	r0, r3
 800749c:	3740      	adds	r7, #64	; 0x40
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}
	...

080074a4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b08c      	sub	sp, #48	; 0x30
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	60f8      	str	r0, [r7, #12]
 80074ac:	60b9      	str	r1, [r7, #8]
 80074ae:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80074b0:	2300      	movs	r3, #0
 80074b2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80074b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d10a      	bne.n	80074d4 <xQueueReceive+0x30>
	__asm volatile
 80074be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074c2:	f383 8811 	msr	BASEPRI, r3
 80074c6:	f3bf 8f6f 	isb	sy
 80074ca:	f3bf 8f4f 	dsb	sy
 80074ce:	623b      	str	r3, [r7, #32]
}
 80074d0:	bf00      	nop
 80074d2:	e7fe      	b.n	80074d2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d103      	bne.n	80074e2 <xQueueReceive+0x3e>
 80074da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d101      	bne.n	80074e6 <xQueueReceive+0x42>
 80074e2:	2301      	movs	r3, #1
 80074e4:	e000      	b.n	80074e8 <xQueueReceive+0x44>
 80074e6:	2300      	movs	r3, #0
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d10a      	bne.n	8007502 <xQueueReceive+0x5e>
	__asm volatile
 80074ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074f0:	f383 8811 	msr	BASEPRI, r3
 80074f4:	f3bf 8f6f 	isb	sy
 80074f8:	f3bf 8f4f 	dsb	sy
 80074fc:	61fb      	str	r3, [r7, #28]
}
 80074fe:	bf00      	nop
 8007500:	e7fe      	b.n	8007500 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007502:	f001 f8b9 	bl	8008678 <xTaskGetSchedulerState>
 8007506:	4603      	mov	r3, r0
 8007508:	2b00      	cmp	r3, #0
 800750a:	d102      	bne.n	8007512 <xQueueReceive+0x6e>
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d101      	bne.n	8007516 <xQueueReceive+0x72>
 8007512:	2301      	movs	r3, #1
 8007514:	e000      	b.n	8007518 <xQueueReceive+0x74>
 8007516:	2300      	movs	r3, #0
 8007518:	2b00      	cmp	r3, #0
 800751a:	d10a      	bne.n	8007532 <xQueueReceive+0x8e>
	__asm volatile
 800751c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007520:	f383 8811 	msr	BASEPRI, r3
 8007524:	f3bf 8f6f 	isb	sy
 8007528:	f3bf 8f4f 	dsb	sy
 800752c:	61bb      	str	r3, [r7, #24]
}
 800752e:	bf00      	nop
 8007530:	e7fe      	b.n	8007530 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007532:	f7ff fbf7 	bl	8006d24 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007536:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800753a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800753c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800753e:	2b00      	cmp	r3, #0
 8007540:	d01f      	beq.n	8007582 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007542:	68b9      	ldr	r1, [r7, #8]
 8007544:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007546:	f000 f8f7 	bl	8007738 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800754a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800754c:	1e5a      	subs	r2, r3, #1
 800754e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007550:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007554:	691b      	ldr	r3, [r3, #16]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d00f      	beq.n	800757a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800755a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800755c:	3310      	adds	r3, #16
 800755e:	4618      	mov	r0, r3
 8007560:	f000 fecc 	bl	80082fc <xTaskRemoveFromEventList>
 8007564:	4603      	mov	r3, r0
 8007566:	2b00      	cmp	r3, #0
 8007568:	d007      	beq.n	800757a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800756a:	4b3d      	ldr	r3, [pc, #244]	; (8007660 <xQueueReceive+0x1bc>)
 800756c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007570:	601a      	str	r2, [r3, #0]
 8007572:	f3bf 8f4f 	dsb	sy
 8007576:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800757a:	f7ff fc03 	bl	8006d84 <vPortExitCritical>
				return pdPASS;
 800757e:	2301      	movs	r3, #1
 8007580:	e069      	b.n	8007656 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d103      	bne.n	8007590 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007588:	f7ff fbfc 	bl	8006d84 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800758c:	2300      	movs	r3, #0
 800758e:	e062      	b.n	8007656 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007590:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007592:	2b00      	cmp	r3, #0
 8007594:	d106      	bne.n	80075a4 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007596:	f107 0310 	add.w	r3, r7, #16
 800759a:	4618      	mov	r0, r3
 800759c:	f000 ff12 	bl	80083c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80075a0:	2301      	movs	r3, #1
 80075a2:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80075a4:	f7ff fbee 	bl	8006d84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80075a8:	f000 fc84 	bl	8007eb4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80075ac:	f7ff fbba 	bl	8006d24 <vPortEnterCritical>
 80075b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075b2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80075b6:	b25b      	sxtb	r3, r3
 80075b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075bc:	d103      	bne.n	80075c6 <xQueueReceive+0x122>
 80075be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075c0:	2200      	movs	r2, #0
 80075c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80075c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80075cc:	b25b      	sxtb	r3, r3
 80075ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075d2:	d103      	bne.n	80075dc <xQueueReceive+0x138>
 80075d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075d6:	2200      	movs	r2, #0
 80075d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80075dc:	f7ff fbd2 	bl	8006d84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80075e0:	1d3a      	adds	r2, r7, #4
 80075e2:	f107 0310 	add.w	r3, r7, #16
 80075e6:	4611      	mov	r1, r2
 80075e8:	4618      	mov	r0, r3
 80075ea:	f000 ff01 	bl	80083f0 <xTaskCheckForTimeOut>
 80075ee:	4603      	mov	r3, r0
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d123      	bne.n	800763c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80075f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80075f6:	f000 f917 	bl	8007828 <prvIsQueueEmpty>
 80075fa:	4603      	mov	r3, r0
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d017      	beq.n	8007630 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007600:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007602:	3324      	adds	r3, #36	; 0x24
 8007604:	687a      	ldr	r2, [r7, #4]
 8007606:	4611      	mov	r1, r2
 8007608:	4618      	mov	r0, r3
 800760a:	f000 fe27 	bl	800825c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800760e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007610:	f000 f8b8 	bl	8007784 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007614:	f000 fc5c 	bl	8007ed0 <xTaskResumeAll>
 8007618:	4603      	mov	r3, r0
 800761a:	2b00      	cmp	r3, #0
 800761c:	d189      	bne.n	8007532 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800761e:	4b10      	ldr	r3, [pc, #64]	; (8007660 <xQueueReceive+0x1bc>)
 8007620:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007624:	601a      	str	r2, [r3, #0]
 8007626:	f3bf 8f4f 	dsb	sy
 800762a:	f3bf 8f6f 	isb	sy
 800762e:	e780      	b.n	8007532 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007630:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007632:	f000 f8a7 	bl	8007784 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007636:	f000 fc4b 	bl	8007ed0 <xTaskResumeAll>
 800763a:	e77a      	b.n	8007532 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800763c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800763e:	f000 f8a1 	bl	8007784 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007642:	f000 fc45 	bl	8007ed0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007646:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007648:	f000 f8ee 	bl	8007828 <prvIsQueueEmpty>
 800764c:	4603      	mov	r3, r0
 800764e:	2b00      	cmp	r3, #0
 8007650:	f43f af6f 	beq.w	8007532 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007654:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007656:	4618      	mov	r0, r3
 8007658:	3730      	adds	r7, #48	; 0x30
 800765a:	46bd      	mov	sp, r7
 800765c:	bd80      	pop	{r7, pc}
 800765e:	bf00      	nop
 8007660:	e000ed04 	.word	0xe000ed04

08007664 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b086      	sub	sp, #24
 8007668:	af00      	add	r7, sp, #0
 800766a:	60f8      	str	r0, [r7, #12]
 800766c:	60b9      	str	r1, [r7, #8]
 800766e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007670:	2300      	movs	r3, #0
 8007672:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007678:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800767e:	2b00      	cmp	r3, #0
 8007680:	d10d      	bne.n	800769e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d14d      	bne.n	8007726 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	689b      	ldr	r3, [r3, #8]
 800768e:	4618      	mov	r0, r3
 8007690:	f001 f810 	bl	80086b4 <xTaskPriorityDisinherit>
 8007694:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	2200      	movs	r2, #0
 800769a:	609a      	str	r2, [r3, #8]
 800769c:	e043      	b.n	8007726 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d119      	bne.n	80076d8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	6858      	ldr	r0, [r3, #4]
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076ac:	461a      	mov	r2, r3
 80076ae:	68b9      	ldr	r1, [r7, #8]
 80076b0:	f001 ff22 	bl	80094f8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	685a      	ldr	r2, [r3, #4]
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076bc:	441a      	add	r2, r3
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	685a      	ldr	r2, [r3, #4]
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	689b      	ldr	r3, [r3, #8]
 80076ca:	429a      	cmp	r2, r3
 80076cc:	d32b      	bcc.n	8007726 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681a      	ldr	r2, [r3, #0]
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	605a      	str	r2, [r3, #4]
 80076d6:	e026      	b.n	8007726 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	68d8      	ldr	r0, [r3, #12]
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076e0:	461a      	mov	r2, r3
 80076e2:	68b9      	ldr	r1, [r7, #8]
 80076e4:	f001 ff08 	bl	80094f8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	68da      	ldr	r2, [r3, #12]
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076f0:	425b      	negs	r3, r3
 80076f2:	441a      	add	r2, r3
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	68da      	ldr	r2, [r3, #12]
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	429a      	cmp	r2, r3
 8007702:	d207      	bcs.n	8007714 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	689a      	ldr	r2, [r3, #8]
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800770c:	425b      	negs	r3, r3
 800770e:	441a      	add	r2, r3
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2b02      	cmp	r3, #2
 8007718:	d105      	bne.n	8007726 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800771a:	693b      	ldr	r3, [r7, #16]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d002      	beq.n	8007726 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007720:	693b      	ldr	r3, [r7, #16]
 8007722:	3b01      	subs	r3, #1
 8007724:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007726:	693b      	ldr	r3, [r7, #16]
 8007728:	1c5a      	adds	r2, r3, #1
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800772e:	697b      	ldr	r3, [r7, #20]
}
 8007730:	4618      	mov	r0, r3
 8007732:	3718      	adds	r7, #24
 8007734:	46bd      	mov	sp, r7
 8007736:	bd80      	pop	{r7, pc}

08007738 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b082      	sub	sp, #8
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
 8007740:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007746:	2b00      	cmp	r3, #0
 8007748:	d018      	beq.n	800777c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	68da      	ldr	r2, [r3, #12]
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007752:	441a      	add	r2, r3
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	68da      	ldr	r2, [r3, #12]
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	689b      	ldr	r3, [r3, #8]
 8007760:	429a      	cmp	r2, r3
 8007762:	d303      	bcc.n	800776c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681a      	ldr	r2, [r3, #0]
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	68d9      	ldr	r1, [r3, #12]
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007774:	461a      	mov	r2, r3
 8007776:	6838      	ldr	r0, [r7, #0]
 8007778:	f001 febe 	bl	80094f8 <memcpy>
	}
}
 800777c:	bf00      	nop
 800777e:	3708      	adds	r7, #8
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}

08007784 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b084      	sub	sp, #16
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800778c:	f7ff faca 	bl	8006d24 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007796:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007798:	e011      	b.n	80077be <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d012      	beq.n	80077c8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	3324      	adds	r3, #36	; 0x24
 80077a6:	4618      	mov	r0, r3
 80077a8:	f000 fda8 	bl	80082fc <xTaskRemoveFromEventList>
 80077ac:	4603      	mov	r3, r0
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d001      	beq.n	80077b6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80077b2:	f000 fe7f 	bl	80084b4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80077b6:	7bfb      	ldrb	r3, [r7, #15]
 80077b8:	3b01      	subs	r3, #1
 80077ba:	b2db      	uxtb	r3, r3
 80077bc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80077be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	dce9      	bgt.n	800779a <prvUnlockQueue+0x16>
 80077c6:	e000      	b.n	80077ca <prvUnlockQueue+0x46>
					break;
 80077c8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	22ff      	movs	r2, #255	; 0xff
 80077ce:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80077d2:	f7ff fad7 	bl	8006d84 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80077d6:	f7ff faa5 	bl	8006d24 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80077e0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80077e2:	e011      	b.n	8007808 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	691b      	ldr	r3, [r3, #16]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d012      	beq.n	8007812 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	3310      	adds	r3, #16
 80077f0:	4618      	mov	r0, r3
 80077f2:	f000 fd83 	bl	80082fc <xTaskRemoveFromEventList>
 80077f6:	4603      	mov	r3, r0
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d001      	beq.n	8007800 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80077fc:	f000 fe5a 	bl	80084b4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007800:	7bbb      	ldrb	r3, [r7, #14]
 8007802:	3b01      	subs	r3, #1
 8007804:	b2db      	uxtb	r3, r3
 8007806:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007808:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800780c:	2b00      	cmp	r3, #0
 800780e:	dce9      	bgt.n	80077e4 <prvUnlockQueue+0x60>
 8007810:	e000      	b.n	8007814 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007812:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	22ff      	movs	r2, #255	; 0xff
 8007818:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800781c:	f7ff fab2 	bl	8006d84 <vPortExitCritical>
}
 8007820:	bf00      	nop
 8007822:	3710      	adds	r7, #16
 8007824:	46bd      	mov	sp, r7
 8007826:	bd80      	pop	{r7, pc}

08007828 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007828:	b580      	push	{r7, lr}
 800782a:	b084      	sub	sp, #16
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007830:	f7ff fa78 	bl	8006d24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007838:	2b00      	cmp	r3, #0
 800783a:	d102      	bne.n	8007842 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800783c:	2301      	movs	r3, #1
 800783e:	60fb      	str	r3, [r7, #12]
 8007840:	e001      	b.n	8007846 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007842:	2300      	movs	r3, #0
 8007844:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007846:	f7ff fa9d 	bl	8006d84 <vPortExitCritical>

	return xReturn;
 800784a:	68fb      	ldr	r3, [r7, #12]
}
 800784c:	4618      	mov	r0, r3
 800784e:	3710      	adds	r7, #16
 8007850:	46bd      	mov	sp, r7
 8007852:	bd80      	pop	{r7, pc}

08007854 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b084      	sub	sp, #16
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800785c:	f7ff fa62 	bl	8006d24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007868:	429a      	cmp	r2, r3
 800786a:	d102      	bne.n	8007872 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800786c:	2301      	movs	r3, #1
 800786e:	60fb      	str	r3, [r7, #12]
 8007870:	e001      	b.n	8007876 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007872:	2300      	movs	r3, #0
 8007874:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007876:	f7ff fa85 	bl	8006d84 <vPortExitCritical>

	return xReturn;
 800787a:	68fb      	ldr	r3, [r7, #12]
}
 800787c:	4618      	mov	r0, r3
 800787e:	3710      	adds	r7, #16
 8007880:	46bd      	mov	sp, r7
 8007882:	bd80      	pop	{r7, pc}

08007884 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007884:	b480      	push	{r7}
 8007886:	b085      	sub	sp, #20
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
 800788c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800788e:	2300      	movs	r3, #0
 8007890:	60fb      	str	r3, [r7, #12]
 8007892:	e014      	b.n	80078be <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007894:	4a0f      	ldr	r2, [pc, #60]	; (80078d4 <vQueueAddToRegistry+0x50>)
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d10b      	bne.n	80078b8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80078a0:	490c      	ldr	r1, [pc, #48]	; (80078d4 <vQueueAddToRegistry+0x50>)
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	683a      	ldr	r2, [r7, #0]
 80078a6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80078aa:	4a0a      	ldr	r2, [pc, #40]	; (80078d4 <vQueueAddToRegistry+0x50>)
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	00db      	lsls	r3, r3, #3
 80078b0:	4413      	add	r3, r2
 80078b2:	687a      	ldr	r2, [r7, #4]
 80078b4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80078b6:	e006      	b.n	80078c6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	3301      	adds	r3, #1
 80078bc:	60fb      	str	r3, [r7, #12]
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	2b07      	cmp	r3, #7
 80078c2:	d9e7      	bls.n	8007894 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80078c4:	bf00      	nop
 80078c6:	bf00      	nop
 80078c8:	3714      	adds	r7, #20
 80078ca:	46bd      	mov	sp, r7
 80078cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d0:	4770      	bx	lr
 80078d2:	bf00      	nop
 80078d4:	2000459c 	.word	0x2000459c

080078d8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b086      	sub	sp, #24
 80078dc:	af00      	add	r7, sp, #0
 80078de:	60f8      	str	r0, [r7, #12]
 80078e0:	60b9      	str	r1, [r7, #8]
 80078e2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80078e8:	f7ff fa1c 	bl	8006d24 <vPortEnterCritical>
 80078ec:	697b      	ldr	r3, [r7, #20]
 80078ee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80078f2:	b25b      	sxtb	r3, r3
 80078f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078f8:	d103      	bne.n	8007902 <vQueueWaitForMessageRestricted+0x2a>
 80078fa:	697b      	ldr	r3, [r7, #20]
 80078fc:	2200      	movs	r2, #0
 80078fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007908:	b25b      	sxtb	r3, r3
 800790a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800790e:	d103      	bne.n	8007918 <vQueueWaitForMessageRestricted+0x40>
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	2200      	movs	r2, #0
 8007914:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007918:	f7ff fa34 	bl	8006d84 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800791c:	697b      	ldr	r3, [r7, #20]
 800791e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007920:	2b00      	cmp	r3, #0
 8007922:	d106      	bne.n	8007932 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	3324      	adds	r3, #36	; 0x24
 8007928:	687a      	ldr	r2, [r7, #4]
 800792a:	68b9      	ldr	r1, [r7, #8]
 800792c:	4618      	mov	r0, r3
 800792e:	f000 fcb9 	bl	80082a4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007932:	6978      	ldr	r0, [r7, #20]
 8007934:	f7ff ff26 	bl	8007784 <prvUnlockQueue>
	}
 8007938:	bf00      	nop
 800793a:	3718      	adds	r7, #24
 800793c:	46bd      	mov	sp, r7
 800793e:	bd80      	pop	{r7, pc}

08007940 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007940:	b580      	push	{r7, lr}
 8007942:	b08e      	sub	sp, #56	; 0x38
 8007944:	af04      	add	r7, sp, #16
 8007946:	60f8      	str	r0, [r7, #12]
 8007948:	60b9      	str	r1, [r7, #8]
 800794a:	607a      	str	r2, [r7, #4]
 800794c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800794e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007950:	2b00      	cmp	r3, #0
 8007952:	d10a      	bne.n	800796a <xTaskCreateStatic+0x2a>
	__asm volatile
 8007954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007958:	f383 8811 	msr	BASEPRI, r3
 800795c:	f3bf 8f6f 	isb	sy
 8007960:	f3bf 8f4f 	dsb	sy
 8007964:	623b      	str	r3, [r7, #32]
}
 8007966:	bf00      	nop
 8007968:	e7fe      	b.n	8007968 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800796a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800796c:	2b00      	cmp	r3, #0
 800796e:	d10a      	bne.n	8007986 <xTaskCreateStatic+0x46>
	__asm volatile
 8007970:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007974:	f383 8811 	msr	BASEPRI, r3
 8007978:	f3bf 8f6f 	isb	sy
 800797c:	f3bf 8f4f 	dsb	sy
 8007980:	61fb      	str	r3, [r7, #28]
}
 8007982:	bf00      	nop
 8007984:	e7fe      	b.n	8007984 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007986:	235c      	movs	r3, #92	; 0x5c
 8007988:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800798a:	693b      	ldr	r3, [r7, #16]
 800798c:	2b5c      	cmp	r3, #92	; 0x5c
 800798e:	d00a      	beq.n	80079a6 <xTaskCreateStatic+0x66>
	__asm volatile
 8007990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007994:	f383 8811 	msr	BASEPRI, r3
 8007998:	f3bf 8f6f 	isb	sy
 800799c:	f3bf 8f4f 	dsb	sy
 80079a0:	61bb      	str	r3, [r7, #24]
}
 80079a2:	bf00      	nop
 80079a4:	e7fe      	b.n	80079a4 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80079a6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80079a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d01e      	beq.n	80079ec <xTaskCreateStatic+0xac>
 80079ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d01b      	beq.n	80079ec <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80079b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079b6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80079b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80079bc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80079be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c0:	2202      	movs	r2, #2
 80079c2:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80079c6:	2300      	movs	r3, #0
 80079c8:	9303      	str	r3, [sp, #12]
 80079ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079cc:	9302      	str	r3, [sp, #8]
 80079ce:	f107 0314 	add.w	r3, r7, #20
 80079d2:	9301      	str	r3, [sp, #4]
 80079d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079d6:	9300      	str	r3, [sp, #0]
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	687a      	ldr	r2, [r7, #4]
 80079dc:	68b9      	ldr	r1, [r7, #8]
 80079de:	68f8      	ldr	r0, [r7, #12]
 80079e0:	f000 f850 	bl	8007a84 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80079e4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80079e6:	f000 f8dd 	bl	8007ba4 <prvAddNewTaskToReadyList>
 80079ea:	e001      	b.n	80079f0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80079ec:	2300      	movs	r3, #0
 80079ee:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80079f0:	697b      	ldr	r3, [r7, #20]
	}
 80079f2:	4618      	mov	r0, r3
 80079f4:	3728      	adds	r7, #40	; 0x28
 80079f6:	46bd      	mov	sp, r7
 80079f8:	bd80      	pop	{r7, pc}

080079fa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80079fa:	b580      	push	{r7, lr}
 80079fc:	b08c      	sub	sp, #48	; 0x30
 80079fe:	af04      	add	r7, sp, #16
 8007a00:	60f8      	str	r0, [r7, #12]
 8007a02:	60b9      	str	r1, [r7, #8]
 8007a04:	603b      	str	r3, [r7, #0]
 8007a06:	4613      	mov	r3, r2
 8007a08:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007a0a:	88fb      	ldrh	r3, [r7, #6]
 8007a0c:	009b      	lsls	r3, r3, #2
 8007a0e:	4618      	mov	r0, r3
 8007a10:	f7fe fdba 	bl	8006588 <pvPortMalloc>
 8007a14:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d00e      	beq.n	8007a3a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007a1c:	205c      	movs	r0, #92	; 0x5c
 8007a1e:	f7fe fdb3 	bl	8006588 <pvPortMalloc>
 8007a22:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007a24:	69fb      	ldr	r3, [r7, #28]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d003      	beq.n	8007a32 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007a2a:	69fb      	ldr	r3, [r7, #28]
 8007a2c:	697a      	ldr	r2, [r7, #20]
 8007a2e:	631a      	str	r2, [r3, #48]	; 0x30
 8007a30:	e005      	b.n	8007a3e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007a32:	6978      	ldr	r0, [r7, #20]
 8007a34:	f7fe fe74 	bl	8006720 <vPortFree>
 8007a38:	e001      	b.n	8007a3e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007a3e:	69fb      	ldr	r3, [r7, #28]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d017      	beq.n	8007a74 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007a44:	69fb      	ldr	r3, [r7, #28]
 8007a46:	2200      	movs	r2, #0
 8007a48:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007a4c:	88fa      	ldrh	r2, [r7, #6]
 8007a4e:	2300      	movs	r3, #0
 8007a50:	9303      	str	r3, [sp, #12]
 8007a52:	69fb      	ldr	r3, [r7, #28]
 8007a54:	9302      	str	r3, [sp, #8]
 8007a56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a58:	9301      	str	r3, [sp, #4]
 8007a5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a5c:	9300      	str	r3, [sp, #0]
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	68b9      	ldr	r1, [r7, #8]
 8007a62:	68f8      	ldr	r0, [r7, #12]
 8007a64:	f000 f80e 	bl	8007a84 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007a68:	69f8      	ldr	r0, [r7, #28]
 8007a6a:	f000 f89b 	bl	8007ba4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007a6e:	2301      	movs	r3, #1
 8007a70:	61bb      	str	r3, [r7, #24]
 8007a72:	e002      	b.n	8007a7a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007a74:	f04f 33ff 	mov.w	r3, #4294967295
 8007a78:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007a7a:	69bb      	ldr	r3, [r7, #24]
	}
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	3720      	adds	r7, #32
 8007a80:	46bd      	mov	sp, r7
 8007a82:	bd80      	pop	{r7, pc}

08007a84 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b088      	sub	sp, #32
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	60f8      	str	r0, [r7, #12]
 8007a8c:	60b9      	str	r1, [r7, #8]
 8007a8e:	607a      	str	r2, [r7, #4]
 8007a90:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a94:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	009b      	lsls	r3, r3, #2
 8007a9a:	461a      	mov	r2, r3
 8007a9c:	21a5      	movs	r1, #165	; 0xa5
 8007a9e:	f001 fd39 	bl	8009514 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007aa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007aa4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007aac:	3b01      	subs	r3, #1
 8007aae:	009b      	lsls	r3, r3, #2
 8007ab0:	4413      	add	r3, r2
 8007ab2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007ab4:	69bb      	ldr	r3, [r7, #24]
 8007ab6:	f023 0307 	bic.w	r3, r3, #7
 8007aba:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007abc:	69bb      	ldr	r3, [r7, #24]
 8007abe:	f003 0307 	and.w	r3, r3, #7
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d00a      	beq.n	8007adc <prvInitialiseNewTask+0x58>
	__asm volatile
 8007ac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aca:	f383 8811 	msr	BASEPRI, r3
 8007ace:	f3bf 8f6f 	isb	sy
 8007ad2:	f3bf 8f4f 	dsb	sy
 8007ad6:	617b      	str	r3, [r7, #20]
}
 8007ad8:	bf00      	nop
 8007ada:	e7fe      	b.n	8007ada <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d01f      	beq.n	8007b22 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	61fb      	str	r3, [r7, #28]
 8007ae6:	e012      	b.n	8007b0e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007ae8:	68ba      	ldr	r2, [r7, #8]
 8007aea:	69fb      	ldr	r3, [r7, #28]
 8007aec:	4413      	add	r3, r2
 8007aee:	7819      	ldrb	r1, [r3, #0]
 8007af0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007af2:	69fb      	ldr	r3, [r7, #28]
 8007af4:	4413      	add	r3, r2
 8007af6:	3334      	adds	r3, #52	; 0x34
 8007af8:	460a      	mov	r2, r1
 8007afa:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007afc:	68ba      	ldr	r2, [r7, #8]
 8007afe:	69fb      	ldr	r3, [r7, #28]
 8007b00:	4413      	add	r3, r2
 8007b02:	781b      	ldrb	r3, [r3, #0]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d006      	beq.n	8007b16 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007b08:	69fb      	ldr	r3, [r7, #28]
 8007b0a:	3301      	adds	r3, #1
 8007b0c:	61fb      	str	r3, [r7, #28]
 8007b0e:	69fb      	ldr	r3, [r7, #28]
 8007b10:	2b0f      	cmp	r3, #15
 8007b12:	d9e9      	bls.n	8007ae8 <prvInitialiseNewTask+0x64>
 8007b14:	e000      	b.n	8007b18 <prvInitialiseNewTask+0x94>
			{
				break;
 8007b16:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007b20:	e003      	b.n	8007b2a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b24:	2200      	movs	r2, #0
 8007b26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b2c:	2b37      	cmp	r3, #55	; 0x37
 8007b2e:	d901      	bls.n	8007b34 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007b30:	2337      	movs	r3, #55	; 0x37
 8007b32:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007b34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007b38:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007b3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b3c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007b3e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8007b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b42:	2200      	movs	r2, #0
 8007b44:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007b46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b48:	3304      	adds	r3, #4
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	f7fe ff26 	bl	800699c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b52:	3318      	adds	r3, #24
 8007b54:	4618      	mov	r0, r3
 8007b56:	f7fe ff21 	bl	800699c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007b5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b5e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b62:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8007b66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b68:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007b6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b6e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007b70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b72:	2200      	movs	r2, #0
 8007b74:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007b76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b78:	2200      	movs	r2, #0
 8007b7a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007b7e:	683a      	ldr	r2, [r7, #0]
 8007b80:	68f9      	ldr	r1, [r7, #12]
 8007b82:	69b8      	ldr	r0, [r7, #24]
 8007b84:	f7fe ff9e 	bl	8006ac4 <pxPortInitialiseStack>
 8007b88:	4602      	mov	r2, r0
 8007b8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b8c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007b8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d002      	beq.n	8007b9a <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007b94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007b98:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b9a:	bf00      	nop
 8007b9c:	3720      	adds	r7, #32
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	bd80      	pop	{r7, pc}
	...

08007ba4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007ba4:	b580      	push	{r7, lr}
 8007ba6:	b082      	sub	sp, #8
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007bac:	f7ff f8ba 	bl	8006d24 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007bb0:	4b2d      	ldr	r3, [pc, #180]	; (8007c68 <prvAddNewTaskToReadyList+0xc4>)
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	3301      	adds	r3, #1
 8007bb6:	4a2c      	ldr	r2, [pc, #176]	; (8007c68 <prvAddNewTaskToReadyList+0xc4>)
 8007bb8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007bba:	4b2c      	ldr	r3, [pc, #176]	; (8007c6c <prvAddNewTaskToReadyList+0xc8>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d109      	bne.n	8007bd6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007bc2:	4a2a      	ldr	r2, [pc, #168]	; (8007c6c <prvAddNewTaskToReadyList+0xc8>)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007bc8:	4b27      	ldr	r3, [pc, #156]	; (8007c68 <prvAddNewTaskToReadyList+0xc4>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	2b01      	cmp	r3, #1
 8007bce:	d110      	bne.n	8007bf2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007bd0:	f000 fc94 	bl	80084fc <prvInitialiseTaskLists>
 8007bd4:	e00d      	b.n	8007bf2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007bd6:	4b26      	ldr	r3, [pc, #152]	; (8007c70 <prvAddNewTaskToReadyList+0xcc>)
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d109      	bne.n	8007bf2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007bde:	4b23      	ldr	r3, [pc, #140]	; (8007c6c <prvAddNewTaskToReadyList+0xc8>)
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007be8:	429a      	cmp	r2, r3
 8007bea:	d802      	bhi.n	8007bf2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007bec:	4a1f      	ldr	r2, [pc, #124]	; (8007c6c <prvAddNewTaskToReadyList+0xc8>)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007bf2:	4b20      	ldr	r3, [pc, #128]	; (8007c74 <prvAddNewTaskToReadyList+0xd0>)
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	3301      	adds	r3, #1
 8007bf8:	4a1e      	ldr	r2, [pc, #120]	; (8007c74 <prvAddNewTaskToReadyList+0xd0>)
 8007bfa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8007bfc:	4b1d      	ldr	r3, [pc, #116]	; (8007c74 <prvAddNewTaskToReadyList+0xd0>)
 8007bfe:	681a      	ldr	r2, [r3, #0]
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c08:	4b1b      	ldr	r3, [pc, #108]	; (8007c78 <prvAddNewTaskToReadyList+0xd4>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	429a      	cmp	r2, r3
 8007c0e:	d903      	bls.n	8007c18 <prvAddNewTaskToReadyList+0x74>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c14:	4a18      	ldr	r2, [pc, #96]	; (8007c78 <prvAddNewTaskToReadyList+0xd4>)
 8007c16:	6013      	str	r3, [r2, #0]
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c1c:	4613      	mov	r3, r2
 8007c1e:	009b      	lsls	r3, r3, #2
 8007c20:	4413      	add	r3, r2
 8007c22:	009b      	lsls	r3, r3, #2
 8007c24:	4a15      	ldr	r2, [pc, #84]	; (8007c7c <prvAddNewTaskToReadyList+0xd8>)
 8007c26:	441a      	add	r2, r3
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	3304      	adds	r3, #4
 8007c2c:	4619      	mov	r1, r3
 8007c2e:	4610      	mov	r0, r2
 8007c30:	f7fe fec1 	bl	80069b6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007c34:	f7ff f8a6 	bl	8006d84 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007c38:	4b0d      	ldr	r3, [pc, #52]	; (8007c70 <prvAddNewTaskToReadyList+0xcc>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d00e      	beq.n	8007c5e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007c40:	4b0a      	ldr	r3, [pc, #40]	; (8007c6c <prvAddNewTaskToReadyList+0xc8>)
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c4a:	429a      	cmp	r2, r3
 8007c4c:	d207      	bcs.n	8007c5e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007c4e:	4b0c      	ldr	r3, [pc, #48]	; (8007c80 <prvAddNewTaskToReadyList+0xdc>)
 8007c50:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c54:	601a      	str	r2, [r3, #0]
 8007c56:	f3bf 8f4f 	dsb	sy
 8007c5a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007c5e:	bf00      	nop
 8007c60:	3708      	adds	r7, #8
 8007c62:	46bd      	mov	sp, r7
 8007c64:	bd80      	pop	{r7, pc}
 8007c66:	bf00      	nop
 8007c68:	20004ab0 	.word	0x20004ab0
 8007c6c:	200045dc 	.word	0x200045dc
 8007c70:	20004abc 	.word	0x20004abc
 8007c74:	20004acc 	.word	0x20004acc
 8007c78:	20004ab8 	.word	0x20004ab8
 8007c7c:	200045e0 	.word	0x200045e0
 8007c80:	e000ed04 	.word	0xe000ed04

08007c84 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b08a      	sub	sp, #40	; 0x28
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
 8007c8c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d10a      	bne.n	8007cae <vTaskDelayUntil+0x2a>
	__asm volatile
 8007c98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c9c:	f383 8811 	msr	BASEPRI, r3
 8007ca0:	f3bf 8f6f 	isb	sy
 8007ca4:	f3bf 8f4f 	dsb	sy
 8007ca8:	617b      	str	r3, [r7, #20]
}
 8007caa:	bf00      	nop
 8007cac:	e7fe      	b.n	8007cac <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d10a      	bne.n	8007cca <vTaskDelayUntil+0x46>
	__asm volatile
 8007cb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cb8:	f383 8811 	msr	BASEPRI, r3
 8007cbc:	f3bf 8f6f 	isb	sy
 8007cc0:	f3bf 8f4f 	dsb	sy
 8007cc4:	613b      	str	r3, [r7, #16]
}
 8007cc6:	bf00      	nop
 8007cc8:	e7fe      	b.n	8007cc8 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 8007cca:	4b2a      	ldr	r3, [pc, #168]	; (8007d74 <vTaskDelayUntil+0xf0>)
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d00a      	beq.n	8007ce8 <vTaskDelayUntil+0x64>
	__asm volatile
 8007cd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cd6:	f383 8811 	msr	BASEPRI, r3
 8007cda:	f3bf 8f6f 	isb	sy
 8007cde:	f3bf 8f4f 	dsb	sy
 8007ce2:	60fb      	str	r3, [r7, #12]
}
 8007ce4:	bf00      	nop
 8007ce6:	e7fe      	b.n	8007ce6 <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 8007ce8:	f000 f8e4 	bl	8007eb4 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8007cec:	4b22      	ldr	r3, [pc, #136]	; (8007d78 <vTaskDelayUntil+0xf4>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	683a      	ldr	r2, [r7, #0]
 8007cf8:	4413      	add	r3, r2
 8007cfa:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	6a3a      	ldr	r2, [r7, #32]
 8007d02:	429a      	cmp	r2, r3
 8007d04:	d20b      	bcs.n	8007d1e <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	69fa      	ldr	r2, [r7, #28]
 8007d0c:	429a      	cmp	r2, r3
 8007d0e:	d211      	bcs.n	8007d34 <vTaskDelayUntil+0xb0>
 8007d10:	69fa      	ldr	r2, [r7, #28]
 8007d12:	6a3b      	ldr	r3, [r7, #32]
 8007d14:	429a      	cmp	r2, r3
 8007d16:	d90d      	bls.n	8007d34 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8007d18:	2301      	movs	r3, #1
 8007d1a:	627b      	str	r3, [r7, #36]	; 0x24
 8007d1c:	e00a      	b.n	8007d34 <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	69fa      	ldr	r2, [r7, #28]
 8007d24:	429a      	cmp	r2, r3
 8007d26:	d303      	bcc.n	8007d30 <vTaskDelayUntil+0xac>
 8007d28:	69fa      	ldr	r2, [r7, #28]
 8007d2a:	6a3b      	ldr	r3, [r7, #32]
 8007d2c:	429a      	cmp	r2, r3
 8007d2e:	d901      	bls.n	8007d34 <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 8007d30:	2301      	movs	r3, #1
 8007d32:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	69fa      	ldr	r2, [r7, #28]
 8007d38:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8007d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d006      	beq.n	8007d4e <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8007d40:	69fa      	ldr	r2, [r7, #28]
 8007d42:	6a3b      	ldr	r3, [r7, #32]
 8007d44:	1ad3      	subs	r3, r2, r3
 8007d46:	2100      	movs	r1, #0
 8007d48:	4618      	mov	r0, r3
 8007d4a:	f000 fd21 	bl	8008790 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8007d4e:	f000 f8bf 	bl	8007ed0 <xTaskResumeAll>
 8007d52:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007d54:	69bb      	ldr	r3, [r7, #24]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d107      	bne.n	8007d6a <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 8007d5a:	4b08      	ldr	r3, [pc, #32]	; (8007d7c <vTaskDelayUntil+0xf8>)
 8007d5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d60:	601a      	str	r2, [r3, #0]
 8007d62:	f3bf 8f4f 	dsb	sy
 8007d66:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007d6a:	bf00      	nop
 8007d6c:	3728      	adds	r7, #40	; 0x28
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bd80      	pop	{r7, pc}
 8007d72:	bf00      	nop
 8007d74:	20004ad8 	.word	0x20004ad8
 8007d78:	20004ab4 	.word	0x20004ab4
 8007d7c:	e000ed04 	.word	0xe000ed04

08007d80 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007d80:	b580      	push	{r7, lr}
 8007d82:	b084      	sub	sp, #16
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d017      	beq.n	8007dc2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007d92:	4b13      	ldr	r3, [pc, #76]	; (8007de0 <vTaskDelay+0x60>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d00a      	beq.n	8007db0 <vTaskDelay+0x30>
	__asm volatile
 8007d9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d9e:	f383 8811 	msr	BASEPRI, r3
 8007da2:	f3bf 8f6f 	isb	sy
 8007da6:	f3bf 8f4f 	dsb	sy
 8007daa:	60bb      	str	r3, [r7, #8]
}
 8007dac:	bf00      	nop
 8007dae:	e7fe      	b.n	8007dae <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007db0:	f000 f880 	bl	8007eb4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007db4:	2100      	movs	r1, #0
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f000 fcea 	bl	8008790 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007dbc:	f000 f888 	bl	8007ed0 <xTaskResumeAll>
 8007dc0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d107      	bne.n	8007dd8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007dc8:	4b06      	ldr	r3, [pc, #24]	; (8007de4 <vTaskDelay+0x64>)
 8007dca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007dce:	601a      	str	r2, [r3, #0]
 8007dd0:	f3bf 8f4f 	dsb	sy
 8007dd4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007dd8:	bf00      	nop
 8007dda:	3710      	adds	r7, #16
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	bd80      	pop	{r7, pc}
 8007de0:	20004ad8 	.word	0x20004ad8
 8007de4:	e000ed04 	.word	0xe000ed04

08007de8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007de8:	b580      	push	{r7, lr}
 8007dea:	b08a      	sub	sp, #40	; 0x28
 8007dec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007dee:	2300      	movs	r3, #0
 8007df0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007df2:	2300      	movs	r3, #0
 8007df4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007df6:	463a      	mov	r2, r7
 8007df8:	1d39      	adds	r1, r7, #4
 8007dfa:	f107 0308 	add.w	r3, r7, #8
 8007dfe:	4618      	mov	r0, r3
 8007e00:	f7fe fb8e 	bl	8006520 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007e04:	6839      	ldr	r1, [r7, #0]
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	68ba      	ldr	r2, [r7, #8]
 8007e0a:	9202      	str	r2, [sp, #8]
 8007e0c:	9301      	str	r3, [sp, #4]
 8007e0e:	2300      	movs	r3, #0
 8007e10:	9300      	str	r3, [sp, #0]
 8007e12:	2300      	movs	r3, #0
 8007e14:	460a      	mov	r2, r1
 8007e16:	4921      	ldr	r1, [pc, #132]	; (8007e9c <vTaskStartScheduler+0xb4>)
 8007e18:	4821      	ldr	r0, [pc, #132]	; (8007ea0 <vTaskStartScheduler+0xb8>)
 8007e1a:	f7ff fd91 	bl	8007940 <xTaskCreateStatic>
 8007e1e:	4603      	mov	r3, r0
 8007e20:	4a20      	ldr	r2, [pc, #128]	; (8007ea4 <vTaskStartScheduler+0xbc>)
 8007e22:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007e24:	4b1f      	ldr	r3, [pc, #124]	; (8007ea4 <vTaskStartScheduler+0xbc>)
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d002      	beq.n	8007e32 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007e2c:	2301      	movs	r3, #1
 8007e2e:	617b      	str	r3, [r7, #20]
 8007e30:	e001      	b.n	8007e36 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007e32:	2300      	movs	r3, #0
 8007e34:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	2b01      	cmp	r3, #1
 8007e3a:	d102      	bne.n	8007e42 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007e3c:	f000 fcfc 	bl	8008838 <xTimerCreateTimerTask>
 8007e40:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007e42:	697b      	ldr	r3, [r7, #20]
 8007e44:	2b01      	cmp	r3, #1
 8007e46:	d116      	bne.n	8007e76 <vTaskStartScheduler+0x8e>
	__asm volatile
 8007e48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e4c:	f383 8811 	msr	BASEPRI, r3
 8007e50:	f3bf 8f6f 	isb	sy
 8007e54:	f3bf 8f4f 	dsb	sy
 8007e58:	613b      	str	r3, [r7, #16]
}
 8007e5a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007e5c:	4b12      	ldr	r3, [pc, #72]	; (8007ea8 <vTaskStartScheduler+0xc0>)
 8007e5e:	f04f 32ff 	mov.w	r2, #4294967295
 8007e62:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007e64:	4b11      	ldr	r3, [pc, #68]	; (8007eac <vTaskStartScheduler+0xc4>)
 8007e66:	2201      	movs	r2, #1
 8007e68:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007e6a:	4b11      	ldr	r3, [pc, #68]	; (8007eb0 <vTaskStartScheduler+0xc8>)
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007e70:	f7fe feb6 	bl	8006be0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007e74:	e00e      	b.n	8007e94 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007e76:	697b      	ldr	r3, [r7, #20]
 8007e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e7c:	d10a      	bne.n	8007e94 <vTaskStartScheduler+0xac>
	__asm volatile
 8007e7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e82:	f383 8811 	msr	BASEPRI, r3
 8007e86:	f3bf 8f6f 	isb	sy
 8007e8a:	f3bf 8f4f 	dsb	sy
 8007e8e:	60fb      	str	r3, [r7, #12]
}
 8007e90:	bf00      	nop
 8007e92:	e7fe      	b.n	8007e92 <vTaskStartScheduler+0xaa>
}
 8007e94:	bf00      	nop
 8007e96:	3718      	adds	r7, #24
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bd80      	pop	{r7, pc}
 8007e9c:	08009e64 	.word	0x08009e64
 8007ea0:	080084cd 	.word	0x080084cd
 8007ea4:	20004ad4 	.word	0x20004ad4
 8007ea8:	20004ad0 	.word	0x20004ad0
 8007eac:	20004abc 	.word	0x20004abc
 8007eb0:	20004ab4 	.word	0x20004ab4

08007eb4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007eb4:	b480      	push	{r7}
 8007eb6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007eb8:	4b04      	ldr	r3, [pc, #16]	; (8007ecc <vTaskSuspendAll+0x18>)
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	3301      	adds	r3, #1
 8007ebe:	4a03      	ldr	r2, [pc, #12]	; (8007ecc <vTaskSuspendAll+0x18>)
 8007ec0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007ec2:	bf00      	nop
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eca:	4770      	bx	lr
 8007ecc:	20004ad8 	.word	0x20004ad8

08007ed0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b084      	sub	sp, #16
 8007ed4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007eda:	2300      	movs	r3, #0
 8007edc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007ede:	4b42      	ldr	r3, [pc, #264]	; (8007fe8 <xTaskResumeAll+0x118>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d10a      	bne.n	8007efc <xTaskResumeAll+0x2c>
	__asm volatile
 8007ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eea:	f383 8811 	msr	BASEPRI, r3
 8007eee:	f3bf 8f6f 	isb	sy
 8007ef2:	f3bf 8f4f 	dsb	sy
 8007ef6:	603b      	str	r3, [r7, #0]
}
 8007ef8:	bf00      	nop
 8007efa:	e7fe      	b.n	8007efa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007efc:	f7fe ff12 	bl	8006d24 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007f00:	4b39      	ldr	r3, [pc, #228]	; (8007fe8 <xTaskResumeAll+0x118>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	3b01      	subs	r3, #1
 8007f06:	4a38      	ldr	r2, [pc, #224]	; (8007fe8 <xTaskResumeAll+0x118>)
 8007f08:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f0a:	4b37      	ldr	r3, [pc, #220]	; (8007fe8 <xTaskResumeAll+0x118>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d162      	bne.n	8007fd8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007f12:	4b36      	ldr	r3, [pc, #216]	; (8007fec <xTaskResumeAll+0x11c>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d05e      	beq.n	8007fd8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007f1a:	e02f      	b.n	8007f7c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007f1c:	4b34      	ldr	r3, [pc, #208]	; (8007ff0 <xTaskResumeAll+0x120>)
 8007f1e:	68db      	ldr	r3, [r3, #12]
 8007f20:	68db      	ldr	r3, [r3, #12]
 8007f22:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	3318      	adds	r3, #24
 8007f28:	4618      	mov	r0, r3
 8007f2a:	f7fe fda1 	bl	8006a70 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	3304      	adds	r3, #4
 8007f32:	4618      	mov	r0, r3
 8007f34:	f7fe fd9c 	bl	8006a70 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f3c:	4b2d      	ldr	r3, [pc, #180]	; (8007ff4 <xTaskResumeAll+0x124>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	429a      	cmp	r2, r3
 8007f42:	d903      	bls.n	8007f4c <xTaskResumeAll+0x7c>
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f48:	4a2a      	ldr	r2, [pc, #168]	; (8007ff4 <xTaskResumeAll+0x124>)
 8007f4a:	6013      	str	r3, [r2, #0]
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f50:	4613      	mov	r3, r2
 8007f52:	009b      	lsls	r3, r3, #2
 8007f54:	4413      	add	r3, r2
 8007f56:	009b      	lsls	r3, r3, #2
 8007f58:	4a27      	ldr	r2, [pc, #156]	; (8007ff8 <xTaskResumeAll+0x128>)
 8007f5a:	441a      	add	r2, r3
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	3304      	adds	r3, #4
 8007f60:	4619      	mov	r1, r3
 8007f62:	4610      	mov	r0, r2
 8007f64:	f7fe fd27 	bl	80069b6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f6c:	4b23      	ldr	r3, [pc, #140]	; (8007ffc <xTaskResumeAll+0x12c>)
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f72:	429a      	cmp	r2, r3
 8007f74:	d302      	bcc.n	8007f7c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007f76:	4b22      	ldr	r3, [pc, #136]	; (8008000 <xTaskResumeAll+0x130>)
 8007f78:	2201      	movs	r2, #1
 8007f7a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007f7c:	4b1c      	ldr	r3, [pc, #112]	; (8007ff0 <xTaskResumeAll+0x120>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d1cb      	bne.n	8007f1c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d001      	beq.n	8007f8e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007f8a:	f000 fb55 	bl	8008638 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007f8e:	4b1d      	ldr	r3, [pc, #116]	; (8008004 <xTaskResumeAll+0x134>)
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d010      	beq.n	8007fbc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007f9a:	f000 f847 	bl	800802c <xTaskIncrementTick>
 8007f9e:	4603      	mov	r3, r0
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d002      	beq.n	8007faa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8007fa4:	4b16      	ldr	r3, [pc, #88]	; (8008000 <xTaskResumeAll+0x130>)
 8007fa6:	2201      	movs	r2, #1
 8007fa8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	3b01      	subs	r3, #1
 8007fae:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d1f1      	bne.n	8007f9a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8007fb6:	4b13      	ldr	r3, [pc, #76]	; (8008004 <xTaskResumeAll+0x134>)
 8007fb8:	2200      	movs	r2, #0
 8007fba:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007fbc:	4b10      	ldr	r3, [pc, #64]	; (8008000 <xTaskResumeAll+0x130>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d009      	beq.n	8007fd8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007fc4:	2301      	movs	r3, #1
 8007fc6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007fc8:	4b0f      	ldr	r3, [pc, #60]	; (8008008 <xTaskResumeAll+0x138>)
 8007fca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007fce:	601a      	str	r2, [r3, #0]
 8007fd0:	f3bf 8f4f 	dsb	sy
 8007fd4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007fd8:	f7fe fed4 	bl	8006d84 <vPortExitCritical>

	return xAlreadyYielded;
 8007fdc:	68bb      	ldr	r3, [r7, #8]
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	3710      	adds	r7, #16
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	bd80      	pop	{r7, pc}
 8007fe6:	bf00      	nop
 8007fe8:	20004ad8 	.word	0x20004ad8
 8007fec:	20004ab0 	.word	0x20004ab0
 8007ff0:	20004a70 	.word	0x20004a70
 8007ff4:	20004ab8 	.word	0x20004ab8
 8007ff8:	200045e0 	.word	0x200045e0
 8007ffc:	200045dc 	.word	0x200045dc
 8008000:	20004ac4 	.word	0x20004ac4
 8008004:	20004ac0 	.word	0x20004ac0
 8008008:	e000ed04 	.word	0xe000ed04

0800800c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800800c:	b480      	push	{r7}
 800800e:	b083      	sub	sp, #12
 8008010:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008012:	4b05      	ldr	r3, [pc, #20]	; (8008028 <xTaskGetTickCount+0x1c>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008018:	687b      	ldr	r3, [r7, #4]
}
 800801a:	4618      	mov	r0, r3
 800801c:	370c      	adds	r7, #12
 800801e:	46bd      	mov	sp, r7
 8008020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008024:	4770      	bx	lr
 8008026:	bf00      	nop
 8008028:	20004ab4 	.word	0x20004ab4

0800802c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b086      	sub	sp, #24
 8008030:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008032:	2300      	movs	r3, #0
 8008034:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008036:	4b4f      	ldr	r3, [pc, #316]	; (8008174 <xTaskIncrementTick+0x148>)
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	2b00      	cmp	r3, #0
 800803c:	f040 808f 	bne.w	800815e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008040:	4b4d      	ldr	r3, [pc, #308]	; (8008178 <xTaskIncrementTick+0x14c>)
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	3301      	adds	r3, #1
 8008046:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008048:	4a4b      	ldr	r2, [pc, #300]	; (8008178 <xTaskIncrementTick+0x14c>)
 800804a:	693b      	ldr	r3, [r7, #16]
 800804c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800804e:	693b      	ldr	r3, [r7, #16]
 8008050:	2b00      	cmp	r3, #0
 8008052:	d120      	bne.n	8008096 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008054:	4b49      	ldr	r3, [pc, #292]	; (800817c <xTaskIncrementTick+0x150>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d00a      	beq.n	8008074 <xTaskIncrementTick+0x48>
	__asm volatile
 800805e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008062:	f383 8811 	msr	BASEPRI, r3
 8008066:	f3bf 8f6f 	isb	sy
 800806a:	f3bf 8f4f 	dsb	sy
 800806e:	603b      	str	r3, [r7, #0]
}
 8008070:	bf00      	nop
 8008072:	e7fe      	b.n	8008072 <xTaskIncrementTick+0x46>
 8008074:	4b41      	ldr	r3, [pc, #260]	; (800817c <xTaskIncrementTick+0x150>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	60fb      	str	r3, [r7, #12]
 800807a:	4b41      	ldr	r3, [pc, #260]	; (8008180 <xTaskIncrementTick+0x154>)
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	4a3f      	ldr	r2, [pc, #252]	; (800817c <xTaskIncrementTick+0x150>)
 8008080:	6013      	str	r3, [r2, #0]
 8008082:	4a3f      	ldr	r2, [pc, #252]	; (8008180 <xTaskIncrementTick+0x154>)
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	6013      	str	r3, [r2, #0]
 8008088:	4b3e      	ldr	r3, [pc, #248]	; (8008184 <xTaskIncrementTick+0x158>)
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	3301      	adds	r3, #1
 800808e:	4a3d      	ldr	r2, [pc, #244]	; (8008184 <xTaskIncrementTick+0x158>)
 8008090:	6013      	str	r3, [r2, #0]
 8008092:	f000 fad1 	bl	8008638 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008096:	4b3c      	ldr	r3, [pc, #240]	; (8008188 <xTaskIncrementTick+0x15c>)
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	693a      	ldr	r2, [r7, #16]
 800809c:	429a      	cmp	r2, r3
 800809e:	d349      	bcc.n	8008134 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80080a0:	4b36      	ldr	r3, [pc, #216]	; (800817c <xTaskIncrementTick+0x150>)
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d104      	bne.n	80080b4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080aa:	4b37      	ldr	r3, [pc, #220]	; (8008188 <xTaskIncrementTick+0x15c>)
 80080ac:	f04f 32ff 	mov.w	r2, #4294967295
 80080b0:	601a      	str	r2, [r3, #0]
					break;
 80080b2:	e03f      	b.n	8008134 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80080b4:	4b31      	ldr	r3, [pc, #196]	; (800817c <xTaskIncrementTick+0x150>)
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	68db      	ldr	r3, [r3, #12]
 80080ba:	68db      	ldr	r3, [r3, #12]
 80080bc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80080be:	68bb      	ldr	r3, [r7, #8]
 80080c0:	685b      	ldr	r3, [r3, #4]
 80080c2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80080c4:	693a      	ldr	r2, [r7, #16]
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	429a      	cmp	r2, r3
 80080ca:	d203      	bcs.n	80080d4 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80080cc:	4a2e      	ldr	r2, [pc, #184]	; (8008188 <xTaskIncrementTick+0x15c>)
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80080d2:	e02f      	b.n	8008134 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80080d4:	68bb      	ldr	r3, [r7, #8]
 80080d6:	3304      	adds	r3, #4
 80080d8:	4618      	mov	r0, r3
 80080da:	f7fe fcc9 	bl	8006a70 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80080de:	68bb      	ldr	r3, [r7, #8]
 80080e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d004      	beq.n	80080f0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	3318      	adds	r3, #24
 80080ea:	4618      	mov	r0, r3
 80080ec:	f7fe fcc0 	bl	8006a70 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80080f0:	68bb      	ldr	r3, [r7, #8]
 80080f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080f4:	4b25      	ldr	r3, [pc, #148]	; (800818c <xTaskIncrementTick+0x160>)
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	429a      	cmp	r2, r3
 80080fa:	d903      	bls.n	8008104 <xTaskIncrementTick+0xd8>
 80080fc:	68bb      	ldr	r3, [r7, #8]
 80080fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008100:	4a22      	ldr	r2, [pc, #136]	; (800818c <xTaskIncrementTick+0x160>)
 8008102:	6013      	str	r3, [r2, #0]
 8008104:	68bb      	ldr	r3, [r7, #8]
 8008106:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008108:	4613      	mov	r3, r2
 800810a:	009b      	lsls	r3, r3, #2
 800810c:	4413      	add	r3, r2
 800810e:	009b      	lsls	r3, r3, #2
 8008110:	4a1f      	ldr	r2, [pc, #124]	; (8008190 <xTaskIncrementTick+0x164>)
 8008112:	441a      	add	r2, r3
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	3304      	adds	r3, #4
 8008118:	4619      	mov	r1, r3
 800811a:	4610      	mov	r0, r2
 800811c:	f7fe fc4b 	bl	80069b6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008124:	4b1b      	ldr	r3, [pc, #108]	; (8008194 <xTaskIncrementTick+0x168>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800812a:	429a      	cmp	r2, r3
 800812c:	d3b8      	bcc.n	80080a0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800812e:	2301      	movs	r3, #1
 8008130:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008132:	e7b5      	b.n	80080a0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008134:	4b17      	ldr	r3, [pc, #92]	; (8008194 <xTaskIncrementTick+0x168>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800813a:	4915      	ldr	r1, [pc, #84]	; (8008190 <xTaskIncrementTick+0x164>)
 800813c:	4613      	mov	r3, r2
 800813e:	009b      	lsls	r3, r3, #2
 8008140:	4413      	add	r3, r2
 8008142:	009b      	lsls	r3, r3, #2
 8008144:	440b      	add	r3, r1
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	2b01      	cmp	r3, #1
 800814a:	d901      	bls.n	8008150 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800814c:	2301      	movs	r3, #1
 800814e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008150:	4b11      	ldr	r3, [pc, #68]	; (8008198 <xTaskIncrementTick+0x16c>)
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	2b00      	cmp	r3, #0
 8008156:	d007      	beq.n	8008168 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8008158:	2301      	movs	r3, #1
 800815a:	617b      	str	r3, [r7, #20]
 800815c:	e004      	b.n	8008168 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800815e:	4b0f      	ldr	r3, [pc, #60]	; (800819c <xTaskIncrementTick+0x170>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	3301      	adds	r3, #1
 8008164:	4a0d      	ldr	r2, [pc, #52]	; (800819c <xTaskIncrementTick+0x170>)
 8008166:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008168:	697b      	ldr	r3, [r7, #20]
}
 800816a:	4618      	mov	r0, r3
 800816c:	3718      	adds	r7, #24
 800816e:	46bd      	mov	sp, r7
 8008170:	bd80      	pop	{r7, pc}
 8008172:	bf00      	nop
 8008174:	20004ad8 	.word	0x20004ad8
 8008178:	20004ab4 	.word	0x20004ab4
 800817c:	20004a68 	.word	0x20004a68
 8008180:	20004a6c 	.word	0x20004a6c
 8008184:	20004ac8 	.word	0x20004ac8
 8008188:	20004ad0 	.word	0x20004ad0
 800818c:	20004ab8 	.word	0x20004ab8
 8008190:	200045e0 	.word	0x200045e0
 8008194:	200045dc 	.word	0x200045dc
 8008198:	20004ac4 	.word	0x20004ac4
 800819c:	20004ac0 	.word	0x20004ac0

080081a0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80081a0:	b480      	push	{r7}
 80081a2:	b085      	sub	sp, #20
 80081a4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80081a6:	4b28      	ldr	r3, [pc, #160]	; (8008248 <vTaskSwitchContext+0xa8>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d003      	beq.n	80081b6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80081ae:	4b27      	ldr	r3, [pc, #156]	; (800824c <vTaskSwitchContext+0xac>)
 80081b0:	2201      	movs	r2, #1
 80081b2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80081b4:	e041      	b.n	800823a <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 80081b6:	4b25      	ldr	r3, [pc, #148]	; (800824c <vTaskSwitchContext+0xac>)
 80081b8:	2200      	movs	r2, #0
 80081ba:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80081bc:	4b24      	ldr	r3, [pc, #144]	; (8008250 <vTaskSwitchContext+0xb0>)
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	60fb      	str	r3, [r7, #12]
 80081c2:	e010      	b.n	80081e6 <vTaskSwitchContext+0x46>
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d10a      	bne.n	80081e0 <vTaskSwitchContext+0x40>
	__asm volatile
 80081ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081ce:	f383 8811 	msr	BASEPRI, r3
 80081d2:	f3bf 8f6f 	isb	sy
 80081d6:	f3bf 8f4f 	dsb	sy
 80081da:	607b      	str	r3, [r7, #4]
}
 80081dc:	bf00      	nop
 80081de:	e7fe      	b.n	80081de <vTaskSwitchContext+0x3e>
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	3b01      	subs	r3, #1
 80081e4:	60fb      	str	r3, [r7, #12]
 80081e6:	491b      	ldr	r1, [pc, #108]	; (8008254 <vTaskSwitchContext+0xb4>)
 80081e8:	68fa      	ldr	r2, [r7, #12]
 80081ea:	4613      	mov	r3, r2
 80081ec:	009b      	lsls	r3, r3, #2
 80081ee:	4413      	add	r3, r2
 80081f0:	009b      	lsls	r3, r3, #2
 80081f2:	440b      	add	r3, r1
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d0e4      	beq.n	80081c4 <vTaskSwitchContext+0x24>
 80081fa:	68fa      	ldr	r2, [r7, #12]
 80081fc:	4613      	mov	r3, r2
 80081fe:	009b      	lsls	r3, r3, #2
 8008200:	4413      	add	r3, r2
 8008202:	009b      	lsls	r3, r3, #2
 8008204:	4a13      	ldr	r2, [pc, #76]	; (8008254 <vTaskSwitchContext+0xb4>)
 8008206:	4413      	add	r3, r2
 8008208:	60bb      	str	r3, [r7, #8]
 800820a:	68bb      	ldr	r3, [r7, #8]
 800820c:	685b      	ldr	r3, [r3, #4]
 800820e:	685a      	ldr	r2, [r3, #4]
 8008210:	68bb      	ldr	r3, [r7, #8]
 8008212:	605a      	str	r2, [r3, #4]
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	685a      	ldr	r2, [r3, #4]
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	3308      	adds	r3, #8
 800821c:	429a      	cmp	r2, r3
 800821e:	d104      	bne.n	800822a <vTaskSwitchContext+0x8a>
 8008220:	68bb      	ldr	r3, [r7, #8]
 8008222:	685b      	ldr	r3, [r3, #4]
 8008224:	685a      	ldr	r2, [r3, #4]
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	605a      	str	r2, [r3, #4]
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	685b      	ldr	r3, [r3, #4]
 800822e:	68db      	ldr	r3, [r3, #12]
 8008230:	4a09      	ldr	r2, [pc, #36]	; (8008258 <vTaskSwitchContext+0xb8>)
 8008232:	6013      	str	r3, [r2, #0]
 8008234:	4a06      	ldr	r2, [pc, #24]	; (8008250 <vTaskSwitchContext+0xb0>)
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	6013      	str	r3, [r2, #0]
}
 800823a:	bf00      	nop
 800823c:	3714      	adds	r7, #20
 800823e:	46bd      	mov	sp, r7
 8008240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008244:	4770      	bx	lr
 8008246:	bf00      	nop
 8008248:	20004ad8 	.word	0x20004ad8
 800824c:	20004ac4 	.word	0x20004ac4
 8008250:	20004ab8 	.word	0x20004ab8
 8008254:	200045e0 	.word	0x200045e0
 8008258:	200045dc 	.word	0x200045dc

0800825c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800825c:	b580      	push	{r7, lr}
 800825e:	b084      	sub	sp, #16
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
 8008264:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d10a      	bne.n	8008282 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800826c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008270:	f383 8811 	msr	BASEPRI, r3
 8008274:	f3bf 8f6f 	isb	sy
 8008278:	f3bf 8f4f 	dsb	sy
 800827c:	60fb      	str	r3, [r7, #12]
}
 800827e:	bf00      	nop
 8008280:	e7fe      	b.n	8008280 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008282:	4b07      	ldr	r3, [pc, #28]	; (80082a0 <vTaskPlaceOnEventList+0x44>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	3318      	adds	r3, #24
 8008288:	4619      	mov	r1, r3
 800828a:	6878      	ldr	r0, [r7, #4]
 800828c:	f7fe fbb7 	bl	80069fe <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008290:	2101      	movs	r1, #1
 8008292:	6838      	ldr	r0, [r7, #0]
 8008294:	f000 fa7c 	bl	8008790 <prvAddCurrentTaskToDelayedList>
}
 8008298:	bf00      	nop
 800829a:	3710      	adds	r7, #16
 800829c:	46bd      	mov	sp, r7
 800829e:	bd80      	pop	{r7, pc}
 80082a0:	200045dc 	.word	0x200045dc

080082a4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b086      	sub	sp, #24
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	60f8      	str	r0, [r7, #12]
 80082ac:	60b9      	str	r1, [r7, #8]
 80082ae:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d10a      	bne.n	80082cc <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 80082b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80082ba:	f383 8811 	msr	BASEPRI, r3
 80082be:	f3bf 8f6f 	isb	sy
 80082c2:	f3bf 8f4f 	dsb	sy
 80082c6:	617b      	str	r3, [r7, #20]
}
 80082c8:	bf00      	nop
 80082ca:	e7fe      	b.n	80082ca <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80082cc:	4b0a      	ldr	r3, [pc, #40]	; (80082f8 <vTaskPlaceOnEventListRestricted+0x54>)
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	3318      	adds	r3, #24
 80082d2:	4619      	mov	r1, r3
 80082d4:	68f8      	ldr	r0, [r7, #12]
 80082d6:	f7fe fb6e 	bl	80069b6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d002      	beq.n	80082e6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80082e0:	f04f 33ff 	mov.w	r3, #4294967295
 80082e4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80082e6:	6879      	ldr	r1, [r7, #4]
 80082e8:	68b8      	ldr	r0, [r7, #8]
 80082ea:	f000 fa51 	bl	8008790 <prvAddCurrentTaskToDelayedList>
	}
 80082ee:	bf00      	nop
 80082f0:	3718      	adds	r7, #24
 80082f2:	46bd      	mov	sp, r7
 80082f4:	bd80      	pop	{r7, pc}
 80082f6:	bf00      	nop
 80082f8:	200045dc 	.word	0x200045dc

080082fc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b086      	sub	sp, #24
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	68db      	ldr	r3, [r3, #12]
 8008308:	68db      	ldr	r3, [r3, #12]
 800830a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800830c:	693b      	ldr	r3, [r7, #16]
 800830e:	2b00      	cmp	r3, #0
 8008310:	d10a      	bne.n	8008328 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8008312:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008316:	f383 8811 	msr	BASEPRI, r3
 800831a:	f3bf 8f6f 	isb	sy
 800831e:	f3bf 8f4f 	dsb	sy
 8008322:	60fb      	str	r3, [r7, #12]
}
 8008324:	bf00      	nop
 8008326:	e7fe      	b.n	8008326 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008328:	693b      	ldr	r3, [r7, #16]
 800832a:	3318      	adds	r3, #24
 800832c:	4618      	mov	r0, r3
 800832e:	f7fe fb9f 	bl	8006a70 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008332:	4b1e      	ldr	r3, [pc, #120]	; (80083ac <xTaskRemoveFromEventList+0xb0>)
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	2b00      	cmp	r3, #0
 8008338:	d11d      	bne.n	8008376 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800833a:	693b      	ldr	r3, [r7, #16]
 800833c:	3304      	adds	r3, #4
 800833e:	4618      	mov	r0, r3
 8008340:	f7fe fb96 	bl	8006a70 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008344:	693b      	ldr	r3, [r7, #16]
 8008346:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008348:	4b19      	ldr	r3, [pc, #100]	; (80083b0 <xTaskRemoveFromEventList+0xb4>)
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	429a      	cmp	r2, r3
 800834e:	d903      	bls.n	8008358 <xTaskRemoveFromEventList+0x5c>
 8008350:	693b      	ldr	r3, [r7, #16]
 8008352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008354:	4a16      	ldr	r2, [pc, #88]	; (80083b0 <xTaskRemoveFromEventList+0xb4>)
 8008356:	6013      	str	r3, [r2, #0]
 8008358:	693b      	ldr	r3, [r7, #16]
 800835a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800835c:	4613      	mov	r3, r2
 800835e:	009b      	lsls	r3, r3, #2
 8008360:	4413      	add	r3, r2
 8008362:	009b      	lsls	r3, r3, #2
 8008364:	4a13      	ldr	r2, [pc, #76]	; (80083b4 <xTaskRemoveFromEventList+0xb8>)
 8008366:	441a      	add	r2, r3
 8008368:	693b      	ldr	r3, [r7, #16]
 800836a:	3304      	adds	r3, #4
 800836c:	4619      	mov	r1, r3
 800836e:	4610      	mov	r0, r2
 8008370:	f7fe fb21 	bl	80069b6 <vListInsertEnd>
 8008374:	e005      	b.n	8008382 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008376:	693b      	ldr	r3, [r7, #16]
 8008378:	3318      	adds	r3, #24
 800837a:	4619      	mov	r1, r3
 800837c:	480e      	ldr	r0, [pc, #56]	; (80083b8 <xTaskRemoveFromEventList+0xbc>)
 800837e:	f7fe fb1a 	bl	80069b6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008382:	693b      	ldr	r3, [r7, #16]
 8008384:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008386:	4b0d      	ldr	r3, [pc, #52]	; (80083bc <xTaskRemoveFromEventList+0xc0>)
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800838c:	429a      	cmp	r2, r3
 800838e:	d905      	bls.n	800839c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008390:	2301      	movs	r3, #1
 8008392:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008394:	4b0a      	ldr	r3, [pc, #40]	; (80083c0 <xTaskRemoveFromEventList+0xc4>)
 8008396:	2201      	movs	r2, #1
 8008398:	601a      	str	r2, [r3, #0]
 800839a:	e001      	b.n	80083a0 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800839c:	2300      	movs	r3, #0
 800839e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80083a0:	697b      	ldr	r3, [r7, #20]
}
 80083a2:	4618      	mov	r0, r3
 80083a4:	3718      	adds	r7, #24
 80083a6:	46bd      	mov	sp, r7
 80083a8:	bd80      	pop	{r7, pc}
 80083aa:	bf00      	nop
 80083ac:	20004ad8 	.word	0x20004ad8
 80083b0:	20004ab8 	.word	0x20004ab8
 80083b4:	200045e0 	.word	0x200045e0
 80083b8:	20004a70 	.word	0x20004a70
 80083bc:	200045dc 	.word	0x200045dc
 80083c0:	20004ac4 	.word	0x20004ac4

080083c4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80083c4:	b480      	push	{r7}
 80083c6:	b083      	sub	sp, #12
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80083cc:	4b06      	ldr	r3, [pc, #24]	; (80083e8 <vTaskInternalSetTimeOutState+0x24>)
 80083ce:	681a      	ldr	r2, [r3, #0]
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80083d4:	4b05      	ldr	r3, [pc, #20]	; (80083ec <vTaskInternalSetTimeOutState+0x28>)
 80083d6:	681a      	ldr	r2, [r3, #0]
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	605a      	str	r2, [r3, #4]
}
 80083dc:	bf00      	nop
 80083de:	370c      	adds	r7, #12
 80083e0:	46bd      	mov	sp, r7
 80083e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e6:	4770      	bx	lr
 80083e8:	20004ac8 	.word	0x20004ac8
 80083ec:	20004ab4 	.word	0x20004ab4

080083f0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b088      	sub	sp, #32
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
 80083f8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d10a      	bne.n	8008416 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008404:	f383 8811 	msr	BASEPRI, r3
 8008408:	f3bf 8f6f 	isb	sy
 800840c:	f3bf 8f4f 	dsb	sy
 8008410:	613b      	str	r3, [r7, #16]
}
 8008412:	bf00      	nop
 8008414:	e7fe      	b.n	8008414 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008416:	683b      	ldr	r3, [r7, #0]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d10a      	bne.n	8008432 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800841c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008420:	f383 8811 	msr	BASEPRI, r3
 8008424:	f3bf 8f6f 	isb	sy
 8008428:	f3bf 8f4f 	dsb	sy
 800842c:	60fb      	str	r3, [r7, #12]
}
 800842e:	bf00      	nop
 8008430:	e7fe      	b.n	8008430 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8008432:	f7fe fc77 	bl	8006d24 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008436:	4b1d      	ldr	r3, [pc, #116]	; (80084ac <xTaskCheckForTimeOut+0xbc>)
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	685b      	ldr	r3, [r3, #4]
 8008440:	69ba      	ldr	r2, [r7, #24]
 8008442:	1ad3      	subs	r3, r2, r3
 8008444:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800844e:	d102      	bne.n	8008456 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008450:	2300      	movs	r3, #0
 8008452:	61fb      	str	r3, [r7, #28]
 8008454:	e023      	b.n	800849e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681a      	ldr	r2, [r3, #0]
 800845a:	4b15      	ldr	r3, [pc, #84]	; (80084b0 <xTaskCheckForTimeOut+0xc0>)
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	429a      	cmp	r2, r3
 8008460:	d007      	beq.n	8008472 <xTaskCheckForTimeOut+0x82>
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	685b      	ldr	r3, [r3, #4]
 8008466:	69ba      	ldr	r2, [r7, #24]
 8008468:	429a      	cmp	r2, r3
 800846a:	d302      	bcc.n	8008472 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800846c:	2301      	movs	r3, #1
 800846e:	61fb      	str	r3, [r7, #28]
 8008470:	e015      	b.n	800849e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008472:	683b      	ldr	r3, [r7, #0]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	697a      	ldr	r2, [r7, #20]
 8008478:	429a      	cmp	r2, r3
 800847a:	d20b      	bcs.n	8008494 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	681a      	ldr	r2, [r3, #0]
 8008480:	697b      	ldr	r3, [r7, #20]
 8008482:	1ad2      	subs	r2, r2, r3
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008488:	6878      	ldr	r0, [r7, #4]
 800848a:	f7ff ff9b 	bl	80083c4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800848e:	2300      	movs	r3, #0
 8008490:	61fb      	str	r3, [r7, #28]
 8008492:	e004      	b.n	800849e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	2200      	movs	r2, #0
 8008498:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800849a:	2301      	movs	r3, #1
 800849c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800849e:	f7fe fc71 	bl	8006d84 <vPortExitCritical>

	return xReturn;
 80084a2:	69fb      	ldr	r3, [r7, #28]
}
 80084a4:	4618      	mov	r0, r3
 80084a6:	3720      	adds	r7, #32
 80084a8:	46bd      	mov	sp, r7
 80084aa:	bd80      	pop	{r7, pc}
 80084ac:	20004ab4 	.word	0x20004ab4
 80084b0:	20004ac8 	.word	0x20004ac8

080084b4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80084b4:	b480      	push	{r7}
 80084b6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80084b8:	4b03      	ldr	r3, [pc, #12]	; (80084c8 <vTaskMissedYield+0x14>)
 80084ba:	2201      	movs	r2, #1
 80084bc:	601a      	str	r2, [r3, #0]
}
 80084be:	bf00      	nop
 80084c0:	46bd      	mov	sp, r7
 80084c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c6:	4770      	bx	lr
 80084c8:	20004ac4 	.word	0x20004ac4

080084cc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80084cc:	b580      	push	{r7, lr}
 80084ce:	b082      	sub	sp, #8
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80084d4:	f000 f852 	bl	800857c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80084d8:	4b06      	ldr	r3, [pc, #24]	; (80084f4 <prvIdleTask+0x28>)
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	2b01      	cmp	r3, #1
 80084de:	d9f9      	bls.n	80084d4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80084e0:	4b05      	ldr	r3, [pc, #20]	; (80084f8 <prvIdleTask+0x2c>)
 80084e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80084e6:	601a      	str	r2, [r3, #0]
 80084e8:	f3bf 8f4f 	dsb	sy
 80084ec:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80084f0:	e7f0      	b.n	80084d4 <prvIdleTask+0x8>
 80084f2:	bf00      	nop
 80084f4:	200045e0 	.word	0x200045e0
 80084f8:	e000ed04 	.word	0xe000ed04

080084fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b082      	sub	sp, #8
 8008500:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008502:	2300      	movs	r3, #0
 8008504:	607b      	str	r3, [r7, #4]
 8008506:	e00c      	b.n	8008522 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008508:	687a      	ldr	r2, [r7, #4]
 800850a:	4613      	mov	r3, r2
 800850c:	009b      	lsls	r3, r3, #2
 800850e:	4413      	add	r3, r2
 8008510:	009b      	lsls	r3, r3, #2
 8008512:	4a12      	ldr	r2, [pc, #72]	; (800855c <prvInitialiseTaskLists+0x60>)
 8008514:	4413      	add	r3, r2
 8008516:	4618      	mov	r0, r3
 8008518:	f7fe fa20 	bl	800695c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	3301      	adds	r3, #1
 8008520:	607b      	str	r3, [r7, #4]
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2b37      	cmp	r3, #55	; 0x37
 8008526:	d9ef      	bls.n	8008508 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008528:	480d      	ldr	r0, [pc, #52]	; (8008560 <prvInitialiseTaskLists+0x64>)
 800852a:	f7fe fa17 	bl	800695c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800852e:	480d      	ldr	r0, [pc, #52]	; (8008564 <prvInitialiseTaskLists+0x68>)
 8008530:	f7fe fa14 	bl	800695c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008534:	480c      	ldr	r0, [pc, #48]	; (8008568 <prvInitialiseTaskLists+0x6c>)
 8008536:	f7fe fa11 	bl	800695c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800853a:	480c      	ldr	r0, [pc, #48]	; (800856c <prvInitialiseTaskLists+0x70>)
 800853c:	f7fe fa0e 	bl	800695c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008540:	480b      	ldr	r0, [pc, #44]	; (8008570 <prvInitialiseTaskLists+0x74>)
 8008542:	f7fe fa0b 	bl	800695c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008546:	4b0b      	ldr	r3, [pc, #44]	; (8008574 <prvInitialiseTaskLists+0x78>)
 8008548:	4a05      	ldr	r2, [pc, #20]	; (8008560 <prvInitialiseTaskLists+0x64>)
 800854a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800854c:	4b0a      	ldr	r3, [pc, #40]	; (8008578 <prvInitialiseTaskLists+0x7c>)
 800854e:	4a05      	ldr	r2, [pc, #20]	; (8008564 <prvInitialiseTaskLists+0x68>)
 8008550:	601a      	str	r2, [r3, #0]
}
 8008552:	bf00      	nop
 8008554:	3708      	adds	r7, #8
 8008556:	46bd      	mov	sp, r7
 8008558:	bd80      	pop	{r7, pc}
 800855a:	bf00      	nop
 800855c:	200045e0 	.word	0x200045e0
 8008560:	20004a40 	.word	0x20004a40
 8008564:	20004a54 	.word	0x20004a54
 8008568:	20004a70 	.word	0x20004a70
 800856c:	20004a84 	.word	0x20004a84
 8008570:	20004a9c 	.word	0x20004a9c
 8008574:	20004a68 	.word	0x20004a68
 8008578:	20004a6c 	.word	0x20004a6c

0800857c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b082      	sub	sp, #8
 8008580:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008582:	e019      	b.n	80085b8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008584:	f7fe fbce 	bl	8006d24 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008588:	4b10      	ldr	r3, [pc, #64]	; (80085cc <prvCheckTasksWaitingTermination+0x50>)
 800858a:	68db      	ldr	r3, [r3, #12]
 800858c:	68db      	ldr	r3, [r3, #12]
 800858e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	3304      	adds	r3, #4
 8008594:	4618      	mov	r0, r3
 8008596:	f7fe fa6b 	bl	8006a70 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800859a:	4b0d      	ldr	r3, [pc, #52]	; (80085d0 <prvCheckTasksWaitingTermination+0x54>)
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	3b01      	subs	r3, #1
 80085a0:	4a0b      	ldr	r2, [pc, #44]	; (80085d0 <prvCheckTasksWaitingTermination+0x54>)
 80085a2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80085a4:	4b0b      	ldr	r3, [pc, #44]	; (80085d4 <prvCheckTasksWaitingTermination+0x58>)
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	3b01      	subs	r3, #1
 80085aa:	4a0a      	ldr	r2, [pc, #40]	; (80085d4 <prvCheckTasksWaitingTermination+0x58>)
 80085ac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80085ae:	f7fe fbe9 	bl	8006d84 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80085b2:	6878      	ldr	r0, [r7, #4]
 80085b4:	f000 f810 	bl	80085d8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80085b8:	4b06      	ldr	r3, [pc, #24]	; (80085d4 <prvCheckTasksWaitingTermination+0x58>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d1e1      	bne.n	8008584 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80085c0:	bf00      	nop
 80085c2:	bf00      	nop
 80085c4:	3708      	adds	r7, #8
 80085c6:	46bd      	mov	sp, r7
 80085c8:	bd80      	pop	{r7, pc}
 80085ca:	bf00      	nop
 80085cc:	20004a84 	.word	0x20004a84
 80085d0:	20004ab0 	.word	0x20004ab0
 80085d4:	20004a98 	.word	0x20004a98

080085d8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b084      	sub	sp, #16
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d108      	bne.n	80085fc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085ee:	4618      	mov	r0, r3
 80085f0:	f7fe f896 	bl	8006720 <vPortFree>
				vPortFree( pxTCB );
 80085f4:	6878      	ldr	r0, [r7, #4]
 80085f6:	f7fe f893 	bl	8006720 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80085fa:	e018      	b.n	800862e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008602:	2b01      	cmp	r3, #1
 8008604:	d103      	bne.n	800860e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008606:	6878      	ldr	r0, [r7, #4]
 8008608:	f7fe f88a 	bl	8006720 <vPortFree>
	}
 800860c:	e00f      	b.n	800862e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008614:	2b02      	cmp	r3, #2
 8008616:	d00a      	beq.n	800862e <prvDeleteTCB+0x56>
	__asm volatile
 8008618:	f04f 0350 	mov.w	r3, #80	; 0x50
 800861c:	f383 8811 	msr	BASEPRI, r3
 8008620:	f3bf 8f6f 	isb	sy
 8008624:	f3bf 8f4f 	dsb	sy
 8008628:	60fb      	str	r3, [r7, #12]
}
 800862a:	bf00      	nop
 800862c:	e7fe      	b.n	800862c <prvDeleteTCB+0x54>
	}
 800862e:	bf00      	nop
 8008630:	3710      	adds	r7, #16
 8008632:	46bd      	mov	sp, r7
 8008634:	bd80      	pop	{r7, pc}
	...

08008638 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008638:	b480      	push	{r7}
 800863a:	b083      	sub	sp, #12
 800863c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800863e:	4b0c      	ldr	r3, [pc, #48]	; (8008670 <prvResetNextTaskUnblockTime+0x38>)
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d104      	bne.n	8008652 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008648:	4b0a      	ldr	r3, [pc, #40]	; (8008674 <prvResetNextTaskUnblockTime+0x3c>)
 800864a:	f04f 32ff 	mov.w	r2, #4294967295
 800864e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008650:	e008      	b.n	8008664 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008652:	4b07      	ldr	r3, [pc, #28]	; (8008670 <prvResetNextTaskUnblockTime+0x38>)
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	68db      	ldr	r3, [r3, #12]
 8008658:	68db      	ldr	r3, [r3, #12]
 800865a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	685b      	ldr	r3, [r3, #4]
 8008660:	4a04      	ldr	r2, [pc, #16]	; (8008674 <prvResetNextTaskUnblockTime+0x3c>)
 8008662:	6013      	str	r3, [r2, #0]
}
 8008664:	bf00      	nop
 8008666:	370c      	adds	r7, #12
 8008668:	46bd      	mov	sp, r7
 800866a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866e:	4770      	bx	lr
 8008670:	20004a68 	.word	0x20004a68
 8008674:	20004ad0 	.word	0x20004ad0

08008678 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008678:	b480      	push	{r7}
 800867a:	b083      	sub	sp, #12
 800867c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800867e:	4b0b      	ldr	r3, [pc, #44]	; (80086ac <xTaskGetSchedulerState+0x34>)
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d102      	bne.n	800868c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008686:	2301      	movs	r3, #1
 8008688:	607b      	str	r3, [r7, #4]
 800868a:	e008      	b.n	800869e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800868c:	4b08      	ldr	r3, [pc, #32]	; (80086b0 <xTaskGetSchedulerState+0x38>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d102      	bne.n	800869a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008694:	2302      	movs	r3, #2
 8008696:	607b      	str	r3, [r7, #4]
 8008698:	e001      	b.n	800869e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800869a:	2300      	movs	r3, #0
 800869c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800869e:	687b      	ldr	r3, [r7, #4]
	}
 80086a0:	4618      	mov	r0, r3
 80086a2:	370c      	adds	r7, #12
 80086a4:	46bd      	mov	sp, r7
 80086a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086aa:	4770      	bx	lr
 80086ac:	20004abc 	.word	0x20004abc
 80086b0:	20004ad8 	.word	0x20004ad8

080086b4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b086      	sub	sp, #24
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80086c0:	2300      	movs	r3, #0
 80086c2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d056      	beq.n	8008778 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80086ca:	4b2e      	ldr	r3, [pc, #184]	; (8008784 <xTaskPriorityDisinherit+0xd0>)
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	693a      	ldr	r2, [r7, #16]
 80086d0:	429a      	cmp	r2, r3
 80086d2:	d00a      	beq.n	80086ea <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80086d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086d8:	f383 8811 	msr	BASEPRI, r3
 80086dc:	f3bf 8f6f 	isb	sy
 80086e0:	f3bf 8f4f 	dsb	sy
 80086e4:	60fb      	str	r3, [r7, #12]
}
 80086e6:	bf00      	nop
 80086e8:	e7fe      	b.n	80086e8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80086ea:	693b      	ldr	r3, [r7, #16]
 80086ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d10a      	bne.n	8008708 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80086f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086f6:	f383 8811 	msr	BASEPRI, r3
 80086fa:	f3bf 8f6f 	isb	sy
 80086fe:	f3bf 8f4f 	dsb	sy
 8008702:	60bb      	str	r3, [r7, #8]
}
 8008704:	bf00      	nop
 8008706:	e7fe      	b.n	8008706 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8008708:	693b      	ldr	r3, [r7, #16]
 800870a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800870c:	1e5a      	subs	r2, r3, #1
 800870e:	693b      	ldr	r3, [r7, #16]
 8008710:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008712:	693b      	ldr	r3, [r7, #16]
 8008714:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008716:	693b      	ldr	r3, [r7, #16]
 8008718:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800871a:	429a      	cmp	r2, r3
 800871c:	d02c      	beq.n	8008778 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800871e:	693b      	ldr	r3, [r7, #16]
 8008720:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008722:	2b00      	cmp	r3, #0
 8008724:	d128      	bne.n	8008778 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008726:	693b      	ldr	r3, [r7, #16]
 8008728:	3304      	adds	r3, #4
 800872a:	4618      	mov	r0, r3
 800872c:	f7fe f9a0 	bl	8006a70 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008734:	693b      	ldr	r3, [r7, #16]
 8008736:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008738:	693b      	ldr	r3, [r7, #16]
 800873a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800873c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008740:	693b      	ldr	r3, [r7, #16]
 8008742:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008744:	693b      	ldr	r3, [r7, #16]
 8008746:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008748:	4b0f      	ldr	r3, [pc, #60]	; (8008788 <xTaskPriorityDisinherit+0xd4>)
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	429a      	cmp	r2, r3
 800874e:	d903      	bls.n	8008758 <xTaskPriorityDisinherit+0xa4>
 8008750:	693b      	ldr	r3, [r7, #16]
 8008752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008754:	4a0c      	ldr	r2, [pc, #48]	; (8008788 <xTaskPriorityDisinherit+0xd4>)
 8008756:	6013      	str	r3, [r2, #0]
 8008758:	693b      	ldr	r3, [r7, #16]
 800875a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800875c:	4613      	mov	r3, r2
 800875e:	009b      	lsls	r3, r3, #2
 8008760:	4413      	add	r3, r2
 8008762:	009b      	lsls	r3, r3, #2
 8008764:	4a09      	ldr	r2, [pc, #36]	; (800878c <xTaskPriorityDisinherit+0xd8>)
 8008766:	441a      	add	r2, r3
 8008768:	693b      	ldr	r3, [r7, #16]
 800876a:	3304      	adds	r3, #4
 800876c:	4619      	mov	r1, r3
 800876e:	4610      	mov	r0, r2
 8008770:	f7fe f921 	bl	80069b6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008774:	2301      	movs	r3, #1
 8008776:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008778:	697b      	ldr	r3, [r7, #20]
	}
 800877a:	4618      	mov	r0, r3
 800877c:	3718      	adds	r7, #24
 800877e:	46bd      	mov	sp, r7
 8008780:	bd80      	pop	{r7, pc}
 8008782:	bf00      	nop
 8008784:	200045dc 	.word	0x200045dc
 8008788:	20004ab8 	.word	0x20004ab8
 800878c:	200045e0 	.word	0x200045e0

08008790 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008790:	b580      	push	{r7, lr}
 8008792:	b084      	sub	sp, #16
 8008794:	af00      	add	r7, sp, #0
 8008796:	6078      	str	r0, [r7, #4]
 8008798:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800879a:	4b21      	ldr	r3, [pc, #132]	; (8008820 <prvAddCurrentTaskToDelayedList+0x90>)
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80087a0:	4b20      	ldr	r3, [pc, #128]	; (8008824 <prvAddCurrentTaskToDelayedList+0x94>)
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	3304      	adds	r3, #4
 80087a6:	4618      	mov	r0, r3
 80087a8:	f7fe f962 	bl	8006a70 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087b2:	d10a      	bne.n	80087ca <prvAddCurrentTaskToDelayedList+0x3a>
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d007      	beq.n	80087ca <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80087ba:	4b1a      	ldr	r3, [pc, #104]	; (8008824 <prvAddCurrentTaskToDelayedList+0x94>)
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	3304      	adds	r3, #4
 80087c0:	4619      	mov	r1, r3
 80087c2:	4819      	ldr	r0, [pc, #100]	; (8008828 <prvAddCurrentTaskToDelayedList+0x98>)
 80087c4:	f7fe f8f7 	bl	80069b6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80087c8:	e026      	b.n	8008818 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80087ca:	68fa      	ldr	r2, [r7, #12]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	4413      	add	r3, r2
 80087d0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80087d2:	4b14      	ldr	r3, [pc, #80]	; (8008824 <prvAddCurrentTaskToDelayedList+0x94>)
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	68ba      	ldr	r2, [r7, #8]
 80087d8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80087da:	68ba      	ldr	r2, [r7, #8]
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	429a      	cmp	r2, r3
 80087e0:	d209      	bcs.n	80087f6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80087e2:	4b12      	ldr	r3, [pc, #72]	; (800882c <prvAddCurrentTaskToDelayedList+0x9c>)
 80087e4:	681a      	ldr	r2, [r3, #0]
 80087e6:	4b0f      	ldr	r3, [pc, #60]	; (8008824 <prvAddCurrentTaskToDelayedList+0x94>)
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	3304      	adds	r3, #4
 80087ec:	4619      	mov	r1, r3
 80087ee:	4610      	mov	r0, r2
 80087f0:	f7fe f905 	bl	80069fe <vListInsert>
}
 80087f4:	e010      	b.n	8008818 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80087f6:	4b0e      	ldr	r3, [pc, #56]	; (8008830 <prvAddCurrentTaskToDelayedList+0xa0>)
 80087f8:	681a      	ldr	r2, [r3, #0]
 80087fa:	4b0a      	ldr	r3, [pc, #40]	; (8008824 <prvAddCurrentTaskToDelayedList+0x94>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	3304      	adds	r3, #4
 8008800:	4619      	mov	r1, r3
 8008802:	4610      	mov	r0, r2
 8008804:	f7fe f8fb 	bl	80069fe <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008808:	4b0a      	ldr	r3, [pc, #40]	; (8008834 <prvAddCurrentTaskToDelayedList+0xa4>)
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	68ba      	ldr	r2, [r7, #8]
 800880e:	429a      	cmp	r2, r3
 8008810:	d202      	bcs.n	8008818 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008812:	4a08      	ldr	r2, [pc, #32]	; (8008834 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008814:	68bb      	ldr	r3, [r7, #8]
 8008816:	6013      	str	r3, [r2, #0]
}
 8008818:	bf00      	nop
 800881a:	3710      	adds	r7, #16
 800881c:	46bd      	mov	sp, r7
 800881e:	bd80      	pop	{r7, pc}
 8008820:	20004ab4 	.word	0x20004ab4
 8008824:	200045dc 	.word	0x200045dc
 8008828:	20004a9c 	.word	0x20004a9c
 800882c:	20004a6c 	.word	0x20004a6c
 8008830:	20004a68 	.word	0x20004a68
 8008834:	20004ad0 	.word	0x20004ad0

08008838 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b08a      	sub	sp, #40	; 0x28
 800883c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800883e:	2300      	movs	r3, #0
 8008840:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008842:	f000 fb07 	bl	8008e54 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008846:	4b1c      	ldr	r3, [pc, #112]	; (80088b8 <xTimerCreateTimerTask+0x80>)
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	2b00      	cmp	r3, #0
 800884c:	d021      	beq.n	8008892 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800884e:	2300      	movs	r3, #0
 8008850:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008852:	2300      	movs	r3, #0
 8008854:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008856:	1d3a      	adds	r2, r7, #4
 8008858:	f107 0108 	add.w	r1, r7, #8
 800885c:	f107 030c 	add.w	r3, r7, #12
 8008860:	4618      	mov	r0, r3
 8008862:	f7fd fe77 	bl	8006554 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008866:	6879      	ldr	r1, [r7, #4]
 8008868:	68bb      	ldr	r3, [r7, #8]
 800886a:	68fa      	ldr	r2, [r7, #12]
 800886c:	9202      	str	r2, [sp, #8]
 800886e:	9301      	str	r3, [sp, #4]
 8008870:	2302      	movs	r3, #2
 8008872:	9300      	str	r3, [sp, #0]
 8008874:	2300      	movs	r3, #0
 8008876:	460a      	mov	r2, r1
 8008878:	4910      	ldr	r1, [pc, #64]	; (80088bc <xTimerCreateTimerTask+0x84>)
 800887a:	4811      	ldr	r0, [pc, #68]	; (80088c0 <xTimerCreateTimerTask+0x88>)
 800887c:	f7ff f860 	bl	8007940 <xTaskCreateStatic>
 8008880:	4603      	mov	r3, r0
 8008882:	4a10      	ldr	r2, [pc, #64]	; (80088c4 <xTimerCreateTimerTask+0x8c>)
 8008884:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008886:	4b0f      	ldr	r3, [pc, #60]	; (80088c4 <xTimerCreateTimerTask+0x8c>)
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d001      	beq.n	8008892 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800888e:	2301      	movs	r3, #1
 8008890:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008892:	697b      	ldr	r3, [r7, #20]
 8008894:	2b00      	cmp	r3, #0
 8008896:	d10a      	bne.n	80088ae <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800889c:	f383 8811 	msr	BASEPRI, r3
 80088a0:	f3bf 8f6f 	isb	sy
 80088a4:	f3bf 8f4f 	dsb	sy
 80088a8:	613b      	str	r3, [r7, #16]
}
 80088aa:	bf00      	nop
 80088ac:	e7fe      	b.n	80088ac <xTimerCreateTimerTask+0x74>
	return xReturn;
 80088ae:	697b      	ldr	r3, [r7, #20]
}
 80088b0:	4618      	mov	r0, r3
 80088b2:	3718      	adds	r7, #24
 80088b4:	46bd      	mov	sp, r7
 80088b6:	bd80      	pop	{r7, pc}
 80088b8:	20004b0c 	.word	0x20004b0c
 80088bc:	08009e6c 	.word	0x08009e6c
 80088c0:	080089fd 	.word	0x080089fd
 80088c4:	20004b10 	.word	0x20004b10

080088c8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80088c8:	b580      	push	{r7, lr}
 80088ca:	b08a      	sub	sp, #40	; 0x28
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	60f8      	str	r0, [r7, #12]
 80088d0:	60b9      	str	r1, [r7, #8]
 80088d2:	607a      	str	r2, [r7, #4]
 80088d4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80088d6:	2300      	movs	r3, #0
 80088d8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d10a      	bne.n	80088f6 <xTimerGenericCommand+0x2e>
	__asm volatile
 80088e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088e4:	f383 8811 	msr	BASEPRI, r3
 80088e8:	f3bf 8f6f 	isb	sy
 80088ec:	f3bf 8f4f 	dsb	sy
 80088f0:	623b      	str	r3, [r7, #32]
}
 80088f2:	bf00      	nop
 80088f4:	e7fe      	b.n	80088f4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80088f6:	4b1a      	ldr	r3, [pc, #104]	; (8008960 <xTimerGenericCommand+0x98>)
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d02a      	beq.n	8008954 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80088fe:	68bb      	ldr	r3, [r7, #8]
 8008900:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800890a:	68bb      	ldr	r3, [r7, #8]
 800890c:	2b05      	cmp	r3, #5
 800890e:	dc18      	bgt.n	8008942 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008910:	f7ff feb2 	bl	8008678 <xTaskGetSchedulerState>
 8008914:	4603      	mov	r3, r0
 8008916:	2b02      	cmp	r3, #2
 8008918:	d109      	bne.n	800892e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800891a:	4b11      	ldr	r3, [pc, #68]	; (8008960 <xTimerGenericCommand+0x98>)
 800891c:	6818      	ldr	r0, [r3, #0]
 800891e:	f107 0110 	add.w	r1, r7, #16
 8008922:	2300      	movs	r3, #0
 8008924:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008926:	f7fe fc23 	bl	8007170 <xQueueGenericSend>
 800892a:	6278      	str	r0, [r7, #36]	; 0x24
 800892c:	e012      	b.n	8008954 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800892e:	4b0c      	ldr	r3, [pc, #48]	; (8008960 <xTimerGenericCommand+0x98>)
 8008930:	6818      	ldr	r0, [r3, #0]
 8008932:	f107 0110 	add.w	r1, r7, #16
 8008936:	2300      	movs	r3, #0
 8008938:	2200      	movs	r2, #0
 800893a:	f7fe fc19 	bl	8007170 <xQueueGenericSend>
 800893e:	6278      	str	r0, [r7, #36]	; 0x24
 8008940:	e008      	b.n	8008954 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008942:	4b07      	ldr	r3, [pc, #28]	; (8008960 <xTimerGenericCommand+0x98>)
 8008944:	6818      	ldr	r0, [r3, #0]
 8008946:	f107 0110 	add.w	r1, r7, #16
 800894a:	2300      	movs	r3, #0
 800894c:	683a      	ldr	r2, [r7, #0]
 800894e:	f7fe fd0d 	bl	800736c <xQueueGenericSendFromISR>
 8008952:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008956:	4618      	mov	r0, r3
 8008958:	3728      	adds	r7, #40	; 0x28
 800895a:	46bd      	mov	sp, r7
 800895c:	bd80      	pop	{r7, pc}
 800895e:	bf00      	nop
 8008960:	20004b0c 	.word	0x20004b0c

08008964 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008964:	b580      	push	{r7, lr}
 8008966:	b088      	sub	sp, #32
 8008968:	af02      	add	r7, sp, #8
 800896a:	6078      	str	r0, [r7, #4]
 800896c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800896e:	4b22      	ldr	r3, [pc, #136]	; (80089f8 <prvProcessExpiredTimer+0x94>)
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	68db      	ldr	r3, [r3, #12]
 8008974:	68db      	ldr	r3, [r3, #12]
 8008976:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008978:	697b      	ldr	r3, [r7, #20]
 800897a:	3304      	adds	r3, #4
 800897c:	4618      	mov	r0, r3
 800897e:	f7fe f877 	bl	8006a70 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008982:	697b      	ldr	r3, [r7, #20]
 8008984:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008988:	f003 0304 	and.w	r3, r3, #4
 800898c:	2b00      	cmp	r3, #0
 800898e:	d022      	beq.n	80089d6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008990:	697b      	ldr	r3, [r7, #20]
 8008992:	699a      	ldr	r2, [r3, #24]
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	18d1      	adds	r1, r2, r3
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	683a      	ldr	r2, [r7, #0]
 800899c:	6978      	ldr	r0, [r7, #20]
 800899e:	f000 f8d1 	bl	8008b44 <prvInsertTimerInActiveList>
 80089a2:	4603      	mov	r3, r0
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d01f      	beq.n	80089e8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80089a8:	2300      	movs	r3, #0
 80089aa:	9300      	str	r3, [sp, #0]
 80089ac:	2300      	movs	r3, #0
 80089ae:	687a      	ldr	r2, [r7, #4]
 80089b0:	2100      	movs	r1, #0
 80089b2:	6978      	ldr	r0, [r7, #20]
 80089b4:	f7ff ff88 	bl	80088c8 <xTimerGenericCommand>
 80089b8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80089ba:	693b      	ldr	r3, [r7, #16]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d113      	bne.n	80089e8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80089c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089c4:	f383 8811 	msr	BASEPRI, r3
 80089c8:	f3bf 8f6f 	isb	sy
 80089cc:	f3bf 8f4f 	dsb	sy
 80089d0:	60fb      	str	r3, [r7, #12]
}
 80089d2:	bf00      	nop
 80089d4:	e7fe      	b.n	80089d4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80089d6:	697b      	ldr	r3, [r7, #20]
 80089d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80089dc:	f023 0301 	bic.w	r3, r3, #1
 80089e0:	b2da      	uxtb	r2, r3
 80089e2:	697b      	ldr	r3, [r7, #20]
 80089e4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80089e8:	697b      	ldr	r3, [r7, #20]
 80089ea:	6a1b      	ldr	r3, [r3, #32]
 80089ec:	6978      	ldr	r0, [r7, #20]
 80089ee:	4798      	blx	r3
}
 80089f0:	bf00      	nop
 80089f2:	3718      	adds	r7, #24
 80089f4:	46bd      	mov	sp, r7
 80089f6:	bd80      	pop	{r7, pc}
 80089f8:	20004b04 	.word	0x20004b04

080089fc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b084      	sub	sp, #16
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008a04:	f107 0308 	add.w	r3, r7, #8
 8008a08:	4618      	mov	r0, r3
 8008a0a:	f000 f857 	bl	8008abc <prvGetNextExpireTime>
 8008a0e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008a10:	68bb      	ldr	r3, [r7, #8]
 8008a12:	4619      	mov	r1, r3
 8008a14:	68f8      	ldr	r0, [r7, #12]
 8008a16:	f000 f803 	bl	8008a20 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008a1a:	f000 f8d5 	bl	8008bc8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008a1e:	e7f1      	b.n	8008a04 <prvTimerTask+0x8>

08008a20 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b084      	sub	sp, #16
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
 8008a28:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008a2a:	f7ff fa43 	bl	8007eb4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008a2e:	f107 0308 	add.w	r3, r7, #8
 8008a32:	4618      	mov	r0, r3
 8008a34:	f000 f866 	bl	8008b04 <prvSampleTimeNow>
 8008a38:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008a3a:	68bb      	ldr	r3, [r7, #8]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d130      	bne.n	8008aa2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d10a      	bne.n	8008a5c <prvProcessTimerOrBlockTask+0x3c>
 8008a46:	687a      	ldr	r2, [r7, #4]
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	429a      	cmp	r2, r3
 8008a4c:	d806      	bhi.n	8008a5c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008a4e:	f7ff fa3f 	bl	8007ed0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008a52:	68f9      	ldr	r1, [r7, #12]
 8008a54:	6878      	ldr	r0, [r7, #4]
 8008a56:	f7ff ff85 	bl	8008964 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008a5a:	e024      	b.n	8008aa6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d008      	beq.n	8008a74 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008a62:	4b13      	ldr	r3, [pc, #76]	; (8008ab0 <prvProcessTimerOrBlockTask+0x90>)
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d101      	bne.n	8008a70 <prvProcessTimerOrBlockTask+0x50>
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	e000      	b.n	8008a72 <prvProcessTimerOrBlockTask+0x52>
 8008a70:	2300      	movs	r3, #0
 8008a72:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8008a74:	4b0f      	ldr	r3, [pc, #60]	; (8008ab4 <prvProcessTimerOrBlockTask+0x94>)
 8008a76:	6818      	ldr	r0, [r3, #0]
 8008a78:	687a      	ldr	r2, [r7, #4]
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	1ad3      	subs	r3, r2, r3
 8008a7e:	683a      	ldr	r2, [r7, #0]
 8008a80:	4619      	mov	r1, r3
 8008a82:	f7fe ff29 	bl	80078d8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8008a86:	f7ff fa23 	bl	8007ed0 <xTaskResumeAll>
 8008a8a:	4603      	mov	r3, r0
 8008a8c:	2b00      	cmp	r3, #0
 8008a8e:	d10a      	bne.n	8008aa6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8008a90:	4b09      	ldr	r3, [pc, #36]	; (8008ab8 <prvProcessTimerOrBlockTask+0x98>)
 8008a92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a96:	601a      	str	r2, [r3, #0]
 8008a98:	f3bf 8f4f 	dsb	sy
 8008a9c:	f3bf 8f6f 	isb	sy
}
 8008aa0:	e001      	b.n	8008aa6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8008aa2:	f7ff fa15 	bl	8007ed0 <xTaskResumeAll>
}
 8008aa6:	bf00      	nop
 8008aa8:	3710      	adds	r7, #16
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	bd80      	pop	{r7, pc}
 8008aae:	bf00      	nop
 8008ab0:	20004b08 	.word	0x20004b08
 8008ab4:	20004b0c 	.word	0x20004b0c
 8008ab8:	e000ed04 	.word	0xe000ed04

08008abc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8008abc:	b480      	push	{r7}
 8008abe:	b085      	sub	sp, #20
 8008ac0:	af00      	add	r7, sp, #0
 8008ac2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8008ac4:	4b0e      	ldr	r3, [pc, #56]	; (8008b00 <prvGetNextExpireTime+0x44>)
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d101      	bne.n	8008ad2 <prvGetNextExpireTime+0x16>
 8008ace:	2201      	movs	r2, #1
 8008ad0:	e000      	b.n	8008ad4 <prvGetNextExpireTime+0x18>
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d105      	bne.n	8008aec <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008ae0:	4b07      	ldr	r3, [pc, #28]	; (8008b00 <prvGetNextExpireTime+0x44>)
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	68db      	ldr	r3, [r3, #12]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	60fb      	str	r3, [r7, #12]
 8008aea:	e001      	b.n	8008af0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008aec:	2300      	movs	r3, #0
 8008aee:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008af0:	68fb      	ldr	r3, [r7, #12]
}
 8008af2:	4618      	mov	r0, r3
 8008af4:	3714      	adds	r7, #20
 8008af6:	46bd      	mov	sp, r7
 8008af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afc:	4770      	bx	lr
 8008afe:	bf00      	nop
 8008b00:	20004b04 	.word	0x20004b04

08008b04 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b084      	sub	sp, #16
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008b0c:	f7ff fa7e 	bl	800800c <xTaskGetTickCount>
 8008b10:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008b12:	4b0b      	ldr	r3, [pc, #44]	; (8008b40 <prvSampleTimeNow+0x3c>)
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	68fa      	ldr	r2, [r7, #12]
 8008b18:	429a      	cmp	r2, r3
 8008b1a:	d205      	bcs.n	8008b28 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008b1c:	f000 f936 	bl	8008d8c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	2201      	movs	r2, #1
 8008b24:	601a      	str	r2, [r3, #0]
 8008b26:	e002      	b.n	8008b2e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008b2e:	4a04      	ldr	r2, [pc, #16]	; (8008b40 <prvSampleTimeNow+0x3c>)
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008b34:	68fb      	ldr	r3, [r7, #12]
}
 8008b36:	4618      	mov	r0, r3
 8008b38:	3710      	adds	r7, #16
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	bd80      	pop	{r7, pc}
 8008b3e:	bf00      	nop
 8008b40:	20004b14 	.word	0x20004b14

08008b44 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b086      	sub	sp, #24
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	60f8      	str	r0, [r7, #12]
 8008b4c:	60b9      	str	r1, [r7, #8]
 8008b4e:	607a      	str	r2, [r7, #4]
 8008b50:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008b52:	2300      	movs	r3, #0
 8008b54:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	68ba      	ldr	r2, [r7, #8]
 8008b5a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	68fa      	ldr	r2, [r7, #12]
 8008b60:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008b62:	68ba      	ldr	r2, [r7, #8]
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	429a      	cmp	r2, r3
 8008b68:	d812      	bhi.n	8008b90 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b6a:	687a      	ldr	r2, [r7, #4]
 8008b6c:	683b      	ldr	r3, [r7, #0]
 8008b6e:	1ad2      	subs	r2, r2, r3
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	699b      	ldr	r3, [r3, #24]
 8008b74:	429a      	cmp	r2, r3
 8008b76:	d302      	bcc.n	8008b7e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8008b78:	2301      	movs	r3, #1
 8008b7a:	617b      	str	r3, [r7, #20]
 8008b7c:	e01b      	b.n	8008bb6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8008b7e:	4b10      	ldr	r3, [pc, #64]	; (8008bc0 <prvInsertTimerInActiveList+0x7c>)
 8008b80:	681a      	ldr	r2, [r3, #0]
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	3304      	adds	r3, #4
 8008b86:	4619      	mov	r1, r3
 8008b88:	4610      	mov	r0, r2
 8008b8a:	f7fd ff38 	bl	80069fe <vListInsert>
 8008b8e:	e012      	b.n	8008bb6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008b90:	687a      	ldr	r2, [r7, #4]
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	429a      	cmp	r2, r3
 8008b96:	d206      	bcs.n	8008ba6 <prvInsertTimerInActiveList+0x62>
 8008b98:	68ba      	ldr	r2, [r7, #8]
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	429a      	cmp	r2, r3
 8008b9e:	d302      	bcc.n	8008ba6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008ba0:	2301      	movs	r3, #1
 8008ba2:	617b      	str	r3, [r7, #20]
 8008ba4:	e007      	b.n	8008bb6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008ba6:	4b07      	ldr	r3, [pc, #28]	; (8008bc4 <prvInsertTimerInActiveList+0x80>)
 8008ba8:	681a      	ldr	r2, [r3, #0]
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	3304      	adds	r3, #4
 8008bae:	4619      	mov	r1, r3
 8008bb0:	4610      	mov	r0, r2
 8008bb2:	f7fd ff24 	bl	80069fe <vListInsert>
		}
	}

	return xProcessTimerNow;
 8008bb6:	697b      	ldr	r3, [r7, #20]
}
 8008bb8:	4618      	mov	r0, r3
 8008bba:	3718      	adds	r7, #24
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	bd80      	pop	{r7, pc}
 8008bc0:	20004b08 	.word	0x20004b08
 8008bc4:	20004b04 	.word	0x20004b04

08008bc8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b08e      	sub	sp, #56	; 0x38
 8008bcc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008bce:	e0ca      	b.n	8008d66 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	da18      	bge.n	8008c08 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008bd6:	1d3b      	adds	r3, r7, #4
 8008bd8:	3304      	adds	r3, #4
 8008bda:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008bdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d10a      	bne.n	8008bf8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8008be2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008be6:	f383 8811 	msr	BASEPRI, r3
 8008bea:	f3bf 8f6f 	isb	sy
 8008bee:	f3bf 8f4f 	dsb	sy
 8008bf2:	61fb      	str	r3, [r7, #28]
}
 8008bf4:	bf00      	nop
 8008bf6:	e7fe      	b.n	8008bf6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008bf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008bfe:	6850      	ldr	r0, [r2, #4]
 8008c00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c02:	6892      	ldr	r2, [r2, #8]
 8008c04:	4611      	mov	r1, r2
 8008c06:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	f2c0 80aa 	blt.w	8008d64 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c16:	695b      	ldr	r3, [r3, #20]
 8008c18:	2b00      	cmp	r3, #0
 8008c1a:	d004      	beq.n	8008c26 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008c1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c1e:	3304      	adds	r3, #4
 8008c20:	4618      	mov	r0, r3
 8008c22:	f7fd ff25 	bl	8006a70 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008c26:	463b      	mov	r3, r7
 8008c28:	4618      	mov	r0, r3
 8008c2a:	f7ff ff6b 	bl	8008b04 <prvSampleTimeNow>
 8008c2e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2b09      	cmp	r3, #9
 8008c34:	f200 8097 	bhi.w	8008d66 <prvProcessReceivedCommands+0x19e>
 8008c38:	a201      	add	r2, pc, #4	; (adr r2, 8008c40 <prvProcessReceivedCommands+0x78>)
 8008c3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c3e:	bf00      	nop
 8008c40:	08008c69 	.word	0x08008c69
 8008c44:	08008c69 	.word	0x08008c69
 8008c48:	08008c69 	.word	0x08008c69
 8008c4c:	08008cdd 	.word	0x08008cdd
 8008c50:	08008cf1 	.word	0x08008cf1
 8008c54:	08008d3b 	.word	0x08008d3b
 8008c58:	08008c69 	.word	0x08008c69
 8008c5c:	08008c69 	.word	0x08008c69
 8008c60:	08008cdd 	.word	0x08008cdd
 8008c64:	08008cf1 	.word	0x08008cf1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008c68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c6a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008c6e:	f043 0301 	orr.w	r3, r3, #1
 8008c72:	b2da      	uxtb	r2, r3
 8008c74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c76:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8008c7a:	68ba      	ldr	r2, [r7, #8]
 8008c7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c7e:	699b      	ldr	r3, [r3, #24]
 8008c80:	18d1      	adds	r1, r2, r3
 8008c82:	68bb      	ldr	r3, [r7, #8]
 8008c84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c86:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008c88:	f7ff ff5c 	bl	8008b44 <prvInsertTimerInActiveList>
 8008c8c:	4603      	mov	r3, r0
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d069      	beq.n	8008d66 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c94:	6a1b      	ldr	r3, [r3, #32]
 8008c96:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008c98:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008c9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c9c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008ca0:	f003 0304 	and.w	r3, r3, #4
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d05e      	beq.n	8008d66 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008ca8:	68ba      	ldr	r2, [r7, #8]
 8008caa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cac:	699b      	ldr	r3, [r3, #24]
 8008cae:	441a      	add	r2, r3
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	9300      	str	r3, [sp, #0]
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	2100      	movs	r1, #0
 8008cb8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008cba:	f7ff fe05 	bl	80088c8 <xTimerGenericCommand>
 8008cbe:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008cc0:	6a3b      	ldr	r3, [r7, #32]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d14f      	bne.n	8008d66 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8008cc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cca:	f383 8811 	msr	BASEPRI, r3
 8008cce:	f3bf 8f6f 	isb	sy
 8008cd2:	f3bf 8f4f 	dsb	sy
 8008cd6:	61bb      	str	r3, [r7, #24]
}
 8008cd8:	bf00      	nop
 8008cda:	e7fe      	b.n	8008cda <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cde:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008ce2:	f023 0301 	bic.w	r3, r3, #1
 8008ce6:	b2da      	uxtb	r2, r3
 8008ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cea:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8008cee:	e03a      	b.n	8008d66 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cf2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008cf6:	f043 0301 	orr.w	r3, r3, #1
 8008cfa:	b2da      	uxtb	r2, r3
 8008cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cfe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008d02:	68ba      	ldr	r2, [r7, #8]
 8008d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d06:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008d08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d0a:	699b      	ldr	r3, [r3, #24]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d10a      	bne.n	8008d26 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8008d10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d14:	f383 8811 	msr	BASEPRI, r3
 8008d18:	f3bf 8f6f 	isb	sy
 8008d1c:	f3bf 8f4f 	dsb	sy
 8008d20:	617b      	str	r3, [r7, #20]
}
 8008d22:	bf00      	nop
 8008d24:	e7fe      	b.n	8008d24 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008d26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d28:	699a      	ldr	r2, [r3, #24]
 8008d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d2c:	18d1      	adds	r1, r2, r3
 8008d2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008d34:	f7ff ff06 	bl	8008b44 <prvInsertTimerInActiveList>
					break;
 8008d38:	e015      	b.n	8008d66 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d3c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008d40:	f003 0302 	and.w	r3, r3, #2
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d103      	bne.n	8008d50 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8008d48:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008d4a:	f7fd fce9 	bl	8006720 <vPortFree>
 8008d4e:	e00a      	b.n	8008d66 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008d50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d52:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008d56:	f023 0301 	bic.w	r3, r3, #1
 8008d5a:	b2da      	uxtb	r2, r3
 8008d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d5e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008d62:	e000      	b.n	8008d66 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8008d64:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008d66:	4b08      	ldr	r3, [pc, #32]	; (8008d88 <prvProcessReceivedCommands+0x1c0>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	1d39      	adds	r1, r7, #4
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	4618      	mov	r0, r3
 8008d70:	f7fe fb98 	bl	80074a4 <xQueueReceive>
 8008d74:	4603      	mov	r3, r0
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	f47f af2a 	bne.w	8008bd0 <prvProcessReceivedCommands+0x8>
	}
}
 8008d7c:	bf00      	nop
 8008d7e:	bf00      	nop
 8008d80:	3730      	adds	r7, #48	; 0x30
 8008d82:	46bd      	mov	sp, r7
 8008d84:	bd80      	pop	{r7, pc}
 8008d86:	bf00      	nop
 8008d88:	20004b0c 	.word	0x20004b0c

08008d8c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b088      	sub	sp, #32
 8008d90:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008d92:	e048      	b.n	8008e26 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008d94:	4b2d      	ldr	r3, [pc, #180]	; (8008e4c <prvSwitchTimerLists+0xc0>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	68db      	ldr	r3, [r3, #12]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d9e:	4b2b      	ldr	r3, [pc, #172]	; (8008e4c <prvSwitchTimerLists+0xc0>)
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	68db      	ldr	r3, [r3, #12]
 8008da4:	68db      	ldr	r3, [r3, #12]
 8008da6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	3304      	adds	r3, #4
 8008dac:	4618      	mov	r0, r3
 8008dae:	f7fd fe5f 	bl	8006a70 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	6a1b      	ldr	r3, [r3, #32]
 8008db6:	68f8      	ldr	r0, [r7, #12]
 8008db8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008dc0:	f003 0304 	and.w	r3, r3, #4
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d02e      	beq.n	8008e26 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	699b      	ldr	r3, [r3, #24]
 8008dcc:	693a      	ldr	r2, [r7, #16]
 8008dce:	4413      	add	r3, r2
 8008dd0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008dd2:	68ba      	ldr	r2, [r7, #8]
 8008dd4:	693b      	ldr	r3, [r7, #16]
 8008dd6:	429a      	cmp	r2, r3
 8008dd8:	d90e      	bls.n	8008df8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	68ba      	ldr	r2, [r7, #8]
 8008dde:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	68fa      	ldr	r2, [r7, #12]
 8008de4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008de6:	4b19      	ldr	r3, [pc, #100]	; (8008e4c <prvSwitchTimerLists+0xc0>)
 8008de8:	681a      	ldr	r2, [r3, #0]
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	3304      	adds	r3, #4
 8008dee:	4619      	mov	r1, r3
 8008df0:	4610      	mov	r0, r2
 8008df2:	f7fd fe04 	bl	80069fe <vListInsert>
 8008df6:	e016      	b.n	8008e26 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008df8:	2300      	movs	r3, #0
 8008dfa:	9300      	str	r3, [sp, #0]
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	693a      	ldr	r2, [r7, #16]
 8008e00:	2100      	movs	r1, #0
 8008e02:	68f8      	ldr	r0, [r7, #12]
 8008e04:	f7ff fd60 	bl	80088c8 <xTimerGenericCommand>
 8008e08:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d10a      	bne.n	8008e26 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8008e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e14:	f383 8811 	msr	BASEPRI, r3
 8008e18:	f3bf 8f6f 	isb	sy
 8008e1c:	f3bf 8f4f 	dsb	sy
 8008e20:	603b      	str	r3, [r7, #0]
}
 8008e22:	bf00      	nop
 8008e24:	e7fe      	b.n	8008e24 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008e26:	4b09      	ldr	r3, [pc, #36]	; (8008e4c <prvSwitchTimerLists+0xc0>)
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d1b1      	bne.n	8008d94 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008e30:	4b06      	ldr	r3, [pc, #24]	; (8008e4c <prvSwitchTimerLists+0xc0>)
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008e36:	4b06      	ldr	r3, [pc, #24]	; (8008e50 <prvSwitchTimerLists+0xc4>)
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	4a04      	ldr	r2, [pc, #16]	; (8008e4c <prvSwitchTimerLists+0xc0>)
 8008e3c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008e3e:	4a04      	ldr	r2, [pc, #16]	; (8008e50 <prvSwitchTimerLists+0xc4>)
 8008e40:	697b      	ldr	r3, [r7, #20]
 8008e42:	6013      	str	r3, [r2, #0]
}
 8008e44:	bf00      	nop
 8008e46:	3718      	adds	r7, #24
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	bd80      	pop	{r7, pc}
 8008e4c:	20004b04 	.word	0x20004b04
 8008e50:	20004b08 	.word	0x20004b08

08008e54 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b082      	sub	sp, #8
 8008e58:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008e5a:	f7fd ff63 	bl	8006d24 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008e5e:	4b15      	ldr	r3, [pc, #84]	; (8008eb4 <prvCheckForValidListAndQueue+0x60>)
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d120      	bne.n	8008ea8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008e66:	4814      	ldr	r0, [pc, #80]	; (8008eb8 <prvCheckForValidListAndQueue+0x64>)
 8008e68:	f7fd fd78 	bl	800695c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008e6c:	4813      	ldr	r0, [pc, #76]	; (8008ebc <prvCheckForValidListAndQueue+0x68>)
 8008e6e:	f7fd fd75 	bl	800695c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008e72:	4b13      	ldr	r3, [pc, #76]	; (8008ec0 <prvCheckForValidListAndQueue+0x6c>)
 8008e74:	4a10      	ldr	r2, [pc, #64]	; (8008eb8 <prvCheckForValidListAndQueue+0x64>)
 8008e76:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008e78:	4b12      	ldr	r3, [pc, #72]	; (8008ec4 <prvCheckForValidListAndQueue+0x70>)
 8008e7a:	4a10      	ldr	r2, [pc, #64]	; (8008ebc <prvCheckForValidListAndQueue+0x68>)
 8008e7c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008e7e:	2300      	movs	r3, #0
 8008e80:	9300      	str	r3, [sp, #0]
 8008e82:	4b11      	ldr	r3, [pc, #68]	; (8008ec8 <prvCheckForValidListAndQueue+0x74>)
 8008e84:	4a11      	ldr	r2, [pc, #68]	; (8008ecc <prvCheckForValidListAndQueue+0x78>)
 8008e86:	2110      	movs	r1, #16
 8008e88:	200a      	movs	r0, #10
 8008e8a:	f7fe f8d5 	bl	8007038 <xQueueGenericCreateStatic>
 8008e8e:	4603      	mov	r3, r0
 8008e90:	4a08      	ldr	r2, [pc, #32]	; (8008eb4 <prvCheckForValidListAndQueue+0x60>)
 8008e92:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008e94:	4b07      	ldr	r3, [pc, #28]	; (8008eb4 <prvCheckForValidListAndQueue+0x60>)
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d005      	beq.n	8008ea8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008e9c:	4b05      	ldr	r3, [pc, #20]	; (8008eb4 <prvCheckForValidListAndQueue+0x60>)
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	490b      	ldr	r1, [pc, #44]	; (8008ed0 <prvCheckForValidListAndQueue+0x7c>)
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	f7fe fcee 	bl	8007884 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008ea8:	f7fd ff6c 	bl	8006d84 <vPortExitCritical>
}
 8008eac:	bf00      	nop
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	bd80      	pop	{r7, pc}
 8008eb2:	bf00      	nop
 8008eb4:	20004b0c 	.word	0x20004b0c
 8008eb8:	20004adc 	.word	0x20004adc
 8008ebc:	20004af0 	.word	0x20004af0
 8008ec0:	20004b04 	.word	0x20004b04
 8008ec4:	20004b08 	.word	0x20004b08
 8008ec8:	20004bb8 	.word	0x20004bb8
 8008ecc:	20004b18 	.word	0x20004b18
 8008ed0:	08009e74 	.word	0x08009e74

08008ed4 <gyroStart>:
#include "i2c.h"


// Enable and configure ICM-20948 gyroscope
// -------------------------------------------------------------------
void gyroStart() {
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	af00      	add	r7, sp, #0
	writeByte(0x07, 0x07); // Write 8'b00000111 to ICM register 7 (PWR_MGMT_2), disable Gyroscope (all axes)
 8008ed8:	2107      	movs	r1, #7
 8008eda:	2007      	movs	r0, #7
 8008edc:	f000 f87c 	bl	8008fd8 <writeByte>
	osDelayUntil(10);
 8008ee0:	200a      	movs	r0, #10
 8008ee2:	f7fd faf0 	bl	80064c6 <osDelayUntil>
	writeByte(0x07, 0x00); // Enable Accelerometer and Gyroscope (all axes)
 8008ee6:	2100      	movs	r1, #0
 8008ee8:	2007      	movs	r0, #7
 8008eea:	f000 f875 	bl	8008fd8 <writeByte>
	osDelayUntil(10);
 8008eee:	200a      	movs	r0, #10
 8008ef0:	f7fd fae9 	bl	80064c6 <osDelayUntil>
}
 8008ef4:	bf00      	nop
 8008ef6:	bd80      	pop	{r7, pc}

08008ef8 <gyroInit>:

void gyroInit() {
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	af00      	add	r7, sp, #0
	writeByte(0x06, 0x00);	// Write 0x00 to ICM register 6 (PWR_MGMT_1), wakes chip from sleep mode,
 8008efc:	2100      	movs	r1, #0
 8008efe:	2006      	movs	r0, #6
 8008f00:	f000 f86a 	bl	8008fd8 <writeByte>
							//turn off low power, Internal 20MHz oscillator
	osDelayUntil(10);
 8008f04:	200a      	movs	r0, #10
 8008f06:	f7fd fade 	bl	80064c6 <osDelayUntil>
	writeByte(0x03, 0x80);	// Enables DMP (Digital Motion Processor) features
 8008f0a:	2180      	movs	r1, #128	; 0x80
 8008f0c:	2003      	movs	r0, #3
 8008f0e:	f000 f863 	bl	8008fd8 <writeByte>
	osDelayUntil(10);
 8008f12:	200a      	movs	r0, #10
 8008f14:	f7fd fad7 	bl	80064c6 <osDelayUntil>
	writeByte(0x07, 0x07);	// Disable Gyroscope (all axes)
 8008f18:	2107      	movs	r1, #7
 8008f1a:	2007      	movs	r0, #7
 8008f1c:	f000 f85c 	bl	8008fd8 <writeByte>
	osDelayUntil(10);
 8008f20:	200a      	movs	r0, #10
 8008f22:	f7fd fad0 	bl	80064c6 <osDelayUntil>
	writeByte(0x06, 0x01);	// Auto select best available clock source
 8008f26:	2101      	movs	r1, #1
 8008f28:	2006      	movs	r0, #6
 8008f2a:	f000 f855 	bl	8008fd8 <writeByte>
	osDelayUntil(10);
 8008f2e:	200a      	movs	r0, #10
 8008f30:	f7fd fac9 	bl	80064c6 <osDelayUntil>
	writeByte(0x7F, 0x20);	// Switch to USER BANK 2
 8008f34:	2120      	movs	r1, #32
 8008f36:	207f      	movs	r0, #127	; 0x7f
 8008f38:	f000 f84e 	bl	8008fd8 <writeByte>
	osDelayUntil(10);
 8008f3c:	200a      	movs	r0, #10
 8008f3e:	f7fd fac2 	bl	80064c6 <osDelayUntil>
	writeByte(0x01, 0x2F);	// Config gyro, enable gyro DLPF, set gyro Full Scale to +-2000dps,
 8008f42:	212f      	movs	r1, #47	; 0x2f
 8008f44:	2001      	movs	r0, #1
 8008f46:	f000 f847 	bl	8008fd8 <writeByte>
							// gyro low pass filter = 3'b101
	osDelayUntil(10);
 8008f4a:	200a      	movs	r0, #10
 8008f4c:	f7fd fabb 	bl	80064c6 <osDelayUntil>
	writeByte(0x0, 0x00);	// Set gyro sample rate divider = 1 + 0(GYRO_SMPLRT_DIV[7:0])
 8008f50:	2100      	movs	r1, #0
 8008f52:	2000      	movs	r0, #0
 8008f54:	f000 f840 	bl	8008fd8 <writeByte>
	osDelayUntil(10);
 8008f58:	200a      	movs	r0, #10
 8008f5a:	f7fd fab4 	bl	80064c6 <osDelayUntil>
	writeByte(0x7F, 0x00);	// Switch to USER BANK 0
 8008f5e:	2100      	movs	r1, #0
 8008f60:	207f      	movs	r0, #127	; 0x7f
 8008f62:	f000 f839 	bl	8008fd8 <writeByte>
	osDelayUntil(10);
 8008f66:	200a      	movs	r0, #10
 8008f68:	f7fd faad 	bl	80064c6 <osDelayUntil>
	writeByte(0x07, 0x00);	// Enable Gyroscope and Accelerometer
 8008f6c:	2100      	movs	r1, #0
 8008f6e:	2007      	movs	r0, #7
 8008f70:	f000 f832 	bl	8008fd8 <writeByte>
	osDelayUntil(10);
 8008f74:	200a      	movs	r0, #10
 8008f76:	f7fd faa6 	bl	80064c6 <osDelayUntil>
}
 8008f7a:	bf00      	nop
 8008f7c:	bd80      	pop	{r7, pc}
	...

08008f80 <readByte>:
uint8_t i2cBuffer[20];
uint8_t ICMAddr = 0x68;

// Helper functions to transmit and receive data from ICM using I2C
// -------------------------------------------------------------------
void readByte(uint8_t addr, uint8_t *data) {
 8008f80:	b580      	push	{r7, lr}
 8008f82:	b084      	sub	sp, #16
 8008f84:	af02      	add	r7, sp, #8
 8008f86:	4603      	mov	r3, r0
 8008f88:	6039      	str	r1, [r7, #0]
 8008f8a:	71fb      	strb	r3, [r7, #7]
	i2cBuffer[0] = addr;
 8008f8c:	4a0f      	ldr	r2, [pc, #60]	; (8008fcc <readByte+0x4c>)
 8008f8e:	79fb      	ldrb	r3, [r7, #7]
 8008f90:	7013      	strb	r3, [r2, #0]
	HAL_I2C_Master_Transmit(&hi2c1, ICMAddr << 1, i2cBuffer, 1, 10);
 8008f92:	4b0f      	ldr	r3, [pc, #60]	; (8008fd0 <readByte+0x50>)
 8008f94:	781b      	ldrb	r3, [r3, #0]
 8008f96:	b29b      	uxth	r3, r3
 8008f98:	005b      	lsls	r3, r3, #1
 8008f9a:	b299      	uxth	r1, r3
 8008f9c:	230a      	movs	r3, #10
 8008f9e:	9300      	str	r3, [sp, #0]
 8008fa0:	2301      	movs	r3, #1
 8008fa2:	4a0a      	ldr	r2, [pc, #40]	; (8008fcc <readByte+0x4c>)
 8008fa4:	480b      	ldr	r0, [pc, #44]	; (8008fd4 <readByte+0x54>)
 8008fa6:	f7f9 ff0d 	bl	8002dc4 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, ICMAddr << 1, data, 2, 20);
 8008faa:	4b09      	ldr	r3, [pc, #36]	; (8008fd0 <readByte+0x50>)
 8008fac:	781b      	ldrb	r3, [r3, #0]
 8008fae:	b29b      	uxth	r3, r3
 8008fb0:	005b      	lsls	r3, r3, #1
 8008fb2:	b299      	uxth	r1, r3
 8008fb4:	2314      	movs	r3, #20
 8008fb6:	9300      	str	r3, [sp, #0]
 8008fb8:	2302      	movs	r3, #2
 8008fba:	683a      	ldr	r2, [r7, #0]
 8008fbc:	4805      	ldr	r0, [pc, #20]	; (8008fd4 <readByte+0x54>)
 8008fbe:	f7f9 ffff 	bl	8002fc0 <HAL_I2C_Master_Receive>
}
 8008fc2:	bf00      	nop
 8008fc4:	3708      	adds	r7, #8
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	bd80      	pop	{r7, pc}
 8008fca:	bf00      	nop
 8008fcc:	20004c08 	.word	0x20004c08
 8008fd0:	20000018 	.word	0x20000018
 8008fd4:	2000009c 	.word	0x2000009c

08008fd8 <writeByte>:

void writeByte(uint8_t addr, uint8_t data) {
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b084      	sub	sp, #16
 8008fdc:	af02      	add	r7, sp, #8
 8008fde:	4603      	mov	r3, r0
 8008fe0:	460a      	mov	r2, r1
 8008fe2:	71fb      	strb	r3, [r7, #7]
 8008fe4:	4613      	mov	r3, r2
 8008fe6:	71bb      	strb	r3, [r7, #6]
	i2cBuffer[0] = addr;
 8008fe8:	4a0a      	ldr	r2, [pc, #40]	; (8009014 <writeByte+0x3c>)
 8008fea:	79fb      	ldrb	r3, [r7, #7]
 8008fec:	7013      	strb	r3, [r2, #0]
	i2cBuffer[1] = data;
 8008fee:	4a09      	ldr	r2, [pc, #36]	; (8009014 <writeByte+0x3c>)
 8008ff0:	79bb      	ldrb	r3, [r7, #6]
 8008ff2:	7053      	strb	r3, [r2, #1]
	HAL_I2C_Master_Transmit(&hi2c1, ICMAddr << 1, i2cBuffer, 2, 20);
 8008ff4:	4b08      	ldr	r3, [pc, #32]	; (8009018 <writeByte+0x40>)
 8008ff6:	781b      	ldrb	r3, [r3, #0]
 8008ff8:	b29b      	uxth	r3, r3
 8008ffa:	005b      	lsls	r3, r3, #1
 8008ffc:	b299      	uxth	r1, r3
 8008ffe:	2314      	movs	r3, #20
 8009000:	9300      	str	r3, [sp, #0]
 8009002:	2302      	movs	r3, #2
 8009004:	4a03      	ldr	r2, [pc, #12]	; (8009014 <writeByte+0x3c>)
 8009006:	4805      	ldr	r0, [pc, #20]	; (800901c <writeByte+0x44>)
 8009008:	f7f9 fedc 	bl	8002dc4 <HAL_I2C_Master_Transmit>
}
 800900c:	bf00      	nop
 800900e:	3708      	adds	r7, #8
 8009010:	46bd      	mov	sp, r7
 8009012:	bd80      	pop	{r7, pc}
 8009014:	20004c08 	.word	0x20004c08
 8009018:	20000018 	.word	0x20000018
 800901c:	2000009c 	.word	0x2000009c

08009020 <OLED_Refresh_Gram>:

#include "../../PeripheralDriver/Inc/oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 8009020:	b580      	push	{r7, lr}
 8009022:	b082      	sub	sp, #8
 8009024:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 8009026:	2300      	movs	r3, #0
 8009028:	71fb      	strb	r3, [r7, #7]
 800902a:	e026      	b.n	800907a <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 800902c:	79fb      	ldrb	r3, [r7, #7]
 800902e:	3b50      	subs	r3, #80	; 0x50
 8009030:	b2db      	uxtb	r3, r3
 8009032:	2100      	movs	r1, #0
 8009034:	4618      	mov	r0, r3
 8009036:	f000 f82b 	bl	8009090 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 800903a:	2100      	movs	r1, #0
 800903c:	2000      	movs	r0, #0
 800903e:	f000 f827 	bl	8009090 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 8009042:	2100      	movs	r1, #0
 8009044:	2010      	movs	r0, #16
 8009046:	f000 f823 	bl	8009090 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 800904a:	2300      	movs	r3, #0
 800904c:	71bb      	strb	r3, [r7, #6]
 800904e:	e00d      	b.n	800906c <OLED_Refresh_Gram+0x4c>
 8009050:	79ba      	ldrb	r2, [r7, #6]
 8009052:	79fb      	ldrb	r3, [r7, #7]
 8009054:	490d      	ldr	r1, [pc, #52]	; (800908c <OLED_Refresh_Gram+0x6c>)
 8009056:	00d2      	lsls	r2, r2, #3
 8009058:	440a      	add	r2, r1
 800905a:	4413      	add	r3, r2
 800905c:	781b      	ldrb	r3, [r3, #0]
 800905e:	2101      	movs	r1, #1
 8009060:	4618      	mov	r0, r3
 8009062:	f000 f815 	bl	8009090 <OLED_WR_Byte>
 8009066:	79bb      	ldrb	r3, [r7, #6]
 8009068:	3301      	adds	r3, #1
 800906a:	71bb      	strb	r3, [r7, #6]
 800906c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8009070:	2b00      	cmp	r3, #0
 8009072:	daed      	bge.n	8009050 <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 8009074:	79fb      	ldrb	r3, [r7, #7]
 8009076:	3301      	adds	r3, #1
 8009078:	71fb      	strb	r3, [r7, #7]
 800907a:	79fb      	ldrb	r3, [r7, #7]
 800907c:	2b07      	cmp	r3, #7
 800907e:	d9d5      	bls.n	800902c <OLED_Refresh_Gram+0xc>
	}   
}
 8009080:	bf00      	nop
 8009082:	bf00      	nop
 8009084:	3708      	adds	r7, #8
 8009086:	46bd      	mov	sp, r7
 8009088:	bd80      	pop	{r7, pc}
 800908a:	bf00      	nop
 800908c:	20004c1c 	.word	0x20004c1c

08009090 <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 8009090:	b580      	push	{r7, lr}
 8009092:	b084      	sub	sp, #16
 8009094:	af00      	add	r7, sp, #0
 8009096:	4603      	mov	r3, r0
 8009098:	460a      	mov	r2, r1
 800909a:	71fb      	strb	r3, [r7, #7]
 800909c:	4613      	mov	r3, r2
 800909e:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 80090a0:	79bb      	ldrb	r3, [r7, #6]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d006      	beq.n	80090b4 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 80090a6:	2201      	movs	r2, #1
 80090a8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80090ac:	481c      	ldr	r0, [pc, #112]	; (8009120 <OLED_WR_Byte+0x90>)
 80090ae:	f7f9 fd11 	bl	8002ad4 <HAL_GPIO_WritePin>
 80090b2:	e005      	b.n	80090c0 <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 80090b4:	2200      	movs	r2, #0
 80090b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80090ba:	4819      	ldr	r0, [pc, #100]	; (8009120 <OLED_WR_Byte+0x90>)
 80090bc:	f7f9 fd0a 	bl	8002ad4 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 80090c0:	2300      	movs	r3, #0
 80090c2:	73fb      	strb	r3, [r7, #15]
 80090c4:	e01e      	b.n	8009104 <OLED_WR_Byte+0x74>
	{			  
		OLED_SCLK_Clr();
 80090c6:	2200      	movs	r2, #0
 80090c8:	2120      	movs	r1, #32
 80090ca:	4815      	ldr	r0, [pc, #84]	; (8009120 <OLED_WR_Byte+0x90>)
 80090cc:	f7f9 fd02 	bl	8002ad4 <HAL_GPIO_WritePin>
		if(dat&0x80)
 80090d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	da05      	bge.n	80090e4 <OLED_WR_Byte+0x54>
		   OLED_SDIN_Set();
 80090d8:	2201      	movs	r2, #1
 80090da:	2140      	movs	r1, #64	; 0x40
 80090dc:	4810      	ldr	r0, [pc, #64]	; (8009120 <OLED_WR_Byte+0x90>)
 80090de:	f7f9 fcf9 	bl	8002ad4 <HAL_GPIO_WritePin>
 80090e2:	e004      	b.n	80090ee <OLED_WR_Byte+0x5e>
		else 
		   OLED_SDIN_Clr();
 80090e4:	2200      	movs	r2, #0
 80090e6:	2140      	movs	r1, #64	; 0x40
 80090e8:	480d      	ldr	r0, [pc, #52]	; (8009120 <OLED_WR_Byte+0x90>)
 80090ea:	f7f9 fcf3 	bl	8002ad4 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 80090ee:	2201      	movs	r2, #1
 80090f0:	2120      	movs	r1, #32
 80090f2:	480b      	ldr	r0, [pc, #44]	; (8009120 <OLED_WR_Byte+0x90>)
 80090f4:	f7f9 fcee 	bl	8002ad4 <HAL_GPIO_WritePin>
		dat<<=1;   
 80090f8:	79fb      	ldrb	r3, [r7, #7]
 80090fa:	005b      	lsls	r3, r3, #1
 80090fc:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 80090fe:	7bfb      	ldrb	r3, [r7, #15]
 8009100:	3301      	adds	r3, #1
 8009102:	73fb      	strb	r3, [r7, #15]
 8009104:	7bfb      	ldrb	r3, [r7, #15]
 8009106:	2b07      	cmp	r3, #7
 8009108:	d9dd      	bls.n	80090c6 <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 800910a:	2201      	movs	r2, #1
 800910c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8009110:	4803      	ldr	r0, [pc, #12]	; (8009120 <OLED_WR_Byte+0x90>)
 8009112:	f7f9 fcdf 	bl	8002ad4 <HAL_GPIO_WritePin>
} 
 8009116:	bf00      	nop
 8009118:	3710      	adds	r7, #16
 800911a:	46bd      	mov	sp, r7
 800911c:	bd80      	pop	{r7, pc}
 800911e:	bf00      	nop
 8009120:	40021000 	.word	0x40021000

08009124 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 8009124:	b580      	push	{r7, lr}
 8009126:	b082      	sub	sp, #8
 8009128:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 800912a:	2300      	movs	r3, #0
 800912c:	71fb      	strb	r3, [r7, #7]
 800912e:	e014      	b.n	800915a <OLED_Clear+0x36>
 8009130:	2300      	movs	r3, #0
 8009132:	71bb      	strb	r3, [r7, #6]
 8009134:	e00a      	b.n	800914c <OLED_Clear+0x28>
 8009136:	79ba      	ldrb	r2, [r7, #6]
 8009138:	79fb      	ldrb	r3, [r7, #7]
 800913a:	490c      	ldr	r1, [pc, #48]	; (800916c <OLED_Clear+0x48>)
 800913c:	00d2      	lsls	r2, r2, #3
 800913e:	440a      	add	r2, r1
 8009140:	4413      	add	r3, r2
 8009142:	2200      	movs	r2, #0
 8009144:	701a      	strb	r2, [r3, #0]
 8009146:	79bb      	ldrb	r3, [r7, #6]
 8009148:	3301      	adds	r3, #1
 800914a:	71bb      	strb	r3, [r7, #6]
 800914c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8009150:	2b00      	cmp	r3, #0
 8009152:	daf0      	bge.n	8009136 <OLED_Clear+0x12>
 8009154:	79fb      	ldrb	r3, [r7, #7]
 8009156:	3301      	adds	r3, #1
 8009158:	71fb      	strb	r3, [r7, #7]
 800915a:	79fb      	ldrb	r3, [r7, #7]
 800915c:	2b07      	cmp	r3, #7
 800915e:	d9e7      	bls.n	8009130 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 8009160:	f7ff ff5e 	bl	8009020 <OLED_Refresh_Gram>
}
 8009164:	bf00      	nop
 8009166:	3708      	adds	r7, #8
 8009168:	46bd      	mov	sp, r7
 800916a:	bd80      	pop	{r7, pc}
 800916c:	20004c1c 	.word	0x20004c1c

08009170 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 8009170:	b480      	push	{r7}
 8009172:	b085      	sub	sp, #20
 8009174:	af00      	add	r7, sp, #0
 8009176:	4603      	mov	r3, r0
 8009178:	71fb      	strb	r3, [r7, #7]
 800917a:	460b      	mov	r3, r1
 800917c:	71bb      	strb	r3, [r7, #6]
 800917e:	4613      	mov	r3, r2
 8009180:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 8009182:	2300      	movs	r3, #0
 8009184:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 8009186:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800918a:	2b00      	cmp	r3, #0
 800918c:	db41      	blt.n	8009212 <OLED_DrawPoint+0xa2>
 800918e:	79bb      	ldrb	r3, [r7, #6]
 8009190:	2b3f      	cmp	r3, #63	; 0x3f
 8009192:	d83e      	bhi.n	8009212 <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 8009194:	79bb      	ldrb	r3, [r7, #6]
 8009196:	08db      	lsrs	r3, r3, #3
 8009198:	b2db      	uxtb	r3, r3
 800919a:	f1c3 0307 	rsb	r3, r3, #7
 800919e:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 80091a0:	79bb      	ldrb	r3, [r7, #6]
 80091a2:	f003 0307 	and.w	r3, r3, #7
 80091a6:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 80091a8:	7b7b      	ldrb	r3, [r7, #13]
 80091aa:	f1c3 0307 	rsb	r3, r3, #7
 80091ae:	2201      	movs	r2, #1
 80091b0:	fa02 f303 	lsl.w	r3, r2, r3
 80091b4:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 80091b6:	797b      	ldrb	r3, [r7, #5]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d012      	beq.n	80091e2 <OLED_DrawPoint+0x72>
 80091bc:	79fa      	ldrb	r2, [r7, #7]
 80091be:	7bbb      	ldrb	r3, [r7, #14]
 80091c0:	4917      	ldr	r1, [pc, #92]	; (8009220 <OLED_DrawPoint+0xb0>)
 80091c2:	00d2      	lsls	r2, r2, #3
 80091c4:	440a      	add	r2, r1
 80091c6:	4413      	add	r3, r2
 80091c8:	7818      	ldrb	r0, [r3, #0]
 80091ca:	79fa      	ldrb	r2, [r7, #7]
 80091cc:	7bbb      	ldrb	r3, [r7, #14]
 80091ce:	7bf9      	ldrb	r1, [r7, #15]
 80091d0:	4301      	orrs	r1, r0
 80091d2:	b2c8      	uxtb	r0, r1
 80091d4:	4912      	ldr	r1, [pc, #72]	; (8009220 <OLED_DrawPoint+0xb0>)
 80091d6:	00d2      	lsls	r2, r2, #3
 80091d8:	440a      	add	r2, r1
 80091da:	4413      	add	r3, r2
 80091dc:	4602      	mov	r2, r0
 80091de:	701a      	strb	r2, [r3, #0]
 80091e0:	e018      	b.n	8009214 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 80091e2:	79fa      	ldrb	r2, [r7, #7]
 80091e4:	7bbb      	ldrb	r3, [r7, #14]
 80091e6:	490e      	ldr	r1, [pc, #56]	; (8009220 <OLED_DrawPoint+0xb0>)
 80091e8:	00d2      	lsls	r2, r2, #3
 80091ea:	440a      	add	r2, r1
 80091ec:	4413      	add	r3, r2
 80091ee:	781b      	ldrb	r3, [r3, #0]
 80091f0:	b25a      	sxtb	r2, r3
 80091f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80091f6:	43db      	mvns	r3, r3
 80091f8:	b25b      	sxtb	r3, r3
 80091fa:	4013      	ands	r3, r2
 80091fc:	b259      	sxtb	r1, r3
 80091fe:	79fa      	ldrb	r2, [r7, #7]
 8009200:	7bbb      	ldrb	r3, [r7, #14]
 8009202:	b2c8      	uxtb	r0, r1
 8009204:	4906      	ldr	r1, [pc, #24]	; (8009220 <OLED_DrawPoint+0xb0>)
 8009206:	00d2      	lsls	r2, r2, #3
 8009208:	440a      	add	r2, r1
 800920a:	4413      	add	r3, r2
 800920c:	4602      	mov	r2, r0
 800920e:	701a      	strb	r2, [r3, #0]
 8009210:	e000      	b.n	8009214 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 8009212:	bf00      	nop
}
 8009214:	3714      	adds	r7, #20
 8009216:	46bd      	mov	sp, r7
 8009218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921c:	4770      	bx	lr
 800921e:	bf00      	nop
 8009220:	20004c1c 	.word	0x20004c1c

08009224 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 8009224:	b590      	push	{r4, r7, lr}
 8009226:	b085      	sub	sp, #20
 8009228:	af00      	add	r7, sp, #0
 800922a:	4604      	mov	r4, r0
 800922c:	4608      	mov	r0, r1
 800922e:	4611      	mov	r1, r2
 8009230:	461a      	mov	r2, r3
 8009232:	4623      	mov	r3, r4
 8009234:	71fb      	strb	r3, [r7, #7]
 8009236:	4603      	mov	r3, r0
 8009238:	71bb      	strb	r3, [r7, #6]
 800923a:	460b      	mov	r3, r1
 800923c:	717b      	strb	r3, [r7, #5]
 800923e:	4613      	mov	r3, r2
 8009240:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 8009242:	79bb      	ldrb	r3, [r7, #6]
 8009244:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 8009246:	797b      	ldrb	r3, [r7, #5]
 8009248:	3b20      	subs	r3, #32
 800924a:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 800924c:	2300      	movs	r3, #0
 800924e:	73bb      	strb	r3, [r7, #14]
 8009250:	e04d      	b.n	80092ee <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 8009252:	793b      	ldrb	r3, [r7, #4]
 8009254:	2b0c      	cmp	r3, #12
 8009256:	d10b      	bne.n	8009270 <OLED_ShowChar+0x4c>
 8009258:	797a      	ldrb	r2, [r7, #5]
 800925a:	7bb9      	ldrb	r1, [r7, #14]
 800925c:	4828      	ldr	r0, [pc, #160]	; (8009300 <OLED_ShowChar+0xdc>)
 800925e:	4613      	mov	r3, r2
 8009260:	005b      	lsls	r3, r3, #1
 8009262:	4413      	add	r3, r2
 8009264:	009b      	lsls	r3, r3, #2
 8009266:	4403      	add	r3, r0
 8009268:	440b      	add	r3, r1
 800926a:	781b      	ldrb	r3, [r3, #0]
 800926c:	73fb      	strb	r3, [r7, #15]
 800926e:	e007      	b.n	8009280 <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 8009270:	797a      	ldrb	r2, [r7, #5]
 8009272:	7bbb      	ldrb	r3, [r7, #14]
 8009274:	4923      	ldr	r1, [pc, #140]	; (8009304 <OLED_ShowChar+0xe0>)
 8009276:	0112      	lsls	r2, r2, #4
 8009278:	440a      	add	r2, r1
 800927a:	4413      	add	r3, r2
 800927c:	781b      	ldrb	r3, [r3, #0]
 800927e:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 8009280:	2300      	movs	r3, #0
 8009282:	737b      	strb	r3, [r7, #13]
 8009284:	e02d      	b.n	80092e2 <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 8009286:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800928a:	2b00      	cmp	r3, #0
 800928c:	da07      	bge.n	800929e <OLED_ShowChar+0x7a>
 800928e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8009292:	79b9      	ldrb	r1, [r7, #6]
 8009294:	79fb      	ldrb	r3, [r7, #7]
 8009296:	4618      	mov	r0, r3
 8009298:	f7ff ff6a 	bl	8009170 <OLED_DrawPoint>
 800929c:	e00c      	b.n	80092b8 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 800929e:	f897 3020 	ldrb.w	r3, [r7, #32]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	bf0c      	ite	eq
 80092a6:	2301      	moveq	r3, #1
 80092a8:	2300      	movne	r3, #0
 80092aa:	b2db      	uxtb	r3, r3
 80092ac:	461a      	mov	r2, r3
 80092ae:	79b9      	ldrb	r1, [r7, #6]
 80092b0:	79fb      	ldrb	r3, [r7, #7]
 80092b2:	4618      	mov	r0, r3
 80092b4:	f7ff ff5c 	bl	8009170 <OLED_DrawPoint>
			temp<<=1;
 80092b8:	7bfb      	ldrb	r3, [r7, #15]
 80092ba:	005b      	lsls	r3, r3, #1
 80092bc:	73fb      	strb	r3, [r7, #15]
			y++;
 80092be:	79bb      	ldrb	r3, [r7, #6]
 80092c0:	3301      	adds	r3, #1
 80092c2:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 80092c4:	79ba      	ldrb	r2, [r7, #6]
 80092c6:	7b3b      	ldrb	r3, [r7, #12]
 80092c8:	1ad2      	subs	r2, r2, r3
 80092ca:	793b      	ldrb	r3, [r7, #4]
 80092cc:	429a      	cmp	r2, r3
 80092ce:	d105      	bne.n	80092dc <OLED_ShowChar+0xb8>
			{
				y=y0;
 80092d0:	7b3b      	ldrb	r3, [r7, #12]
 80092d2:	71bb      	strb	r3, [r7, #6]
				x++;
 80092d4:	79fb      	ldrb	r3, [r7, #7]
 80092d6:	3301      	adds	r3, #1
 80092d8:	71fb      	strb	r3, [r7, #7]
				break;
 80092da:	e005      	b.n	80092e8 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 80092dc:	7b7b      	ldrb	r3, [r7, #13]
 80092de:	3301      	adds	r3, #1
 80092e0:	737b      	strb	r3, [r7, #13]
 80092e2:	7b7b      	ldrb	r3, [r7, #13]
 80092e4:	2b07      	cmp	r3, #7
 80092e6:	d9ce      	bls.n	8009286 <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 80092e8:	7bbb      	ldrb	r3, [r7, #14]
 80092ea:	3301      	adds	r3, #1
 80092ec:	73bb      	strb	r3, [r7, #14]
 80092ee:	7bba      	ldrb	r2, [r7, #14]
 80092f0:	793b      	ldrb	r3, [r7, #4]
 80092f2:	429a      	cmp	r2, r3
 80092f4:	d3ad      	bcc.n	8009252 <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 80092f6:	bf00      	nop
 80092f8:	bf00      	nop
 80092fa:	3714      	adds	r7, #20
 80092fc:	46bd      	mov	sp, r7
 80092fe:	bd90      	pop	{r4, r7, pc}
 8009300:	08009f24 	.word	0x08009f24
 8009304:	0800a398 	.word	0x0800a398

08009308 <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8009308:	b580      	push	{r7, lr}
 800930a:	b084      	sub	sp, #16
 800930c:	af02      	add	r7, sp, #8
 800930e:	4603      	mov	r3, r0
 8009310:	603a      	str	r2, [r7, #0]
 8009312:	71fb      	strb	r3, [r7, #7]
 8009314:	460b      	mov	r3, r1
 8009316:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8009318:	e01f      	b.n	800935a <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 800931a:	79fb      	ldrb	r3, [r7, #7]
 800931c:	2b7a      	cmp	r3, #122	; 0x7a
 800931e:	d904      	bls.n	800932a <OLED_ShowString+0x22>
 8009320:	2300      	movs	r3, #0
 8009322:	71fb      	strb	r3, [r7, #7]
 8009324:	79bb      	ldrb	r3, [r7, #6]
 8009326:	3310      	adds	r3, #16
 8009328:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 800932a:	79bb      	ldrb	r3, [r7, #6]
 800932c:	2b3a      	cmp	r3, #58	; 0x3a
 800932e:	d905      	bls.n	800933c <OLED_ShowString+0x34>
 8009330:	2300      	movs	r3, #0
 8009332:	71fb      	strb	r3, [r7, #7]
 8009334:	79fb      	ldrb	r3, [r7, #7]
 8009336:	71bb      	strb	r3, [r7, #6]
 8009338:	f7ff fef4 	bl	8009124 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 800933c:	683b      	ldr	r3, [r7, #0]
 800933e:	781a      	ldrb	r2, [r3, #0]
 8009340:	79b9      	ldrb	r1, [r7, #6]
 8009342:	79f8      	ldrb	r0, [r7, #7]
 8009344:	2301      	movs	r3, #1
 8009346:	9300      	str	r3, [sp, #0]
 8009348:	230c      	movs	r3, #12
 800934a:	f7ff ff6b 	bl	8009224 <OLED_ShowChar>
        x+=8;
 800934e:	79fb      	ldrb	r3, [r7, #7]
 8009350:	3308      	adds	r3, #8
 8009352:	71fb      	strb	r3, [r7, #7]
        p++;
 8009354:	683b      	ldr	r3, [r7, #0]
 8009356:	3301      	adds	r3, #1
 8009358:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	781b      	ldrb	r3, [r3, #0]
 800935e:	2b00      	cmp	r3, #0
 8009360:	d1db      	bne.n	800931a <OLED_ShowString+0x12>
    }  
}	 
 8009362:	bf00      	nop
 8009364:	bf00      	nop
 8009366:	3708      	adds	r7, #8
 8009368:	46bd      	mov	sp, r7
 800936a:	bd80      	pop	{r7, pc}

0800936c <OLED_Init>:

void OLED_Init(void)
{
 800936c:	b580      	push	{r7, lr}
 800936e:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 8009370:	f7fa fb7a 	bl	8003a68 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 8009374:	4b41      	ldr	r3, [pc, #260]	; (800947c <OLED_Init+0x110>)
 8009376:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009378:	4a40      	ldr	r2, [pc, #256]	; (800947c <OLED_Init+0x110>)
 800937a:	f023 0301 	bic.w	r3, r3, #1
 800937e:	6713      	str	r3, [r2, #112]	; 0x70
 8009380:	4b3e      	ldr	r3, [pc, #248]	; (800947c <OLED_Init+0x110>)
 8009382:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009384:	4a3d      	ldr	r2, [pc, #244]	; (800947c <OLED_Init+0x110>)
 8009386:	f023 0304 	bic.w	r3, r3, #4
 800938a:	6713      	str	r3, [r2, #112]	; 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 800938c:	f7fa fb80 	bl	8003a90 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 8009390:	2200      	movs	r2, #0
 8009392:	2180      	movs	r1, #128	; 0x80
 8009394:	483a      	ldr	r0, [pc, #232]	; (8009480 <OLED_Init+0x114>)
 8009396:	f7f9 fb9d 	bl	8002ad4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800939a:	2064      	movs	r0, #100	; 0x64
 800939c:	f7f9 f836 	bl	800240c <HAL_Delay>
	OLED_RST_Set();
 80093a0:	2201      	movs	r2, #1
 80093a2:	2180      	movs	r1, #128	; 0x80
 80093a4:	4836      	ldr	r0, [pc, #216]	; (8009480 <OLED_Init+0x114>)
 80093a6:	f7f9 fb95 	bl	8002ad4 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 80093aa:	2100      	movs	r1, #0
 80093ac:	20ae      	movs	r0, #174	; 0xae
 80093ae:	f7ff fe6f 	bl	8009090 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 80093b2:	2100      	movs	r1, #0
 80093b4:	20d5      	movs	r0, #213	; 0xd5
 80093b6:	f7ff fe6b 	bl	8009090 <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 80093ba:	2100      	movs	r1, #0
 80093bc:	2050      	movs	r0, #80	; 0x50
 80093be:	f7ff fe67 	bl	8009090 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 80093c2:	2100      	movs	r1, #0
 80093c4:	20a8      	movs	r0, #168	; 0xa8
 80093c6:	f7ff fe63 	bl	8009090 <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 80093ca:	2100      	movs	r1, #0
 80093cc:	203f      	movs	r0, #63	; 0x3f
 80093ce:	f7ff fe5f 	bl	8009090 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 80093d2:	2100      	movs	r1, #0
 80093d4:	20d3      	movs	r0, #211	; 0xd3
 80093d6:	f7ff fe5b 	bl	8009090 <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 80093da:	2100      	movs	r1, #0
 80093dc:	2000      	movs	r0, #0
 80093de:	f7ff fe57 	bl	8009090 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 80093e2:	2100      	movs	r1, #0
 80093e4:	2040      	movs	r0, #64	; 0x40
 80093e6:	f7ff fe53 	bl	8009090 <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 80093ea:	2100      	movs	r1, #0
 80093ec:	208d      	movs	r0, #141	; 0x8d
 80093ee:	f7ff fe4f 	bl	8009090 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 80093f2:	2100      	movs	r1, #0
 80093f4:	2014      	movs	r0, #20
 80093f6:	f7ff fe4b 	bl	8009090 <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 80093fa:	2100      	movs	r1, #0
 80093fc:	2020      	movs	r0, #32
 80093fe:	f7ff fe47 	bl	8009090 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 8009402:	2100      	movs	r1, #0
 8009404:	2002      	movs	r0, #2
 8009406:	f7ff fe43 	bl	8009090 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 800940a:	2100      	movs	r1, #0
 800940c:	20a1      	movs	r0, #161	; 0xa1
 800940e:	f7ff fe3f 	bl	8009090 <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 8009412:	2100      	movs	r1, #0
 8009414:	20c0      	movs	r0, #192	; 0xc0
 8009416:	f7ff fe3b 	bl	8009090 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 800941a:	2100      	movs	r1, #0
 800941c:	20da      	movs	r0, #218	; 0xda
 800941e:	f7ff fe37 	bl	8009090 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 8009422:	2100      	movs	r1, #0
 8009424:	2012      	movs	r0, #18
 8009426:	f7ff fe33 	bl	8009090 <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 800942a:	2100      	movs	r1, #0
 800942c:	2081      	movs	r0, #129	; 0x81
 800942e:	f7ff fe2f 	bl	8009090 <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 8009432:	2100      	movs	r1, #0
 8009434:	20ef      	movs	r0, #239	; 0xef
 8009436:	f7ff fe2b 	bl	8009090 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 800943a:	2100      	movs	r1, #0
 800943c:	20d9      	movs	r0, #217	; 0xd9
 800943e:	f7ff fe27 	bl	8009090 <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 8009442:	2100      	movs	r1, #0
 8009444:	20f1      	movs	r0, #241	; 0xf1
 8009446:	f7ff fe23 	bl	8009090 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 800944a:	2100      	movs	r1, #0
 800944c:	20db      	movs	r0, #219	; 0xdb
 800944e:	f7ff fe1f 	bl	8009090 <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 8009452:	2100      	movs	r1, #0
 8009454:	2030      	movs	r0, #48	; 0x30
 8009456:	f7ff fe1b 	bl	8009090 <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 800945a:	2100      	movs	r1, #0
 800945c:	20a4      	movs	r0, #164	; 0xa4
 800945e:	f7ff fe17 	bl	8009090 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 8009462:	2100      	movs	r1, #0
 8009464:	20a6      	movs	r0, #166	; 0xa6
 8009466:	f7ff fe13 	bl	8009090 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 800946a:	2100      	movs	r1, #0
 800946c:	20af      	movs	r0, #175	; 0xaf
 800946e:	f7ff fe0f 	bl	8009090 <OLED_WR_Byte>
	OLED_Clear(); 
 8009472:	f7ff fe57 	bl	8009124 <OLED_Clear>
 8009476:	bf00      	nop
 8009478:	bd80      	pop	{r7, pc}
 800947a:	bf00      	nop
 800947c:	40023800 	.word	0x40023800
 8009480:	40021000 	.word	0x40021000

08009484 <__errno>:
 8009484:	4b01      	ldr	r3, [pc, #4]	; (800948c <__errno+0x8>)
 8009486:	6818      	ldr	r0, [r3, #0]
 8009488:	4770      	bx	lr
 800948a:	bf00      	nop
 800948c:	2000001c 	.word	0x2000001c

08009490 <__libc_init_array>:
 8009490:	b570      	push	{r4, r5, r6, lr}
 8009492:	4d0d      	ldr	r5, [pc, #52]	; (80094c8 <__libc_init_array+0x38>)
 8009494:	4c0d      	ldr	r4, [pc, #52]	; (80094cc <__libc_init_array+0x3c>)
 8009496:	1b64      	subs	r4, r4, r5
 8009498:	10a4      	asrs	r4, r4, #2
 800949a:	2600      	movs	r6, #0
 800949c:	42a6      	cmp	r6, r4
 800949e:	d109      	bne.n	80094b4 <__libc_init_array+0x24>
 80094a0:	4d0b      	ldr	r5, [pc, #44]	; (80094d0 <__libc_init_array+0x40>)
 80094a2:	4c0c      	ldr	r4, [pc, #48]	; (80094d4 <__libc_init_array+0x44>)
 80094a4:	f000 fc9e 	bl	8009de4 <_init>
 80094a8:	1b64      	subs	r4, r4, r5
 80094aa:	10a4      	asrs	r4, r4, #2
 80094ac:	2600      	movs	r6, #0
 80094ae:	42a6      	cmp	r6, r4
 80094b0:	d105      	bne.n	80094be <__libc_init_array+0x2e>
 80094b2:	bd70      	pop	{r4, r5, r6, pc}
 80094b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80094b8:	4798      	blx	r3
 80094ba:	3601      	adds	r6, #1
 80094bc:	e7ee      	b.n	800949c <__libc_init_array+0xc>
 80094be:	f855 3b04 	ldr.w	r3, [r5], #4
 80094c2:	4798      	blx	r3
 80094c4:	3601      	adds	r6, #1
 80094c6:	e7f2      	b.n	80094ae <__libc_init_array+0x1e>
 80094c8:	0800a9c4 	.word	0x0800a9c4
 80094cc:	0800a9c4 	.word	0x0800a9c4
 80094d0:	0800a9c4 	.word	0x0800a9c4
 80094d4:	0800a9c8 	.word	0x0800a9c8

080094d8 <malloc>:
 80094d8:	4b02      	ldr	r3, [pc, #8]	; (80094e4 <malloc+0xc>)
 80094da:	4601      	mov	r1, r0
 80094dc:	6818      	ldr	r0, [r3, #0]
 80094de:	f000 b88d 	b.w	80095fc <_malloc_r>
 80094e2:	bf00      	nop
 80094e4:	2000001c 	.word	0x2000001c

080094e8 <free>:
 80094e8:	4b02      	ldr	r3, [pc, #8]	; (80094f4 <free+0xc>)
 80094ea:	4601      	mov	r1, r0
 80094ec:	6818      	ldr	r0, [r3, #0]
 80094ee:	f000 b819 	b.w	8009524 <_free_r>
 80094f2:	bf00      	nop
 80094f4:	2000001c 	.word	0x2000001c

080094f8 <memcpy>:
 80094f8:	440a      	add	r2, r1
 80094fa:	4291      	cmp	r1, r2
 80094fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8009500:	d100      	bne.n	8009504 <memcpy+0xc>
 8009502:	4770      	bx	lr
 8009504:	b510      	push	{r4, lr}
 8009506:	f811 4b01 	ldrb.w	r4, [r1], #1
 800950a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800950e:	4291      	cmp	r1, r2
 8009510:	d1f9      	bne.n	8009506 <memcpy+0xe>
 8009512:	bd10      	pop	{r4, pc}

08009514 <memset>:
 8009514:	4402      	add	r2, r0
 8009516:	4603      	mov	r3, r0
 8009518:	4293      	cmp	r3, r2
 800951a:	d100      	bne.n	800951e <memset+0xa>
 800951c:	4770      	bx	lr
 800951e:	f803 1b01 	strb.w	r1, [r3], #1
 8009522:	e7f9      	b.n	8009518 <memset+0x4>

08009524 <_free_r>:
 8009524:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009526:	2900      	cmp	r1, #0
 8009528:	d044      	beq.n	80095b4 <_free_r+0x90>
 800952a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800952e:	9001      	str	r0, [sp, #4]
 8009530:	2b00      	cmp	r3, #0
 8009532:	f1a1 0404 	sub.w	r4, r1, #4
 8009536:	bfb8      	it	lt
 8009538:	18e4      	addlt	r4, r4, r3
 800953a:	f000 f903 	bl	8009744 <__malloc_lock>
 800953e:	4a1e      	ldr	r2, [pc, #120]	; (80095b8 <_free_r+0x94>)
 8009540:	9801      	ldr	r0, [sp, #4]
 8009542:	6813      	ldr	r3, [r2, #0]
 8009544:	b933      	cbnz	r3, 8009554 <_free_r+0x30>
 8009546:	6063      	str	r3, [r4, #4]
 8009548:	6014      	str	r4, [r2, #0]
 800954a:	b003      	add	sp, #12
 800954c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009550:	f000 b8fe 	b.w	8009750 <__malloc_unlock>
 8009554:	42a3      	cmp	r3, r4
 8009556:	d908      	bls.n	800956a <_free_r+0x46>
 8009558:	6825      	ldr	r5, [r4, #0]
 800955a:	1961      	adds	r1, r4, r5
 800955c:	428b      	cmp	r3, r1
 800955e:	bf01      	itttt	eq
 8009560:	6819      	ldreq	r1, [r3, #0]
 8009562:	685b      	ldreq	r3, [r3, #4]
 8009564:	1949      	addeq	r1, r1, r5
 8009566:	6021      	streq	r1, [r4, #0]
 8009568:	e7ed      	b.n	8009546 <_free_r+0x22>
 800956a:	461a      	mov	r2, r3
 800956c:	685b      	ldr	r3, [r3, #4]
 800956e:	b10b      	cbz	r3, 8009574 <_free_r+0x50>
 8009570:	42a3      	cmp	r3, r4
 8009572:	d9fa      	bls.n	800956a <_free_r+0x46>
 8009574:	6811      	ldr	r1, [r2, #0]
 8009576:	1855      	adds	r5, r2, r1
 8009578:	42a5      	cmp	r5, r4
 800957a:	d10b      	bne.n	8009594 <_free_r+0x70>
 800957c:	6824      	ldr	r4, [r4, #0]
 800957e:	4421      	add	r1, r4
 8009580:	1854      	adds	r4, r2, r1
 8009582:	42a3      	cmp	r3, r4
 8009584:	6011      	str	r1, [r2, #0]
 8009586:	d1e0      	bne.n	800954a <_free_r+0x26>
 8009588:	681c      	ldr	r4, [r3, #0]
 800958a:	685b      	ldr	r3, [r3, #4]
 800958c:	6053      	str	r3, [r2, #4]
 800958e:	4421      	add	r1, r4
 8009590:	6011      	str	r1, [r2, #0]
 8009592:	e7da      	b.n	800954a <_free_r+0x26>
 8009594:	d902      	bls.n	800959c <_free_r+0x78>
 8009596:	230c      	movs	r3, #12
 8009598:	6003      	str	r3, [r0, #0]
 800959a:	e7d6      	b.n	800954a <_free_r+0x26>
 800959c:	6825      	ldr	r5, [r4, #0]
 800959e:	1961      	adds	r1, r4, r5
 80095a0:	428b      	cmp	r3, r1
 80095a2:	bf04      	itt	eq
 80095a4:	6819      	ldreq	r1, [r3, #0]
 80095a6:	685b      	ldreq	r3, [r3, #4]
 80095a8:	6063      	str	r3, [r4, #4]
 80095aa:	bf04      	itt	eq
 80095ac:	1949      	addeq	r1, r1, r5
 80095ae:	6021      	streq	r1, [r4, #0]
 80095b0:	6054      	str	r4, [r2, #4]
 80095b2:	e7ca      	b.n	800954a <_free_r+0x26>
 80095b4:	b003      	add	sp, #12
 80095b6:	bd30      	pop	{r4, r5, pc}
 80095b8:	2000501c 	.word	0x2000501c

080095bc <sbrk_aligned>:
 80095bc:	b570      	push	{r4, r5, r6, lr}
 80095be:	4e0e      	ldr	r6, [pc, #56]	; (80095f8 <sbrk_aligned+0x3c>)
 80095c0:	460c      	mov	r4, r1
 80095c2:	6831      	ldr	r1, [r6, #0]
 80095c4:	4605      	mov	r5, r0
 80095c6:	b911      	cbnz	r1, 80095ce <sbrk_aligned+0x12>
 80095c8:	f000 f88c 	bl	80096e4 <_sbrk_r>
 80095cc:	6030      	str	r0, [r6, #0]
 80095ce:	4621      	mov	r1, r4
 80095d0:	4628      	mov	r0, r5
 80095d2:	f000 f887 	bl	80096e4 <_sbrk_r>
 80095d6:	1c43      	adds	r3, r0, #1
 80095d8:	d00a      	beq.n	80095f0 <sbrk_aligned+0x34>
 80095da:	1cc4      	adds	r4, r0, #3
 80095dc:	f024 0403 	bic.w	r4, r4, #3
 80095e0:	42a0      	cmp	r0, r4
 80095e2:	d007      	beq.n	80095f4 <sbrk_aligned+0x38>
 80095e4:	1a21      	subs	r1, r4, r0
 80095e6:	4628      	mov	r0, r5
 80095e8:	f000 f87c 	bl	80096e4 <_sbrk_r>
 80095ec:	3001      	adds	r0, #1
 80095ee:	d101      	bne.n	80095f4 <sbrk_aligned+0x38>
 80095f0:	f04f 34ff 	mov.w	r4, #4294967295
 80095f4:	4620      	mov	r0, r4
 80095f6:	bd70      	pop	{r4, r5, r6, pc}
 80095f8:	20005020 	.word	0x20005020

080095fc <_malloc_r>:
 80095fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009600:	1ccd      	adds	r5, r1, #3
 8009602:	f025 0503 	bic.w	r5, r5, #3
 8009606:	3508      	adds	r5, #8
 8009608:	2d0c      	cmp	r5, #12
 800960a:	bf38      	it	cc
 800960c:	250c      	movcc	r5, #12
 800960e:	2d00      	cmp	r5, #0
 8009610:	4607      	mov	r7, r0
 8009612:	db01      	blt.n	8009618 <_malloc_r+0x1c>
 8009614:	42a9      	cmp	r1, r5
 8009616:	d905      	bls.n	8009624 <_malloc_r+0x28>
 8009618:	230c      	movs	r3, #12
 800961a:	603b      	str	r3, [r7, #0]
 800961c:	2600      	movs	r6, #0
 800961e:	4630      	mov	r0, r6
 8009620:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009624:	4e2e      	ldr	r6, [pc, #184]	; (80096e0 <_malloc_r+0xe4>)
 8009626:	f000 f88d 	bl	8009744 <__malloc_lock>
 800962a:	6833      	ldr	r3, [r6, #0]
 800962c:	461c      	mov	r4, r3
 800962e:	bb34      	cbnz	r4, 800967e <_malloc_r+0x82>
 8009630:	4629      	mov	r1, r5
 8009632:	4638      	mov	r0, r7
 8009634:	f7ff ffc2 	bl	80095bc <sbrk_aligned>
 8009638:	1c43      	adds	r3, r0, #1
 800963a:	4604      	mov	r4, r0
 800963c:	d14d      	bne.n	80096da <_malloc_r+0xde>
 800963e:	6834      	ldr	r4, [r6, #0]
 8009640:	4626      	mov	r6, r4
 8009642:	2e00      	cmp	r6, #0
 8009644:	d140      	bne.n	80096c8 <_malloc_r+0xcc>
 8009646:	6823      	ldr	r3, [r4, #0]
 8009648:	4631      	mov	r1, r6
 800964a:	4638      	mov	r0, r7
 800964c:	eb04 0803 	add.w	r8, r4, r3
 8009650:	f000 f848 	bl	80096e4 <_sbrk_r>
 8009654:	4580      	cmp	r8, r0
 8009656:	d13a      	bne.n	80096ce <_malloc_r+0xd2>
 8009658:	6821      	ldr	r1, [r4, #0]
 800965a:	3503      	adds	r5, #3
 800965c:	1a6d      	subs	r5, r5, r1
 800965e:	f025 0503 	bic.w	r5, r5, #3
 8009662:	3508      	adds	r5, #8
 8009664:	2d0c      	cmp	r5, #12
 8009666:	bf38      	it	cc
 8009668:	250c      	movcc	r5, #12
 800966a:	4629      	mov	r1, r5
 800966c:	4638      	mov	r0, r7
 800966e:	f7ff ffa5 	bl	80095bc <sbrk_aligned>
 8009672:	3001      	adds	r0, #1
 8009674:	d02b      	beq.n	80096ce <_malloc_r+0xd2>
 8009676:	6823      	ldr	r3, [r4, #0]
 8009678:	442b      	add	r3, r5
 800967a:	6023      	str	r3, [r4, #0]
 800967c:	e00e      	b.n	800969c <_malloc_r+0xa0>
 800967e:	6822      	ldr	r2, [r4, #0]
 8009680:	1b52      	subs	r2, r2, r5
 8009682:	d41e      	bmi.n	80096c2 <_malloc_r+0xc6>
 8009684:	2a0b      	cmp	r2, #11
 8009686:	d916      	bls.n	80096b6 <_malloc_r+0xba>
 8009688:	1961      	adds	r1, r4, r5
 800968a:	42a3      	cmp	r3, r4
 800968c:	6025      	str	r5, [r4, #0]
 800968e:	bf18      	it	ne
 8009690:	6059      	strne	r1, [r3, #4]
 8009692:	6863      	ldr	r3, [r4, #4]
 8009694:	bf08      	it	eq
 8009696:	6031      	streq	r1, [r6, #0]
 8009698:	5162      	str	r2, [r4, r5]
 800969a:	604b      	str	r3, [r1, #4]
 800969c:	4638      	mov	r0, r7
 800969e:	f104 060b 	add.w	r6, r4, #11
 80096a2:	f000 f855 	bl	8009750 <__malloc_unlock>
 80096a6:	f026 0607 	bic.w	r6, r6, #7
 80096aa:	1d23      	adds	r3, r4, #4
 80096ac:	1af2      	subs	r2, r6, r3
 80096ae:	d0b6      	beq.n	800961e <_malloc_r+0x22>
 80096b0:	1b9b      	subs	r3, r3, r6
 80096b2:	50a3      	str	r3, [r4, r2]
 80096b4:	e7b3      	b.n	800961e <_malloc_r+0x22>
 80096b6:	6862      	ldr	r2, [r4, #4]
 80096b8:	42a3      	cmp	r3, r4
 80096ba:	bf0c      	ite	eq
 80096bc:	6032      	streq	r2, [r6, #0]
 80096be:	605a      	strne	r2, [r3, #4]
 80096c0:	e7ec      	b.n	800969c <_malloc_r+0xa0>
 80096c2:	4623      	mov	r3, r4
 80096c4:	6864      	ldr	r4, [r4, #4]
 80096c6:	e7b2      	b.n	800962e <_malloc_r+0x32>
 80096c8:	4634      	mov	r4, r6
 80096ca:	6876      	ldr	r6, [r6, #4]
 80096cc:	e7b9      	b.n	8009642 <_malloc_r+0x46>
 80096ce:	230c      	movs	r3, #12
 80096d0:	603b      	str	r3, [r7, #0]
 80096d2:	4638      	mov	r0, r7
 80096d4:	f000 f83c 	bl	8009750 <__malloc_unlock>
 80096d8:	e7a1      	b.n	800961e <_malloc_r+0x22>
 80096da:	6025      	str	r5, [r4, #0]
 80096dc:	e7de      	b.n	800969c <_malloc_r+0xa0>
 80096de:	bf00      	nop
 80096e0:	2000501c 	.word	0x2000501c

080096e4 <_sbrk_r>:
 80096e4:	b538      	push	{r3, r4, r5, lr}
 80096e6:	4d06      	ldr	r5, [pc, #24]	; (8009700 <_sbrk_r+0x1c>)
 80096e8:	2300      	movs	r3, #0
 80096ea:	4604      	mov	r4, r0
 80096ec:	4608      	mov	r0, r1
 80096ee:	602b      	str	r3, [r5, #0]
 80096f0:	f7f8 fda8 	bl	8002244 <_sbrk>
 80096f4:	1c43      	adds	r3, r0, #1
 80096f6:	d102      	bne.n	80096fe <_sbrk_r+0x1a>
 80096f8:	682b      	ldr	r3, [r5, #0]
 80096fa:	b103      	cbz	r3, 80096fe <_sbrk_r+0x1a>
 80096fc:	6023      	str	r3, [r4, #0]
 80096fe:	bd38      	pop	{r3, r4, r5, pc}
 8009700:	20005024 	.word	0x20005024

08009704 <siprintf>:
 8009704:	b40e      	push	{r1, r2, r3}
 8009706:	b500      	push	{lr}
 8009708:	b09c      	sub	sp, #112	; 0x70
 800970a:	ab1d      	add	r3, sp, #116	; 0x74
 800970c:	9002      	str	r0, [sp, #8]
 800970e:	9006      	str	r0, [sp, #24]
 8009710:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009714:	4809      	ldr	r0, [pc, #36]	; (800973c <siprintf+0x38>)
 8009716:	9107      	str	r1, [sp, #28]
 8009718:	9104      	str	r1, [sp, #16]
 800971a:	4909      	ldr	r1, [pc, #36]	; (8009740 <siprintf+0x3c>)
 800971c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009720:	9105      	str	r1, [sp, #20]
 8009722:	6800      	ldr	r0, [r0, #0]
 8009724:	9301      	str	r3, [sp, #4]
 8009726:	a902      	add	r1, sp, #8
 8009728:	f000 f874 	bl	8009814 <_svfiprintf_r>
 800972c:	9b02      	ldr	r3, [sp, #8]
 800972e:	2200      	movs	r2, #0
 8009730:	701a      	strb	r2, [r3, #0]
 8009732:	b01c      	add	sp, #112	; 0x70
 8009734:	f85d eb04 	ldr.w	lr, [sp], #4
 8009738:	b003      	add	sp, #12
 800973a:	4770      	bx	lr
 800973c:	2000001c 	.word	0x2000001c
 8009740:	ffff0208 	.word	0xffff0208

08009744 <__malloc_lock>:
 8009744:	4801      	ldr	r0, [pc, #4]	; (800974c <__malloc_lock+0x8>)
 8009746:	f000 baf9 	b.w	8009d3c <__retarget_lock_acquire_recursive>
 800974a:	bf00      	nop
 800974c:	20005028 	.word	0x20005028

08009750 <__malloc_unlock>:
 8009750:	4801      	ldr	r0, [pc, #4]	; (8009758 <__malloc_unlock+0x8>)
 8009752:	f000 baf4 	b.w	8009d3e <__retarget_lock_release_recursive>
 8009756:	bf00      	nop
 8009758:	20005028 	.word	0x20005028

0800975c <__ssputs_r>:
 800975c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009760:	688e      	ldr	r6, [r1, #8]
 8009762:	429e      	cmp	r6, r3
 8009764:	4682      	mov	sl, r0
 8009766:	460c      	mov	r4, r1
 8009768:	4690      	mov	r8, r2
 800976a:	461f      	mov	r7, r3
 800976c:	d838      	bhi.n	80097e0 <__ssputs_r+0x84>
 800976e:	898a      	ldrh	r2, [r1, #12]
 8009770:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009774:	d032      	beq.n	80097dc <__ssputs_r+0x80>
 8009776:	6825      	ldr	r5, [r4, #0]
 8009778:	6909      	ldr	r1, [r1, #16]
 800977a:	eba5 0901 	sub.w	r9, r5, r1
 800977e:	6965      	ldr	r5, [r4, #20]
 8009780:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009784:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009788:	3301      	adds	r3, #1
 800978a:	444b      	add	r3, r9
 800978c:	106d      	asrs	r5, r5, #1
 800978e:	429d      	cmp	r5, r3
 8009790:	bf38      	it	cc
 8009792:	461d      	movcc	r5, r3
 8009794:	0553      	lsls	r3, r2, #21
 8009796:	d531      	bpl.n	80097fc <__ssputs_r+0xa0>
 8009798:	4629      	mov	r1, r5
 800979a:	f7ff ff2f 	bl	80095fc <_malloc_r>
 800979e:	4606      	mov	r6, r0
 80097a0:	b950      	cbnz	r0, 80097b8 <__ssputs_r+0x5c>
 80097a2:	230c      	movs	r3, #12
 80097a4:	f8ca 3000 	str.w	r3, [sl]
 80097a8:	89a3      	ldrh	r3, [r4, #12]
 80097aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097ae:	81a3      	strh	r3, [r4, #12]
 80097b0:	f04f 30ff 	mov.w	r0, #4294967295
 80097b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097b8:	6921      	ldr	r1, [r4, #16]
 80097ba:	464a      	mov	r2, r9
 80097bc:	f7ff fe9c 	bl	80094f8 <memcpy>
 80097c0:	89a3      	ldrh	r3, [r4, #12]
 80097c2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80097c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80097ca:	81a3      	strh	r3, [r4, #12]
 80097cc:	6126      	str	r6, [r4, #16]
 80097ce:	6165      	str	r5, [r4, #20]
 80097d0:	444e      	add	r6, r9
 80097d2:	eba5 0509 	sub.w	r5, r5, r9
 80097d6:	6026      	str	r6, [r4, #0]
 80097d8:	60a5      	str	r5, [r4, #8]
 80097da:	463e      	mov	r6, r7
 80097dc:	42be      	cmp	r6, r7
 80097de:	d900      	bls.n	80097e2 <__ssputs_r+0x86>
 80097e0:	463e      	mov	r6, r7
 80097e2:	6820      	ldr	r0, [r4, #0]
 80097e4:	4632      	mov	r2, r6
 80097e6:	4641      	mov	r1, r8
 80097e8:	f000 faaa 	bl	8009d40 <memmove>
 80097ec:	68a3      	ldr	r3, [r4, #8]
 80097ee:	1b9b      	subs	r3, r3, r6
 80097f0:	60a3      	str	r3, [r4, #8]
 80097f2:	6823      	ldr	r3, [r4, #0]
 80097f4:	4433      	add	r3, r6
 80097f6:	6023      	str	r3, [r4, #0]
 80097f8:	2000      	movs	r0, #0
 80097fa:	e7db      	b.n	80097b4 <__ssputs_r+0x58>
 80097fc:	462a      	mov	r2, r5
 80097fe:	f000 fab9 	bl	8009d74 <_realloc_r>
 8009802:	4606      	mov	r6, r0
 8009804:	2800      	cmp	r0, #0
 8009806:	d1e1      	bne.n	80097cc <__ssputs_r+0x70>
 8009808:	6921      	ldr	r1, [r4, #16]
 800980a:	4650      	mov	r0, sl
 800980c:	f7ff fe8a 	bl	8009524 <_free_r>
 8009810:	e7c7      	b.n	80097a2 <__ssputs_r+0x46>
	...

08009814 <_svfiprintf_r>:
 8009814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009818:	4698      	mov	r8, r3
 800981a:	898b      	ldrh	r3, [r1, #12]
 800981c:	061b      	lsls	r3, r3, #24
 800981e:	b09d      	sub	sp, #116	; 0x74
 8009820:	4607      	mov	r7, r0
 8009822:	460d      	mov	r5, r1
 8009824:	4614      	mov	r4, r2
 8009826:	d50e      	bpl.n	8009846 <_svfiprintf_r+0x32>
 8009828:	690b      	ldr	r3, [r1, #16]
 800982a:	b963      	cbnz	r3, 8009846 <_svfiprintf_r+0x32>
 800982c:	2140      	movs	r1, #64	; 0x40
 800982e:	f7ff fee5 	bl	80095fc <_malloc_r>
 8009832:	6028      	str	r0, [r5, #0]
 8009834:	6128      	str	r0, [r5, #16]
 8009836:	b920      	cbnz	r0, 8009842 <_svfiprintf_r+0x2e>
 8009838:	230c      	movs	r3, #12
 800983a:	603b      	str	r3, [r7, #0]
 800983c:	f04f 30ff 	mov.w	r0, #4294967295
 8009840:	e0d1      	b.n	80099e6 <_svfiprintf_r+0x1d2>
 8009842:	2340      	movs	r3, #64	; 0x40
 8009844:	616b      	str	r3, [r5, #20]
 8009846:	2300      	movs	r3, #0
 8009848:	9309      	str	r3, [sp, #36]	; 0x24
 800984a:	2320      	movs	r3, #32
 800984c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009850:	f8cd 800c 	str.w	r8, [sp, #12]
 8009854:	2330      	movs	r3, #48	; 0x30
 8009856:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009a00 <_svfiprintf_r+0x1ec>
 800985a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800985e:	f04f 0901 	mov.w	r9, #1
 8009862:	4623      	mov	r3, r4
 8009864:	469a      	mov	sl, r3
 8009866:	f813 2b01 	ldrb.w	r2, [r3], #1
 800986a:	b10a      	cbz	r2, 8009870 <_svfiprintf_r+0x5c>
 800986c:	2a25      	cmp	r2, #37	; 0x25
 800986e:	d1f9      	bne.n	8009864 <_svfiprintf_r+0x50>
 8009870:	ebba 0b04 	subs.w	fp, sl, r4
 8009874:	d00b      	beq.n	800988e <_svfiprintf_r+0x7a>
 8009876:	465b      	mov	r3, fp
 8009878:	4622      	mov	r2, r4
 800987a:	4629      	mov	r1, r5
 800987c:	4638      	mov	r0, r7
 800987e:	f7ff ff6d 	bl	800975c <__ssputs_r>
 8009882:	3001      	adds	r0, #1
 8009884:	f000 80aa 	beq.w	80099dc <_svfiprintf_r+0x1c8>
 8009888:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800988a:	445a      	add	r2, fp
 800988c:	9209      	str	r2, [sp, #36]	; 0x24
 800988e:	f89a 3000 	ldrb.w	r3, [sl]
 8009892:	2b00      	cmp	r3, #0
 8009894:	f000 80a2 	beq.w	80099dc <_svfiprintf_r+0x1c8>
 8009898:	2300      	movs	r3, #0
 800989a:	f04f 32ff 	mov.w	r2, #4294967295
 800989e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80098a2:	f10a 0a01 	add.w	sl, sl, #1
 80098a6:	9304      	str	r3, [sp, #16]
 80098a8:	9307      	str	r3, [sp, #28]
 80098aa:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80098ae:	931a      	str	r3, [sp, #104]	; 0x68
 80098b0:	4654      	mov	r4, sl
 80098b2:	2205      	movs	r2, #5
 80098b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098b8:	4851      	ldr	r0, [pc, #324]	; (8009a00 <_svfiprintf_r+0x1ec>)
 80098ba:	f7f6 fc89 	bl	80001d0 <memchr>
 80098be:	9a04      	ldr	r2, [sp, #16]
 80098c0:	b9d8      	cbnz	r0, 80098fa <_svfiprintf_r+0xe6>
 80098c2:	06d0      	lsls	r0, r2, #27
 80098c4:	bf44      	itt	mi
 80098c6:	2320      	movmi	r3, #32
 80098c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80098cc:	0711      	lsls	r1, r2, #28
 80098ce:	bf44      	itt	mi
 80098d0:	232b      	movmi	r3, #43	; 0x2b
 80098d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80098d6:	f89a 3000 	ldrb.w	r3, [sl]
 80098da:	2b2a      	cmp	r3, #42	; 0x2a
 80098dc:	d015      	beq.n	800990a <_svfiprintf_r+0xf6>
 80098de:	9a07      	ldr	r2, [sp, #28]
 80098e0:	4654      	mov	r4, sl
 80098e2:	2000      	movs	r0, #0
 80098e4:	f04f 0c0a 	mov.w	ip, #10
 80098e8:	4621      	mov	r1, r4
 80098ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80098ee:	3b30      	subs	r3, #48	; 0x30
 80098f0:	2b09      	cmp	r3, #9
 80098f2:	d94e      	bls.n	8009992 <_svfiprintf_r+0x17e>
 80098f4:	b1b0      	cbz	r0, 8009924 <_svfiprintf_r+0x110>
 80098f6:	9207      	str	r2, [sp, #28]
 80098f8:	e014      	b.n	8009924 <_svfiprintf_r+0x110>
 80098fa:	eba0 0308 	sub.w	r3, r0, r8
 80098fe:	fa09 f303 	lsl.w	r3, r9, r3
 8009902:	4313      	orrs	r3, r2
 8009904:	9304      	str	r3, [sp, #16]
 8009906:	46a2      	mov	sl, r4
 8009908:	e7d2      	b.n	80098b0 <_svfiprintf_r+0x9c>
 800990a:	9b03      	ldr	r3, [sp, #12]
 800990c:	1d19      	adds	r1, r3, #4
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	9103      	str	r1, [sp, #12]
 8009912:	2b00      	cmp	r3, #0
 8009914:	bfbb      	ittet	lt
 8009916:	425b      	neglt	r3, r3
 8009918:	f042 0202 	orrlt.w	r2, r2, #2
 800991c:	9307      	strge	r3, [sp, #28]
 800991e:	9307      	strlt	r3, [sp, #28]
 8009920:	bfb8      	it	lt
 8009922:	9204      	strlt	r2, [sp, #16]
 8009924:	7823      	ldrb	r3, [r4, #0]
 8009926:	2b2e      	cmp	r3, #46	; 0x2e
 8009928:	d10c      	bne.n	8009944 <_svfiprintf_r+0x130>
 800992a:	7863      	ldrb	r3, [r4, #1]
 800992c:	2b2a      	cmp	r3, #42	; 0x2a
 800992e:	d135      	bne.n	800999c <_svfiprintf_r+0x188>
 8009930:	9b03      	ldr	r3, [sp, #12]
 8009932:	1d1a      	adds	r2, r3, #4
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	9203      	str	r2, [sp, #12]
 8009938:	2b00      	cmp	r3, #0
 800993a:	bfb8      	it	lt
 800993c:	f04f 33ff 	movlt.w	r3, #4294967295
 8009940:	3402      	adds	r4, #2
 8009942:	9305      	str	r3, [sp, #20]
 8009944:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009a10 <_svfiprintf_r+0x1fc>
 8009948:	7821      	ldrb	r1, [r4, #0]
 800994a:	2203      	movs	r2, #3
 800994c:	4650      	mov	r0, sl
 800994e:	f7f6 fc3f 	bl	80001d0 <memchr>
 8009952:	b140      	cbz	r0, 8009966 <_svfiprintf_r+0x152>
 8009954:	2340      	movs	r3, #64	; 0x40
 8009956:	eba0 000a 	sub.w	r0, r0, sl
 800995a:	fa03 f000 	lsl.w	r0, r3, r0
 800995e:	9b04      	ldr	r3, [sp, #16]
 8009960:	4303      	orrs	r3, r0
 8009962:	3401      	adds	r4, #1
 8009964:	9304      	str	r3, [sp, #16]
 8009966:	f814 1b01 	ldrb.w	r1, [r4], #1
 800996a:	4826      	ldr	r0, [pc, #152]	; (8009a04 <_svfiprintf_r+0x1f0>)
 800996c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009970:	2206      	movs	r2, #6
 8009972:	f7f6 fc2d 	bl	80001d0 <memchr>
 8009976:	2800      	cmp	r0, #0
 8009978:	d038      	beq.n	80099ec <_svfiprintf_r+0x1d8>
 800997a:	4b23      	ldr	r3, [pc, #140]	; (8009a08 <_svfiprintf_r+0x1f4>)
 800997c:	bb1b      	cbnz	r3, 80099c6 <_svfiprintf_r+0x1b2>
 800997e:	9b03      	ldr	r3, [sp, #12]
 8009980:	3307      	adds	r3, #7
 8009982:	f023 0307 	bic.w	r3, r3, #7
 8009986:	3308      	adds	r3, #8
 8009988:	9303      	str	r3, [sp, #12]
 800998a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800998c:	4433      	add	r3, r6
 800998e:	9309      	str	r3, [sp, #36]	; 0x24
 8009990:	e767      	b.n	8009862 <_svfiprintf_r+0x4e>
 8009992:	fb0c 3202 	mla	r2, ip, r2, r3
 8009996:	460c      	mov	r4, r1
 8009998:	2001      	movs	r0, #1
 800999a:	e7a5      	b.n	80098e8 <_svfiprintf_r+0xd4>
 800999c:	2300      	movs	r3, #0
 800999e:	3401      	adds	r4, #1
 80099a0:	9305      	str	r3, [sp, #20]
 80099a2:	4619      	mov	r1, r3
 80099a4:	f04f 0c0a 	mov.w	ip, #10
 80099a8:	4620      	mov	r0, r4
 80099aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80099ae:	3a30      	subs	r2, #48	; 0x30
 80099b0:	2a09      	cmp	r2, #9
 80099b2:	d903      	bls.n	80099bc <_svfiprintf_r+0x1a8>
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	d0c5      	beq.n	8009944 <_svfiprintf_r+0x130>
 80099b8:	9105      	str	r1, [sp, #20]
 80099ba:	e7c3      	b.n	8009944 <_svfiprintf_r+0x130>
 80099bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80099c0:	4604      	mov	r4, r0
 80099c2:	2301      	movs	r3, #1
 80099c4:	e7f0      	b.n	80099a8 <_svfiprintf_r+0x194>
 80099c6:	ab03      	add	r3, sp, #12
 80099c8:	9300      	str	r3, [sp, #0]
 80099ca:	462a      	mov	r2, r5
 80099cc:	4b0f      	ldr	r3, [pc, #60]	; (8009a0c <_svfiprintf_r+0x1f8>)
 80099ce:	a904      	add	r1, sp, #16
 80099d0:	4638      	mov	r0, r7
 80099d2:	f3af 8000 	nop.w
 80099d6:	1c42      	adds	r2, r0, #1
 80099d8:	4606      	mov	r6, r0
 80099da:	d1d6      	bne.n	800998a <_svfiprintf_r+0x176>
 80099dc:	89ab      	ldrh	r3, [r5, #12]
 80099de:	065b      	lsls	r3, r3, #25
 80099e0:	f53f af2c 	bmi.w	800983c <_svfiprintf_r+0x28>
 80099e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80099e6:	b01d      	add	sp, #116	; 0x74
 80099e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099ec:	ab03      	add	r3, sp, #12
 80099ee:	9300      	str	r3, [sp, #0]
 80099f0:	462a      	mov	r2, r5
 80099f2:	4b06      	ldr	r3, [pc, #24]	; (8009a0c <_svfiprintf_r+0x1f8>)
 80099f4:	a904      	add	r1, sp, #16
 80099f6:	4638      	mov	r0, r7
 80099f8:	f000 f87a 	bl	8009af0 <_printf_i>
 80099fc:	e7eb      	b.n	80099d6 <_svfiprintf_r+0x1c2>
 80099fe:	bf00      	nop
 8009a00:	0800a988 	.word	0x0800a988
 8009a04:	0800a992 	.word	0x0800a992
 8009a08:	00000000 	.word	0x00000000
 8009a0c:	0800975d 	.word	0x0800975d
 8009a10:	0800a98e 	.word	0x0800a98e

08009a14 <_printf_common>:
 8009a14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a18:	4616      	mov	r6, r2
 8009a1a:	4699      	mov	r9, r3
 8009a1c:	688a      	ldr	r2, [r1, #8]
 8009a1e:	690b      	ldr	r3, [r1, #16]
 8009a20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009a24:	4293      	cmp	r3, r2
 8009a26:	bfb8      	it	lt
 8009a28:	4613      	movlt	r3, r2
 8009a2a:	6033      	str	r3, [r6, #0]
 8009a2c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009a30:	4607      	mov	r7, r0
 8009a32:	460c      	mov	r4, r1
 8009a34:	b10a      	cbz	r2, 8009a3a <_printf_common+0x26>
 8009a36:	3301      	adds	r3, #1
 8009a38:	6033      	str	r3, [r6, #0]
 8009a3a:	6823      	ldr	r3, [r4, #0]
 8009a3c:	0699      	lsls	r1, r3, #26
 8009a3e:	bf42      	ittt	mi
 8009a40:	6833      	ldrmi	r3, [r6, #0]
 8009a42:	3302      	addmi	r3, #2
 8009a44:	6033      	strmi	r3, [r6, #0]
 8009a46:	6825      	ldr	r5, [r4, #0]
 8009a48:	f015 0506 	ands.w	r5, r5, #6
 8009a4c:	d106      	bne.n	8009a5c <_printf_common+0x48>
 8009a4e:	f104 0a19 	add.w	sl, r4, #25
 8009a52:	68e3      	ldr	r3, [r4, #12]
 8009a54:	6832      	ldr	r2, [r6, #0]
 8009a56:	1a9b      	subs	r3, r3, r2
 8009a58:	42ab      	cmp	r3, r5
 8009a5a:	dc26      	bgt.n	8009aaa <_printf_common+0x96>
 8009a5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009a60:	1e13      	subs	r3, r2, #0
 8009a62:	6822      	ldr	r2, [r4, #0]
 8009a64:	bf18      	it	ne
 8009a66:	2301      	movne	r3, #1
 8009a68:	0692      	lsls	r2, r2, #26
 8009a6a:	d42b      	bmi.n	8009ac4 <_printf_common+0xb0>
 8009a6c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009a70:	4649      	mov	r1, r9
 8009a72:	4638      	mov	r0, r7
 8009a74:	47c0      	blx	r8
 8009a76:	3001      	adds	r0, #1
 8009a78:	d01e      	beq.n	8009ab8 <_printf_common+0xa4>
 8009a7a:	6823      	ldr	r3, [r4, #0]
 8009a7c:	68e5      	ldr	r5, [r4, #12]
 8009a7e:	6832      	ldr	r2, [r6, #0]
 8009a80:	f003 0306 	and.w	r3, r3, #6
 8009a84:	2b04      	cmp	r3, #4
 8009a86:	bf08      	it	eq
 8009a88:	1aad      	subeq	r5, r5, r2
 8009a8a:	68a3      	ldr	r3, [r4, #8]
 8009a8c:	6922      	ldr	r2, [r4, #16]
 8009a8e:	bf0c      	ite	eq
 8009a90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a94:	2500      	movne	r5, #0
 8009a96:	4293      	cmp	r3, r2
 8009a98:	bfc4      	itt	gt
 8009a9a:	1a9b      	subgt	r3, r3, r2
 8009a9c:	18ed      	addgt	r5, r5, r3
 8009a9e:	2600      	movs	r6, #0
 8009aa0:	341a      	adds	r4, #26
 8009aa2:	42b5      	cmp	r5, r6
 8009aa4:	d11a      	bne.n	8009adc <_printf_common+0xc8>
 8009aa6:	2000      	movs	r0, #0
 8009aa8:	e008      	b.n	8009abc <_printf_common+0xa8>
 8009aaa:	2301      	movs	r3, #1
 8009aac:	4652      	mov	r2, sl
 8009aae:	4649      	mov	r1, r9
 8009ab0:	4638      	mov	r0, r7
 8009ab2:	47c0      	blx	r8
 8009ab4:	3001      	adds	r0, #1
 8009ab6:	d103      	bne.n	8009ac0 <_printf_common+0xac>
 8009ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8009abc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ac0:	3501      	adds	r5, #1
 8009ac2:	e7c6      	b.n	8009a52 <_printf_common+0x3e>
 8009ac4:	18e1      	adds	r1, r4, r3
 8009ac6:	1c5a      	adds	r2, r3, #1
 8009ac8:	2030      	movs	r0, #48	; 0x30
 8009aca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009ace:	4422      	add	r2, r4
 8009ad0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009ad4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009ad8:	3302      	adds	r3, #2
 8009ada:	e7c7      	b.n	8009a6c <_printf_common+0x58>
 8009adc:	2301      	movs	r3, #1
 8009ade:	4622      	mov	r2, r4
 8009ae0:	4649      	mov	r1, r9
 8009ae2:	4638      	mov	r0, r7
 8009ae4:	47c0      	blx	r8
 8009ae6:	3001      	adds	r0, #1
 8009ae8:	d0e6      	beq.n	8009ab8 <_printf_common+0xa4>
 8009aea:	3601      	adds	r6, #1
 8009aec:	e7d9      	b.n	8009aa2 <_printf_common+0x8e>
	...

08009af0 <_printf_i>:
 8009af0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009af4:	7e0f      	ldrb	r7, [r1, #24]
 8009af6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009af8:	2f78      	cmp	r7, #120	; 0x78
 8009afa:	4691      	mov	r9, r2
 8009afc:	4680      	mov	r8, r0
 8009afe:	460c      	mov	r4, r1
 8009b00:	469a      	mov	sl, r3
 8009b02:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009b06:	d807      	bhi.n	8009b18 <_printf_i+0x28>
 8009b08:	2f62      	cmp	r7, #98	; 0x62
 8009b0a:	d80a      	bhi.n	8009b22 <_printf_i+0x32>
 8009b0c:	2f00      	cmp	r7, #0
 8009b0e:	f000 80d8 	beq.w	8009cc2 <_printf_i+0x1d2>
 8009b12:	2f58      	cmp	r7, #88	; 0x58
 8009b14:	f000 80a3 	beq.w	8009c5e <_printf_i+0x16e>
 8009b18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009b1c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009b20:	e03a      	b.n	8009b98 <_printf_i+0xa8>
 8009b22:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009b26:	2b15      	cmp	r3, #21
 8009b28:	d8f6      	bhi.n	8009b18 <_printf_i+0x28>
 8009b2a:	a101      	add	r1, pc, #4	; (adr r1, 8009b30 <_printf_i+0x40>)
 8009b2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009b30:	08009b89 	.word	0x08009b89
 8009b34:	08009b9d 	.word	0x08009b9d
 8009b38:	08009b19 	.word	0x08009b19
 8009b3c:	08009b19 	.word	0x08009b19
 8009b40:	08009b19 	.word	0x08009b19
 8009b44:	08009b19 	.word	0x08009b19
 8009b48:	08009b9d 	.word	0x08009b9d
 8009b4c:	08009b19 	.word	0x08009b19
 8009b50:	08009b19 	.word	0x08009b19
 8009b54:	08009b19 	.word	0x08009b19
 8009b58:	08009b19 	.word	0x08009b19
 8009b5c:	08009ca9 	.word	0x08009ca9
 8009b60:	08009bcd 	.word	0x08009bcd
 8009b64:	08009c8b 	.word	0x08009c8b
 8009b68:	08009b19 	.word	0x08009b19
 8009b6c:	08009b19 	.word	0x08009b19
 8009b70:	08009ccb 	.word	0x08009ccb
 8009b74:	08009b19 	.word	0x08009b19
 8009b78:	08009bcd 	.word	0x08009bcd
 8009b7c:	08009b19 	.word	0x08009b19
 8009b80:	08009b19 	.word	0x08009b19
 8009b84:	08009c93 	.word	0x08009c93
 8009b88:	682b      	ldr	r3, [r5, #0]
 8009b8a:	1d1a      	adds	r2, r3, #4
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	602a      	str	r2, [r5, #0]
 8009b90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009b94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009b98:	2301      	movs	r3, #1
 8009b9a:	e0a3      	b.n	8009ce4 <_printf_i+0x1f4>
 8009b9c:	6820      	ldr	r0, [r4, #0]
 8009b9e:	6829      	ldr	r1, [r5, #0]
 8009ba0:	0606      	lsls	r6, r0, #24
 8009ba2:	f101 0304 	add.w	r3, r1, #4
 8009ba6:	d50a      	bpl.n	8009bbe <_printf_i+0xce>
 8009ba8:	680e      	ldr	r6, [r1, #0]
 8009baa:	602b      	str	r3, [r5, #0]
 8009bac:	2e00      	cmp	r6, #0
 8009bae:	da03      	bge.n	8009bb8 <_printf_i+0xc8>
 8009bb0:	232d      	movs	r3, #45	; 0x2d
 8009bb2:	4276      	negs	r6, r6
 8009bb4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009bb8:	485e      	ldr	r0, [pc, #376]	; (8009d34 <_printf_i+0x244>)
 8009bba:	230a      	movs	r3, #10
 8009bbc:	e019      	b.n	8009bf2 <_printf_i+0x102>
 8009bbe:	680e      	ldr	r6, [r1, #0]
 8009bc0:	602b      	str	r3, [r5, #0]
 8009bc2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009bc6:	bf18      	it	ne
 8009bc8:	b236      	sxthne	r6, r6
 8009bca:	e7ef      	b.n	8009bac <_printf_i+0xbc>
 8009bcc:	682b      	ldr	r3, [r5, #0]
 8009bce:	6820      	ldr	r0, [r4, #0]
 8009bd0:	1d19      	adds	r1, r3, #4
 8009bd2:	6029      	str	r1, [r5, #0]
 8009bd4:	0601      	lsls	r1, r0, #24
 8009bd6:	d501      	bpl.n	8009bdc <_printf_i+0xec>
 8009bd8:	681e      	ldr	r6, [r3, #0]
 8009bda:	e002      	b.n	8009be2 <_printf_i+0xf2>
 8009bdc:	0646      	lsls	r6, r0, #25
 8009bde:	d5fb      	bpl.n	8009bd8 <_printf_i+0xe8>
 8009be0:	881e      	ldrh	r6, [r3, #0]
 8009be2:	4854      	ldr	r0, [pc, #336]	; (8009d34 <_printf_i+0x244>)
 8009be4:	2f6f      	cmp	r7, #111	; 0x6f
 8009be6:	bf0c      	ite	eq
 8009be8:	2308      	moveq	r3, #8
 8009bea:	230a      	movne	r3, #10
 8009bec:	2100      	movs	r1, #0
 8009bee:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009bf2:	6865      	ldr	r5, [r4, #4]
 8009bf4:	60a5      	str	r5, [r4, #8]
 8009bf6:	2d00      	cmp	r5, #0
 8009bf8:	bfa2      	ittt	ge
 8009bfa:	6821      	ldrge	r1, [r4, #0]
 8009bfc:	f021 0104 	bicge.w	r1, r1, #4
 8009c00:	6021      	strge	r1, [r4, #0]
 8009c02:	b90e      	cbnz	r6, 8009c08 <_printf_i+0x118>
 8009c04:	2d00      	cmp	r5, #0
 8009c06:	d04d      	beq.n	8009ca4 <_printf_i+0x1b4>
 8009c08:	4615      	mov	r5, r2
 8009c0a:	fbb6 f1f3 	udiv	r1, r6, r3
 8009c0e:	fb03 6711 	mls	r7, r3, r1, r6
 8009c12:	5dc7      	ldrb	r7, [r0, r7]
 8009c14:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009c18:	4637      	mov	r7, r6
 8009c1a:	42bb      	cmp	r3, r7
 8009c1c:	460e      	mov	r6, r1
 8009c1e:	d9f4      	bls.n	8009c0a <_printf_i+0x11a>
 8009c20:	2b08      	cmp	r3, #8
 8009c22:	d10b      	bne.n	8009c3c <_printf_i+0x14c>
 8009c24:	6823      	ldr	r3, [r4, #0]
 8009c26:	07de      	lsls	r6, r3, #31
 8009c28:	d508      	bpl.n	8009c3c <_printf_i+0x14c>
 8009c2a:	6923      	ldr	r3, [r4, #16]
 8009c2c:	6861      	ldr	r1, [r4, #4]
 8009c2e:	4299      	cmp	r1, r3
 8009c30:	bfde      	ittt	le
 8009c32:	2330      	movle	r3, #48	; 0x30
 8009c34:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009c38:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009c3c:	1b52      	subs	r2, r2, r5
 8009c3e:	6122      	str	r2, [r4, #16]
 8009c40:	f8cd a000 	str.w	sl, [sp]
 8009c44:	464b      	mov	r3, r9
 8009c46:	aa03      	add	r2, sp, #12
 8009c48:	4621      	mov	r1, r4
 8009c4a:	4640      	mov	r0, r8
 8009c4c:	f7ff fee2 	bl	8009a14 <_printf_common>
 8009c50:	3001      	adds	r0, #1
 8009c52:	d14c      	bne.n	8009cee <_printf_i+0x1fe>
 8009c54:	f04f 30ff 	mov.w	r0, #4294967295
 8009c58:	b004      	add	sp, #16
 8009c5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c5e:	4835      	ldr	r0, [pc, #212]	; (8009d34 <_printf_i+0x244>)
 8009c60:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009c64:	6829      	ldr	r1, [r5, #0]
 8009c66:	6823      	ldr	r3, [r4, #0]
 8009c68:	f851 6b04 	ldr.w	r6, [r1], #4
 8009c6c:	6029      	str	r1, [r5, #0]
 8009c6e:	061d      	lsls	r5, r3, #24
 8009c70:	d514      	bpl.n	8009c9c <_printf_i+0x1ac>
 8009c72:	07df      	lsls	r7, r3, #31
 8009c74:	bf44      	itt	mi
 8009c76:	f043 0320 	orrmi.w	r3, r3, #32
 8009c7a:	6023      	strmi	r3, [r4, #0]
 8009c7c:	b91e      	cbnz	r6, 8009c86 <_printf_i+0x196>
 8009c7e:	6823      	ldr	r3, [r4, #0]
 8009c80:	f023 0320 	bic.w	r3, r3, #32
 8009c84:	6023      	str	r3, [r4, #0]
 8009c86:	2310      	movs	r3, #16
 8009c88:	e7b0      	b.n	8009bec <_printf_i+0xfc>
 8009c8a:	6823      	ldr	r3, [r4, #0]
 8009c8c:	f043 0320 	orr.w	r3, r3, #32
 8009c90:	6023      	str	r3, [r4, #0]
 8009c92:	2378      	movs	r3, #120	; 0x78
 8009c94:	4828      	ldr	r0, [pc, #160]	; (8009d38 <_printf_i+0x248>)
 8009c96:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009c9a:	e7e3      	b.n	8009c64 <_printf_i+0x174>
 8009c9c:	0659      	lsls	r1, r3, #25
 8009c9e:	bf48      	it	mi
 8009ca0:	b2b6      	uxthmi	r6, r6
 8009ca2:	e7e6      	b.n	8009c72 <_printf_i+0x182>
 8009ca4:	4615      	mov	r5, r2
 8009ca6:	e7bb      	b.n	8009c20 <_printf_i+0x130>
 8009ca8:	682b      	ldr	r3, [r5, #0]
 8009caa:	6826      	ldr	r6, [r4, #0]
 8009cac:	6961      	ldr	r1, [r4, #20]
 8009cae:	1d18      	adds	r0, r3, #4
 8009cb0:	6028      	str	r0, [r5, #0]
 8009cb2:	0635      	lsls	r5, r6, #24
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	d501      	bpl.n	8009cbc <_printf_i+0x1cc>
 8009cb8:	6019      	str	r1, [r3, #0]
 8009cba:	e002      	b.n	8009cc2 <_printf_i+0x1d2>
 8009cbc:	0670      	lsls	r0, r6, #25
 8009cbe:	d5fb      	bpl.n	8009cb8 <_printf_i+0x1c8>
 8009cc0:	8019      	strh	r1, [r3, #0]
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	6123      	str	r3, [r4, #16]
 8009cc6:	4615      	mov	r5, r2
 8009cc8:	e7ba      	b.n	8009c40 <_printf_i+0x150>
 8009cca:	682b      	ldr	r3, [r5, #0]
 8009ccc:	1d1a      	adds	r2, r3, #4
 8009cce:	602a      	str	r2, [r5, #0]
 8009cd0:	681d      	ldr	r5, [r3, #0]
 8009cd2:	6862      	ldr	r2, [r4, #4]
 8009cd4:	2100      	movs	r1, #0
 8009cd6:	4628      	mov	r0, r5
 8009cd8:	f7f6 fa7a 	bl	80001d0 <memchr>
 8009cdc:	b108      	cbz	r0, 8009ce2 <_printf_i+0x1f2>
 8009cde:	1b40      	subs	r0, r0, r5
 8009ce0:	6060      	str	r0, [r4, #4]
 8009ce2:	6863      	ldr	r3, [r4, #4]
 8009ce4:	6123      	str	r3, [r4, #16]
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009cec:	e7a8      	b.n	8009c40 <_printf_i+0x150>
 8009cee:	6923      	ldr	r3, [r4, #16]
 8009cf0:	462a      	mov	r2, r5
 8009cf2:	4649      	mov	r1, r9
 8009cf4:	4640      	mov	r0, r8
 8009cf6:	47d0      	blx	sl
 8009cf8:	3001      	adds	r0, #1
 8009cfa:	d0ab      	beq.n	8009c54 <_printf_i+0x164>
 8009cfc:	6823      	ldr	r3, [r4, #0]
 8009cfe:	079b      	lsls	r3, r3, #30
 8009d00:	d413      	bmi.n	8009d2a <_printf_i+0x23a>
 8009d02:	68e0      	ldr	r0, [r4, #12]
 8009d04:	9b03      	ldr	r3, [sp, #12]
 8009d06:	4298      	cmp	r0, r3
 8009d08:	bfb8      	it	lt
 8009d0a:	4618      	movlt	r0, r3
 8009d0c:	e7a4      	b.n	8009c58 <_printf_i+0x168>
 8009d0e:	2301      	movs	r3, #1
 8009d10:	4632      	mov	r2, r6
 8009d12:	4649      	mov	r1, r9
 8009d14:	4640      	mov	r0, r8
 8009d16:	47d0      	blx	sl
 8009d18:	3001      	adds	r0, #1
 8009d1a:	d09b      	beq.n	8009c54 <_printf_i+0x164>
 8009d1c:	3501      	adds	r5, #1
 8009d1e:	68e3      	ldr	r3, [r4, #12]
 8009d20:	9903      	ldr	r1, [sp, #12]
 8009d22:	1a5b      	subs	r3, r3, r1
 8009d24:	42ab      	cmp	r3, r5
 8009d26:	dcf2      	bgt.n	8009d0e <_printf_i+0x21e>
 8009d28:	e7eb      	b.n	8009d02 <_printf_i+0x212>
 8009d2a:	2500      	movs	r5, #0
 8009d2c:	f104 0619 	add.w	r6, r4, #25
 8009d30:	e7f5      	b.n	8009d1e <_printf_i+0x22e>
 8009d32:	bf00      	nop
 8009d34:	0800a999 	.word	0x0800a999
 8009d38:	0800a9aa 	.word	0x0800a9aa

08009d3c <__retarget_lock_acquire_recursive>:
 8009d3c:	4770      	bx	lr

08009d3e <__retarget_lock_release_recursive>:
 8009d3e:	4770      	bx	lr

08009d40 <memmove>:
 8009d40:	4288      	cmp	r0, r1
 8009d42:	b510      	push	{r4, lr}
 8009d44:	eb01 0402 	add.w	r4, r1, r2
 8009d48:	d902      	bls.n	8009d50 <memmove+0x10>
 8009d4a:	4284      	cmp	r4, r0
 8009d4c:	4623      	mov	r3, r4
 8009d4e:	d807      	bhi.n	8009d60 <memmove+0x20>
 8009d50:	1e43      	subs	r3, r0, #1
 8009d52:	42a1      	cmp	r1, r4
 8009d54:	d008      	beq.n	8009d68 <memmove+0x28>
 8009d56:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009d5a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009d5e:	e7f8      	b.n	8009d52 <memmove+0x12>
 8009d60:	4402      	add	r2, r0
 8009d62:	4601      	mov	r1, r0
 8009d64:	428a      	cmp	r2, r1
 8009d66:	d100      	bne.n	8009d6a <memmove+0x2a>
 8009d68:	bd10      	pop	{r4, pc}
 8009d6a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009d6e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009d72:	e7f7      	b.n	8009d64 <memmove+0x24>

08009d74 <_realloc_r>:
 8009d74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d78:	4680      	mov	r8, r0
 8009d7a:	4614      	mov	r4, r2
 8009d7c:	460e      	mov	r6, r1
 8009d7e:	b921      	cbnz	r1, 8009d8a <_realloc_r+0x16>
 8009d80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d84:	4611      	mov	r1, r2
 8009d86:	f7ff bc39 	b.w	80095fc <_malloc_r>
 8009d8a:	b92a      	cbnz	r2, 8009d98 <_realloc_r+0x24>
 8009d8c:	f7ff fbca 	bl	8009524 <_free_r>
 8009d90:	4625      	mov	r5, r4
 8009d92:	4628      	mov	r0, r5
 8009d94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d98:	f000 f81b 	bl	8009dd2 <_malloc_usable_size_r>
 8009d9c:	4284      	cmp	r4, r0
 8009d9e:	4607      	mov	r7, r0
 8009da0:	d802      	bhi.n	8009da8 <_realloc_r+0x34>
 8009da2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009da6:	d812      	bhi.n	8009dce <_realloc_r+0x5a>
 8009da8:	4621      	mov	r1, r4
 8009daa:	4640      	mov	r0, r8
 8009dac:	f7ff fc26 	bl	80095fc <_malloc_r>
 8009db0:	4605      	mov	r5, r0
 8009db2:	2800      	cmp	r0, #0
 8009db4:	d0ed      	beq.n	8009d92 <_realloc_r+0x1e>
 8009db6:	42bc      	cmp	r4, r7
 8009db8:	4622      	mov	r2, r4
 8009dba:	4631      	mov	r1, r6
 8009dbc:	bf28      	it	cs
 8009dbe:	463a      	movcs	r2, r7
 8009dc0:	f7ff fb9a 	bl	80094f8 <memcpy>
 8009dc4:	4631      	mov	r1, r6
 8009dc6:	4640      	mov	r0, r8
 8009dc8:	f7ff fbac 	bl	8009524 <_free_r>
 8009dcc:	e7e1      	b.n	8009d92 <_realloc_r+0x1e>
 8009dce:	4635      	mov	r5, r6
 8009dd0:	e7df      	b.n	8009d92 <_realloc_r+0x1e>

08009dd2 <_malloc_usable_size_r>:
 8009dd2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009dd6:	1f18      	subs	r0, r3, #4
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	bfbc      	itt	lt
 8009ddc:	580b      	ldrlt	r3, [r1, r0]
 8009dde:	18c0      	addlt	r0, r0, r3
 8009de0:	4770      	bx	lr
	...

08009de4 <_init>:
 8009de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009de6:	bf00      	nop
 8009de8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009dea:	bc08      	pop	{r3}
 8009dec:	469e      	mov	lr, r3
 8009dee:	4770      	bx	lr

08009df0 <_fini>:
 8009df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009df2:	bf00      	nop
 8009df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009df6:	bc08      	pop	{r3}
 8009df8:	469e      	mov	lr, r3
 8009dfa:	4770      	bx	lr
