Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date              : Sat Jun 23 16:59:54 2018
| Host              : KEN running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
| Design            : design_1_wrapper
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
---------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y0

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    1 |        32 |         0 |
| BUFH  |    0 |        72 |         0 |
| BUFIO |    0 |        20 |         0 |
| MMCM  |    0 |         5 |         0 |
| PLL   |    0 |         5 |         0 |
| BUFR  |    0 |        20 |         0 |
| BUFMR |    0 |        10 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+-----------------------+------------------+--------------+-------+
|       |                       |                  |   Num Loads  |       |
+-------+-----------------------+------------------+------+-------+-------+
| Index | BUFG Cell             | Net Name         | BELs | Sites | Fixed |
+-------+-----------------------+------------------+------+-------+-------+
|     1 | clk_in_IBUF_BUFG_inst | clk_in_IBUF_BUFG |   66 |    18 |    no |
+-------+-----------------------+------------------+------+-------+-------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+-----------------------------------------------+-----------------------------------------------+--------------+-------+
|       |                                               |                                               |   Num Loads  |       |
+-------+-----------------------------------------------+-----------------------------------------------+------+-------+-------+
| Index | Local Clk Src                                 | Net Name                                      | BELs | Sites | Fixed |
+-------+-----------------------------------------------+-----------------------------------------------+------+-------+-------+
|     1 | design_1_i/clk_div_1/inst/clk_out_reg         | design_1_i/clk_div_1/inst/clk_out             |    1 |     1 |    no |
|     2 | design_1_i/clk_div_0/inst/clk_out_reg         | design_1_i/clk_div_0/inst/clk_out             |    2 |     2 |    no |
|     3 | design_1_i/four_2_input_nand_gate_0/Y1_INST_0 | design_1_i/four_2_input_nand_gate_0/Y1        |    2 |     2 |    no |
|     4 | design_1_i/four_2_input_nand_gate_0/Y3_INST_0 | design_1_i/four_2_input_nand_gate_0/Y3        |    2 |     2 |    no |
|     5 | design_1_i/decimal_counter_1/inst/Qa_INST_0   | design_1_i/decimal_counter_1/inst/Qa          |    5 |     5 |    no |
|     6 | design_1_i/decimal_counter_2/inst/Qa_INST_0   | design_1_i/decimal_counter_2/inst/Qa          |    5 |     4 |    no |
|     7 | design_1_i/four_2_input_nand_gate_0/Y2_INST_0 | design_1_i/four_2_input_nand_gate_0/Y2        |    5 |     3 |    no |
|     8 | design_1_i/decimal_counter_0/inst/a_reg_C     | design_1_i/decimal_counter_0/inst/a_reg_C_n_0 |    6 |     3 |    no |
|     9 | design_1_i/decimal_counter_3/inst/a_reg_C     | design_1_i/decimal_counter_3/inst/a_reg_C_n_0 |    6 |     4 |    no |
|    10 | design_1_i/decimal_counter_4/inst/Qa_INST_0   | design_1_i/decimal_counter_4/inst/Qa          |   12 |     7 |    no |
|    11 | GND_IBUF_inst                                 | GND_IBUF                                      |   40 |    24 |   yes |
+-------+-----------------------------------------------+-----------------------------------------------+------+-------+-------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   98 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 12000 |    0 |  1800 |    0 |    40 |    0 |    20 |    0 |    20 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 14400 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |  7600 |    0 |  1200 |    0 |    10 |    0 |     5 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites.


8. Net wise resources used in clock region X1Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |  Clock Net Name  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------+
| BUFG        | BUFHCE_X1Y8 |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  66 |     0 |        0 | clk_in_IBUF_BUFG |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y0 [get_cells clk_in_IBUF_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y26 [get_ports clk_in]

# Clock net "GND_IBUF" driven by instance "GND_IBUF_inst" located at site "IOB_X0Y11"
#startgroup
create_pblock {CLKAG_GND_IBUF}
add_cells_to_pblock [get_pblocks  {CLKAG_GND_IBUF}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="GND_IBUF"}]]]
resize_pblock [get_pblocks {CLKAG_GND_IBUF}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "clk_in_IBUF_BUFG" driven by instance "clk_in_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_clk_in_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk_in_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_in_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk_in_IBUF_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "design_1_i/clk_div_0/inst/clk_out" driven by instance "design_1_i/clk_div_0/inst/clk_out_reg" located at site "SLICE_X62Y27"
#startgroup
create_pblock {CLKAG_design_1_i/clk_div_0/inst/clk_out}
add_cells_to_pblock [get_pblocks  {CLKAG_design_1_i/clk_div_0/inst/clk_out}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/clk_div_0/inst/clk_out"}]]]
resize_pblock [get_pblocks {CLKAG_design_1_i/clk_div_0/inst/clk_out}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "design_1_i/clk_div_1/inst/clk_out" driven by instance "design_1_i/clk_div_1/inst/clk_out_reg" located at site "SLICE_X61Y26"
#startgroup
create_pblock {CLKAG_design_1_i/clk_div_1/inst/clk_out}
add_cells_to_pblock [get_pblocks  {CLKAG_design_1_i/clk_div_1/inst/clk_out}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/clk_div_1/inst/clk_out"}]]]
resize_pblock [get_pblocks {CLKAG_design_1_i/clk_div_1/inst/clk_out}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "design_1_i/decimal_counter_0/inst/a_reg_C_n_0" driven by instance "design_1_i/decimal_counter_0/inst/a_reg_C" located at site "SLICE_X62Y26"
#startgroup
create_pblock {CLKAG_design_1_i/decimal_counter_0/inst/a_reg_C_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_design_1_i/decimal_counter_0/inst/a_reg_C_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/decimal_counter_0/inst/a_reg_C_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_design_1_i/decimal_counter_0/inst/a_reg_C_n_0}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "design_1_i/decimal_counter_1/inst/Qa" driven by instance "design_1_i/decimal_counter_1/inst/Qa_INST_0" located at site "SLICE_X59Y23"
#startgroup
create_pblock {CLKAG_design_1_i/decimal_counter_1/inst/Qa}
add_cells_to_pblock [get_pblocks  {CLKAG_design_1_i/decimal_counter_1/inst/Qa}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/decimal_counter_1/inst/Qa"}]]]
resize_pblock [get_pblocks {CLKAG_design_1_i/decimal_counter_1/inst/Qa}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "design_1_i/decimal_counter_2/inst/Qa" driven by instance "design_1_i/decimal_counter_2/inst/Qa_INST_0" located at site "SLICE_X59Y26"
#startgroup
create_pblock {CLKAG_design_1_i/decimal_counter_2/inst/Qa}
add_cells_to_pblock [get_pblocks  {CLKAG_design_1_i/decimal_counter_2/inst/Qa}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/decimal_counter_2/inst/Qa"}]]]
resize_pblock [get_pblocks {CLKAG_design_1_i/decimal_counter_2/inst/Qa}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "design_1_i/decimal_counter_3/inst/a_reg_C_n_0" driven by instance "design_1_i/decimal_counter_3/inst/a_reg_C" located at site "SLICE_X59Y25"
#startgroup
create_pblock {CLKAG_design_1_i/decimal_counter_3/inst/a_reg_C_n_0}
add_cells_to_pblock [get_pblocks  {CLKAG_design_1_i/decimal_counter_3/inst/a_reg_C_n_0}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/decimal_counter_3/inst/a_reg_C_n_0"}]]]
resize_pblock [get_pblocks {CLKAG_design_1_i/decimal_counter_3/inst/a_reg_C_n_0}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "design_1_i/decimal_counter_4/inst/Qa" driven by instance "design_1_i/decimal_counter_4/inst/Qa_INST_0" located at site "SLICE_X60Y27"
#startgroup
create_pblock {CLKAG_design_1_i/decimal_counter_4/inst/Qa}
add_cells_to_pblock [get_pblocks  {CLKAG_design_1_i/decimal_counter_4/inst/Qa}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/decimal_counter_4/inst/Qa"}]]]
resize_pblock [get_pblocks {CLKAG_design_1_i/decimal_counter_4/inst/Qa}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "design_1_i/four_2_input_nand_gate_0/Y1" driven by instance "design_1_i/four_2_input_nand_gate_0/Y1_INST_0" located at site "SLICE_X61Y24"
#startgroup
create_pblock {CLKAG_design_1_i/four_2_input_nand_gate_0/Y1}
add_cells_to_pblock [get_pblocks  {CLKAG_design_1_i/four_2_input_nand_gate_0/Y1}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/four_2_input_nand_gate_0/Y1"}]]]
resize_pblock [get_pblocks {CLKAG_design_1_i/four_2_input_nand_gate_0/Y1}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "design_1_i/four_2_input_nand_gate_0/Y2" driven by instance "design_1_i/four_2_input_nand_gate_0/Y2_INST_0" located at site "SLICE_X60Y24"
#startgroup
create_pblock {CLKAG_design_1_i/four_2_input_nand_gate_0/Y2}
add_cells_to_pblock [get_pblocks  {CLKAG_design_1_i/four_2_input_nand_gate_0/Y2}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/four_2_input_nand_gate_0/Y2"}]]]
resize_pblock [get_pblocks {CLKAG_design_1_i/four_2_input_nand_gate_0/Y2}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "design_1_i/four_2_input_nand_gate_0/Y3" driven by instance "design_1_i/four_2_input_nand_gate_0/Y3_INST_0" located at site "SLICE_X60Y24"
#startgroup
create_pblock {CLKAG_design_1_i/four_2_input_nand_gate_0/Y3}
add_cells_to_pblock [get_pblocks  {CLKAG_design_1_i/four_2_input_nand_gate_0/Y3}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="design_1_i/four_2_input_nand_gate_0/Y3"}]]]
resize_pblock [get_pblocks {CLKAG_design_1_i/four_2_input_nand_gate_0/Y3}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup
