# TinyHEVC

This project is aimed at creating a minimal HEVC encoder that  can run on a mid-range FPGA device.  

The features that will be supported
1.   Intra only
2.   CTU：32x32 (or 16x16)
3.   CU：  4x4 8x8 ( 16x16 maybe）
4.   TU ： 4x4 8x8
5.   All intra prediction mode support
6.   CABAC
