P. Vuillod , L. Benini , G. De Micheli, Re-mapping for low power under tight timing constraints, Proceedings of the 1997 international symposium on Low power electronics and design, p.287-292, August 18-20, 1997, Monterey, California, USA
Diana Marculescu , Radu Marculescu , Massoud Pedram, Theoretical bounds for switching activity analysis in finite-state machines, Proceedings of the 1998 international symposium on Low power electronics and design, p.36-41, August 10-12, 1998, Monterey, California, USA
John R. Sacha , Mary Jane Irwin, The logarithmic number system for strength reduction in adaptive filtering, Proceedings of the 1998 international symposium on Low power electronics and design, p.256-261, August 10-12, 1998, Monterey, California, USA
D. Gizopoulos , N. Kranitis , A. Paschalis , M. Psarakis , Y. Zorian, Effective low power BIST for datapaths (poster paper), Proceedings of the conference on Design, automation and test in Europe, p.757, March 27-30, 2000, Paris, France
Nicola Nicolici , Bashir M. Al-Hashimi, Power Conscious Test Synthesis and Scheduling for BIST RTL Data Paths, Proceedings of the 2000 IEEE International Test Conference, p.662, October 03-05, 2000
Chi-Hong Hwang , Allen C.-H. Wu, A predictive system shutdown method for energy saving of event-driven computation, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.28-32, November 09-13, 1997, San Jose, California, United States
Amitabh Menon , S. K. Nandy , Mahesh Mehendale, Multivoltage scheduling with voltage-partitioned variable storage, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
Diana Marculescu , Radu Marculescu , Massoud Pedram, Stochastic sequential machine synthesis targeting constrained sequence generation, Proceedings of the 33rd annual Design Automation Conference, p.696-701, June 03-07, 1996, Las Vegas, Nevada, USA
Masanori Muroyama , Akihiko Hyodo , Hiroto Yasuura , Tohru Ishihara, A Power Minimization Technique for Arithmetic Circuits by Cell Selection, Proceedings of the 2002 Asia and South Pacific Design Automation Conference, p.268, January 07-11, 2002
Enrico Macii , Massoud Pedram , Fabio Somenzi, High-level power modeling, estimation, and optimization, Proceedings of the 34th annual Design Automation Conference, p.504-511, June 09-13, 1997, Anaheim, California, USA
A. P. Kakarountas , H. Michail , V. Kokkinos , V. Spiliotopoulos , S. Nikolaidis , C. A. Goutis, High-level safety mechanisms for safety-critical application-specific low power devices, Proceedings of the 9th WSEAS International Conference on Computers, p.1-5, July 14-16, 2005, Athens, Greece
Massoud Pedram , Xunwei Wu, Analysis of power-clocked CMOS with application to the design of energy-recovery circuits, Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.339-344, January 2000, Yokohama, Japan
Ki-Seok Chung , Taewhan Kim , C. L. Liu, G-vector: A New Model for Glitch Analysis in Logic Circuits, Journal of VLSI Signal Processing Systems, v.27 n.3, p.235-251, March 1, 2001
H. P. Peixoto , M. F. Jacome, Algorithm and architecture-level design space exploration using hierarchical data flows, Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors, p.272, July 14-16, 1997
Wei-Chung Cheng , Massoud Pedram, Power-optimal encoding for DRAM address bus (poster session), Proceedings of the 2000 international symposium on Low power electronics and design, p.250-252, July 25-27, 2000, Rapallo, Italy
Jaynarayan T. Tudu , Deepak Malani , Virendra Singh, ILP based approach for input vector controlled (IVC) toggle maximization in combinational circuits, Proceedings of the 16th international conference on Progress in VLSI Design and Test, July 01-04, 2012, Shibpur, West Bengal, India
Anand Paul , A. Ebenezer Jeyakumar , P. N. Neelakantan , K. John Pratheep, Energy recovery strategy for low power CMOS circuits design, Proceedings of the 2nd WSEAS International Conference on Electronics, Control and Signal Processing, p.1-5, December 07-09, 2003, Singapore
Ki-Seok Chung , Taewhan Kim , C. L. Liu, G-vector: A New Model for Glitch Analysis in Logic Circuits, Journal of VLSI Signal Processing Systems, v.27 n.3, p.235-251, March 1, 2001
P. Kh. Latypov, Energy Saving Testing of Circuits, Automation and Remote Control, v.62 n.4, p.653-655, April 2001
Wei-Chung Cheng , Massoud Pedram, Power-optimal encoding for a DRAM address bus, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.2, p.109-118, April 2002
Takumi Okuhira , Tohru Ishihara, Unified gated flip-flops for reducing the clocking power in register circuits, Proceedings of the 21st international conference on Integrated circuit and system design: power and timing modeling, optimization, and simulation, p.237-246, September 26-29, 2011, Madrid, Spain
Anand Raghunathan , Sujit Dey , Niraj K. Jha, Glitch analysis and reduction in register transfer level power optimization, Proceedings of the 33rd annual Design Automation Conference, p.331-336, June 03-07, 1996, Las Vegas, Nevada, USA
Nicola Nicolici , Bashir M. Al-Hashimi, Multiple Scan Chains for Power Minimization during Test Application in Sequential Circuits, IEEE Transactions on Computers, v.51 n.6, p.721-734, June 2002
Qi Wang , Sumit Roy, RTL Power Optimization with Gate-Level Accuracy, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.39, November 09-13, 2003
Patrick Girard, Low Power Testing of VLSI Circuits: Problems and Solutions, Proceedings of the 1st International Symposium on Quality of Electronic Design, p.173, March 20-22, 2000
Behnam Amelifard , Massoud Pedram, Design of an efficient power delivery network in an soc to enable dynamic power management, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA
Puneet Gupta , Andrew B. Kahng , Swamy Muddu, Quantifying Error in Dynamic Power Estimation of CMOS Circuits, Analog Integrated Circuits and Signal Processing, v.42 n.3, p.253-264, March     2005
Kamal S. Khouri , Ganesh Lakshminarayana , Niraj K. Jha, Fast high-level power estimation for control-flow intensive design, Proceedings of the 1998 international symposium on Low power electronics and design, p.299-304, August 10-12, 1998, Monterey, California, USA
José C. S. Palma , Leandro Soares Indrusiak , Fernando G. Moraes , Alberto Garcia Ortiz , Manfred Glesner , Ricardo A. L. Reis, Adaptive coding in networks-on-chip: transition activity reduction versus power overhead of the codec circuitry, Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation, September 13-15, 2006, Montpellier, France
Hai Zhou , D. F. Wong, Optimal low powerX OR gate decomposition, Proceedings of the 37th conference on Design automation, p.104-107, June 05-09, 2000, Los Angeles, California, United States
Venkatesan Muthukumar , Bharath Radhakrishnan , Henry Selvaraj, Multiple voltage and frequency scheduling for power minimization, Journal of Systems Architecture: the EUROMICRO Journal, v.51 n.6-7, p.382-394, June-July 2005
Hai Zhou , D. F. Wong, An exact gate decomposition algorithm for low-power technology mapping, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.575-580, November 09-13, 1997, San Jose, California, USA
Takeshi Sakamoto , Takashi Yamada , Mamoru Mukuno , Yoshifumi Matsushita , Yasoo Harada , Hiroto Yasuura, Power analysis techniques for SoC with improved wiring models, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA
M. Y. L. Wisniewski , E. Yashchin , R. L. Franch , D. P. Conrady , G. Fiorenza , I. C. Noyan, Estimating the efficiency of collaborative problem-solving, with applications to chip design, IBM Journal of Research and Development, v.47 n.1, p.77-88, January 2003
Chris C. N. Chu , D. F. Wong, A matrix synthesis approach to thermal placement, Proceedings of the 1997 international symposium on Physical design, p.163-168, April 14-16, 1997, Napa Valley, California, United States
Dinesh Ramanathan , Rajesh Gupta, System level online power management algorithms, Proceedings of the conference on Design, automation and test in Europe, p.606-611, March 27-30, 2000, Paris, France
P. Girard , L. Guiller , C. Landrault , S. Pravossoudovitch, Low Power BIST Design by Hypergraph Partitioning: Methodology and Architectures, Proceedings of the 2000 IEEE International Test Conference, p.652, October 03-05, 2000
Nicola Nicolici , Bashir M. Al-Hashimi, Power-Conscious Test Synthesis and Scheduling, IEEE Design & Test, v.20 n.04, p.48-55, July 2003
Ali Iranli , Peyman Rezvani , Massoud Pedram, Low power synthesis of finite state machines with mixed D and T flip-flops, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan
Dinesh Ramanathan , Sandy Irani , Rajesh Gupta, Latency effects of system level power management algorithms, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Massoud Pedram , Qing Wu, Design considerations for battery-powered electronics, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.861-866, June 21-25, 1999, New Orleans, Louisiana, USA
Massimiliano Erba , Roberto Rossi , Valentino Liberali , Andrea Tettamanzi, An Evolutionary Approach to Automatic Generation of VHDL Code for Low-Power Digital Filters, Proceedings of the 4th European Conference on Genetic Programming, p.36-50, April 18-20, 2001
M. Münch , B. Wurth , R. Mehra , J. Sproch , N. Wehn, Automating RT-level operand isolation to minimize power consumption in datapaths, Proceedings of the conference on Design, automation and test in Europe, p.624-633, March 27-30, 2000, Paris, France
Bo Fu , Qiaoyan Yu , Paul Ampadu, Energy-delay minimization in nanoscale domino logic, Proceedings of the 16th ACM Great Lakes symposium on VLSI, April 30-May 01, 2006, Philadelphia, PA, USA
Anand Raghunathan , Sujit Dey , Niraj K. Jha, High-level macro-modeling and estimation techniques for switching activity and power consumption, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.4, p.538-557, August 2003
Eun-Gu Jung , Jeong-Gun Lee , Kyoung-Son Jhang , Jeong-A Lee , Dongsoo Har, Asynchronous Layered Interface of Multimedia SoCs for Multiple Outstanding Transactions, Journal of VLSI Signal Processing Systems, v.46 n.2-3, p.133-151, March     2007
Qing Wu , Qinru Qiu , Massoud Pedram, An interleaved dual-battery power supply for battery-operated electronics, Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.387-390, January 2000, Yokohama, Japan
Vinay Devadas , Hakan Aydin, On the interplay of dynamic voltage scaling and dynamic power management in real-time embedded applications, Proceedings of the 8th ACM international conference on Embedded software, October 19-24, 2008, Atlanta, GA, USA
Behnam Amelifard , Farzan Fallah , Massoud Pedarm, Low-power fanout optimization using MTCMOS and multi-Vt techniques, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany
Azadeh Davoodi , Ankur Srivastava, Voltage scheduling under unpredictabilities: a risk management paradigm, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.2, p.354-368, April 2005
I. A. Murashko , V. N. Yarmolik, Pseudorandom Test Pattern Generators for Built-in Self-Testing: A Power Reduction Method, Automation and Remote Control, v.65 n.8, p.1265-1275, August 2004
Yann-Rue Lin , Cheng-Tsung Hwang , Allen C.-H. Wu, Scheduling techniques for variable voltage low power designs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.2 n.2, p.81-97, April 1997
Qinru Qiu , Qing Wu , Daniel Burns , Douglas Holzhauer, Lifetime aware resource management for sensor network using distributed genetic algorithm, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany
Jesse D. Thomason , Kenji Yoshigoe , R. B. Lenin , James M. Bridges , Srini Ramaswamy, Differentiated service strategies for ad-hoc wireless sensor networks in harsh communication environments, Wireless Networks, v.18 n.5, p.551-564, July      2012
Mahesh Mamidipaka , Dan Hirschberg , Nikil Dutt, Low power address encoding using self-organizing lists, Proceedings of the 2001 international symposium on Low power electronics and design, p.188-193, August 2001, Huntington Beach, California, USA
Subrata Das , Satrajit Ghosh , Parthasarathi Dasgupta , Samar Sensarma, Algorithms for rotation symmetric Boolean functions, International Journal of Information and Coding Theory, v.2 n.4, p.238-265, December 2014
Mahesh N. Mamidipaka , Daniel S. Hirschberg , Nikil D. Dutt, Adaptive low-power address encoding techniques using self-organizing lists, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.5, p.827-834, October 2003
Atsushi Sakai , Takashi Yamada , Yoshifumi Matsushita , Hiroto Yasuura, Routing methodology for minimizing 1nterconnect energy dissipation, Proceedings of the 13th ACM Great Lakes symposium on VLSI, April 28-29, 2003, Washington, D. C., USA
Wei-Chung Cheng , Massoud Pedram, Low power techniques for address encoding and memory allocation, Proceedings of the 2001 Asia and South Pacific Design Automation Conference, p.245-250, January 2001, Yokohama, Japan
A. Doboli, Integrated hardware-software co-synthesis for design of embedded systems under power and latency constraints, Proceedings of the conference on Design, automation and test in Europe, p.612-619, March 2001, Munich, Germany
Vijay Sundararajan , Keshab K. Parhi, Low Power Gate Resizing of Combinational Circuits by Buffer-Redistribution, Proceedings of the 20th Anniversary Conference on Advanced Research in VLSI, p.170, March 21-24, 1999
L. Benini , G. De Micheli , A. Lioy , E. Macii , G. Odasso , M. Poncino, Computational kernels and their application to sequential power optimization, Proceedings of the 35th annual Design Automation Conference, p.764-769, June 15-19, 1998, San Francisco, California, USA
Feng Gao , John P. Hayes, ILP-based optimization of sequential circuits for low power, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
Sudarshan Banerjee , Nikil Dutt, FIFO power optimization for on-chip networks, Proceedings of the 14th ACM Great Lakes symposium on VLSI, April 26-28, 2004, Boston, MA, USA
Ki-Seok Chung , C. L. Liu, Local transformation techniques for multi-level logic  circuits utilizing circuit symmetries for power reduction, Proceedings of the 1998 international symposium on Low power electronics and design, p.215-220, August 10-12, 1998, Monterey, California, USA
Ilya Obridko , Ran Ginosar, Minimal energy asynchronous dynamic adders, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.9, p.1043-1047, September 2006
Chi-Hong Hwang , Allen C.-H. Wu, A predictive system shutdown method for energy saving of event-driven computation, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.2, p.226-241, April 2000
Priyadarshan Patra , Unni Narayanan, Automated phase assignment for the synthesis of low power domino circuits, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.379-384, June 21-25, 1999, New Orleans, Louisiana, USA
Mahesh Mamidipaka , Nikil Dutt, On-chip Stack Based Memory Organization for Low Power Embedded Architectures, Proceedings of the conference on Design, Automation and Test in Europe, p.11082, March 03-07, 2003
Steve Haga , Natasha Reeves , Rajeev Barua , Diana Marculescu, Dynamic Functional Unit Assignment for Low Power, Proceedings of the conference on Design, Automation and Test in Europe, p.11052, March 03-07, 2003
Tiffany M. Mintz , James P. Davis, Low-power tradeoffs for mobile computing applications: embedded processors versus custom computing kernels, Proceedings of the 45th annual southeast regional conference, March 23-24, 2007, Winston-Salem, North Carolina
Diana Marculescu , Radu Marculescu , Massoud Pedram, Stochastic sequential machine synthesis with application to constrained sequence generation, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.3, p.658-681, July 2000
Sasan Iman , Massoud Pedram, POSE: power optimization and synthesis environment, Proceedings of the 33rd annual Design Automation Conference, p.21-26, June 03-07, 1996, Las Vegas, Nevada, USA
Ki-Wook Kim , Taewhan Kim , Ting-Ting Hwang , Sung-Mo Kang , C. L. Liu, Logic transformation for low-power synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.2, p.265-283, April 2002
Assim Sagahyroon , Fadi A. Aloul, Using SAT-based techniques in power estimation, Microelectronics Journal, v.38 n.6-7, p.706-715, June, 2007
Steve Haga , Natasha Reeves , Rajeev Barua , Diana Marculescu, Dynamic functional unit assignment for low power, The Journal of Supercomputing, v.31 n.1, p.47-62, January 2005
Michael J. Alexander, Power optimization for FPGA look-up tables, Proceedings of the 1997 international symposium on Physical design, p.156-162, April 14-16, 1997, Napa Valley, California, USA
Jun Cheng Chi , Hung Hsie Lee , Sung Han Tsai , Mely Chen Chi, Gate level multiple supply voltage assignment algorithm for power optimization under timing constraint, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.6, p.637-648, June 2007
Chang-woo Kang , Massoud Pedram, Technology mapping for low leakage power and high speed with hot-carrier effect consideration, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan
Atsushi Sakai , Takashi Yamada , Yoshifumi Matsushita , Hiroto Yasuura, Reduction of coupling effects by optimizing the 3-D configuration of the routing grid, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.5, p.951-954, October 2003
Huy T. Nguyen , Abhijit Chatterjee , Rabindra K. Roy, Activity Measures for Fast Relative Power Estimation in Numerical Transformation for Low Power DSP Synthesis, Journal of VLSI Signal Processing Systems, v.18 n.1, p.25-38, Jan. 1998
Mehdi Kamal , Ali Afzali-Kusha , Saeed Safari , Massoud Pedram, Design of NBTI-resilient extensible processors, Integration, the VLSI Journal, v.49 n.C, p.22-34, March 2015
Behnam Amelifard , Farzan Fallah , Massoud Pedram, Low-power fanout optimization using multi threshold voltages and multi channel lengths, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.4, p.478-489, April 2009
Hanif Fatemi , Behnam Amelifar , Massoud Pedram, Power optimal MTCMOS repeater insertion for global buses, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA
Ashoka Sathanur , Antonio Pullini , Luca Benini , Alberto Macii , Enrico Macii , Massimo Poncino, Timing-driven row-based power gating, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA
K. Keutzer , O. Coudert , R. Haddad, What is the state of the art in commercial EDA tools for low power?, Proceedings of the 1996 international symposium on Low power electronics and design, p.181-187, August 12-14, 1996, Monterey, California, USA
Yumin Zhang , Xiaobo (Sharon) Hu , Danny Z. Chen, Efficient global register allocation for minimizing energy consumption, ACM SIGPLAN Notices, v.37 n.4, April 2002
Nicola Nicolici , Bashir M. Al-Hashimi, Testability Trade-Offs for BIST Data Paths, Journal of Electronic Testing: Theory and Applications, v.20 n.2, p.169-179, April 2004
Yannick Bonhomme , Patrick Girard , Loïs Guiller , Christian Landrault , Serge Pravossoudovitch , Arnaud Virazel, A Gated Clock Scheme for Low Power Testing of Logic Cores, Journal of Electronic Testing: Theory and Applications, v.22 n.1, p.89-99, February  2006
Kshirasagar Naik , David S. L. Wei, Software implementation strategies for power-conscious systems, Mobile Networks and Applications, v.6 n.3, p.291-305, June 2001
Saraju P. Mohanty , N. Ranganathan, Energy-efficient datapath scheduling using multiple voltages and dynamic clocking, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.10 n.2, p.330-353, April 2005
Nicola Nicolici , Bashir M. Al-Hashimi, TACKLING TEST TRADE-OFFS FOR BIST RTL DATA PATHS: BIST AREA OVERHEAD, TEST APPLICATION TIME AND POWER DISSIPATION, Proceedings of the 2001 IEEE International Test Conference, p.72, October 30-November 01, 2001
Gung-Yu Pan , Jing-Yang Jou , Bo-Cheng Lai, Scalable Power Management Using Multilevel Reinforcement Learning for Multiprocessors, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.19 n.4, p.1-23, August 2014
Rami Melhem , Nevine AbouGhazaleh , Hakan Aydin , Daniel Mossé, Power management points in power-aware real-time systems, Power aware computing, Kluwer Academic Publishers, Norwell, MA, 2002
Ion Bucur , Nicolae Cupcea , Adrian Surpateanu , Costin Stefanescu , Florin Radulescu, Power-aware, depth-optimum and area minimization mapping of K-LUT based FPGA circuits, WSEAS Transactions on Computers, v.8 n.11, p.1812-1824, November 2009
Haisang Wu , Binoy Ravindran , E. Douglas Jensen , Peng Li, Energy-efficient, utility accrual scheduling under resource constraints for mobile embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.3, p.513-542, August 2006
Ion Bucur , Ioana Fagarasan , Cornel Popescu , Costin-Anton Boiangiu , George Culea, On K-LUT based FPGA optimum delay and optimal area mapping, Proceedings of the 10th WSEAS international conference on Mathematical and computational methods in science and engineering, p.137-142, November 07-09, 2008, Bucharest, Romania
Hiroyuki Okamura , Tadashi Dohi , Shunji Osaki, Performance analysis of a transaction based software system with shutdown, Proceedings of the 2nd international workshop on Software and performance, p.168-179, September 2000, Ottawa, Ontario, Canada
Rami Melhem , Daniel Mossé , Elmootazbellah (Mootaz) Elnozahy, The Interplay of Power Management and Fault Recovery in Real-Time Systems, IEEE Transactions on Computers, v.53 n.2, p.217-231, February 2004
Gung-Yu Pan , Jed Yang , Jing-Yang Jou , Bo-Cheng Charles Lai, Scalable Global Power Management Policy Based on Combinatorial Optimization for Multiprocessors, ACM Transactions on Embedded Computing Systems (TECS), v.14 n.4, December 2015
Marcus T. Schmitz , Bashir M. Al-Hashimi , Petru Eles, Iterative schedule optimization for voltage scalable distributed embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.1, p.182-217, February 2004
Luca Benini , Giovanni De Micheli, Logic synthesis for low power, Logic Synthesis and Verification, Kluwer Academic Publishers, Norwell, MA, 2001
Sung-Mo Kang, Elements of low power design for integrated systems, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea
Jo Dale Carothers , Radjakichenin Radjassamy, Low Power VLSI Design Techniques - The Current State, Integrated Computer-Aided Engineering, v.5 n.2, p.153-176, April 1998
Youn-Long Lin, Recent developments in high-level synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.2 n.1, p.2-21, Jan. 1997
Stephen P. Boyd , Seung-Jean Kim , Dinesh D. Patil , Mark A. Horowitz, Digital Circuit Optimization via Geometric Programming, Operations Research, v.53 n.6, p.899-932, November-December 2005
A. H. Farrahi , D. J. Hathaway , M. Wang , M. Sarrafzadeh, Quality of EDA CAD Tools: Definitions, Metrics and Directions, Proceedings of the 1st International Symposium on Quality of Electronic Design, p.395, March 20-22, 2000
Luca Benini , Giovanni de Micheli, System-level power optimization: techniques and tools, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.5 n.2, p.115-192, April 2000
