#-----------------------------------------------------------
# xsim v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jun  6 10:35:53 2022
# Process ID: 806
# Current directory: /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/myproject/xsim_script.tcl}
# Log file: /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/xsim.log
# Journal file: /data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -autoloadwcfg -tclbatch {myproject.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source myproject.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_out_1_ap_vld -into $const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_out_1 -into $const_size_out_1_group -radix hex
## set const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_in_1_ap_vld -into $const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_in_1 -into $const_size_in_1_group -radix hex
## set layer12_out_group [add_wave_group layer12_out(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer12_out_0_V_ap_vld -into $layer12_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer12_out_0_V -into $layer12_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set conv1d_input_group [add_wave_group conv1d_input(wire) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/conv1d_input_V_ap_vld -into $conv1d_input_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/conv1d_input_V -into $conv1d_input_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_conv1d_input_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer12_out_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_const_size_in_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_const_size_out_1 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/const_size_out_1_ap_vld -into $tb_const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/const_size_out_1 -into $tb_const_size_out_1_group -radix hex
## set tb_const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/const_size_in_1_ap_vld -into $tb_const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/const_size_in_1 -into $tb_const_size_in_1_group -radix hex
## set tb_layer12_out_group [add_wave_group layer12_out(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer12_out_0_V_ap_vld -into $tb_layer12_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer12_out_0_V -into $tb_layer12_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_conv1d_input_group [add_wave_group conv1d_input(wire) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/conv1d_input_V_ap_vld -into $tb_conv1d_input_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/conv1d_input_V -into $tb_conv1d_input_group -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "106000"
// RTL Simulation : 1 / 1 [100.00%] @ "181000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 191250 ps : File "/data/dhoang/L1BTag/hls4ml_conversion/L1B_v9_v2/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 411
## quit
INFO: [Common 17-206] Exiting xsim at Mon Jun  6 10:36:01 2022...
