verilog xil_defaultlib --include "../../../../SoC_soc_24.srcs/sources_1/bd/Micri_blaze_usonic/ipshared/4fba" --include "../../../../SoC_soc_24.srcs/sources_1/bd/Micri_blaze_usonic/ipshared/ec67/hdl" \
"../../../bd/Micri_blaze_usonic/ip/Micri_blaze_usonic_clk_wiz_0_0/Micri_blaze_usonic_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/Micri_blaze_usonic/ip/Micri_blaze_usonic_clk_wiz_0_0/Micri_blaze_usonic_clk_wiz_0_0.v" \
"../../../bd/Micri_blaze_usonic/ip/Micri_blaze_usonic_lmb_bram_0/sim/Micri_blaze_usonic_lmb_bram_0.v" \
"../../../bd/Micri_blaze_usonic/ip/Micri_blaze_usonic_xbar_0/sim/Micri_blaze_usonic_xbar_0.v" \
"../../../bd/Micri_blaze_usonic/ipshared/95ef/src/clock_library.v" \
"../../../bd/Micri_blaze_usonic/ipshared/95ef/src/controler_usonic.v" \
"../../../bd/Micri_blaze_usonic/ipshared/95ef/src/exam2_sequential_logic_edge_detecter.v" \
"../../../bd/Micri_blaze_usonic/ipshared/95ef/hdl/myip_usonic_v1_0_S00_AXI.v" \
"../../../bd/Micri_blaze_usonic/ipshared/95ef/hdl/myip_usonic_v1_0.v" \
"../../../bd/Micri_blaze_usonic/ip/Micri_blaze_usonic_myip_usonic_0_0/sim/Micri_blaze_usonic_myip_usonic_0_0.v" \
"../../../bd/Micri_blaze_usonic/sim/Micri_blaze_usonic.v" \

verilog xil_defaultlib "glbl.v"

nosort
