Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 13:16:23 2020
| Host         : DESKTOP-V6SRKDT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Camera_Demo_timing_summary_routed.rpt -pb Camera_Demo_timing_summary_routed.pb -rpx Camera_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : Camera_Demo
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 257 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -20.457     -591.619                     68                 2027        0.032        0.000                      0                 2027       -0.155       -0.155                       1                  1250  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                        ------------         ----------      --------------
MIPI_Trans_Driver/camera_clock/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1                         {0.000 5.000}        10.000          100.000         
    CLKFBIN                                  {0.000 5.000}        10.000          100.000         
    Mini_HDMI_Driver/U0/SerialClk            {0.000 1.000}        2.000           500.000         
    PixelClkIO                               {0.000 5.000}        10.000          100.000         
    SerialClkIO                              {0.000 1.000}        2.000           500.000         
  clkfbout_clk_wiz_1                         {0.000 5.000}        10.000          100.000         
dphy_hs_clock_p                              {0.000 2.380}        4.761           210.040         
  pclk                                       {0.000 9.522}        19.044          52.510          
i_clk                                        {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                         {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0                         {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0                         {0.000 5.000}        10.000          100.000         
sys_clk_pin                                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1                       {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0_1                       {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0_1                       {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MIPI_Trans_Driver/camera_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                             -20.457     -591.619                     68                 1100        0.087        0.000                      0                 1100        3.000        0.000                       0                   665  
    CLKFBIN                                                                                                                                                                                    8.751        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                                 7.845        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                               -0.155       -0.155                       1                    10  
  clkfbout_clk_wiz_1                                                                                                                                                                           7.845        0.000                       0                     3  
dphy_hs_clock_p                                                                                                                                                                                2.606        0.000                       0                     9  
  pclk                                             8.056        0.000                      0                  469        0.063        0.000                      0                  469        9.022        0.000                       0                   284  
i_clk                                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                               3.698        0.000                      0                  179        0.106        0.000                      0                  179        4.500        0.000                       0                   152  
  clk_out2_clk_wiz_0                               0.783        0.000                      0                  237        0.169        0.000                      0                  237        0.264        0.000                       0                   110  
  clkfbout_clk_wiz_0                                                                                                                                                                           7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                             3.699        0.000                      0                  179        0.106        0.000                      0                  179        4.500        0.000                       0                   152  
  clk_out2_clk_wiz_0_1                             0.784        0.000                      0                  237        0.169        0.000                      0                  237        0.264        0.000                       0                   110  
  clkfbout_clk_wiz_0_1                                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_1    PixelClkIO                  5.014        0.000                      0                   38        0.152        0.000                      0                   38  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.698        0.000                      0                  179        0.032        0.000                      0                  179  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          0.783        0.000                      0                  237        0.102        0.000                      0                  237  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.698        0.000                      0                  179        0.032        0.000                      0                  179  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        0.783        0.000                      0                  237        0.102        0.000                      0                  237  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_1  clk_out1_clk_wiz_1        8.455        0.000                      0                    4        0.443        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MIPI_Trans_Driver/camera_clock/inst/clk_in1
  To Clock:  MIPI_Trans_Driver/camera_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MIPI_Trans_Driver/camera_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPI_Trans_Driver/camera_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :           68  Failing Endpoints,  Worst Slack      -20.457ns,  Total Violation     -591.619ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -20.457ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/s_dividend_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Saturation_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        30.370ns  (logic 18.878ns (62.160%)  route 11.492ns (37.840%))
  Logic Levels:           63  (CARRY4=48 LUT3=12 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.617     1.617    RGB_To_HSV0/o_clk_pixel
    SLICE_X23Y14         FDRE                                         r  RGB_To_HSV0/s_dividend_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDRE (Prop_fdre_C_Q)         0.456     2.073 r  RGB_To_HSV0/s_dividend_reg[16]/Q
                         net (fo=6, routed)           0.833     2.906    RGB_To_HSV0/s_dividend_reg_n_0_[16]
    SLICE_X23Y14         LUT6 (Prop_lut6_I2_O)        0.124     3.030 r  RGB_To_HSV0/Saturation[7]_i_118/O
                         net (fo=13, routed)          0.521     3.551    RGB_To_HSV0/Saturation[7]_i_118_n_0
    SLICE_X23Y13         LUT4 (Prop_lut4_I1_O)        0.124     3.675 r  RGB_To_HSV0/Saturation[7]_i_110/O
                         net (fo=4, routed)           0.884     4.558    RGB_To_HSV0/Saturation[7]_i_110_n_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.124     4.682 r  RGB_To_HSV0/Saturation[7]_i_115/O
                         net (fo=1, routed)           0.000     4.682    RGB_To_HSV0/Saturation[7]_i_115_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.080 r  RGB_To_HSV0/Saturation_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000     5.080    RGB_To_HSV0/Saturation_reg[7]_i_92_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  RGB_To_HSV0/Saturation_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000     5.194    RGB_To_HSV0/Saturation_reg[7]_i_89_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.465 r  RGB_To_HSV0/Saturation_reg[7]_i_88/CO[0]
                         net (fo=11, routed)          0.634     6.099    RGB_To_HSV0/Saturation_reg[7]_i_88_n_3
    SLICE_X20Y14         LUT3 (Prop_lut3_I0_O)        0.373     6.472 r  RGB_To_HSV0/Saturation[7]_i_99/O
                         net (fo=1, routed)           0.000     6.472    RGB_To_HSV0/Saturation[7]_i_99_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.022 r  RGB_To_HSV0/Saturation_reg[7]_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.022    RGB_To_HSV0/Saturation_reg[7]_i_80_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  RGB_To_HSV0/Saturation_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000     7.136    RGB_To_HSV0/Saturation_reg[7]_i_77_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.293 r  RGB_To_HSV0/Saturation_reg[7]_i_76/CO[1]
                         net (fo=11, routed)          0.673     7.966    RGB_To_HSV0/Saturation_reg[7]_i_76_n_2
    SLICE_X19Y14         LUT3 (Prop_lut3_I0_O)        0.329     8.295 r  RGB_To_HSV0/Saturation[7]_i_87/O
                         net (fo=1, routed)           0.000     8.295    RGB_To_HSV0/Saturation[7]_i_87_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.845 r  RGB_To_HSV0/Saturation_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.845    RGB_To_HSV0/Saturation_reg[7]_i_68_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.959 r  RGB_To_HSV0/Saturation_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     8.959    RGB_To_HSV0/Saturation_reg[7]_i_65_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.116 r  RGB_To_HSV0/Saturation_reg[7]_i_64/CO[1]
                         net (fo=11, routed)          0.564     9.681    RGB_To_HSV0/Saturation_reg[7]_i_64_n_2
    SLICE_X18Y14         LUT3 (Prop_lut3_I0_O)        0.329    10.010 r  RGB_To_HSV0/Saturation[7]_i_75/O
                         net (fo=1, routed)           0.000    10.010    RGB_To_HSV0/Saturation[7]_i_75_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.543 r  RGB_To_HSV0/Saturation_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.543    RGB_To_HSV0/Saturation_reg[7]_i_56_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.660 r  RGB_To_HSV0/Saturation_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.660    RGB_To_HSV0/Saturation_reg[7]_i_53_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.817 r  RGB_To_HSV0/Saturation_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.585    11.401    RGB_To_HSV0/Saturation_reg[7]_i_52_n_2
    SLICE_X18Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    12.204 r  RGB_To_HSV0/Saturation_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.204    RGB_To_HSV0/Saturation_reg[7]_i_44_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.321 r  RGB_To_HSV0/Saturation_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    12.321    RGB_To_HSV0/Saturation_reg[7]_i_41_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.478 r  RGB_To_HSV0/Saturation_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.551    13.029    RGB_To_HSV0/Saturation_reg[7]_i_40_n_2
    SLICE_X19Y17         LUT3 (Prop_lut3_I0_O)        0.332    13.361 r  RGB_To_HSV0/Saturation[7]_i_51/O
                         net (fo=1, routed)           0.000    13.361    RGB_To_HSV0/Saturation[7]_i_51_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.911 r  RGB_To_HSV0/Saturation_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.911    RGB_To_HSV0/Saturation_reg[7]_i_32_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.025 r  RGB_To_HSV0/Saturation_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.025    RGB_To_HSV0/Saturation_reg[7]_i_29_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.182 r  RGB_To_HSV0/Saturation_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.634    14.816    RGB_To_HSV0/Saturation_reg[7]_i_28_n_2
    SLICE_X20Y17         LUT3 (Prop_lut3_I0_O)        0.329    15.145 r  RGB_To_HSV0/Saturation[7]_i_39/O
                         net (fo=1, routed)           0.000    15.145    RGB_To_HSV0/Saturation[7]_i_39_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.695 r  RGB_To_HSV0/Saturation_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.695    RGB_To_HSV0/Saturation_reg[7]_i_17_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.809 r  RGB_To_HSV0/Saturation_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.809    RGB_To_HSV0/Saturation_reg[7]_i_14_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.966 r  RGB_To_HSV0/Saturation_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.555    16.521    RGB_To_HSV0/Saturation_reg[7]_i_13_n_2
    SLICE_X21Y17         LUT3 (Prop_lut3_I0_O)        0.329    16.850 r  RGB_To_HSV0/Saturation[7]_i_27/O
                         net (fo=1, routed)           0.000    16.850    RGB_To_HSV0/Saturation[7]_i_27_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.400 r  RGB_To_HSV0/Saturation_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.400    RGB_To_HSV0/Saturation_reg[7]_i_8_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.514 r  RGB_To_HSV0/Saturation_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.514    RGB_To_HSV0/Saturation_reg[7]_i_4_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.671 r  RGB_To_HSV0/Saturation_reg[7]_i_3/CO[1]
                         net (fo=11, routed)          0.762    18.432    RGB_To_HSV0/Saturation_reg[7]_i_3_n_2
    SLICE_X23Y17         LUT3 (Prop_lut3_I0_O)        0.329    18.761 r  RGB_To_HSV0/Saturation[7]_i_24/O
                         net (fo=1, routed)           0.000    18.761    RGB_To_HSV0/Saturation[7]_i_24_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.311 r  RGB_To_HSV0/Saturation_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.311    RGB_To_HSV0/Saturation_reg[7]_i_7_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.425 r  RGB_To_HSV0/Saturation_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.425    RGB_To_HSV0/Saturation_reg[7]_i_2_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.603 r  RGB_To_HSV0/Saturation_reg[7]_i_1/CO[1]
                         net (fo=12, routed)          0.550    20.153    RGB_To_HSV0/s_quotient[7]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    20.953 r  RGB_To_HSV0/Saturation_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.953    RGB_To_HSV0/Saturation_reg[6]_i_5_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.070 r  RGB_To_HSV0/Saturation_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.070    RGB_To_HSV0/Saturation_reg[6]_i_2_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.249 r  RGB_To_HSV0/Saturation_reg[6]_i_1/CO[1]
                         net (fo=12, routed)          0.547    21.796    RGB_To_HSV0/s_quotient[6]
    SLICE_X23Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.584 r  RGB_To_HSV0/Saturation_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.584    RGB_To_HSV0/Saturation_reg[5]_i_5_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.698 r  RGB_To_HSV0/Saturation_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.698    RGB_To_HSV0/Saturation_reg[5]_i_2_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.876 r  RGB_To_HSV0/Saturation_reg[5]_i_1/CO[1]
                         net (fo=12, routed)          0.571    23.447    RGB_To_HSV0/s_quotient[5]
    SLICE_X22Y21         LUT3 (Prop_lut3_I0_O)        0.329    23.776 r  RGB_To_HSV0/Saturation[4]_i_12/O
                         net (fo=1, routed)           0.000    23.776    RGB_To_HSV0/Saturation[4]_i_12_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.309 r  RGB_To_HSV0/Saturation_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.309    RGB_To_HSV0/Saturation_reg[4]_i_5_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.426 r  RGB_To_HSV0/Saturation_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.426    RGB_To_HSV0/Saturation_reg[4]_i_2_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.605 r  RGB_To_HSV0/Saturation_reg[4]_i_1/CO[1]
                         net (fo=12, routed)          0.779    25.384    RGB_To_HSV0/s_quotient[4]
    SLICE_X21Y21         LUT3 (Prop_lut3_I0_O)        0.332    25.716 r  RGB_To_HSV0/Saturation[3]_i_12/O
                         net (fo=1, routed)           0.000    25.716    RGB_To_HSV0/Saturation[3]_i_12_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.266 r  RGB_To_HSV0/Saturation_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.266    RGB_To_HSV0/Saturation_reg[3]_i_5_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.380 r  RGB_To_HSV0/Saturation_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.380    RGB_To_HSV0/Saturation_reg[3]_i_2_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.558 r  RGB_To_HSV0/Saturation_reg[3]_i_1/CO[1]
                         net (fo=12, routed)          0.565    27.124    RGB_To_HSV0/s_quotient[3]
    SLICE_X20Y22         LUT3 (Prop_lut3_I0_O)        0.329    27.453 r  RGB_To_HSV0/Saturation[2]_i_12/O
                         net (fo=1, routed)           0.000    27.453    RGB_To_HSV0/Saturation[2]_i_12_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.003 r  RGB_To_HSV0/Saturation_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.003    RGB_To_HSV0/Saturation_reg[2]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.117 r  RGB_To_HSV0/Saturation_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.117    RGB_To_HSV0/Saturation_reg[2]_i_2_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.295 r  RGB_To_HSV0/Saturation_reg[2]_i_1/CO[1]
                         net (fo=12, routed)          0.598    28.893    RGB_To_HSV0/s_quotient[2]
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.329    29.222 r  RGB_To_HSV0/Saturation[1]_i_12/O
                         net (fo=1, routed)           0.000    29.222    RGB_To_HSV0/Saturation[1]_i_12_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.755 r  RGB_To_HSV0/Saturation_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.755    RGB_To_HSV0/Saturation_reg[1]_i_5_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.872 r  RGB_To_HSV0/Saturation_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    29.881    RGB_To_HSV0/Saturation_reg[1]_i_2_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.060 r  RGB_To_HSV0/Saturation_reg[1]_i_1/CO[1]
                         net (fo=12, routed)          0.670    30.730    RGB_To_HSV0/s_quotient[1]
    SLICE_X19Y24         LUT3 (Prop_lut3_I0_O)        0.332    31.062 r  RGB_To_HSV0/Saturation[0]_i_12/O
                         net (fo=1, routed)           0.000    31.062    RGB_To_HSV0/Saturation[0]_i_12_n_0
    SLICE_X19Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.594 r  RGB_To_HSV0/Saturation_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.009    31.603    RGB_To_HSV0/Saturation_reg[0]_i_4_n_0
    SLICE_X19Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.717 r  RGB_To_HSV0/Saturation_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.717    RGB_To_HSV0/Saturation_reg[0]_i_2_n_0
    SLICE_X19Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.988 r  RGB_To_HSV0/Saturation_reg[0]_i_1/CO[0]
                         net (fo=1, routed)           0.000    31.988    RGB_To_HSV0/s_quotient[0]
    SLICE_X19Y26         FDRE                                         r  RGB_To_HSV0/Saturation_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.484    11.484    RGB_To_HSV0/o_clk_pixel
    SLICE_X19Y26         FDRE                                         r  RGB_To_HSV0/Saturation_reg[0]/C
                         clock pessimism              0.075    11.559    
                         clock uncertainty           -0.074    11.485    
    SLICE_X19Y26         FDRE (Setup_fdre_C_D)        0.046    11.531    RGB_To_HSV0/Saturation_reg[0]
  -------------------------------------------------------------------
                         required time                         11.531    
                         arrival time                         -31.988    
  -------------------------------------------------------------------
                         slack                                -20.457    

Slack (VIOLATED) :        -19.316ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/h_divisor_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Hue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        29.219ns  (logic 17.839ns (61.052%)  route 11.380ns (38.948%))
  Logic Levels:           56  (CARRY4=42 LUT2=2 LUT3=10 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.621     1.621    RGB_To_HSV0/o_clk_pixel
    SLICE_X25Y10         FDSE                                         r  RGB_To_HSV0/h_divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y10         FDSE (Prop_fdse_C_Q)         0.456     2.077 f  RGB_To_HSV0/h_divisor_reg[0]/Q
                         net (fo=20, routed)          0.893     2.970    RGB_To_HSV0/h_divisor[0]
    SLICE_X24Y10         LUT6 (Prop_lut6_I3_O)        0.124     3.094 r  RGB_To_HSV0/Hue[7]_i_100/O
                         net (fo=13, routed)          0.358     3.452    RGB_To_HSV0/Hue[7]_i_100_n_0
    SLICE_X24Y9          LUT4 (Prop_lut4_I1_O)        0.124     3.576 r  RGB_To_HSV0/Hue[7]_i_92/O
                         net (fo=4, routed)           0.564     4.140    RGB_To_HSV0/Hue[7]_i_92_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.720 r  RGB_To_HSV0/Hue_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.720    RGB_To_HSV0/Hue_reg[7]_i_74_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.834 r  RGB_To_HSV0/Hue_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.834    RGB_To_HSV0/Hue_reg[7]_i_71_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.105 r  RGB_To_HSV0/Hue_reg[7]_i_70/CO[0]
                         net (fo=11, routed)          0.754     5.860    RGB_To_HSV0/CO[0]
    SLICE_X27Y10         LUT3 (Prop_lut3_I0_O)        0.373     6.233 r  RGB_To_HSV0/Hue[7]_i_77/O
                         net (fo=1, routed)           0.000     6.233    RGB_To_HSV0/Hue[7]_i_77_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.783 r  RGB_To_HSV0/Hue_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.783    RGB_To_HSV0/Hue_reg[7]_i_59_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.940 r  RGB_To_HSV0/Hue_reg[7]_i_58/CO[1]
                         net (fo=11, routed)          0.768     7.707    RGB_To_HSV0/h_divisor_reg[7]_0[0]
    SLICE_X27Y13         LUT3 (Prop_lut3_I0_O)        0.329     8.036 r  RGB_To_HSV0/Hue[7]_i_65/O
                         net (fo=1, routed)           0.000     8.036    RGB_To_HSV0/Hue[7]_i_65_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.586 r  RGB_To_HSV0/Hue_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.586    RGB_To_HSV0/Hue_reg[7]_i_47_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.743 r  RGB_To_HSV0/Hue_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.505     9.248    RGB_To_HSV0/h_divisor_reg[7]_2[0]
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.329     9.577 r  RGB_To_HSV0/Hue[7]_i_57/O
                         net (fo=1, routed)           0.000     9.577    RGB_To_HSV0/Hue[7]_i_57_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.127 r  RGB_To_HSV0/Hue_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.127    RGB_To_HSV0/Hue_reg[7]_i_32_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  RGB_To_HSV0/Hue_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.241    RGB_To_HSV0/Hue_reg[7]_i_29_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.398 r  RGB_To_HSV0/Hue_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.589    10.987    RGB_To_HSV0/h_divisor_reg[7]_4[0]
    SLICE_X26Y17         LUT3 (Prop_lut3_I0_O)        0.329    11.316 r  RGB_To_HSV0/Hue[7]_i_45/O
                         net (fo=1, routed)           0.000    11.316    RGB_To_HSV0/Hue[7]_i_45_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  RGB_To_HSV0/Hue_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.849    RGB_To_HSV0/Hue_reg[7]_i_23_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  RGB_To_HSV0/Hue_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.966    RGB_To_HSV0/Hue_reg[7]_i_14_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.123 r  RGB_To_HSV0/Hue_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.566    12.690    RGB_To_HSV0/h_divisor_reg[7]_6[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    13.022 r  RGB_To_HSV0/Hue[7]_i_42/O
                         net (fo=1, routed)           0.000    13.022    RGB_To_HSV0/Hue[7]_i_42_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.572 r  RGB_To_HSV0/Hue_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.572    RGB_To_HSV0/Hue_reg[7]_i_18_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  RGB_To_HSV0/Hue_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.686    RGB_To_HSV0/Hue_reg[7]_i_10_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.843 r  RGB_To_HSV0/Hue_reg[7]_i_8/CO[1]
                         net (fo=13, routed)          0.805    14.647    RGB_To_HSV0/h_divisor_reg[7]_8[0]
    SLICE_X25Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.432 r  RGB_To_HSV0/Hue_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.432    RGB_To_HSV0/Hue_reg[7]_i_17_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  RGB_To_HSV0/Hue_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.546    RGB_To_HSV0/Hue_reg[7]_i_9_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.703 r  RGB_To_HSV0/Hue_reg[7]_i_5/CO[1]
                         net (fo=14, routed)          0.629    16.332    RGB_To_HSV0/h_divisor_reg[7]_10[0]
    SLICE_X26Y13         LUT3 (Prop_lut3_I0_O)        0.329    16.661 r  RGB_To_HSV0/Hue[5]_i_29/O
                         net (fo=1, routed)           0.000    16.661    RGB_To_HSV0/Hue[5]_i_29_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.194 r  RGB_To_HSV0/Hue_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.194    RGB_To_HSV0/Hue_reg[5]_i_18_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.311 r  RGB_To_HSV0/Hue_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.311    RGB_To_HSV0/Hue_reg[5]_i_10_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.468 r  RGB_To_HSV0/Hue_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          0.705    18.173    RGB_To_HSV0/h_divisor_reg[7]_12[0]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.332    18.505 r  RGB_To_HSV0/Hue[2]_i_38/O
                         net (fo=1, routed)           0.000    18.505    RGB_To_HSV0/Hue[2]_i_38_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.038 r  RGB_To_HSV0/Hue_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.038    RGB_To_HSV0/Hue_reg[2]_i_20_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.155 r  RGB_To_HSV0/Hue_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.155    RGB_To_HSV0/Hue_reg[5]_i_13_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.312 r  RGB_To_HSV0/Hue_reg[5]_i_4/CO[1]
                         net (fo=14, routed)          0.594    19.906    RGB_To_HSV0/h_divisor_reg[7]_14[0]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.332    20.238 r  RGB_To_HSV0/Hue[2]_i_35/O
                         net (fo=1, routed)           0.000    20.238    RGB_To_HSV0/Hue[2]_i_35_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.788 r  RGB_To_HSV0/Hue_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.788    RGB_To_HSV0/Hue_reg[2]_i_15_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.902 r  RGB_To_HSV0/Hue_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.902    RGB_To_HSV0/Hue_reg[2]_i_9_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.059 r  RGB_To_HSV0/Hue_reg[5]_i_5/CO[1]
                         net (fo=14, routed)          0.582    21.640    RGB_To_HSV0/Hue_reg[5]_i_5_n_2
    SLICE_X30Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.440 r  RGB_To_HSV0/Hue_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.440    RGB_To_HSV0/Hue_reg[2]_i_14_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.557 r  RGB_To_HSV0/Hue_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.557    RGB_To_HSV0/Hue_reg[2]_i_8_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.714 r  RGB_To_HSV0/Hue_reg[2]_i_3/CO[1]
                         net (fo=15, routed)          0.778    23.492    RGB_To_HSV0/Hue_reg[2]_i_3_n_2
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    23.824 r  RGB_To_HSV0/Hue[1]_i_13/O
                         net (fo=1, routed)           0.000    23.824    RGB_To_HSV0/Hue[1]_i_13_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.374 r  RGB_To_HSV0/Hue_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.374    RGB_To_HSV0/Hue_reg[1]_i_6_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.488 r  RGB_To_HSV0/Hue_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Hue_reg[1]_i_3_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.645 r  RGB_To_HSV0/Hue_reg[1]_i_2/CO[1]
                         net (fo=13, routed)          0.745    25.390    RGB_To_HSV0/Hue_reg[1]_i_2_n_2
    SLICE_X31Y16         LUT2 (Prop_lut2_I0_O)        0.329    25.719 r  RGB_To_HSV0/Hue[0]_i_13/O
                         net (fo=1, routed)           0.000    25.719    RGB_To_HSV0/Hue[0]_i_13_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  RGB_To_HSV0/Hue_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.269    RGB_To_HSV0/Hue_reg[0]_i_6_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  RGB_To_HSV0/Hue_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.383    RGB_To_HSV0/Hue_reg[0]_i_3_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.540 r  RGB_To_HSV0/Hue_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.665    27.205    RGB_To_HSV0/Hue_reg[0]_i_2_n_2
    SLICE_X31Y19         LUT2 (Prop_lut2_I0_O)        0.329    27.534 r  RGB_To_HSV0/Hue[2]_i_42/O
                         net (fo=1, routed)           0.000    27.534    RGB_To_HSV0/Hue[2]_i_42_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.066 r  RGB_To_HSV0/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.066    RGB_To_HSV0/Hue_reg[2]_i_25_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.180 r  RGB_To_HSV0/Hue_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.180    RGB_To_HSV0/Hue_reg[2]_i_12_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.514 r  RGB_To_HSV0/Hue_reg[2]_i_7/O[1]
                         net (fo=1, routed)           0.453    28.967    RGB_To_HSV0/p_1_out[0]
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    29.783 r  RGB_To_HSV0/Hue_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.783    RGB_To_HSV0/Hue_reg[2]_i_2_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    30.106 r  RGB_To_HSV0/Hue_reg[6]_i_2/O[1]
                         net (fo=1, routed)           0.429    30.535    RGB_To_HSV0/Hue_reg[6]_i_2_n_6
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.306    30.841 r  RGB_To_HSV0/Hue[4]_i_1/O
                         net (fo=1, routed)           0.000    30.841    RGB_To_HSV0/Hue[4]_i_1_n_0
    SLICE_X29Y20         FDRE                                         r  RGB_To_HSV0/Hue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.492    11.492    RGB_To_HSV0/o_clk_pixel
    SLICE_X29Y20         FDRE                                         r  RGB_To_HSV0/Hue_reg[4]/C
                         clock pessimism              0.075    11.567    
                         clock uncertainty           -0.074    11.493    
    SLICE_X29Y20         FDRE (Setup_fdre_C_D)        0.032    11.525    RGB_To_HSV0/Hue_reg[4]
  -------------------------------------------------------------------
                         required time                         11.525    
                         arrival time                         -30.841    
  -------------------------------------------------------------------
                         slack                                -19.316    

Slack (VIOLATED) :        -19.229ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/h_divisor_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Hue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        29.132ns  (logic 17.750ns (60.930%)  route 11.382ns (39.070%))
  Logic Levels:           56  (CARRY4=42 LUT2=2 LUT3=10 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.621     1.621    RGB_To_HSV0/o_clk_pixel
    SLICE_X25Y10         FDSE                                         r  RGB_To_HSV0/h_divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y10         FDSE (Prop_fdse_C_Q)         0.456     2.077 f  RGB_To_HSV0/h_divisor_reg[0]/Q
                         net (fo=20, routed)          0.893     2.970    RGB_To_HSV0/h_divisor[0]
    SLICE_X24Y10         LUT6 (Prop_lut6_I3_O)        0.124     3.094 r  RGB_To_HSV0/Hue[7]_i_100/O
                         net (fo=13, routed)          0.358     3.452    RGB_To_HSV0/Hue[7]_i_100_n_0
    SLICE_X24Y9          LUT4 (Prop_lut4_I1_O)        0.124     3.576 r  RGB_To_HSV0/Hue[7]_i_92/O
                         net (fo=4, routed)           0.564     4.140    RGB_To_HSV0/Hue[7]_i_92_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.720 r  RGB_To_HSV0/Hue_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.720    RGB_To_HSV0/Hue_reg[7]_i_74_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.834 r  RGB_To_HSV0/Hue_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.834    RGB_To_HSV0/Hue_reg[7]_i_71_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.105 r  RGB_To_HSV0/Hue_reg[7]_i_70/CO[0]
                         net (fo=11, routed)          0.754     5.860    RGB_To_HSV0/CO[0]
    SLICE_X27Y10         LUT3 (Prop_lut3_I0_O)        0.373     6.233 r  RGB_To_HSV0/Hue[7]_i_77/O
                         net (fo=1, routed)           0.000     6.233    RGB_To_HSV0/Hue[7]_i_77_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.783 r  RGB_To_HSV0/Hue_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.783    RGB_To_HSV0/Hue_reg[7]_i_59_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.940 r  RGB_To_HSV0/Hue_reg[7]_i_58/CO[1]
                         net (fo=11, routed)          0.768     7.707    RGB_To_HSV0/h_divisor_reg[7]_0[0]
    SLICE_X27Y13         LUT3 (Prop_lut3_I0_O)        0.329     8.036 r  RGB_To_HSV0/Hue[7]_i_65/O
                         net (fo=1, routed)           0.000     8.036    RGB_To_HSV0/Hue[7]_i_65_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.586 r  RGB_To_HSV0/Hue_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.586    RGB_To_HSV0/Hue_reg[7]_i_47_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.743 r  RGB_To_HSV0/Hue_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.505     9.248    RGB_To_HSV0/h_divisor_reg[7]_2[0]
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.329     9.577 r  RGB_To_HSV0/Hue[7]_i_57/O
                         net (fo=1, routed)           0.000     9.577    RGB_To_HSV0/Hue[7]_i_57_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.127 r  RGB_To_HSV0/Hue_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.127    RGB_To_HSV0/Hue_reg[7]_i_32_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  RGB_To_HSV0/Hue_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.241    RGB_To_HSV0/Hue_reg[7]_i_29_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.398 r  RGB_To_HSV0/Hue_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.589    10.987    RGB_To_HSV0/h_divisor_reg[7]_4[0]
    SLICE_X26Y17         LUT3 (Prop_lut3_I0_O)        0.329    11.316 r  RGB_To_HSV0/Hue[7]_i_45/O
                         net (fo=1, routed)           0.000    11.316    RGB_To_HSV0/Hue[7]_i_45_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  RGB_To_HSV0/Hue_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.849    RGB_To_HSV0/Hue_reg[7]_i_23_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  RGB_To_HSV0/Hue_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.966    RGB_To_HSV0/Hue_reg[7]_i_14_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.123 r  RGB_To_HSV0/Hue_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.566    12.690    RGB_To_HSV0/h_divisor_reg[7]_6[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    13.022 r  RGB_To_HSV0/Hue[7]_i_42/O
                         net (fo=1, routed)           0.000    13.022    RGB_To_HSV0/Hue[7]_i_42_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.572 r  RGB_To_HSV0/Hue_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.572    RGB_To_HSV0/Hue_reg[7]_i_18_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  RGB_To_HSV0/Hue_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.686    RGB_To_HSV0/Hue_reg[7]_i_10_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.843 r  RGB_To_HSV0/Hue_reg[7]_i_8/CO[1]
                         net (fo=13, routed)          0.805    14.647    RGB_To_HSV0/h_divisor_reg[7]_8[0]
    SLICE_X25Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.432 r  RGB_To_HSV0/Hue_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.432    RGB_To_HSV0/Hue_reg[7]_i_17_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  RGB_To_HSV0/Hue_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.546    RGB_To_HSV0/Hue_reg[7]_i_9_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.703 r  RGB_To_HSV0/Hue_reg[7]_i_5/CO[1]
                         net (fo=14, routed)          0.629    16.332    RGB_To_HSV0/h_divisor_reg[7]_10[0]
    SLICE_X26Y13         LUT3 (Prop_lut3_I0_O)        0.329    16.661 r  RGB_To_HSV0/Hue[5]_i_29/O
                         net (fo=1, routed)           0.000    16.661    RGB_To_HSV0/Hue[5]_i_29_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.194 r  RGB_To_HSV0/Hue_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.194    RGB_To_HSV0/Hue_reg[5]_i_18_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.311 r  RGB_To_HSV0/Hue_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.311    RGB_To_HSV0/Hue_reg[5]_i_10_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.468 r  RGB_To_HSV0/Hue_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          0.705    18.173    RGB_To_HSV0/h_divisor_reg[7]_12[0]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.332    18.505 r  RGB_To_HSV0/Hue[2]_i_38/O
                         net (fo=1, routed)           0.000    18.505    RGB_To_HSV0/Hue[2]_i_38_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.038 r  RGB_To_HSV0/Hue_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.038    RGB_To_HSV0/Hue_reg[2]_i_20_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.155 r  RGB_To_HSV0/Hue_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.155    RGB_To_HSV0/Hue_reg[5]_i_13_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.312 r  RGB_To_HSV0/Hue_reg[5]_i_4/CO[1]
                         net (fo=14, routed)          0.594    19.906    RGB_To_HSV0/h_divisor_reg[7]_14[0]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.332    20.238 r  RGB_To_HSV0/Hue[2]_i_35/O
                         net (fo=1, routed)           0.000    20.238    RGB_To_HSV0/Hue[2]_i_35_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.788 r  RGB_To_HSV0/Hue_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.788    RGB_To_HSV0/Hue_reg[2]_i_15_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.902 r  RGB_To_HSV0/Hue_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.902    RGB_To_HSV0/Hue_reg[2]_i_9_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.059 r  RGB_To_HSV0/Hue_reg[5]_i_5/CO[1]
                         net (fo=14, routed)          0.582    21.640    RGB_To_HSV0/Hue_reg[5]_i_5_n_2
    SLICE_X30Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.440 r  RGB_To_HSV0/Hue_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.440    RGB_To_HSV0/Hue_reg[2]_i_14_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.557 r  RGB_To_HSV0/Hue_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.557    RGB_To_HSV0/Hue_reg[2]_i_8_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.714 r  RGB_To_HSV0/Hue_reg[2]_i_3/CO[1]
                         net (fo=15, routed)          0.778    23.492    RGB_To_HSV0/Hue_reg[2]_i_3_n_2
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    23.824 r  RGB_To_HSV0/Hue[1]_i_13/O
                         net (fo=1, routed)           0.000    23.824    RGB_To_HSV0/Hue[1]_i_13_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.374 r  RGB_To_HSV0/Hue_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.374    RGB_To_HSV0/Hue_reg[1]_i_6_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.488 r  RGB_To_HSV0/Hue_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Hue_reg[1]_i_3_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.645 r  RGB_To_HSV0/Hue_reg[1]_i_2/CO[1]
                         net (fo=13, routed)          0.745    25.390    RGB_To_HSV0/Hue_reg[1]_i_2_n_2
    SLICE_X31Y16         LUT2 (Prop_lut2_I0_O)        0.329    25.719 r  RGB_To_HSV0/Hue[0]_i_13/O
                         net (fo=1, routed)           0.000    25.719    RGB_To_HSV0/Hue[0]_i_13_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  RGB_To_HSV0/Hue_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.269    RGB_To_HSV0/Hue_reg[0]_i_6_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  RGB_To_HSV0/Hue_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.383    RGB_To_HSV0/Hue_reg[0]_i_3_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.540 r  RGB_To_HSV0/Hue_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.665    27.205    RGB_To_HSV0/Hue_reg[0]_i_2_n_2
    SLICE_X31Y19         LUT2 (Prop_lut2_I0_O)        0.329    27.534 r  RGB_To_HSV0/Hue[2]_i_42/O
                         net (fo=1, routed)           0.000    27.534    RGB_To_HSV0/Hue[2]_i_42_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.066 r  RGB_To_HSV0/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.066    RGB_To_HSV0/Hue_reg[2]_i_25_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.180 r  RGB_To_HSV0/Hue_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.180    RGB_To_HSV0/Hue_reg[2]_i_12_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.514 r  RGB_To_HSV0/Hue_reg[2]_i_7/O[1]
                         net (fo=1, routed)           0.453    28.967    RGB_To_HSV0/p_1_out[0]
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    29.783 r  RGB_To_HSV0/Hue_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.783    RGB_To_HSV0/Hue_reg[2]_i_2_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.022 r  RGB_To_HSV0/Hue_reg[6]_i_2/O[2]
                         net (fo=1, routed)           0.431    30.452    RGB_To_HSV0/Hue_reg[6]_i_2_n_5
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.301    30.753 r  RGB_To_HSV0/Hue[5]_i_1/O
                         net (fo=1, routed)           0.000    30.753    RGB_To_HSV0/Hue[5]_i_1_n_0
    SLICE_X31Y22         FDRE                                         r  RGB_To_HSV0/Hue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.492    11.492    RGB_To_HSV0/o_clk_pixel
    SLICE_X31Y22         FDRE                                         r  RGB_To_HSV0/Hue_reg[5]/C
                         clock pessimism              0.075    11.567    
                         clock uncertainty           -0.074    11.493    
    SLICE_X31Y22         FDRE (Setup_fdre_C_D)        0.031    11.524    RGB_To_HSV0/Hue_reg[5]
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                         -30.753    
  -------------------------------------------------------------------
                         slack                                -19.229    

Slack (VIOLATED) :        -19.185ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/h_divisor_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Hue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        29.086ns  (logic 17.832ns (61.307%)  route 11.254ns (38.693%))
  Logic Levels:           56  (CARRY4=42 LUT2=2 LUT3=10 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.621     1.621    RGB_To_HSV0/o_clk_pixel
    SLICE_X25Y10         FDSE                                         r  RGB_To_HSV0/h_divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y10         FDSE (Prop_fdse_C_Q)         0.456     2.077 f  RGB_To_HSV0/h_divisor_reg[0]/Q
                         net (fo=20, routed)          0.893     2.970    RGB_To_HSV0/h_divisor[0]
    SLICE_X24Y10         LUT6 (Prop_lut6_I3_O)        0.124     3.094 r  RGB_To_HSV0/Hue[7]_i_100/O
                         net (fo=13, routed)          0.358     3.452    RGB_To_HSV0/Hue[7]_i_100_n_0
    SLICE_X24Y9          LUT4 (Prop_lut4_I1_O)        0.124     3.576 r  RGB_To_HSV0/Hue[7]_i_92/O
                         net (fo=4, routed)           0.564     4.140    RGB_To_HSV0/Hue[7]_i_92_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.720 r  RGB_To_HSV0/Hue_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.720    RGB_To_HSV0/Hue_reg[7]_i_74_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.834 r  RGB_To_HSV0/Hue_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.834    RGB_To_HSV0/Hue_reg[7]_i_71_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.105 r  RGB_To_HSV0/Hue_reg[7]_i_70/CO[0]
                         net (fo=11, routed)          0.754     5.860    RGB_To_HSV0/CO[0]
    SLICE_X27Y10         LUT3 (Prop_lut3_I0_O)        0.373     6.233 r  RGB_To_HSV0/Hue[7]_i_77/O
                         net (fo=1, routed)           0.000     6.233    RGB_To_HSV0/Hue[7]_i_77_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.783 r  RGB_To_HSV0/Hue_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.783    RGB_To_HSV0/Hue_reg[7]_i_59_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.940 r  RGB_To_HSV0/Hue_reg[7]_i_58/CO[1]
                         net (fo=11, routed)          0.768     7.707    RGB_To_HSV0/h_divisor_reg[7]_0[0]
    SLICE_X27Y13         LUT3 (Prop_lut3_I0_O)        0.329     8.036 r  RGB_To_HSV0/Hue[7]_i_65/O
                         net (fo=1, routed)           0.000     8.036    RGB_To_HSV0/Hue[7]_i_65_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.586 r  RGB_To_HSV0/Hue_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.586    RGB_To_HSV0/Hue_reg[7]_i_47_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.743 r  RGB_To_HSV0/Hue_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.505     9.248    RGB_To_HSV0/h_divisor_reg[7]_2[0]
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.329     9.577 r  RGB_To_HSV0/Hue[7]_i_57/O
                         net (fo=1, routed)           0.000     9.577    RGB_To_HSV0/Hue[7]_i_57_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.127 r  RGB_To_HSV0/Hue_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.127    RGB_To_HSV0/Hue_reg[7]_i_32_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  RGB_To_HSV0/Hue_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.241    RGB_To_HSV0/Hue_reg[7]_i_29_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.398 r  RGB_To_HSV0/Hue_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.589    10.987    RGB_To_HSV0/h_divisor_reg[7]_4[0]
    SLICE_X26Y17         LUT3 (Prop_lut3_I0_O)        0.329    11.316 r  RGB_To_HSV0/Hue[7]_i_45/O
                         net (fo=1, routed)           0.000    11.316    RGB_To_HSV0/Hue[7]_i_45_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  RGB_To_HSV0/Hue_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.849    RGB_To_HSV0/Hue_reg[7]_i_23_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  RGB_To_HSV0/Hue_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.966    RGB_To_HSV0/Hue_reg[7]_i_14_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.123 r  RGB_To_HSV0/Hue_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.566    12.690    RGB_To_HSV0/h_divisor_reg[7]_6[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    13.022 r  RGB_To_HSV0/Hue[7]_i_42/O
                         net (fo=1, routed)           0.000    13.022    RGB_To_HSV0/Hue[7]_i_42_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.572 r  RGB_To_HSV0/Hue_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.572    RGB_To_HSV0/Hue_reg[7]_i_18_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  RGB_To_HSV0/Hue_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.686    RGB_To_HSV0/Hue_reg[7]_i_10_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.843 r  RGB_To_HSV0/Hue_reg[7]_i_8/CO[1]
                         net (fo=13, routed)          0.805    14.647    RGB_To_HSV0/h_divisor_reg[7]_8[0]
    SLICE_X25Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.432 r  RGB_To_HSV0/Hue_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.432    RGB_To_HSV0/Hue_reg[7]_i_17_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  RGB_To_HSV0/Hue_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.546    RGB_To_HSV0/Hue_reg[7]_i_9_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.703 r  RGB_To_HSV0/Hue_reg[7]_i_5/CO[1]
                         net (fo=14, routed)          0.629    16.332    RGB_To_HSV0/h_divisor_reg[7]_10[0]
    SLICE_X26Y13         LUT3 (Prop_lut3_I0_O)        0.329    16.661 r  RGB_To_HSV0/Hue[5]_i_29/O
                         net (fo=1, routed)           0.000    16.661    RGB_To_HSV0/Hue[5]_i_29_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.194 r  RGB_To_HSV0/Hue_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.194    RGB_To_HSV0/Hue_reg[5]_i_18_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.311 r  RGB_To_HSV0/Hue_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.311    RGB_To_HSV0/Hue_reg[5]_i_10_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.468 r  RGB_To_HSV0/Hue_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          0.705    18.173    RGB_To_HSV0/h_divisor_reg[7]_12[0]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.332    18.505 r  RGB_To_HSV0/Hue[2]_i_38/O
                         net (fo=1, routed)           0.000    18.505    RGB_To_HSV0/Hue[2]_i_38_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.038 r  RGB_To_HSV0/Hue_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.038    RGB_To_HSV0/Hue_reg[2]_i_20_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.155 r  RGB_To_HSV0/Hue_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.155    RGB_To_HSV0/Hue_reg[5]_i_13_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.312 r  RGB_To_HSV0/Hue_reg[5]_i_4/CO[1]
                         net (fo=14, routed)          0.594    19.906    RGB_To_HSV0/h_divisor_reg[7]_14[0]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.332    20.238 r  RGB_To_HSV0/Hue[2]_i_35/O
                         net (fo=1, routed)           0.000    20.238    RGB_To_HSV0/Hue[2]_i_35_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.788 r  RGB_To_HSV0/Hue_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.788    RGB_To_HSV0/Hue_reg[2]_i_15_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.902 r  RGB_To_HSV0/Hue_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.902    RGB_To_HSV0/Hue_reg[2]_i_9_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.059 r  RGB_To_HSV0/Hue_reg[5]_i_5/CO[1]
                         net (fo=14, routed)          0.582    21.640    RGB_To_HSV0/Hue_reg[5]_i_5_n_2
    SLICE_X30Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.440 r  RGB_To_HSV0/Hue_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.440    RGB_To_HSV0/Hue_reg[2]_i_14_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.557 r  RGB_To_HSV0/Hue_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.557    RGB_To_HSV0/Hue_reg[2]_i_8_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.714 r  RGB_To_HSV0/Hue_reg[2]_i_3/CO[1]
                         net (fo=15, routed)          0.778    23.492    RGB_To_HSV0/Hue_reg[2]_i_3_n_2
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    23.824 r  RGB_To_HSV0/Hue[1]_i_13/O
                         net (fo=1, routed)           0.000    23.824    RGB_To_HSV0/Hue[1]_i_13_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.374 r  RGB_To_HSV0/Hue_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.374    RGB_To_HSV0/Hue_reg[1]_i_6_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.488 r  RGB_To_HSV0/Hue_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Hue_reg[1]_i_3_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.645 r  RGB_To_HSV0/Hue_reg[1]_i_2/CO[1]
                         net (fo=13, routed)          0.745    25.390    RGB_To_HSV0/Hue_reg[1]_i_2_n_2
    SLICE_X31Y16         LUT2 (Prop_lut2_I0_O)        0.329    25.719 r  RGB_To_HSV0/Hue[0]_i_13/O
                         net (fo=1, routed)           0.000    25.719    RGB_To_HSV0/Hue[0]_i_13_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  RGB_To_HSV0/Hue_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.269    RGB_To_HSV0/Hue_reg[0]_i_6_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  RGB_To_HSV0/Hue_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.383    RGB_To_HSV0/Hue_reg[0]_i_3_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.540 r  RGB_To_HSV0/Hue_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.665    27.205    RGB_To_HSV0/Hue_reg[0]_i_2_n_2
    SLICE_X31Y19         LUT2 (Prop_lut2_I0_O)        0.329    27.534 r  RGB_To_HSV0/Hue[2]_i_42/O
                         net (fo=1, routed)           0.000    27.534    RGB_To_HSV0/Hue[2]_i_42_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.066 r  RGB_To_HSV0/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.066    RGB_To_HSV0/Hue_reg[2]_i_25_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.180 r  RGB_To_HSV0/Hue_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.180    RGB_To_HSV0/Hue_reg[2]_i_12_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.514 r  RGB_To_HSV0/Hue_reg[2]_i_7/O[1]
                         net (fo=1, routed)           0.453    28.967    RGB_To_HSV0/p_1_out[0]
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    29.783 r  RGB_To_HSV0/Hue_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.783    RGB_To_HSV0/Hue_reg[2]_i_2_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.098 r  RGB_To_HSV0/Hue_reg[6]_i_2/O[3]
                         net (fo=1, routed)           0.303    30.401    RGB_To_HSV0/Hue_reg[6]_i_2_n_4
    SLICE_X29Y21         LUT3 (Prop_lut3_I0_O)        0.307    30.708 r  RGB_To_HSV0/Hue[6]_i_1/O
                         net (fo=1, routed)           0.000    30.708    RGB_To_HSV0/Hue[6]_i_1_n_0
    SLICE_X29Y21         FDRE                                         r  RGB_To_HSV0/Hue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.491    11.491    RGB_To_HSV0/o_clk_pixel
    SLICE_X29Y21         FDRE                                         r  RGB_To_HSV0/Hue_reg[6]/C
                         clock pessimism              0.075    11.566    
                         clock uncertainty           -0.074    11.492    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)        0.031    11.523    RGB_To_HSV0/Hue_reg[6]
  -------------------------------------------------------------------
                         required time                         11.523    
                         arrival time                         -30.708    
  -------------------------------------------------------------------
                         slack                                -19.185    

Slack (VIOLATED) :        -19.183ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/h_divisor_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Hue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        29.085ns  (logic 17.841ns (61.341%)  route 11.244ns (38.659%))
  Logic Levels:           57  (CARRY4=43 LUT2=2 LUT3=10 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 11.491 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.621     1.621    RGB_To_HSV0/o_clk_pixel
    SLICE_X25Y10         FDSE                                         r  RGB_To_HSV0/h_divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y10         FDSE (Prop_fdse_C_Q)         0.456     2.077 f  RGB_To_HSV0/h_divisor_reg[0]/Q
                         net (fo=20, routed)          0.893     2.970    RGB_To_HSV0/h_divisor[0]
    SLICE_X24Y10         LUT6 (Prop_lut6_I3_O)        0.124     3.094 r  RGB_To_HSV0/Hue[7]_i_100/O
                         net (fo=13, routed)          0.358     3.452    RGB_To_HSV0/Hue[7]_i_100_n_0
    SLICE_X24Y9          LUT4 (Prop_lut4_I1_O)        0.124     3.576 r  RGB_To_HSV0/Hue[7]_i_92/O
                         net (fo=4, routed)           0.564     4.140    RGB_To_HSV0/Hue[7]_i_92_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.720 r  RGB_To_HSV0/Hue_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.720    RGB_To_HSV0/Hue_reg[7]_i_74_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.834 r  RGB_To_HSV0/Hue_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.834    RGB_To_HSV0/Hue_reg[7]_i_71_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.105 r  RGB_To_HSV0/Hue_reg[7]_i_70/CO[0]
                         net (fo=11, routed)          0.754     5.860    RGB_To_HSV0/CO[0]
    SLICE_X27Y10         LUT3 (Prop_lut3_I0_O)        0.373     6.233 r  RGB_To_HSV0/Hue[7]_i_77/O
                         net (fo=1, routed)           0.000     6.233    RGB_To_HSV0/Hue[7]_i_77_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.783 r  RGB_To_HSV0/Hue_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.783    RGB_To_HSV0/Hue_reg[7]_i_59_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.940 r  RGB_To_HSV0/Hue_reg[7]_i_58/CO[1]
                         net (fo=11, routed)          0.768     7.707    RGB_To_HSV0/h_divisor_reg[7]_0[0]
    SLICE_X27Y13         LUT3 (Prop_lut3_I0_O)        0.329     8.036 r  RGB_To_HSV0/Hue[7]_i_65/O
                         net (fo=1, routed)           0.000     8.036    RGB_To_HSV0/Hue[7]_i_65_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.586 r  RGB_To_HSV0/Hue_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.586    RGB_To_HSV0/Hue_reg[7]_i_47_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.743 r  RGB_To_HSV0/Hue_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.505     9.248    RGB_To_HSV0/h_divisor_reg[7]_2[0]
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.329     9.577 r  RGB_To_HSV0/Hue[7]_i_57/O
                         net (fo=1, routed)           0.000     9.577    RGB_To_HSV0/Hue[7]_i_57_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.127 r  RGB_To_HSV0/Hue_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.127    RGB_To_HSV0/Hue_reg[7]_i_32_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  RGB_To_HSV0/Hue_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.241    RGB_To_HSV0/Hue_reg[7]_i_29_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.398 r  RGB_To_HSV0/Hue_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.589    10.987    RGB_To_HSV0/h_divisor_reg[7]_4[0]
    SLICE_X26Y17         LUT3 (Prop_lut3_I0_O)        0.329    11.316 r  RGB_To_HSV0/Hue[7]_i_45/O
                         net (fo=1, routed)           0.000    11.316    RGB_To_HSV0/Hue[7]_i_45_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  RGB_To_HSV0/Hue_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.849    RGB_To_HSV0/Hue_reg[7]_i_23_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  RGB_To_HSV0/Hue_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.966    RGB_To_HSV0/Hue_reg[7]_i_14_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.123 r  RGB_To_HSV0/Hue_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.566    12.690    RGB_To_HSV0/h_divisor_reg[7]_6[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    13.022 r  RGB_To_HSV0/Hue[7]_i_42/O
                         net (fo=1, routed)           0.000    13.022    RGB_To_HSV0/Hue[7]_i_42_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.572 r  RGB_To_HSV0/Hue_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.572    RGB_To_HSV0/Hue_reg[7]_i_18_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  RGB_To_HSV0/Hue_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.686    RGB_To_HSV0/Hue_reg[7]_i_10_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.843 r  RGB_To_HSV0/Hue_reg[7]_i_8/CO[1]
                         net (fo=13, routed)          0.805    14.647    RGB_To_HSV0/h_divisor_reg[7]_8[0]
    SLICE_X25Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.432 r  RGB_To_HSV0/Hue_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.432    RGB_To_HSV0/Hue_reg[7]_i_17_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  RGB_To_HSV0/Hue_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.546    RGB_To_HSV0/Hue_reg[7]_i_9_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.703 r  RGB_To_HSV0/Hue_reg[7]_i_5/CO[1]
                         net (fo=14, routed)          0.629    16.332    RGB_To_HSV0/h_divisor_reg[7]_10[0]
    SLICE_X26Y13         LUT3 (Prop_lut3_I0_O)        0.329    16.661 r  RGB_To_HSV0/Hue[5]_i_29/O
                         net (fo=1, routed)           0.000    16.661    RGB_To_HSV0/Hue[5]_i_29_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.194 r  RGB_To_HSV0/Hue_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.194    RGB_To_HSV0/Hue_reg[5]_i_18_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.311 r  RGB_To_HSV0/Hue_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.311    RGB_To_HSV0/Hue_reg[5]_i_10_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.468 r  RGB_To_HSV0/Hue_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          0.705    18.173    RGB_To_HSV0/h_divisor_reg[7]_12[0]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.332    18.505 r  RGB_To_HSV0/Hue[2]_i_38/O
                         net (fo=1, routed)           0.000    18.505    RGB_To_HSV0/Hue[2]_i_38_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.038 r  RGB_To_HSV0/Hue_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.038    RGB_To_HSV0/Hue_reg[2]_i_20_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.155 r  RGB_To_HSV0/Hue_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.155    RGB_To_HSV0/Hue_reg[5]_i_13_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.312 r  RGB_To_HSV0/Hue_reg[5]_i_4/CO[1]
                         net (fo=14, routed)          0.594    19.906    RGB_To_HSV0/h_divisor_reg[7]_14[0]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.332    20.238 r  RGB_To_HSV0/Hue[2]_i_35/O
                         net (fo=1, routed)           0.000    20.238    RGB_To_HSV0/Hue[2]_i_35_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.788 r  RGB_To_HSV0/Hue_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.788    RGB_To_HSV0/Hue_reg[2]_i_15_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.902 r  RGB_To_HSV0/Hue_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.902    RGB_To_HSV0/Hue_reg[2]_i_9_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.059 r  RGB_To_HSV0/Hue_reg[5]_i_5/CO[1]
                         net (fo=14, routed)          0.582    21.640    RGB_To_HSV0/Hue_reg[5]_i_5_n_2
    SLICE_X30Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.440 r  RGB_To_HSV0/Hue_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.440    RGB_To_HSV0/Hue_reg[2]_i_14_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.557 r  RGB_To_HSV0/Hue_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.557    RGB_To_HSV0/Hue_reg[2]_i_8_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.714 r  RGB_To_HSV0/Hue_reg[2]_i_3/CO[1]
                         net (fo=15, routed)          0.778    23.492    RGB_To_HSV0/Hue_reg[2]_i_3_n_2
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    23.824 r  RGB_To_HSV0/Hue[1]_i_13/O
                         net (fo=1, routed)           0.000    23.824    RGB_To_HSV0/Hue[1]_i_13_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.374 r  RGB_To_HSV0/Hue_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.374    RGB_To_HSV0/Hue_reg[1]_i_6_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.488 r  RGB_To_HSV0/Hue_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Hue_reg[1]_i_3_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.645 r  RGB_To_HSV0/Hue_reg[1]_i_2/CO[1]
                         net (fo=13, routed)          0.745    25.390    RGB_To_HSV0/Hue_reg[1]_i_2_n_2
    SLICE_X31Y16         LUT2 (Prop_lut2_I0_O)        0.329    25.719 r  RGB_To_HSV0/Hue[0]_i_13/O
                         net (fo=1, routed)           0.000    25.719    RGB_To_HSV0/Hue[0]_i_13_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  RGB_To_HSV0/Hue_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.269    RGB_To_HSV0/Hue_reg[0]_i_6_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  RGB_To_HSV0/Hue_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.383    RGB_To_HSV0/Hue_reg[0]_i_3_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.540 r  RGB_To_HSV0/Hue_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.665    27.205    RGB_To_HSV0/Hue_reg[0]_i_2_n_2
    SLICE_X31Y19         LUT2 (Prop_lut2_I0_O)        0.329    27.534 r  RGB_To_HSV0/Hue[2]_i_42/O
                         net (fo=1, routed)           0.000    27.534    RGB_To_HSV0/Hue[2]_i_42_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.066 r  RGB_To_HSV0/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.066    RGB_To_HSV0/Hue_reg[2]_i_25_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.180 r  RGB_To_HSV0/Hue_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.180    RGB_To_HSV0/Hue_reg[2]_i_12_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.514 r  RGB_To_HSV0/Hue_reg[2]_i_7/O[1]
                         net (fo=1, routed)           0.453    28.967    RGB_To_HSV0/p_1_out[0]
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    29.783 r  RGB_To_HSV0/Hue_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.783    RGB_To_HSV0/Hue_reg[2]_i_2_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.900 r  RGB_To_HSV0/Hue_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.900    RGB_To_HSV0/Hue_reg[6]_i_2_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.119 r  RGB_To_HSV0/Hue_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.293    30.411    RGB_To_HSV0/Hue_reg[7]_i_2_n_7
    SLICE_X31Y23         LUT3 (Prop_lut3_I0_O)        0.295    30.706 r  RGB_To_HSV0/Hue[7]_i_1/O
                         net (fo=1, routed)           0.000    30.706    RGB_To_HSV0/Hue[7]_i_1_n_0
    SLICE_X31Y23         FDRE                                         r  RGB_To_HSV0/Hue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.491    11.491    RGB_To_HSV0/o_clk_pixel
    SLICE_X31Y23         FDRE                                         r  RGB_To_HSV0/Hue_reg[7]/C
                         clock pessimism              0.075    11.566    
                         clock uncertainty           -0.074    11.492    
    SLICE_X31Y23         FDRE (Setup_fdre_C_D)        0.031    11.523    RGB_To_HSV0/Hue_reg[7]
  -------------------------------------------------------------------
                         required time                         11.523    
                         arrival time                         -30.706    
  -------------------------------------------------------------------
                         slack                                -19.183    

Slack (VIOLATED) :        -19.068ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/h_divisor_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Hue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        28.971ns  (logic 17.724ns (61.179%)  route 11.247ns (38.821%))
  Logic Levels:           56  (CARRY4=42 LUT2=2 LUT3=10 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.621     1.621    RGB_To_HSV0/o_clk_pixel
    SLICE_X25Y10         FDSE                                         r  RGB_To_HSV0/h_divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y10         FDSE (Prop_fdse_C_Q)         0.456     2.077 f  RGB_To_HSV0/h_divisor_reg[0]/Q
                         net (fo=20, routed)          0.893     2.970    RGB_To_HSV0/h_divisor[0]
    SLICE_X24Y10         LUT6 (Prop_lut6_I3_O)        0.124     3.094 r  RGB_To_HSV0/Hue[7]_i_100/O
                         net (fo=13, routed)          0.358     3.452    RGB_To_HSV0/Hue[7]_i_100_n_0
    SLICE_X24Y9          LUT4 (Prop_lut4_I1_O)        0.124     3.576 r  RGB_To_HSV0/Hue[7]_i_92/O
                         net (fo=4, routed)           0.564     4.140    RGB_To_HSV0/Hue[7]_i_92_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.720 r  RGB_To_HSV0/Hue_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.720    RGB_To_HSV0/Hue_reg[7]_i_74_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.834 r  RGB_To_HSV0/Hue_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.834    RGB_To_HSV0/Hue_reg[7]_i_71_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.105 r  RGB_To_HSV0/Hue_reg[7]_i_70/CO[0]
                         net (fo=11, routed)          0.754     5.860    RGB_To_HSV0/CO[0]
    SLICE_X27Y10         LUT3 (Prop_lut3_I0_O)        0.373     6.233 r  RGB_To_HSV0/Hue[7]_i_77/O
                         net (fo=1, routed)           0.000     6.233    RGB_To_HSV0/Hue[7]_i_77_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.783 r  RGB_To_HSV0/Hue_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.783    RGB_To_HSV0/Hue_reg[7]_i_59_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.940 r  RGB_To_HSV0/Hue_reg[7]_i_58/CO[1]
                         net (fo=11, routed)          0.768     7.707    RGB_To_HSV0/h_divisor_reg[7]_0[0]
    SLICE_X27Y13         LUT3 (Prop_lut3_I0_O)        0.329     8.036 r  RGB_To_HSV0/Hue[7]_i_65/O
                         net (fo=1, routed)           0.000     8.036    RGB_To_HSV0/Hue[7]_i_65_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.586 r  RGB_To_HSV0/Hue_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.586    RGB_To_HSV0/Hue_reg[7]_i_47_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.743 r  RGB_To_HSV0/Hue_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.505     9.248    RGB_To_HSV0/h_divisor_reg[7]_2[0]
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.329     9.577 r  RGB_To_HSV0/Hue[7]_i_57/O
                         net (fo=1, routed)           0.000     9.577    RGB_To_HSV0/Hue[7]_i_57_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.127 r  RGB_To_HSV0/Hue_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.127    RGB_To_HSV0/Hue_reg[7]_i_32_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  RGB_To_HSV0/Hue_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.241    RGB_To_HSV0/Hue_reg[7]_i_29_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.398 r  RGB_To_HSV0/Hue_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.589    10.987    RGB_To_HSV0/h_divisor_reg[7]_4[0]
    SLICE_X26Y17         LUT3 (Prop_lut3_I0_O)        0.329    11.316 r  RGB_To_HSV0/Hue[7]_i_45/O
                         net (fo=1, routed)           0.000    11.316    RGB_To_HSV0/Hue[7]_i_45_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  RGB_To_HSV0/Hue_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.849    RGB_To_HSV0/Hue_reg[7]_i_23_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  RGB_To_HSV0/Hue_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.966    RGB_To_HSV0/Hue_reg[7]_i_14_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.123 r  RGB_To_HSV0/Hue_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.566    12.690    RGB_To_HSV0/h_divisor_reg[7]_6[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    13.022 r  RGB_To_HSV0/Hue[7]_i_42/O
                         net (fo=1, routed)           0.000    13.022    RGB_To_HSV0/Hue[7]_i_42_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.572 r  RGB_To_HSV0/Hue_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.572    RGB_To_HSV0/Hue_reg[7]_i_18_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  RGB_To_HSV0/Hue_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.686    RGB_To_HSV0/Hue_reg[7]_i_10_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.843 r  RGB_To_HSV0/Hue_reg[7]_i_8/CO[1]
                         net (fo=13, routed)          0.805    14.647    RGB_To_HSV0/h_divisor_reg[7]_8[0]
    SLICE_X25Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.432 r  RGB_To_HSV0/Hue_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.432    RGB_To_HSV0/Hue_reg[7]_i_17_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  RGB_To_HSV0/Hue_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.546    RGB_To_HSV0/Hue_reg[7]_i_9_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.703 r  RGB_To_HSV0/Hue_reg[7]_i_5/CO[1]
                         net (fo=14, routed)          0.629    16.332    RGB_To_HSV0/h_divisor_reg[7]_10[0]
    SLICE_X26Y13         LUT3 (Prop_lut3_I0_O)        0.329    16.661 r  RGB_To_HSV0/Hue[5]_i_29/O
                         net (fo=1, routed)           0.000    16.661    RGB_To_HSV0/Hue[5]_i_29_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.194 r  RGB_To_HSV0/Hue_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.194    RGB_To_HSV0/Hue_reg[5]_i_18_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.311 r  RGB_To_HSV0/Hue_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.311    RGB_To_HSV0/Hue_reg[5]_i_10_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.468 r  RGB_To_HSV0/Hue_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          0.705    18.173    RGB_To_HSV0/h_divisor_reg[7]_12[0]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.332    18.505 r  RGB_To_HSV0/Hue[2]_i_38/O
                         net (fo=1, routed)           0.000    18.505    RGB_To_HSV0/Hue[2]_i_38_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.038 r  RGB_To_HSV0/Hue_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.038    RGB_To_HSV0/Hue_reg[2]_i_20_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.155 r  RGB_To_HSV0/Hue_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.155    RGB_To_HSV0/Hue_reg[5]_i_13_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.312 r  RGB_To_HSV0/Hue_reg[5]_i_4/CO[1]
                         net (fo=14, routed)          0.594    19.906    RGB_To_HSV0/h_divisor_reg[7]_14[0]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.332    20.238 r  RGB_To_HSV0/Hue[2]_i_35/O
                         net (fo=1, routed)           0.000    20.238    RGB_To_HSV0/Hue[2]_i_35_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.788 r  RGB_To_HSV0/Hue_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.788    RGB_To_HSV0/Hue_reg[2]_i_15_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.902 r  RGB_To_HSV0/Hue_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.902    RGB_To_HSV0/Hue_reg[2]_i_9_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.059 r  RGB_To_HSV0/Hue_reg[5]_i_5/CO[1]
                         net (fo=14, routed)          0.582    21.640    RGB_To_HSV0/Hue_reg[5]_i_5_n_2
    SLICE_X30Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.440 r  RGB_To_HSV0/Hue_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.440    RGB_To_HSV0/Hue_reg[2]_i_14_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.557 r  RGB_To_HSV0/Hue_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.557    RGB_To_HSV0/Hue_reg[2]_i_8_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.714 r  RGB_To_HSV0/Hue_reg[2]_i_3/CO[1]
                         net (fo=15, routed)          0.778    23.492    RGB_To_HSV0/Hue_reg[2]_i_3_n_2
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    23.824 r  RGB_To_HSV0/Hue[1]_i_13/O
                         net (fo=1, routed)           0.000    23.824    RGB_To_HSV0/Hue[1]_i_13_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.374 r  RGB_To_HSV0/Hue_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.374    RGB_To_HSV0/Hue_reg[1]_i_6_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.488 r  RGB_To_HSV0/Hue_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Hue_reg[1]_i_3_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.645 r  RGB_To_HSV0/Hue_reg[1]_i_2/CO[1]
                         net (fo=13, routed)          0.745    25.390    RGB_To_HSV0/Hue_reg[1]_i_2_n_2
    SLICE_X31Y16         LUT2 (Prop_lut2_I0_O)        0.329    25.719 r  RGB_To_HSV0/Hue[0]_i_13/O
                         net (fo=1, routed)           0.000    25.719    RGB_To_HSV0/Hue[0]_i_13_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  RGB_To_HSV0/Hue_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.269    RGB_To_HSV0/Hue_reg[0]_i_6_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  RGB_To_HSV0/Hue_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.383    RGB_To_HSV0/Hue_reg[0]_i_3_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.540 r  RGB_To_HSV0/Hue_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.665    27.205    RGB_To_HSV0/Hue_reg[0]_i_2_n_2
    SLICE_X31Y19         LUT2 (Prop_lut2_I0_O)        0.329    27.534 r  RGB_To_HSV0/Hue[2]_i_42/O
                         net (fo=1, routed)           0.000    27.534    RGB_To_HSV0/Hue[2]_i_42_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.066 r  RGB_To_HSV0/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.066    RGB_To_HSV0/Hue_reg[2]_i_25_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.180 r  RGB_To_HSV0/Hue_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.180    RGB_To_HSV0/Hue_reg[2]_i_12_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.514 r  RGB_To_HSV0/Hue_reg[2]_i_7/O[1]
                         net (fo=1, routed)           0.453    28.967    RGB_To_HSV0/p_1_out[0]
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.816    29.783 r  RGB_To_HSV0/Hue_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    29.783    RGB_To_HSV0/Hue_reg[2]_i_2_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.002 r  RGB_To_HSV0/Hue_reg[6]_i_2/O[0]
                         net (fo=1, routed)           0.296    30.297    RGB_To_HSV0/Hue_reg[6]_i_2_n_7
    SLICE_X31Y22         LUT3 (Prop_lut3_I0_O)        0.295    30.592 r  RGB_To_HSV0/Hue[3]_i_1/O
                         net (fo=1, routed)           0.000    30.592    RGB_To_HSV0/Hue[3]_i_1_n_0
    SLICE_X31Y22         FDRE                                         r  RGB_To_HSV0/Hue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.492    11.492    RGB_To_HSV0/o_clk_pixel
    SLICE_X31Y22         FDRE                                         r  RGB_To_HSV0/Hue_reg[3]/C
                         clock pessimism              0.075    11.567    
                         clock uncertainty           -0.074    11.493    
    SLICE_X31Y22         FDRE (Setup_fdre_C_D)        0.031    11.524    RGB_To_HSV0/Hue_reg[3]
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                         -30.592    
  -------------------------------------------------------------------
                         slack                                -19.068    

Slack (VIOLATED) :        -18.964ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/h_divisor_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Hue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        28.866ns  (logic 17.612ns (61.012%)  route 11.254ns (38.988%))
  Logic Levels:           55  (CARRY4=41 LUT2=2 LUT3=9 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.621     1.621    RGB_To_HSV0/o_clk_pixel
    SLICE_X25Y10         FDSE                                         r  RGB_To_HSV0/h_divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y10         FDSE (Prop_fdse_C_Q)         0.456     2.077 f  RGB_To_HSV0/h_divisor_reg[0]/Q
                         net (fo=20, routed)          0.893     2.970    RGB_To_HSV0/h_divisor[0]
    SLICE_X24Y10         LUT6 (Prop_lut6_I3_O)        0.124     3.094 r  RGB_To_HSV0/Hue[7]_i_100/O
                         net (fo=13, routed)          0.358     3.452    RGB_To_HSV0/Hue[7]_i_100_n_0
    SLICE_X24Y9          LUT4 (Prop_lut4_I1_O)        0.124     3.576 r  RGB_To_HSV0/Hue[7]_i_92/O
                         net (fo=4, routed)           0.564     4.140    RGB_To_HSV0/Hue[7]_i_92_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.720 r  RGB_To_HSV0/Hue_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.720    RGB_To_HSV0/Hue_reg[7]_i_74_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.834 r  RGB_To_HSV0/Hue_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.834    RGB_To_HSV0/Hue_reg[7]_i_71_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.105 r  RGB_To_HSV0/Hue_reg[7]_i_70/CO[0]
                         net (fo=11, routed)          0.754     5.860    RGB_To_HSV0/CO[0]
    SLICE_X27Y10         LUT3 (Prop_lut3_I0_O)        0.373     6.233 r  RGB_To_HSV0/Hue[7]_i_77/O
                         net (fo=1, routed)           0.000     6.233    RGB_To_HSV0/Hue[7]_i_77_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.783 r  RGB_To_HSV0/Hue_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.783    RGB_To_HSV0/Hue_reg[7]_i_59_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.940 r  RGB_To_HSV0/Hue_reg[7]_i_58/CO[1]
                         net (fo=11, routed)          0.768     7.707    RGB_To_HSV0/h_divisor_reg[7]_0[0]
    SLICE_X27Y13         LUT3 (Prop_lut3_I0_O)        0.329     8.036 r  RGB_To_HSV0/Hue[7]_i_65/O
                         net (fo=1, routed)           0.000     8.036    RGB_To_HSV0/Hue[7]_i_65_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.586 r  RGB_To_HSV0/Hue_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.586    RGB_To_HSV0/Hue_reg[7]_i_47_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.743 r  RGB_To_HSV0/Hue_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.505     9.248    RGB_To_HSV0/h_divisor_reg[7]_2[0]
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.329     9.577 r  RGB_To_HSV0/Hue[7]_i_57/O
                         net (fo=1, routed)           0.000     9.577    RGB_To_HSV0/Hue[7]_i_57_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.127 r  RGB_To_HSV0/Hue_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.127    RGB_To_HSV0/Hue_reg[7]_i_32_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  RGB_To_HSV0/Hue_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.241    RGB_To_HSV0/Hue_reg[7]_i_29_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.398 r  RGB_To_HSV0/Hue_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.589    10.987    RGB_To_HSV0/h_divisor_reg[7]_4[0]
    SLICE_X26Y17         LUT3 (Prop_lut3_I0_O)        0.329    11.316 r  RGB_To_HSV0/Hue[7]_i_45/O
                         net (fo=1, routed)           0.000    11.316    RGB_To_HSV0/Hue[7]_i_45_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  RGB_To_HSV0/Hue_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.849    RGB_To_HSV0/Hue_reg[7]_i_23_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  RGB_To_HSV0/Hue_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.966    RGB_To_HSV0/Hue_reg[7]_i_14_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.123 r  RGB_To_HSV0/Hue_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.566    12.690    RGB_To_HSV0/h_divisor_reg[7]_6[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    13.022 r  RGB_To_HSV0/Hue[7]_i_42/O
                         net (fo=1, routed)           0.000    13.022    RGB_To_HSV0/Hue[7]_i_42_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.572 r  RGB_To_HSV0/Hue_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.572    RGB_To_HSV0/Hue_reg[7]_i_18_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  RGB_To_HSV0/Hue_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.686    RGB_To_HSV0/Hue_reg[7]_i_10_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.843 r  RGB_To_HSV0/Hue_reg[7]_i_8/CO[1]
                         net (fo=13, routed)          0.805    14.647    RGB_To_HSV0/h_divisor_reg[7]_8[0]
    SLICE_X25Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.432 r  RGB_To_HSV0/Hue_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.432    RGB_To_HSV0/Hue_reg[7]_i_17_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  RGB_To_HSV0/Hue_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.546    RGB_To_HSV0/Hue_reg[7]_i_9_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.703 r  RGB_To_HSV0/Hue_reg[7]_i_5/CO[1]
                         net (fo=14, routed)          0.629    16.332    RGB_To_HSV0/h_divisor_reg[7]_10[0]
    SLICE_X26Y13         LUT3 (Prop_lut3_I0_O)        0.329    16.661 r  RGB_To_HSV0/Hue[5]_i_29/O
                         net (fo=1, routed)           0.000    16.661    RGB_To_HSV0/Hue[5]_i_29_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.194 r  RGB_To_HSV0/Hue_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.194    RGB_To_HSV0/Hue_reg[5]_i_18_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.311 r  RGB_To_HSV0/Hue_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.311    RGB_To_HSV0/Hue_reg[5]_i_10_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.468 r  RGB_To_HSV0/Hue_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          0.705    18.173    RGB_To_HSV0/h_divisor_reg[7]_12[0]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.332    18.505 r  RGB_To_HSV0/Hue[2]_i_38/O
                         net (fo=1, routed)           0.000    18.505    RGB_To_HSV0/Hue[2]_i_38_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.038 r  RGB_To_HSV0/Hue_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.038    RGB_To_HSV0/Hue_reg[2]_i_20_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.155 r  RGB_To_HSV0/Hue_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.155    RGB_To_HSV0/Hue_reg[5]_i_13_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.312 r  RGB_To_HSV0/Hue_reg[5]_i_4/CO[1]
                         net (fo=14, routed)          0.594    19.906    RGB_To_HSV0/h_divisor_reg[7]_14[0]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.332    20.238 r  RGB_To_HSV0/Hue[2]_i_35/O
                         net (fo=1, routed)           0.000    20.238    RGB_To_HSV0/Hue[2]_i_35_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.788 r  RGB_To_HSV0/Hue_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.788    RGB_To_HSV0/Hue_reg[2]_i_15_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.902 r  RGB_To_HSV0/Hue_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.902    RGB_To_HSV0/Hue_reg[2]_i_9_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.059 r  RGB_To_HSV0/Hue_reg[5]_i_5/CO[1]
                         net (fo=14, routed)          0.582    21.640    RGB_To_HSV0/Hue_reg[5]_i_5_n_2
    SLICE_X30Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.440 r  RGB_To_HSV0/Hue_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.440    RGB_To_HSV0/Hue_reg[2]_i_14_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.557 r  RGB_To_HSV0/Hue_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.557    RGB_To_HSV0/Hue_reg[2]_i_8_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.714 r  RGB_To_HSV0/Hue_reg[2]_i_3/CO[1]
                         net (fo=15, routed)          0.778    23.492    RGB_To_HSV0/Hue_reg[2]_i_3_n_2
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    23.824 r  RGB_To_HSV0/Hue[1]_i_13/O
                         net (fo=1, routed)           0.000    23.824    RGB_To_HSV0/Hue[1]_i_13_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.374 r  RGB_To_HSV0/Hue_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.374    RGB_To_HSV0/Hue_reg[1]_i_6_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.488 r  RGB_To_HSV0/Hue_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Hue_reg[1]_i_3_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.645 r  RGB_To_HSV0/Hue_reg[1]_i_2/CO[1]
                         net (fo=13, routed)          0.745    25.390    RGB_To_HSV0/Hue_reg[1]_i_2_n_2
    SLICE_X31Y16         LUT2 (Prop_lut2_I0_O)        0.329    25.719 r  RGB_To_HSV0/Hue[0]_i_13/O
                         net (fo=1, routed)           0.000    25.719    RGB_To_HSV0/Hue[0]_i_13_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  RGB_To_HSV0/Hue_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.269    RGB_To_HSV0/Hue_reg[0]_i_6_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  RGB_To_HSV0/Hue_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.383    RGB_To_HSV0/Hue_reg[0]_i_3_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.540 r  RGB_To_HSV0/Hue_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.665    27.205    RGB_To_HSV0/Hue_reg[0]_i_2_n_2
    SLICE_X31Y19         LUT2 (Prop_lut2_I0_O)        0.329    27.534 r  RGB_To_HSV0/Hue[2]_i_42/O
                         net (fo=1, routed)           0.000    27.534    RGB_To_HSV0/Hue[2]_i_42_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.066 r  RGB_To_HSV0/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.066    RGB_To_HSV0/Hue_reg[2]_i_25_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.180 r  RGB_To_HSV0/Hue_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.180    RGB_To_HSV0/Hue_reg[2]_i_12_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.514 r  RGB_To_HSV0/Hue_reg[2]_i_7/O[1]
                         net (fo=1, routed)           0.453    28.967    RGB_To_HSV0/p_1_out[0]
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.911    29.878 r  RGB_To_HSV0/Hue_reg[2]_i_2/O[3]
                         net (fo=1, routed)           0.303    30.181    RGB_To_HSV0/Hue_reg[2]_i_2_n_4
    SLICE_X29Y20         LUT4 (Prop_lut4_I0_O)        0.307    30.488 r  RGB_To_HSV0/Hue[2]_i_1/O
                         net (fo=1, routed)           0.000    30.488    RGB_To_HSV0/Hue[2]_i_1_n_0
    SLICE_X29Y20         FDRE                                         r  RGB_To_HSV0/Hue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.492    11.492    RGB_To_HSV0/o_clk_pixel
    SLICE_X29Y20         FDRE                                         r  RGB_To_HSV0/Hue_reg[2]/C
                         clock pessimism              0.075    11.567    
                         clock uncertainty           -0.074    11.493    
    SLICE_X29Y20         FDRE (Setup_fdre_C_D)        0.031    11.524    RGB_To_HSV0/Hue_reg[2]
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                         -30.488    
  -------------------------------------------------------------------
                         slack                                -18.964    

Slack (VIOLATED) :        -18.893ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/h_divisor_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Hue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        28.795ns  (logic 17.542ns (60.920%)  route 11.253ns (39.080%))
  Logic Levels:           55  (CARRY4=41 LUT2=2 LUT3=10 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 11.492 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.621     1.621    RGB_To_HSV0/o_clk_pixel
    SLICE_X25Y10         FDSE                                         r  RGB_To_HSV0/h_divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y10         FDSE (Prop_fdse_C_Q)         0.456     2.077 f  RGB_To_HSV0/h_divisor_reg[0]/Q
                         net (fo=20, routed)          0.893     2.970    RGB_To_HSV0/h_divisor[0]
    SLICE_X24Y10         LUT6 (Prop_lut6_I3_O)        0.124     3.094 r  RGB_To_HSV0/Hue[7]_i_100/O
                         net (fo=13, routed)          0.358     3.452    RGB_To_HSV0/Hue[7]_i_100_n_0
    SLICE_X24Y9          LUT4 (Prop_lut4_I1_O)        0.124     3.576 r  RGB_To_HSV0/Hue[7]_i_92/O
                         net (fo=4, routed)           0.564     4.140    RGB_To_HSV0/Hue[7]_i_92_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.720 r  RGB_To_HSV0/Hue_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.720    RGB_To_HSV0/Hue_reg[7]_i_74_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.834 r  RGB_To_HSV0/Hue_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.834    RGB_To_HSV0/Hue_reg[7]_i_71_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.105 r  RGB_To_HSV0/Hue_reg[7]_i_70/CO[0]
                         net (fo=11, routed)          0.754     5.860    RGB_To_HSV0/CO[0]
    SLICE_X27Y10         LUT3 (Prop_lut3_I0_O)        0.373     6.233 r  RGB_To_HSV0/Hue[7]_i_77/O
                         net (fo=1, routed)           0.000     6.233    RGB_To_HSV0/Hue[7]_i_77_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.783 r  RGB_To_HSV0/Hue_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.783    RGB_To_HSV0/Hue_reg[7]_i_59_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.940 r  RGB_To_HSV0/Hue_reg[7]_i_58/CO[1]
                         net (fo=11, routed)          0.768     7.707    RGB_To_HSV0/h_divisor_reg[7]_0[0]
    SLICE_X27Y13         LUT3 (Prop_lut3_I0_O)        0.329     8.036 r  RGB_To_HSV0/Hue[7]_i_65/O
                         net (fo=1, routed)           0.000     8.036    RGB_To_HSV0/Hue[7]_i_65_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.586 r  RGB_To_HSV0/Hue_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.586    RGB_To_HSV0/Hue_reg[7]_i_47_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.743 r  RGB_To_HSV0/Hue_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.505     9.248    RGB_To_HSV0/h_divisor_reg[7]_2[0]
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.329     9.577 r  RGB_To_HSV0/Hue[7]_i_57/O
                         net (fo=1, routed)           0.000     9.577    RGB_To_HSV0/Hue[7]_i_57_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.127 r  RGB_To_HSV0/Hue_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.127    RGB_To_HSV0/Hue_reg[7]_i_32_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  RGB_To_HSV0/Hue_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.241    RGB_To_HSV0/Hue_reg[7]_i_29_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.398 r  RGB_To_HSV0/Hue_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.589    10.987    RGB_To_HSV0/h_divisor_reg[7]_4[0]
    SLICE_X26Y17         LUT3 (Prop_lut3_I0_O)        0.329    11.316 r  RGB_To_HSV0/Hue[7]_i_45/O
                         net (fo=1, routed)           0.000    11.316    RGB_To_HSV0/Hue[7]_i_45_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  RGB_To_HSV0/Hue_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.849    RGB_To_HSV0/Hue_reg[7]_i_23_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  RGB_To_HSV0/Hue_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.966    RGB_To_HSV0/Hue_reg[7]_i_14_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.123 r  RGB_To_HSV0/Hue_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.566    12.690    RGB_To_HSV0/h_divisor_reg[7]_6[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    13.022 r  RGB_To_HSV0/Hue[7]_i_42/O
                         net (fo=1, routed)           0.000    13.022    RGB_To_HSV0/Hue[7]_i_42_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.572 r  RGB_To_HSV0/Hue_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.572    RGB_To_HSV0/Hue_reg[7]_i_18_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  RGB_To_HSV0/Hue_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.686    RGB_To_HSV0/Hue_reg[7]_i_10_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.843 r  RGB_To_HSV0/Hue_reg[7]_i_8/CO[1]
                         net (fo=13, routed)          0.805    14.647    RGB_To_HSV0/h_divisor_reg[7]_8[0]
    SLICE_X25Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.432 r  RGB_To_HSV0/Hue_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.432    RGB_To_HSV0/Hue_reg[7]_i_17_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  RGB_To_HSV0/Hue_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.546    RGB_To_HSV0/Hue_reg[7]_i_9_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.703 r  RGB_To_HSV0/Hue_reg[7]_i_5/CO[1]
                         net (fo=14, routed)          0.629    16.332    RGB_To_HSV0/h_divisor_reg[7]_10[0]
    SLICE_X26Y13         LUT3 (Prop_lut3_I0_O)        0.329    16.661 r  RGB_To_HSV0/Hue[5]_i_29/O
                         net (fo=1, routed)           0.000    16.661    RGB_To_HSV0/Hue[5]_i_29_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.194 r  RGB_To_HSV0/Hue_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.194    RGB_To_HSV0/Hue_reg[5]_i_18_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.311 r  RGB_To_HSV0/Hue_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.311    RGB_To_HSV0/Hue_reg[5]_i_10_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.468 r  RGB_To_HSV0/Hue_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          0.705    18.173    RGB_To_HSV0/h_divisor_reg[7]_12[0]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.332    18.505 r  RGB_To_HSV0/Hue[2]_i_38/O
                         net (fo=1, routed)           0.000    18.505    RGB_To_HSV0/Hue[2]_i_38_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.038 r  RGB_To_HSV0/Hue_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.038    RGB_To_HSV0/Hue_reg[2]_i_20_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.155 r  RGB_To_HSV0/Hue_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.155    RGB_To_HSV0/Hue_reg[5]_i_13_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.312 r  RGB_To_HSV0/Hue_reg[5]_i_4/CO[1]
                         net (fo=14, routed)          0.594    19.906    RGB_To_HSV0/h_divisor_reg[7]_14[0]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.332    20.238 r  RGB_To_HSV0/Hue[2]_i_35/O
                         net (fo=1, routed)           0.000    20.238    RGB_To_HSV0/Hue[2]_i_35_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.788 r  RGB_To_HSV0/Hue_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.788    RGB_To_HSV0/Hue_reg[2]_i_15_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.902 r  RGB_To_HSV0/Hue_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.902    RGB_To_HSV0/Hue_reg[2]_i_9_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.059 r  RGB_To_HSV0/Hue_reg[5]_i_5/CO[1]
                         net (fo=14, routed)          0.582    21.640    RGB_To_HSV0/Hue_reg[5]_i_5_n_2
    SLICE_X30Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.440 r  RGB_To_HSV0/Hue_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.440    RGB_To_HSV0/Hue_reg[2]_i_14_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.557 r  RGB_To_HSV0/Hue_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.557    RGB_To_HSV0/Hue_reg[2]_i_8_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.714 r  RGB_To_HSV0/Hue_reg[2]_i_3/CO[1]
                         net (fo=15, routed)          0.778    23.492    RGB_To_HSV0/Hue_reg[2]_i_3_n_2
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    23.824 r  RGB_To_HSV0/Hue[1]_i_13/O
                         net (fo=1, routed)           0.000    23.824    RGB_To_HSV0/Hue[1]_i_13_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.374 r  RGB_To_HSV0/Hue_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.374    RGB_To_HSV0/Hue_reg[1]_i_6_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.488 r  RGB_To_HSV0/Hue_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Hue_reg[1]_i_3_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.645 r  RGB_To_HSV0/Hue_reg[1]_i_2/CO[1]
                         net (fo=13, routed)          0.745    25.390    RGB_To_HSV0/Hue_reg[1]_i_2_n_2
    SLICE_X31Y16         LUT2 (Prop_lut2_I0_O)        0.329    25.719 r  RGB_To_HSV0/Hue[0]_i_13/O
                         net (fo=1, routed)           0.000    25.719    RGB_To_HSV0/Hue[0]_i_13_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  RGB_To_HSV0/Hue_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.269    RGB_To_HSV0/Hue_reg[0]_i_6_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  RGB_To_HSV0/Hue_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.383    RGB_To_HSV0/Hue_reg[0]_i_3_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.540 r  RGB_To_HSV0/Hue_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.665    27.205    RGB_To_HSV0/Hue_reg[0]_i_2_n_2
    SLICE_X31Y19         LUT2 (Prop_lut2_I0_O)        0.329    27.534 r  RGB_To_HSV0/Hue[2]_i_42/O
                         net (fo=1, routed)           0.000    27.534    RGB_To_HSV0/Hue[2]_i_42_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.066 r  RGB_To_HSV0/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.066    RGB_To_HSV0/Hue_reg[2]_i_25_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.180 r  RGB_To_HSV0/Hue_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.180    RGB_To_HSV0/Hue_reg[2]_i_12_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.514 r  RGB_To_HSV0/Hue_reg[2]_i_7/O[1]
                         net (fo=1, routed)           0.453    28.967    RGB_To_HSV0/p_1_out[0]
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.847    29.814 r  RGB_To_HSV0/Hue_reg[2]_i_2/O[2]
                         net (fo=1, routed)           0.302    30.116    RGB_To_HSV0/Hue_reg[2]_i_2_n_5
    SLICE_X29Y20         LUT3 (Prop_lut3_I0_O)        0.301    30.417 r  RGB_To_HSV0/Hue[1]_i_1/O
                         net (fo=1, routed)           0.000    30.417    RGB_To_HSV0/Hue[1]_i_1_n_0
    SLICE_X29Y20         FDRE                                         r  RGB_To_HSV0/Hue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.492    11.492    RGB_To_HSV0/o_clk_pixel
    SLICE_X29Y20         FDRE                                         r  RGB_To_HSV0/Hue_reg[1]/C
                         clock pessimism              0.075    11.567    
                         clock uncertainty           -0.074    11.493    
    SLICE_X29Y20         FDRE (Setup_fdre_C_D)        0.031    11.524    RGB_To_HSV0/Hue_reg[1]
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                         -30.417    
  -------------------------------------------------------------------
                         slack                                -18.893    

Slack (VIOLATED) :        -18.876ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/h_divisor_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Hue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        28.831ns  (logic 17.430ns (60.455%)  route 11.401ns (39.545%))
  Logic Levels:           55  (CARRY4=41 LUT2=2 LUT3=10 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.621     1.621    RGB_To_HSV0/o_clk_pixel
    SLICE_X25Y10         FDSE                                         r  RGB_To_HSV0/h_divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y10         FDSE (Prop_fdse_C_Q)         0.456     2.077 f  RGB_To_HSV0/h_divisor_reg[0]/Q
                         net (fo=20, routed)          0.893     2.970    RGB_To_HSV0/h_divisor[0]
    SLICE_X24Y10         LUT6 (Prop_lut6_I3_O)        0.124     3.094 r  RGB_To_HSV0/Hue[7]_i_100/O
                         net (fo=13, routed)          0.358     3.452    RGB_To_HSV0/Hue[7]_i_100_n_0
    SLICE_X24Y9          LUT4 (Prop_lut4_I1_O)        0.124     3.576 r  RGB_To_HSV0/Hue[7]_i_92/O
                         net (fo=4, routed)           0.564     4.140    RGB_To_HSV0/Hue[7]_i_92_n_0
    SLICE_X25Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.720 r  RGB_To_HSV0/Hue_reg[7]_i_74/CO[3]
                         net (fo=1, routed)           0.000     4.720    RGB_To_HSV0/Hue_reg[7]_i_74_n_0
    SLICE_X25Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.834 r  RGB_To_HSV0/Hue_reg[7]_i_71/CO[3]
                         net (fo=1, routed)           0.000     4.834    RGB_To_HSV0/Hue_reg[7]_i_71_n_0
    SLICE_X25Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.105 r  RGB_To_HSV0/Hue_reg[7]_i_70/CO[0]
                         net (fo=11, routed)          0.754     5.860    RGB_To_HSV0/CO[0]
    SLICE_X27Y10         LUT3 (Prop_lut3_I0_O)        0.373     6.233 r  RGB_To_HSV0/Hue[7]_i_77/O
                         net (fo=1, routed)           0.000     6.233    RGB_To_HSV0/Hue[7]_i_77_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.783 r  RGB_To_HSV0/Hue_reg[7]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.783    RGB_To_HSV0/Hue_reg[7]_i_59_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.940 r  RGB_To_HSV0/Hue_reg[7]_i_58/CO[1]
                         net (fo=11, routed)          0.768     7.707    RGB_To_HSV0/h_divisor_reg[7]_0[0]
    SLICE_X27Y13         LUT3 (Prop_lut3_I0_O)        0.329     8.036 r  RGB_To_HSV0/Hue[7]_i_65/O
                         net (fo=1, routed)           0.000     8.036    RGB_To_HSV0/Hue[7]_i_65_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.586 r  RGB_To_HSV0/Hue_reg[7]_i_47/CO[3]
                         net (fo=1, routed)           0.000     8.586    RGB_To_HSV0/Hue_reg[7]_i_47_n_0
    SLICE_X27Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.743 r  RGB_To_HSV0/Hue_reg[7]_i_46/CO[1]
                         net (fo=11, routed)          0.505     9.248    RGB_To_HSV0/h_divisor_reg[7]_2[0]
    SLICE_X27Y16         LUT3 (Prop_lut3_I0_O)        0.329     9.577 r  RGB_To_HSV0/Hue[7]_i_57/O
                         net (fo=1, routed)           0.000     9.577    RGB_To_HSV0/Hue[7]_i_57_n_0
    SLICE_X27Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.127 r  RGB_To_HSV0/Hue_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.127    RGB_To_HSV0/Hue_reg[7]_i_32_n_0
    SLICE_X27Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.241 r  RGB_To_HSV0/Hue_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.241    RGB_To_HSV0/Hue_reg[7]_i_29_n_0
    SLICE_X27Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.398 r  RGB_To_HSV0/Hue_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.589    10.987    RGB_To_HSV0/h_divisor_reg[7]_4[0]
    SLICE_X26Y17         LUT3 (Prop_lut3_I0_O)        0.329    11.316 r  RGB_To_HSV0/Hue[7]_i_45/O
                         net (fo=1, routed)           0.000    11.316    RGB_To_HSV0/Hue[7]_i_45_n_0
    SLICE_X26Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.849 r  RGB_To_HSV0/Hue_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.849    RGB_To_HSV0/Hue_reg[7]_i_23_n_0
    SLICE_X26Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.966 r  RGB_To_HSV0/Hue_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    11.966    RGB_To_HSV0/Hue_reg[7]_i_14_n_0
    SLICE_X26Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.123 r  RGB_To_HSV0/Hue_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.566    12.690    RGB_To_HSV0/h_divisor_reg[7]_6[0]
    SLICE_X25Y18         LUT3 (Prop_lut3_I0_O)        0.332    13.022 r  RGB_To_HSV0/Hue[7]_i_42/O
                         net (fo=1, routed)           0.000    13.022    RGB_To_HSV0/Hue[7]_i_42_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.572 r  RGB_To_HSV0/Hue_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000    13.572    RGB_To_HSV0/Hue_reg[7]_i_18_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.686 r  RGB_To_HSV0/Hue_reg[7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.686    RGB_To_HSV0/Hue_reg[7]_i_10_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.843 r  RGB_To_HSV0/Hue_reg[7]_i_8/CO[1]
                         net (fo=13, routed)          0.805    14.647    RGB_To_HSV0/h_divisor_reg[7]_8[0]
    SLICE_X25Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    15.432 r  RGB_To_HSV0/Hue_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.432    RGB_To_HSV0/Hue_reg[7]_i_17_n_0
    SLICE_X25Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.546 r  RGB_To_HSV0/Hue_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    15.546    RGB_To_HSV0/Hue_reg[7]_i_9_n_0
    SLICE_X25Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.703 r  RGB_To_HSV0/Hue_reg[7]_i_5/CO[1]
                         net (fo=14, routed)          0.629    16.332    RGB_To_HSV0/h_divisor_reg[7]_10[0]
    SLICE_X26Y13         LUT3 (Prop_lut3_I0_O)        0.329    16.661 r  RGB_To_HSV0/Hue[5]_i_29/O
                         net (fo=1, routed)           0.000    16.661    RGB_To_HSV0/Hue[5]_i_29_n_0
    SLICE_X26Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.194 r  RGB_To_HSV0/Hue_reg[5]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.194    RGB_To_HSV0/Hue_reg[5]_i_18_n_0
    SLICE_X26Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.311 r  RGB_To_HSV0/Hue_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    17.311    RGB_To_HSV0/Hue_reg[5]_i_10_n_0
    SLICE_X26Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.468 r  RGB_To_HSV0/Hue_reg[5]_i_3/CO[1]
                         net (fo=14, routed)          0.705    18.173    RGB_To_HSV0/h_divisor_reg[7]_12[0]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.332    18.505 r  RGB_To_HSV0/Hue[2]_i_38/O
                         net (fo=1, routed)           0.000    18.505    RGB_To_HSV0/Hue[2]_i_38_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.038 r  RGB_To_HSV0/Hue_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.038    RGB_To_HSV0/Hue_reg[2]_i_20_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.155 r  RGB_To_HSV0/Hue_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000    19.155    RGB_To_HSV0/Hue_reg[5]_i_13_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.312 r  RGB_To_HSV0/Hue_reg[5]_i_4/CO[1]
                         net (fo=14, routed)          0.594    19.906    RGB_To_HSV0/h_divisor_reg[7]_14[0]
    SLICE_X29Y14         LUT3 (Prop_lut3_I0_O)        0.332    20.238 r  RGB_To_HSV0/Hue[2]_i_35/O
                         net (fo=1, routed)           0.000    20.238    RGB_To_HSV0/Hue[2]_i_35_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.788 r  RGB_To_HSV0/Hue_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    20.788    RGB_To_HSV0/Hue_reg[2]_i_15_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.902 r  RGB_To_HSV0/Hue_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.902    RGB_To_HSV0/Hue_reg[2]_i_9_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.059 r  RGB_To_HSV0/Hue_reg[5]_i_5/CO[1]
                         net (fo=14, routed)          0.582    21.640    RGB_To_HSV0/Hue_reg[5]_i_5_n_2
    SLICE_X30Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    22.440 r  RGB_To_HSV0/Hue_reg[2]_i_14/CO[3]
                         net (fo=1, routed)           0.000    22.440    RGB_To_HSV0/Hue_reg[2]_i_14_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.557 r  RGB_To_HSV0/Hue_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    22.557    RGB_To_HSV0/Hue_reg[2]_i_8_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.714 r  RGB_To_HSV0/Hue_reg[2]_i_3/CO[1]
                         net (fo=15, routed)          0.778    23.492    RGB_To_HSV0/Hue_reg[2]_i_3_n_2
    SLICE_X32Y16         LUT3 (Prop_lut3_I0_O)        0.332    23.824 r  RGB_To_HSV0/Hue[1]_i_13/O
                         net (fo=1, routed)           0.000    23.824    RGB_To_HSV0/Hue[1]_i_13_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.374 r  RGB_To_HSV0/Hue_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    24.374    RGB_To_HSV0/Hue_reg[1]_i_6_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.488 r  RGB_To_HSV0/Hue_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    24.488    RGB_To_HSV0/Hue_reg[1]_i_3_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.645 r  RGB_To_HSV0/Hue_reg[1]_i_2/CO[1]
                         net (fo=13, routed)          0.745    25.390    RGB_To_HSV0/Hue_reg[1]_i_2_n_2
    SLICE_X31Y16         LUT2 (Prop_lut2_I0_O)        0.329    25.719 r  RGB_To_HSV0/Hue[0]_i_13/O
                         net (fo=1, routed)           0.000    25.719    RGB_To_HSV0/Hue[0]_i_13_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.269 r  RGB_To_HSV0/Hue_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    26.269    RGB_To_HSV0/Hue_reg[0]_i_6_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.383 r  RGB_To_HSV0/Hue_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    26.383    RGB_To_HSV0/Hue_reg[0]_i_3_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.540 r  RGB_To_HSV0/Hue_reg[0]_i_2/CO[1]
                         net (fo=13, routed)          0.665    27.205    RGB_To_HSV0/Hue_reg[0]_i_2_n_2
    SLICE_X31Y19         LUT2 (Prop_lut2_I0_O)        0.329    27.534 r  RGB_To_HSV0/Hue[2]_i_42/O
                         net (fo=1, routed)           0.000    27.534    RGB_To_HSV0/Hue[2]_i_42_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.066 r  RGB_To_HSV0/Hue_reg[2]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.066    RGB_To_HSV0/Hue_reg[2]_i_25_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.180 r  RGB_To_HSV0/Hue_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    28.180    RGB_To_HSV0/Hue_reg[2]_i_12_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.514 r  RGB_To_HSV0/Hue_reg[2]_i_7/O[1]
                         net (fo=1, routed)           0.453    28.967    RGB_To_HSV0/p_1_out[0]
    SLICE_X30Y20         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    29.697 r  RGB_To_HSV0/Hue_reg[2]_i_2/O[1]
                         net (fo=1, routed)           0.450    30.147    RGB_To_HSV0/Hue_reg[2]_i_2_n_6
    SLICE_X30Y19         LUT3 (Prop_lut3_I0_O)        0.306    30.453 r  RGB_To_HSV0/Hue[0]_i_1/O
                         net (fo=1, routed)           0.000    30.453    RGB_To_HSV0/Hue[0]_i_1_n_0
    SLICE_X30Y19         FDRE                                         r  RGB_To_HSV0/Hue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.495    11.495    RGB_To_HSV0/o_clk_pixel
    SLICE_X30Y19         FDRE                                         r  RGB_To_HSV0/Hue_reg[0]/C
                         clock pessimism              0.075    11.570    
                         clock uncertainty           -0.074    11.496    
    SLICE_X30Y19         FDRE (Setup_fdre_C_D)        0.081    11.577    RGB_To_HSV0/Hue_reg[0]
  -------------------------------------------------------------------
                         required time                         11.577    
                         arrival time                         -30.453    
  -------------------------------------------------------------------
                         slack                                -18.876    

Slack (VIOLATED) :        -18.511ns  (required time - arrival time)
  Source:                 RGB_To_HSV0/s_dividend_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB_To_HSV0/Saturation_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        28.442ns  (logic 17.629ns (61.981%)  route 10.813ns (38.019%))
  Logic Levels:           59  (CARRY4=45 LUT3=11 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.617     1.617    RGB_To_HSV0/o_clk_pixel
    SLICE_X23Y14         FDRE                                         r  RGB_To_HSV0/s_dividend_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y14         FDRE (Prop_fdre_C_Q)         0.456     2.073 r  RGB_To_HSV0/s_dividend_reg[16]/Q
                         net (fo=6, routed)           0.833     2.906    RGB_To_HSV0/s_dividend_reg_n_0_[16]
    SLICE_X23Y14         LUT6 (Prop_lut6_I2_O)        0.124     3.030 r  RGB_To_HSV0/Saturation[7]_i_118/O
                         net (fo=13, routed)          0.521     3.551    RGB_To_HSV0/Saturation[7]_i_118_n_0
    SLICE_X23Y13         LUT4 (Prop_lut4_I1_O)        0.124     3.675 r  RGB_To_HSV0/Saturation[7]_i_110/O
                         net (fo=4, routed)           0.884     4.558    RGB_To_HSV0/Saturation[7]_i_110_n_0
    SLICE_X21Y14         LUT5 (Prop_lut5_I0_O)        0.124     4.682 r  RGB_To_HSV0/Saturation[7]_i_115/O
                         net (fo=1, routed)           0.000     4.682    RGB_To_HSV0/Saturation[7]_i_115_n_0
    SLICE_X21Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.080 r  RGB_To_HSV0/Saturation_reg[7]_i_92/CO[3]
                         net (fo=1, routed)           0.000     5.080    RGB_To_HSV0/Saturation_reg[7]_i_92_n_0
    SLICE_X21Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.194 r  RGB_To_HSV0/Saturation_reg[7]_i_89/CO[3]
                         net (fo=1, routed)           0.000     5.194    RGB_To_HSV0/Saturation_reg[7]_i_89_n_0
    SLICE_X21Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.465 r  RGB_To_HSV0/Saturation_reg[7]_i_88/CO[0]
                         net (fo=11, routed)          0.634     6.099    RGB_To_HSV0/Saturation_reg[7]_i_88_n_3
    SLICE_X20Y14         LUT3 (Prop_lut3_I0_O)        0.373     6.472 r  RGB_To_HSV0/Saturation[7]_i_99/O
                         net (fo=1, routed)           0.000     6.472    RGB_To_HSV0/Saturation[7]_i_99_n_0
    SLICE_X20Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.022 r  RGB_To_HSV0/Saturation_reg[7]_i_80/CO[3]
                         net (fo=1, routed)           0.000     7.022    RGB_To_HSV0/Saturation_reg[7]_i_80_n_0
    SLICE_X20Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.136 r  RGB_To_HSV0/Saturation_reg[7]_i_77/CO[3]
                         net (fo=1, routed)           0.000     7.136    RGB_To_HSV0/Saturation_reg[7]_i_77_n_0
    SLICE_X20Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.293 r  RGB_To_HSV0/Saturation_reg[7]_i_76/CO[1]
                         net (fo=11, routed)          0.673     7.966    RGB_To_HSV0/Saturation_reg[7]_i_76_n_2
    SLICE_X19Y14         LUT3 (Prop_lut3_I0_O)        0.329     8.295 r  RGB_To_HSV0/Saturation[7]_i_87/O
                         net (fo=1, routed)           0.000     8.295    RGB_To_HSV0/Saturation[7]_i_87_n_0
    SLICE_X19Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.845 r  RGB_To_HSV0/Saturation_reg[7]_i_68/CO[3]
                         net (fo=1, routed)           0.000     8.845    RGB_To_HSV0/Saturation_reg[7]_i_68_n_0
    SLICE_X19Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.959 r  RGB_To_HSV0/Saturation_reg[7]_i_65/CO[3]
                         net (fo=1, routed)           0.000     8.959    RGB_To_HSV0/Saturation_reg[7]_i_65_n_0
    SLICE_X19Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.116 r  RGB_To_HSV0/Saturation_reg[7]_i_64/CO[1]
                         net (fo=11, routed)          0.564     9.681    RGB_To_HSV0/Saturation_reg[7]_i_64_n_2
    SLICE_X18Y14         LUT3 (Prop_lut3_I0_O)        0.329    10.010 r  RGB_To_HSV0/Saturation[7]_i_75/O
                         net (fo=1, routed)           0.000    10.010    RGB_To_HSV0/Saturation[7]_i_75_n_0
    SLICE_X18Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.543 r  RGB_To_HSV0/Saturation_reg[7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    10.543    RGB_To_HSV0/Saturation_reg[7]_i_56_n_0
    SLICE_X18Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.660 r  RGB_To_HSV0/Saturation_reg[7]_i_53/CO[3]
                         net (fo=1, routed)           0.000    10.660    RGB_To_HSV0/Saturation_reg[7]_i_53_n_0
    SLICE_X18Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.817 r  RGB_To_HSV0/Saturation_reg[7]_i_52/CO[1]
                         net (fo=11, routed)          0.585    11.401    RGB_To_HSV0/Saturation_reg[7]_i_52_n_2
    SLICE_X18Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    12.204 r  RGB_To_HSV0/Saturation_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    12.204    RGB_To_HSV0/Saturation_reg[7]_i_44_n_0
    SLICE_X18Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.321 r  RGB_To_HSV0/Saturation_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000    12.321    RGB_To_HSV0/Saturation_reg[7]_i_41_n_0
    SLICE_X18Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.478 r  RGB_To_HSV0/Saturation_reg[7]_i_40/CO[1]
                         net (fo=11, routed)          0.551    13.029    RGB_To_HSV0/Saturation_reg[7]_i_40_n_2
    SLICE_X19Y17         LUT3 (Prop_lut3_I0_O)        0.332    13.361 r  RGB_To_HSV0/Saturation[7]_i_51/O
                         net (fo=1, routed)           0.000    13.361    RGB_To_HSV0/Saturation[7]_i_51_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.911 r  RGB_To_HSV0/Saturation_reg[7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    13.911    RGB_To_HSV0/Saturation_reg[7]_i_32_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.025 r  RGB_To_HSV0/Saturation_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    14.025    RGB_To_HSV0/Saturation_reg[7]_i_29_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.182 r  RGB_To_HSV0/Saturation_reg[7]_i_28/CO[1]
                         net (fo=11, routed)          0.634    14.816    RGB_To_HSV0/Saturation_reg[7]_i_28_n_2
    SLICE_X20Y17         LUT3 (Prop_lut3_I0_O)        0.329    15.145 r  RGB_To_HSV0/Saturation[7]_i_39/O
                         net (fo=1, routed)           0.000    15.145    RGB_To_HSV0/Saturation[7]_i_39_n_0
    SLICE_X20Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.695 r  RGB_To_HSV0/Saturation_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    15.695    RGB_To_HSV0/Saturation_reg[7]_i_17_n_0
    SLICE_X20Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.809 r  RGB_To_HSV0/Saturation_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    15.809    RGB_To_HSV0/Saturation_reg[7]_i_14_n_0
    SLICE_X20Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.966 r  RGB_To_HSV0/Saturation_reg[7]_i_13/CO[1]
                         net (fo=11, routed)          0.555    16.521    RGB_To_HSV0/Saturation_reg[7]_i_13_n_2
    SLICE_X21Y17         LUT3 (Prop_lut3_I0_O)        0.329    16.850 r  RGB_To_HSV0/Saturation[7]_i_27/O
                         net (fo=1, routed)           0.000    16.850    RGB_To_HSV0/Saturation[7]_i_27_n_0
    SLICE_X21Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.400 r  RGB_To_HSV0/Saturation_reg[7]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.400    RGB_To_HSV0/Saturation_reg[7]_i_8_n_0
    SLICE_X21Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.514 r  RGB_To_HSV0/Saturation_reg[7]_i_4/CO[3]
                         net (fo=1, routed)           0.000    17.514    RGB_To_HSV0/Saturation_reg[7]_i_4_n_0
    SLICE_X21Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.671 r  RGB_To_HSV0/Saturation_reg[7]_i_3/CO[1]
                         net (fo=11, routed)          0.762    18.432    RGB_To_HSV0/Saturation_reg[7]_i_3_n_2
    SLICE_X23Y17         LUT3 (Prop_lut3_I0_O)        0.329    18.761 r  RGB_To_HSV0/Saturation[7]_i_24/O
                         net (fo=1, routed)           0.000    18.761    RGB_To_HSV0/Saturation[7]_i_24_n_0
    SLICE_X23Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.311 r  RGB_To_HSV0/Saturation_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.311    RGB_To_HSV0/Saturation_reg[7]_i_7_n_0
    SLICE_X23Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.425 r  RGB_To_HSV0/Saturation_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.425    RGB_To_HSV0/Saturation_reg[7]_i_2_n_0
    SLICE_X23Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    19.603 r  RGB_To_HSV0/Saturation_reg[7]_i_1/CO[1]
                         net (fo=12, routed)          0.550    20.153    RGB_To_HSV0/s_quotient[7]
    SLICE_X24Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    20.953 r  RGB_To_HSV0/Saturation_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    20.953    RGB_To_HSV0/Saturation_reg[6]_i_5_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.070 r  RGB_To_HSV0/Saturation_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.070    RGB_To_HSV0/Saturation_reg[6]_i_2_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    21.249 r  RGB_To_HSV0/Saturation_reg[6]_i_1/CO[1]
                         net (fo=12, routed)          0.547    21.796    RGB_To_HSV0/s_quotient[6]
    SLICE_X23Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    22.584 r  RGB_To_HSV0/Saturation_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.584    RGB_To_HSV0/Saturation_reg[5]_i_5_n_0
    SLICE_X23Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.698 r  RGB_To_HSV0/Saturation_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.698    RGB_To_HSV0/Saturation_reg[5]_i_2_n_0
    SLICE_X23Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    22.876 r  RGB_To_HSV0/Saturation_reg[5]_i_1/CO[1]
                         net (fo=12, routed)          0.571    23.447    RGB_To_HSV0/s_quotient[5]
    SLICE_X22Y21         LUT3 (Prop_lut3_I0_O)        0.329    23.776 r  RGB_To_HSV0/Saturation[4]_i_12/O
                         net (fo=1, routed)           0.000    23.776    RGB_To_HSV0/Saturation[4]_i_12_n_0
    SLICE_X22Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.309 r  RGB_To_HSV0/Saturation_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    24.309    RGB_To_HSV0/Saturation_reg[4]_i_5_n_0
    SLICE_X22Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.426 r  RGB_To_HSV0/Saturation_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.426    RGB_To_HSV0/Saturation_reg[4]_i_2_n_0
    SLICE_X22Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    24.605 r  RGB_To_HSV0/Saturation_reg[4]_i_1/CO[1]
                         net (fo=12, routed)          0.779    25.384    RGB_To_HSV0/s_quotient[4]
    SLICE_X21Y21         LUT3 (Prop_lut3_I0_O)        0.332    25.716 r  RGB_To_HSV0/Saturation[3]_i_12/O
                         net (fo=1, routed)           0.000    25.716    RGB_To_HSV0/Saturation[3]_i_12_n_0
    SLICE_X21Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.266 r  RGB_To_HSV0/Saturation_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    26.266    RGB_To_HSV0/Saturation_reg[3]_i_5_n_0
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.380 r  RGB_To_HSV0/Saturation_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.380    RGB_To_HSV0/Saturation_reg[3]_i_2_n_0
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    26.558 r  RGB_To_HSV0/Saturation_reg[3]_i_1/CO[1]
                         net (fo=12, routed)          0.565    27.124    RGB_To_HSV0/s_quotient[3]
    SLICE_X20Y22         LUT3 (Prop_lut3_I0_O)        0.329    27.453 r  RGB_To_HSV0/Saturation[2]_i_12/O
                         net (fo=1, routed)           0.000    27.453    RGB_To_HSV0/Saturation[2]_i_12_n_0
    SLICE_X20Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.003 r  RGB_To_HSV0/Saturation_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    28.003    RGB_To_HSV0/Saturation_reg[2]_i_5_n_0
    SLICE_X20Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.117 r  RGB_To_HSV0/Saturation_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.117    RGB_To_HSV0/Saturation_reg[2]_i_2_n_0
    SLICE_X20Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    28.295 r  RGB_To_HSV0/Saturation_reg[2]_i_1/CO[1]
                         net (fo=12, routed)          0.598    28.893    RGB_To_HSV0/s_quotient[2]
    SLICE_X18Y23         LUT3 (Prop_lut3_I0_O)        0.329    29.222 r  RGB_To_HSV0/Saturation[1]_i_12/O
                         net (fo=1, routed)           0.000    29.222    RGB_To_HSV0/Saturation[1]_i_12_n_0
    SLICE_X18Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.755 r  RGB_To_HSV0/Saturation_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.755    RGB_To_HSV0/Saturation_reg[1]_i_5_n_0
    SLICE_X18Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.872 r  RGB_To_HSV0/Saturation_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.009    29.881    RGB_To_HSV0/Saturation_reg[1]_i_2_n_0
    SLICE_X18Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179    30.060 r  RGB_To_HSV0/Saturation_reg[1]_i_1/CO[1]
                         net (fo=12, routed)          0.000    30.060    RGB_To_HSV0/s_quotient[1]
    SLICE_X18Y25         FDRE                                         r  RGB_To_HSV0/Saturation_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.482    11.482    RGB_To_HSV0/o_clk_pixel
    SLICE_X18Y25         FDRE                                         r  RGB_To_HSV0/Saturation_reg[1]/C
                         clock pessimism              0.075    11.557    
                         clock uncertainty           -0.074    11.483    
    SLICE_X18Y25         FDRE (Setup_fdre_C_D)        0.066    11.549    RGB_To_HSV0/Saturation_reg[1]
  -------------------------------------------------------------------
                         required time                         11.549    
                         arrival time                         -30.060    
  -------------------------------------------------------------------
                         slack                                -18.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.094%)  route 0.278ns (62.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.565     0.565    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/CLK
    SLICE_X30Y8          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y8          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[5]/Q
                         net (fo=4, routed)           0.278     1.007    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X0Y0          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.877     0.877    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y0          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.624    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     0.920    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/addr_bram_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.473%)  route 0.191ns (57.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.566     0.566    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/CLK
    SLICE_X31Y5          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/addr_bram_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/addr_bram_reg[0]/Q
                         net (fo=13, routed)          0.191     0.898    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB18_X0Y2          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.876     0.876    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.623    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.806    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.563     0.563    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/unpack_cnt_reg[3]_0
    SLICE_X19Y1          FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y1          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata_o_reg[2]/Q
                         net (fo=1, routed)           0.054     0.758    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[9]_0[2]
    SLICE_X18Y1          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.832     0.832    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/CLK
    SLICE_X18Y1          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[2]/C
                         clock pessimism             -0.256     0.576    
    SLICE_X18Y1          FDRE (Hold_fdre_C_D)         0.076     0.652    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.966%)  route 0.319ns (66.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.564     0.564    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/CLK
    SLICE_X24Y7          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.164     0.728 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vid_data_i_reg[3]/Q
                         net (fo=4, routed)           0.319     1.046    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y1          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.877     0.877    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.643    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.939    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Bayer_To_RGB0/addr_bram_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.793%)  route 0.186ns (59.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.566     0.566    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/CLK
    SLICE_X31Y5          FDRE                                         r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/addr_bram_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.128     0.694 r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/addr_bram_reg[9]/Q
                         net (fo=8, routed)           0.186     0.879    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB18_X0Y2          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.876     0.876    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.623    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130     0.753    MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Recognize_Top0/Shape_Judge_inst/addhang2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Recognize_Top0/Shape_Judge_inst/subtract23_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.251ns (50.551%)  route 0.246ns (49.449%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.563     0.563    Recognize_Top0/Shape_Judge_inst/o_clk_pixel
    SLICE_X17Y6          FDRE                                         r  Recognize_Top0/Shape_Judge_inst/addhang2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y6          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  Recognize_Top0/Shape_Judge_inst/addhang2_reg[9]/Q
                         net (fo=9, routed)           0.246     0.949    Recognize_Top0/Shape_Judge_inst/addhang2_reg__0[9]
    SLICE_X20Y6          LUT2 (Prop_lut2_I1_O)        0.045     0.994 r  Recognize_Top0/Shape_Judge_inst/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     0.994    Recognize_Top0/Shape_Judge_inst/i__carry__1_i_4_n_0
    SLICE_X20Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.059 r  Recognize_Top0/Shape_Judge_inst/_inferred__4/i__carry__1/O[1]
                         net (fo=1, routed)           0.000     1.059    Recognize_Top0/Shape_Judge_inst/subtract23[9]
    SLICE_X20Y6          FDRE                                         r  Recognize_Top0/Shape_Judge_inst/subtract23_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.831     0.831    Recognize_Top0/Shape_Judge_inst/o_clk_pixel
    SLICE_X20Y6          FDRE                                         r  Recognize_Top0/Shape_Judge_inst/subtract23_reg[9]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X20Y6          FDRE (Hold_fdre_C_D)         0.105     0.931    Recognize_Top0/Shape_Judge_inst/subtract23_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Recognize_Top0/Shape_Judge_inst/addhang2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Recognize_Top0/Shape_Judge_inst/subtract23_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.251ns (50.477%)  route 0.246ns (49.523%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.563     0.563    Recognize_Top0/Shape_Judge_inst/o_clk_pixel
    SLICE_X17Y4          FDSE                                         r  Recognize_Top0/Shape_Judge_inst/addhang2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDSE (Prop_fdse_C_Q)         0.141     0.704 r  Recognize_Top0/Shape_Judge_inst/addhang2_reg[1]/Q
                         net (fo=9, routed)           0.246     0.950    Recognize_Top0/Shape_Judge_inst/addhang2_reg__0[1]
    SLICE_X20Y4          LUT2 (Prop_lut2_I1_O)        0.045     0.995 r  Recognize_Top0/Shape_Judge_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     0.995    Recognize_Top0/Shape_Judge_inst/i__carry_i_7_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.060 r  Recognize_Top0/Shape_Judge_inst/_inferred__4/i__carry/O[1]
                         net (fo=1, routed)           0.000     1.060    Recognize_Top0/Shape_Judge_inst/subtract23[1]
    SLICE_X20Y4          FDRE                                         r  Recognize_Top0/Shape_Judge_inst/subtract23_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.831     0.831    Recognize_Top0/Shape_Judge_inst/o_clk_pixel
    SLICE_X20Y4          FDRE                                         r  Recognize_Top0/Shape_Judge_inst/subtract23_reg[1]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X20Y4          FDRE (Hold_fdre_C_D)         0.105     0.931    Recognize_Top0/Shape_Judge_inst/subtract23_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Recognize_Top0/Shape_Judge_inst/addhang2_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Recognize_Top0/Shape_Judge_inst/subtract23_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.252ns (50.677%)  route 0.245ns (49.323%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.563     0.563    Recognize_Top0/Shape_Judge_inst/o_clk_pixel
    SLICE_X17Y4          FDSE                                         r  Recognize_Top0/Shape_Judge_inst/addhang2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDSE (Prop_fdse_C_Q)         0.141     0.704 r  Recognize_Top0/Shape_Judge_inst/addhang2_reg[2]/Q
                         net (fo=9, routed)           0.245     0.949    Recognize_Top0/Shape_Judge_inst/addhang2_reg__0[2]
    SLICE_X20Y4          LUT2 (Prop_lut2_I1_O)        0.045     0.994 r  Recognize_Top0/Shape_Judge_inst/i__carry_i_6/O
                         net (fo=1, routed)           0.000     0.994    Recognize_Top0/Shape_Judge_inst/i__carry_i_6_n_0
    SLICE_X20Y4          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.060 r  Recognize_Top0/Shape_Judge_inst/_inferred__4/i__carry/O[2]
                         net (fo=1, routed)           0.000     1.060    Recognize_Top0/Shape_Judge_inst/subtract23[2]
    SLICE_X20Y4          FDRE                                         r  Recognize_Top0/Shape_Judge_inst/subtract23_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.831     0.831    Recognize_Top0/Shape_Judge_inst/o_clk_pixel
    SLICE_X20Y4          FDRE                                         r  Recognize_Top0/Shape_Judge_inst/subtract23_reg[2]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X20Y4          FDRE (Hold_fdre_C_D)         0.105     0.931    Recognize_Top0/Shape_Judge_inst/subtract23_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Recognize_Top0/Shape_Judge_inst/addhang2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Recognize_Top0/Shape_Judge_inst/subtract23_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.251ns (50.450%)  route 0.247ns (49.550%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.563     0.563    Recognize_Top0/Shape_Judge_inst/o_clk_pixel
    SLICE_X17Y5          FDRE                                         r  Recognize_Top0/Shape_Judge_inst/addhang2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  Recognize_Top0/Shape_Judge_inst/addhang2_reg[5]/Q
                         net (fo=9, routed)           0.247     0.950    Recognize_Top0/Shape_Judge_inst/addhang2_reg__0[5]
    SLICE_X20Y5          LUT2 (Prop_lut2_I1_O)        0.045     0.995 r  Recognize_Top0/Shape_Judge_inst/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     0.995    Recognize_Top0/Shape_Judge_inst/i__carry__0_i_7_n_0
    SLICE_X20Y5          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.060 r  Recognize_Top0/Shape_Judge_inst/_inferred__4/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     1.060    Recognize_Top0/Shape_Judge_inst/subtract23[5]
    SLICE_X20Y5          FDRE                                         r  Recognize_Top0/Shape_Judge_inst/subtract23_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.831     0.831    Recognize_Top0/Shape_Judge_inst/o_clk_pixel
    SLICE_X20Y5          FDRE                                         r  Recognize_Top0/Shape_Judge_inst/subtract23_reg[5]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X20Y5          FDRE (Hold_fdre_C_D)         0.105     0.931    Recognize_Top0/Shape_Judge_inst/subtract23_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.569     0.569    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y40          FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     0.710 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     0.775    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X0Y40          FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.838     0.838    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y40          FDRE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.569    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.075     0.644    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/RAM_Line_Buff2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4      MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y0       Video_Generator0/RGB_Data4__5/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y1       Video_Generator0/RGB_Data4__6/CLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y2      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[40]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y2      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[41]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y2      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[42]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y2      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[43]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y2      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[44]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y2      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[45]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y2      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[46]_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X18Y2      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vdata_delay_reg[47]_srl5/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y8      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/vsync_delay_reg[5]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y0      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/flg_pos_vde_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y0      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/flg_pos_vde_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y0      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[33]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y0      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[33]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y0      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[34]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y0      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[34]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X24Y0      MIPI_Trans_Driver/Driver_Bayer_To_RGB0/hdata_delay_reg[35]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y26    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y25    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y32    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y31    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y30    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y29    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y28    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         10.000      8.333      OLOGIC_X1Y27    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.155ns,  Total Violation       -0.155ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.000       -0.155     BUFGCTRL_X0Y2   Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y26    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y25    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y32    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y31    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y30    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y29    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y28    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.000       0.333      OLOGIC_X1Y27    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.000       0.751      PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.000       158.000    PLLE2_ADV_X0Y0  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    MIPI_Trans_Driver/camera_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dphy_hs_clock_p
  To Clock:  dphy_hs_clock_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.606ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_hs_clock_p
Waveform(ns):       { 0.000 2.380 }
Period(ns):         4.761
Sources:            { i_clk_rx_data_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCTRL/I0     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y6  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I0
Min Period  n/a     BUFGCTRL/I1     n/a            2.155         4.761       2.606      BUFGCTRL_X0Y6  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/I1
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y16   MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y16   MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X0Y2    MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X0Y2    MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     BUFMRCE/I       n/a            1.666         4.761       3.095      BUFMRCE_X0Y1   MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/I
Min Period  n/a     BUFIO/I         n/a            1.666         4.761       3.095      BUFIO_X0Y1     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFIO_inst/I
Min Period  n/a     BUFR/I          n/a            1.666         4.761       3.095      BUFR_X0Y1      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack        8.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.022ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.056ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.193ns  (logic 0.422ns (35.384%)  route 0.771ns (64.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 29.102 - 19.044 ) 
    Source Clock Delay      (SCD):    11.297ns = ( 20.819 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.631    20.819    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.422    21.241 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[6]/Q
                         net (fo=1, routed)           0.771    22.011    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[6]
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.512    29.102    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[6]/C
                         clock pessimism              1.217    30.319    
                         clock uncertainty           -0.035    30.284    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)       -0.216    30.068    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[6]
  -------------------------------------------------------------------
                         required time                         30.068    
                         arrival time                         -22.011    
  -------------------------------------------------------------------
                         slack                                  8.056    

Slack (MET) :             8.172ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.200ns  (logic 0.459ns (38.248%)  route 0.741ns (61.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 29.102 - 19.044 ) 
    Source Clock Delay      (SCD):    11.297ns = ( 20.819 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.631    20.819    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.459    21.278 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/Q
                         net (fo=1, routed)           0.741    22.019    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[2]
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.512    29.102    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/C
                         clock pessimism              1.217    30.319    
                         clock uncertainty           -0.035    30.284    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)       -0.093    30.191    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.191    
                         arrival time                         -22.019    
  -------------------------------------------------------------------
                         slack                                  8.172    

Slack (MET) :             8.289ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.106ns  (logic 0.459ns (41.501%)  route 0.647ns (58.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y3           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[12]/Q
                         net (fo=1, routed)           0.647    21.933    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[12]
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.519    29.109    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.067    30.222    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]
  -------------------------------------------------------------------
                         required time                         30.222    
                         arrival time                         -21.933    
  -------------------------------------------------------------------
                         slack                                  8.289    

Slack (MET) :             8.337ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.035ns  (logic 0.459ns (44.347%)  route 0.576ns (55.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 29.102 - 19.044 ) 
    Source Clock Delay      (SCD):    11.297ns = ( 20.819 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.631    20.819    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.459    21.278 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[1]/Q
                         net (fo=1, routed)           0.576    21.854    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[1]
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.512    29.102    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/C
                         clock pessimism              1.217    30.319    
                         clock uncertainty           -0.035    30.284    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)       -0.093    30.191    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]
  -------------------------------------------------------------------
                         required time                         30.191    
                         arrival time                         -21.854    
  -------------------------------------------------------------------
                         slack                                  8.337    

Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.058ns  (logic 0.459ns (43.394%)  route 0.599ns (56.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y3           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[10]/Q
                         net (fo=1, routed)           0.599    21.885    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[10]
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.519    29.109    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)       -0.061    30.227    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                         30.228    
                         arrival time                         -21.885    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.344ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        1.060ns  (logic 0.459ns (43.321%)  route 0.601ns (56.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y3           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[15]/Q
                         net (fo=1, routed)           0.601    21.886    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[15]
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.519    29.109    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.058    30.230    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[7]
  -------------------------------------------------------------------
                         required time                         30.231    
                         arrival time                         -21.886    
  -------------------------------------------------------------------
                         slack                                  8.344    

Slack (MET) :             8.401ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.979ns  (logic 0.459ns (46.871%)  route 0.520ns (53.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y3           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[13]/Q
                         net (fo=1, routed)           0.520    21.806    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[13]
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.519    29.109    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)       -0.081    30.208    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         30.208    
                         arrival time                         -21.806    
  -------------------------------------------------------------------
                         slack                                  8.401    

Slack (MET) :             8.413ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.982ns  (logic 0.459ns (46.735%)  route 0.523ns (53.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y3           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[8]/Q
                         net (fo=1, routed)           0.523    21.809    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[8]
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.519    29.109    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)       -0.067    30.222    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[0]
  -------------------------------------------------------------------
                         required time                         30.222    
                         arrival time                         -21.809    
  -------------------------------------------------------------------
                         slack                                  8.413    

Slack (MET) :             8.422ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.809ns  (logic 0.422ns (52.157%)  route 0.387ns (47.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.058ns = ( 29.102 - 19.044 ) 
    Source Clock Delay      (SCD):    11.297ns = ( 20.819 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.631    20.819    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.422    21.241 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[5]/Q
                         net (fo=1, routed)           0.387    21.628    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[5]
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.512    29.102    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y16          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/C
                         clock pessimism              1.217    30.319    
                         clock uncertainty           -0.035    30.284    
    SLICE_X1Y16          FDRE (Setup_fdre_C_D)       -0.234    30.050    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                         30.050    
                         arrival time                         -21.628    
  -------------------------------------------------------------------
                         slack                                  8.422    

Slack (MET) :             8.430ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.522ns  (pclk rise@19.044ns - pclk fall@9.522ns)
  Data Path Delay:        0.973ns  (logic 0.459ns (47.152%)  route 0.514ns (52.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 29.109 - 19.044 ) 
    Source Clock Delay      (SCD):    11.305ns = ( 20.827 - 9.522 ) 
    Clock Pessimism Removal (CPR):    1.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)       9.522     9.522 f  
    G11                                               0.000     9.522 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     9.522    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.901    10.423 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.423    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    11.239 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.796    13.035    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.124    13.159 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.557    13.716    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.096    13.812 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           2.142    15.954    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    16.057 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.339    17.396    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.982    18.378 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.713    19.091    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    19.187 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.639    20.827    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y3           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.459    21.286 r  MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[11]/Q
                         net (fo=1, routed)           0.514    21.800    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg_n_0_[11]
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      19.044    19.044 r  
    G11                                               0.000    19.044 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000    19.044    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.858    19.902 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    19.902    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.658 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           1.832    22.490    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    22.581 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.998    24.580    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    24.677 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    25.914    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    26.832 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.667    27.499    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    27.590 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.519    29.109    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X1Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]/C
                         clock pessimism              1.215    30.324    
                         clock uncertainty           -0.035    30.288    
    SLICE_X1Y4           FDRE (Setup_fdre_C_D)       -0.058    30.230    MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[3]
  -------------------------------------------------------------------
                         required time                         30.231    
                         arrival time                         -21.800    
  -------------------------------------------------------------------
                         slack                                  8.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.761%)  route 0.270ns (62.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    1.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.563     3.498    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X22Y9          FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDRE (Prop_fdre_C_Q)         0.164     3.662 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[12]/Q
                         net (fo=1, routed)           0.270     3.932    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[12]
    RAMB18_X0Y4          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.872     4.967    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.394     3.573    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.296     3.869    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           3.932    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.971%)  route 0.292ns (64.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    1.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.563     3.498    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X22Y9          FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y9          FDRE (Prop_fdre_C_Q)         0.164     3.662 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[13]/Q
                         net (fo=1, routed)           0.292     3.954    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X0Y4          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.872     4.967    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.394     3.573    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.296     3.869    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           3.954    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.401%)  route 0.323ns (69.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    1.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.562     3.497    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X13Y12         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141     3.638 r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[7]/Q
                         net (fo=1, routed)           0.323     3.961    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[15]_0[7]
    SLICE_X18Y12         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.827     4.922    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X18Y12         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[7]/C
                         clock pessimism             -1.165     3.757    
    SLICE_X18Y12         FDRE (Hold_fdre_C_D)         0.089     3.846    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.846    
                         arrival time                           3.961    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.642%)  route 0.369ns (72.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    1.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.560     3.495    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X19Y10         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y10         FDRE (Prop_fdre_C_Q)         0.141     3.636 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[1]/Q
                         net (fo=1, routed)           0.369     4.005    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y4          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.872     4.967    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.394     3.573    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     3.869    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           4.005    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.642%)  route 0.369ns (72.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    1.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.560     3.495    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X19Y10         FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y10         FDRE (Prop_fdre_C_Q)         0.141     3.636 r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[2]/Q
                         net (fo=1, routed)           0.369     4.005    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y4          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.872     4.967    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.394     3.573    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     3.869    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.869    
                         arrival time                           4.005    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.695%)  route 0.318ns (69.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    3.499ns
    Clock Pessimism Removal (CPR):    1.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.564     3.499    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X15Y9          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.141     3.640 r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[14]/Q
                         net (fo=1, routed)           0.318     3.958    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[15]_0[14]
    SLICE_X21Y9          FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.830     4.925    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/CLK
    SLICE_X21Y9          FDRE                                         r  MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[14]/C
                         clock pessimism             -1.165     3.760    
    SLICE_X21Y9          FDRE (Hold_fdre_C_D)         0.060     3.820    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/axis_tdata_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.820    
                         arrival time                           3.958    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.927ns
    Source Clock Delay      (SCD):    3.498ns
    Clock Pessimism Removal (CPR):    1.416ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.563     3.498    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X11Y12         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     3.639 r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_dl_reg[0]/Q
                         net (fo=1, routed)           0.087     3.726    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_dl[0]
    SLICE_X10Y12         LUT3 (Prop_lut3_I0_O)        0.045     3.771 r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     3.771    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out[0]_i_1_n_0
    SLICE_X10Y12         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.832     4.927    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X10Y12         FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[0]/C
                         clock pessimism             -1.416     3.511    
    SLICE_X10Y12         FDRE (Hold_fdre_C_D)         0.120     3.631    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.631    
                         arrival time                           3.771    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.148ns (34.204%)  route 0.285ns (65.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.925ns
    Source Clock Delay      (SCD):    3.500ns
    Clock Pessimism Removal (CPR):    1.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.565     3.500    MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/rxbyteclkhs
    SLICE_X10Y9          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.148     3.648 r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_merge_inst/data_out_reg[15]/Q
                         net (fo=4, routed)           0.285     3.933    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/D[15]
    SLICE_X18Y9          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.830     4.925    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/rxbyteclkhs
    SLICE_X18Y9          FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[15]/C
                         clock pessimism             -1.165     3.760    
    SLICE_X18Y9          FDRE (Hold_fdre_C_D)         0.029     3.789    MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/m_axis_tdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.789    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][20]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    1.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.570     3.505    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     3.646 r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[4]/Q
                         net (fo=1, routed)           0.103     3.749    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/dl1_datahs[4]
    SLICE_X3Y5           FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.839     4.934    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X3Y5           FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][20]/C
                         clock pessimism             -1.413     3.521    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.070     3.591    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][20]
  -------------------------------------------------------------------
                         required time                         -3.591    
                         arrival time                           3.749    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][22]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@0.000ns - pclk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.765%)  route 0.103ns (42.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    3.505ns
    Clock Pessimism Removal (CPR):    1.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)       0.000     0.000 r  
    G11                                               0.000     0.000 r  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.330     0.330 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.330    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.574 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.607     1.181    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.207 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           0.724     1.930    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033     1.963 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456     2.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270     2.689 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.220     2.909    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.935 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.570     3.505    MIPI_Trans_Driver/Data_Read/U0/rxbyteclkhs
    SLICE_X0Y4           FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     3.646 r  MIPI_Trans_Driver/Data_Read/U0/lane_1_gen.dl1_datahs_reg[6]/Q
                         net (fo=1, routed)           0.103     3.749    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/dl1_datahs[6]
    SLICE_X3Y5           FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)       0.000     0.000 f  
    G11                                               0.000     0.000 f  i_clk_rx_data_p (IN)
                         net (fo=0)                   0.000     0.000    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_rxp
    G11                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000     0.364    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_g
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.670 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=2, routed)           0.845     1.515    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_d
    SLICE_X17Y47         LUT1 (Prop_lut1_I0_O)        0.056     1.571 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst_i_1/O
                         net (fo=1, routed)           0.229     1.800    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I1
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.829 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.BUFGCTRL_inst/O
                         net (fo=1, routed)           1.007     2.835    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035     2.870 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.510     3.380    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431     3.811 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.255     4.066    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     4.095 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.839     4.934    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/rxbyteclkhs
    SLICE_X3Y5           FDRE                                         r  MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][22]/C
                         clock pessimism             -1.413     3.521    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.070     3.591    MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_sr_reg[1][22]
  -------------------------------------------------------------------
                         required time                         -3.591    
                         arrival time                           3.749    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 0.000 9.522 }
Period(ns):         19.044
Sources:            { MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         19.044      16.468     RAMB18_X0Y4    MIPI_Trans_Driver/Driver_Csi_To_Dvp0/RAM_AXIS/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         19.044      16.889     BUFGCTRL_X0Y4  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y16   MIPI_Trans_Driver/Data_Read/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         19.044      17.377     ILOGIC_X0Y2    MIPI_Trans_Driver/Data_Read/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         19.044      18.044     SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X0Y16    MIPI_Trans_Driver/Data_Read/U0/raw_fe_data_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.522       9.022      SLICE_X1Y16    MIPI_Trans_Driver/Data_Read/U0/dl0_datahs_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  i_clk
  To Clock:  i_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.698ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/sda_dir_o_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.954ns  (logic 1.242ns (20.860%)  route 4.712ns (79.140%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.060     2.803    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y31         LUT5 (Prop_lut5_I2_O)        0.124     2.927 f  MIPI_Camera_IIC/state_current[2]_i_2/O
                         net (fo=2, routed)           0.580     3.507    MIPI_Camera_IIC/state_current[2]_i_2_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.124     3.631 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          1.021     4.652    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X22Y31         LUT4 (Prop_lut4_I2_O)        0.152     4.804 r  MIPI_Camera_IIC/sda_dir_o_inv_i_1/O
                         net (fo=1, routed)           0.336     5.140    MIPI_Camera_IIC/sda_dir_o_inv_i_1_n_0
    SLICE_X22Y31         FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.492     8.583    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y31         FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/C
                         clock pessimism              0.570     9.153    
                         clock uncertainty           -0.074     9.079    
    SLICE_X22Y31         FDCE (Setup_fdce_C_D)       -0.240     8.839    MIPI_Camera_IIC/sda_dir_o_reg_inv
  -------------------------------------------------------------------
                         required time                          8.839    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                  3.698    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.338ns (21.579%)  route 4.863ns (78.421%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.060     2.803    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y31         LUT5 (Prop_lut5_I2_O)        0.124     2.927 f  MIPI_Camera_IIC/state_current[2]_i_2/O
                         net (fo=2, routed)           0.580     3.507    MIPI_Camera_IIC/state_current[2]_i_2_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.124     3.631 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.774     4.405    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.529 r  MIPI_Camera_IIC/iic_sda_o_i_6/O
                         net (fo=1, routed)           0.734     5.263    MIPI_Camera_IIC/iic_sda_o_i_6_n_0
    SLICE_X22Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.387 r  MIPI_Camera_IIC/iic_sda_o_i_2/O
                         net (fo=1, routed)           0.000     5.387    MIPI_Camera_IIC/iic_sda_o
    SLICE_X22Y30         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.491     8.582    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y30         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X22Y30         FDPE (Setup_fdpe_C_D)        0.077     9.155    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          9.155    
                         arrival time                          -5.387    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.814ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 1.568ns (25.472%)  route 4.588ns (74.528%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.919     2.662    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y29         LUT2 (Prop_lut2_I1_O)        0.150     2.812 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.654     3.466    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I3_O)        0.328     3.794 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.609     4.403    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.527 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_3/O
                         net (fo=3, routed)           0.691     5.218    MIPI_Camera_IIC/reg_byte_cnt[2]_i_3_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I4_O)        0.124     5.342 r  MIPI_Camera_IIC/reg_byte_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.342    MIPI_Camera_IIC/reg_byte_cnt[0]_i_1_n_0
    SLICE_X22Y31         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.492     8.583    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y31         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/C
                         clock pessimism              0.570     9.153    
                         clock uncertainty           -0.074     9.079    
    SLICE_X22Y31         FDCE (Setup_fdce_C_D)        0.077     9.156    MIPI_Camera_IIC/reg_byte_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.156    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  3.814    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 1.568ns (25.480%)  route 4.586ns (74.520%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.919     2.662    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y29         LUT2 (Prop_lut2_I1_O)        0.150     2.812 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.654     3.466    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I3_O)        0.328     3.794 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.628     4.422    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X22Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.546 r  MIPI_Camera_IIC/reg_byte_cnt[1]_i_2/O
                         net (fo=1, routed)           0.670     5.216    MIPI_Camera_IIC/reg_byte_cnt[1]_i_2_n_0
    SLICE_X22Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.340 r  MIPI_Camera_IIC/reg_byte_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.340    MIPI_Camera_IIC/reg_byte_cnt[1]_i_1_n_0
    SLICE_X22Y32         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.494     8.585    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y32         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/C
                         clock pessimism              0.570     9.155    
                         clock uncertainty           -0.074     9.081    
    SLICE_X22Y32         FDCE (Setup_fdce_C_D)        0.081     9.162    MIPI_Camera_IIC/reg_byte_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.883ns  (logic 1.214ns (20.636%)  route 4.669ns (79.364%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.060     2.803    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y31         LUT5 (Prop_lut5_I2_O)        0.124     2.927 f  MIPI_Camera_IIC/state_current[2]_i_2/O
                         net (fo=2, routed)           0.580     3.507    MIPI_Camera_IIC/state_current[2]_i_2_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.124     3.631 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.718     4.349    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X22Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.473 r  MIPI_Camera_IIC/iic_sda_o_i_1/O
                         net (fo=1, routed)           0.596     5.069    MIPI_Camera_IIC/iic_sda_o_i_1_n_0
    SLICE_X22Y30         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.491     8.582    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y30         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X22Y30         FDPE (Setup_fdpe_C_CE)      -0.169     8.909    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -5.069    
  -------------------------------------------------------------------
                         slack                                  3.840    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 1.594ns (25.960%)  route 4.546ns (74.040%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.919     2.662    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y29         LUT2 (Prop_lut2_I1_O)        0.150     2.812 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.654     3.466    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I3_O)        0.328     3.794 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.609     4.403    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.527 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_3/O
                         net (fo=3, routed)           0.649     5.176    MIPI_Camera_IIC/reg_byte_cnt[2]_i_3_n_0
    SLICE_X22Y32         LUT3 (Prop_lut3_I1_O)        0.150     5.326 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.326    MIPI_Camera_IIC/reg_byte_cnt[2]_i_1_n_0
    SLICE_X22Y32         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.494     8.585    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y32         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/C
                         clock pessimism              0.570     9.155    
                         clock uncertainty           -0.074     9.081    
    SLICE_X22Y32         FDCE (Setup_fdce_C_D)        0.118     9.199    MIPI_Camera_IIC/reg_byte_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                          -5.326    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 1.090ns (20.911%)  route 4.123ns (79.089%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.060     2.803    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y31         LUT5 (Prop_lut5_I2_O)        0.124     2.927 f  MIPI_Camera_IIC/state_current[2]_i_2/O
                         net (fo=2, routed)           0.580     3.507    MIPI_Camera_IIC/state_current[2]_i_2_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.124     3.631 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.768     4.399    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X22Y29         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.491     8.582    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y29         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X22Y29         FDCE (Setup_fdce_C_D)       -0.045     9.033    MIPI_Camera_IIC/state_current_reg[2]
  -------------------------------------------------------------------
                         required time                          9.033    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.090ns (22.224%)  route 3.815ns (77.776%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.919     2.662    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y29         LUT5 (Prop_lut5_I1_O)        0.124     2.786 r  MIPI_Camera_IIC/state_current[0]_i_2/O
                         net (fo=1, routed)           0.670     3.456    MIPI_Camera_IIC/state_current[0]_i_2_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I0_O)        0.124     3.580 r  MIPI_Camera_IIC/state_current[0]_i_1__0/O
                         net (fo=10, routed)          0.511     4.091    MIPI_Camera_IIC/state_current[0]_i_1__0_n_0
    SLICE_X22Y31         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.492     8.583    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y31         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[0]/C
                         clock pessimism              0.570     9.153    
                         clock uncertainty           -0.074     9.079    
    SLICE_X22Y31         FDCE (Setup_fdce_C_D)       -0.045     9.034    MIPI_Camera_IIC/state_current_reg[0]
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 1.320ns (27.389%)  route 3.500ns (72.611%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.919     2.662    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y29         LUT2 (Prop_lut2_I1_O)        0.150     2.812 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.654     3.466    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I3_O)        0.328     3.794 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.212     4.006    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X22Y29         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.491     8.582    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y29         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X22Y29         FDCE (Setup_fdce_C_D)       -0.031     9.047    MIPI_Camera_IIC/state_current_reg[1]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -4.006    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 MIPI_Camera_Driver/delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/delay_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 2.133ns (51.655%)  route 1.996ns (48.345%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.604    -0.815    MIPI_Camera_Driver/clk_out1
    SLICE_X23Y26         FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDCE (Prop_fdce_C_Q)         0.419    -0.396 r  MIPI_Camera_Driver/delay_cnt_reg[1]/Q
                         net (fo=2, routed)           1.029     0.633    MIPI_Camera_Driver/delay_cnt_reg_n_0_[1]
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     1.464 r  MIPI_Camera_Driver/delay_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.473    MIPI_Camera_Driver/delay_cnt_reg[4]_i_2_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  MIPI_Camera_Driver/delay_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.587    MIPI_Camera_Driver/delay_cnt_reg[8]_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  MIPI_Camera_Driver/delay_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.701    MIPI_Camera_Driver/delay_cnt_reg[12]_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  MIPI_Camera_Driver/delay_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    MIPI_Camera_Driver/delay_cnt_reg[16]_i_2_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.054 r  MIPI_Camera_Driver/delay_cnt_reg[19]_i_2/O[2]
                         net (fo=1, routed)           0.959     3.012    MIPI_Camera_Driver/data0[19]
    SLICE_X24Y25         LUT2 (Prop_lut2_I0_O)        0.302     3.314 r  MIPI_Camera_Driver/delay_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     3.314    MIPI_Camera_Driver/delay_cnt[19]
    SLICE_X24Y25         FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.486     8.577    MIPI_Camera_Driver/clk_out1
    SLICE_X24Y25         FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[19]/C
                         clock pessimism              0.570     9.147    
                         clock uncertainty           -0.074     9.073    
    SLICE_X24Y25         FDCE (Setup_fdce_C_D)        0.079     9.152    MIPI_Camera_Driver/delay_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          9.152    
                         arrival time                          -3.314    
  -------------------------------------------------------------------
                         slack                                  5.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.559    -0.567    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X23Y33         FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  MIPI_Camera_Driver/OV5647/data_o_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.372    MIPI_Camera_Driver/data_o[3]
    SLICE_X22Y33         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.827    -0.802    MIPI_Camera_Driver/clk_out1
    SLICE_X22Y33         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[3]/C
                         clock pessimism              0.248    -0.554    
    SLICE_X22Y33         FDCE (Hold_fdce_C_D)         0.076    -0.478    MIPI_Camera_Driver/data_w_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/flg_initial_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.561    -0.565    MIPI_Camera_Driver/clk_out1
    SLICE_X25Y35         FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.424 f  MIPI_Camera_Driver/initial_cnt_reg[5]/Q
                         net (fo=4, routed)           0.068    -0.356    MIPI_Camera_Driver/initial_cnt_reg[5]
    SLICE_X24Y35         LUT4 (Prop_lut4_I0_O)        0.045    -0.311 r  MIPI_Camera_Driver/flg_initial_i_1/O
                         net (fo=1, routed)           0.000    -0.311    MIPI_Camera_Driver/flg_initial
    SLICE_X24Y35         FDCE                                         r  MIPI_Camera_Driver/flg_initial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.829    -0.800    MIPI_Camera_Driver/clk_out1
    SLICE_X24Y35         FDCE                                         r  MIPI_Camera_Driver/flg_initial_reg/C
                         clock pessimism              0.248    -0.552    
    SLICE_X24Y35         FDCE (Hold_fdce_C_D)         0.120    -0.432    MIPI_Camera_Driver/flg_initial_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.069%)  route 0.115ns (44.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.560    -0.566    MIPI_Camera_Driver/clk_out1
    SLICE_X23Y34         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  MIPI_Camera_Driver/data_w_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.310    MIPI_Camera_IIC/i_data_w[2]
    SLICE_X25Y34         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.828    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X25Y34         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[2]/C
                         clock pessimism              0.269    -0.532    
    SLICE_X25Y34         FDCE (Hold_fdce_C_D)         0.070    -0.462    MIPI_Camera_IIC/buf_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.558    -0.568    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X19Y34         FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  MIPI_Camera_Driver/OV5647/data_o_reg[20]/Q
                         net (fo=1, routed)           0.101    -0.326    MIPI_Camera_Driver/data_o[20]
    SLICE_X20Y33         FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.824    -0.805    MIPI_Camera_Driver/clk_out1
    SLICE_X20Y33         FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[4]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X20Y33         FDCE (Hold_fdce_C_D)         0.070    -0.485    MIPI_Camera_Driver/reg_addr_h_reg[4]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/reg_addr_l_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.557    -0.569    MIPI_Camera_Driver/clk_out1
    SLICE_X20Y33         FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDCE (Prop_fdce_C_Q)         0.128    -0.441 r  MIPI_Camera_Driver/reg_addr_l_reg[6]/Q
                         net (fo=1, routed)           0.064    -0.378    MIPI_Camera_IIC/i_reg_addr_l[6]
    SLICE_X21Y33         FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.824    -0.805    MIPI_Camera_IIC/clk_out1
    SLICE_X21Y33         FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/C
                         clock pessimism              0.249    -0.556    
    SLICE_X21Y33         FDCE (Hold_fdce_C_D)         0.019    -0.537    MIPI_Camera_IIC/buf_reg_addr_l_reg[6]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MIPI_Camera_IIC/iic_busy_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/iic_busy_down_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.556    -0.570    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y29         FDCE                                         r  MIPI_Camera_IIC/iic_busy_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.406 r  MIPI_Camera_IIC/iic_busy_o_reg/Q
                         net (fo=1, routed)           0.056    -0.350    MIPI_Camera_Driver/o_iic_busy
    SLICE_X24Y29         FDCE                                         r  MIPI_Camera_Driver/iic_busy_down_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.823    -0.806    MIPI_Camera_Driver/clk_out1
    SLICE_X24Y29         FDCE                                         r  MIPI_Camera_Driver/iic_busy_down_reg[0]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X24Y29         FDCE (Hold_fdce_C_D)         0.060    -0.510    MIPI_Camera_Driver/iic_busy_down_reg[0]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.560    -0.566    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X23Y35         FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  MIPI_Camera_Driver/OV5647/data_o_reg[13]/Q
                         net (fo=1, routed)           0.113    -0.312    MIPI_Camera_Driver/data_o[13]
    SLICE_X23Y34         FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.828    -0.801    MIPI_Camera_Driver/clk_out1
    SLICE_X23Y34         FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[5]/C
                         clock pessimism              0.249    -0.552    
    SLICE_X23Y34         FDCE (Hold_fdce_C_D)         0.078    -0.474    MIPI_Camera_Driver/reg_addr_l_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.234%)  route 0.119ns (45.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.560    -0.566    MIPI_Camera_Driver/clk_out1
    SLICE_X23Y34         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  MIPI_Camera_Driver/data_w_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.306    MIPI_Camera_IIC/i_data_w[1]
    SLICE_X24Y34         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.828    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y34         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[1]/C
                         clock pessimism              0.269    -0.532    
    SLICE_X24Y34         FDCE (Hold_fdce_C_D)         0.052    -0.480    MIPI_Camera_IIC/buf_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/OV5647/addr_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.023%)  route 0.141ns (49.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.561    -0.565    MIPI_Camera_Driver/clk_out1
    SLICE_X25Y35         FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  MIPI_Camera_Driver/initial_cnt_reg[6]/Q
                         net (fo=3, routed)           0.141    -0.284    MIPI_Camera_Driver/OV5647/O26[6]
    SLICE_X23Y35         FDCE                                         r  MIPI_Camera_Driver/OV5647/addr_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.829    -0.800    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X23Y35         FDCE                                         r  MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
                         clock pessimism              0.269    -0.531    
    SLICE_X23Y35         FDCE (Hold_fdce_C_D)         0.072    -0.459    MIPI_Camera_Driver/OV5647/addr_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/iic_busy_down_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/flg_iic_ok_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.561    -0.565    MIPI_Camera_Driver/clk_out1
    SLICE_X26Y36         FDCE                                         r  MIPI_Camera_Driver/iic_busy_down_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDCE (Prop_fdce_C_Q)         0.148    -0.417 r  MIPI_Camera_Driver/iic_busy_down_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.358    MIPI_Camera_Driver/iic_busy_down[1]
    SLICE_X26Y36         LUT5 (Prop_lut5_I3_O)        0.098    -0.260 r  MIPI_Camera_Driver/flg_iic_ok_i_1/O
                         net (fo=1, routed)           0.000    -0.260    MIPI_Camera_Driver/flg_iic_ok_i_1_n_0
    SLICE_X26Y36         FDCE                                         r  MIPI_Camera_Driver/flg_iic_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.829    -0.800    MIPI_Camera_Driver/clk_out1
    SLICE_X26Y36         FDCE                                         r  MIPI_Camera_Driver/flg_iic_ok_reg/C
                         clock pessimism              0.235    -0.565    
    SLICE_X26Y36         FDCE (Hold_fdce_C_D)         0.120    -0.445    MIPI_Camera_Driver/flg_iic_ok_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X24Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X23Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X24Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X24Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X24Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X24Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X23Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X23Y33     MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y33     MIPI_Camera_Driver/OV5647/data_o_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y35     MIPI_Camera_Driver/OV5647/data_o_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X19Y33     MIPI_Camera_Driver/OV5647/data_o_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y35     MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y34     MIPI_Camera_Driver/OV5647/data_o_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X21Y33     MIPI_Camera_Driver/OV5647/data_o_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X18Y33     MIPI_Camera_Driver/OV5647/data_o_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y35     MIPI_Camera_Driver/OV5647/data_o_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y33     MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y33     MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y33     MIPI_Camera_Driver/OV5647/data_o_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 1.730ns (48.171%)  route 1.861ns (51.829%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 3.598 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.589     2.794    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.507     3.598    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.570     4.168    
                         clock uncertainty           -0.067     4.101    
    SLICE_X2Y28          FDSE (Setup_fdse_C_S)       -0.524     3.577    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 1.730ns (48.171%)  route 1.861ns (51.829%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 3.598 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.589     2.794    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.507     3.598    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.570     4.168    
                         clock uncertainty           -0.067     4.101    
    SLICE_X2Y28          FDSE (Setup_fdse_C_S)       -0.524     3.577    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 1.730ns (48.171%)  route 1.861ns (51.829%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 3.598 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.589     2.794    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.507     3.598    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/C
                         clock pessimism              0.570     4.168    
                         clock uncertainty           -0.067     4.101    
    SLICE_X2Y28          FDSE (Setup_fdse_C_S)       -0.524     3.577    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 1.730ns (48.171%)  route 1.861ns (51.829%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 3.598 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.589     2.794    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.507     3.598    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/C
                         clock pessimism              0.570     4.168    
                         clock uncertainty           -0.067     4.101    
    SLICE_X2Y28          FDSE (Setup_fdse_C_S)       -0.524     3.577    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.730ns (48.394%)  route 1.845ns (51.606%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.573     2.777    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.730ns (48.394%)  route 1.845ns (51.606%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.573     2.777    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.730ns (48.394%)  route 1.845ns (51.606%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.573     2.777    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.730ns (48.394%)  route 1.845ns (51.606%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.573     2.777    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.730ns (48.394%)  route 1.845ns (51.606%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.573     2.777    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.730ns (48.394%)  route 1.845ns (51.606%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.573     2.777    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.134%)  route 0.118ns (38.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.565    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/Q
                         net (fo=3, routed)           0.118    -0.306    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[0]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.045    -0.261 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -0.801    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121    -0.430    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.908%)  route 0.105ns (36.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.565    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/Q
                         net (fo=3, routed)           0.105    -0.319    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[3]
    SLICE_X3Y29          LUT3 (Prop_lut3_I1_O)        0.045    -0.274 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[3]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -0.801    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.091    -0.460    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.162%)  route 0.113ns (40.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/Q
                         net (fo=2, routed)           0.113    -0.291    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.072    -0.483    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.814%)  route 0.115ns (41.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[6]/Q
                         net (fo=2, routed)           0.115    -0.290    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[6]
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.072    -0.483    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.823%)  route 0.110ns (40.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.292    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.066    -0.489    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.413%)  route 0.144ns (50.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.144    -0.281    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -0.801    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.070    -0.481    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.368%)  route 0.122ns (42.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/Q
                         net (fo=2, routed)           0.122    -0.284    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.070    -0.486    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.753%)  route 0.141ns (46.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/Q
                         net (fo=2, routed)           0.141    -0.264    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]
    SLICE_X1Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]/C
                         clock pessimism              0.269    -0.537    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.070    -0.467    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.565    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/Q
                         net (fo=3, routed)           0.154    -0.270    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[1]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.045    -0.225 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -0.801    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121    -0.430    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.958%)  route 0.140ns (46.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/Q
                         net (fo=2, routed)           0.140    -0.265    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
    SLICE_X1Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/C
                         clock pessimism              0.269    -0.537    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.066    -0.471    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X10Y31     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X10Y31     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y20      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y20      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.699ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/sda_dir_o_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.954ns  (logic 1.242ns (20.860%)  route 4.712ns (79.140%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.060     2.803    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y31         LUT5 (Prop_lut5_I2_O)        0.124     2.927 f  MIPI_Camera_IIC/state_current[2]_i_2/O
                         net (fo=2, routed)           0.580     3.507    MIPI_Camera_IIC/state_current[2]_i_2_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.124     3.631 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          1.021     4.652    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X22Y31         LUT4 (Prop_lut4_I2_O)        0.152     4.804 r  MIPI_Camera_IIC/sda_dir_o_inv_i_1/O
                         net (fo=1, routed)           0.336     5.140    MIPI_Camera_IIC/sda_dir_o_inv_i_1_n_0
    SLICE_X22Y31         FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.492     8.583    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y31         FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/C
                         clock pessimism              0.570     9.153    
                         clock uncertainty           -0.074     9.080    
    SLICE_X22Y31         FDCE (Setup_fdce_C_D)       -0.240     8.840    MIPI_Camera_IIC/sda_dir_o_reg_inv
  -------------------------------------------------------------------
                         required time                          8.840    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                  3.699    

Slack (MET) :             3.769ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.338ns (21.579%)  route 4.863ns (78.421%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.060     2.803    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y31         LUT5 (Prop_lut5_I2_O)        0.124     2.927 f  MIPI_Camera_IIC/state_current[2]_i_2/O
                         net (fo=2, routed)           0.580     3.507    MIPI_Camera_IIC/state_current[2]_i_2_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.124     3.631 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.774     4.405    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.529 r  MIPI_Camera_IIC/iic_sda_o_i_6/O
                         net (fo=1, routed)           0.734     5.263    MIPI_Camera_IIC/iic_sda_o_i_6_n_0
    SLICE_X22Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.387 r  MIPI_Camera_IIC/iic_sda_o_i_2/O
                         net (fo=1, routed)           0.000     5.387    MIPI_Camera_IIC/iic_sda_o
    SLICE_X22Y30         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.491     8.582    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y30         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.079    
    SLICE_X22Y30         FDPE (Setup_fdpe_C_D)        0.077     9.156    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          9.156    
                         arrival time                          -5.387    
  -------------------------------------------------------------------
                         slack                                  3.769    

Slack (MET) :             3.815ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 1.568ns (25.472%)  route 4.588ns (74.528%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.919     2.662    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y29         LUT2 (Prop_lut2_I1_O)        0.150     2.812 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.654     3.466    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I3_O)        0.328     3.794 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.609     4.403    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.527 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_3/O
                         net (fo=3, routed)           0.691     5.218    MIPI_Camera_IIC/reg_byte_cnt[2]_i_3_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I4_O)        0.124     5.342 r  MIPI_Camera_IIC/reg_byte_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.342    MIPI_Camera_IIC/reg_byte_cnt[0]_i_1_n_0
    SLICE_X22Y31         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.492     8.583    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y31         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/C
                         clock pessimism              0.570     9.153    
                         clock uncertainty           -0.074     9.080    
    SLICE_X22Y31         FDCE (Setup_fdce_C_D)        0.077     9.157    MIPI_Camera_IIC/reg_byte_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  3.815    

Slack (MET) :             3.823ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 1.568ns (25.480%)  route 4.586ns (74.520%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.919     2.662    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y29         LUT2 (Prop_lut2_I1_O)        0.150     2.812 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.654     3.466    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I3_O)        0.328     3.794 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.628     4.422    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X22Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.546 r  MIPI_Camera_IIC/reg_byte_cnt[1]_i_2/O
                         net (fo=1, routed)           0.670     5.216    MIPI_Camera_IIC/reg_byte_cnt[1]_i_2_n_0
    SLICE_X22Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.340 r  MIPI_Camera_IIC/reg_byte_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.340    MIPI_Camera_IIC/reg_byte_cnt[1]_i_1_n_0
    SLICE_X22Y32         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.494     8.585    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y32         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/C
                         clock pessimism              0.570     9.155    
                         clock uncertainty           -0.074     9.082    
    SLICE_X22Y32         FDCE (Setup_fdce_C_D)        0.081     9.163    MIPI_Camera_IIC/reg_byte_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.163    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                  3.823    

Slack (MET) :             3.841ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.883ns  (logic 1.214ns (20.636%)  route 4.669ns (79.364%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.060     2.803    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y31         LUT5 (Prop_lut5_I2_O)        0.124     2.927 f  MIPI_Camera_IIC/state_current[2]_i_2/O
                         net (fo=2, routed)           0.580     3.507    MIPI_Camera_IIC/state_current[2]_i_2_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.124     3.631 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.718     4.349    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X22Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.473 r  MIPI_Camera_IIC/iic_sda_o_i_1/O
                         net (fo=1, routed)           0.596     5.069    MIPI_Camera_IIC/iic_sda_o_i_1_n_0
    SLICE_X22Y30         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.491     8.582    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y30         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.079    
    SLICE_X22Y30         FDPE (Setup_fdpe_C_CE)      -0.169     8.910    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          8.910    
                         arrival time                          -5.069    
  -------------------------------------------------------------------
                         slack                                  3.841    

Slack (MET) :             3.873ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 1.594ns (25.960%)  route 4.546ns (74.040%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.919     2.662    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y29         LUT2 (Prop_lut2_I1_O)        0.150     2.812 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.654     3.466    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I3_O)        0.328     3.794 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.609     4.403    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.527 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_3/O
                         net (fo=3, routed)           0.649     5.176    MIPI_Camera_IIC/reg_byte_cnt[2]_i_3_n_0
    SLICE_X22Y32         LUT3 (Prop_lut3_I1_O)        0.150     5.326 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.326    MIPI_Camera_IIC/reg_byte_cnt[2]_i_1_n_0
    SLICE_X22Y32         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.494     8.585    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y32         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/C
                         clock pessimism              0.570     9.155    
                         clock uncertainty           -0.074     9.082    
    SLICE_X22Y32         FDCE (Setup_fdce_C_D)        0.118     9.200    MIPI_Camera_IIC/reg_byte_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.200    
                         arrival time                          -5.326    
  -------------------------------------------------------------------
                         slack                                  3.873    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 1.090ns (20.911%)  route 4.123ns (79.089%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.060     2.803    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y31         LUT5 (Prop_lut5_I2_O)        0.124     2.927 f  MIPI_Camera_IIC/state_current[2]_i_2/O
                         net (fo=2, routed)           0.580     3.507    MIPI_Camera_IIC/state_current[2]_i_2_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.124     3.631 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.768     4.399    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X22Y29         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.491     8.582    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y29         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.079    
    SLICE_X22Y29         FDCE (Setup_fdce_C_D)       -0.045     9.034    MIPI_Camera_IIC/state_current_reg[2]
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             4.944ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.090ns (22.224%)  route 3.815ns (77.776%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.919     2.662    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y29         LUT5 (Prop_lut5_I1_O)        0.124     2.786 r  MIPI_Camera_IIC/state_current[0]_i_2/O
                         net (fo=1, routed)           0.670     3.456    MIPI_Camera_IIC/state_current[0]_i_2_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I0_O)        0.124     3.580 r  MIPI_Camera_IIC/state_current[0]_i_1__0/O
                         net (fo=10, routed)          0.511     4.091    MIPI_Camera_IIC/state_current[0]_i_1__0_n_0
    SLICE_X22Y31         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.492     8.583    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y31         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[0]/C
                         clock pessimism              0.570     9.153    
                         clock uncertainty           -0.074     9.080    
    SLICE_X22Y31         FDCE (Setup_fdce_C_D)       -0.045     9.035    MIPI_Camera_IIC/state_current_reg[0]
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  4.944    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 1.320ns (27.389%)  route 3.500ns (72.611%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.919     2.662    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y29         LUT2 (Prop_lut2_I1_O)        0.150     2.812 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.654     3.466    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I3_O)        0.328     3.794 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.212     4.006    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X22Y29         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.491     8.582    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y29         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.079    
    SLICE_X22Y29         FDCE (Setup_fdce_C_D)       -0.031     9.048    MIPI_Camera_IIC/state_current_reg[1]
  -------------------------------------------------------------------
                         required time                          9.048    
                         arrival time                          -4.006    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 MIPI_Camera_Driver/delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/delay_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 2.133ns (51.655%)  route 1.996ns (48.345%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.604    -0.815    MIPI_Camera_Driver/clk_out1
    SLICE_X23Y26         FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDCE (Prop_fdce_C_Q)         0.419    -0.396 r  MIPI_Camera_Driver/delay_cnt_reg[1]/Q
                         net (fo=2, routed)           1.029     0.633    MIPI_Camera_Driver/delay_cnt_reg_n_0_[1]
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     1.464 r  MIPI_Camera_Driver/delay_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.473    MIPI_Camera_Driver/delay_cnt_reg[4]_i_2_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  MIPI_Camera_Driver/delay_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.587    MIPI_Camera_Driver/delay_cnt_reg[8]_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  MIPI_Camera_Driver/delay_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.701    MIPI_Camera_Driver/delay_cnt_reg[12]_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  MIPI_Camera_Driver/delay_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    MIPI_Camera_Driver/delay_cnt_reg[16]_i_2_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.054 r  MIPI_Camera_Driver/delay_cnt_reg[19]_i_2/O[2]
                         net (fo=1, routed)           0.959     3.012    MIPI_Camera_Driver/data0[19]
    SLICE_X24Y25         LUT2 (Prop_lut2_I0_O)        0.302     3.314 r  MIPI_Camera_Driver/delay_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     3.314    MIPI_Camera_Driver/delay_cnt[19]
    SLICE_X24Y25         FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.486     8.577    MIPI_Camera_Driver/clk_out1
    SLICE_X24Y25         FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[19]/C
                         clock pessimism              0.570     9.147    
                         clock uncertainty           -0.074     9.074    
    SLICE_X24Y25         FDCE (Setup_fdce_C_D)        0.079     9.153    MIPI_Camera_Driver/delay_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -3.314    
  -------------------------------------------------------------------
                         slack                                  5.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.559    -0.567    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X23Y33         FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  MIPI_Camera_Driver/OV5647/data_o_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.372    MIPI_Camera_Driver/data_o[3]
    SLICE_X22Y33         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.827    -0.802    MIPI_Camera_Driver/clk_out1
    SLICE_X22Y33         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[3]/C
                         clock pessimism              0.248    -0.554    
    SLICE_X22Y33         FDCE (Hold_fdce_C_D)         0.076    -0.478    MIPI_Camera_Driver/data_w_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/flg_initial_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.561    -0.565    MIPI_Camera_Driver/clk_out1
    SLICE_X25Y35         FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.424 f  MIPI_Camera_Driver/initial_cnt_reg[5]/Q
                         net (fo=4, routed)           0.068    -0.356    MIPI_Camera_Driver/initial_cnt_reg[5]
    SLICE_X24Y35         LUT4 (Prop_lut4_I0_O)        0.045    -0.311 r  MIPI_Camera_Driver/flg_initial_i_1/O
                         net (fo=1, routed)           0.000    -0.311    MIPI_Camera_Driver/flg_initial
    SLICE_X24Y35         FDCE                                         r  MIPI_Camera_Driver/flg_initial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.829    -0.800    MIPI_Camera_Driver/clk_out1
    SLICE_X24Y35         FDCE                                         r  MIPI_Camera_Driver/flg_initial_reg/C
                         clock pessimism              0.248    -0.552    
    SLICE_X24Y35         FDCE (Hold_fdce_C_D)         0.120    -0.432    MIPI_Camera_Driver/flg_initial_reg
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.069%)  route 0.115ns (44.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.560    -0.566    MIPI_Camera_Driver/clk_out1
    SLICE_X23Y34         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  MIPI_Camera_Driver/data_w_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.310    MIPI_Camera_IIC/i_data_w[2]
    SLICE_X25Y34         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.828    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X25Y34         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[2]/C
                         clock pessimism              0.269    -0.532    
    SLICE_X25Y34         FDCE (Hold_fdce_C_D)         0.070    -0.462    MIPI_Camera_IIC/buf_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.558    -0.568    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X19Y34         FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  MIPI_Camera_Driver/OV5647/data_o_reg[20]/Q
                         net (fo=1, routed)           0.101    -0.326    MIPI_Camera_Driver/data_o[20]
    SLICE_X20Y33         FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.824    -0.805    MIPI_Camera_Driver/clk_out1
    SLICE_X20Y33         FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[4]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X20Y33         FDCE (Hold_fdce_C_D)         0.070    -0.485    MIPI_Camera_Driver/reg_addr_h_reg[4]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/reg_addr_l_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.557    -0.569    MIPI_Camera_Driver/clk_out1
    SLICE_X20Y33         FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDCE (Prop_fdce_C_Q)         0.128    -0.441 r  MIPI_Camera_Driver/reg_addr_l_reg[6]/Q
                         net (fo=1, routed)           0.064    -0.378    MIPI_Camera_IIC/i_reg_addr_l[6]
    SLICE_X21Y33         FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.824    -0.805    MIPI_Camera_IIC/clk_out1
    SLICE_X21Y33         FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/C
                         clock pessimism              0.249    -0.556    
    SLICE_X21Y33         FDCE (Hold_fdce_C_D)         0.019    -0.537    MIPI_Camera_IIC/buf_reg_addr_l_reg[6]
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 MIPI_Camera_IIC/iic_busy_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/iic_busy_down_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.556    -0.570    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y29         FDCE                                         r  MIPI_Camera_IIC/iic_busy_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.406 r  MIPI_Camera_IIC/iic_busy_o_reg/Q
                         net (fo=1, routed)           0.056    -0.350    MIPI_Camera_Driver/o_iic_busy
    SLICE_X24Y29         FDCE                                         r  MIPI_Camera_Driver/iic_busy_down_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.823    -0.806    MIPI_Camera_Driver/clk_out1
    SLICE_X24Y29         FDCE                                         r  MIPI_Camera_Driver/iic_busy_down_reg[0]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X24Y29         FDCE (Hold_fdce_C_D)         0.060    -0.510    MIPI_Camera_Driver/iic_busy_down_reg[0]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.560    -0.566    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X23Y35         FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  MIPI_Camera_Driver/OV5647/data_o_reg[13]/Q
                         net (fo=1, routed)           0.113    -0.312    MIPI_Camera_Driver/data_o[13]
    SLICE_X23Y34         FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.828    -0.801    MIPI_Camera_Driver/clk_out1
    SLICE_X23Y34         FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[5]/C
                         clock pessimism              0.249    -0.552    
    SLICE_X23Y34         FDCE (Hold_fdce_C_D)         0.078    -0.474    MIPI_Camera_Driver/reg_addr_l_reg[5]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.234%)  route 0.119ns (45.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.560    -0.566    MIPI_Camera_Driver/clk_out1
    SLICE_X23Y34         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  MIPI_Camera_Driver/data_w_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.306    MIPI_Camera_IIC/i_data_w[1]
    SLICE_X24Y34         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.828    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y34         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[1]/C
                         clock pessimism              0.269    -0.532    
    SLICE_X24Y34         FDCE (Hold_fdce_C_D)         0.052    -0.480    MIPI_Camera_IIC/buf_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/OV5647/addr_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.023%)  route 0.141ns (49.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.561    -0.565    MIPI_Camera_Driver/clk_out1
    SLICE_X25Y35         FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  MIPI_Camera_Driver/initial_cnt_reg[6]/Q
                         net (fo=3, routed)           0.141    -0.284    MIPI_Camera_Driver/OV5647/O26[6]
    SLICE_X23Y35         FDCE                                         r  MIPI_Camera_Driver/OV5647/addr_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.829    -0.800    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X23Y35         FDCE                                         r  MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
                         clock pessimism              0.269    -0.531    
    SLICE_X23Y35         FDCE (Hold_fdce_C_D)         0.072    -0.459    MIPI_Camera_Driver/OV5647/addr_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/iic_busy_down_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/flg_iic_ok_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.561    -0.565    MIPI_Camera_Driver/clk_out1
    SLICE_X26Y36         FDCE                                         r  MIPI_Camera_Driver/iic_busy_down_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDCE (Prop_fdce_C_Q)         0.148    -0.417 r  MIPI_Camera_Driver/iic_busy_down_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.358    MIPI_Camera_Driver/iic_busy_down[1]
    SLICE_X26Y36         LUT5 (Prop_lut5_I3_O)        0.098    -0.260 r  MIPI_Camera_Driver/flg_iic_ok_i_1/O
                         net (fo=1, routed)           0.000    -0.260    MIPI_Camera_Driver/flg_iic_ok_i_1_n_0
    SLICE_X26Y36         FDCE                                         r  MIPI_Camera_Driver/flg_iic_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.829    -0.800    MIPI_Camera_Driver/clk_out1
    SLICE_X26Y36         FDCE                                         r  MIPI_Camera_Driver/flg_iic_ok_reg/C
                         clock pessimism              0.235    -0.565    
    SLICE_X26Y36         FDCE (Hold_fdce_C_D)         0.120    -0.445    MIPI_Camera_Driver/flg_iic_ok_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X24Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X23Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X24Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X24Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X24Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X24Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X23Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X23Y33     MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y33     MIPI_Camera_Driver/OV5647/data_o_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y35     MIPI_Camera_Driver/OV5647/data_o_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X19Y33     MIPI_Camera_Driver/OV5647/data_o_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y35     MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y34     MIPI_Camera_Driver/OV5647/data_o_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X21Y33     MIPI_Camera_Driver/OV5647/data_o_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X18Y33     MIPI_Camera_Driver/OV5647/data_o_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y35     MIPI_Camera_Driver/OV5647/data_o_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y35     MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y33     MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X23Y33     MIPI_Camera_Driver/OV5647/data_o_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X24Y33     MIPI_Camera_Driver/OV5647/data_o_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 1.730ns (48.171%)  route 1.861ns (51.829%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 3.598 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.589     2.794    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.507     3.598    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.570     4.168    
                         clock uncertainty           -0.067     4.101    
    SLICE_X2Y28          FDSE (Setup_fdse_C_S)       -0.524     3.577    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 1.730ns (48.171%)  route 1.861ns (51.829%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 3.598 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.589     2.794    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.507     3.598    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.570     4.168    
                         clock uncertainty           -0.067     4.101    
    SLICE_X2Y28          FDSE (Setup_fdse_C_S)       -0.524     3.577    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 1.730ns (48.171%)  route 1.861ns (51.829%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 3.598 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.589     2.794    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.507     3.598    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/C
                         clock pessimism              0.570     4.168    
                         clock uncertainty           -0.067     4.101    
    SLICE_X2Y28          FDSE (Setup_fdse_C_S)       -0.524     3.577    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 1.730ns (48.171%)  route 1.861ns (51.829%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 3.598 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.589     2.794    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.507     3.598    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/C
                         clock pessimism              0.570     4.168    
                         clock uncertainty           -0.067     4.101    
    SLICE_X2Y28          FDSE (Setup_fdse_C_S)       -0.524     3.577    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.730ns (48.394%)  route 1.845ns (51.606%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.573     2.777    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.730ns (48.394%)  route 1.845ns (51.606%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.573     2.777    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.730ns (48.394%)  route 1.845ns (51.606%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.573     2.777    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.730ns (48.394%)  route 1.845ns (51.606%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.573     2.777    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.730ns (48.394%)  route 1.845ns (51.606%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.573     2.777    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.730ns (48.394%)  route 1.845ns (51.606%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.573     2.777    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.134%)  route 0.118ns (38.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.565    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/Q
                         net (fo=3, routed)           0.118    -0.306    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[0]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.045    -0.261 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -0.801    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121    -0.430    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.908%)  route 0.105ns (36.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.565    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/Q
                         net (fo=3, routed)           0.105    -0.319    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[3]
    SLICE_X3Y29          LUT3 (Prop_lut3_I1_O)        0.045    -0.274 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[3]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -0.801    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.091    -0.460    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.162%)  route 0.113ns (40.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/Q
                         net (fo=2, routed)           0.113    -0.291    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.072    -0.483    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.814%)  route 0.115ns (41.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[6]/Q
                         net (fo=2, routed)           0.115    -0.290    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[6]
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.072    -0.483    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.823%)  route 0.110ns (40.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.292    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.066    -0.489    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.413%)  route 0.144ns (50.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.144    -0.281    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -0.801    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.070    -0.481    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.368%)  route 0.122ns (42.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/Q
                         net (fo=2, routed)           0.122    -0.284    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.070    -0.486    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.753%)  route 0.141ns (46.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/Q
                         net (fo=2, routed)           0.141    -0.264    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]
    SLICE_X1Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]/C
                         clock pessimism              0.269    -0.537    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.070    -0.467    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.565    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/Q
                         net (fo=3, routed)           0.154    -0.270    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[1]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.045    -0.225 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -0.801    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121    -0.430    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.958%)  route 0.140ns (46.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/Q
                         net (fo=2, routed)           0.140    -0.265    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
    SLICE_X1Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/C
                         clock pessimism              0.269    -0.537    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.066    -0.471    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X0Y26     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X10Y31     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_c_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X10Y31     MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/direct_clk_s_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y20      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  MIPI_Trans_Driver/Data_Read/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y28      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y27      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y20      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y22      MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        5.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.764ns  (logic 0.478ns (7.067%)  route 6.286ns (92.933%))
  Logic Levels:           0  
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.696     1.696    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478     2.174 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.286     8.460    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.713    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.708    
                         clock uncertainty           -0.214    14.494    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.474    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.474    
                         arrival time                          -8.460    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 0.478ns (7.364%)  route 6.013ns (92.636%))
  Logic Levels:           0  
  Clock Path Skew:        3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.696     1.696    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478     2.174 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.013     8.187    Mini_HDMI_Driver/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.710    Mini_HDMI_Driver/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.705    
                         clock uncertainty           -0.214    14.491    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.471    Mini_HDMI_Driver/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.471    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 0.478ns (7.538%)  route 5.864ns (92.462%))
  Logic Levels:           0  
  Clock Path Skew:        3.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.696     1.696    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478     2.174 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.864     8.038    Mini_HDMI_Driver/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    14.710    Mini_HDMI_Driver/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.705    
                         clock uncertainty           -0.214    14.491    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.471    Mini_HDMI_Driver/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.471    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 0.478ns (7.584%)  route 5.824ns (92.416%))
  Logic Levels:           0  
  Clock Path Skew:        3.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.696     1.696    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478     2.174 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.824     7.999    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.712    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.707    
                         clock uncertainty           -0.214    14.493    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.473    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.595ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.181ns  (logic 0.478ns (7.733%)  route 5.703ns (92.267%))
  Logic Levels:           0  
  Clock Path Skew:        3.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 14.712 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.696     1.696    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478     2.174 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.703     7.878    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548    14.712    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.707    
                         clock uncertainty           -0.214    14.493    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.473    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.473    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  5.595    

Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 0.478ns (8.156%)  route 5.382ns (91.844%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.696     1.696    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478     2.174 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.382     7.557    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    14.717    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.712    
                         clock uncertainty           -0.214    14.498    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.478    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.478    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 0.478ns (8.180%)  route 5.366ns (91.820%))
  Logic Levels:           0  
  Clock Path Skew:        3.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.696     1.696    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478     2.174 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.366     7.540    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.713    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.708    
                         clock uncertainty           -0.214    14.494    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.474    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.474    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.960ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 0.478ns (8.211%)  route 5.343ns (91.789%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.696     1.696    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.478     2.174 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.343     7.518    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553    14.717    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.005    14.712    
                         clock uncertainty           -0.214    14.498    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    13.478    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         13.478    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                  5.960    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 0.456ns (8.425%)  route 4.957ns (91.575%))
  Logic Levels:           0  
  Clock Path Skew:        3.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.689     1.689    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.456     2.145 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           4.957     7.102    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.713    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.708    
                         clock uncertainty           -0.214    14.494    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    13.869    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.869    
                         arrival time                          -7.102    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.774ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PixelClkIO rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 0.456ns (8.434%)  route 4.951ns (91.566%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 14.713 - 10.000 ) 
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.688     1.688    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y29         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y29         FDSE (Prop_fdse_C_Q)         0.456     2.144 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           4.951     7.095    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.452    11.452    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.535 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538    13.074    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.165 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549    14.713    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.005    14.708    
                         clock uncertainty           -0.214    14.494    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    13.869    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         13.869    
                         arrival time                          -7.095    
  -------------------------------------------------------------------
                         slack                                  6.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.337ns (9.182%)  route 3.333ns (90.818%))
  Logic Levels:           0  
  Clock Path Skew:        3.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430     1.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    -1.634 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    -0.091    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.568     1.568    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y28         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y28         FDSE (Prop_fdse_C_Q)         0.337     1.905 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.333     5.239    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.572     1.572    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.660 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     3.277    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.373 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.699     5.072    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.005     5.077    
                         clock uncertainty            0.214     5.291    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.204     5.087    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -5.087    
                         arrival time                           5.239    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.141ns (6.768%)  route 1.942ns (93.232%))
  Logic Levels:           0  
  Clock Path Skew:        1.667ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.583     0.583    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y28         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDSE (Prop_fdse_C_Q)         0.141     0.724 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           1.942     2.666    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.250    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.250    
                         clock uncertainty            0.214     2.464    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.483    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.148ns (7.215%)  route 1.903ns (92.785%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.583     0.583    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y27         FDSE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDSE (Prop_fdse_C_Q)         0.148     0.731 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           1.903     2.634    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     2.246    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.246    
                         clock uncertainty            0.214     2.460    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     2.426    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.426    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.164ns (7.784%)  route 1.943ns (92.216%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.585     0.585    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164     0.749 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           1.943     2.692    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.248    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.248    
                         clock uncertainty            0.214     2.462    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     2.481    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.148ns (5.650%)  route 2.471ns (94.350%))
  Logic Levels:           0  
  Clock Path Skew:        1.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.589     0.589    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.148     0.737 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.471     3.208    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.250    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.250    
                         clock uncertainty            0.214     2.464    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     2.970    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.148ns (5.638%)  route 2.477ns (94.362%))
  Logic Levels:           0  
  Clock Path Skew:        1.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.589     0.589    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.148     0.737 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.477     3.214    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     2.250    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.000     2.250    
                         clock uncertainty            0.214     2.464    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     2.970    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.970    
                         arrival time                           3.214    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.128ns (6.123%)  route 1.963ns (93.877%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.585     0.585    Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.128     0.713 r  Mini_HDMI_Driver/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           1.963     2.675    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.248    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.248    
                         clock uncertainty            0.214     2.462    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.035     2.427    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.427    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.148ns (7.074%)  route 1.944ns (92.926%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.583     0.583    Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y27         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.148     0.731 r  Mini_HDMI_Driver/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           1.944     2.675    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     2.246    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.246    
                         clock uncertainty            0.214     2.460    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.035     2.425    Mini_HDMI_Driver/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        3.921ns  (logic 0.367ns (9.361%)  route 3.554ns (90.639%))
  Logic Levels:           0  
  Clock Path Skew:        3.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.072ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430     1.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064    -1.634 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543    -0.091    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.568     1.568    Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X35Y29         FDRE                                         r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.367     1.935 r  Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           3.554     5.489    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.572     1.572    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.660 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     3.277    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.373 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.699     5.072    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.005     5.077    
                         clock uncertainty            0.214     5.291    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     5.228    Mini_HDMI_Driver/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -5.228    
                         arrival time                           5.489    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.148ns (5.605%)  route 2.493ns (94.395%))
  Logic Levels:           0  
  Clock Path Skew:        1.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.589     0.589    Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y36         FDPE                                         r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDPE (Prop_fdpe_C_Q)         0.148     0.737 r  Mini_HDMI_Driver/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.493     3.229    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.795     0.795    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.848 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     1.368    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.397 r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     2.248    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.000     2.248    
                         clock uncertainty            0.214     2.462    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     2.968    Mini_HDMI_Driver/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.968    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.261    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.698ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/sda_dir_o_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.954ns  (logic 1.242ns (20.860%)  route 4.712ns (79.140%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.060     2.803    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y31         LUT5 (Prop_lut5_I2_O)        0.124     2.927 f  MIPI_Camera_IIC/state_current[2]_i_2/O
                         net (fo=2, routed)           0.580     3.507    MIPI_Camera_IIC/state_current[2]_i_2_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.124     3.631 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          1.021     4.652    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X22Y31         LUT4 (Prop_lut4_I2_O)        0.152     4.804 r  MIPI_Camera_IIC/sda_dir_o_inv_i_1/O
                         net (fo=1, routed)           0.336     5.140    MIPI_Camera_IIC/sda_dir_o_inv_i_1_n_0
    SLICE_X22Y31         FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.492     8.583    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y31         FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/C
                         clock pessimism              0.570     9.153    
                         clock uncertainty           -0.074     9.079    
    SLICE_X22Y31         FDCE (Setup_fdce_C_D)       -0.240     8.839    MIPI_Camera_IIC/sda_dir_o_reg_inv
  -------------------------------------------------------------------
                         required time                          8.839    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                  3.698    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.338ns (21.579%)  route 4.863ns (78.421%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.060     2.803    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y31         LUT5 (Prop_lut5_I2_O)        0.124     2.927 f  MIPI_Camera_IIC/state_current[2]_i_2/O
                         net (fo=2, routed)           0.580     3.507    MIPI_Camera_IIC/state_current[2]_i_2_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.124     3.631 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.774     4.405    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.529 r  MIPI_Camera_IIC/iic_sda_o_i_6/O
                         net (fo=1, routed)           0.734     5.263    MIPI_Camera_IIC/iic_sda_o_i_6_n_0
    SLICE_X22Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.387 r  MIPI_Camera_IIC/iic_sda_o_i_2/O
                         net (fo=1, routed)           0.000     5.387    MIPI_Camera_IIC/iic_sda_o
    SLICE_X22Y30         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.491     8.582    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y30         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X22Y30         FDPE (Setup_fdpe_C_D)        0.077     9.155    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          9.155    
                         arrival time                          -5.387    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.814ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 1.568ns (25.472%)  route 4.588ns (74.528%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.919     2.662    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y29         LUT2 (Prop_lut2_I1_O)        0.150     2.812 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.654     3.466    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I3_O)        0.328     3.794 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.609     4.403    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.527 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_3/O
                         net (fo=3, routed)           0.691     5.218    MIPI_Camera_IIC/reg_byte_cnt[2]_i_3_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I4_O)        0.124     5.342 r  MIPI_Camera_IIC/reg_byte_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.342    MIPI_Camera_IIC/reg_byte_cnt[0]_i_1_n_0
    SLICE_X22Y31         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.492     8.583    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y31         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/C
                         clock pessimism              0.570     9.153    
                         clock uncertainty           -0.074     9.079    
    SLICE_X22Y31         FDCE (Setup_fdce_C_D)        0.077     9.156    MIPI_Camera_IIC/reg_byte_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.156    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  3.814    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 1.568ns (25.480%)  route 4.586ns (74.520%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.919     2.662    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y29         LUT2 (Prop_lut2_I1_O)        0.150     2.812 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.654     3.466    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I3_O)        0.328     3.794 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.628     4.422    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X22Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.546 r  MIPI_Camera_IIC/reg_byte_cnt[1]_i_2/O
                         net (fo=1, routed)           0.670     5.216    MIPI_Camera_IIC/reg_byte_cnt[1]_i_2_n_0
    SLICE_X22Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.340 r  MIPI_Camera_IIC/reg_byte_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.340    MIPI_Camera_IIC/reg_byte_cnt[1]_i_1_n_0
    SLICE_X22Y32         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.494     8.585    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y32         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/C
                         clock pessimism              0.570     9.155    
                         clock uncertainty           -0.074     9.081    
    SLICE_X22Y32         FDCE (Setup_fdce_C_D)        0.081     9.162    MIPI_Camera_IIC/reg_byte_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.883ns  (logic 1.214ns (20.636%)  route 4.669ns (79.364%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.060     2.803    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y31         LUT5 (Prop_lut5_I2_O)        0.124     2.927 f  MIPI_Camera_IIC/state_current[2]_i_2/O
                         net (fo=2, routed)           0.580     3.507    MIPI_Camera_IIC/state_current[2]_i_2_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.124     3.631 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.718     4.349    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X22Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.473 r  MIPI_Camera_IIC/iic_sda_o_i_1/O
                         net (fo=1, routed)           0.596     5.069    MIPI_Camera_IIC/iic_sda_o_i_1_n_0
    SLICE_X22Y30         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.491     8.582    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y30         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X22Y30         FDPE (Setup_fdpe_C_CE)      -0.169     8.909    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -5.069    
  -------------------------------------------------------------------
                         slack                                  3.840    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 1.594ns (25.960%)  route 4.546ns (74.040%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.919     2.662    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y29         LUT2 (Prop_lut2_I1_O)        0.150     2.812 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.654     3.466    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I3_O)        0.328     3.794 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.609     4.403    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.527 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_3/O
                         net (fo=3, routed)           0.649     5.176    MIPI_Camera_IIC/reg_byte_cnt[2]_i_3_n_0
    SLICE_X22Y32         LUT3 (Prop_lut3_I1_O)        0.150     5.326 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.326    MIPI_Camera_IIC/reg_byte_cnt[2]_i_1_n_0
    SLICE_X22Y32         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.494     8.585    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y32         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/C
                         clock pessimism              0.570     9.155    
                         clock uncertainty           -0.074     9.081    
    SLICE_X22Y32         FDCE (Setup_fdce_C_D)        0.118     9.199    MIPI_Camera_IIC/reg_byte_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                          -5.326    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 1.090ns (20.911%)  route 4.123ns (79.089%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.060     2.803    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y31         LUT5 (Prop_lut5_I2_O)        0.124     2.927 f  MIPI_Camera_IIC/state_current[2]_i_2/O
                         net (fo=2, routed)           0.580     3.507    MIPI_Camera_IIC/state_current[2]_i_2_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.124     3.631 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.768     4.399    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X22Y29         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.491     8.582    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y29         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X22Y29         FDCE (Setup_fdce_C_D)       -0.045     9.033    MIPI_Camera_IIC/state_current_reg[2]
  -------------------------------------------------------------------
                         required time                          9.033    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.090ns (22.224%)  route 3.815ns (77.776%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.919     2.662    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y29         LUT5 (Prop_lut5_I1_O)        0.124     2.786 r  MIPI_Camera_IIC/state_current[0]_i_2/O
                         net (fo=1, routed)           0.670     3.456    MIPI_Camera_IIC/state_current[0]_i_2_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I0_O)        0.124     3.580 r  MIPI_Camera_IIC/state_current[0]_i_1__0/O
                         net (fo=10, routed)          0.511     4.091    MIPI_Camera_IIC/state_current[0]_i_1__0_n_0
    SLICE_X22Y31         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.492     8.583    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y31         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[0]/C
                         clock pessimism              0.570     9.153    
                         clock uncertainty           -0.074     9.079    
    SLICE_X22Y31         FDCE (Setup_fdce_C_D)       -0.045     9.034    MIPI_Camera_IIC/state_current_reg[0]
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 1.320ns (27.389%)  route 3.500ns (72.611%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.919     2.662    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y29         LUT2 (Prop_lut2_I1_O)        0.150     2.812 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.654     3.466    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I3_O)        0.328     3.794 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.212     4.006    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X22Y29         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.491     8.582    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y29         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X22Y29         FDCE (Setup_fdce_C_D)       -0.031     9.047    MIPI_Camera_IIC/state_current_reg[1]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -4.006    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 MIPI_Camera_Driver/delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/delay_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 2.133ns (51.655%)  route 1.996ns (48.345%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.604    -0.815    MIPI_Camera_Driver/clk_out1
    SLICE_X23Y26         FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDCE (Prop_fdce_C_Q)         0.419    -0.396 r  MIPI_Camera_Driver/delay_cnt_reg[1]/Q
                         net (fo=2, routed)           1.029     0.633    MIPI_Camera_Driver/delay_cnt_reg_n_0_[1]
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     1.464 r  MIPI_Camera_Driver/delay_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.473    MIPI_Camera_Driver/delay_cnt_reg[4]_i_2_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  MIPI_Camera_Driver/delay_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.587    MIPI_Camera_Driver/delay_cnt_reg[8]_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  MIPI_Camera_Driver/delay_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.701    MIPI_Camera_Driver/delay_cnt_reg[12]_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  MIPI_Camera_Driver/delay_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    MIPI_Camera_Driver/delay_cnt_reg[16]_i_2_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.054 r  MIPI_Camera_Driver/delay_cnt_reg[19]_i_2/O[2]
                         net (fo=1, routed)           0.959     3.012    MIPI_Camera_Driver/data0[19]
    SLICE_X24Y25         LUT2 (Prop_lut2_I0_O)        0.302     3.314 r  MIPI_Camera_Driver/delay_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     3.314    MIPI_Camera_Driver/delay_cnt[19]
    SLICE_X24Y25         FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.486     8.577    MIPI_Camera_Driver/clk_out1
    SLICE_X24Y25         FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[19]/C
                         clock pessimism              0.570     9.147    
                         clock uncertainty           -0.074     9.073    
    SLICE_X24Y25         FDCE (Setup_fdce_C_D)        0.079     9.152    MIPI_Camera_Driver/delay_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          9.152    
                         arrival time                          -3.314    
  -------------------------------------------------------------------
                         slack                                  5.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.559    -0.567    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X23Y33         FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  MIPI_Camera_Driver/OV5647/data_o_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.372    MIPI_Camera_Driver/data_o[3]
    SLICE_X22Y33         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.827    -0.802    MIPI_Camera_Driver/clk_out1
    SLICE_X22Y33         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[3]/C
                         clock pessimism              0.248    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X22Y33         FDCE (Hold_fdce_C_D)         0.076    -0.404    MIPI_Camera_Driver/data_w_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/flg_initial_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.561    -0.565    MIPI_Camera_Driver/clk_out1
    SLICE_X25Y35         FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.424 f  MIPI_Camera_Driver/initial_cnt_reg[5]/Q
                         net (fo=4, routed)           0.068    -0.356    MIPI_Camera_Driver/initial_cnt_reg[5]
    SLICE_X24Y35         LUT4 (Prop_lut4_I0_O)        0.045    -0.311 r  MIPI_Camera_Driver/flg_initial_i_1/O
                         net (fo=1, routed)           0.000    -0.311    MIPI_Camera_Driver/flg_initial
    SLICE_X24Y35         FDCE                                         r  MIPI_Camera_Driver/flg_initial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.829    -0.800    MIPI_Camera_Driver/clk_out1
    SLICE_X24Y35         FDCE                                         r  MIPI_Camera_Driver/flg_initial_reg/C
                         clock pessimism              0.248    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X24Y35         FDCE (Hold_fdce_C_D)         0.120    -0.358    MIPI_Camera_Driver/flg_initial_reg
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.069%)  route 0.115ns (44.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.560    -0.566    MIPI_Camera_Driver/clk_out1
    SLICE_X23Y34         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  MIPI_Camera_Driver/data_w_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.310    MIPI_Camera_IIC/i_data_w[2]
    SLICE_X25Y34         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.828    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X25Y34         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[2]/C
                         clock pessimism              0.269    -0.532    
                         clock uncertainty            0.074    -0.458    
    SLICE_X25Y34         FDCE (Hold_fdce_C_D)         0.070    -0.388    MIPI_Camera_IIC/buf_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.558    -0.568    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X19Y34         FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  MIPI_Camera_Driver/OV5647/data_o_reg[20]/Q
                         net (fo=1, routed)           0.101    -0.326    MIPI_Camera_Driver/data_o[20]
    SLICE_X20Y33         FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.824    -0.805    MIPI_Camera_Driver/clk_out1
    SLICE_X20Y33         FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[4]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X20Y33         FDCE (Hold_fdce_C_D)         0.070    -0.411    MIPI_Camera_Driver/reg_addr_h_reg[4]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/reg_addr_l_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.557    -0.569    MIPI_Camera_Driver/clk_out1
    SLICE_X20Y33         FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDCE (Prop_fdce_C_Q)         0.128    -0.441 r  MIPI_Camera_Driver/reg_addr_l_reg[6]/Q
                         net (fo=1, routed)           0.064    -0.378    MIPI_Camera_IIC/i_reg_addr_l[6]
    SLICE_X21Y33         FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.824    -0.805    MIPI_Camera_IIC/clk_out1
    SLICE_X21Y33         FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/C
                         clock pessimism              0.249    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X21Y33         FDCE (Hold_fdce_C_D)         0.019    -0.463    MIPI_Camera_IIC/buf_reg_addr_l_reg[6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 MIPI_Camera_IIC/iic_busy_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/iic_busy_down_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.556    -0.570    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y29         FDCE                                         r  MIPI_Camera_IIC/iic_busy_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.406 r  MIPI_Camera_IIC/iic_busy_o_reg/Q
                         net (fo=1, routed)           0.056    -0.350    MIPI_Camera_Driver/o_iic_busy
    SLICE_X24Y29         FDCE                                         r  MIPI_Camera_Driver/iic_busy_down_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.823    -0.806    MIPI_Camera_Driver/clk_out1
    SLICE_X24Y29         FDCE                                         r  MIPI_Camera_Driver/iic_busy_down_reg[0]/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X24Y29         FDCE (Hold_fdce_C_D)         0.060    -0.436    MIPI_Camera_Driver/iic_busy_down_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.560    -0.566    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X23Y35         FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  MIPI_Camera_Driver/OV5647/data_o_reg[13]/Q
                         net (fo=1, routed)           0.113    -0.312    MIPI_Camera_Driver/data_o[13]
    SLICE_X23Y34         FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.828    -0.801    MIPI_Camera_Driver/clk_out1
    SLICE_X23Y34         FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[5]/C
                         clock pessimism              0.249    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X23Y34         FDCE (Hold_fdce_C_D)         0.078    -0.400    MIPI_Camera_Driver/reg_addr_l_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.234%)  route 0.119ns (45.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.560    -0.566    MIPI_Camera_Driver/clk_out1
    SLICE_X23Y34         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  MIPI_Camera_Driver/data_w_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.306    MIPI_Camera_IIC/i_data_w[1]
    SLICE_X24Y34         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.828    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y34         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[1]/C
                         clock pessimism              0.269    -0.532    
                         clock uncertainty            0.074    -0.458    
    SLICE_X24Y34         FDCE (Hold_fdce_C_D)         0.052    -0.406    MIPI_Camera_IIC/buf_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/OV5647/addr_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.023%)  route 0.141ns (49.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.561    -0.565    MIPI_Camera_Driver/clk_out1
    SLICE_X25Y35         FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  MIPI_Camera_Driver/initial_cnt_reg[6]/Q
                         net (fo=3, routed)           0.141    -0.284    MIPI_Camera_Driver/OV5647/O26[6]
    SLICE_X23Y35         FDCE                                         r  MIPI_Camera_Driver/OV5647/addr_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.829    -0.800    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X23Y35         FDCE                                         r  MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
                         clock pessimism              0.269    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X23Y35         FDCE (Hold_fdce_C_D)         0.072    -0.385    MIPI_Camera_Driver/OV5647/addr_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/iic_busy_down_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/flg_iic_ok_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.561    -0.565    MIPI_Camera_Driver/clk_out1
    SLICE_X26Y36         FDCE                                         r  MIPI_Camera_Driver/iic_busy_down_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDCE (Prop_fdce_C_Q)         0.148    -0.417 r  MIPI_Camera_Driver/iic_busy_down_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.358    MIPI_Camera_Driver/iic_busy_down[1]
    SLICE_X26Y36         LUT5 (Prop_lut5_I3_O)        0.098    -0.260 r  MIPI_Camera_Driver/flg_iic_ok_i_1/O
                         net (fo=1, routed)           0.000    -0.260    MIPI_Camera_Driver/flg_iic_ok_i_1_n_0
    SLICE_X26Y36         FDCE                                         r  MIPI_Camera_Driver/flg_iic_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.829    -0.800    MIPI_Camera_Driver/clk_out1
    SLICE_X26Y36         FDCE                                         r  MIPI_Camera_Driver/flg_iic_ok_reg/C
                         clock pessimism              0.235    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X26Y36         FDCE (Hold_fdce_C_D)         0.120    -0.371    MIPI_Camera_Driver/flg_iic_ok_reg
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 1.730ns (48.171%)  route 1.861ns (51.829%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 3.598 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.589     2.794    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.507     3.598    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.570     4.168    
                         clock uncertainty           -0.067     4.101    
    SLICE_X2Y28          FDSE (Setup_fdse_C_S)       -0.524     3.577    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 1.730ns (48.171%)  route 1.861ns (51.829%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 3.598 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.589     2.794    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.507     3.598    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.570     4.168    
                         clock uncertainty           -0.067     4.101    
    SLICE_X2Y28          FDSE (Setup_fdse_C_S)       -0.524     3.577    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 1.730ns (48.171%)  route 1.861ns (51.829%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 3.598 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.589     2.794    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.507     3.598    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/C
                         clock pessimism              0.570     4.168    
                         clock uncertainty           -0.067     4.101    
    SLICE_X2Y28          FDSE (Setup_fdse_C_S)       -0.524     3.577    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 1.730ns (48.171%)  route 1.861ns (51.829%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 3.598 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.589     2.794    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.507     3.598    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/C
                         clock pessimism              0.570     4.168    
                         clock uncertainty           -0.067     4.101    
    SLICE_X2Y28          FDSE (Setup_fdse_C_S)       -0.524     3.577    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.730ns (48.394%)  route 1.845ns (51.606%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.573     2.777    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.730ns (48.394%)  route 1.845ns (51.606%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.573     2.777    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.730ns (48.394%)  route 1.845ns (51.606%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.573     2.777    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.730ns (48.394%)  route 1.845ns (51.606%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.573     2.777    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.730ns (48.394%)  route 1.845ns (51.606%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.573     2.777    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.730ns (48.394%)  route 1.845ns (51.606%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.573     2.777    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.134%)  route 0.118ns (38.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.565    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/Q
                         net (fo=3, routed)           0.118    -0.306    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[0]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.045    -0.261 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -0.801    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.067    -0.484    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121    -0.363    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.908%)  route 0.105ns (36.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.565    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/Q
                         net (fo=3, routed)           0.105    -0.319    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[3]
    SLICE_X3Y29          LUT3 (Prop_lut3_I1_O)        0.045    -0.274 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[3]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -0.801    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.067    -0.484    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.091    -0.393    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.162%)  route 0.113ns (40.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/Q
                         net (fo=2, routed)           0.113    -0.291    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.072    -0.416    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.814%)  route 0.115ns (41.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[6]/Q
                         net (fo=2, routed)           0.115    -0.290    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[6]
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.072    -0.416    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.823%)  route 0.110ns (40.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.292    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.066    -0.422    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.413%)  route 0.144ns (50.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.144    -0.281    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -0.801    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.067    -0.484    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.070    -0.414    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.368%)  route 0.122ns (42.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/Q
                         net (fo=2, routed)           0.122    -0.284    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.070    -0.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.753%)  route 0.141ns (46.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/Q
                         net (fo=2, routed)           0.141    -0.264    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]
    SLICE_X1Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]/C
                         clock pessimism              0.269    -0.537    
                         clock uncertainty            0.067    -0.470    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.070    -0.400    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.565    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/Q
                         net (fo=3, routed)           0.154    -0.270    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[1]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.045    -0.225 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -0.801    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.067    -0.484    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121    -0.363    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.958%)  route 0.140ns (46.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/Q
                         net (fo=2, routed)           0.140    -0.265    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
    SLICE_X1Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/C
                         clock pessimism              0.269    -0.537    
                         clock uncertainty            0.067    -0.470    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.066    -0.404    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.698ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/sda_dir_o_reg_inv/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.954ns  (logic 1.242ns (20.860%)  route 4.712ns (79.140%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.060     2.803    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y31         LUT5 (Prop_lut5_I2_O)        0.124     2.927 f  MIPI_Camera_IIC/state_current[2]_i_2/O
                         net (fo=2, routed)           0.580     3.507    MIPI_Camera_IIC/state_current[2]_i_2_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.124     3.631 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          1.021     4.652    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X22Y31         LUT4 (Prop_lut4_I2_O)        0.152     4.804 r  MIPI_Camera_IIC/sda_dir_o_inv_i_1/O
                         net (fo=1, routed)           0.336     5.140    MIPI_Camera_IIC/sda_dir_o_inv_i_1_n_0
    SLICE_X22Y31         FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.492     8.583    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y31         FDCE                                         r  MIPI_Camera_IIC/sda_dir_o_reg_inv/C
                         clock pessimism              0.570     9.153    
                         clock uncertainty           -0.074     9.079    
    SLICE_X22Y31         FDCE (Setup_fdce_C_D)       -0.240     8.839    MIPI_Camera_IIC/sda_dir_o_reg_inv
  -------------------------------------------------------------------
                         required time                          8.839    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                                  3.698    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.338ns (21.579%)  route 4.863ns (78.421%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.060     2.803    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y31         LUT5 (Prop_lut5_I2_O)        0.124     2.927 f  MIPI_Camera_IIC/state_current[2]_i_2/O
                         net (fo=2, routed)           0.580     3.507    MIPI_Camera_IIC/state_current[2]_i_2_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.124     3.631 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.774     4.405    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X23Y32         LUT6 (Prop_lut6_I3_O)        0.124     4.529 r  MIPI_Camera_IIC/iic_sda_o_i_6/O
                         net (fo=1, routed)           0.734     5.263    MIPI_Camera_IIC/iic_sda_o_i_6_n_0
    SLICE_X22Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.387 r  MIPI_Camera_IIC/iic_sda_o_i_2/O
                         net (fo=1, routed)           0.000     5.387    MIPI_Camera_IIC/iic_sda_o
    SLICE_X22Y30         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.491     8.582    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y30         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X22Y30         FDPE (Setup_fdpe_C_D)        0.077     9.155    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          9.155    
                         arrival time                          -5.387    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.814ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 1.568ns (25.472%)  route 4.588ns (74.528%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.919     2.662    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y29         LUT2 (Prop_lut2_I1_O)        0.150     2.812 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.654     3.466    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I3_O)        0.328     3.794 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.609     4.403    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.527 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_3/O
                         net (fo=3, routed)           0.691     5.218    MIPI_Camera_IIC/reg_byte_cnt[2]_i_3_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I4_O)        0.124     5.342 r  MIPI_Camera_IIC/reg_byte_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.342    MIPI_Camera_IIC/reg_byte_cnt[0]_i_1_n_0
    SLICE_X22Y31         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.492     8.583    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y31         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[0]/C
                         clock pessimism              0.570     9.153    
                         clock uncertainty           -0.074     9.079    
    SLICE_X22Y31         FDCE (Setup_fdce_C_D)        0.077     9.156    MIPI_Camera_IIC/reg_byte_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.156    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  3.814    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 1.568ns (25.480%)  route 4.586ns (74.520%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.919     2.662    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y29         LUT2 (Prop_lut2_I1_O)        0.150     2.812 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.654     3.466    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I3_O)        0.328     3.794 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.628     4.422    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X22Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.546 r  MIPI_Camera_IIC/reg_byte_cnt[1]_i_2/O
                         net (fo=1, routed)           0.670     5.216    MIPI_Camera_IIC/reg_byte_cnt[1]_i_2_n_0
    SLICE_X22Y32         LUT3 (Prop_lut3_I0_O)        0.124     5.340 r  MIPI_Camera_IIC/reg_byte_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.340    MIPI_Camera_IIC/reg_byte_cnt[1]_i_1_n_0
    SLICE_X22Y32         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.494     8.585    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y32         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[1]/C
                         clock pessimism              0.570     9.155    
                         clock uncertainty           -0.074     9.081    
    SLICE_X22Y32         FDCE (Setup_fdce_C_D)        0.081     9.162    MIPI_Camera_IIC/reg_byte_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.162    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/iic_sda_o_reg/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.883ns  (logic 1.214ns (20.636%)  route 4.669ns (79.364%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.060     2.803    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y31         LUT5 (Prop_lut5_I2_O)        0.124     2.927 f  MIPI_Camera_IIC/state_current[2]_i_2/O
                         net (fo=2, routed)           0.580     3.507    MIPI_Camera_IIC/state_current[2]_i_2_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.124     3.631 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.718     4.349    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X22Y30         LUT6 (Prop_lut6_I3_O)        0.124     4.473 r  MIPI_Camera_IIC/iic_sda_o_i_1/O
                         net (fo=1, routed)           0.596     5.069    MIPI_Camera_IIC/iic_sda_o_i_1_n_0
    SLICE_X22Y30         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.491     8.582    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y30         FDPE                                         r  MIPI_Camera_IIC/iic_sda_o_reg/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X22Y30         FDPE (Setup_fdpe_C_CE)      -0.169     8.909    MIPI_Camera_IIC/iic_sda_o_reg
  -------------------------------------------------------------------
                         required time                          8.909    
                         arrival time                          -5.069    
  -------------------------------------------------------------------
                         slack                                  3.840    

Slack (MET) :             3.872ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 1.594ns (25.960%)  route 4.546ns (74.040%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.919     2.662    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y29         LUT2 (Prop_lut2_I1_O)        0.150     2.812 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.654     3.466    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I3_O)        0.328     3.794 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.609     4.403    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X22Y31         LUT6 (Prop_lut6_I5_O)        0.124     4.527 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_3/O
                         net (fo=3, routed)           0.649     5.176    MIPI_Camera_IIC/reg_byte_cnt[2]_i_3_n_0
    SLICE_X22Y32         LUT3 (Prop_lut3_I1_O)        0.150     5.326 r  MIPI_Camera_IIC/reg_byte_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.326    MIPI_Camera_IIC/reg_byte_cnt[2]_i_1_n_0
    SLICE_X22Y32         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.494     8.585    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y32         FDCE                                         r  MIPI_Camera_IIC/reg_byte_cnt_reg[2]/C
                         clock pessimism              0.570     9.155    
                         clock uncertainty           -0.074     9.081    
    SLICE_X22Y32         FDCE (Setup_fdce_C_D)        0.118     9.199    MIPI_Camera_IIC/reg_byte_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.199    
                         arrival time                          -5.326    
  -------------------------------------------------------------------
                         slack                                  3.872    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 1.090ns (20.911%)  route 4.123ns (79.089%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          1.060     2.803    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y31         LUT5 (Prop_lut5_I2_O)        0.124     2.927 f  MIPI_Camera_IIC/state_current[2]_i_2/O
                         net (fo=2, routed)           0.580     3.507    MIPI_Camera_IIC/state_current[2]_i_2_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.124     3.631 r  MIPI_Camera_IIC/state_current[2]_i_1/O
                         net (fo=11, routed)          0.768     4.399    MIPI_Camera_IIC/state_current[2]_i_1_n_0
    SLICE_X22Y29         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.491     8.582    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y29         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[2]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X22Y29         FDCE (Setup_fdce_C_D)       -0.045     9.033    MIPI_Camera_IIC/state_current_reg[2]
  -------------------------------------------------------------------
                         required time                          9.033    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 1.090ns (22.224%)  route 3.815ns (77.776%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.919     2.662    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y29         LUT5 (Prop_lut5_I1_O)        0.124     2.786 r  MIPI_Camera_IIC/state_current[0]_i_2/O
                         net (fo=1, routed)           0.670     3.456    MIPI_Camera_IIC/state_current[0]_i_2_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I0_O)        0.124     3.580 r  MIPI_Camera_IIC/state_current[0]_i_1__0/O
                         net (fo=10, routed)          0.511     4.091    MIPI_Camera_IIC/state_current[0]_i_1__0_n_0
    SLICE_X22Y31         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.492     8.583    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y31         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[0]/C
                         clock pessimism              0.570     9.153    
                         clock uncertainty           -0.074     9.079    
    SLICE_X22Y31         FDCE (Setup_fdce_C_D)       -0.045     9.034    MIPI_Camera_IIC/state_current_reg[0]
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             5.041ns  (required time - arrival time)
  Source:                 MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/state_current_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 1.320ns (27.389%)  route 3.500ns (72.611%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 8.582 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.605    -0.814    MIPI_Camera_IIC/clk_out1
    SLICE_X19Y28         FDCE                                         r  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDCE (Prop_fdce_C_Q)         0.419    -0.395 f  MIPI_Camera_IIC/reg_scl_cnt_reg[13]/Q
                         net (fo=5, routed)           0.970     0.575    MIPI_Camera_IIC/reg_scl_cnt_reg_n_0_[13]
    SLICE_X19Y27         LUT3 (Prop_lut3_I1_O)        0.299     0.874 r  MIPI_Camera_IIC/state_current[3]_i_4/O
                         net (fo=4, routed)           0.745     1.619    MIPI_Camera_IIC/state_current[3]_i_4_n_0
    SLICE_X21Y28         LUT6 (Prop_lut6_I1_O)        0.124     1.743 r  MIPI_Camera_IIC/state_current[3]_i_2/O
                         net (fo=12, routed)          0.919     2.662    MIPI_Camera_IIC/flg_scl_lc
    SLICE_X22Y29         LUT2 (Prop_lut2_I1_O)        0.150     2.812 r  MIPI_Camera_IIC/state_current[2]_i_3/O
                         net (fo=2, routed)           0.654     3.466    MIPI_Camera_IIC/state_current[2]_i_3_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I3_O)        0.328     3.794 r  MIPI_Camera_IIC/state_current[1]_i_1__0/O
                         net (fo=10, routed)          0.212     4.006    MIPI_Camera_IIC/state_current[1]_i_1__0_n_0
    SLICE_X22Y29         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.491     8.582    MIPI_Camera_IIC/clk_out1
    SLICE_X22Y29         FDCE                                         r  MIPI_Camera_IIC/state_current_reg[1]/C
                         clock pessimism              0.570     9.152    
                         clock uncertainty           -0.074     9.078    
    SLICE_X22Y29         FDCE (Setup_fdce_C_D)       -0.031     9.047    MIPI_Camera_IIC/state_current_reg[1]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -4.006    
  -------------------------------------------------------------------
                         slack                                  5.041    

Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 MIPI_Camera_Driver/delay_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/delay_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 2.133ns (51.655%)  route 1.996ns (48.345%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.604    -0.815    MIPI_Camera_Driver/clk_out1
    SLICE_X23Y26         FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y26         FDCE (Prop_fdce_C_Q)         0.419    -0.396 r  MIPI_Camera_Driver/delay_cnt_reg[1]/Q
                         net (fo=2, routed)           1.029     0.633    MIPI_Camera_Driver/delay_cnt_reg_n_0_[1]
    SLICE_X25Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     1.464 r  MIPI_Camera_Driver/delay_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.009     1.473    MIPI_Camera_Driver/delay_cnt_reg[4]_i_2_n_0
    SLICE_X25Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  MIPI_Camera_Driver/delay_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.587    MIPI_Camera_Driver/delay_cnt_reg[8]_i_2_n_0
    SLICE_X25Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  MIPI_Camera_Driver/delay_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.701    MIPI_Camera_Driver/delay_cnt_reg[12]_i_2_n_0
    SLICE_X25Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  MIPI_Camera_Driver/delay_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    MIPI_Camera_Driver/delay_cnt_reg[16]_i_2_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.054 r  MIPI_Camera_Driver/delay_cnt_reg[19]_i_2/O[2]
                         net (fo=1, routed)           0.959     3.012    MIPI_Camera_Driver/data0[19]
    SLICE_X24Y25         LUT2 (Prop_lut2_I0_O)        0.302     3.314 r  MIPI_Camera_Driver/delay_cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     3.314    MIPI_Camera_Driver/delay_cnt[19]
    SLICE_X24Y25         FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         1.486     8.577    MIPI_Camera_Driver/clk_out1
    SLICE_X24Y25         FDCE                                         r  MIPI_Camera_Driver/delay_cnt_reg[19]/C
                         clock pessimism              0.570     9.147    
                         clock uncertainty           -0.074     9.073    
    SLICE_X24Y25         FDCE (Setup_fdce_C_D)        0.079     9.152    MIPI_Camera_Driver/delay_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          9.152    
                         arrival time                          -3.314    
  -------------------------------------------------------------------
                         slack                                  5.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/data_w_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.559    -0.567    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X23Y33         FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  MIPI_Camera_Driver/OV5647/data_o_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.372    MIPI_Camera_Driver/data_o[3]
    SLICE_X22Y33         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.827    -0.802    MIPI_Camera_Driver/clk_out1
    SLICE_X22Y33         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[3]/C
                         clock pessimism              0.248    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X22Y33         FDCE (Hold_fdce_C_D)         0.076    -0.404    MIPI_Camera_Driver/data_w_reg[3]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/flg_initial_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.561    -0.565    MIPI_Camera_Driver/clk_out1
    SLICE_X25Y35         FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.424 f  MIPI_Camera_Driver/initial_cnt_reg[5]/Q
                         net (fo=4, routed)           0.068    -0.356    MIPI_Camera_Driver/initial_cnt_reg[5]
    SLICE_X24Y35         LUT4 (Prop_lut4_I0_O)        0.045    -0.311 r  MIPI_Camera_Driver/flg_initial_i_1/O
                         net (fo=1, routed)           0.000    -0.311    MIPI_Camera_Driver/flg_initial
    SLICE_X24Y35         FDCE                                         r  MIPI_Camera_Driver/flg_initial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.829    -0.800    MIPI_Camera_Driver/clk_out1
    SLICE_X24Y35         FDCE                                         r  MIPI_Camera_Driver/flg_initial_reg/C
                         clock pessimism              0.248    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X24Y35         FDCE (Hold_fdce_C_D)         0.120    -0.358    MIPI_Camera_Driver/flg_initial_reg
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.069%)  route 0.115ns (44.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.560    -0.566    MIPI_Camera_Driver/clk_out1
    SLICE_X23Y34         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  MIPI_Camera_Driver/data_w_reg[2]/Q
                         net (fo=1, routed)           0.115    -0.310    MIPI_Camera_IIC/i_data_w[2]
    SLICE_X25Y34         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.828    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X25Y34         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[2]/C
                         clock pessimism              0.269    -0.532    
                         clock uncertainty            0.074    -0.458    
    SLICE_X25Y34         FDCE (Hold_fdce_C_D)         0.070    -0.388    MIPI_Camera_IIC/buf_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.558    -0.568    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X19Y34         FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  MIPI_Camera_Driver/OV5647/data_o_reg[20]/Q
                         net (fo=1, routed)           0.101    -0.326    MIPI_Camera_Driver/data_o[20]
    SLICE_X20Y33         FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.824    -0.805    MIPI_Camera_Driver/clk_out1
    SLICE_X20Y33         FDCE                                         r  MIPI_Camera_Driver/reg_addr_h_reg[4]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X20Y33         FDCE (Hold_fdce_C_D)         0.070    -0.411    MIPI_Camera_Driver/reg_addr_h_reg[4]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/reg_addr_l_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.728%)  route 0.064ns (33.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.557    -0.569    MIPI_Camera_Driver/clk_out1
    SLICE_X20Y33         FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y33         FDCE (Prop_fdce_C_Q)         0.128    -0.441 r  MIPI_Camera_Driver/reg_addr_l_reg[6]/Q
                         net (fo=1, routed)           0.064    -0.378    MIPI_Camera_IIC/i_reg_addr_l[6]
    SLICE_X21Y33         FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.824    -0.805    MIPI_Camera_IIC/clk_out1
    SLICE_X21Y33         FDCE                                         r  MIPI_Camera_IIC/buf_reg_addr_l_reg[6]/C
                         clock pessimism              0.249    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X21Y33         FDCE (Hold_fdce_C_D)         0.019    -0.463    MIPI_Camera_IIC/buf_reg_addr_l_reg[6]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 MIPI_Camera_IIC/iic_busy_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/iic_busy_down_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.556    -0.570    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y29         FDCE                                         r  MIPI_Camera_IIC/iic_busy_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y29         FDCE (Prop_fdce_C_Q)         0.164    -0.406 r  MIPI_Camera_IIC/iic_busy_o_reg/Q
                         net (fo=1, routed)           0.056    -0.350    MIPI_Camera_Driver/o_iic_busy
    SLICE_X24Y29         FDCE                                         r  MIPI_Camera_Driver/iic_busy_down_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.823    -0.806    MIPI_Camera_Driver/clk_out1
    SLICE_X24Y29         FDCE                                         r  MIPI_Camera_Driver/iic_busy_down_reg[0]/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X24Y29         FDCE (Hold_fdce_C_D)         0.060    -0.436    MIPI_Camera_Driver/iic_busy_down_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/reg_addr_l_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.560    -0.566    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X23Y35         FDCE                                         r  MIPI_Camera_Driver/OV5647/data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  MIPI_Camera_Driver/OV5647/data_o_reg[13]/Q
                         net (fo=1, routed)           0.113    -0.312    MIPI_Camera_Driver/data_o[13]
    SLICE_X23Y34         FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.828    -0.801    MIPI_Camera_Driver/clk_out1
    SLICE_X23Y34         FDCE                                         r  MIPI_Camera_Driver/reg_addr_l_reg[5]/C
                         clock pessimism              0.249    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X23Y34         FDCE (Hold_fdce_C_D)         0.078    -0.400    MIPI_Camera_Driver/reg_addr_l_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/data_w_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_IIC/buf_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.234%)  route 0.119ns (45.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.560    -0.566    MIPI_Camera_Driver/clk_out1
    SLICE_X23Y34         FDCE                                         r  MIPI_Camera_Driver/data_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  MIPI_Camera_Driver/data_w_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.306    MIPI_Camera_IIC/i_data_w[1]
    SLICE_X24Y34         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.828    -0.801    MIPI_Camera_IIC/clk_out1
    SLICE_X24Y34         FDCE                                         r  MIPI_Camera_IIC/buf_data_reg[1]/C
                         clock pessimism              0.269    -0.532    
                         clock uncertainty            0.074    -0.458    
    SLICE_X24Y34         FDCE (Hold_fdce_C_D)         0.052    -0.406    MIPI_Camera_IIC/buf_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/initial_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/OV5647/addr_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.023%)  route 0.141ns (49.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.561    -0.565    MIPI_Camera_Driver/clk_out1
    SLICE_X25Y35         FDCE                                         r  MIPI_Camera_Driver/initial_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  MIPI_Camera_Driver/initial_cnt_reg[6]/Q
                         net (fo=3, routed)           0.141    -0.284    MIPI_Camera_Driver/OV5647/O26[6]
    SLICE_X23Y35         FDCE                                         r  MIPI_Camera_Driver/OV5647/addr_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.829    -0.800    MIPI_Camera_Driver/OV5647/clk_out1
    SLICE_X23Y35         FDCE                                         r  MIPI_Camera_Driver/OV5647/addr_i_reg[6]/C
                         clock pessimism              0.269    -0.531    
                         clock uncertainty            0.074    -0.457    
    SLICE_X23Y35         FDCE (Hold_fdce_C_D)         0.072    -0.385    MIPI_Camera_Driver/OV5647/addr_i_reg[6]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 MIPI_Camera_Driver/iic_busy_down_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIPI_Camera_Driver/flg_iic_ok_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.561    -0.565    MIPI_Camera_Driver/clk_out1
    SLICE_X26Y36         FDCE                                         r  MIPI_Camera_Driver/iic_busy_down_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDCE (Prop_fdce_C_Q)         0.148    -0.417 r  MIPI_Camera_Driver/iic_busy_down_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.358    MIPI_Camera_Driver/iic_busy_down[1]
    SLICE_X26Y36         LUT5 (Prop_lut5_I3_O)        0.098    -0.260 r  MIPI_Camera_Driver/flg_iic_ok_i_1/O
                         net (fo=1, routed)           0.000    -0.260    MIPI_Camera_Driver/flg_iic_ok_i_1_n_0
    SLICE_X26Y36         FDCE                                         r  MIPI_Camera_Driver/flg_iic_ok_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=150, routed)         0.829    -0.800    MIPI_Camera_Driver/clk_out1
    SLICE_X26Y36         FDCE                                         r  MIPI_Camera_Driver/flg_iic_ok_reg/C
                         clock pessimism              0.235    -0.565    
                         clock uncertainty            0.074    -0.491    
    SLICE_X26Y36         FDCE (Hold_fdce_C_D)         0.120    -0.371    MIPI_Camera_Driver/flg_iic_ok_reg
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.111    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 1.730ns (48.171%)  route 1.861ns (51.829%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 3.598 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.589     2.794    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.507     3.598    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.570     4.168    
                         clock uncertainty           -0.067     4.101    
    SLICE_X2Y28          FDSE (Setup_fdse_C_S)       -0.524     3.577    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 1.730ns (48.171%)  route 1.861ns (51.829%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 3.598 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.589     2.794    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.507     3.598    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]/C
                         clock pessimism              0.570     4.168    
                         clock uncertainty           -0.067     4.101    
    SLICE_X2Y28          FDSE (Setup_fdse_C_S)       -0.524     3.577    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 1.730ns (48.171%)  route 1.861ns (51.829%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 3.598 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.589     2.794    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.507     3.598    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/C
                         clock pessimism              0.570     4.168    
                         clock uncertainty           -0.067     4.101    
    SLICE_X2Y28          FDSE (Setup_fdse_C_S)       -0.524     3.577    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 1.730ns (48.171%)  route 1.861ns (51.829%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 3.598 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.589     2.794    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.507     3.598    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y28          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]/C
                         clock pessimism              0.570     4.168    
                         clock uncertainty           -0.067     4.101    
    SLICE_X2Y28          FDSE (Setup_fdse_C_S)       -0.524     3.577    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.577    
                         arrival time                          -2.794    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.730ns (48.394%)  route 1.845ns (51.606%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.573     2.777    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.730ns (48.394%)  route 1.845ns (51.606%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.573     2.777    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.730ns (48.394%)  route 1.845ns (51.606%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.573     2.777    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.730ns (48.394%)  route 1.845ns (51.606%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.573     2.777    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.730ns (48.394%)  route 1.845ns (51.606%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.573     2.777    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0_1 rise@5.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 1.730ns (48.394%)  route 1.845ns (51.606%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.621    -0.798    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456    -0.342 f  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[3]/Q
                         net (fo=2, routed)           0.655     0.313    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/err_rate[3]
    SLICE_X1Y23          LUT2 (Prop_lut2_I1_O)        0.124     0.437 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6/O
                         net (fo=1, routed)           0.000     0.437    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_i_6_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.987 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry/CO[3]
                         net (fo=1, routed)           0.000     0.987    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.101 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0/CO[3]
                         net (fo=1, routed)           0.009     1.110    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__0_n_0
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.267 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1/CO[1]
                         net (fo=6, routed)           0.608     1.875    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/p_1_in_carry__1_n_2
    SLICE_X4Y27          LUT5 (Prop_lut5_I4_O)        0.329     2.204 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1/O
                         net (fo=13, routed)          0.573     2.777    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H4                                                0.000     5.000 r  i_clk (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     6.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128     0.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605     2.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         1.505     3.596    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y27          FDSE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/C
                         clock pessimism              0.570     4.166    
                         clock uncertainty           -0.067     4.099    
    SLICE_X2Y27          FDSE (Setup_fdse_C_S)       -0.524     3.575    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          3.575    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  0.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.134%)  route 0.118ns (38.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.565    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[0]/Q
                         net (fo=3, routed)           0.118    -0.306    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[0]
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.045    -0.261 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -0.801    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.067    -0.484    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121    -0.363    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.908%)  route 0.105ns (36.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.565    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[3]/Q
                         net (fo=3, routed)           0.105    -0.319    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[3]
    SLICE_X3Y29          LUT3 (Prop_lut3_I1_O)        0.045    -0.274 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[3]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -0.801    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.067    -0.484    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.091    -0.393    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[3]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.162%)  route 0.113ns (40.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]/Q
                         net (fo=2, routed)           0.113    -0.291    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[7]
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X1Y23          FDRE (Hold_fdre_C_D)         0.072    -0.416    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[7]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.814%)  route 0.115ns (41.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.558    -0.568    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[6]/Q
                         net (fo=2, routed)           0.115    -0.290    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[6]
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.072    -0.416    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[6]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.823%)  route 0.110ns (40.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y22          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.292    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[1]
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.824    -0.805    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X0Y23          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.067    -0.488    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.066    -0.422    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[1]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.413%)  route 0.144ns (50.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.560    -0.566    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y28          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/Q
                         net (fo=7, routed)           0.144    -0.281    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[2]
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -0.801    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.067    -0.484    
    SLICE_X1Y29          FDRE (Hold_fdre_C_D)         0.070    -0.414    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[2]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.368%)  route 0.122ns (42.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]/Q
                         net (fo=2, routed)           0.122    -0.284    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[10]
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X3Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.067    -0.489    
    SLICE_X3Y24          FDRE (Hold_fdre_C_D)         0.070    -0.419    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[10]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.753%)  route 0.141ns (46.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]/Q
                         net (fo=2, routed)           0.141    -0.264    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[12]
    SLICE_X1Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]/C
                         clock pessimism              0.269    -0.537    
                         clock uncertainty            0.067    -0.470    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.070    -0.400    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[12]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.666%)  route 0.154ns (45.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.561    -0.565    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.end_dly_reg[1]/Q
                         net (fo=3, routed)           0.154    -0.270    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly[1]
    SLICE_X2Y29          LUT4 (Prop_lut4_I2_O)        0.045    -0.225 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.828    -0.801    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y29          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.067    -0.484    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.121    -0.363    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (53.958%)  route 0.140ns (46.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.557    -0.569    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X2Y25          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]/Q
                         net (fo=2, routed)           0.140    -0.265    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val_reg[13]
    SLICE_X1Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=108, routed)         0.823    -0.806    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/in_delay_clk
    SLICE_X1Y24          FDRE                                         r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]/C
                         clock pessimism              0.269    -0.537    
                         clock uncertainty            0.067    -0.470    
    SLICE_X1Y24          FDRE (Hold_fdre_C_D)         0.066    -0.404    MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.err_rate_reg[13]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        8.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.443ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.455ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.061%)  route 0.491ns (53.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.634     1.634    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.419     2.053 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.491     2.544    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y39          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.517    11.517    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y39          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.090    11.607    
                         clock uncertainty           -0.074    11.533    
    SLICE_X0Y39          FDPE (Recov_fdpe_C_PRE)     -0.534    10.999    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         10.999    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                  8.455    

Slack (MET) :             8.455ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.061%)  route 0.491ns (53.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.634     1.634    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.419     2.053 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.491     2.544    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y39          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.517    11.517    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y39          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.090    11.607    
                         clock uncertainty           -0.074    11.533    
    SLICE_X0Y39          FDPE (Recov_fdpe_C_PRE)     -0.534    10.999    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         10.999    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                  8.455    

Slack (MET) :             8.455ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.061%)  route 0.491ns (53.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.634     1.634    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.419     2.053 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.491     2.544    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y39          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.517    11.517    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y39          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.090    11.607    
                         clock uncertainty           -0.074    11.533    
    SLICE_X0Y39          FDPE (Recov_fdpe_C_PRE)     -0.534    10.999    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         10.999    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                  8.455    

Slack (MET) :             8.455ns  (required time - arrival time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.419ns (46.061%)  route 0.491ns (53.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.549     1.549    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.268    -1.718 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.622    -0.096    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.634     1.634    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.419     2.053 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.491     2.544    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y39          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    10.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         1.430    11.430    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.064     8.366 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.543     9.909    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    10.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         1.517    11.517    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y39          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.090    11.607    
                         clock uncertainty           -0.074    11.533    
    SLICE_X0Y39          FDPE (Recov_fdpe_C_PRE)     -0.534    10.999    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         10.999    
                         arrival time                          -2.544    
  -------------------------------------------------------------------
                         slack                                  8.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.070%)  route 0.184ns (58.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.566     0.566    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.128     0.694 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.184     0.877    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y39          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.837     0.837    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y39          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.253     0.584    
    SLICE_X0Y39          FDPE (Remov_fdpe_C_PRE)     -0.149     0.435    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.070%)  route 0.184ns (58.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.566     0.566    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.128     0.694 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.184     0.877    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y39          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.837     0.837    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y39          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.253     0.584    
    SLICE_X0Y39          FDPE (Remov_fdpe_C_PRE)     -0.149     0.435    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.070%)  route 0.184ns (58.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.566     0.566    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.128     0.694 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.184     0.877    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y39          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.837     0.837    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y39          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.253     0.584    
    SLICE_X0Y39          FDPE (Remov_fdpe_C_PRE)     -0.149     0.435    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.070%)  route 0.184ns (58.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.524     0.524    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012    -0.488 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462    -0.026    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.566     0.566    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X0Y36          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDPE (Prop_fdpe_C_Q)         0.128     0.694 f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.184     0.877    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y39          FDPE                                         f  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=281, routed)         0.790     0.790    MIPI_Trans_Driver/camera_clock/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323    -0.534 r  MIPI_Trans_Driver/camera_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505    -0.029    MIPI_Trans_Driver/camera_clock/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  MIPI_Trans_Driver/camera_clock/inst/clkout1_buf/O
                         net (fo=663, routed)         0.837     0.837    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y39          FDPE                                         r  Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.253     0.584    
    SLICE_X0Y39          FDPE (Remov_fdpe_C_PRE)     -0.149     0.435    Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.435    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.443    





