#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x153737850 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15375f9d0 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x153773570 .functor BUFZ 32, L_0x1537734d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x153711290_0 .net *"_ivl_0", 31 0, L_0x1537734d0;  1 drivers
o0x148030040 .functor BUFZ 1, C4<z>; HiZ drive
v0x15376b290_0 .net "clk", 0 0, o0x148030040;  0 drivers
o0x148030070 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15376b330_0 .net "data_address", 31 0, o0x148030070;  0 drivers
o0x1480300a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x15376b3d0_0 .net "data_read", 0 0, o0x1480300a0;  0 drivers
v0x15376b470_0 .net "data_readdata", 31 0, L_0x153773570;  1 drivers
o0x148030100 .functor BUFZ 1, C4<z>; HiZ drive
v0x15376b560_0 .net "data_write", 0 0, o0x148030100;  0 drivers
o0x148030130 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15376b600_0 .net "data_writedata", 31 0, o0x148030130;  0 drivers
v0x15376b6b0_0 .var/i "i", 31 0;
v0x15376b760 .array "ram", 0 65535, 31 0;
E_0x153761b20 .event posedge, v0x15376b290_0;
L_0x1537734d0 .array/port v0x15376b760, o0x148030070;
S_0x153759750 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x153748990 .param/str "RAM_INIT_FILE" 0 4 7, "\000";
L_0x1537737e0 .functor BUFZ 32, L_0x153773640, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15376bb40_0 .net *"_ivl_0", 31 0, L_0x153773640;  1 drivers
v0x15376bc00_0 .net *"_ivl_3", 29 0, L_0x153773700;  1 drivers
o0x148030340 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x15376bca0_0 .net "instr_address", 31 0, o0x148030340;  0 drivers
v0x15376bd40_0 .net "instr_readdata", 31 0, L_0x1537737e0;  1 drivers
v0x15376bdf0 .array "memory1", 0 65535, 31 0;
L_0x153773640 .array/port v0x15376bdf0, L_0x153773700;
L_0x153773700 .part o0x148030340, 0, 30;
S_0x15376b8f0 .scope begin, "$unm_blk_11" "$unm_blk_11" 4 9, 4 9 0, S_0x153759750;
 .timescale 0 0;
v0x15376bab0_0 .var/i "i", 31 0;
S_0x15374a2a0 .scope module, "lw_tb" "lw_tb" 5 1;
 .timescale 0 0;
v0x153772c90_0 .net "active", 0 0, v0x153771020_0;  1 drivers
v0x153772d40_0 .var "clk", 0 0;
v0x153772dd0_0 .var "clk_enable", 0 0;
v0x153772e60_0 .net "data_address", 31 0, L_0x153775d10;  1 drivers
v0x153772ef0_0 .net "data_read", 0 0, L_0x153774950;  1 drivers
v0x153772fc0_0 .var "data_readdata", 31 0;
v0x153773050_0 .net "data_write", 0 0, L_0x1537748e0;  1 drivers
v0x153773100_0 .net "data_writedata", 31 0, L_0x1537756c0;  1 drivers
v0x1537731b0_0 .net "instr_address", 31 0, L_0x153776bb0;  1 drivers
v0x1537732e0_0 .var "instr_readdata", 31 0;
v0x153773370_0 .net "register_v0", 31 0, L_0x153775650;  1 drivers
v0x153773440_0 .var "reset", 0 0;
S_0x15376bf00 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x15374a2a0;
 .timescale 0 0;
v0x15376c0f0_0 .var "imm", 15 0;
v0x15376c1b0_0 .var "imm_instr", 31 0;
v0x15376c260_0 .var "opcode", 5 0;
v0x15376c320_0 .var "rs", 4 0;
v0x15376c3d0_0 .var "rt", 4 0;
E_0x15376c0c0 .event posedge, v0x15376ea10_0;
S_0x15376c4c0 .scope module, "dut" "mips_cpu_harvard" 5 75, 6 1 0, S_0x15374a2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x1537748e0 .functor BUFZ 1, L_0x153774470, C4<0>, C4<0>, C4<0>;
L_0x153774950 .functor BUFZ 1, L_0x1537743d0, C4<0>, C4<0>, C4<0>;
L_0x153775040 .functor BUFZ 1, L_0x1537742a0, C4<0>, C4<0>, C4<0>;
L_0x1537756c0 .functor BUFZ 32, L_0x153775560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x153775850 .functor BUFZ 32, L_0x1537752b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x153775d10 .functor BUFZ 32, v0x15376ce20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x153776510 .functor OR 1, L_0x1537761b0, L_0x153776430, C4<0>, C4<0>;
L_0x1537766e0 .functor AND 1, L_0x1537767b0, L_0x153776a90, C4<1>, C4<1>;
L_0x153776bb0 .functor BUFZ 32, v0x15376eac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x153770200_0 .net *"_ivl_11", 4 0, L_0x153774c40;  1 drivers
v0x153770290_0 .net *"_ivl_13", 4 0, L_0x153774ce0;  1 drivers
L_0x148068208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x153770320_0 .net/2u *"_ivl_26", 15 0, L_0x148068208;  1 drivers
v0x1537703b0_0 .net *"_ivl_29", 15 0, L_0x153775900;  1 drivers
L_0x148068298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x153770440_0 .net/2u *"_ivl_36", 31 0, L_0x148068298;  1 drivers
v0x1537704f0_0 .net *"_ivl_40", 31 0, L_0x153776060;  1 drivers
L_0x1480682e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1537705a0_0 .net *"_ivl_43", 25 0, L_0x1480682e0;  1 drivers
L_0x148068328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x153770650_0 .net/2u *"_ivl_44", 31 0, L_0x148068328;  1 drivers
v0x153770700_0 .net *"_ivl_46", 0 0, L_0x1537761b0;  1 drivers
v0x153770810_0 .net *"_ivl_48", 31 0, L_0x153776290;  1 drivers
L_0x148068370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1537708b0_0 .net *"_ivl_51", 25 0, L_0x148068370;  1 drivers
L_0x1480683b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x153770960_0 .net/2u *"_ivl_52", 31 0, L_0x1480683b8;  1 drivers
v0x153770a10_0 .net *"_ivl_54", 0 0, L_0x153776430;  1 drivers
v0x153770ab0_0 .net *"_ivl_58", 31 0, L_0x153776640;  1 drivers
L_0x148068400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x153770b60_0 .net *"_ivl_61", 25 0, L_0x148068400;  1 drivers
L_0x148068448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x153770c10_0 .net/2u *"_ivl_62", 31 0, L_0x148068448;  1 drivers
v0x153770cc0_0 .net *"_ivl_64", 0 0, L_0x1537767b0;  1 drivers
v0x153770e50_0 .net *"_ivl_67", 5 0, L_0x153776850;  1 drivers
L_0x148068490 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x153770ee0_0 .net/2u *"_ivl_68", 5 0, L_0x148068490;  1 drivers
v0x153770f80_0 .net *"_ivl_70", 0 0, L_0x153776a90;  1 drivers
v0x153771020_0 .var "active", 0 0;
v0x1537710c0_0 .net "alu_control_out", 3 0, v0x15376d270_0;  1 drivers
v0x1537711a0_0 .net "alu_fcode", 5 0, L_0x153775770;  1 drivers
v0x153771230_0 .net "alu_op", 1 0, L_0x153774740;  1 drivers
v0x1537712c0_0 .net "alu_op1", 31 0, L_0x153775850;  1 drivers
v0x153771350_0 .net "alu_op2", 31 0, L_0x153775b90;  1 drivers
v0x1537713e0_0 .net "alu_out", 31 0, v0x15376ce20_0;  1 drivers
v0x153771490_0 .net "alu_src", 0 0, L_0x1537740c0;  1 drivers
v0x153771540_0 .net "alu_z_flag", 0 0, L_0x153775e00;  1 drivers
v0x1537715f0_0 .net "branch", 0 0, L_0x153774520;  1 drivers
v0x1537716a0_0 .net "clk", 0 0, v0x153772d40_0;  1 drivers
v0x153771770_0 .net "clk_enable", 0 0, v0x153772dd0_0;  1 drivers
v0x153771800_0 .net "curr_addr", 31 0, v0x15376eac0_0;  1 drivers
v0x153770d70_0 .net "curr_addr_p4", 31 0, L_0x153775f20;  1 drivers
v0x153771a90_0 .net "data_address", 31 0, L_0x153775d10;  alias, 1 drivers
v0x153771b20_0 .net "data_read", 0 0, L_0x153774950;  alias, 1 drivers
v0x153771bb0_0 .net "data_readdata", 31 0, v0x153772fc0_0;  1 drivers
v0x153771c40_0 .net "data_write", 0 0, L_0x1537748e0;  alias, 1 drivers
v0x153771cd0_0 .net "data_writedata", 31 0, L_0x1537756c0;  alias, 1 drivers
v0x153771d60_0 .net "instr_address", 31 0, L_0x153776bb0;  alias, 1 drivers
v0x153771e10_0 .net "instr_opcode", 5 0, L_0x1537738b0;  1 drivers
v0x153771ed0_0 .net "instr_readdata", 31 0, v0x1537732e0_0;  1 drivers
v0x153771f70_0 .net "j_type", 0 0, L_0x153776510;  1 drivers
v0x153772010_0 .net "jr_type", 0 0, L_0x1537766e0;  1 drivers
v0x1537720b0_0 .net "mem_read", 0 0, L_0x1537743d0;  1 drivers
v0x153772160_0 .net "mem_to_reg", 0 0, L_0x1537741f0;  1 drivers
v0x153772210_0 .net "mem_write", 0 0, L_0x153774470;  1 drivers
v0x1537722c0_0 .var "next_instr_addr", 31 0;
v0x153772370_0 .net "offset", 31 0, L_0x153775af0;  1 drivers
v0x153772400_0 .net "reg_a_read_data", 31 0, L_0x1537752b0;  1 drivers
v0x1537724b0_0 .net "reg_a_read_index", 4 0, L_0x153774a00;  1 drivers
v0x153772560_0 .net "reg_b_read_data", 31 0, L_0x153775560;  1 drivers
v0x153772610_0 .net "reg_b_read_index", 4 0, L_0x153774ae0;  1 drivers
v0x1537726c0_0 .net "reg_dst", 0 0, L_0x153773fd0;  1 drivers
v0x153772770_0 .net "reg_write", 0 0, L_0x1537742a0;  1 drivers
v0x153772820_0 .net "reg_write_data", 31 0, L_0x153774ea0;  1 drivers
v0x1537728d0_0 .net "reg_write_enable", 0 0, L_0x153775040;  1 drivers
v0x153772980_0 .net "reg_write_index", 4 0, L_0x153774d80;  1 drivers
v0x153772a30_0 .net "register_v0", 31 0, L_0x153775650;  alias, 1 drivers
v0x153772ae0_0 .net "reset", 0 0, v0x153773440_0;  1 drivers
E_0x15376c810/0 .event edge, v0x15376e000_0, v0x15376cf10_0, v0x153770d70_0, v0x153772370_0;
E_0x15376c810/1 .event edge, v0x153771f70_0, v0x153771ed0_0, v0x153772010_0, v0x15376f600_0;
E_0x15376c810 .event/or E_0x15376c810/0, E_0x15376c810/1;
L_0x1537738b0 .part v0x1537732e0_0, 26, 6;
L_0x153774a00 .part v0x1537732e0_0, 21, 5;
L_0x153774ae0 .part v0x1537732e0_0, 16, 5;
L_0x153774c40 .part v0x1537732e0_0, 11, 5;
L_0x153774ce0 .part v0x1537732e0_0, 16, 5;
L_0x153774d80 .functor MUXZ 5, L_0x153774ce0, L_0x153774c40, L_0x153773fd0, C4<>;
L_0x153774ea0 .functor MUXZ 32, v0x15376ce20_0, v0x153772fc0_0, L_0x1537741f0, C4<>;
L_0x153775770 .part v0x1537732e0_0, 0, 6;
L_0x153775900 .part v0x1537732e0_0, 0, 16;
L_0x153775af0 .concat [ 16 16 0 0], L_0x153775900, L_0x148068208;
L_0x153775b90 .functor MUXZ 32, L_0x153775560, L_0x153775af0, L_0x1537740c0, C4<>;
L_0x153775f20 .arith/sum 32, v0x15376eac0_0, L_0x148068298;
L_0x153776060 .concat [ 6 26 0 0], L_0x1537738b0, L_0x1480682e0;
L_0x1537761b0 .cmp/eq 32, L_0x153776060, L_0x148068328;
L_0x153776290 .concat [ 6 26 0 0], L_0x1537738b0, L_0x148068370;
L_0x153776430 .cmp/eq 32, L_0x153776290, L_0x1480683b8;
L_0x153776640 .concat [ 6 26 0 0], L_0x1537738b0, L_0x148068400;
L_0x1537767b0 .cmp/eq 32, L_0x153776640, L_0x148068448;
L_0x153776850 .part v0x1537732e0_0, 0, 6;
L_0x153776a90 .cmp/ne 6, L_0x153776850, L_0x148068490;
S_0x15376c880 .scope module, "cpu_alu" "alu" 6 112, 7 1 0, S_0x15376c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x148068250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15376cb40_0 .net/2u *"_ivl_0", 31 0, L_0x148068250;  1 drivers
v0x15376cc00_0 .net "control", 3 0, v0x15376d270_0;  alias, 1 drivers
v0x15376ccb0_0 .net "op1", 31 0, L_0x153775850;  alias, 1 drivers
v0x15376cd70_0 .net "op2", 31 0, L_0x153775b90;  alias, 1 drivers
v0x15376ce20_0 .var "result", 31 0;
v0x15376cf10_0 .net "z_flag", 0 0, L_0x153775e00;  alias, 1 drivers
E_0x15376caf0 .event edge, v0x15376cd70_0, v0x15376ccb0_0, v0x15376cc00_0;
L_0x153775e00 .cmp/eq 32, v0x15376ce20_0, L_0x148068250;
S_0x15376d030 .scope module, "cpu_alu_control" "alu_control" 6 97, 8 1 0, S_0x15376c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x15376d270_0 .var "alu_control_out", 3 0;
v0x15376d330_0 .net "alu_fcode", 5 0, L_0x153775770;  alias, 1 drivers
v0x15376d3d0_0 .net "alu_opcode", 1 0, L_0x153774740;  alias, 1 drivers
E_0x15376d240 .event edge, v0x15376d3d0_0, v0x15376d330_0;
S_0x15376d4e0 .scope module, "cpu_control" "control" 6 36, 9 1 0, S_0x15376c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x153773fd0 .functor BUFZ 1, L_0x153773b00, C4<0>, C4<0>, C4<0>;
L_0x1537740c0 .functor OR 1, L_0x153773c20, L_0x153773d80, C4<0>, C4<0>;
L_0x1537741f0 .functor BUFZ 1, L_0x153773c20, C4<0>, C4<0>, C4<0>;
L_0x1537742a0 .functor OR 1, L_0x153773b00, L_0x153773c20, C4<0>, C4<0>;
L_0x1537743d0 .functor BUFZ 1, L_0x153773c20, C4<0>, C4<0>, C4<0>;
L_0x153774470 .functor BUFZ 1, L_0x153773d80, C4<0>, C4<0>, C4<0>;
L_0x153774520 .functor BUFZ 1, L_0x153773ec0, C4<0>, C4<0>, C4<0>;
L_0x153774650 .functor BUFZ 1, L_0x153773b00, C4<0>, C4<0>, C4<0>;
L_0x1537747e0 .functor BUFZ 1, L_0x153773ec0, C4<0>, C4<0>, C4<0>;
v0x15376d7e0_0 .net *"_ivl_0", 31 0, L_0x1537739d0;  1 drivers
L_0x1480680e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x15376d890_0 .net/2u *"_ivl_12", 5 0, L_0x1480680e8;  1 drivers
L_0x148068130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x15376d940_0 .net/2u *"_ivl_16", 5 0, L_0x148068130;  1 drivers
L_0x148068010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15376da00_0 .net *"_ivl_3", 25 0, L_0x148068010;  1 drivers
v0x15376dab0_0 .net *"_ivl_37", 0 0, L_0x153774650;  1 drivers
L_0x148068058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15376dba0_0 .net/2u *"_ivl_4", 31 0, L_0x148068058;  1 drivers
v0x15376dc50_0 .net *"_ivl_42", 0 0, L_0x1537747e0;  1 drivers
L_0x1480680a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x15376dd00_0 .net/2u *"_ivl_8", 5 0, L_0x1480680a0;  1 drivers
v0x15376ddb0_0 .net "alu_op", 1 0, L_0x153774740;  alias, 1 drivers
v0x15376dee0_0 .net "alu_src", 0 0, L_0x1537740c0;  alias, 1 drivers
v0x15376df70_0 .net "beq", 0 0, L_0x153773ec0;  1 drivers
v0x15376e000_0 .net "branch", 0 0, L_0x153774520;  alias, 1 drivers
v0x15376e090_0 .net "instr_opcode", 5 0, L_0x1537738b0;  alias, 1 drivers
v0x15376e120_0 .var "jump", 0 0;
v0x15376e1b0_0 .net "lw", 0 0, L_0x153773c20;  1 drivers
v0x15376e250_0 .net "mem_read", 0 0, L_0x1537743d0;  alias, 1 drivers
v0x15376e2f0_0 .net "mem_to_reg", 0 0, L_0x1537741f0;  alias, 1 drivers
v0x15376e490_0 .net "mem_write", 0 0, L_0x153774470;  alias, 1 drivers
v0x15376e530_0 .net "r_format", 0 0, L_0x153773b00;  1 drivers
v0x15376e5d0_0 .net "reg_dst", 0 0, L_0x153773fd0;  alias, 1 drivers
v0x15376e670_0 .net "reg_write", 0 0, L_0x1537742a0;  alias, 1 drivers
v0x15376e710_0 .net "sw", 0 0, L_0x153773d80;  1 drivers
L_0x1537739d0 .concat [ 6 26 0 0], L_0x1537738b0, L_0x148068010;
L_0x153773b00 .cmp/eq 32, L_0x1537739d0, L_0x148068058;
L_0x153773c20 .cmp/eq 6, L_0x1537738b0, L_0x1480680a0;
L_0x153773d80 .cmp/eq 6, L_0x1537738b0, L_0x1480680e8;
L_0x153773ec0 .cmp/eq 6, L_0x1537738b0, L_0x148068130;
L_0x153774740 .concat8 [ 1 1 0 0], L_0x1537747e0, L_0x153774650;
S_0x15376e8a0 .scope module, "cpu_pc" "pc" 6 150, 10 1 0, S_0x15376c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x15376ea10_0 .net "clk", 0 0, v0x153772d40_0;  alias, 1 drivers
v0x15376eac0_0 .var "curr_addr", 31 0;
v0x15376eb70_0 .net "next_addr", 31 0, v0x1537722c0_0;  1 drivers
v0x15376ec30_0 .net "reset", 0 0, v0x153773440_0;  alias, 1 drivers
S_0x15376ed30 .scope module, "register" "regfile" 6 69, 11 1 0, S_0x15376c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x1537752b0 .functor BUFZ 32, L_0x1537750f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x153775560 .functor BUFZ 32, L_0x1537753a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15376f9f0_2 .array/port v0x15376f9f0, 2;
L_0x153775650 .functor BUFZ 32, v0x15376f9f0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x15376f0a0_0 .net *"_ivl_0", 31 0, L_0x1537750f0;  1 drivers
v0x15376f140_0 .net *"_ivl_10", 6 0, L_0x153775440;  1 drivers
L_0x1480681c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15376f1e0_0 .net *"_ivl_13", 1 0, L_0x1480681c0;  1 drivers
v0x15376f290_0 .net *"_ivl_2", 6 0, L_0x153775190;  1 drivers
L_0x148068178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15376f340_0 .net *"_ivl_5", 1 0, L_0x148068178;  1 drivers
v0x15376f430_0 .net *"_ivl_8", 31 0, L_0x1537753a0;  1 drivers
v0x15376f4e0_0 .net "r_clk", 0 0, v0x153772d40_0;  alias, 1 drivers
v0x15376f570_0 .net "r_clk_enable", 0 0, v0x153772dd0_0;  alias, 1 drivers
v0x15376f600_0 .net "read_data1", 31 0, L_0x1537752b0;  alias, 1 drivers
v0x15376f730_0 .net "read_data2", 31 0, L_0x153775560;  alias, 1 drivers
v0x15376f7e0_0 .net "read_reg1", 4 0, L_0x153774a00;  alias, 1 drivers
v0x15376f890_0 .net "read_reg2", 4 0, L_0x153774ae0;  alias, 1 drivers
v0x15376f940_0 .net "register_v0", 31 0, L_0x153775650;  alias, 1 drivers
v0x15376f9f0 .array "registers", 0 31, 31 0;
v0x15376fd90_0 .net "reset", 0 0, v0x153773440_0;  alias, 1 drivers
v0x15376fe40_0 .net "write_control", 0 0, L_0x153775040;  alias, 1 drivers
v0x15376fed0_0 .net "write_data", 31 0, L_0x153774ea0;  alias, 1 drivers
v0x153770060_0 .net "write_reg", 4 0, L_0x153774d80;  alias, 1 drivers
L_0x1537750f0 .array/port v0x15376f9f0, L_0x153775190;
L_0x153775190 .concat [ 5 2 0 0], L_0x153774a00, L_0x148068178;
L_0x1537753a0 .array/port v0x15376f9f0, L_0x153775440;
L_0x153775440 .concat [ 5 2 0 0], L_0x153774ae0, L_0x1480681c0;
    .scope S_0x15375f9d0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15376b6b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x15376b6b0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x15376b6b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376b760, 0, 4;
    %load/vec4 v0x15376b6b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15376b6b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x15375f9d0;
T_1 ;
    %wait E_0x153761b20;
    %load/vec4 v0x15376b560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x15376b600_0;
    %ix/getv 3, v0x15376b330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376b760, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x153759750;
T_2 ;
    %fork t_1, S_0x15376b8f0;
    %jmp t_0;
    .scope S_0x15376b8f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15376bab0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x15376bab0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x15376bab0_0;
    %store/vec4a v0x15376bdf0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15376bab0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x15376bab0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376bdf0, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376bdf0, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376bdf0, 4, 0;
    %end;
    .scope S_0x153759750;
t_0 %join;
    %end;
    .thread T_2;
    .scope S_0x15376ed30;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x15376f9f0, 4, 0;
    %end;
    .thread T_3;
    .scope S_0x15376ed30;
T_4 ;
    %wait E_0x15376c0c0;
    %load/vec4 v0x15376fd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x15376f570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x15376fe40_0;
    %load/vec4 v0x153770060_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x15376fed0_0;
    %load/vec4 v0x153770060_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15376f9f0, 0, 4;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x15376d030;
T_5 ;
    %wait E_0x15376d240;
    %load/vec4 v0x15376d3d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15376d270_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x15376d3d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x15376d270_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x15376d3d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x15376d330_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x15376d270_0, 0, 4;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x15376d270_0, 0, 4;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x15376d270_0, 0, 4;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x15376d270_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x15376d270_0, 0, 4;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x15376c880;
T_6 ;
    %wait E_0x15376caf0;
    %load/vec4 v0x15376cc00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15376ce20_0, 0;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x15376ccb0_0;
    %load/vec4 v0x15376cd70_0;
    %and;
    %assign/vec4 v0x15376ce20_0, 0;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x15376ccb0_0;
    %load/vec4 v0x15376cd70_0;
    %or;
    %assign/vec4 v0x15376ce20_0, 0;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x15376ccb0_0;
    %load/vec4 v0x15376cd70_0;
    %add;
    %assign/vec4 v0x15376ce20_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x15376ccb0_0;
    %load/vec4 v0x15376cd70_0;
    %sub;
    %assign/vec4 v0x15376ce20_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x15376ccb0_0;
    %load/vec4 v0x15376cd70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %assign/vec4 v0x15376ce20_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x15376ccb0_0;
    %load/vec4 v0x15376cd70_0;
    %or;
    %inv;
    %assign/vec4 v0x15376ce20_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x15376e8a0;
T_7 ;
    %wait E_0x15376c0c0;
    %load/vec4 v0x15376ec30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x15376eac0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x15376eb70_0;
    %assign/vec4 v0x15376eac0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x15376c4c0;
T_8 ;
    %wait E_0x15376c810;
    %load/vec4 v0x1537715f0_0;
    %load/vec4 v0x153771540_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x153770d70_0;
    %load/vec4 v0x153772370_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1537722c0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x153771f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x153770d70_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x153771ed0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x1537722c0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x153772010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x153772400_0;
    %store/vec4 v0x1537722c0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x153770d70_0;
    %store/vec4 v0x1537722c0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x15374a2a0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153772d40_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x153772d40_0;
    %inv;
    %store/vec4 v0x153772d40_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x15374a2a0;
T_10 ;
    %fork t_3, S_0x15376bf00;
    %jmp t_2;
    .scope S_0x15376bf00;
t_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153773440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x153772dd0_0, 0, 1;
    %wait E_0x15376c0c0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x153773440_0, 0, 1;
    %wait E_0x15376c0c0;
    %delay 2, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x15376c260_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x15376c3d0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x15376c320_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x15376c0f0_0, 0, 16;
    %load/vec4 v0x15376c260_0;
    %load/vec4 v0x15376c3d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15376c320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15376c0f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x15376c1b0_0, 0, 32;
    %load/vec4 v0x15376c1b0_0;
    %store/vec4 v0x1537732e0_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x153772fc0_0, 0, 32;
    %delay 2, 0;
    %wait E_0x15376c0c0;
    %delay 2, 0;
    %load/vec4 v0x153773050_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 5 68 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.1 ;
    %load/vec4 v0x153772ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 69 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.3 ;
    %load/vec4 v0x153772e60_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 70 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_10.5 ;
    %load/vec4 v0x153773370_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 5 71 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_10.7 ;
    %end;
    .scope S_0x15374a2a0;
t_2 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/lw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
