
*** Running vivado
    with args -log design_1_yolo_max_pool_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_yolo_max_pool_top_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_yolo_max_pool_top_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1553.039 ; gain = 2.016 ; free physical = 8658 ; free virtual = 50307
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_yolo_max_pool_top_0_0
Command: synth_design -top design_1_yolo_max_pool_top_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 523108
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2195.348 ; gain = 371.770 ; free physical = 427 ; free virtual = 38422
Synthesis current peak Physical Memory [PSS] (MB): peak = 1224.722; parent = 1042.302; children = 182.420
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3805.395; parent = 2201.289; children = 1604.105
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_yolo_max_pool_top_0_0' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_max_pool_top_0_0/synth/design_1_yolo_max_pool_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'yolo_max_pool_top' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'yolo_max_pool_top_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_max_pool_top_window_max_pool' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_window_max_pool.v:10]
INFO: [Synth 8-6155] done synthesizing module 'yolo_max_pool_top_window_max_pool' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_window_max_pool.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_max_pool_top_mul_9ns_2ns_11_1_1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_mul_9ns_2ns_11_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_max_pool_top_mul_9ns_2ns_11_1_1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_mul_9ns_2ns_11_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_max_pool_top_mul_4ns_10ns_12_1_1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_mul_4ns_10ns_12_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_max_pool_top_mul_4ns_10ns_12_1_1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_mul_4ns_10ns_12_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_max_pool_top_flow_control_loop_pipe_sequential_init' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_max_pool_top_flow_control_loop_pipe_sequential_init' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_max_pool_top_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS.v:10]
INFO: [Synth 8-6157] synthesizing module 'yolo_max_pool_top_CTRL_BUS_s_axi' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_CTRL_BUS_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_CTRL_BUS_s_axi.v:241]
INFO: [Synth 8-6155] done synthesizing module 'yolo_max_pool_top_CTRL_BUS_s_axi' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_CTRL_BUS_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'yolo_max_pool_top_mul_2ns_4ns_6_1_1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_mul_2ns_4ns_6_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_max_pool_top_mul_2ns_4ns_6_1_1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_mul_2ns_4ns_6_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_max_pool_top_mul_9ns_6ns_15_1_1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_mul_9ns_6ns_15_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_max_pool_top_mul_9ns_6ns_15_1_1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_mul_9ns_6ns_15_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_max_pool_top_mul_2ns_15ns_17_1_1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_mul_2ns_15ns_17_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_max_pool_top_mul_2ns_15ns_17_1_1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_mul_2ns_15ns_17_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'yolo_max_pool_top_regslice_both' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_max_pool_top_regslice_both' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_max_pool_top_regslice_both__parameterized0' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_max_pool_top_regslice_both__parameterized0' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_max_pool_top_regslice_both__parameterized1' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_max_pool_top_regslice_both__parameterized1' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_max_pool_top_regslice_both__parameterized2' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_max_pool_top_regslice_both__parameterized2' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_max_pool_top_regslice_both__parameterized3' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_max_pool_top_regslice_both__parameterized3' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'yolo_max_pool_top_regslice_both__parameterized4' [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_max_pool_top_regslice_both__parameterized4' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'yolo_max_pool_top' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_yolo_max_pool_top_0_0' (0#1) [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_max_pool_top_0_0/synth/design_1_yolo_max_pool_top_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ipshared/5394/hdl/verilog/yolo_max_pool_top_CTRL_BUS_s_axi.v:322]
WARNING: [Synth 8-7129] Port rst in module yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module yolo_max_pool_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module yolo_max_pool_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module yolo_max_pool_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module yolo_max_pool_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module yolo_max_pool_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module yolo_max_pool_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module yolo_max_pool_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module yolo_max_pool_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module yolo_max_pool_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module yolo_max_pool_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module yolo_max_pool_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module yolo_max_pool_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module yolo_max_pool_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module yolo_max_pool_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module yolo_max_pool_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module yolo_max_pool_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module yolo_max_pool_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module yolo_max_pool_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module yolo_max_pool_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module yolo_max_pool_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module yolo_max_pool_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module yolo_max_pool_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module yolo_max_pool_top_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module yolo_max_pool_top_window_max_pool is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TLAST[0] in module yolo_max_pool_top_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module yolo_max_pool_top_line_buff_group_0_val_V_RAM_S2P_BRAM_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2281.254 ; gain = 457.676 ; free physical = 641 ; free virtual = 38254
Synthesis current peak Physical Memory [PSS] (MB): peak = 1224.722; parent = 1042.302; children = 182.420
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3885.363; parent = 2281.258; children = 1604.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2299.066 ; gain = 475.488 ; free physical = 607 ; free virtual = 38220
Synthesis current peak Physical Memory [PSS] (MB): peak = 1224.722; parent = 1042.302; children = 182.420
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3903.176; parent = 2299.070; children = 1604.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2299.066 ; gain = 475.488 ; free physical = 625 ; free virtual = 38237
Synthesis current peak Physical Memory [PSS] (MB): peak = 1224.722; parent = 1042.302; children = 182.420
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3903.176; parent = 2299.070; children = 1604.105
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2299.066 ; gain = 0.000 ; free physical = 694 ; free virtual = 38307
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_max_pool_top_0_0/constraints/yolo_max_pool_top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.gen/sources_1/bd/design_1/ip/design_1_yolo_max_pool_top_0_0/constraints/yolo_max_pool_top_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_max_pool_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_max_pool_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.816 ; gain = 0.000 ; free physical = 611 ; free virtual = 37865
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2460.816 ; gain = 0.000 ; free physical = 603 ; free virtual = 37858
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2460.816 ; gain = 637.238 ; free physical = 961 ; free virtual = 38228
Synthesis current peak Physical Memory [PSS] (MB): peak = 1224.722; parent = 1042.302; children = 182.420
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4032.910; parent = 2428.805; children = 1604.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2460.816 ; gain = 637.238 ; free physical = 1010 ; free virtual = 38280
Synthesis current peak Physical Memory [PSS] (MB): peak = 1224.722; parent = 1042.302; children = 182.420
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4032.910; parent = 2428.805; children = 1604.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_max_pool_top_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2460.816 ; gain = 637.238 ; free physical = 1062 ; free virtual = 38332
Synthesis current peak Physical Memory [PSS] (MB): peak = 1224.722; parent = 1042.302; children = 182.420
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4032.910; parent = 2428.805; children = 1604.105
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'yolo_max_pool_top_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'yolo_max_pool_top_CTRL_BUS_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'yolo_max_pool_top_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'yolo_max_pool_top_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2460.816 ; gain = 637.238 ; free physical = 1662 ; free virtual = 38942
Synthesis current peak Physical Memory [PSS] (MB): peak = 1224.722; parent = 1042.302; children = 182.420
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4032.910; parent = 2428.805; children = 1604.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 6     
	   2 Input   11 Bit       Adders := 7     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 3     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 44    
	               15 Bit    Registers := 3     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 17    
	                8 Bit    Registers := 14    
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 32    
	                1 Bit    Registers := 85    
+---RAMs : 
	              52K Bit	(3344 X 16 bit)          RAMs := 8     
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	  11 Input   32 Bit        Muxes := 1     
	   5 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 16    
	   5 Input   15 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 7     
	   2 Input   10 Bit        Muxes := 2     
	  11 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 4     
	   5 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 19    
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 56    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP add_ln984_fu_1808_p2, operation Mode is: C+((A:0x1a2)*B)'.
DSP Report: register mul_ln871_reg_2389_reg is absorbed into DSP add_ln984_fu_1808_p2.
DSP Report: operator add_ln984_fu_1808_p2 is absorbed into DSP add_ln984_fu_1808_p2.
DSP Report: operator mul_4ns_10ns_12_1_1_U9/dout is absorbed into DSP add_ln984_fu_1808_p2.
DSP Report: Generating DSP add_ln984_1_reg_2456_reg, operation Mode is: (C+((A:0x1a2)*B)')'.
DSP Report: register add_ln984_1_reg_2456_reg is absorbed into DSP add_ln984_1_reg_2456_reg.
DSP Report: register mul_ln871_reg_2389_reg is absorbed into DSP add_ln984_1_reg_2456_reg.
DSP Report: operator add_ln984_1_fu_1825_p2 is absorbed into DSP add_ln984_1_reg_2456_reg.
DSP Report: operator mul_4ns_10ns_12_1_1_U9/dout is absorbed into DSP add_ln984_1_reg_2456_reg.
DSP Report: Generating DSP add_ln871_reg_2446_reg, operation Mode is: (C'+((A:0x1a2)*B)')'.
DSP Report: register select_ln1027_38_reg_2380_reg is absorbed into DSP add_ln871_reg_2446_reg.
DSP Report: register add_ln871_reg_2446_reg is absorbed into DSP add_ln871_reg_2446_reg.
DSP Report: register mul_ln871_reg_2389_reg is absorbed into DSP add_ln871_reg_2446_reg.
DSP Report: operator add_ln871_fu_1803_p2 is absorbed into DSP add_ln871_reg_2446_reg.
DSP Report: operator mul_4ns_10ns_12_1_1_U9/dout is absorbed into DSP add_ln871_reg_2446_reg.
DSP Report: Generating DSP mul_ln4_1_reg_826_reg, operation Mode is: (A*B)'.
DSP Report: register mul_ln4_1_reg_826_reg is absorbed into DSP mul_ln4_1_reg_826_reg.
DSP Report: operator mul_9ns_6ns_15_1_1_U53/dout is absorbed into DSP mul_ln4_1_reg_826_reg.
DSP Report: Generating DSP mul_mul_9ns_17ns_26_4_1_U55/yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_mul_9ns_17ns_26_4_1_U55/yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_9ns_17ns_26_4_1_U55/yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_9ns_17ns_26_4_1_U55/yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_9ns_17ns_26_4_1_U55/yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_9ns_17ns_26_4_1_U55/yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_9ns_17ns_26_4_1_U55/yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_9ns_17ns_26_4_1_U55/yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_9ns_17ns_26_4_1_U55/yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_9ns_17ns_26_4_1_U55/yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_9ns_17ns_26_4_1_U55/yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_9ns_17ns_26_4_1_U55/yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_9ns_17ns_26_4_1_U55/yolo_max_pool_top_mul_mul_9ns_17ns_26_4_1_DSP48_0_U/p_reg_reg.
WARNING: [Synth 8-7129] Port ap_rst in module yolo_max_pool_top_window_max_pool is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TLAST[0] in module yolo_max_pool_top_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[31] in module yolo_max_pool_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[30] in module yolo_max_pool_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[29] in module yolo_max_pool_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[28] in module yolo_max_pool_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[27] in module yolo_max_pool_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[26] in module yolo_max_pool_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[25] in module yolo_max_pool_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[24] in module yolo_max_pool_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[23] in module yolo_max_pool_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[22] in module yolo_max_pool_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[21] in module yolo_max_pool_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[20] in module yolo_max_pool_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[19] in module yolo_max_pool_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[18] in module yolo_max_pool_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[17] in module yolo_max_pool_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[16] in module yolo_max_pool_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[15] in module yolo_max_pool_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[14] in module yolo_max_pool_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[13] in module yolo_max_pool_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[12] in module yolo_max_pool_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[11] in module yolo_max_pool_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[10] in module yolo_max_pool_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[9] in module yolo_max_pool_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WSTRB[3] in module yolo_max_pool_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WSTRB[2] in module yolo_max_pool_top is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (CTRL_BUS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module yolo_max_pool_top.
WARNING: [Synth 8-3332] Sequential element (CTRL_BUS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module yolo_max_pool_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2460.816 ; gain = 637.238 ; free physical = 1051 ; free virtual = 38387
Synthesis current peak Physical Memory [PSS] (MB): peak = 1224.722; parent = 1042.302; children = 182.420
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4032.910; parent = 2428.805; children = 1604.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | line_buff_group_0_val_V_U/ram_reg   | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_0_val_V_1_U/ram_reg | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_1_val_V_U/ram_reg   | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_1_val_V_1_U/ram_reg | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_2_val_V_U/ram_reg   | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_2_val_V_1_U/ram_reg | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_3_val_V_U/ram_reg   | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_3_val_V_1_U/ram_reg | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------------------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                                        | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|yolo_max_pool_top_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS | C+((A:0x1a2)*B)'     | 5      | 10     | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|yolo_max_pool_top_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS | (C+((A:0x1a2)*B)')'  | 5      | 10     | 11     | -      | 12     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|yolo_max_pool_top_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS | (C'+((A:0x1a2)*B)')' | 5      | 10     | 11     | -      | 12     | 0    | 0    | 1    | -    | -     | 1    | 1    | 
|yolo_max_pool_top                                                                                  | (A*B)'               | 10     | 7      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|yolo_max_pool_top                                                                                  | (A''*B2)'            | 18     | 10     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+---------------------------------------------------------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2460.816 ; gain = 637.238 ; free physical = 600 ; free virtual = 37970
Synthesis current peak Physical Memory [PSS] (MB): peak = 1299.639; parent = 1177.591; children = 182.420
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4032.910; parent = 2428.805; children = 1604.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 2460.816 ; gain = 637.238 ; free physical = 1305 ; free virtual = 38661
Synthesis current peak Physical Memory [PSS] (MB): peak = 1331.578; parent = 1208.697; children = 182.420
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4032.910; parent = 2428.805; children = 1604.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | line_buff_group_0_val_V_U/ram_reg   | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_0_val_V_1_U/ram_reg | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_1_val_V_U/ram_reg   | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_1_val_V_1_U/ram_reg | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_2_val_V_U/ram_reg   | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_2_val_V_1_U/ram_reg | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_3_val_V_U/ram_reg   | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst        | line_buff_group_3_val_V_1_U/ram_reg | 3 K x 16(READ_FIRST)   | W |   | 3 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
+------------+-------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/line_buff_group_0_val_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/line_buff_group_0_val_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/line_buff_group_0_val_V_1_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/line_buff_group_0_val_V_1_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/line_buff_group_1_val_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/line_buff_group_1_val_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/line_buff_group_1_val_V_1_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/line_buff_group_1_val_V_1_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/line_buff_group_2_val_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/line_buff_group_2_val_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/line_buff_group_2_val_V_1_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/line_buff_group_2_val_V_1_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/line_buff_group_3_val_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/line_buff_group_3_val_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/line_buff_group_3_val_V_1_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/line_buff_group_3_val_V_1_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2460.816 ; gain = 637.238 ; free physical = 1181 ; free virtual = 38570
Synthesis current peak Physical Memory [PSS] (MB): peak = 1340.356; parent = 1217.476; children = 182.420
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4032.910; parent = 2428.805; children = 1604.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 2460.816 ; gain = 637.238 ; free physical = 1919 ; free virtual = 39273
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.723; parent = 1218.895; children = 182.420
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4032.910; parent = 2428.805; children = 1604.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 2460.816 ; gain = 637.238 ; free physical = 1919 ; free virtual = 39273
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.738; parent = 1218.910; children = 182.420
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4032.910; parent = 2428.805; children = 1604.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 2460.816 ; gain = 637.238 ; free physical = 1915 ; free virtual = 39270
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.831; parent = 1219.003; children = 182.420
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4032.910; parent = 2428.805; children = 1604.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 2460.816 ; gain = 637.238 ; free physical = 1915 ; free virtual = 39269
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.831; parent = 1219.003; children = 182.420
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4032.910; parent = 2428.805; children = 1604.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 2460.816 ; gain = 637.238 ; free physical = 1915 ; free virtual = 39269
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.831; parent = 1219.003; children = 182.420
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4032.910; parent = 2428.805; children = 1604.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 2460.816 ; gain = 637.238 ; free physical = 1903 ; free virtual = 39257
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.831; parent = 1219.003; children = 182.420
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4032.910; parent = 2428.805; children = 1604.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------------------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                                        | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|yolo_max_pool_top                                                                                  | (A'*B)'       | 9      | 6      | -      | -      | 15     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|yolo_max_pool_top_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS | C+(A*B)'      | 4      | 9      | 12     | -      | 12     | 0    | 0    | 0    | -    | -     | 1    | 0    | 
|yolo_max_pool_top_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS | (C+(A*B)')'   | 4      | 9      | 11     | -      | 12     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|yolo_max_pool_top_yolo_max_pool_top_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_33_3_VITIS_LOOP_36_4_VITIS | (C'+(A*B)')'  | 4      | 9      | 11     | -      | 12     | 0    | 0    | 0    | -    | -     | 1    | 1    | 
|yolo_max_pool_top                                                                                  | ((A''*B'')')' | 17     | 9      | -      | -      | 26     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+---------------------------------------------------------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    85|
|2     |DSP48E1  |     5|
|7     |LUT1     |    23|
|8     |LUT2     |   100|
|9     |LUT3     |   509|
|10    |LUT4     |   214|
|11    |LUT5     |   172|
|12    |LUT6     |   326|
|13    |RAMB36E1 |    16|
|14    |FDRE     |  1669|
|15    |FDSE     |     6|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 2460.816 ; gain = 637.238 ; free physical = 1889 ; free virtual = 39243
Synthesis current peak Physical Memory [PSS] (MB): peak = 1342.834; parent = 1219.006; children = 182.420
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4032.910; parent = 2428.805; children = 1604.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 2460.816 ; gain = 475.488 ; free physical = 1930 ; free virtual = 39282
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 2460.816 ; gain = 637.238 ; free physical = 1928 ; free virtual = 39280
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2460.816 ; gain = 0.000 ; free physical = 1995 ; free virtual = 39347
INFO: [Netlist 29-17] Analyzing 106 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.816 ; gain = 0.000 ; free physical = 3048 ; free virtual = 40398
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d0d7f05a
INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 2460.816 ; gain = 907.777 ; free physical = 3309 ; free virtual = 40656
INFO: [Common 17-1381] The checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_max_pool_top_0_0_synth_1/design_1_yolo_max_pool_top_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_yolo_max_pool_top_0_0, cache-ID = c917d2f362ddf05a
INFO: [Coretcl 2-1174] Renamed 34 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/tony/Desktop/yolo_2022/Tiny_YOLO_v3_ZYNQ/code/sys/myproj/project_1.runs/design_1_yolo_max_pool_top_0_0_synth_1/design_1_yolo_max_pool_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_yolo_max_pool_top_0_0_utilization_synth.rpt -pb design_1_yolo_max_pool_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 01:56:30 2024...
