# verilog-digital-circuit-design
三浦克介 <miura.katsuyoshi@gmail.ocm>
v0.1, 2021-06-18
:lang: ja
:toc: left
:toc-levels: 3
:toc-title: 目次
:sectnums:
:sectnum-levels: 3
:icons: font
:imagesdir: Images
:xrefstyle: short
:figure-caption: 図
:table-caption: 表
:listing-caption: リスト
:appendix-caption: 付録
:example-caption: 例
:source-highlighter: highlightjs
:stem:

stem:[ N(x|\mu,\sigma^2)=\frac{1}{(2\pi\sigma^2)^{1/2}}\exp\{-\frac{1}{2\sigma^2}(x-\mu)^2} ]
stem:[ \int_-\infty^\inftyN(x|\mu,\sigma^2)dx =1 ]

Documentation project on introduction to digital circuit design with Verilog hardware description language

test latexmath:[C = \alpha + \beta Y^{\gamma} + \epsilon] test
