-v /home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cb_filter_pkg.sv
-v /home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/cf_math_pkg.sv
-v /home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/ecc_pkg.sv
-v /home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_pkg.sv
-v /home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include/el2_def.sv
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include/common_cells
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/verilog-arbiter_0-r3/src
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/BootROM
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/BootROM/sw
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiToWb
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/cdc_utils_0.1-r1/rtl/verilog
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_common_1.0.3
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/gpio
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/ptc
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/spi
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/SystemController
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/uart
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/dbg
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/dec
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/exu
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/ifu
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/lib
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/lsu
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/LiteDRAM/serv_1.0.2/rtl
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/include/common_cells
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/deprecated
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/OtherSources/verilog-arbiter_0-r3/src
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/BootROM
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/BootROM/sw
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/include/axi
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/AxiToWb
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/cdc_utils_0.1-r1/rtl/verilog
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_common_1.0.3
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/rtl/verilog
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Interconnect/WishboneInterconnect
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/gpio
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/ptc
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/spi
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/SystemController
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/Peripherals/uart
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/dbg
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/dec
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/exu
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/ifu
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/include
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/lib
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf/VeeR_EL2CoreComplex/lsu
+incdir+/home/mazaya/Documents/tugas_akhir/rvfpga-el2-v3.0/RVfpga/RVfpgaEL2/RVfpga_NexysA7-DDR/Labs/RVfpgaLabsSolutions/Lab18/Exercise1/src/VeeRwolf