<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2448' ll='2453' type='bool llvm::TargetLoweringBase::lowerInterleavedLoad(llvm::LoadInst * LI, ArrayRef&lt;llvm::ShuffleVectorInst *&gt; Shuffles, ArrayRef&lt;unsigned int&gt; Indices, unsigned int Factor) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2441'>/// Lower an interleaved load to target specific intrinsics. Return
  /// true on success.
  ///
  /// \p LI is the vector load instruction.
  /// \p Shuffles is the shufflevector list to DE-interleave the loaded vector.
  /// \p Indices is the corresponding indices for each shufflevector.
  /// \p Factor is the interleave factor.</doc>
<use f='llvm/llvm/lib/CodeGen/InterleavedAccessPass.cpp' l='343' u='c' c='_ZN12_GLOBAL__N_117InterleavedAccess20lowerInterleavedLoadEPN4llvm8LoadInstERNS1_11SmallVectorIPNS1_11InstructionELj32EEE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8460' c='_ZNK4llvm21AArch64TargetLowering20lowerInterleavedLoadEPNS_8LoadInstENS_8ArrayRefIPNS_17ShuffleVectorInstEEENS3_IjEEj'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='14964' c='_ZNK4llvm17ARMTargetLowering20lowerInterleavedLoadEPNS_8LoadInstENS_8ArrayRefIPNS_17ShuffleVectorInstEEENS3_IjEEj'/>
<ovr f='llvm/llvm/lib/Target/X86/X86InterleavedAccess.cpp' l='806' c='_ZNK4llvm17X86TargetLowering20lowerInterleavedLoadEPNS_8LoadInstENS_8ArrayRefIPNS_17ShuffleVectorInstEEENS3_IjEEj'/>
