#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Program Files\PDS\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: HTYâ€˜sLaptop
Generated by Fabric Compiler (version 2022.1 build 99559) at Sat Sep 28 10:36:04 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[0]} LOC=D4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[1]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[2]} LOC=D3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[3]} LOC=F4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[4]} LOC=F3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[5]} LOC=E2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[6]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[7]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/device_map/top.pcf(line number: 11)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
Executing : def_port {SevenSegCatHL[8]} LOC=B4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/device_map/top.pcf(line number: 12)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
Executing : def_port {SevenSegCatHL[9]} LOC=A4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/device_map/top.pcf(line number: 13)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
Executing : def_port {SevenSegCatHL[10]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/device_map/top.pcf(line number: 14)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
Executing : def_port {SevenSegCatHL[11]} LOC=B1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/device_map/top.pcf(line number: 15)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
Executing : def_port {SevenSegCatHL[12]} LOC=A1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/device_map/top.pcf(line number: 16)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
Executing : def_port {SevenSegCatHL[13]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/device_map/top.pcf(line number: 17)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
Executing : def_port {SevenSegCatHL[14]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {SevenSegCatHL[15]} LOC=D5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {anode[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE
Executing : def_port {anode[0]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {anode[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {anode[1]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {anode[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {anode[2]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {anode[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {anode[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {anode[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {anode[4]} LOC=G2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {anode[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {anode[5]} LOC=C2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {anode[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {anode[6]} LOC=C1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {anode[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {anode[7]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[0]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[1]} LOC=J2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[2]} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[3]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[4]} LOC=J4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[5]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[6]} LOC=G4 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {led[7]} LOC=F6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {btn_p} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {btn_p} LOC=M1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {btn_spddn} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {btn_spddn} LOC=L1 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {btn_spdup} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {btn_spdup} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE
Executing : def_port {clk} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 UNUSED=TRUE successfully
W: ConstraintEditor-4019: Port 'rst_n' unspecified I/O constraint.
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_75_10.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
Wirelength after clock region global placement is 2840.
1st GP placement takes 1.05 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_167_270.
Clock placement takes 0.47 sec.

Pre global placement takes 2.81 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst SevenSegCatHL_obuf[0]/opit_1 on IOLHR_292_474.
Placed fixed group with base inst SevenSegCatHL_obuf[1]/opit_1 on IOLHR_292_468.
Placed fixed group with base inst SevenSegCatHL_obuf[2]/opit_1 on IOLHR_292_462.
Placed fixed group with base inst SevenSegCatHL_obuf[3]/opit_1 on IOLHR_292_450.
Placed fixed group with base inst SevenSegCatHL_obuf[4]/opit_1 on IOLHR_292_444.
Placed fixed group with base inst SevenSegCatHL_obuf[5]/opit_1 on IOLHR_292_438.
Placed fixed group with base inst SevenSegCatHL_obuf[6]/opit_1 on IOLHR_292_432.
Placed fixed group with base inst SevenSegCatHL_obuf[7]/opit_1 on IOLHR_292_426.
Placed fixed group with base inst SevenSegCatHL_obuf[8]/opit_1 on IOLHR_292_522.
Placed fixed group with base inst SevenSegCatHL_obuf[9]/opit_1 on IOLHR_292_516.
Placed fixed group with base inst SevenSegCatHL_obuf[10]/opit_1 on IOLHR_292_510.
Placed fixed group with base inst SevenSegCatHL_obuf[11]/opit_1 on IOLHR_292_504.
Placed fixed group with base inst SevenSegCatHL_obuf[12]/opit_1 on IOLHR_292_498.
Placed fixed group with base inst SevenSegCatHL_obuf[13]/opit_1 on IOLHR_292_492.
Placed fixed group with base inst SevenSegCatHL_obuf[14]/opit_1 on IOLHR_292_486.
Placed fixed group with base inst SevenSegCatHL_obuf[15]/opit_1 on IOLHR_292_480.
Placed fixed group with base inst anode_obuf[0]/opit_1 on IOLHR_292_396.
Placed fixed group with base inst anode_obuf[1]/opit_1 on IOLHR_292_390.
Placed fixed group with base inst anode_obuf[2]/opit_1 on IOLHR_292_384.
Placed fixed group with base inst anode_obuf[3]/opit_1 on IOLHR_292_378.
Placed fixed group with base inst anode_obuf[4]/opit_1 on IOLHR_292_420.
Placed fixed group with base inst anode_obuf[5]/opit_1 on IOLHR_292_414.
Placed fixed group with base inst anode_obuf[6]/opit_1 on IOLHR_292_408.
Placed fixed group with base inst anode_obuf[7]/opit_1 on IOLHR_292_402.
Placed fixed group with base inst btn_p_ibuf/opit_1 on IOLHR_292_288.
Placed fixed group with base inst btn_spddn_ibuf/opit_1 on IOLHR_292_294.
Placed fixed group with base inst btn_spdup_ibuf/opit_1 on IOLHR_292_276.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOLHR_292_330.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOLHR_292_336.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOLHR_292_342.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOLHR_292_348.
Placed fixed group with base inst led_obuf[4]/opit_1 on IOLHR_292_354.
Placed fixed group with base inst led_obuf[5]/opit_1 on IOLHR_292_360.
Placed fixed group with base inst led_obuf[6]/opit_1 on IOLHR_292_366.
Placed fixed group with base inst led_obuf[7]/opit_1 on IOLHR_292_372.
Placed fixed instance GRS_INST/grs_ccs on CCS_75_10.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_167_270.
Placed fixed instance BKCL_auto_0 on BKCL_1_34.
Placed fixed instance BKCL_auto_1 on BKCL_301_340.
Placed fixed instance BKCL_auto_2 on BKCL_301_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 995102.
	1 iterations finished.
	Final slack 995102.
Super clustering done.
Design Utilization : 1%.
2nd GP placement takes 0.61 sec.

Wirelength after global placement is 1212.
Global placement takes 0.62 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 81 LUT6 in collection, pack success:6
Packing LUT6D takes 0.03 sec.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 1220.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 995102.
	1 iterations finished.
	Final slack 995102.
Super clustering done.
Design Utilization : 1%.
3rd GP placement takes 0.47 sec.

Wirelength after post global placement is 1033.
Packing LUT6D started.
I: LUT6D pack result: There are 69 LUT6 in collection, pack success:0
Packing LUT6D takes 0.02 sec.
Post global placement takes 0.52 sec.

Phase 4 Legalization started.
The average distance in LP is 0.686047.
Wirelength after legalization is 1325.
Legalization takes 0.02 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 997550.
Replication placement takes 0.00 sec.

Wirelength after replication placement is 1325.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 997550, TNS before detailed placement is 0. 
Worst slack after detailed placement is 997550, TNS after detailed placement is 0. 
Swapping placement takes 0.02 sec.

Wirelength after detailed placement is 1325.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 997550, TNS after placement is 0.
Placement done.
Total placement takes 4.11 sec.
Finished placement. (CPU time elapsed 0h:00m:04s)

Routing started.
Enter timing driven router mode.
Route thread size: 4
I: clock_dedicated_route = 0
Building routing graph takes 1.44 sec.
Setup STE netlist take 12 msec.
Dispose control chain take 13 msec.
Collect const net info take 32 msec.
Total nets for routing: 270.
Total loads for routing: 1019.
Direct connect net size: 114
Build all design net take 6 msec.
Processing design graph takes 0.07 sec.
Delay table total memory: 0.45728493 MB
Route graph total memory: 76.98962593 MB
Route design total memory: 1.19562531 MB
Worst slack is 997550, TNS before global route is 0.
Global Routing step 1 take 0.00 sec.
Global Routing step 2 take 0.00 sec.
Global Routing step 3 take 0.00 sec.
Global routing takes 0.00 sec.
Total 268 subnets.
Unrouted clock nets at iteration 0 (0.363 sec): 1
Unrouted clock nets at iteration 1 (0.359 sec): 1
Unrouted clock nets at iteration 2 (0.359 sec): 1
Unrouted clock nets at iteration 3 (0.363 sec): 1
Unrouted clock nets at iteration 4 (0.001 sec): 0
Total route nets size: 266
Unrouted general nets at iteration 5 (MT total route time: 0.094 sec): 197(overused: 891)
Unrouted general nets at iteration 6 (MT total route time: 0.025 sec): 169(overused: 540)
Unrouted general nets at iteration 7 (MT total route time: 0.019 sec): 118(overused: 341)
Unrouted general nets at iteration 8 (MT total route time: 0.014 sec): 76(overused: 165)
Unrouted general nets at iteration 9 (MT total route time: 0.009 sec): 42(overused: 86)
Unrouted general nets at iteration 10 (MT total route time: 0.005 sec): 12(overused: 28)
Unrouted general nets at iteration 11 (MT total route time: 0.001 sec): 6(overused: 12)
Unrouted general nets at iteration 12 (MT total route time: 0.001 sec): 8(overused: 16)
Unrouted general nets at iteration 13 (MT total route time: 0.001 sec): 8(overused: 20)
Unrouted general nets at iteration 14 (MT total route time: 0.000 sec): 2(overused: 4)
Unrouted general nets at iteration 15 (MT total route time: 0.018 sec): 2(overused: 4)
Unrouted general nets at iteration 16 (MT total route time: 0.000 sec): 0(overused: 0)
----General net take 0.000 sec(route net take 0.000 sec, inc cost take 0.000 sec, iter times: 1)
----const net route take 0.002 sec
Unrouted nets at iteration 17 (0.002 sec): 0
Detailed routing takes 1.65 sec.
C: Route-2036: The clock path from CLMS_273_403:Y1 to CLMS_267_409:CLK is routed by SRB.
C: Route-2036: The clock path from CLMS_273_361:Y3 to CLMS_273_355:CLK is routed by SRB.
Re Route After Detail Route takes 0.00 sec.
Setup Violation Fix in router takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0.20 sec.
Sort Original Nets take 0.000 sec
Total net: 270, route succeed net: 270
Generate routing result take 0.001 sec
Handle PERMUX permutation take 0.046 sec
Handle const net take 0.001 sec
Handle route through take 0.000 sec
Handle loads' routing node take 0.001 sec
Used SRB routing arc is 2033.
Finish routing takes 0.05 sec.
Total routing takes 3.46 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 120           | 0                  
| Use of BKCL                 | 3        | 5             | 60                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 58       | 6575          | 1                  
|   FF                        | 64       | 52600         | 1                  
|   LUT                       | 151      | 26300         | 1                  
|   LUT-FF pairs              | 58       | 26300         | 1                  
| Use of CLMS                 | 21       | 2375          | 1                  
|   FF                        | 39       | 19000         | 1                  
|   LUT                       | 54       | 9500          | 1                  
|   LUT-FF pairs              | 18       | 9500          | 1                  
|   Distributed RAM           | 0        | 9500          | 0                  
| Use of DDRPHY_CPD           | 0        | 10            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 5             | 0                  
| Use of DDR_PHY              | 0        | 20            | 0                  
| Use of DRM                  | 1        | 85            | 2                  
| Use of GCLK_INBUF_SYN       | 0        | 20            | 0                  
| Use of GPLL                 | 0        | 5             | 0                  
| Use of GSEB                 | 0        | 123           | 0                  
| Use of HARD0                | 22       | 5850          | 1                  
| Use of HCKB                 | 1        | 72            | 2                  
| Use of HCKMUX_TEST          | 0        | 6             | 0                  
| Use of HSSTLP               | 0        | 1             | 0                  
| Use of IO                   | 37       | 210           | 18                 
|   IOBD                      | 18       | 100           | 18                 
|   IOBS                      | 19       | 110           | 18                 
| Use of IOCKB                | 0        | 20            | 0                  
| Use of IOCKMUX_TEST         | 0        | 5             | 0                  
| Use of IOLHR                | 37       | 250           | 15                 
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 10            | 0                  
| Use of MRCKMUX_TEST         | 0        | 5             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 5             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 10            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 5             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 5             | 0                  
| Use of PPLL                 | 0        | 5             | 0                  
| Use of PREGMUXC_TEST        | 0        | 3             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 5             | 0                  
| Use of RCKB                 | 0        | 20            | 0                  
| Use of RCKMUX_TEST          | 0        | 5             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 10            | 0                  
| Use of SFB                  | 0        | 1375          | 0                  
| Use of TSERDES              | 0        | 40            | 0                  
| Use of USCM                 | 1        | 32            | 4                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:03s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing. (CPU time elapsed 0h:00m:13s)
Action pnr: Real time elapsed is 0h:0m:25s
Action pnr: CPU time elapsed is 0h:0m:12s
Action pnr: Process CPU time elapsed is 0h:0m:14s
Current time: Sat Sep 28 10:36:28 2024
Action pnr: Peak memory pool usage is 890 MB
