************************************************************************
* auCdl Netlist:
* 
* Library Name:  ETROC2_TDCWrap
* Top Cell Name: ETROC2_TDC
* View Name:     schematic
* Netlisted on:  Apr 21 22:14:20 2022
************************************************************************

.INCLUDE  /usr/local/TSMC65nm/V1.7A_1/1p9m6x1z1u/tsmcN65/../PVS_QRC/lvs/source.added
*.EQUATION
*.SCALE METER
*.MEGA
.PARAM



************************************************************************
* Library Name: ETROC1_TDC1
* Cell Name:    ABuf_momMOSCap
* View Name:    schematic
************************************************************************

.SUBCKT ABuf_momMOSCap vHigh vLow
*.PININFO vHigh:B vLow:B
MM0 vLow vHigh vLow vLow nch_25 l=500n w=510.0n m=32
MM1 vLow vHigh vLow vLow nch_25 l=280.0n w=510.0n m=16
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1
* Cell Name:    CKBD2_LVT_ELT
* View Name:    schematic
************************************************************************

.SUBCKT CKBD2_LVT_ELT I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MM2_ELT Z net11 VDD VDD pch_lvt l=60n w=3.74u m=1
MM14_ELT Z net11 VDD VDD pch_lvt l=60n w=3.74u m=1
MM13_ELT net11 I VDD VDD pch_lvt l=60n w=3.74u m=1
MM1_ELT Z net11 VSS VSS nch_lvt l=60n w=1.42u m=1
MM15_ELT Z net11 VSS VSS nch_lvt l=60n w=1.42u m=1
MM12_ELT net11 I VSS VSS nch_lvt l=60n w=1.42u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1
* Cell Name:    TIEH_LVT_ELT
* View Name:    schematic
************************************************************************

.SUBCKT TIEH_LVT_ELT VDD VSS ZN
*.PININFO ZN:O VDD:B VSS:B
MM1_ELT ZN net5 VDD VDD pch_lvt l=60n w=3.74u m=1
MM0_ELT net5 net5 VSS VSS nch_lvt l=60n w=1.42u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1
* Cell Name:    DFCNQD1_LVT_ELT_1P42_Nonet
* View Name:    schematic
************************************************************************

.SUBCKT DFCNQD1_LVT_ELT_1P42_Nonet CDN CP D Q VDD VSS
*.PININFO CDN:I CP:I D:I Q:O VDD:B VSS:B
MM6 net68 CPNN net299 VSS nch_lvt l=60n w=1.42u m=1
MM7_ELT net5 net67 VSS VSS nch_lvt l=60n w=1.42u m=1
MM13_ELT net25 CDN VSS VSS nch_lvt l=60n w=1.42u m=1
MM12_ELT net29 net5 net25 VSS nch_lvt l=60n w=1.42u m=1
MM0 net200 CDN VSS VSS nch_lvt l=60n w=1.42u m=1
MM11_ELT net67 CPN net29 VSS nch_lvt l=60n w=1.42u m=1
MM4 net299 Q net255 VSS nch_lvt l=60n w=1.42u m=1
MM5 net68 CPN net177 VSS nch_lvt l=60n w=1.42u m=1
MM2 Q net68 VSS VSS nch_lvt l=60n w=1.42u m=1
MM16_ELT net67 CPNN net17 VSS nch_lvt l=60n w=1.42u m=1
MM29_ELT CPNN CP VSS VSS nch_lvt l=60n w=1.42u m=1
MM0_ELT CPN CPNN VSS VSS nch_lvt l=60n w=1.42u m=1
MM17_ELT net17 D net20 VSS nch_lvt l=60n w=1.42u m=1
MM18_ELT net20 CDN VSS VSS nch_lvt l=60n w=1.42u m=1
MM1 net255 CDN VSS VSS nch_lvt l=60n w=1.42u m=1
MM3 net177 net5 net200 VSS nch_lvt l=60n w=1.42u m=1
MM12 net722 Q VDD VDD pch_lvt l=60n w=1.42u m=1
MM11 net68 CDN VDD VDD pch_lvt l=60n w=1.42u m=1
MM10 net499 net5 VDD VDD pch_lvt l=60n w=1.42u m=1
MM9 Q net68 VDD VDD pch_lvt l=60n w=3.74u m=1
MM1_ELT CPN CPNN VDD VDD pch_lvt l=60n w=3.74u m=1
MM28_ELT CPNN CP VDD VDD pch_lvt l=60n w=3.74u m=1
MM15_ELT net67 CPN net49 VDD pch_lvt l=60n w=1.42u m=1
MM6_ELT net5 net67 VDD VDD pch_lvt l=60n w=1.42u m=1
MM8_ELT net67 CDN VDD VDD pch_lvt l=60n w=1.42u m=1
MM9_ELT net72 net5 VDD VDD pch_lvt l=60n w=1.42u m=1
MM8 net68 CPN net722 VDD pch_lvt l=60n w=1.42u m=1
MM7 net68 CPNN net499 VDD pch_lvt l=60n w=1.42u m=1
MM10_ELT net67 CPNN net72 VDD pch_lvt l=60n w=1.42u m=1
MM14_ELT net49 D VDD VDD pch_lvt l=60n w=1.42u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1
* Cell Name:    TOA_Latch_31Tap
* View Name:    schematic
************************************************************************

.SUBCKT TOA_Latch_31Tap CA31_Bar_Din<0> CA31_Bar_Din<1> CA31_Bar_Din<2> 
+ CA31_Bar_Dout<0> CA31_Bar_Dout<1> CA31_Bar_Dout<2> CA31_Din<0> CA31_Din<1> 
+ CA31_Din<2> CA31_Dout<0> CA31_Dout<1> CA31_Dout<2> TOA_Din<0> TOA_Din<1> 
+ TOA_Din<2> TOA_Din<3> TOA_Din<4> TOA_Din<5> TOA_Din<6> TOA_Din<7> TOA_Din<8> 
+ TOA_Din<9> TOA_Din<10> TOA_Din<11> TOA_Din<12> TOA_Din<13> TOA_Din<14> 
+ TOA_Din<15> TOA_Din<16> TOA_Din<17> TOA_Din<18> TOA_Din<19> TOA_Din<20> 
+ TOA_Din<21> TOA_Din<22> TOA_Din<23> TOA_Din<24> TOA_Din<25> TOA_Din<26> 
+ TOA_Din<27> TOA_Din<28> TOA_Din<29> TOA_Din<30> TOA_Din<31> TOA_Din<32> 
+ TOA_Din<33> TOA_Din<34> TOA_Din<35> TOA_Din<36> TOA_Din<37> TOA_Din<38> 
+ TOA_Din<39> TOA_Din<40> TOA_Din<41> TOA_Din<42> TOA_Din<43> TOA_Din<44> 
+ TOA_Din<45> TOA_Din<46> TOA_Din<47> TOA_Din<48> TOA_Din<49> TOA_Din<50> 
+ TOA_Din<51> TOA_Din<52> TOA_Din<53> TOA_Din<54> TOA_Din<55> TOA_Din<56> 
+ TOA_Din<57> TOA_Din<58> TOA_Din<59> TOA_Din<60> TOA_Din<61> TOA_Din<62> 
+ TOA_Dout<0> TOA_Dout<1> TOA_Dout<2> TOA_Dout<3> TOA_Dout<4> TOA_Dout<5> 
+ TOA_Dout<6> TOA_Dout<7> TOA_Dout<8> TOA_Dout<9> TOA_Dout<10> TOA_Dout<11> 
+ TOA_Dout<12> TOA_Dout<13> TOA_Dout<14> TOA_Dout<15> TOA_Dout<16> 
+ TOA_Dout<17> TOA_Dout<18> TOA_Dout<19> TOA_Dout<20> TOA_Dout<21> 
+ TOA_Dout<22> TOA_Dout<23> TOA_Dout<24> TOA_Dout<25> TOA_Dout<26> 
+ TOA_Dout<27> TOA_Dout<28> TOA_Dout<29> TOA_Dout<30> TOA_Dout<31> 
+ TOA_Dout<32> TOA_Dout<33> TOA_Dout<34> TOA_Dout<35> TOA_Dout<36> 
+ TOA_Dout<37> TOA_Dout<38> TOA_Dout<39> TOA_Dout<40> TOA_Dout<41> 
+ TOA_Dout<42> TOA_Dout<43> TOA_Dout<44> TOA_Dout<45> TOA_Dout<46> 
+ TOA_Dout<47> TOA_Dout<48> TOA_Dout<49> TOA_Dout<50> TOA_Dout<51> 
+ TOA_Dout<52> TOA_Dout<53> TOA_Dout<54> TOA_Dout<55> TOA_Dout<56> 
+ TOA_Dout<57> TOA_Dout<58> TOA_Dout<59> TOA_Dout<60> TOA_Dout<61> 
+ TOA_Dout<62> TOA_LCK vdd vss
*.PININFO CA31_Bar_Din<0>:I CA31_Bar_Din<1>:I CA31_Bar_Din<2>:I CA31_Din<0>:I 
*.PININFO CA31_Din<1>:I CA31_Din<2>:I TOA_Din<0>:I TOA_Din<1>:I TOA_Din<2>:I 
*.PININFO TOA_Din<3>:I TOA_Din<4>:I TOA_Din<5>:I TOA_Din<6>:I TOA_Din<7>:I 
*.PININFO TOA_Din<8>:I TOA_Din<9>:I TOA_Din<10>:I TOA_Din<11>:I TOA_Din<12>:I 
*.PININFO TOA_Din<13>:I TOA_Din<14>:I TOA_Din<15>:I TOA_Din<16>:I 
*.PININFO TOA_Din<17>:I TOA_Din<18>:I TOA_Din<19>:I TOA_Din<20>:I 
*.PININFO TOA_Din<21>:I TOA_Din<22>:I TOA_Din<23>:I TOA_Din<24>:I 
*.PININFO TOA_Din<25>:I TOA_Din<26>:I TOA_Din<27>:I TOA_Din<28>:I 
*.PININFO TOA_Din<29>:I TOA_Din<30>:I TOA_Din<31>:I TOA_Din<32>:I 
*.PININFO TOA_Din<33>:I TOA_Din<34>:I TOA_Din<35>:I TOA_Din<36>:I 
*.PININFO TOA_Din<37>:I TOA_Din<38>:I TOA_Din<39>:I TOA_Din<40>:I 
*.PININFO TOA_Din<41>:I TOA_Din<42>:I TOA_Din<43>:I TOA_Din<44>:I 
*.PININFO TOA_Din<45>:I TOA_Din<46>:I TOA_Din<47>:I TOA_Din<48>:I 
*.PININFO TOA_Din<49>:I TOA_Din<50>:I TOA_Din<51>:I TOA_Din<52>:I 
*.PININFO TOA_Din<53>:I TOA_Din<54>:I TOA_Din<55>:I TOA_Din<56>:I 
*.PININFO TOA_Din<57>:I TOA_Din<58>:I TOA_Din<59>:I TOA_Din<60>:I 
*.PININFO TOA_Din<61>:I TOA_Din<62>:I TOA_LCK:I CA31_Bar_Dout<0>:O 
*.PININFO CA31_Bar_Dout<1>:O CA31_Bar_Dout<2>:O CA31_Dout<0>:O CA31_Dout<1>:O 
*.PININFO CA31_Dout<2>:O TOA_Dout<0>:O TOA_Dout<1>:O TOA_Dout<2>:O 
*.PININFO TOA_Dout<3>:O TOA_Dout<4>:O TOA_Dout<5>:O TOA_Dout<6>:O 
*.PININFO TOA_Dout<7>:O TOA_Dout<8>:O TOA_Dout<9>:O TOA_Dout<10>:O 
*.PININFO TOA_Dout<11>:O TOA_Dout<12>:O TOA_Dout<13>:O TOA_Dout<14>:O 
*.PININFO TOA_Dout<15>:O TOA_Dout<16>:O TOA_Dout<17>:O TOA_Dout<18>:O 
*.PININFO TOA_Dout<19>:O TOA_Dout<20>:O TOA_Dout<21>:O TOA_Dout<22>:O 
*.PININFO TOA_Dout<23>:O TOA_Dout<24>:O TOA_Dout<25>:O TOA_Dout<26>:O 
*.PININFO TOA_Dout<27>:O TOA_Dout<28>:O TOA_Dout<29>:O TOA_Dout<30>:O 
*.PININFO TOA_Dout<31>:O TOA_Dout<32>:O TOA_Dout<33>:O TOA_Dout<34>:O 
*.PININFO TOA_Dout<35>:O TOA_Dout<36>:O TOA_Dout<37>:O TOA_Dout<38>:O 
*.PININFO TOA_Dout<39>:O TOA_Dout<40>:O TOA_Dout<41>:O TOA_Dout<42>:O 
*.PININFO TOA_Dout<43>:O TOA_Dout<44>:O TOA_Dout<45>:O TOA_Dout<46>:O 
*.PININFO TOA_Dout<47>:O TOA_Dout<48>:O TOA_Dout<49>:O TOA_Dout<50>:O 
*.PININFO TOA_Dout<51>:O TOA_Dout<52>:O TOA_Dout<53>:O TOA_Dout<54>:O 
*.PININFO TOA_Dout<55>:O TOA_Dout<56>:O TOA_Dout<57>:O TOA_Dout<58>:O 
*.PININFO TOA_Dout<59>:O TOA_Dout<60>:O TOA_Dout<61>:O TOA_Dout<62>:O vdd:B 
*.PININFO vss:B
XI3 TOA_LCK vdd vss net1 / CKBD2_LVT_ELT
XI2<0> net1 vdd vss TOA_LCK1<0> / CKBD2_LVT_ELT
XI2<1> net1 vdd vss TOA_LCK1<1> / CKBD2_LVT_ELT
XI5 vdd vss VHigh2 / TIEH_LVT_ELT
XI4 vdd vss VHigh1 / TIEH_LVT_ELT
XI6<0> VHigh1 TOA_LCK1<0> CA31_Bar_Din<0> CA31_Bar_Dout<0> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI6<1> VHigh1 TOA_LCK1<0> CA31_Bar_Din<1> CA31_Bar_Dout<1> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI6<2> VHigh1 TOA_LCK1<0> CA31_Bar_Din<2> CA31_Bar_Dout<2> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<0> VHigh1 TOA_LCK1<0> TOA_Din<0> TOA_Dout<0> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<1> VHigh1 TOA_LCK1<0> TOA_Din<1> TOA_Dout<1> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<2> VHigh1 TOA_LCK1<0> TOA_Din<2> TOA_Dout<2> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<3> VHigh1 TOA_LCK1<0> TOA_Din<3> TOA_Dout<3> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<4> VHigh1 TOA_LCK1<0> TOA_Din<4> TOA_Dout<4> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<5> VHigh1 TOA_LCK1<0> TOA_Din<5> TOA_Dout<5> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<6> VHigh1 TOA_LCK1<0> TOA_Din<6> TOA_Dout<6> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<7> VHigh1 TOA_LCK1<0> TOA_Din<7> TOA_Dout<7> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<8> VHigh1 TOA_LCK1<0> TOA_Din<8> TOA_Dout<8> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<9> VHigh1 TOA_LCK1<0> TOA_Din<9> TOA_Dout<9> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<10> VHigh1 TOA_LCK1<0> TOA_Din<10> TOA_Dout<10> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<11> VHigh1 TOA_LCK1<0> TOA_Din<11> TOA_Dout<11> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<12> VHigh1 TOA_LCK1<0> TOA_Din<12> TOA_Dout<12> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<13> VHigh1 TOA_LCK1<0> TOA_Din<13> TOA_Dout<13> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<14> VHigh1 TOA_LCK1<0> TOA_Din<14> TOA_Dout<14> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<15> VHigh1 TOA_LCK1<0> TOA_Din<15> TOA_Dout<15> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<16> VHigh1 TOA_LCK1<0> TOA_Din<16> TOA_Dout<16> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<17> VHigh1 TOA_LCK1<0> TOA_Din<17> TOA_Dout<17> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<18> VHigh1 TOA_LCK1<0> TOA_Din<18> TOA_Dout<18> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<19> VHigh1 TOA_LCK1<0> TOA_Din<19> TOA_Dout<19> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<20> VHigh1 TOA_LCK1<0> TOA_Din<20> TOA_Dout<20> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<21> VHigh1 TOA_LCK1<0> TOA_Din<21> TOA_Dout<21> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<22> VHigh1 TOA_LCK1<0> TOA_Din<22> TOA_Dout<22> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<23> VHigh1 TOA_LCK1<0> TOA_Din<23> TOA_Dout<23> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<24> VHigh1 TOA_LCK1<0> TOA_Din<24> TOA_Dout<24> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<25> VHigh1 TOA_LCK1<0> TOA_Din<25> TOA_Dout<25> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<26> VHigh1 TOA_LCK1<0> TOA_Din<26> TOA_Dout<26> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<27> VHigh1 TOA_LCK1<0> TOA_Din<27> TOA_Dout<27> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<28> VHigh1 TOA_LCK1<0> TOA_Din<28> TOA_Dout<28> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<29> VHigh1 TOA_LCK1<0> TOA_Din<29> TOA_Dout<29> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<30> VHigh1 TOA_LCK1<0> TOA_Din<30> TOA_Dout<30> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI0<31> VHigh1 TOA_LCK1<0> TOA_Din<31> TOA_Dout<31> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI7<0> VHigh1 TOA_LCK1<0> CA31_Din<0> CA31_Dout<0> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI7<1> VHigh1 TOA_LCK1<0> CA31_Din<1> CA31_Dout<1> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI7<2> VHigh1 TOA_LCK1<0> CA31_Din<2> CA31_Dout<2> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<0> VHigh2 TOA_LCK1<1> TOA_Din<32> TOA_Dout<32> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<1> VHigh2 TOA_LCK1<1> TOA_Din<33> TOA_Dout<33> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<2> VHigh2 TOA_LCK1<1> TOA_Din<34> TOA_Dout<34> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<3> VHigh2 TOA_LCK1<1> TOA_Din<35> TOA_Dout<35> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<4> VHigh2 TOA_LCK1<1> TOA_Din<36> TOA_Dout<36> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<5> VHigh2 TOA_LCK1<1> TOA_Din<37> TOA_Dout<37> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<6> VHigh2 TOA_LCK1<1> TOA_Din<38> TOA_Dout<38> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<7> VHigh2 TOA_LCK1<1> TOA_Din<39> TOA_Dout<39> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<8> VHigh2 TOA_LCK1<1> TOA_Din<40> TOA_Dout<40> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<9> VHigh2 TOA_LCK1<1> TOA_Din<41> TOA_Dout<41> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<10> VHigh2 TOA_LCK1<1> TOA_Din<42> TOA_Dout<42> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<11> VHigh2 TOA_LCK1<1> TOA_Din<43> TOA_Dout<43> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<12> VHigh2 TOA_LCK1<1> TOA_Din<44> TOA_Dout<44> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<13> VHigh2 TOA_LCK1<1> TOA_Din<45> TOA_Dout<45> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<14> VHigh2 TOA_LCK1<1> TOA_Din<46> TOA_Dout<46> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<15> VHigh2 TOA_LCK1<1> TOA_Din<47> TOA_Dout<47> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<16> VHigh2 TOA_LCK1<1> TOA_Din<48> TOA_Dout<48> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<17> VHigh2 TOA_LCK1<1> TOA_Din<49> TOA_Dout<49> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<18> VHigh2 TOA_LCK1<1> TOA_Din<50> TOA_Dout<50> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<19> VHigh2 TOA_LCK1<1> TOA_Din<51> TOA_Dout<51> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<20> VHigh2 TOA_LCK1<1> TOA_Din<52> TOA_Dout<52> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<21> VHigh2 TOA_LCK1<1> TOA_Din<53> TOA_Dout<53> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<22> VHigh2 TOA_LCK1<1> TOA_Din<54> TOA_Dout<54> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<23> VHigh2 TOA_LCK1<1> TOA_Din<55> TOA_Dout<55> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<24> VHigh2 TOA_LCK1<1> TOA_Din<56> TOA_Dout<56> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<25> VHigh2 TOA_LCK1<1> TOA_Din<57> TOA_Dout<57> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<26> VHigh2 TOA_LCK1<1> TOA_Din<58> TOA_Dout<58> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<27> VHigh2 TOA_LCK1<1> TOA_Din<59> TOA_Dout<59> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<28> VHigh2 TOA_LCK1<1> TOA_Din<60> TOA_Dout<60> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<29> VHigh2 TOA_LCK1<1> TOA_Din<61> TOA_Dout<61> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
XI1<30> VHigh2 TOA_LCK1<1> TOA_Din<62> TOA_Dout<62> vdd vss / 
+ DFCNQD1_LVT_ELT_1P42_Nonet
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1
* Cell Name:    INVD1_LVT_ELT
* View Name:    schematic
************************************************************************

.SUBCKT INVD1_LVT_ELT I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MM1_ELT ZN I VDD VDD pch_lvt l=60n w=3.74u m=1
MM0_ELT ZN I VSS VSS nch_lvt l=60n w=1.42u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1
* Cell Name:    DFCNQD1_LVT_ELT_Nonet_20190226
* View Name:    schematic
************************************************************************

.SUBCKT DFCNQD1_LVT_ELT_Nonet_20190226 CDN CP D Q VDD VSS
*.PININFO CDN:I CP:I D:I Q:O VDD:B VSS:B
MM12 net722 Q VDD VDD pch_lvt l=60n w=1.42u m=1
MM11 net68 CDN VDD VDD pch_lvt l=60n w=1.42u m=1
MM10 net499 net5 VDD VDD pch_lvt l=60n w=1.42u m=1
MM9 Q net68 VDD VDD pch_lvt l=60n w=3.74u m=1
MM1_ELT CPN CPNN VDD VDD pch_lvt l=60n w=3.74u m=1
MM28_ELT CPNN CP VDD VDD pch_lvt l=60n w=3.74u m=1
MM15_ELT net67 CPN net49 VDD pch_lvt l=60n w=1.42u m=1
MM6_ELT net5 net67 VDD VDD pch_lvt l=60n w=1.42u m=1
MM8_ELT net67 CDN VDD VDD pch_lvt l=60n w=1.42u m=1
MM9_ELT net72 net5 VDD VDD pch_lvt l=60n w=1.42u m=1
MM8 net68 CPN net722 VDD pch_lvt l=60n w=1.42u m=1
MM7 net68 CPNN net499 VDD pch_lvt l=60n w=1.42u m=1
MM10_ELT net67 CPNN net72 VDD pch_lvt l=60n w=1.42u m=1
MM14_ELT net49 D VDD VDD pch_lvt l=60n w=1.42u m=1
MM6 net68 CPNN net299 VSS nch_lvt l=60n w=1.42u m=1
MM7_ELT net5 net67 VSS VSS nch_lvt l=60n w=1.42u m=1
MM13_ELT net25 CDN VSS VSS nch_lvt l=60n w=1.42u m=1
MM12_ELT net29 net5 net25 VSS nch_lvt l=60n w=1.42u m=1
MM0 net200 CDN VSS VSS nch_lvt l=60n w=1.42u m=1
MM11_ELT net67 CPN net29 VSS nch_lvt l=60n w=1.42u m=1
MM4 net299 Q net255 VSS nch_lvt l=60n w=1.42u m=1
MM5 net68 CPN net177 VSS nch_lvt l=60n w=1.42u m=1
MM2 Q net68 VSS VSS nch_lvt l=60n w=1.42u m=1
MM16_ELT net67 CPNN net17 VSS nch_lvt l=60n w=1.42u m=1
MM29_ELT CPNN CP VSS VSS nch_lvt l=60n w=1.42u m=1
MM0_ELT CPN CPNN VSS VSS nch_lvt l=60n w=1.42u m=1
MM17_ELT net17 D net20 VSS nch_lvt l=60n w=1.42u m=1
MM18_ELT net20 CDN VSS VSS nch_lvt l=60n w=1.42u m=1
MM1 net255 CDN VSS VSS nch_lvt l=60n w=1.42u m=1
MM3 net177 net5 net200 VSS nch_lvt l=60n w=1.42u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1
* Cell Name:    Ripple_Counter_WithBuffer
* View Name:    schematic
************************************************************************

.SUBCKT Ripple_Counter_WithBuffer CA<0> CA<1> CA<2> CT<0> CT<1> CT<2> Qin 
+ TOARST_N TOA_CK TOTRST_N TOT_CK cnt<0> cnt<1> cnt<2> vdd vss
*.PININFO Qin:I TOARST_N:I TOA_CK:I TOTRST_N:I TOT_CK:I CA<0>:O CA<1>:O 
*.PININFO CA<2>:O CT<0>:O CT<1>:O CT<2>:O cnt<0>:O cnt<1>:O cnt<2>:O vdd:B 
*.PININFO vss:B
XI10 cnt<2> vdd vss net24 / INVD1_LVT_ELT
XI5 cnt<0> vdd vss net20 / INVD1_LVT_ELT
XI9 cnt<1> vdd vss net23 / INVD1_LVT_ELT
XI17 TOTRST_N TOT_CK cnt<0> CT<0> vdd vss / DFCNQD1_LVT_ELT_Nonet_20190226
XI16 TOTRST_N TOT_CK cnt<1> CT<1> vdd vss / DFCNQD1_LVT_ELT_Nonet_20190226
XI15 TOTRST_N TOT_CK cnt<2> CT<2> vdd vss / DFCNQD1_LVT_ELT_Nonet_20190226
XI14 TOARST_N TOA_CK cnt<2> CA<2> vdd vss / DFCNQD1_LVT_ELT_Nonet_20190226
XI13 TOARST_N TOA_CK cnt<1> CA<1> vdd vss / DFCNQD1_LVT_ELT_Nonet_20190226
XI12 TOARST_N TOA_CK cnt<0> CA<0> vdd vss / DFCNQD1_LVT_ELT_Nonet_20190226
XI11 TOTRST_N net23 net24 cnt<2> vdd vss / DFCNQD1_LVT_ELT_Nonet_20190226
XI8 TOTRST_N net20 net23 cnt<1> vdd vss / DFCNQD1_LVT_ELT_Nonet_20190226
XI3 TOTRST_N Qin net20 cnt<0> vdd vss / DFCNQD1_LVT_ELT_Nonet_20190226
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1
* Cell Name:    DFCNQD1_LVT_ELT_1P42
* View Name:    schematic
************************************************************************

.SUBCKT DFCNQD1_LVT_ELT_1P42 CDN CP CPN D Q VDD VSS
*.PININFO CDN:I CP:I D:I CPN:O Q:O VDD:B VSS:B
MM6 net68 CPNN net299 VSS nch_lvt l=60n w=1.42u m=1
MM7_ELT net5 net67 VSS VSS nch_lvt l=60n w=1.42u m=1
MM13_ELT net25 CDN VSS VSS nch_lvt l=60n w=1.42u m=1
MM12_ELT net29 net5 net25 VSS nch_lvt l=60n w=1.42u m=1
MM0 net200 CDN VSS VSS nch_lvt l=60n w=1.42u m=1
MM11_ELT net67 CPN net29 VSS nch_lvt l=60n w=1.42u m=1
MM4 net299 Q net255 VSS nch_lvt l=60n w=1.42u m=1
MM5 net68 CPN net177 VSS nch_lvt l=60n w=1.42u m=1
MM2 Q net68 VSS VSS nch_lvt l=60n w=1.42u m=1
MM16_ELT net67 CPNN net17 VSS nch_lvt l=60n w=1.42u m=1
MM29_ELT CPNN CP VSS VSS nch_lvt l=60n w=1.42u m=1
MM0_ELT CPN CPNN VSS VSS nch_lvt l=60n w=1.42u m=1
MM17_ELT net17 D net20 VSS nch_lvt l=60n w=1.42u m=1
MM18_ELT net20 CDN VSS VSS nch_lvt l=60n w=1.42u m=1
MM1 net255 CDN VSS VSS nch_lvt l=60n w=1.42u m=1
MM3 net177 net5 net200 VSS nch_lvt l=60n w=1.42u m=1
MM12 net722 Q VDD VDD pch_lvt l=60n w=1.42u m=1
MM11 net68 CDN VDD VDD pch_lvt l=60n w=1.42u m=1
MM10 net499 net5 VDD VDD pch_lvt l=60n w=1.42u m=1
MM9 Q net68 VDD VDD pch_lvt l=60n w=3.74u m=1
MM1_ELT CPN CPNN VDD VDD pch_lvt l=60n w=3.74u m=1
MM28_ELT CPNN CP VDD VDD pch_lvt l=60n w=3.74u m=1
MM15_ELT net67 CPN net49 VDD pch_lvt l=60n w=1.42u m=1
MM6_ELT net5 net67 VDD VDD pch_lvt l=60n w=1.42u m=1
MM8_ELT net67 CDN VDD VDD pch_lvt l=60n w=1.42u m=1
MM9_ELT net72 net5 VDD VDD pch_lvt l=60n w=1.42u m=1
MM8 net68 CPN net722 VDD pch_lvt l=60n w=1.42u m=1
MM7 net68 CPNN net499 VDD pch_lvt l=60n w=1.42u m=1
MM10_ELT net67 CPNN net72 VDD pch_lvt l=60n w=1.42u m=1
MM14_ELT net49 D VDD VDD pch_lvt l=60n w=1.42u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1
* Cell Name:    ND2D1_LVT_ELT_DelayCell_3P74
* View Name:    schematic
************************************************************************

.SUBCKT ND2D1_LVT_ELT_DelayCell_3P74 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MM18 net016 A2 VSS VSS nch_lvt l=60n w=1.42u m=1
MM19 net016 A2 VSS VSS nch_lvt l=60n w=1.42u m=1
MM17 ZN A1 net016 VSS nch_lvt l=60n w=1.42u m=1
MM20 net016 A2 VSS VSS nch_lvt l=60n w=1.42u m=1
MM21 net016 A2 VSS VSS nch_lvt l=60n w=1.42u m=1
MM1_ELT net016 A2 VSS VSS nch_lvt l=60n w=1.42u m=1
MM22 net016 A2 VSS VSS nch_lvt l=60n w=1.42u m=1
MM23 net016 A2 VSS VSS nch_lvt l=60n w=1.42u m=1
MM2_ELT ZN A1 net016 VSS nch_lvt l=60n w=1.42u m=1
MM11_ELT ZN A2 VDD VDD pch_lvt l=60n w=1.42u m=1
MM10_ELT ZN A1 VDD VDD pch_lvt l=60n w=3.74u m=1
MM25 ZN A1 VDD VDD pch_lvt l=60n w=3.74u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1
* Cell Name:    LHCNQD1_LVT_ELT
* View Name:    schematic
************************************************************************

.SUBCKT LHCNQD1_LVT_ELT CDN D E Q VDD VSS
*.PININFO CDN:I D:I E:I Q:O VDD:B VSS:B
MM14_ELT net49 D VDD VDD pch_lvt l=60n w=1.42u m=1
MM15_ELT net67 EN net49 VDD pch_lvt l=60n w=1.42u m=1
MM8_ELT net67 CDN VDD VDD pch_lvt l=60n w=1.42u m=1
MM9_ELT net72 Q VDD VDD pch_lvt l=60n w=1.42u m=1
MM10_ELT net67 ENN net72 VDD pch_lvt l=60n w=1.42u m=1
MM1_ELT EN E VDD VDD pch_lvt l=60n w=3.74u m=1
MM6_ELT Q net67 VDD VDD pch_lvt l=60n w=3.74u m=1
MM28_ELT ENN EN VDD VDD pch_lvt l=60n w=3.74u m=1
MM18_ELT net20 CDN VSS VSS nch_lvt l=60n w=1.42u m=1
MM16_ELT net67 ENN net17 VSS nch_lvt l=60n w=1.42u m=1
MM17_ELT net17 D net20 VSS nch_lvt l=60n w=1.42u m=1
MM11_ELT net67 EN net29 VSS nch_lvt l=60n w=1.42u m=1
MM13_ELT net25 CDN VSS VSS nch_lvt l=60n w=1.42u m=1
MM12_ELT net29 Q net25 VSS nch_lvt l=60n w=1.42u m=1
MM29_ELT ENN EN VSS VSS nch_lvt l=60n w=1.42u m=1
MM0_ELT EN E VSS VSS nch_lvt l=60n w=1.42u m=1
MM7_ELT Q net67 VSS VSS nch_lvt l=60n w=1.42u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1
* Cell Name:    Single_Delay_Cell_NAND_3P74_DFF_1P42_LATCH
* View Name:    schematic
************************************************************************

.SUBCKT Single_Delay_Cell_NAND_3P74_DFF_1P42_LATCH A1 A2 CPN EN TOARST_N 
+ TOA_CK TOA_OUT TOTRST_N TOT_OUT ZN vdd vss
*.PININFO A1:I A2:I EN:I TOARST_N:I TOA_CK:I TOTRST_N:I CPN:O TOA_OUT:O 
*.PININFO TOT_OUT:O ZN:O vdd:B vss:B
XI8 TOARST_N TOA_CK CPN ZN TOA_OUT vdd vss / DFCNQD1_LVT_ELT_1P42
XI0 A1 A2 vdd vss ZN / ND2D1_LVT_ELT_DelayCell_3P74
XI21 TOTRST_N ZN EN TOT_OUT vdd vss / LHCNQD1_LVT_ELT
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1
* Cell Name:    Single_Delay_Cell_NAND_3P74_DFF_1P42
* View Name:    schematic
************************************************************************

.SUBCKT Single_Delay_Cell_NAND_3P74_DFF_1P42 A1 A2 CPN TOARST_N TOA_CK TOA_OUT 
+ TOTRST_N TOT_CK TOT_D TOT_OUT ZN vdd vss
*.PININFO A1:I A2:I TOARST_N:I TOA_CK:I TOTRST_N:I TOT_CK:I TOT_D:I CPN:O 
*.PININFO TOA_OUT:O TOT_OUT:O ZN:O vdd:B vss:B
XI0 A1 A2 vdd vss ZN / ND2D1_LVT_ELT_DelayCell_3P74
XI8 TOARST_N TOA_CK CPN ZN TOA_OUT vdd vss / DFCNQD1_LVT_ELT_1P42
XI9 TOTRST_N TOT_CK net67 TOT_D TOT_OUT vdd vss / DFCNQD1_LVT_ELT_1P42
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1
* Cell Name:    INVD2_LVT_ELT
* View Name:    schematic
************************************************************************

.SUBCKT INVD2_LVT_ELT I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MM0_ELT ZN I VSS VSS nch_lvt l=60n w=1.42u m=1
MM3_ELT ZN I VSS VSS nch_lvt l=60n w=1.42u m=1
MM2_ELT ZN I VDD VDD pch_lvt l=60n w=3.74u m=1
MM1_ELT ZN I VDD VDD pch_lvt l=60n w=3.74u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1
* Cell Name:    INVD4_LVT_ELT
* View Name:    schematic
************************************************************************

.SUBCKT INVD4_LVT_ELT I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MM3_ELT ZN I VSS VSS nch_lvt l=60n w=1.42u m=1
MM2_ELT ZN I VSS VSS nch_lvt l=60n w=1.42u m=1
MM0_ELT ZN I VSS VSS nch_lvt l=60n w=1.42u m=1
MM7_ELT ZN I VSS VSS nch_lvt l=60n w=1.42u m=1
MM5_ELT ZN I VDD VDD pch_lvt l=60n w=3.74u m=1
MM4_ELT ZN I VDD VDD pch_lvt l=60n w=3.74u m=1
MM6_ELT ZN I VDD VDD pch_lvt l=60n w=3.74u m=1
MM1_ELT ZN I VDD VDD pch_lvt l=60n w=3.74u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1
* Cell Name:    CKBD4_LVT_ELT
* View Name:    schematic
************************************************************************

.SUBCKT CKBD4_LVT_ELT I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MM7_ELT net11 I VSS VSS nch_lvt l=60n w=1.42u m=1
MM5_ELT Z net11 VSS VSS nch_lvt l=60n w=1.42u m=1
MM4_ELT Z net11 VSS VSS nch_lvt l=60n w=1.42u m=1
MM1_ELT Z net11 VSS VSS nch_lvt l=60n w=1.42u m=1
MM15_ELT Z net11 VSS VSS nch_lvt l=60n w=1.42u m=1
MM12_ELT net11 I VSS VSS nch_lvt l=60n w=1.42u m=1
MM8_ELT net11 I VDD VDD pch_lvt l=60n w=3.74u m=1
MM6_ELT Z net11 VDD VDD pch_lvt l=60n w=3.74u m=1
MM2_ELT Z net11 VDD VDD pch_lvt l=60n w=3.74u m=1
MM3_ELT Z net11 VDD VDD pch_lvt l=60n w=3.74u m=1
MM14_ELT Z net11 VDD VDD pch_lvt l=60n w=3.74u m=1
MM13_ELT net11 I VDD VDD pch_lvt l=60n w=3.74u m=1
.ENDS

************************************************************************
* Library Name: ETROC2_TDCWrap
* Cell Name:    Delay_LIne_63Cells_NAND_3P74_DFF_1P42_31RC_TDecode
* View Name:    schematic
************************************************************************

.SUBCKT Delay_LIne_63Cells_NAND_3P74_DFF_1P42_31RC_TDecode CA31<0> CA31<1> 
+ CA31<2> CA31_Bar<0> CA31_Bar<1> CA31_Bar<2> CPN<0> CPN<1> CPN<2> CPN<3> 
+ CPN<4> CPN<5> CPN<6> CPN<7> CPN<8> CPN<9> CPN<10> CPN<11> CPN<12> CPN<13> 
+ CPN<14> CPN<15> CPN<16> CPN<17> CPN<18> CPN<19> CPN<20> CPN<21> CPN<22> 
+ CPN<23> CPN<24> CPN<25> CPN<26> CPN<27> CPN<28> CPN<29> CPN<30> CPN<31> 
+ CPN<32> CPN<33> CPN<34> CPN<35> CPN<36> CPN<37> CPN<38> CPN<39> CPN<40> 
+ CPN<41> CPN<42> CPN<43> CPN<44> CPN<45> CPN<46> CPN<47> CPN<48> CPN<49> 
+ CPN<50> CPN<51> CPN<52> CPN<53> CPN<54> CPN<55> CPN<56> CPN<57> CPN<58> 
+ CPN<59> CPN<60> CPN<61> CPN<62> CPN<63> CT31<0> CT31<1> CT31<2> CT31_Bar<0> 
+ CT31_Bar<1> CT31_Bar<2> OUT<0> OUT<1> OUT<2> OUT<3> OUT<4> OUT<5> OUT<6> 
+ OUT<7> OUT<8> OUT<9> OUT<10> OUT<11> OUT<12> OUT<13> OUT<14> OUT<15> OUT<16> 
+ OUT<17> OUT<18> OUT<19> OUT<20> OUT<21> OUT<22> OUT<23> OUT<24> OUT<25> 
+ OUT<26> OUT<27> OUT<28> OUT<29> OUT<30> OUT<31> OUT<32> OUT<33> OUT<34> 
+ OUT<35> OUT<36> OUT<37> OUT<38> OUT<39> OUT<40> OUT<41> OUT<42> OUT<43> 
+ OUT<44> OUT<45> OUT<46> OUT<47> OUT<48> OUT<49> OUT<50> OUT<51> OUT<52> 
+ OUT<53> OUT<54> OUT<55> OUT<56> OUT<57> OUT<58> OUT<59> OUT<60> OUT<61> 
+ OUT<62> Start TOARST_N TOA_CK TOA_OUT<0> TOA_OUT<1> TOA_OUT<2> TOA_OUT<3> 
+ TOA_OUT<4> TOA_OUT<5> TOA_OUT<6> TOA_OUT<7> TOA_OUT<8> TOA_OUT<9> 
+ TOA_OUT<10> TOA_OUT<11> TOA_OUT<12> TOA_OUT<13> TOA_OUT<14> TOA_OUT<15> 
+ TOA_OUT<16> TOA_OUT<17> TOA_OUT<18> TOA_OUT<19> TOA_OUT<20> TOA_OUT<21> 
+ TOA_OUT<22> TOA_OUT<23> TOA_OUT<24> TOA_OUT<25> TOA_OUT<26> TOA_OUT<27> 
+ TOA_OUT<28> TOA_OUT<29> TOA_OUT<30> TOA_OUT<31> TOA_OUT<32> TOA_OUT<33> 
+ TOA_OUT<34> TOA_OUT<35> TOA_OUT<36> TOA_OUT<37> TOA_OUT<38> TOA_OUT<39> 
+ TOA_OUT<40> TOA_OUT<41> TOA_OUT<42> TOA_OUT<43> TOA_OUT<44> TOA_OUT<45> 
+ TOA_OUT<46> TOA_OUT<47> TOA_OUT<48> TOA_OUT<49> TOA_OUT<50> TOA_OUT<51> 
+ TOA_OUT<52> TOA_OUT<53> TOA_OUT<54> TOA_OUT<55> TOA_OUT<56> TOA_OUT<57> 
+ TOA_OUT<58> TOA_OUT<59> TOA_OUT<60> TOA_OUT<61> TOA_OUT<62> TOTRST_N TOT_CK 
+ TOT_OUT<0> TOT_OUT<2> TOT_OUT<4> TOT_OUT<6> TOT_OUT<8> TOT_OUT<10> 
+ TOT_OUT<12> TOT_OUT<14> TOT_OUT<16> TOT_OUT<18> TOT_OUT<20> TOT_OUT<22> 
+ TOT_OUT<24> TOT_OUT<26> TOT_OUT<28> TOT_OUT<30> TOT_OUT<32> TOT_OUT<34> 
+ TOT_OUT<36> TOT_OUT<38> TOT_OUT<40> TOT_OUT<42> TOT_OUT<44> TOT_OUT<46> 
+ TOT_OUT<48> TOT_OUT<50> TOT_OUT<52> TOT_OUT<54> TOT_OUT<56> TOT_OUT<58> 
+ TOT_OUT<60> TOT_OUT<62> cnt31<0> cnt31<1> cnt31<2> cnt31_Bar<0> cnt31_Bar<1> 
+ cnt31_Bar<2> vdd vss
*.PININFO Start:I TOARST_N:I TOA_CK:I TOTRST_N:I TOT_CK:I CA31<0>:O CA31<1>:O 
*.PININFO CA31<2>:O CA31_Bar<0>:O CA31_Bar<1>:O CA31_Bar<2>:O CPN<0>:O 
*.PININFO CPN<1>:O CPN<2>:O CPN<3>:O CPN<4>:O CPN<5>:O CPN<6>:O CPN<7>:O 
*.PININFO CPN<8>:O CPN<9>:O CPN<10>:O CPN<11>:O CPN<12>:O CPN<13>:O CPN<14>:O 
*.PININFO CPN<15>:O CPN<16>:O CPN<17>:O CPN<18>:O CPN<19>:O CPN<20>:O 
*.PININFO CPN<21>:O CPN<22>:O CPN<23>:O CPN<24>:O CPN<25>:O CPN<26>:O 
*.PININFO CPN<27>:O CPN<28>:O CPN<29>:O CPN<30>:O CPN<31>:O CPN<32>:O 
*.PININFO CPN<33>:O CPN<34>:O CPN<35>:O CPN<36>:O CPN<37>:O CPN<38>:O 
*.PININFO CPN<39>:O CPN<40>:O CPN<41>:O CPN<42>:O CPN<43>:O CPN<44>:O 
*.PININFO CPN<45>:O CPN<46>:O CPN<47>:O CPN<48>:O CPN<49>:O CPN<50>:O 
*.PININFO CPN<51>:O CPN<52>:O CPN<53>:O CPN<54>:O CPN<55>:O CPN<56>:O 
*.PININFO CPN<57>:O CPN<58>:O CPN<59>:O CPN<60>:O CPN<61>:O CPN<62>:O 
*.PININFO CPN<63>:O CT31<0>:O CT31<1>:O CT31<2>:O CT31_Bar<0>:O CT31_Bar<1>:O 
*.PININFO CT31_Bar<2>:O OUT<0>:O OUT<1>:O OUT<2>:O OUT<3>:O OUT<4>:O OUT<5>:O 
*.PININFO OUT<6>:O OUT<7>:O OUT<8>:O OUT<9>:O OUT<10>:O OUT<11>:O OUT<12>:O 
*.PININFO OUT<13>:O OUT<14>:O OUT<15>:O OUT<16>:O OUT<17>:O OUT<18>:O 
*.PININFO OUT<19>:O OUT<20>:O OUT<21>:O OUT<22>:O OUT<23>:O OUT<24>:O 
*.PININFO OUT<25>:O OUT<26>:O OUT<27>:O OUT<28>:O OUT<29>:O OUT<30>:O 
*.PININFO OUT<31>:O OUT<32>:O OUT<33>:O OUT<34>:O OUT<35>:O OUT<36>:O 
*.PININFO OUT<37>:O OUT<38>:O OUT<39>:O OUT<40>:O OUT<41>:O OUT<42>:O 
*.PININFO OUT<43>:O OUT<44>:O OUT<45>:O OUT<46>:O OUT<47>:O OUT<48>:O 
*.PININFO OUT<49>:O OUT<50>:O OUT<51>:O OUT<52>:O OUT<53>:O OUT<54>:O 
*.PININFO OUT<55>:O OUT<56>:O OUT<57>:O OUT<58>:O OUT<59>:O OUT<60>:O 
*.PININFO OUT<61>:O OUT<62>:O TOA_OUT<0>:O TOA_OUT<1>:O TOA_OUT<2>:O 
*.PININFO TOA_OUT<3>:O TOA_OUT<4>:O TOA_OUT<5>:O TOA_OUT<6>:O TOA_OUT<7>:O 
*.PININFO TOA_OUT<8>:O TOA_OUT<9>:O TOA_OUT<10>:O TOA_OUT<11>:O TOA_OUT<12>:O 
*.PININFO TOA_OUT<13>:O TOA_OUT<14>:O TOA_OUT<15>:O TOA_OUT<16>:O 
*.PININFO TOA_OUT<17>:O TOA_OUT<18>:O TOA_OUT<19>:O TOA_OUT<20>:O 
*.PININFO TOA_OUT<21>:O TOA_OUT<22>:O TOA_OUT<23>:O TOA_OUT<24>:O 
*.PININFO TOA_OUT<25>:O TOA_OUT<26>:O TOA_OUT<27>:O TOA_OUT<28>:O 
*.PININFO TOA_OUT<29>:O TOA_OUT<30>:O TOA_OUT<31>:O TOA_OUT<32>:O 
*.PININFO TOA_OUT<33>:O TOA_OUT<34>:O TOA_OUT<35>:O TOA_OUT<36>:O 
*.PININFO TOA_OUT<37>:O TOA_OUT<38>:O TOA_OUT<39>:O TOA_OUT<40>:O 
*.PININFO TOA_OUT<41>:O TOA_OUT<42>:O TOA_OUT<43>:O TOA_OUT<44>:O 
*.PININFO TOA_OUT<45>:O TOA_OUT<46>:O TOA_OUT<47>:O TOA_OUT<48>:O 
*.PININFO TOA_OUT<49>:O TOA_OUT<50>:O TOA_OUT<51>:O TOA_OUT<52>:O 
*.PININFO TOA_OUT<53>:O TOA_OUT<54>:O TOA_OUT<55>:O TOA_OUT<56>:O 
*.PININFO TOA_OUT<57>:O TOA_OUT<58>:O TOA_OUT<59>:O TOA_OUT<60>:O 
*.PININFO TOA_OUT<61>:O TOA_OUT<62>:O TOT_OUT<0>:O TOT_OUT<2>:O TOT_OUT<4>:O 
*.PININFO TOT_OUT<6>:O TOT_OUT<8>:O TOT_OUT<10>:O TOT_OUT<12>:O TOT_OUT<14>:O 
*.PININFO TOT_OUT<16>:O TOT_OUT<18>:O TOT_OUT<20>:O TOT_OUT<22>:O 
*.PININFO TOT_OUT<24>:O TOT_OUT<26>:O TOT_OUT<28>:O TOT_OUT<30>:O 
*.PININFO TOT_OUT<32>:O TOT_OUT<34>:O TOT_OUT<36>:O TOT_OUT<38>:O 
*.PININFO TOT_OUT<40>:O TOT_OUT<42>:O TOT_OUT<44>:O TOT_OUT<46>:O 
*.PININFO TOT_OUT<48>:O TOT_OUT<50>:O TOT_OUT<52>:O TOT_OUT<54>:O 
*.PININFO TOT_OUT<56>:O TOT_OUT<58>:O TOT_OUT<60>:O TOT_OUT<62>:O cnt31<0>:O 
*.PININFO cnt31<1>:O cnt31<2>:O cnt31_Bar<0>:O cnt31_Bar<1>:O cnt31_Bar<2>:O 
*.PININFO vdd:B vss:B
XI1 vdd vss net05<29> / TIEH_LVT_ELT
XI25 CA31<0> CA31<1> CA31<2> CT31<0> CT31<1> CT31<2> TOT_OUT<31> TOARST_N_Buf 
+ TOA_CK_RC TOTRST_N_Buf TOT_CK_RC cnt31<0> cnt31<1> cnt31<2> vdd vss / 
+ Ripple_Counter_WithBuffer
XI23 CA31_Bar<0> CA31_Bar<1> CA31_Bar<2> CT31_Bar<0> CT31_Bar<1> CT31_Bar<2> 
+ TOT_OUT_Bar<31> TOARST_N_Buf TOA_CK_RC TOTRST_N_Buf TOT_CK_RC cnt31_Bar<0> 
+ cnt31_Bar<1> cnt31_Bar<2> vdd vss / Ripple_Counter_WithBuffer
XI19 OUT<30> net05<29> CPN<31> net05<29> TOARST_N_Buf INVX4_TOA<3> TOA_OUT<31> 
+ net05<29> TOT_OUT<31> OUT<31> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42_LATCH
XI30 TOA_CK vdd vss TOA_CK_RC / CKBD2_LVT_ELT
XI36 TOT_CK vdd vss TOT_CK_RC / CKBD2_LVT_ELT
XI11 TOA_CK vdd vss net01 / CKBD2_LVT_ELT
XI37 TOT_CK vdd vss net018 / CKBD2_LVT_ELT
XI20<0> OUT<31> net05<29> CPN<32> TOARST_N_Buf INVX4_TOA<4> TOA_OUT<32> 
+ TOTRST_N_Buf INVX4_TOT<2> OUT<32> TOT_OUT<32> OUT<32> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<1> OUT<32> net05<29> CPN<33> TOARST_N_Buf INVX4_TOA<4> TOA_OUT<33> 
+ TOTRST_N_Buf net05<29> OUT<33> TOT_OUT<33> OUT<33> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<2> OUT<33> net05<29> CPN<34> TOARST_N_Buf INVX4_TOA<4> TOA_OUT<34> 
+ TOTRST_N_Buf INVX4_TOT<2> OUT<34> TOT_OUT<34> OUT<34> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<3> OUT<34> net05<29> CPN<35> TOARST_N_Buf INVX4_TOA<4> TOA_OUT<35> 
+ TOTRST_N_Buf net05<29> OUT<35> TOT_OUT<35> OUT<35> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<4> OUT<35> net05<29> CPN<36> TOARST_N_Buf INVX4_TOA<4> TOA_OUT<36> 
+ TOTRST_N_Buf INVX4_TOT<2> OUT<36> TOT_OUT<36> OUT<36> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<5> OUT<36> net05<29> CPN<37> TOARST_N_Buf INVX4_TOA<4> TOA_OUT<37> 
+ TOTRST_N_Buf net05<29> OUT<37> TOT_OUT<37> OUT<37> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<6> OUT<37> net05<29> CPN<38> TOARST_N_Buf INVX4_TOA<4> TOA_OUT<38> 
+ TOTRST_N_Buf INVX4_TOT<2> OUT<38> TOT_OUT<38> OUT<38> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<7> OUT<38> net05<29> CPN<39> TOARST_N_Buf INVX4_TOA<4> TOA_OUT<39> 
+ TOTRST_N_Buf net05<29> OUT<39> TOT_OUT<39> OUT<39> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<8> OUT<39> net05<29> CPN<40> TOARST_N_Buf INVX4_TOA<5> TOA_OUT<40> 
+ TOTRST_N_Buf INVX4_TOT<2> OUT<40> TOT_OUT<40> OUT<40> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<9> OUT<40> net05<29> CPN<41> TOARST_N_Buf INVX4_TOA<5> TOA_OUT<41> 
+ TOTRST_N_Buf net05<29> OUT<41> TOT_OUT<41> OUT<41> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<10> OUT<41> net05<29> CPN<42> TOARST_N_Buf INVX4_TOA<5> TOA_OUT<42> 
+ TOTRST_N_Buf INVX4_TOT<2> OUT<42> TOT_OUT<42> OUT<42> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<11> OUT<42> net05<29> CPN<43> TOARST_N_Buf INVX4_TOA<5> TOA_OUT<43> 
+ TOTRST_N_Buf net05<29> OUT<43> TOT_OUT<43> OUT<43> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<12> OUT<43> net05<29> CPN<44> TOARST_N_Buf INVX4_TOA<5> TOA_OUT<44> 
+ TOTRST_N_Buf INVX4_TOT<2> OUT<44> TOT_OUT<44> OUT<44> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<13> OUT<44> net05<29> CPN<45> TOARST_N_Buf INVX4_TOA<5> TOA_OUT<45> 
+ TOTRST_N_Buf net05<29> OUT<45> TOT_OUT<45> OUT<45> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<14> OUT<45> net05<29> CPN<46> TOARST_N_Buf INVX4_TOA<5> TOA_OUT<46> 
+ TOTRST_N_Buf INVX4_TOT<2> OUT<46> TOT_OUT<46> OUT<46> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<15> OUT<46> net05<29> CPN<47> TOARST_N_Buf INVX4_TOA<5> TOA_OUT<47> 
+ TOTRST_N_Buf net05<29> OUT<47> TOT_OUT<47> OUT<47> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<16> OUT<47> net05<29> CPN<48> TOARST_N_Buf INVX4_TOA<6> TOA_OUT<48> 
+ TOTRST_N_Buf INVX4_TOT<3> OUT<48> TOT_OUT<48> OUT<48> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<17> OUT<48> net05<29> CPN<49> TOARST_N_Buf INVX4_TOA<6> TOA_OUT<49> 
+ TOTRST_N_Buf net05<29> OUT<49> TOT_OUT<49> OUT<49> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<18> OUT<49> net05<29> CPN<50> TOARST_N_Buf INVX4_TOA<6> TOA_OUT<50> 
+ TOTRST_N_Buf INVX4_TOT<3> OUT<50> TOT_OUT<50> OUT<50> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<19> OUT<50> net05<29> CPN<51> TOARST_N_Buf INVX4_TOA<6> TOA_OUT<51> 
+ TOTRST_N_Buf net05<29> OUT<51> TOT_OUT<51> OUT<51> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<20> OUT<51> net05<29> CPN<52> TOARST_N_Buf INVX4_TOA<6> TOA_OUT<52> 
+ TOTRST_N_Buf INVX4_TOT<3> OUT<52> TOT_OUT<52> OUT<52> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<21> OUT<52> net05<29> CPN<53> TOARST_N_Buf INVX4_TOA<6> TOA_OUT<53> 
+ TOTRST_N_Buf net05<29> OUT<53> TOT_OUT<53> OUT<53> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<22> OUT<53> net05<29> CPN<54> TOARST_N_Buf INVX4_TOA<6> TOA_OUT<54> 
+ TOTRST_N_Buf INVX4_TOT<3> OUT<54> TOT_OUT<54> OUT<54> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<23> OUT<54> net05<29> CPN<55> TOARST_N_Buf INVX4_TOA<6> TOA_OUT<55> 
+ TOTRST_N_Buf net05<29> OUT<55> TOT_OUT<55> OUT<55> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<24> OUT<55> net05<29> CPN<56> TOARST_N_Buf INVX4_TOA<7> TOA_OUT<56> 
+ TOTRST_N_Buf INVX4_TOT<3> OUT<56> TOT_OUT<56> OUT<56> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<25> OUT<56> net05<29> CPN<57> TOARST_N_Buf INVX4_TOA<7> TOA_OUT<57> 
+ TOTRST_N_Buf net05<29> OUT<57> TOT_OUT<57> OUT<57> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<26> OUT<57> net05<29> CPN<58> TOARST_N_Buf INVX4_TOA<7> TOA_OUT<58> 
+ TOTRST_N_Buf INVX4_TOT<3> OUT<58> TOT_OUT<58> OUT<58> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<27> OUT<58> net05<29> CPN<59> TOARST_N_Buf INVX4_TOA<7> TOA_OUT<59> 
+ TOTRST_N_Buf net05<29> OUT<59> TOT_OUT<59> OUT<59> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<28> OUT<59> net05<29> CPN<60> TOARST_N_Buf INVX4_TOA<7> TOA_OUT<60> 
+ TOTRST_N_Buf INVX4_TOT<3> OUT<60> TOT_OUT<60> OUT<60> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<29> OUT<60> net05<29> CPN<61> TOARST_N_Buf INVX4_TOA<7> TOA_OUT<61> 
+ TOTRST_N_Buf net05<29> OUT<61> TOT_OUT<61> OUT<61> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI20<30> OUT<61> net05<29> CPN<62> TOARST_N_Buf INVX4_TOA<7> TOA_OUT<62> 
+ TOTRST_N_Buf INVX4_TOT<3> OUT<62> TOT_OUT<62> OUT<62> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<0> OUT<62> Start CPN<0> TOARST_N_Buf INVX4_TOA<0> TOA_OUT<0> TOTRST_N_Buf 
+ net05<14> OUT<0> TOT_OUT<0> OUT<0> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<1> OUT<0> net05<29> CPN<1> TOARST_N_Buf INVX4_TOA<0> TOA_OUT<1> 
+ TOTRST_N_Buf net05<29> OUT<1> TOT_OUT<1> OUT<1> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<2> OUT<1> net05<29> CPN<2> TOARST_N_Buf INVX4_TOA<0> TOA_OUT<2> 
+ TOTRST_N_Buf net05<14> OUT<2> TOT_OUT<2> OUT<2> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<3> OUT<2> net05<29> CPN<3> TOARST_N_Buf INVX4_TOA<0> TOA_OUT<3> 
+ TOTRST_N_Buf net05<29> OUT<3> TOT_OUT<3> OUT<3> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<4> OUT<3> net05<29> CPN<4> TOARST_N_Buf INVX4_TOA<0> TOA_OUT<4> 
+ TOTRST_N_Buf net05<14> OUT<4> TOT_OUT<4> OUT<4> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<5> OUT<4> net05<29> CPN<5> TOARST_N_Buf INVX4_TOA<0> TOA_OUT<5> 
+ TOTRST_N_Buf net05<29> OUT<5> TOT_OUT<5> OUT<5> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<6> OUT<5> net05<29> CPN<6> TOARST_N_Buf INVX4_TOA<0> TOA_OUT<6> 
+ TOTRST_N_Buf net05<14> OUT<6> TOT_OUT<6> OUT<6> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<7> OUT<6> net05<29> CPN<7> TOARST_N_Buf INVX4_TOA<0> TOA_OUT<7> 
+ TOTRST_N_Buf net05<29> OUT<7> TOT_OUT<7> OUT<7> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<8> OUT<7> net05<29> CPN<8> TOARST_N_Buf INVX4_TOA<1> TOA_OUT<8> 
+ TOTRST_N_Buf net05<14> OUT<8> TOT_OUT<8> OUT<8> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<9> OUT<8> net05<29> CPN<9> TOARST_N_Buf INVX4_TOA<1> TOA_OUT<9> 
+ TOTRST_N_Buf net05<29> OUT<9> TOT_OUT<9> OUT<9> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<10> OUT<9> net05<29> CPN<10> TOARST_N_Buf INVX4_TOA<1> TOA_OUT<10> 
+ TOTRST_N_Buf net05<14> OUT<10> TOT_OUT<10> OUT<10> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<11> OUT<10> net05<29> CPN<11> TOARST_N_Buf INVX4_TOA<1> TOA_OUT<11> 
+ TOTRST_N_Buf net05<29> OUT<11> TOT_OUT<11> OUT<11> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<12> OUT<11> net05<29> CPN<12> TOARST_N_Buf INVX4_TOA<1> TOA_OUT<12> 
+ TOTRST_N_Buf net05<14> OUT<12> TOT_OUT<12> OUT<12> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<13> OUT<12> net05<29> CPN<13> TOARST_N_Buf INVX4_TOA<1> TOA_OUT<13> 
+ TOTRST_N_Buf net05<29> OUT<13> TOT_OUT<13> OUT<13> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<14> OUT<13> net05<29> CPN<14> TOARST_N_Buf INVX4_TOA<1> TOA_OUT<14> 
+ TOTRST_N_Buf net05<14> OUT<14> TOT_OUT<14> OUT<14> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<15> OUT<14> net05<29> CPN<15> TOARST_N_Buf INVX4_TOA<1> TOA_OUT<15> 
+ TOTRST_N_Buf net05<29> OUT<15> TOT_OUT<15> OUT<15> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<16> OUT<15> net05<29> CPN<16> TOARST_N_Buf INVX4_TOA<2> TOA_OUT<16> 
+ TOTRST_N_Buf net05<30> OUT<16> TOT_OUT<16> OUT<16> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<17> OUT<16> net05<29> CPN<17> TOARST_N_Buf INVX4_TOA<2> TOA_OUT<17> 
+ TOTRST_N_Buf net05<29> OUT<17> TOT_OUT<17> OUT<17> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<18> OUT<17> net05<29> CPN<18> TOARST_N_Buf INVX4_TOA<2> TOA_OUT<18> 
+ TOTRST_N_Buf net05<30> OUT<18> TOT_OUT<18> OUT<18> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<19> OUT<18> net05<29> CPN<19> TOARST_N_Buf INVX4_TOA<2> TOA_OUT<19> 
+ TOTRST_N_Buf net05<29> OUT<19> TOT_OUT<19> OUT<19> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<20> OUT<19> net05<29> CPN<20> TOARST_N_Buf INVX4_TOA<2> TOA_OUT<20> 
+ TOTRST_N_Buf net05<30> OUT<20> TOT_OUT<20> OUT<20> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<21> OUT<20> net05<29> CPN<21> TOARST_N_Buf INVX4_TOA<2> TOA_OUT<21> 
+ TOTRST_N_Buf net05<29> OUT<21> TOT_OUT<21> OUT<21> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<22> OUT<21> net05<29> CPN<22> TOARST_N_Buf INVX4_TOA<2> TOA_OUT<22> 
+ TOTRST_N_Buf net05<30> OUT<22> TOT_OUT<22> OUT<22> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<23> OUT<22> net05<29> CPN<23> TOARST_N_Buf INVX4_TOA<2> TOA_OUT<23> 
+ TOTRST_N_Buf net05<29> OUT<23> TOT_OUT<23> OUT<23> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<24> OUT<23> net05<29> CPN<24> TOARST_N_Buf INVX4_TOA<3> TOA_OUT<24> 
+ TOTRST_N_Buf net05<30> OUT<24> TOT_OUT<24> OUT<24> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<25> OUT<24> net05<29> CPN<25> TOARST_N_Buf INVX4_TOA<3> TOA_OUT<25> 
+ TOTRST_N_Buf net05<29> OUT<25> TOT_OUT<25> OUT<25> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<26> OUT<25> net05<29> CPN<26> TOARST_N_Buf INVX4_TOA<3> TOA_OUT<26> 
+ TOTRST_N_Buf net05<30> OUT<26> TOT_OUT<26> OUT<26> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<27> OUT<26> net05<29> CPN<27> TOARST_N_Buf INVX4_TOA<3> TOA_OUT<27> 
+ TOTRST_N_Buf net05<29> OUT<27> TOT_OUT<27> OUT<27> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<28> OUT<27> net05<29> CPN<28> TOARST_N_Buf INVX4_TOA<3> TOA_OUT<28> 
+ TOTRST_N_Buf net05<30> OUT<28> TOT_OUT<28> OUT<28> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<29> OUT<28> net05<29> CPN<29> TOARST_N_Buf INVX4_TOA<3> TOA_OUT<29> 
+ TOTRST_N_Buf net05<29> OUT<29> TOT_OUT<29> OUT<29> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI16<30> OUT<29> net05<29> CPN<30> TOARST_N_Buf INVX4_TOA<3> TOA_OUT<30> 
+ TOTRST_N_Buf net05<30> OUT<30> TOT_OUT<30> OUT<30> vdd vss / 
+ Single_Delay_Cell_NAND_3P74_DFF_1P42
XI12<0> net01 vdd vss INVX2_TOA<0> / INVD2_LVT_ELT
XI12<1> net01 vdd vss INVX2_TOA<1> / INVD2_LVT_ELT
XI12<2> net01 vdd vss INVX2_TOA<2> / INVD2_LVT_ELT
XI12<3> net01 vdd vss INVX2_TOA<3> / INVD2_LVT_ELT
XI38<0> net018 vdd vss INVX2_TOT<0> / INVD2_LVT_ELT
XI38<1> net018 vdd vss INVX2_TOT<1> / INVD2_LVT_ELT
XI13<0> INVX2_TOA<0> vdd vss INVX4_TOA<0> / INVD4_LVT_ELT
XI13<1> INVX2_TOA<0> vdd vss INVX4_TOA<1> / INVD4_LVT_ELT
XI13<2> INVX2_TOA<1> vdd vss INVX4_TOA<2> / INVD4_LVT_ELT
XI13<3> INVX2_TOA<1> vdd vss INVX4_TOA<3> / INVD4_LVT_ELT
XI13<4> INVX2_TOA<2> vdd vss INVX4_TOA<4> / INVD4_LVT_ELT
XI13<5> INVX2_TOA<2> vdd vss INVX4_TOA<5> / INVD4_LVT_ELT
XI13<6> INVX2_TOA<3> vdd vss INVX4_TOA<6> / INVD4_LVT_ELT
XI13<7> INVX2_TOA<3> vdd vss INVX4_TOA<7> / INVD4_LVT_ELT
XI39<0> INVX2_TOT<0> vdd vss net05<14> / INVD4_LVT_ELT
XI39<1> INVX2_TOT<0> vdd vss net05<30> / INVD4_LVT_ELT
XI39<2> INVX2_TOT<1> vdd vss INVX4_TOT<2> / INVD4_LVT_ELT
XI39<3> INVX2_TOT<1> vdd vss INVX4_TOT<3> / INVD4_LVT_ELT
XI47 TOT_OUT<31> vdd vss TOT_OUT_Bar<31> / INVD1_LVT_ELT
XI49 TOTRST_N vdd vss TOTRST_N_Buf / CKBD4_LVT_ELT
XI48 TOARST_N vdd vss TOARST_N_Buf / CKBD4_LVT_ELT
XI43 TOARST_N_Buf INVX4_TOA<7> CPN<63> net05<29> net021 vdd vss / 
+ DFCNQD1_LVT_ELT_1P42
.ENDS

************************************************************************
* Library Name: ETROC2_TDCWrap
* Cell Name:    63_Delay_Cells_TOA_Latch_31Tap
* View Name:    schematic
************************************************************************

.SUBCKT 63_Delay_Cells_TOA_Latch_31Tap CalCntA<2> CalCntA<1> CalCntA<0> 
+ CalCntB<2> CalCntB<1> CalCntB<0> CalRaw<62> CalRaw<61> CalRaw<60> CalRaw<59> 
+ CalRaw<58> CalRaw<57> CalRaw<56> CalRaw<55> CalRaw<54> CalRaw<53> CalRaw<52> 
+ CalRaw<51> CalRaw<50> CalRaw<49> CalRaw<48> CalRaw<47> CalRaw<46> CalRaw<45> 
+ CalRaw<44> CalRaw<43> CalRaw<42> CalRaw<41> CalRaw<40> CalRaw<39> CalRaw<38> 
+ CalRaw<37> CalRaw<36> CalRaw<35> CalRaw<34> CalRaw<33> CalRaw<32> CalRaw<31> 
+ CalRaw<30> CalRaw<29> CalRaw<28> CalRaw<27> CalRaw<26> CalRaw<25> CalRaw<24> 
+ CalRaw<23> CalRaw<22> CalRaw<21> CalRaw<20> CalRaw<19> CalRaw<18> CalRaw<17> 
+ CalRaw<16> CalRaw<15> CalRaw<14> CalRaw<13> CalRaw<12> CalRaw<11> CalRaw<10> 
+ CalRaw<9> CalRaw<8> CalRaw<7> CalRaw<6> CalRaw<5> CalRaw<4> CalRaw<3> 
+ CalRaw<2> CalRaw<1> CalRaw<0> OUT<62> OUT<61> OUT<60> OUT<59> OUT<58> 
+ OUT<57> OUT<56> OUT<55> OUT<54> OUT<53> OUT<52> OUT<51> OUT<50> OUT<49> 
+ OUT<48> OUT<47> OUT<46> OUT<45> OUT<44> OUT<43> OUT<42> OUT<41> OUT<40> 
+ OUT<39> OUT<38> OUT<37> OUT<36> OUT<35> OUT<34> OUT<33> OUT<32> OUT<31> 
+ OUT<30> OUT<29> OUT<28> OUT<27> OUT<26> OUT<25> OUT<24> OUT<23> OUT<22> 
+ OUT<21> OUT<20> OUT<19> OUT<18> OUT<17> OUT<16> OUT<15> OUT<14> OUT<13> 
+ OUT<12> OUT<11> OUT<10> OUT<9> OUT<8> OUT<7> OUT<6> OUT<5> OUT<4> OUT<3> 
+ OUT<2> OUT<1> OUT<0> Start TOACntA<2> TOACntA<1> TOACntA<0> TOACntB<2> 
+ TOACntB<1> TOACntB<0> TOARST_N TOARaw<62> TOARaw<61> TOARaw<60> TOARaw<59> 
+ TOARaw<58> TOARaw<57> TOARaw<56> TOARaw<55> TOARaw<54> TOARaw<53> TOARaw<52> 
+ TOARaw<51> TOARaw<50> TOARaw<49> TOARaw<48> TOARaw<47> TOARaw<46> TOARaw<45> 
+ TOARaw<44> TOARaw<43> TOARaw<42> TOARaw<41> TOARaw<40> TOARaw<39> TOARaw<38> 
+ TOARaw<37> TOARaw<36> TOARaw<35> TOARaw<34> TOARaw<33> TOARaw<32> TOARaw<31> 
+ TOARaw<30> TOARaw<29> TOARaw<28> TOARaw<27> TOARaw<26> TOARaw<25> TOARaw<24> 
+ TOARaw<23> TOARaw<22> TOARaw<21> TOARaw<20> TOARaw<19> TOARaw<18> TOARaw<17> 
+ TOARaw<16> TOARaw<15> TOARaw<14> TOARaw<13> TOARaw<12> TOARaw<11> TOARaw<10> 
+ TOARaw<9> TOARaw<8> TOARaw<7> TOARaw<6> TOARaw<5> TOARaw<4> TOARaw<3> 
+ TOARaw<2> TOARaw<1> TOARaw<0> TOA_CK TOA_Latch TOTCntA<2> TOTCntA<1> 
+ TOTCntA<0> TOTCntB<2> TOTCntB<1> TOTCntB<0> TOTRST_N TOTRaw<31> TOTRaw<30> 
+ TOTRaw<29> TOTRaw<28> TOTRaw<27> TOTRaw<26> TOTRaw<25> TOTRaw<24> TOTRaw<23> 
+ TOTRaw<22> TOTRaw<21> TOTRaw<20> TOTRaw<19> TOTRaw<18> TOTRaw<17> TOTRaw<16> 
+ TOTRaw<15> TOTRaw<14> TOTRaw<13> TOTRaw<12> TOTRaw<11> TOTRaw<10> TOTRaw<9> 
+ TOTRaw<8> TOTRaw<7> TOTRaw<6> TOTRaw<5> TOTRaw<4> TOTRaw<3> TOTRaw<2> 
+ TOTRaw<1> TOTRaw<0> TOT_CK vdd vss
*.PININFO Start:I TOARST_N:I TOA_CK:I TOA_Latch:I TOTRST_N:I TOT_CK:I 
*.PININFO CalCntA<2>:O CalCntA<1>:O CalCntA<0>:O CalCntB<2>:O CalCntB<1>:O 
*.PININFO CalCntB<0>:O CalRaw<62>:O CalRaw<61>:O CalRaw<60>:O CalRaw<59>:O 
*.PININFO CalRaw<58>:O CalRaw<57>:O CalRaw<56>:O CalRaw<55>:O CalRaw<54>:O 
*.PININFO CalRaw<53>:O CalRaw<52>:O CalRaw<51>:O CalRaw<50>:O CalRaw<49>:O 
*.PININFO CalRaw<48>:O CalRaw<47>:O CalRaw<46>:O CalRaw<45>:O CalRaw<44>:O 
*.PININFO CalRaw<43>:O CalRaw<42>:O CalRaw<41>:O CalRaw<40>:O CalRaw<39>:O 
*.PININFO CalRaw<38>:O CalRaw<37>:O CalRaw<36>:O CalRaw<35>:O CalRaw<34>:O 
*.PININFO CalRaw<33>:O CalRaw<32>:O CalRaw<31>:O CalRaw<30>:O CalRaw<29>:O 
*.PININFO CalRaw<28>:O CalRaw<27>:O CalRaw<26>:O CalRaw<25>:O CalRaw<24>:O 
*.PININFO CalRaw<23>:O CalRaw<22>:O CalRaw<21>:O CalRaw<20>:O CalRaw<19>:O 
*.PININFO CalRaw<18>:O CalRaw<17>:O CalRaw<16>:O CalRaw<15>:O CalRaw<14>:O 
*.PININFO CalRaw<13>:O CalRaw<12>:O CalRaw<11>:O CalRaw<10>:O CalRaw<9>:O 
*.PININFO CalRaw<8>:O CalRaw<7>:O CalRaw<6>:O CalRaw<5>:O CalRaw<4>:O 
*.PININFO CalRaw<3>:O CalRaw<2>:O CalRaw<1>:O CalRaw<0>:O OUT<62>:O OUT<61>:O 
*.PININFO OUT<60>:O OUT<59>:O OUT<58>:O OUT<57>:O OUT<56>:O OUT<55>:O 
*.PININFO OUT<54>:O OUT<53>:O OUT<52>:O OUT<51>:O OUT<50>:O OUT<49>:O 
*.PININFO OUT<48>:O OUT<47>:O OUT<46>:O OUT<45>:O OUT<44>:O OUT<43>:O 
*.PININFO OUT<42>:O OUT<41>:O OUT<40>:O OUT<39>:O OUT<38>:O OUT<37>:O 
*.PININFO OUT<36>:O OUT<35>:O OUT<34>:O OUT<33>:O OUT<32>:O OUT<31>:O 
*.PININFO OUT<30>:O OUT<29>:O OUT<28>:O OUT<27>:O OUT<26>:O OUT<25>:O 
*.PININFO OUT<24>:O OUT<23>:O OUT<22>:O OUT<21>:O OUT<20>:O OUT<19>:O 
*.PININFO OUT<18>:O OUT<17>:O OUT<16>:O OUT<15>:O OUT<14>:O OUT<13>:O 
*.PININFO OUT<12>:O OUT<11>:O OUT<10>:O OUT<9>:O OUT<8>:O OUT<7>:O OUT<6>:O 
*.PININFO OUT<5>:O OUT<4>:O OUT<3>:O OUT<2>:O OUT<1>:O OUT<0>:O TOACntA<2>:O 
*.PININFO TOACntA<1>:O TOACntA<0>:O TOACntB<2>:O TOACntB<1>:O TOACntB<0>:O 
*.PININFO TOARaw<62>:O TOARaw<61>:O TOARaw<60>:O TOARaw<59>:O TOARaw<58>:O 
*.PININFO TOARaw<57>:O TOARaw<56>:O TOARaw<55>:O TOARaw<54>:O TOARaw<53>:O 
*.PININFO TOARaw<52>:O TOARaw<51>:O TOARaw<50>:O TOARaw<49>:O TOARaw<48>:O 
*.PININFO TOARaw<47>:O TOARaw<46>:O TOARaw<45>:O TOARaw<44>:O TOARaw<43>:O 
*.PININFO TOARaw<42>:O TOARaw<41>:O TOARaw<40>:O TOARaw<39>:O TOARaw<38>:O 
*.PININFO TOARaw<37>:O TOARaw<36>:O TOARaw<35>:O TOARaw<34>:O TOARaw<33>:O 
*.PININFO TOARaw<32>:O TOARaw<31>:O TOARaw<30>:O TOARaw<29>:O TOARaw<28>:O 
*.PININFO TOARaw<27>:O TOARaw<26>:O TOARaw<25>:O TOARaw<24>:O TOARaw<23>:O 
*.PININFO TOARaw<22>:O TOARaw<21>:O TOARaw<20>:O TOARaw<19>:O TOARaw<18>:O 
*.PININFO TOARaw<17>:O TOARaw<16>:O TOARaw<15>:O TOARaw<14>:O TOARaw<13>:O 
*.PININFO TOARaw<12>:O TOARaw<11>:O TOARaw<10>:O TOARaw<9>:O TOARaw<8>:O 
*.PININFO TOARaw<7>:O TOARaw<6>:O TOARaw<5>:O TOARaw<4>:O TOARaw<3>:O 
*.PININFO TOARaw<2>:O TOARaw<1>:O TOARaw<0>:O TOTCntA<2>:O TOTCntA<1>:O 
*.PININFO TOTCntA<0>:O TOTCntB<2>:O TOTCntB<1>:O TOTCntB<0>:O TOTRaw<31>:O 
*.PININFO TOTRaw<30>:O TOTRaw<29>:O TOTRaw<28>:O TOTRaw<27>:O TOTRaw<26>:O 
*.PININFO TOTRaw<25>:O TOTRaw<24>:O TOTRaw<23>:O TOTRaw<22>:O TOTRaw<21>:O 
*.PININFO TOTRaw<20>:O TOTRaw<19>:O TOTRaw<18>:O TOTRaw<17>:O TOTRaw<16>:O 
*.PININFO TOTRaw<15>:O TOTRaw<14>:O TOTRaw<13>:O TOTRaw<12>:O TOTRaw<11>:O 
*.PININFO TOTRaw<10>:O TOTRaw<9>:O TOTRaw<8>:O TOTRaw<7>:O TOTRaw<6>:O 
*.PININFO TOTRaw<5>:O TOTRaw<4>:O TOTRaw<3>:O TOTRaw<2>:O TOTRaw<1>:O 
*.PININFO TOTRaw<0>:O vdd:B vss:B
XI1 CalCntB<0> CalCntB<1> CalCntB<2> TOACntB<0> TOACntB<1> TOACntB<2> 
+ CalCntA<0> CalCntA<1> CalCntA<2> TOACntA<0> TOACntA<1> TOACntA<2> CalRaw<0> 
+ CalRaw<1> CalRaw<2> CalRaw<3> CalRaw<4> CalRaw<5> CalRaw<6> CalRaw<7> 
+ CalRaw<8> CalRaw<9> CalRaw<10> CalRaw<11> CalRaw<12> CalRaw<13> CalRaw<14> 
+ CalRaw<15> CalRaw<16> CalRaw<17> CalRaw<18> CalRaw<19> CalRaw<20> CalRaw<21> 
+ CalRaw<22> CalRaw<23> CalRaw<24> CalRaw<25> CalRaw<26> CalRaw<27> CalRaw<28> 
+ CalRaw<29> CalRaw<30> CalRaw<31> CalRaw<32> CalRaw<33> CalRaw<34> CalRaw<35> 
+ CalRaw<36> CalRaw<37> CalRaw<38> CalRaw<39> CalRaw<40> CalRaw<41> CalRaw<42> 
+ CalRaw<43> CalRaw<44> CalRaw<45> CalRaw<46> CalRaw<47> CalRaw<48> CalRaw<49> 
+ CalRaw<50> CalRaw<51> CalRaw<52> CalRaw<53> CalRaw<54> CalRaw<55> CalRaw<56> 
+ CalRaw<57> CalRaw<58> CalRaw<59> CalRaw<60> CalRaw<61> CalRaw<62> TOARaw<0> 
+ TOARaw<1> TOARaw<2> TOARaw<3> TOARaw<4> TOARaw<5> TOARaw<6> TOARaw<7> 
+ TOARaw<8> TOARaw<9> TOARaw<10> TOARaw<11> TOARaw<12> TOARaw<13> TOARaw<14> 
+ TOARaw<15> TOARaw<16> TOARaw<17> TOARaw<18> TOARaw<19> TOARaw<20> TOARaw<21> 
+ TOARaw<22> TOARaw<23> TOARaw<24> TOARaw<25> TOARaw<26> TOARaw<27> TOARaw<28> 
+ TOARaw<29> TOARaw<30> TOARaw<31> TOARaw<32> TOARaw<33> TOARaw<34> TOARaw<35> 
+ TOARaw<36> TOARaw<37> TOARaw<38> TOARaw<39> TOARaw<40> TOARaw<41> TOARaw<42> 
+ TOARaw<43> TOARaw<44> TOARaw<45> TOARaw<46> TOARaw<47> TOARaw<48> TOARaw<49> 
+ TOARaw<50> TOARaw<51> TOARaw<52> TOARaw<53> TOARaw<54> TOARaw<55> TOARaw<56> 
+ TOARaw<57> TOARaw<58> TOARaw<59> TOARaw<60> TOARaw<61> TOARaw<62> TOA_Latch 
+ vdd vss / TOA_Latch_31Tap
XI0 CalCntA<0> CalCntA<1> CalCntA<2> CalCntB<0> CalCntB<1> CalCntB<2> net21<0> 
+ net21<1> net21<2> net21<3> net21<4> net21<5> net21<6> net21<7> net21<8> 
+ net21<9> net21<10> net21<11> net21<12> net21<13> net21<14> net21<15> 
+ net21<16> net21<17> net21<18> net21<19> net21<20> net21<21> net21<22> 
+ net21<23> net21<24> net21<25> net21<26> net21<27> net21<28> net21<29> 
+ net21<30> net21<31> net21<32> net21<33> net21<34> net21<35> net21<36> 
+ net21<37> net21<38> net21<39> net21<40> net21<41> net21<42> net21<43> 
+ net21<44> net21<45> net21<46> net21<47> net21<48> net21<49> net21<50> 
+ net21<51> net21<52> net21<53> net21<54> net21<55> net21<56> net21<57> 
+ net21<58> net21<59> net21<60> net21<61> net21<62> net21<63> TOTCntA<0> 
+ TOTCntA<1> TOTCntA<2> TOTCntB<0> TOTCntB<1> TOTCntB<2> OUT<0> OUT<1> OUT<2> 
+ OUT<3> OUT<4> OUT<5> OUT<6> OUT<7> OUT<8> OUT<9> OUT<10> OUT<11> OUT<12> 
+ OUT<13> OUT<14> OUT<15> OUT<16> OUT<17> OUT<18> OUT<19> OUT<20> OUT<21> 
+ OUT<22> OUT<23> OUT<24> OUT<25> OUT<26> OUT<27> OUT<28> OUT<29> OUT<30> 
+ OUT<31> OUT<32> OUT<33> OUT<34> OUT<35> OUT<36> OUT<37> OUT<38> OUT<39> 
+ OUT<40> OUT<41> OUT<42> OUT<43> OUT<44> OUT<45> OUT<46> OUT<47> OUT<48> 
+ OUT<49> OUT<50> OUT<51> OUT<52> OUT<53> OUT<54> OUT<55> OUT<56> OUT<57> 
+ OUT<58> OUT<59> OUT<60> OUT<61> OUT<62> Start TOARST_N TOA_CK CalRaw<0> 
+ CalRaw<1> CalRaw<2> CalRaw<3> CalRaw<4> CalRaw<5> CalRaw<6> CalRaw<7> 
+ CalRaw<8> CalRaw<9> CalRaw<10> CalRaw<11> CalRaw<12> CalRaw<13> CalRaw<14> 
+ CalRaw<15> CalRaw<16> CalRaw<17> CalRaw<18> CalRaw<19> CalRaw<20> CalRaw<21> 
+ CalRaw<22> CalRaw<23> CalRaw<24> CalRaw<25> CalRaw<26> CalRaw<27> CalRaw<28> 
+ CalRaw<29> CalRaw<30> CalRaw<31> CalRaw<32> CalRaw<33> CalRaw<34> CalRaw<35> 
+ CalRaw<36> CalRaw<37> CalRaw<38> CalRaw<39> CalRaw<40> CalRaw<41> CalRaw<42> 
+ CalRaw<43> CalRaw<44> CalRaw<45> CalRaw<46> CalRaw<47> CalRaw<48> CalRaw<49> 
+ CalRaw<50> CalRaw<51> CalRaw<52> CalRaw<53> CalRaw<54> CalRaw<55> CalRaw<56> 
+ CalRaw<57> CalRaw<58> CalRaw<59> CalRaw<60> CalRaw<61> CalRaw<62> TOTRST_N 
+ TOT_CK TOTRaw<0> TOTRaw<1> TOTRaw<2> TOTRaw<3> TOTRaw<4> TOTRaw<5> TOTRaw<6> 
+ TOTRaw<7> TOTRaw<8> TOTRaw<9> TOTRaw<10> TOTRaw<11> TOTRaw<12> TOTRaw<13> 
+ TOTRaw<14> TOTRaw<15> TOTRaw<16> TOTRaw<17> TOTRaw<18> TOTRaw<19> TOTRaw<20> 
+ TOTRaw<21> TOTRaw<22> TOTRaw<23> TOTRaw<24> TOTRaw<25> TOTRaw<26> TOTRaw<27> 
+ TOTRaw<28> TOTRaw<29> TOTRaw<30> TOTRaw<31> net23<0> net23<1> net23<2> 
+ net05<0> net05<1> net05<2> vdd vss / 
+ Delay_LIne_63Cells_NAND_3P74_DFF_1P42_31RC_TDecode
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1_Controller
* Cell Name:    CKBD2_LVT_ELT_schematic
* View Name:    schematic
************************************************************************

.SUBCKT CKBD2_LVT_ELT_schematic I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MM1_ELT Z net11 VSS VSS nch_lvt l=60n w=1.42u m=1
MM15_ELT Z net11 VSS VSS nch_lvt l=60n w=1.42u m=1
MM12_ELT net11 I VSS VSS nch_lvt l=60n w=1.42u m=1
MM2_ELT Z net11 VDD VDD pch_lvt l=60n w=3.74u m=1
MM14_ELT Z net11 VDD VDD pch_lvt l=60n w=3.74u m=1
MM13_ELT net11 I VDD VDD pch_lvt l=60n w=3.74u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1_Controller
* Cell Name:    ND2D1_LVT_ELT
* View Name:    schematic
************************************************************************

.SUBCKT ND2D1_LVT_ELT A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MM2_ELT ZN A1 net014 VSS nch_lvt l=60n w=1.42u m=1
MM1_ELT net014 A2 VSS VSS nch_lvt l=60n w=1.42u m=1
MM11_ELT ZN A2 VDD VDD pch_lvt l=60n w=3.74u m=1
MM10_ELT ZN A1 VDD VDD pch_lvt l=60n w=3.74u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1_Controller
* Cell Name:    INVD1_LVT_ELT_schematic
* View Name:    schematic
************************************************************************

.SUBCKT INVD1_LVT_ELT_schematic I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MM0_ELT ZN I VSS VSS nch_lvt l=60n w=1.42u m=1
MM1_ELT ZN I VDD VDD pch_lvt l=60n w=3.74u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1_Controller
* Cell Name:    MUX2_LVT_ELT
* View Name:    schematic
************************************************************************

.SUBCKT MUX2_LVT_ELT VDD VSS in0 in1 out s
*.PININFO in0:I in1:I s:I out:O VDD:B VSS:B
MM12_ELT out net13 VDD VDD pch_lvt l=60n w=3.74u m=1
MM9_ELT net13 in1 net026 VDD pch_lvt l=60n w=3.74u m=1
MM8_ELT net026 s0B VDD VDD pch_lvt l=60n w=3.74u m=1
MM6_ELT s0 s0B VDD VDD pch_lvt l=60n w=3.74u m=1
MM4_ELT s0B s VDD VDD pch_lvt l=60n w=3.74u m=1
MM2_ELT net13 in0 net20 VDD pch_lvt l=60n w=3.74u m=1
MM0_ELT net20 s0 VDD VDD pch_lvt l=60n w=3.74u m=1
MM13_ELT out net13 VSS VSS nch_lvt l=60n w=1.42u m=1
MM11_ELT net027 s0 VSS VSS nch_lvt l=60n w=1.42u m=1
MM10_ELT net13 in1 net027 VSS nch_lvt l=60n w=1.42u m=1
MM7_ELT s0 s0B VSS VSS nch_lvt l=60n w=1.42u m=1
MM5_ELT s0B s VSS VSS nch_lvt l=60n w=1.42u m=1
MM3_ELT net19 s0B VSS VSS nch_lvt l=60n w=1.42u m=1
MM1_ELT net13 in0 net19 VSS nch_lvt l=60n w=1.42u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1_Controller
* Cell Name:    OR2D1_LVT_ELT
* View Name:    schematic
************************************************************************

.SUBCKT OR2D1_LVT_ELT A1 A2 VDD VSS Z
*.PININFO A1:I A2:I Z:O VDD:B VSS:B
MM4_ELT Z net27 VSS VSS nch_lvt l=60n w=1.42u m=1
MM2_ELT net27 A1 VSS VSS nch_lvt l=60n w=1.42u m=1
MM1_ELT net27 A2 VSS VSS nch_lvt l=60n w=1.42u m=1
MM11_ELT net29 A2 VDD VDD pch_lvt l=60n w=3.74u m=1
MM10_ELT net27 A1 net29 VDD pch_lvt l=60n w=3.74u m=1
MM7_ELT Z net27 VDD VDD pch_lvt l=60n w=3.74u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1_Controller
* Cell Name:    INVD2_LVT_ELT_schematic
* View Name:    schematic
************************************************************************

.SUBCKT INVD2_LVT_ELT_schematic I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MM0_ELT ZN I VSS VSS nch_lvt l=60n w=1.42u m=1
MM3_ELT ZN I VSS VSS nch_lvt l=60n w=1.42u m=1
MM2_ELT ZN I VDD VDD pch_lvt l=60n w=3.74u m=1
MM1_ELT ZN I VDD VDD pch_lvt l=60n w=3.74u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1_Controller
* Cell Name:    DLGen_400p_Mulstage_PSel
* View Name:    schematic
************************************************************************

.SUBCKT DLGen_400p_Mulstage_PSel DummyEn IN OUT SW vdd vss
*.PININFO DummyEn:I IN:I SW:I OUT:O vdd:B vss:B
XR8 net_049 net_048 rppolywo l=2.4u w=800n m=1
XR7 net_044 net_042 rppolywo l=2.4u w=800n m=1
XR1 net_045 net_043 rppolywo l=2.4u w=800n m=1
XR11 net_053 net_052 rppolywo l=2.4u w=800n m=1
XR0 net_041 net_046 rppolywo l=2.4u w=800n m=1
XR12 net_047 net038 rppolywo l=2.4u w=800n m=1
XR14 net_051 net_050 rppolywo l=2.4u w=800n m=1
XR2 net_040 INP rppolywo l=2.4u w=800n m=1
XR6 net_034 net027 rppolywo l=2.4u w=800n m=1
XR5 net_036 net_035 rppolywo l=2.4u w=800n m=1
XR4 net_038 net_037 rppolywo l=2.4u w=800n m=1
XR3 net_039 net018 rppolywo l=2.4u w=800n m=1
XI1 vdd vss IN nand_in OUT SW / MUX2_LVT_ELT
XI24 DummyEn IN vdd vss net08 / OR2D1_LVT_ELT
XI35 Ain net08 vdd vss nand_in / ND2D1_LVT_ELT
XI10 INP vdd vss Ain / INVD2_LVT_ELT_schematic
XI59 net_037 vdd vss net_036 / INVD2_LVT_ELT_schematic
XI51 net018 vdd vss net_038 / INVD2_LVT_ELT_schematic
XI58 net_035 vdd vss net_034 / INVD2_LVT_ELT_schematic
XI9 net_043 vdd vss net_040 / INVD2_LVT_ELT_schematic
XI7 net_042 vdd vss net_041 / INVD2_LVT_ELT_schematic
XI6 net038 vdd vss net_044 / INVD2_LVT_ELT_schematic
XI65 net_048 vdd vss net_047 / INVD2_LVT_ELT_schematic
XI66 net_050 vdd vss net_049 / INVD2_LVT_ELT_schematic
XI67 net_052 vdd vss net_051 / INVD2_LVT_ELT_schematic
XI68 net027 vdd vss net_053 / INVD2_LVT_ELT_schematic
XI8 net_046 vdd vss net_045 / INVD2_LVT_ELT_schematic
XI57 IN vdd vss net_039 / INVD2_LVT_ELT_schematic
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1_Controller
* Cell Name:    DFCNQD1_LVT_ELT
* View Name:    schematic
************************************************************************

.SUBCKT DFCNQD1_LVT_ELT CDN CP D Q VDD VSS
*.PININFO CDN:I CP:I D:I Q:O VDD:B VSS:B
MM6 net68 CPNN net299 VSS nch_lvt l=60n w=1.42u m=1
MM7_ELT net5 net67 VSS VSS nch_lvt l=60n w=1.42u m=1
MM13_ELT net25 CDN VSS VSS nch_lvt l=60n w=1.42u m=1
MM12_ELT net29 net5 net25 VSS nch_lvt l=60n w=1.42u m=1
MM0 net200 CDN VSS VSS nch_lvt l=60n w=1.42u m=1
MM11_ELT net67 CPN net29 VSS nch_lvt l=60n w=1.42u m=1
MM4 net299 Q net255 VSS nch_lvt l=60n w=1.42u m=1
MM5 net68 CPN net177 VSS nch_lvt l=60n w=1.42u m=1
MM2 Q net68 VSS VSS nch_lvt l=60n w=1.42u m=1
MM16_ELT net67 CPNN net17 VSS nch_lvt l=60n w=1.42u m=1
MM29_ELT CPNN CP VSS VSS nch_lvt l=60n w=1.42u m=1
MM0_ELT CPN CPNN VSS VSS nch_lvt l=60n w=1.42u m=1
MM17_ELT net17 D net20 VSS nch_lvt l=60n w=1.42u m=1
MM18_ELT net20 CDN VSS VSS nch_lvt l=60n w=1.42u m=1
MM1 net255 CDN VSS VSS nch_lvt l=60n w=1.42u m=1
MM3 net177 net5 net200 VSS nch_lvt l=60n w=1.42u m=1
MM12 net722 Q VDD VDD pch_lvt l=60n w=1.42u m=1
MM11 net68 CDN VDD VDD pch_lvt l=60n w=1.42u m=1
MM10 net499 net5 VDD VDD pch_lvt l=60n w=1.42u m=1
MM9 Q net68 VDD VDD pch_lvt l=60n w=3.74u m=1
MM1_ELT CPN CPNN VDD VDD pch_lvt l=60n w=3.74u m=1
MM28_ELT CPNN CP VDD VDD pch_lvt l=60n w=3.74u m=1
MM15_ELT net67 CPN net49 VDD pch_lvt l=60n w=1.42u m=1
MM6_ELT net5 net67 VDD VDD pch_lvt l=60n w=1.42u m=1
MM8_ELT net67 CDN VDD VDD pch_lvt l=60n w=1.42u m=1
MM9_ELT net72 net5 VDD VDD pch_lvt l=60n w=1.42u m=1
MM8 net68 CPN net722 VDD pch_lvt l=60n w=1.42u m=1
MM7 net68 CPNN net499 VDD pch_lvt l=60n w=1.42u m=1
MM10_ELT net67 CPNN net72 VDD pch_lvt l=60n w=1.42u m=1
MM14_ELT net49 D VDD VDD pch_lvt l=60n w=1.42u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1_Controller
* Cell Name:    NR2D1_LVT_ELT
* View Name:    schematic
************************************************************************

.SUBCKT NR2D1_LVT_ELT A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MM2_ELT ZN A1 VSS VSS nch_lvt l=60n w=1.42u m=1
MM1_ELT ZN A2 VSS VSS nch_lvt l=60n w=1.42u m=1
MM11_ELT net29 A2 VDD VDD pch_lvt l=60n w=3.74u m=1
MM10_ELT ZN A1 net29 VDD pch_lvt l=60n w=3.74u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1_Controller
* Cell Name:    CKBD1_LVT_ELT
* View Name:    schematic
************************************************************************

.SUBCKT CKBD1_LVT_ELT I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MM15_ELT Z net11 VSS VSS nch_lvt l=60n w=1.42u m=1
MM12_ELT net11 I VSS VSS nch_lvt l=60n w=1.42u m=1
MM14_ELT Z net11 VDD VDD pch_lvt l=60n w=3.74u m=1
MM13_ELT net11 I VDD VDD pch_lvt l=60n w=3.74u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1_Controller
* Cell Name:    INVD4_LVT_ELT_schematic
* View Name:    schematic
************************************************************************

.SUBCKT INVD4_LVT_ELT_schematic I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MM3_ELT ZN I VSS VSS nch_lvt l=60n w=1.42u m=1
MM2_ELT ZN I VSS VSS nch_lvt l=60n w=1.42u m=1
MM0_ELT ZN I VSS VSS nch_lvt l=60n w=1.42u m=1
MM7_ELT ZN I VSS VSS nch_lvt l=60n w=1.42u m=1
MM5_ELT ZN I VDD VDD pch_lvt l=60n w=3.74u m=1
MM4_ELT ZN I VDD VDD pch_lvt l=60n w=3.74u m=1
MM6_ELT ZN I VDD VDD pch_lvt l=60n w=3.74u m=1
MM1_ELT ZN I VDD VDD pch_lvt l=60n w=3.74u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1_Controller
* Cell Name:    TIEH_LVT_ELT_schematic
* View Name:    schematic
************************************************************************

.SUBCKT TIEH_LVT_ELT_schematic VDD VSS ZN
*.PININFO ZN:O VDD:B VSS:B
MM0_ELT net5 net5 VSS VSS nch_lvt l=60n w=1.42u m=1
MM1_ELT ZN net5 VDD VDD pch_lvt l=60n w=3.74u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1_Controller
* Cell Name:    DDFNCNQD1_LVT_ELT
* View Name:    schematic
************************************************************************

.SUBCKT DDFNCNQD1_LVT_ELT CDN CPN D Q VDD VSS
*.PININFO CDN:I CPN:I D:I Q:O VDD:B VSS:B
MM18_ELT Y CDNN VSS VSS nch_lvt l=60n w=1.42u m=1
MM22_ELT CPNN CPN VSS VSS nch_lvt l=60n w=1.42u m=1
MM19_ELT CDNN CDN VSS VSS nch_lvt l=60n w=1.42u m=1
MM6_ELT Y CPNN net026 VSS nch_lvt l=60n w=1.42u m=1
MM5_ELT U CPNN net027 VSS nch_lvt l=60n w=1.42u m=1
MM4_ELT Q U VSS VSS nch_lvt l=60n w=1.42u m=1
MM3_ELT net027 Y VSS VSS nch_lvt l=60n w=1.42u m=1
MM2_ELT net026 X VSS VSS nch_lvt l=60n w=1.42u m=1
MM1_ELT X D VSS VSS nch_lvt l=60n w=1.42u m=1
MM21_ELT CPNN CPN VDD VDD pch_lvt l=60n w=3.74u m=1
MM17_ELT CDNN CDN VDD VDD pch_lvt l=60n w=3.74u m=1
MM11_ELT net29 D VDD VDD pch_lvt l=60n w=1.42u m=1
MM10_ELT X CPNN net29 VDD pch_lvt l=60n w=1.42u m=1
MM9_ELT net031 CPNN VDD VDD pch_lvt l=60n w=1.42u m=1
MM8_ELT U Y VDD VDD pch_lvt l=60n w=1.42u m=1
MM7_ELT Q U VDD VDD pch_lvt l=60n w=3.74u m=1
MM20_ELT Y CDNN net031 VDD pch_lvt l=60n w=1.42u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1_Controller
* Cell Name:    TIEL_LVT_ELT
* View Name:    schematic
************************************************************************

.SUBCKT TIEL_LVT_ELT VDD VSS ZN
*.PININFO ZN:O VDD:B VSS:B
MM0_ELT ZN net5 VSS VSS nch_lvt l=60n w=1.42u m=1
MM1_ELT net5 net5 VDD VDD pch_lvt l=60n w=3.74u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1_Controller
* Cell Name:    TDC_Start_PulGen_V2
* View Name:    schematic
************************************************************************

.SUBCKT TDC_Start_PulGen_V2 CPIN QCDBF<5> QCDBF<4> QCDBF<3> QCDBF<2> QCDBF<1> 
+ QCDBF<0> RESETN1 RESETN2 TOA_clk TOT_clk autoReset clk40 clk320 enable 
+ meaWindow polaritySel pulse resetn rstn_clk40 rstn_ext start synReset 
+ testMode vdd vss
*.PININFO autoReset:I clk40:I clk320:I enable:I polaritySel:I pulse:I resetn:I 
*.PININFO testMode:I QCDBF<5>:O QCDBF<4>:O QCDBF<3>:O QCDBF<2>:O QCDBF<1>:O 
*.PININFO QCDBF<0>:O RESETN1:O RESETN2:O TOA_clk:O TOT_clk:O rstn_clk40:O 
*.PININFO rstn_ext:O start:O CPIN:B meaWindow:B synReset:B vdd:B vss:B
XI96 meaWindow testMode vdd vss net_066 / ND2D1_LVT_ELT
XI35 QS clk320 vdd vss net0112 / ND2D1_LVT_ELT
XI92 clk40 autoReset vdd vss net_051 / ND2D1_LVT_ELT
XI42 iWindow enable vdd vss net0122 / ND2D1_LVT_ELT
XI119 QC1 QC3 vdd vss net0119 / ND2D1_LVT_ELT
XI102 QC1 QC4 vdd vss net0116 / ND2D1_LVT_ELT
XI123 netDT10 synReset vdd vss net0120 / ND2D1_LVT_ELT
XI124 netDT20 synReset vdd vss net0115 / ND2D1_LVT_ELT
XI41 net0122 vdd vss meaWindow / INVD1_LVT_ELT_schematic
XI104 net0113 vdd vss netDT2 / INVD1_LVT_ELT_schematic
XI37 net0117 vdd vss netDT1 / INVD1_LVT_ELT_schematic
XI91 net_051 vdd vss net_020 / INVD1_LVT_ELT_schematic
XI36 net0112 vdd vss TOA_clkin / INVD1_LVT_ELT_schematic
XI126 net0120 vdd vss RESETN1 / INVD1_LVT_ELT_schematic
XI38 net0119 vdd vss net0118 / INVD1_LVT_ELT_schematic
XI125 net0115 vdd vss RESETN2 / INVD1_LVT_ELT_schematic
XI103 net0116 vdd vss net0114 / INVD1_LVT_ELT_schematic
XI95 net_066 vdd vss testin / INVD1_LVT_ELT_schematic
XI65 net047 QC0 start polaritySel vdd vss / DLGen_400p_Mulstage_PSel
XI10 net036 netDT1 netDT10 polaritySel vdd vss / DLGen_400p_Mulstage_PSel
XI20 net043 netDT2 netDT20 polaritySel vdd vss / DLGen_400p_Mulstage_PSel
XI31 net045 QC1 TOT_clk polaritySel vdd vss / DLGen_400p_Mulstage_PSel
XI32 net044 TOA_clkin TOA_clk polaritySel vdd vss / DLGen_400p_Mulstage_PSel
XI33 net096 clk320 net094 QC6 vdd vss / DFCNQD1_LVT_ELT
XI86 RESETN1 CPIN D QC0 vdd vss / DFCNQD1_LVT_ELT
XI118 RESETN2 clk320 QC2 QC3 vdd vss / DFCNQD1_LVT_ELT
XI30 meaWindow QC0 vdd vss D / OR2D1_LVT_ELT
XI94 net0123 net_020 vdd vss rstn_clk40 / OR2D1_LVT_ELT
XI127 QC0 QC2 vdd vss QS / OR2D1_LVT_ELT
XI40 QC6 clk40 vdd vss iWindow / NR2D1_LVT_ELT
XI100<5> rstn_ext vdd vss QCDBF<5> / CKBD1_LVT_ELT
XI100<4> QC4 vdd vss QCDBF<4> / CKBD1_LVT_ELT
XI100<3> QC3 vdd vss QCDBF<3> / CKBD1_LVT_ELT
XI100<2> QC2 vdd vss QCDBF<2> / CKBD1_LVT_ELT
XI100<1> QC1 vdd vss QCDBF<1> / CKBD1_LVT_ELT
XI100<0> QC0 vdd vss QCDBF<0> / CKBD1_LVT_ELT
XI34 clk40 vdd vss net096 / INVD4_LVT_ELT_schematic
XI15 net_020 vdd vss net0126 / INVD4_LVT_ELT_schematic
XI16 net_033 vdd vss net0125 / INVD4_LVT_ELT_schematic
XI17 net0124 vdd vss net0123 / INVD4_LVT_ELT_schematic
XR2 net0125 net0124 rppolywo l=4.6u w=1u m=1
XR4 net0126 net_033 rppolywo l=4.6u w=1u m=1
XR0 net0114 net0113 rppolywo l=6.9u w=1.5u m=1
XR3 net0118 net0117 rppolywo l=6.9u w=1.5u m=1
XI1 vdd vss rstn_ext rstn_clk40 synReset autoReset / MUX2_LVT_ELT
XI48 vdd vss pulse testin CPIN testMode / MUX2_LVT_ELT
XI77 vdd vss net036 / TIEH_LVT_ELT_schematic
XI76 vdd vss net047 / TIEH_LVT_ELT_schematic
XI78 vdd vss net043 / TIEH_LVT_ELT_schematic
XI43 vdd vss net094 / TIEH_LVT_ELT_schematic
XI90 vdd vss net_034 / TIEH_LVT_ELT_schematic
XI14 net_034 clk40 resetn rstn_ext vdd vss / DDFNCNQD1_LVT_ELT
XI68 RESETN2 CPIN QC0 QC1 vdd vss / DDFNCNQD1_LVT_ELT
XI101 RESETN2 clk320 QC2 QC4 vdd vss / DDFNCNQD1_LVT_ELT
XI67 RESETN2 clk320 QC0 QC2 vdd vss / DDFNCNQD1_LVT_ELT
XI80 vdd vss net044 / TIEL_LVT_ELT
XI79 vdd vss net045 / TIEL_LVT_ELT
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1_Controller
* Cell Name:    CKBD4_LVT_ELT_schematic
* View Name:    schematic
************************************************************************

.SUBCKT CKBD4_LVT_ELT_schematic I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MM7_ELT net11 I VSS VSS nch_lvt l=60n w=1.42u m=1
MM5_ELT Z net11 VSS VSS nch_lvt l=60n w=1.42u m=1
MM4_ELT Z net11 VSS VSS nch_lvt l=60n w=1.42u m=1
MM1_ELT Z net11 VSS VSS nch_lvt l=60n w=1.42u m=1
MM15_ELT Z net11 VSS VSS nch_lvt l=60n w=1.42u m=1
MM12_ELT net11 I VSS VSS nch_lvt l=60n w=1.42u m=1
MM8_ELT net11 I VDD VDD pch_lvt l=60n w=3.74u m=1
MM6_ELT Z net11 VDD VDD pch_lvt l=60n w=3.74u m=1
MM2_ELT Z net11 VDD VDD pch_lvt l=60n w=3.74u m=1
MM3_ELT Z net11 VDD VDD pch_lvt l=60n w=3.74u m=1
MM14_ELT Z net11 VDD VDD pch_lvt l=60n w=3.74u m=1
MM13_ELT net11 I VDD VDD pch_lvt l=60n w=3.74u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1_Controller
* Cell Name:    XOR2D1_LVT_ELT
* View Name:    schematic
************************************************************************

.SUBCKT XOR2D1_LVT_ELT A1 A2 VDD VSS Z
*.PININFO A1:I A2:I Z:O VDD:B VSS:B
MM14_ELT ZN XOR1 VSS VSS nch_lvt l=60n w=1.42u m=1
MM11_ELT XOR1 A1N net054 VSS nch_lvt l=60n w=1.42u m=1
MM4_ELT A2N A2 VSS VSS nch_lvt l=60n w=1.42u m=1
MM1_ELT A1N A1 VSS VSS nch_lvt l=60n w=1.42u m=1
MM10_ELT net054 A2N VSS VSS nch_lvt l=60n w=1.42u m=1
MM7_ELT net056 A2 VSS VSS nch_lvt l=60n w=1.42u m=1
MM8_ELT Z ZN VSS VSS nch_lvt l=60n w=1.42u m=1
MM3_ELT XOR1 A1 net056 VSS nch_lvt l=60n w=1.42u m=1
MM15_ELT ZN XOR1 VDD VDD pch_lvt l=60n w=3.74u m=1
MM13_ELT XOR1 A1 net038 VDD pch_lvt l=60n w=3.74u m=1
MM12_ELT net038 A2N VDD VDD pch_lvt l=60n w=3.74u m=1
MM5_ELT A2N A2 VDD VDD pch_lvt l=60n w=3.74u m=1
MM2_ELT A1N A1 VDD VDD pch_lvt l=60n w=3.74u m=1
MM0_ELT XOR1 A1N net036 VDD pch_lvt l=60n w=3.74u m=1
MM6_ELT net036 A2 VDD VDD pch_lvt l=60n w=3.74u m=1
MM9_ELT Z ZN VDD VDD pch_lvt l=60n w=3.74u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1_Controller
* Cell Name:    TDC_RO_Con_V2
* View Name:    schematic
************************************************************************

.SUBCKT TDC_RO_Con_V2 EncdataWrtClk QCDBF<5> QCDBF<4> QCDBF<3> QCDBF<2> 
+ QCDBF<1> QCDBF<0> RawdataWrtClk ResetFlag TOAReset TOA_Latch TOA_clk 
+ TOTReset clk40 resetn start vdd vss
*.PININFO TOA_clk:I clk40:I resetn:I start:I EncdataWrtClk:O QCDBF<5>:O 
*.PININFO QCDBF<4>:O QCDBF<3>:O QCDBF<2>:O QCDBF<1>:O QCDBF<0>:O 
*.PININFO RawdataWrtClk:O ResetFlag:O TOAReset:O TOA_Latch:O TOTReset:O vdd:B 
*.PININFO vss:B
XI10 net020 QC0 iTOA_Latch net022 vdd vss / DLGen_400p_Mulstage_PSel
XI11 net018 iTOA_Latch iTOAReset1 net031 vdd vss / DLGen_400p_Mulstage_PSel
XI12 net019 iRawdataWrtClk iTOTReset net030 vdd vss / DLGen_400p_Mulstage_PSel
XI34 clk40 vdd vss net067 / INVD4_LVT_ELT_schematic
XI90 QC4 vdd vss net023 / INVD1_LVT_ELT_schematic
XI41 net066 vdd vss iRawdataWrtClk / INVD1_LVT_ELT_schematic
XI13 net033 vdd vss iTOAReset / INVD1_LVT_ELT_schematic
XI87 net065 vdd vss net063 / INVD1_LVT_ELT_schematic
XI92 net035 vdd vss ResetFlag / INVD1_LVT_ELT_schematic
XI89 QC2 vdd vss QC2N / INVD1_LVT_ELT_schematic
XI4 net064 vdd vss iEncdataWrtClk / INVD1_LVT_ELT_schematic
XI91 QC4 QC5 vdd vss QCP1 / XOR2D1_LVT_ELT
XI80 vdd vss net019 / TIEL_LVT_ELT
XI71 vdd vss net020 / TIEL_LVT_ELT
XI70 vdd vss net018 / TIEL_LVT_ELT
XI3 QC2 clk40 vdd vss net064 / ND2D1_LVT_ELT
XI42 net067 QC1 vdd vss net066 / ND2D1_LVT_ELT
XI94 iResetFlag resetn vdd vss net035 / ND2D1_LVT_ELT
XI14 iTOAReset1 iTOTReset vdd vss net033 / ND2D1_LVT_ELT
XI76 net063 clk40 vdd vss iResetFlag / ND2D1_LVT_ELT
XI88 QC2N QC3 vdd vss net065 / ND2D1_LVT_ELT
XI93 rstn clk40 QCP1 QC1 vdd vss / DFCNQD1_LVT_ELT
XI19 iTOTReset TOA_clk net017 QC0 vdd vss / DFCNQD1_LVT_ELT
XI81 rstn1 start net023 QC4 vdd vss / DFCNQD1_LVT_ELT
XI84 vdd vss rstn1 / TIEH_LVT_ELT_schematic
XI77 vdd vss net030 / TIEH_LVT_ELT_schematic
XI73 vdd vss net031 / TIEH_LVT_ELT_schematic
XI74 vdd vss net022 / TIEH_LVT_ELT_schematic
XI43 vdd vss net017 / TIEH_LVT_ELT_schematic
XI24 vdd vss rstn / TIEH_LVT_ELT_schematic
XI67 rstn clk40 QC2 QC3 vdd vss / DDFNCNQD1_LVT_ELT
XI85 rstn1 clk40 QC4 QC5 vdd vss / DDFNCNQD1_LVT_ELT
XI86 rstn clk40 QC1 QC2 vdd vss / DDFNCNQD1_LVT_ELT
XI2 iRawdataWrtClk vdd vss RawdataWrtClk / CKBD1_LVT_ELT
XI100<5> QC5 vdd vss QCDBF<5> / CKBD1_LVT_ELT
XI100<4> QC4 vdd vss QCDBF<4> / CKBD1_LVT_ELT
XI100<3> QC3 vdd vss QCDBF<3> / CKBD1_LVT_ELT
XI100<2> QC2 vdd vss QCDBF<2> / CKBD1_LVT_ELT
XI100<1> QC1 vdd vss QCDBF<1> / CKBD1_LVT_ELT
XI100<0> QC0 vdd vss QCDBF<0> / CKBD1_LVT_ELT
XI18 iTOAReset vdd vss TOAReset / CKBD1_LVT_ELT
XI7 iTOA_Latch vdd vss TOA_Latch / CKBD1_LVT_ELT
XI5 iTOTReset vdd vss TOTReset / CKBD1_LVT_ELT
XI1 iEncdataWrtClk vdd vss EncdataWrtClk / CKBD1_LVT_ELT
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1_Controller
* Cell Name:    DCAP25n_LVT_ELT
* View Name:    schematic
************************************************************************

.SUBCKT DCAP25n_LVT_ELT VDD VSS
*.PININFO VDD:B VSS:B
MM4 VSS VDD VSS VSS nch_25 l=4.115u w=2.44u m=1
.ENDS

************************************************************************
* Library Name: ETROC1_TDC1_Controller
* Cell Name:    TDC_Controller_V2
* View Name:    schematic
************************************************************************

.SUBCKT TDC_Controller_V2 CPIN DBF_QC<5> DBF_QC<4> DBF_QC<3> DBF_QC<2> 
+ DBF_QC<1> DBF_QC<0> EncdataWrtClk RESETN1 RESETN2 RO_DBF_QC<5> RO_DBF_QC<4> 
+ RO_DBF_QC<3> RO_DBF_QC<2> RO_DBF_QC<1> RO_DBF_QC<0> RawdataWrtClk ResetFlag 
+ TOAReset TOA_Latch TOA_clk TOTReset TOT_clk autoReset clk40 clk40_Buf clk320 
+ clk320_Buf enable meaWindow polaritySel pulse resetn rstn_clk40 rstn_ext 
+ start synReset testMode vdd vss
*.PININFO autoReset:I clk40:I clk320:I enable:I polaritySel:I pulse:I resetn:I 
*.PININFO testMode:I DBF_QC<5>:O DBF_QC<4>:O DBF_QC<3>:O DBF_QC<2>:O 
*.PININFO DBF_QC<1>:O DBF_QC<0>:O EncdataWrtClk:O RESETN1:O RESETN2:O 
*.PININFO RO_DBF_QC<5>:O RO_DBF_QC<4>:O RO_DBF_QC<3>:O RO_DBF_QC<2>:O 
*.PININFO RO_DBF_QC<1>:O RO_DBF_QC<0>:O RawdataWrtClk:O ResetFlag:O TOAReset:O 
*.PININFO TOA_Latch:O TOA_clk:O TOTReset:O TOT_clk:O rstn_clk40:O rstn_ext:O 
*.PININFO start:O CPIN:B clk40_Buf:B clk320_Buf:B meaWindow:B synReset:B vdd:B 
*.PININFO vss:B
XI45 iTOA_clk vdd vss TOA_clk / CKBD2_LVT_ELT_schematic
XI44 iTOT_clk vdd vss TOT_clk / CKBD2_LVT_ELT_schematic
XI2 istart vdd vss start / CKBD2_LVT_ELT_schematic
XI0 CPIN DBF_QC<5> DBF_QC<4> DBF_QC<3> DBF_QC<2> DBF_QC<1> DBF_QC<0> RESETN1 
+ RESETN2 iTOA_clk iTOT_clk autoReset clk40_Buf clk320_Buf enable meaWindow 
+ polaritySel pulse resetn rstn_clk40 rstn_ext istart synReset testMode vdd 
+ vss / TDC_Start_PulGen_V2
XI6 clk320 vdd vss clk320_Buf / CKBD4_LVT_ELT_schematic
XI5 clk40 vdd vss clk40_Buf / CKBD4_LVT_ELT_schematic
XI1 EncdataWrtClk RO_DBF_QC<5> RO_DBF_QC<4> RO_DBF_QC<3> RO_DBF_QC<2> 
+ RO_DBF_QC<1> RO_DBF_QC<0> RawdataWrtClk ResetFlag TOAReset TOA_Latch 
+ iTOA_clk TOTReset clk40_Buf resetn DBF_QC<0> vdd vss / TDC_RO_Con_V2
XI4<16> vdd vss / DCAP25n_LVT_ELT
XI4<15> vdd vss / DCAP25n_LVT_ELT
XI4<14> vdd vss / DCAP25n_LVT_ELT
XI4<13> vdd vss / DCAP25n_LVT_ELT
XI4<12> vdd vss / DCAP25n_LVT_ELT
XI4<11> vdd vss / DCAP25n_LVT_ELT
XI4<10> vdd vss / DCAP25n_LVT_ELT
XI4<9> vdd vss / DCAP25n_LVT_ELT
XI4<8> vdd vss / DCAP25n_LVT_ELT
XI4<7> vdd vss / DCAP25n_LVT_ELT
XI4<6> vdd vss / DCAP25n_LVT_ELT
XI4<5> vdd vss / DCAP25n_LVT_ELT
XI4<4> vdd vss / DCAP25n_LVT_ELT
XI4<3> vdd vss / DCAP25n_LVT_ELT
XI4<2> vdd vss / DCAP25n_LVT_ELT
XI4<1> vdd vss / DCAP25n_LVT_ELT
XI4<0> vdd vss / DCAP25n_LVT_ELT
.ENDS

************************************************************************
* Library Name: ETROC1_HsLib
* Cell Name:    DCAP25n_LVT_ELT_schematic
* View Name:    schematic
************************************************************************

.SUBCKT DCAP25n_LVT_ELT_schematic VDD VSS
*.PININFO VDD:B VSS:B
MM4 VSS VDD VSS VSS nch_25 l=4.115u w=2.44u m=1
.ENDS

************************************************************************
* Library Name: ETROC2_TDCWrap
* Cell Name:    CapUnit
* View Name:    schematic
************************************************************************

.SUBCKT CapUnit VDD VSS
*.PININFO VDD:B VSS:B
XI0<4> VDD VSS / DCAP25n_LVT_ELT_schematic
XI0<3> VDD VSS / DCAP25n_LVT_ELT_schematic
XI0<2> VDD VSS / DCAP25n_LVT_ELT_schematic
XI0<1> VDD VSS / DCAP25n_LVT_ELT_schematic
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OD25DCAP64
* View Name:    schematic
************************************************************************

.SUBCKT OD25DCAP64 VDD VSS
*.PININFO VDD:B VSS:B
MMI3 VSS VDD VSS VSS nch_25 l=2.52u w=530.0n m=1
MMI4 VSS VDD VSS VSS nch_25 l=2.52u w=530.0n m=1
MMI2 VSS VDD VSS VSS nch_25 l=2.52u w=530.0n m=1
MM_u2 VSS VDD VSS VSS nch_25 l=2.52u w=530.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OD25DCAP32
* View Name:    schematic
************************************************************************

.SUBCKT OD25DCAP32 VDD VSS
*.PININFO VDD:B VSS:B
MMI1 VSS VDD VSS VSS nch_25 l=2.15u w=530.0n m=1
MM_u2 VSS VDD VSS VSS nch_25 l=2.15u w=530.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OD25DCAP16
* View Name:    schematic
************************************************************************

.SUBCKT OD25DCAP16 VDD VSS
*.PININFO VDD:B VSS:B
MM_u2 VSS VDD VSS VSS nch_25 l=1.41u w=530.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DCAP8
* View Name:    schematic
************************************************************************

.SUBCKT DCAP8 VDD VSS
*.PININFO VDD:B VSS:B
MMI4 VSS net9 VSS VSS nch l=880.0n w=300n m=1
MM_u2 net11 net9 VSS VSS nch l=60n w=300n m=1
MMI3 VDD net11 VDD VDD pch l=880.0n w=430.0n m=1
MM_u1 net9 net11 VDD VDD pch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DCAP4
* View Name:    schematic
************************************************************************

.SUBCKT DCAP4 VDD VSS
*.PININFO VDD:B VSS:B
MMI4 VSS net9 VSS VSS nch l=80n w=330.0n m=1
MM_u2 net11 net9 VSS VSS nch l=60n w=330.0n m=1
MMI3 VDD net11 VDD VDD pch l=80n w=460.0n m=1
MM_u1 net9 net11 VDD VDD pch l=60n w=460.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DCAP
* View Name:    schematic
************************************************************************

.SUBCKT DCAP VDD VSS
*.PININFO VDD:B VSS:B
MM_u2 net7 net5 VSS VSS nch l=60n w=345.00n m=1
MM_u1 net5 net7 VDD VDD pch l=60n w=485.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INVD0
* View Name:    schematic
************************************************************************

.SUBCKT INVD0 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MMU1-M_u2 ZN I VSS VSS nch l=60n w=195.00n m=1
MMU1-M_u3 ZN I VDD VDD pch l=60n w=260.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INVD1
* View Name:    schematic
************************************************************************

.SUBCKT INVD1 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MMU1-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    NR2D1
* View Name:    schematic
************************************************************************

.SUBCKT NR2D1 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMI1-M_u3 ZN A2 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u4 ZN A1 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u1 net13 A2 VDD VDD pch l=60n w=520.0n m=1
MMI1-M_u2 ZN A1 net13 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AOI21D1
* View Name:    schematic
************************************************************************

.SUBCKT AOI21D1 A1 A2 B VDD VSS ZN
*.PININFO A1:I A2:I B:I ZN:O VDD:B VSS:B
MM_u3 net5 A1 ZN VDD pch l=60n w=520.0n m=1
MM_u2 net5 B VDD VDD pch l=60n w=520.0n m=1
MM_u4 net5 A2 ZN VDD pch l=60n w=520.0n m=1
MMI2 ZN A1 net13 VSS nch l=60n w=390.0n m=1
MM_u7 ZN B VSS VSS nch l=60n w=390.0n m=1
MMI3 net13 A2 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    XNR3D1
* View Name:    schematic
************************************************************************

.SUBCKT XNR3D1 A1 A2 A3 VDD VSS ZN
*.PININFO A1:I A2:I A3:I ZN:O VDD:B VSS:B
MM_u6-M_u2 net53 net5 net11 VDD pch l=60n w=260.0n m=1
MMI0-MU1 net37 net53 VDD VDD pch l=60n w=340.0n m=1
MMI3-MU1 net20 net67 VDD VDD pch l=60n w=260.0n m=1
MMI1-M_u3 net67 A3 VDD VDD pch l=60n w=520.0n m=1
MMU22-M_u3 ZN net81 VDD VDD pch l=60n w=520.0n m=1
MMU11-M_u2 net67 net9 net81 VDD pch l=60n w=450.0n m=1
MMI3-MU2 net81 net11 net20 VDD pch l=60n w=320.0n m=1
MMI0-MU2 net11 A2 net37 VDD pch l=60n w=360.0n m=1
MMU12-M_u3 net9 net11 VDD VDD pch l=60n w=260.0n m=1
MM_u8-M_u3 net5 A2 VDD VDD pch l=60n w=260.0n m=1
MM_u2-M_u3 net53 A1 VDD VDD pch l=60n w=520.0n m=1
MM_u6-M_u3 net53 A2 net11 VSS nch l=60n w=195.00n m=1
MMI3-MU3 net81 net9 net84 VSS nch l=60n w=230.0n m=1
MMU22-M_u2 ZN net81 VSS VSS nch l=60n w=390.0n m=1
MMU12-M_u2 net9 net11 VSS VSS nch l=60n w=195.00n m=1
MMU11-M_u3 net67 net11 net81 VSS nch l=60n w=280.0n m=1
MMI3-MU4 net84 net67 VSS VSS nch l=60n w=230.0n m=1
MM_u8-M_u2 net5 A2 VSS VSS nch l=60n w=195.00n m=1
MMI0-MU3 net11 net5 net45 VSS nch l=60n w=210.0n m=1
MM_u2-M_u2 net53 A1 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u2 net67 A3 VSS VSS nch l=60n w=390.0n m=1
MMI0-MU4 net45 net53 VSS VSS nch l=60n w=210.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    FA1D0
* View Name:    schematic
************************************************************************

.SUBCKT FA1D0 A B CI CO S VDD VSS
*.PININFO A:I B:I CI:I CO:O S:O VDD:B VSS:B
MMI14-M_u3 net13 B net67 VSS nch l=60n w=210.0n m=1
MMU27-M_u3 net49 net9 net100 VSS nch l=60n w=190.0n m=1
MMI15-M_u3 net109 net67 net104 VSS nch l=60n w=350.0n m=1
MMU25-M_u3 net97 net67 net100 VSS nch l=60n w=350.0n m=1
MMI17-M_u2 net109 net97 VSS VSS nch l=60n w=350.0n m=1
MMI13-M_u3 net81 net49 net67 VSS nch l=60n w=390.0n m=1
MMU17-M_u3 net97 net9 net104 VSS nch l=60n w=170.0n m=1
MMI18-M_u2 net97 CI VSS VSS nch l=60n w=350.0n m=1
MMU3-M_u2 net49 B VSS VSS nch l=60n w=390.0n m=1
MMU18-M_u2 S net104 VSS VSS nch l=60n w=195.00n m=1
MMI20-M_u2 net13 A VSS VSS nch l=60n w=390.0n m=1
MMI19-M_u2 net9 net67 VSS VSS nch l=60n w=390.0n m=1
MMU28-M_u2 CO net100 VSS VSS nch l=60n w=195.00n m=1
MMI21-M_u2 net81 net13 VSS VSS nch l=60n w=390.0n m=1
MMI17-M_u3 net109 net97 VDD VDD pch l=60n w=520.0n m=1
MMU18-M_u3 S net104 VDD VDD pch l=60n w=260.0n m=1
MMI15-M_u2 net109 net9 net104 VDD pch l=60n w=440.0n m=1
MMU25-M_u2 net97 net9 net100 VDD pch l=60n w=460.0n m=1
MMU28-M_u3 CO net100 VDD VDD pch l=60n w=260.0n m=1
MMU27-M_u2 net49 net67 net100 VDD pch l=60n w=400n m=1
MMI19-M_u3 net9 net67 VDD VDD pch l=60n w=520.0n m=1
MMI21-M_u3 net81 net13 VDD VDD pch l=60n w=520.0n m=1
MMI13-M_u2 net81 B net67 VDD pch l=60n w=400n m=1
MMI18-M_u3 net97 CI VDD VDD pch l=60n w=520.0n m=1
MMI14-M_u2 net13 net49 net67 VDD pch l=60n w=340.0n m=1
MMU17-M_u2 net97 net67 net104 VDD pch l=60n w=260.0n m=1
MMU3-M_u3 net49 B VDD VDD pch l=60n w=520.0n m=1
MMI20-M_u3 net13 A VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    FA1D1
* View Name:    schematic
************************************************************************

.SUBCKT FA1D1 A B CI CO S VDD VSS
*.PININFO A:I B:I CI:I CO:O S:O VDD:B VSS:B
MMU26_1-M_u2 net123 CI VSS VSS nch l=60n w=390.0n m=1
MMU1_0-M_u2 net9 A VSS VSS nch l=60n w=390.0n m=1
MMI15-M_u3 net125 net72 net96 VSS nch l=60n w=320.0n m=1
MMI12_0-M_u2 net109 net9 VSS VSS nch l=60n w=390.0n m=1
MMI19-M_u3 net123 net72 net7 VSS nch l=60n w=320.0n m=1
MMI21-M_u3 net9 B net72 VSS nch l=60n w=210.0n m=1
MMI18-M_u3 net123 net33 net96 VSS nch l=60n w=170.0n m=1
MMI16-M_u2 net125 net123 VSS VSS nch l=60n w=265.00n m=1
MMI17-M_u2 net33 net72 VSS VSS nch l=60n w=390.0n m=1
MMI13-M_u3 net109 net81 net72 VSS nch l=60n w=320.0n m=1
MMU26_0-M_u2 net123 CI VSS VSS nch l=60n w=390.0n m=1
MMI12_1-M_u2 net109 net9 VSS VSS nch l=60n w=390.0n m=1
MMU3-M_u2 net81 B VSS VSS nch l=60n w=390.0n m=1
MMU18-M_u2 S net96 VSS VSS nch l=60n w=390.0n m=1
MMU1_1-M_u2 net9 A VSS VSS nch l=60n w=390.0n m=1
MMU28-M_u2 CO net7 VSS VSS nch l=60n w=390.0n m=1
MMI20-M_u3 net81 net33 net7 VSS nch l=60n w=200n m=1
MMI17-M_u3 net33 net72 VDD VDD pch l=60n w=490.0n m=1
MMU18-M_u3 S net96 VDD VDD pch l=60n w=520.0n m=1
MMI15-M_u2 net125 net33 net96 VDD pch l=60n w=450.0n m=1
MMI16-M_u3 net125 net123 VDD VDD pch l=60n w=520.0n m=1
MMU1_0-M_u3 net9 A VDD VDD pch l=60n w=520.0n m=1
MMU28-M_u3 CO net7 VDD VDD pch l=60n w=520.0n m=1
MMI13-M_u2 net109 B net72 VDD pch l=60n w=410.0n m=1
MMU26_1-M_u3 net123 CI VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u3 net9 A VDD VDD pch l=60n w=520.0n m=1
MMU26_0-M_u3 net123 CI VDD VDD pch l=60n w=520.0n m=1
MMI18-M_u2 net123 net72 net96 VDD pch l=60n w=260.0n m=1
MMI12_1-M_u3 net109 net9 VDD VDD pch l=60n w=520.0n m=1
MMI12_0-M_u3 net109 net9 VDD VDD pch l=60n w=520.0n m=1
MMI20-M_u2 net81 net72 net7 VDD pch l=60n w=380.0n m=1
MMU3-M_u3 net81 B VDD VDD pch l=60n w=490.0n m=1
MMI19-M_u2 net123 net33 net7 VDD pch l=60n w=450.0n m=1
MMI21-M_u2 net9 net81 net72 VDD pch l=60n w=305.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AN2XD1
* View Name:    schematic
************************************************************************

.SUBCKT AN2XD1 A1 A2 VDD VSS Z
*.PININFO A1:I A2:I Z:O VDD:B VSS:B
MM_u2-M_u4 net9 A2 VSS VSS nch l=60n w=390.0n m=1
MM_u2-M_u3 net5 A1 net9 VSS nch l=60n w=390.0n m=1
MM_u3-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MM_u3-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u2 net5 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u1 net5 A1 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AN2D4
* View Name:    schematic
************************************************************************

.SUBCKT AN2D4 A1 A2 VDD VSS Z
*.PININFO A1:I A2:I Z:O VDD:B VSS:B
MM_u3_2-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_0-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_3-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u2_0-M_u1 net5 A1 VDD VDD pch l=60n w=520.0n m=1
MM_u2_1-M_u1 net5 A1 VDD VDD pch l=60n w=520.0n m=1
MM_u2_0-M_u2 net5 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u2_1-M_u2 net5 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MM_u2_0-M_u4 net57 A2 VSS VSS nch l=60n w=390.0n m=1
MM_u3_2-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MM_u2_1-M_u4 net44 A2 VSS VSS nch l=60n w=390.0n m=1
MM_u3_3-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MM_u2_1-M_u3 net5 A1 net44 VSS nch l=60n w=390.0n m=1
MM_u2_0-M_u3 net5 A1 net57 VSS nch l=60n w=390.0n m=1
MM_u3_0-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AN3XD1
* View Name:    schematic
************************************************************************

.SUBCKT AN3XD1 A1 A2 A3 VDD VSS Z
*.PININFO A1:I A2:I A3:I Z:O VDD:B VSS:B
MM_u4-M_u6 net13 A3 VSS VSS nch l=60n w=390.0n m=1
MM_u3-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MM_u4-M_u5 net5 A2 net13 VSS nch l=60n w=390.0n m=1
MM_u4-M_u4 net11 A1 net5 VSS nch l=60n w=390.0n m=1
MM_u3-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u4-M_u3 net11 A3 VDD VDD pch l=60n w=520.0n m=1
MM_u4-M_u1 net11 A1 VDD VDD pch l=60n w=520.0n m=1
MM_u4-M_u2 net11 A2 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AN4XD1
* View Name:    schematic
************************************************************************

.SUBCKT AN4XD1 A1 A2 A3 A4 VDD VSS Z
*.PININFO A1:I A2:I A3:I A4:I Z:O VDD:B VSS:B
MMU30-MI0 net17 A2 net20 VSS nch l=60n w=390.0n m=1
MMU30-M_u5 net25 A1 net17 VSS nch l=60n w=390.0n m=1
MMU30-MI1 net20 A3 net1 VSS nch l=60n w=390.0n m=1
MM_u3-M_u2 Z net25 VSS VSS nch l=60n w=390.0n m=1
MMU30-MI2 net1 A4 VSS VSS nch l=60n w=390.0n m=1
MM_u3-M_u3 Z net25 VDD VDD pch l=60n w=520.0n m=1
MMU30-M_u1 net25 A1 VDD VDD pch l=60n w=520.0n m=1
MMU30-M_u2 net25 A2 VDD VDD pch l=60n w=520.0n m=1
MMU30-M_u3 net25 A3 VDD VDD pch l=60n w=520.0n m=1
MMU30-M_u4 net25 A4 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    HA1D2
* View Name:    schematic
************************************************************************

.SUBCKT HA1D2 A B CO S VDD VSS
*.PININFO A:I B:I CO:O S:O VDD:B VSS:B
MMU4_1-M_u3 S net44 VDD VDD pch l=60n w=520.0n m=1
MMU1_0-M_u3 net9 A VDD VDD pch l=60n w=520.0n m=1
MMU7-M_u2 net13 net5 net44 VDD pch l=60n w=520.0n m=1
MMU9-M_u1 net33 A VDD VDD pch l=60n w=520.0n m=1
MMU9-M_u2 net33 B VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u3 net9 A VDD VDD pch l=60n w=520.0n m=1
MMU4_0-M_u3 S net44 VDD VDD pch l=60n w=520.0n m=1
MMU5_1-M_u3 CO net33 VDD VDD pch l=60n w=520.0n m=1
MMU2_1-M_u3 net13 net9 VDD VDD pch l=60n w=260.0n m=1
MMU2_0-M_u3 net13 net9 VDD VDD pch l=60n w=260.0n m=1
MMI1-M_u2 net9 B net44 VDD pch l=60n w=310.0n m=1
MMU3-M_u3 net5 B VDD VDD pch l=60n w=285.00n m=1
MMU5_0-M_u3 CO net33 VDD VDD pch l=60n w=520.0n m=1
MMU2_0-M_u2 net13 net9 VSS VSS nch l=60n w=195.00n m=1
MMU9-M_u4 net97 B VSS VSS nch l=60n w=390.0n m=1
MMU1_0-M_u2 net9 A VSS VSS nch l=60n w=390.0n m=1
MMU2_1-M_u2 net13 net9 VSS VSS nch l=60n w=195.00n m=1
MMU9-M_u3 net33 A net97 VSS nch l=60n w=390.0n m=1
MMU5_1-M_u2 CO net33 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u3 net9 net5 net44 VSS nch l=60n w=205.00n m=1
MMU4_0-M_u2 S net44 VSS VSS nch l=60n w=390.0n m=1
MMU4_1-M_u2 S net44 VSS VSS nch l=60n w=390.0n m=1
MMU7-M_u3 net13 B net44 VSS nch l=60n w=290.0n m=1
MMU3-M_u2 net5 B VSS VSS nch l=60n w=390.0n m=1
MMU5_0-M_u2 CO net33 VSS VSS nch l=60n w=390.0n m=1
MMU1_1-M_u2 net9 A VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    ND3D1
* View Name:    schematic
************************************************************************

.SUBCKT ND3D1 A1 A2 A3 VDD VSS ZN
*.PININFO A1:I A2:I A3:I ZN:O VDD:B VSS:B
MMI1-M_u5 net9 A2 net1 VSS nch l=60n w=390.0n m=1
MMI1-M_u4 ZN A1 net9 VSS nch l=60n w=390.0n m=1
MMI1-M_u6 net1 A3 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMI1-M_u3 ZN A3 VDD VDD pch l=60n w=520.0n m=1
MMI1-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    XOR2D1
* View Name:    schematic
************************************************************************

.SUBCKT XOR2D1 A1 A2 VDD VSS Z
*.PININFO A1:I A2:I Z:O VDD:B VSS:B
MM_u6-M_u2 net27 A1 net44 VDD pch l=60n w=340.0n m=1
MM_u4-M_u3 Z net44 VDD VDD pch l=60n w=520.0n m=1
MM_u5-M_u3 net5 net27 VDD VDD pch l=60n w=210.0n m=1
MM_u8-M_u3 net9 A1 VDD VDD pch l=60n w=260.0n m=1
MMI1-M_u2 net5 net9 net44 VDD pch l=60n w=310.0n m=1
MM_u2-M_u3 net27 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u6-M_u3 net27 net9 net44 VSS nch l=60n w=320.0n m=1
MMI1-M_u3 net5 A1 net44 VSS nch l=60n w=310.0n m=1
MM_u8-M_u2 net9 A1 VSS VSS nch l=60n w=195.00n m=1
MM_u4-M_u2 Z net44 VSS VSS nch l=60n w=390.0n m=1
MM_u2-M_u2 net27 A2 VSS VSS nch l=60n w=390.0n m=1
MM_u5-M_u2 net5 net27 VSS VSS nch l=60n w=190.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    HA1D1
* View Name:    schematic
************************************************************************

.SUBCKT HA1D1 A B CO S VDD VSS
*.PININFO A:I B:I CO:O S:O VDD:B VSS:B
MMU1_0-M_u3 net9 A VDD VDD pch l=60n w=520.0n m=1
MMU7-M_u2 net13 net5 net67 VDD pch l=60n w=520.0n m=1
MMU9-M_u1 net61 A VDD VDD pch l=60n w=520.0n m=1
MMU5-M_u3 CO net61 VDD VDD pch l=60n w=520.0n m=1
MMU9-M_u2 net61 B VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u3 net9 A VDD VDD pch l=60n w=520.0n m=1
MMU2-M_u3 net13 net9 VDD VDD pch l=60n w=520.0n m=1
MMU8-M_u2 net9 B net67 VDD pch l=60n w=310.0n m=1
MMU3-M_u3 net5 B VDD VDD pch l=60n w=285.00n m=1
MMU4-M_u3 S net67 VDD VDD pch l=60n w=520.0n m=1
MMU8-M_u3 net9 net5 net67 VSS nch l=60n w=205.00n m=1
MMU9-M_u4 net64 B VSS VSS nch l=60n w=390.0n m=1
MMU1_0-M_u2 net9 A VSS VSS nch l=60n w=390.0n m=1
MMU4-M_u2 S net67 VSS VSS nch l=60n w=390.0n m=1
MMU9-M_u3 net61 A net64 VSS nch l=60n w=390.0n m=1
MMU7-M_u3 net13 B net67 VSS nch l=60n w=290.0n m=1
MMU3-M_u2 net5 B VSS VSS nch l=60n w=390.0n m=1
MMU2-M_u2 net13 net9 VSS VSS nch l=60n w=390.0n m=1
MMU1_1-M_u2 net9 A VSS VSS nch l=60n w=390.0n m=1
MMU5-M_u2 CO net61 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OA21D1
* View Name:    schematic
************************************************************************

.SUBCKT OA21D1 A1 A2 B VDD VSS Z
*.PININFO A1:I A2:I B:I Z:O VDD:B VSS:B
MMI8-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMI9 net5 A1 net1 VDD pch l=60n w=520.0n m=1
MM_u2 net5 B VDD VDD pch l=60n w=520.0n m=1
MMI7 net1 A2 VDD VDD pch l=60n w=520.0n m=1
MMI6 net24 B VSS VSS nch l=60n w=390.0n m=1
MMI11 net5 A1 net24 VSS nch l=60n w=390.0n m=1
MMI12 net5 A2 net24 VSS nch l=60n w=390.0n m=1
MMI8-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AN4D2
* View Name:    schematic
************************************************************************

.SUBCKT AN4D2 A1 A2 A3 A4 VDD VSS Z
*.PININFO A1:I A2:I A3:I A4:I Z:O VDD:B VSS:B
MMU18_0-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MMU20-M_u1 net9 A1 VDD VDD pch l=60n w=520.0n m=1
MMU20-M_u4 net9 A4 VDD VDD pch l=60n w=520.0n m=1
MMU20-M_u2 net9 A2 VDD VDD pch l=60n w=520.0n m=1
MMU18_1-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MMU20-M_u3 net9 A3 VDD VDD pch l=60n w=520.0n m=1
MMU20-MI2 net44 A4 VSS VSS nch l=60n w=390.0n m=1
MMU20-MI1 net40 A3 net44 VSS nch l=60n w=390.0n m=1
MMU20-MI0 net37 A2 net40 VSS nch l=60n w=390.0n m=1
MMU18_0-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
MMU20-M_u5 net9 A1 net37 VSS nch l=60n w=390.0n m=1
MMU18_1-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INR2D1
* View Name:    schematic
************************************************************************

.SUBCKT INR2D1 A1 B1 VDD VSS ZN
*.PININFO A1:I B1:I ZN:O VDD:B VSS:B
MMU1-M_u3 ZN net11 VSS VSS nch l=60n w=390.0n m=1
MMU1-M_u4 ZN B1 VSS VSS nch l=60n w=390.0n m=1
MMU6-M_u2 net11 A1 VSS VSS nch l=60n w=195.00n m=1
MMU6-M_u3 net11 A1 VDD VDD pch l=60n w=260.0n m=1
MMU1-M_u2 ZN B1 net20 VDD pch l=60n w=520.0n m=1
MMU1-M_u1 net20 net11 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKXOR2D1
* View Name:    schematic
************************************************************************

.SUBCKT CKXOR2D1 A1 A2 VDD VSS Z
*.PININFO A1:I A2:I Z:O VDD:B VSS:B
MM_u6-M_u2 net27 A1 net44 VDD pch l=60n w=290.0n m=1
MM_u4-M_u3 Z net44 VDD VDD pch l=60n w=520.0n m=1
MM_u5-M_u3 net5 net27 VDD VDD pch l=60n w=290.0n m=1
MM_u8-M_u3 net9 A1 VDD VDD pch l=60n w=260.0n m=1
MMI0-M_u2 net5 net9 net44 VDD pch l=60n w=290.0n m=1
MM_u2-M_u3 net27 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u6-M_u3 net27 net9 net44 VSS nch l=60n w=195.00n m=1
MMI0-M_u3 net5 A1 net44 VSS nch l=60n w=195.00n m=1
MM_u8-M_u2 net9 A1 VSS VSS nch l=60n w=195.00n m=1
MM_u4-M_u2 Z net44 VSS VSS nch l=60n w=390.0n m=1
MM_u2-M_u2 net27 A2 VSS VSS nch l=60n w=390.0n m=1
MM_u5-M_u2 net5 net27 VSS VSS nch l=60n w=195.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AN2D1
* View Name:    schematic
************************************************************************

.SUBCKT AN2D1 A1 A2 VDD VSS Z
*.PININFO A1:I A2:I Z:O VDD:B VSS:B
MM_u3-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u1 net5 A1 VDD VDD pch l=60n w=260.0n m=1
MM_u2-M_u2 net5 A2 VDD VDD pch l=60n w=260.0n m=1
MM_u3-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MM_u2-M_u4 net17 A2 VSS VSS nch l=60n w=195.00n m=1
MM_u2-M_u3 net5 A1 net17 VSS nch l=60n w=195.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKAN2D1
* View Name:    schematic
************************************************************************

.SUBCKT CKAN2D1 A1 A2 VDD VSS Z
*.PININFO A1:I A2:I Z:O VDD:B VSS:B
MM_u2-M_u2 net5 A2 VDD VDD pch l=60n w=195.00n m=1
MM_u2-M_u1 net5 A1 VDD VDD pch l=60n w=195.00n m=1
MM_u3-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u4 net21 A2 VSS VSS nch l=60n w=195.00n m=1
MM_u3-M_u2 Z net5 VSS VSS nch l=60n w=280.0n m=1
MM_u2-M_u3 net5 A1 net21 VSS nch l=60n w=195.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DFQD1
* View Name:    schematic
************************************************************************

.SUBCKT DFQD1 CP D Q VDD VSS
*.PININFO CP:I D:I Q:O VDD:B VSS:B
MMI53-M_u2 net7 net13 VSS VSS nch l=60n w=390.0n m=1
MMI4 net24 net63 VSS VSS nch l=60n w=370.0n m=1
MMI56 net37 net7 VSS VSS nch l=60n w=150.0n m=1
MMI13-M_u2 net11 net67 VSS VSS nch l=60n w=390.0n m=1
MMI50 net11 net25 net13 VSS nch l=60n w=190.0n m=1
MMI32-M_u2 net25 net63 VSS VSS nch l=60n w=195.00n m=1
MMI5 net67 D net24 VSS nch l=60n w=370.0n m=1
MMI31-M_u2 net63 CP VSS VSS nch l=60n w=195.00n m=1
MMI49 net13 net63 net37 VSS nch l=60n w=150.0n m=1
MMI48 net9 net11 VSS VSS nch l=60n w=150.0n m=1
MMI27-M_u2 Q net7 VSS VSS nch l=60n w=390.0n m=1
MMI47 net67 net25 net9 VSS nch l=60n w=150.0n m=1
MMI53-M_u3 net7 net13 VDD VDD pch l=60n w=520.0n m=1
MMI32-M_u3 net25 net63 VDD VDD pch l=60n w=260.0n m=1
MMI43 net56 net11 VDD VDD pch l=60n w=150.0n m=1
MMI6 net67 D net49 VDD pch l=60n w=460.0n m=1
MMI31-M_u3 net63 CP VDD VDD pch l=60n w=260.0n m=1
MMI27-M_u3 Q net7 VDD VDD pch l=60n w=520.0n m=1
MMI57 net13 net25 net72 VDD pch l=60n w=150.0n m=1
MMI13-M_u3 net11 net67 VDD VDD pch l=60n w=520.0n m=1
MMI52 net11 net63 net13 VDD pch l=60n w=260.0n m=1
MMI51 net72 net7 VDD VDD pch l=60n w=150.0n m=1
MMI45 net67 net63 net56 VDD pch l=60n w=150.0n m=1
MMI7 net49 net25 VDD VDD pch l=60n w=460.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DFQD4
* View Name:    schematic
************************************************************************

.SUBCKT DFQD4 CP D Q VDD VSS
*.PININFO CP:I D:I Q:O VDD:B VSS:B
MMI27_1-M_u2 Q net81 VSS VSS nch l=60n w=390.0n m=1
MMI4 net20 net123 VSS VSS nch l=60n w=370.0n m=1
MMI27_2-M_u2 Q net81 VSS VSS nch l=60n w=390.0n m=1
MMI56_1-M_u2 net81 net96 VSS VSS nch l=60n w=195.00n m=1
MMI27_3-M_u2 Q net81 VSS VSS nch l=60n w=390.0n m=1
MMI13-M_u2 net97 net17 VSS VSS nch l=60n w=390.0n m=1
MMI56_0-M_u2 net81 net96 VSS VSS nch l=60n w=195.00n m=1
MMI29 net96 net123 net9 VSS nch l=60n w=150.0n m=1
MMI50 net97 net67 net96 VSS nch l=60n w=190.0n m=1
MMI32-M_u2 net67 net123 VSS VSS nch l=60n w=390.0n m=1
MMI27_0-M_u2 Q net81 VSS VSS nch l=60n w=390.0n m=1
MMI5 net17 D net20 VSS nch l=60n w=370.0n m=1
MMI31-M_u2 net123 CP VSS VSS nch l=60n w=390.0n m=1
MMI26 net9 net81 VSS VSS nch l=60n w=150.0n m=1
MMI48 net5 net97 VSS VSS nch l=60n w=150.0n m=1
MMI47 net17 net67 net5 VSS nch l=60n w=150.0n m=1
MMI27_3-M_u3 Q net81 VDD VDD pch l=60n w=520.0n m=1
MMI32-M_u3 net67 net123 VDD VDD pch l=60n w=520.0n m=1
MMI43 net72 net97 VDD VDD pch l=60n w=150.0n m=1
MMI6 net17 D net116 VDD pch l=60n w=460.0n m=1
MMI27_1-M_u3 Q net81 VDD VDD pch l=60n w=520.0n m=1
MMI31-M_u3 net123 CP VDD VDD pch l=60n w=520.0n m=1
MMI56_1-M_u3 net81 net96 VDD VDD pch l=60n w=260.0n m=1
MMI13-M_u3 net97 net17 VDD VDD pch l=60n w=520.0n m=1
MMI52 net97 net123 net96 VDD pch l=60n w=260.0n m=1
MMI27_0-M_u3 Q net81 VDD VDD pch l=60n w=520.0n m=1
MMI24 net85 net81 VDD VDD pch l=60n w=150.0n m=1
MMI56_0-M_u3 net81 net96 VDD VDD pch l=60n w=260.0n m=1
MMI27_2-M_u3 Q net81 VDD VDD pch l=60n w=520.0n m=1
MMI28 net96 net67 net85 VDD pch l=60n w=150.0n m=1
MMI45 net17 net123 net72 VDD pch l=60n w=150.0n m=1
MMI7 net116 net67 VDD VDD pch l=60n w=460.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DFCNQD1
* View Name:    schematic
************************************************************************

.SUBCKT DFCNQD1 CDN CP D Q VDD VSS
*.PININFO CDN:I CP:I D:I Q:O VDD:B VSS:B
MMI4 net53 net5 VSS VSS nch l=60n w=350.0n m=1
MMI21-M_u3 net81 net51 net9 VSS nch l=60n w=390.0n m=1
MMI13-M_u2 net37 net97 VSS VSS nch l=60n w=160.0n m=1
MMI29 net51 net5 net44 VSS nch l=60n w=150.0n m=1
MMI15 net37 net63 net51 VSS nch l=60n w=160.0n m=1
MMI32-M_u2 net63 net5 VSS VSS nch l=60n w=195.00n m=1
MMI5 net97 D net53 VSS nch l=60n w=350.0n m=1
MMI49 net20 CDN VSS VSS nch l=60n w=150.0n m=1
MMI26 net44 net81 VSS VSS nch l=60n w=150.0n m=1
MMI48 net17 net37 net20 VSS nch l=60n w=150.0n m=1
MMI27-M_u2 Q net81 VSS VSS nch l=60n w=390.0n m=1
MMI21-M_u4 net9 CDN VSS VSS nch l=60n w=390.0n m=1
MMI22-M_u2 net5 CP VSS VSS nch l=60n w=195.00n m=1
MMI47 net97 net63 net17 VSS nch l=60n w=150.0n m=1
MMI22-M_u3 net5 CP VDD VDD pch l=60n w=260.0n m=1
MMI32-M_u3 net63 net5 VDD VDD pch l=60n w=260.0n m=1
MMI43 net101 net37 VDD VDD pch l=60n w=150.0n m=1
MMI6 net97 D net100 VDD pch l=60n w=460.0n m=1
MMI27-M_u3 Q net81 VDD VDD pch l=60n w=520.0n m=1
MMI44 net101 CDN VDD VDD pch l=60n w=150.0n m=1
MMI13-M_u3 net37 net97 VDD VDD pch l=60n w=220.0n m=1
MMI21-M_u1 net81 net51 VDD VDD pch l=60n w=400n m=1
MMI16 net37 net5 net51 VDD pch l=60n w=245.00n m=1
MMI24 net72 net81 VDD VDD pch l=60n w=150.0n m=1
MMI28 net51 net63 net72 VDD pch l=60n w=150.0n m=1
MMI45 net97 net5 net101 VDD pch l=60n w=150.0n m=1
MMI7 net100 net63 VDD VDD pch l=60n w=460.0n m=1
MMI21-M_u2 net81 CDN VDD VDD pch l=60n w=400n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DFCNQD4
* View Name:    schematic
************************************************************************

.SUBCKT DFCNQD4 CDN CP D Q VDD VSS
*.PININFO CDN:I CP:I D:I Q:O VDD:B VSS:B
MMI22-M_u3 Q net123 VDD VDD pch l=60n w=520.0n m=1
MMI38 net16 net123 VDD VDD pch l=60n w=150.0n m=1
MMI32-M_u3 net79 net67 VDD VDD pch l=60n w=520.0n m=1
MMI43 net61 net125 VDD VDD pch l=60n w=150.0n m=1
MMI6 net9 D net1 VDD pch l=60n w=460.0n m=1
MMI31-M_u3 net67 CP VDD VDD pch l=60n w=520.0n m=1
MMI27-M_u3 Q net123 VDD VDD pch l=60n w=520.0n m=1
MMI36-M_u2 net123 CDN VDD VDD pch l=60n w=440.0n m=1
MMI44 net61 CDN VDD VDD pch l=60n w=150.0n m=1
MMI36-M_u1 net123 net13 VDD VDD pch l=60n w=440.0n m=1
MMI13-M_u3 net125 net9 VDD VDD pch l=60n w=220.0n m=1
MMI24-M_u3 Q net123 VDD VDD pch l=60n w=520.0n m=1
MMI16 net125 net67 net13 VDD pch l=60n w=270.0n m=1
MMI30-M_u1 net123 net13 VDD VDD pch l=60n w=440.0n m=1
MMI30-M_u2 net123 CDN VDD VDD pch l=60n w=440.0n m=1
MMI28 net13 net79 net16 VDD pch l=60n w=150.0n m=1
MMI45 net9 net67 net61 VDD pch l=60n w=150.0n m=1
MMI25-M_u3 Q net123 VDD VDD pch l=60n w=520.0n m=1
MMI7 net1 net79 VDD VDD pch l=60n w=460.0n m=1
MMI24-M_u2 Q net123 VSS VSS nch l=60n w=390.0n m=1
MMI30-M_u4 net145 CDN VSS VSS nch l=60n w=210.0n m=1
MMI4 net112 net67 VSS VSS nch l=60n w=350.0n m=1
MMI13-M_u2 net125 net9 VSS VSS nch l=60n w=190.0n m=1
MMI30-M_u3 net123 net13 net145 VSS nch l=60n w=210.0n m=1
MMI29 net13 net67 net93 VSS nch l=60n w=150.0n m=1
MMI15 net125 net79 net13 VSS nch l=60n w=190.0n m=1
MMI25-M_u2 Q net123 VSS VSS nch l=60n w=390.0n m=1
MMI36-M_u3 net123 net13 net97 VSS nch l=60n w=210.0n m=1
MMI32-M_u2 net79 net67 VSS VSS nch l=60n w=390.0n m=1
MMI5 net9 D net112 VSS nch l=60n w=350.0n m=1
MMI31-M_u2 net67 CP VSS VSS nch l=60n w=390.0n m=1
MMI49 net92 CDN VSS VSS nch l=60n w=150.0n m=1
MMI36-M_u4 net97 CDN VSS VSS nch l=60n w=210.0n m=1
MMI26 net93 net123 VSS VSS nch l=60n w=150.0n m=1
MMI48 net80 net125 net92 VSS nch l=60n w=150.0n m=1
MMI27-M_u2 Q net123 VSS VSS nch l=60n w=390.0n m=1
MMI22-M_u2 Q net123 VSS VSS nch l=60n w=390.0n m=1
MMI47 net9 net79 net80 VSS nch l=60n w=150.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    MUX2D0
* View Name:    schematic
************************************************************************

.SUBCKT MUX2D0 I0 I1 S VDD VSS Z
*.PININFO I0:I I1:I S:I Z:O VDD:B VSS:B
MMU29-M_u3 Z net5 VDD VDD pch l=60n w=260.0n m=1
MMI15-M_u3 net17 S VDD VDD pch l=60n w=250.0n m=1
MMI111 net13 I0 VDD VDD pch l=60n w=260.0n m=1
MMI24 net9 I1 VDD VDD pch l=60n w=260.0n m=1
MMI5 net5 S net13 VDD pch l=60n w=260.0n m=1
MMI25 net5 net17 net9 VDD pch l=60n w=260.0n m=1
MMI15-M_u2 net17 S VSS VSS nch l=60n w=195.00n m=1
MMI20 net36 I1 VSS VSS nch l=60n w=195.00n m=1
MMI12 net5 net17 net25 VSS nch l=60n w=195.00n m=1
MMI21 net5 S net36 VSS nch l=60n w=195.00n m=1
MMU29-M_u2 Z net5 VSS VSS nch l=60n w=195.00n m=1
MMI19 net25 I0 VSS VSS nch l=60n w=195.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OR2D1
* View Name:    schematic
************************************************************************

.SUBCKT OR2D1 A1 A2 VDD VSS Z
*.PININFO A1:I A2:I Z:O VDD:B VSS:B
MMU1-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MM_u7-M_u4 net5 A1 VSS VSS nch l=60n w=195.00n m=1
MM_u7-M_u3 net5 A2 VSS VSS nch l=60n w=195.00n m=1
MMU1-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u7-M_u1 net17 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u7-M_u2 net5 A1 net17 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    ND2D1
* View Name:    schematic
************************************************************************

.SUBCKT ND2D1 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMI1-M_u3 ZN A1 net1 VSS nch l=60n w=390.0n m=1
MMI1-M_u4 net1 A2 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMI1-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    ND3D2
* View Name:    schematic
************************************************************************

.SUBCKT ND3D2 A1 A2 A3 VDD VSS ZN
*.PININFO A1:I A2:I A3:I ZN:O VDD:B VSS:B
MMI0_0-M_u3 ZN A3 VDD VDD pch l=60n w=520.0n m=1
MMI0_0-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMI0_1-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMI0_1-M_u3 ZN A3 VDD VDD pch l=60n w=520.0n m=1
MMI0_0-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMI0_1-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMI0_1-M_u5 net44 A2 net37 VSS nch l=60n w=390.0n m=1
MMI0_1-M_u4 ZN A1 net44 VSS nch l=60n w=390.0n m=1
MMI0_1-M_u6 net37 A3 VSS VSS nch l=60n w=390.0n m=1
MMI0_0-M_u6 net33 A3 VSS VSS nch l=60n w=390.0n m=1
MMI0_0-M_u5 net29 A2 net33 VSS nch l=60n w=390.0n m=1
MMI0_0-M_u4 ZN A1 net29 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    MAOI22D2
* View Name:    schematic
************************************************************************

.SUBCKT MAOI22D2 A1 A2 B1 B2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I ZN:O VDD:B VSS:B
MMI1 net25 A1 net28 VSS nch l=60n w=390.0n m=1
MMI2 net28 A2 VSS VSS nch l=60n w=390.0n m=1
MMU8 net9 net25 VSS VSS nch l=60n w=390.0n m=1
MMU16_0-M_u2 ZN net51 VSS VSS nch l=60n w=390.0n m=1
MMU9 net9 B1 net51 VSS nch l=60n w=390.0n m=1
MMU16_1-M_u2 ZN net51 VSS VSS nch l=60n w=390.0n m=1
MMU10 net9 B2 net51 VSS nch l=60n w=390.0n m=1
MMU5 net51 net25 VDD VDD pch l=60n w=520.0n m=1
MMU16_1-M_u3 ZN net51 VDD VDD pch l=60n w=520.0n m=1
MMU4 net25 A1 VDD VDD pch l=60n w=520.0n m=1
MMI4 VDD B2 net44 VDD pch l=60n w=520.0n m=1
MMU16_0-M_u3 ZN net51 VDD VDD pch l=60n w=520.0n m=1
MMI5 net44 B1 net51 VDD pch l=60n w=520.0n m=1
MMU3 net25 A2 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    MUX2ND0
* View Name:    schematic
************************************************************************

.SUBCKT MUX2ND0 I0 I1 S VDD VSS ZN
*.PININFO I0:I I1:I S:I ZN:O VDD:B VSS:B
MMI15-M_u3 net37 S VDD VDD pch l=60n w=260.0n m=1
MMI111 net13 I0 VDD VDD pch l=60n w=310.0n m=1
MMI24 net9 I1 VDD VDD pch l=60n w=520.0n m=1
MMI5 ZN S net13 VDD pch l=60n w=390.0n m=1
MMI25 ZN net37 net9 VDD pch l=60n w=390.0n m=1
MMI15-M_u2 net37 S VSS VSS nch l=60n w=210.0n m=1
MMI20 net33 I1 VSS VSS nch l=60n w=390.0n m=1
MMI12 ZN net37 net32 VSS nch l=60n w=230.0n m=1
MMI21 ZN S net33 VSS nch l=60n w=230.0n m=1
MMI19 net32 I0 VSS VSS nch l=60n w=230.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IAO22D2
* View Name:    schematic
************************************************************************

.SUBCKT IAO22D2 A1 A2 B1 B2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I ZN:O VDD:B VSS:B
MMU50-M_u4 net25 B1 VSS VSS nch l=60n w=390.0n m=1
MMU51_0-M_u2 ZN net5 VSS VSS nch l=60n w=390.0n m=1
MMU53 net13 A2 VSS VSS nch l=60n w=390.0n m=1
MMU54 net13 A1 VSS VSS nch l=60n w=390.0n m=1
MMU51_1-M_u2 ZN net5 VSS VSS nch l=60n w=390.0n m=1
MMU52 net5 net37 net13 VSS nch l=60n w=390.0n m=1
MMU50-M_u3 net37 B2 net25 VSS nch l=60n w=390.0n m=1
MMU50-M_u1 net37 B2 VDD VDD pch l=60n w=260.0n m=1
MMU51_1-M_u1 ZN net5 VDD VDD pch l=60n w=520.0n m=1
MMU51_0-M_u1 ZN net5 VDD VDD pch l=60n w=520.0n m=1
MMI16-MI13 net36 A1 VDD VDD pch l=60n w=520.0n m=1
MMU50-M_u2 net37 B1 VDD VDD pch l=60n w=260.0n m=1
MMI16-MI12 net5 A2 net36 VDD pch l=60n w=520.0n m=1
MMU47 net5 net37 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AOI22D1
* View Name:    schematic
************************************************************************

.SUBCKT AOI22D1 A1 A2 B1 B2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I ZN:O VDD:B VSS:B
MMI3 ZN B1 net1 VSS nch l=60n w=390.0n m=1
MMI9 ZN A1 net5 VSS nch l=60n w=390.0n m=1
MMI10 net5 A2 VSS VSS nch l=60n w=390.0n m=1
MMI8 net1 B2 VSS VSS nch l=60n w=390.0n m=1
MM_u3 net20 A2 ZN VDD pch l=60n w=520.0n m=1
MM_u5 VDD B2 net20 VDD pch l=60n w=520.0n m=1
MM_u2 net20 A1 ZN VDD pch l=60n w=520.0n m=1
MM_u4 VDD B1 net20 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OAI22D0
* View Name:    schematic
************************************************************************

.SUBCKT OAI22D0 A1 A2 B1 B2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I ZN:O VDD:B VSS:B
MM_u4 net13 B2 VSS VSS nch l=60n w=195.00n m=1
MMI8 ZN A2 net13 VSS nch l=60n w=195.00n m=1
MMI9 ZN A1 net13 VSS nch l=60n w=195.00n m=1
MMI7 net13 B1 VSS VSS nch l=60n w=195.00n m=1
MMI4 ZN B1 net32 VDD pch l=60n w=260.0n m=1
MMI6 ZN A1 net17 VDD pch l=60n w=260.0n m=1
MMU24 net32 B2 VDD VDD pch l=60n w=260.0n m=1
MMI5 net17 A2 VDD VDD pch l=60n w=260.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    NR2XD2
* View Name:    schematic
************************************************************************

.SUBCKT NR2XD2 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMI2-M_u2 ZN A1 net1 VDD pch l=60n w=2.08u m=1
MMI2-M_u1 net1 A2 VDD VDD pch l=60n w=2.08u m=1
MMI2-M_u3 ZN A2 VSS VSS nch l=60n w=780.0n m=1
MMI2-M_u4 ZN A1 VSS VSS nch l=60n w=780.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IND3D1
* View Name:    schematic
************************************************************************

.SUBCKT IND3D1 A1 B1 B2 VDD VSS ZN
*.PININFO A1:I B1:I B2:I ZN:O VDD:B VSS:B
MMI4 VDD net19 ZN VDD pch l=60n w=520.0n m=1
MMI11 VDD B2 ZN VDD pch l=60n w=520.0n m=1
MM_u16 VDD B1 ZN VDD pch l=60n w=520.0n m=1
MMI5-M_u3 net19 A1 VDD VDD pch l=60n w=260.0n m=1
MMI5-M_u2 net19 A1 VSS VSS nch l=60n w=195.00n m=1
MMI6 net25 B1 net17 VSS nch l=60n w=390.0n m=1
MMI12 ZN B2 net25 VSS nch l=60n w=390.0n m=1
MMI7 net17 net19 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OAI21D1
* View Name:    schematic
************************************************************************

.SUBCKT OAI21D1 A1 A2 B VDD VSS ZN
*.PININFO A1:I A2:I B:I ZN:O VDD:B VSS:B
MMI16-MI13 net9 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u9 ZN B VDD VDD pch l=60n w=520.0n m=1
MMI16-MI12 ZN A1 net9 VDD pch l=60n w=520.0n m=1
MM_u3 ZN A2 net24 VSS nch l=60n w=390.0n m=1
MM_u4 net24 B VSS VSS nch l=60n w=390.0n m=1
MM_u2 ZN A1 net24 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    NR2XD1
* View Name:    schematic
************************************************************************

.SUBCKT NR2XD1 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMI1-M_u3 ZN A2 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u4 ZN A1 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u1 net13 A2 VDD VDD pch l=60n w=1.04u m=1
MMI1-M_u2 ZN A1 net13 VDD pch l=60n w=1.04u m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    XNR2D1
* View Name:    schematic
************************************************************************

.SUBCKT XNR2D1 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MM_u6-M_u2 net27 net9 net44 VDD pch l=60n w=370.0n m=1
MM_u4-M_u3 ZN net44 VDD VDD pch l=60n w=520.0n m=1
MM_u5-M_u3 net5 net27 VDD VDD pch l=60n w=260.0n m=1
MM_u8-M_u3 net9 A1 VDD VDD pch l=60n w=260.0n m=1
MMI0-M_u2 net5 A1 net44 VDD pch l=60n w=235.00n m=1
MM_u2-M_u3 net27 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u6-M_u3 net27 A1 net44 VSS nch l=60n w=225.00n m=1
MMI0-M_u3 net5 net9 net44 VSS nch l=60n w=190.0n m=1
MM_u8-M_u2 net9 A1 VSS VSS nch l=60n w=195.00n m=1
MM_u4-M_u2 ZN net44 VSS VSS nch l=60n w=390.0n m=1
MM_u2-M_u2 net27 A2 VSS VSS nch l=60n w=390.0n m=1
MM_u5-M_u2 net5 net27 VSS VSS nch l=60n w=190.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AO21D1
* View Name:    schematic
************************************************************************

.SUBCKT AO21D1 A1 A2 B VDD VSS Z
*.PININFO A1:I A2:I B:I Z:O VDD:B VSS:B
MM_u7 net5 A1 net1 VSS nch l=60n w=390.0n m=1
MMI8-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMI6 net5 B VSS VSS nch l=60n w=390.0n m=1
MMI7 net1 A2 VSS VSS nch l=60n w=390.0n m=1
MM_u3 net25 A1 net5 VDD pch l=60n w=520.0n m=1
MM_u2 net25 B VDD VDD pch l=60n w=520.0n m=1
MM_u4 net25 A2 net5 VDD pch l=60n w=520.0n m=1
MMI8-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IOA21D1
* View Name:    schematic
************************************************************************

.SUBCKT IOA21D1 A1 A2 B VDD VSS ZN
*.PININFO A1:I A2:I B:I ZN:O VDD:B VSS:B
MMU35-M_u2 net5 A2 VDD VDD pch l=60n w=260.0n m=1
MMU36-M_u1 ZN B VDD VDD pch l=60n w=520.0n m=1
MMU35-M_u1 net5 A1 VDD VDD pch l=60n w=260.0n m=1
MMU36-M_u2 ZN net5 VDD VDD pch l=60n w=520.0n m=1
MMU35-M_u4 net29 A2 VSS VSS nch l=60n w=195.00n m=1
MMU35-M_u3 net5 A1 net29 VSS nch l=60n w=195.00n m=1
MMU36-M_u3 ZN B net24 VSS nch l=60n w=390.0n m=1
MMU36-M_u4 net24 net5 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AO222D1
* View Name:    schematic
************************************************************************

.SUBCKT AO222D1 A1 A2 B1 B2 C1 C2 VDD VSS Z
*.PININFO A1:I A2:I B1:I B2:I C1:I C2:I Z:O VDD:B VSS:B
MMI11 net20 A2 net24 VDD pch l=60n w=520.0n m=1
MMI12 net20 A1 net24 VDD pch l=60n w=520.0n m=1
MMI9 net9 B2 net20 VDD pch l=60n w=520.0n m=1
MMU27 VDD C2 net9 VDD pch l=60n w=520.0n m=1
MMI10 net9 B1 net20 VDD pch l=60n w=520.0n m=1
MMI15-M_u3 Z net24 VDD VDD pch l=60n w=520.0n m=1
MMI8 VDD C1 net9 VDD pch l=60n w=520.0n m=1
MMI14-M_u11 net53 C2 VSS VSS nch l=60n w=390.0n m=1
MMI6-M_u11 net44 A2 VSS VSS nch l=60n w=390.0n m=1
MMI15-M_u2 Z net24 VSS VSS nch l=60n w=390.0n m=1
MMI6-M_u10 net24 A1 net44 VSS nch l=60n w=390.0n m=1
MMI13-M_u10 net24 B1 net33 VSS nch l=60n w=390.0n m=1
MMI13-M_u11 net33 B2 VSS VSS nch l=60n w=390.0n m=1
MMI14-M_u10 net24 C1 net53 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    HA1D0
* View Name:    schematic
************************************************************************

.SUBCKT HA1D0 A B CO S VDD VSS
*.PININFO A:I B:I CO:O S:O VDD:B VSS:B
MMU1-M_u3 net9 A VDD VDD pch l=60n w=520.0n m=1
MMU7-M_u2 net13 net5 net72 VDD pch l=60n w=520.0n m=1
MMU9-M_u1 net25 A VDD VDD pch l=60n w=260.0n m=1
MMU5-M_u3 CO net25 VDD VDD pch l=60n w=260.0n m=1
MMU9-M_u2 net25 B VDD VDD pch l=60n w=260.0n m=1
MMU2-M_u3 net13 net9 VDD VDD pch l=60n w=520.0n m=1
MMU8-M_u2 net9 B net72 VDD pch l=60n w=310.0n m=1
MMU3-M_u3 net5 B VDD VDD pch l=60n w=285.00n m=1
MMU4-M_u3 S net72 VDD VDD pch l=60n w=260.0n m=1
MMU8-M_u3 net9 net5 net72 VSS nch l=60n w=205.00n m=1
MMU9-M_u4 net56 B VSS VSS nch l=60n w=195.00n m=1
MMU1-M_u2 net9 A VSS VSS nch l=60n w=390.0n m=1
MMU4-M_u2 S net72 VSS VSS nch l=60n w=195.00n m=1
MMU9-M_u3 net25 A net56 VSS nch l=60n w=195.00n m=1
MMU7-M_u3 net13 B net72 VSS nch l=60n w=290.0n m=1
MMU3-M_u2 net5 B VSS VSS nch l=60n w=390.0n m=1
MMU2-M_u2 net13 net9 VSS VSS nch l=60n w=390.0n m=1
MMU5-M_u2 CO net25 VSS VSS nch l=60n w=195.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    NR3D0
* View Name:    schematic
************************************************************************

.SUBCKT NR3D0 A1 A2 A3 VDD VSS ZN
*.PININFO A1:I A2:I A3:I ZN:O VDD:B VSS:B
MMI3 ZN A1 VSS VSS nch l=60n w=195.00n m=1
MMI2 ZN A2 VSS VSS nch l=60n w=195.00n m=1
MM_u4 ZN A3 VSS VSS nch l=60n w=195.00n m=1
MMI1 ZN A1 net13 VDD pch l=60n w=520.0n m=1
MM_u1 net17 A3 VDD VDD pch l=60n w=520.0n m=1
MMI0 net13 A2 net17 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AO221D1
* View Name:    schematic
************************************************************************

.SUBCKT AO221D1 A1 A2 B1 B2 C VDD VSS Z
*.PININFO A1:I A2:I B1:I B2:I C:I Z:O VDD:B VSS:B
MMI1-M_u10 net5 A1 net9 VSS nch l=60n w=390.0n m=1
MMI17-M_u10 net5 B1 net20 VSS nch l=60n w=390.0n m=1
MMI8-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u11 net9 A2 VSS VSS nch l=60n w=390.0n m=1
MMU20 net5 C VSS VSS nch l=60n w=390.0n m=1
MMI17-M_u11 net20 B2 VSS VSS nch l=60n w=390.0n m=1
MMI5 net44 A1 net5 VDD pch l=60n w=520.0n m=1
MMI2 net33 B2 net44 VDD pch l=60n w=520.0n m=1
MMU22 VDD C net33 VDD pch l=60n w=520.0n m=1
MMI3 net33 B1 net44 VDD pch l=60n w=520.0n m=1
MMI4 net44 A2 net5 VDD pch l=60n w=520.0n m=1
MMI8-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OAI21D2
* View Name:    schematic
************************************************************************

.SUBCKT OAI21D2 A1 A2 B VDD VSS ZN
*.PININFO A1:I A2:I B:I ZN:O VDD:B VSS:B
MM_u9_1 ZN B VDD VDD pch l=60n w=520.0n m=1
MMI16_1-MI13 net17 A2 VDD VDD pch l=60n w=520.0n m=1
MMI16_0-MI13 net13 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u9_0 ZN B VDD VDD pch l=60n w=520.0n m=1
MMI16_1-MI12 ZN A1 net17 VDD pch l=60n w=520.0n m=1
MMI16_0-MI12 ZN A1 net13 VDD pch l=60n w=520.0n m=1
MMI1 net33 B VSS VSS nch l=60n w=780.0n m=1
MMI0 ZN A1 net33 VSS nch l=60n w=780.0n m=1
MM_u3 ZN A2 net33 VSS nch l=60n w=780.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    ND4D1
* View Name:    schematic
************************************************************************

.SUBCKT ND4D1 A1 A2 A3 A4 VDD VSS ZN
*.PININFO A1:I A2:I A3:I A4:I ZN:O VDD:B VSS:B
MMI3 net13 A2 net9 VSS nch l=60n w=390.0n m=1
MMI4 net9 A3 net1 VSS nch l=60n w=390.0n m=1
MMU53 ZN A1 net13 VSS nch l=60n w=390.0n m=1
MMI5 net1 A4 VSS VSS nch l=60n w=390.0n m=1
MMI1 ZN A3 VDD VDD pch l=60n w=520.0n m=1
MMI2 ZN A4 VDD VDD pch l=60n w=520.0n m=1
MMI0 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMI7 ZN A1 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKND2D1
* View Name:    schematic
************************************************************************

.SUBCKT CKND2D1 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMI0-M_u3 ZN A1 net1 VSS nch l=60n w=390.0n m=1
MMI0-M_u4 net1 A2 VSS VSS nch l=60n w=390.0n m=1
MMI0-M_u1 ZN A1 VDD VDD pch l=60n w=390.0n m=1
MMI0-M_u2 ZN A2 VDD VDD pch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OR2XD1
* View Name:    schematic
************************************************************************

.SUBCKT OR2XD1 A1 A2 VDD VSS Z
*.PININFO A1:I A2:I Z:O VDD:B VSS:B
MMU1-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MM_u7-M_u4 net5 A1 VSS VSS nch l=60n w=390.0n m=1
MM_u7-M_u3 net5 A2 VSS VSS nch l=60n w=390.0n m=1
MMU1-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u7-M_u1 net17 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u7-M_u2 net5 A1 net17 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IND2D1
* View Name:    schematic
************************************************************************

.SUBCKT IND2D1 A1 B1 VDD VSS ZN
*.PININFO A1:I B1:I ZN:O VDD:B VSS:B
MMI2-M_u3 net9 A1 VDD VDD pch l=60n w=260.0n m=1
MMI11 VDD B1 ZN VDD pch l=60n w=520.0n m=1
MM_u16 VDD net9 ZN VDD pch l=60n w=520.0n m=1
MMI13 net21 net9 VSS VSS nch l=60n w=390.0n m=1
MMI2-M_u2 net9 A1 VSS VSS nch l=60n w=195.00n m=1
MMI12 ZN B1 net21 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INR3D0
* View Name:    schematic
************************************************************************

.SUBCKT INR3D0 A1 B1 B2 VDD VSS ZN
*.PININFO A1:I B1:I B2:I ZN:O VDD:B VSS:B
MMU9-M_u1 net13 net9 VDD VDD pch l=60n w=520.0n m=1
MMU47-M_u3 net9 A1 VDD VDD pch l=60n w=270.0n m=1
MMU9-M_u3 ZN B2 net1 VDD pch l=60n w=520.0n m=1
MMU9-M_u2 net1 B1 net13 VDD pch l=60n w=520.0n m=1
MMU9-M_u6 ZN B2 VSS VSS nch l=60n w=195.00n m=1
MMU9-M_u4 ZN net9 VSS VSS nch l=60n w=195.00n m=1
MMU9-M_u5 ZN B1 VSS VSS nch l=60n w=195.00n m=1
MMU47-M_u2 net9 A1 VSS VSS nch l=60n w=195.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AN2D2
* View Name:    schematic
************************************************************************

.SUBCKT AN2D2 A1 A2 VDD VSS Z
*.PININFO A1:I A2:I Z:O VDD:B VSS:B
MM_u3_1-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u2 net9 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u3_0-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u1 net9 A1 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u4 net29 A2 VSS VSS nch l=60n w=390.0n m=1
MM_u2-M_u3 net9 A1 net29 VSS nch l=60n w=390.0n m=1
MM_u3_1-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
MM_u3_0-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INR2XD0
* View Name:    schematic
************************************************************************

.SUBCKT INR2XD0 A1 B1 VDD VSS ZN
*.PININFO A1:I B1:I ZN:O VDD:B VSS:B
MMU1-M_u3 ZN net11 VSS VSS nch l=60n w=195.00n m=1
MMU1-M_u4 ZN B1 VSS VSS nch l=60n w=195.00n m=1
MMU6-M_u2 net11 A1 VSS VSS nch l=60n w=195.00n m=1
MMU6-M_u3 net11 A1 VDD VDD pch l=60n w=260.0n m=1
MMU1-M_u2 ZN B1 net20 VDD pch l=60n w=520.0n m=1
MMU1-M_u1 net20 net11 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AO221D0
* View Name:    schematic
************************************************************************

.SUBCKT AO221D0 A1 A2 B1 B2 C VDD VSS Z
*.PININFO A1:I A2:I B1:I B2:I C:I Z:O VDD:B VSS:B
MMU22 VDD C net9 VDD pch l=60n w=260.0n m=1
MMI9 net13 A2 net20 VDD pch l=60n w=260.0n m=1
MMI10 net13 A1 net20 VDD pch l=60n w=260.0n m=1
MMI6 net9 B2 net13 VDD pch l=60n w=260.0n m=1
MMI8-M_u3 Z net20 VDD VDD pch l=60n w=260.0n m=1
MMI7 net9 B1 net13 VDD pch l=60n w=260.0n m=1
MMI1-M_u10 net20 A1 net33 VSS nch l=60n w=195.00n m=1
MMI17-M_u10 net20 B1 net25 VSS nch l=60n w=195.00n m=1
MMI8-M_u2 Z net20 VSS VSS nch l=60n w=195.00n m=1
MMI1-M_u11 net33 A2 VSS VSS nch l=60n w=195.00n m=1
MMU20 net20 C VSS VSS nch l=60n w=195.00n m=1
MMI17-M_u11 net25 B2 VSS VSS nch l=60n w=195.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    MUX2D2
* View Name:    schematic
************************************************************************

.SUBCKT MUX2D2 I0 I1 S VDD VSS Z
*.PININFO I0:I I1:I S:I Z:O VDD:B VSS:B
MMU18-M_u3 net25 net17 net7 VSS nch l=60n w=230.0n m=1
MMI16-M_u2 net25 I0 VSS VSS nch l=60n w=230.0n m=1
MMI17-M_u2 net17 S VSS VSS nch l=60n w=195.00n m=1
MMI13-M_u3 net9 S net7 VSS nch l=60n w=240.0n m=1
MMI14-M_u2 net9 I1 VSS VSS nch l=60n w=390.0n m=1
MMU29_0-M_u2 Z net7 VSS VSS nch l=60n w=390.0n m=1
MMU29_1-M_u2 Z net7 VSS VSS nch l=60n w=390.0n m=1
MMI17-M_u3 net17 S VDD VDD pch l=60n w=260.0n m=1
MMI14-M_u3 net9 I1 VDD VDD pch l=60n w=520.0n m=1
MMU29_1-M_u3 Z net7 VDD VDD pch l=60n w=520.0n m=1
MMI16-M_u3 net25 I0 VDD VDD pch l=60n w=340.0n m=1
MMU29_0-M_u3 Z net7 VDD VDD pch l=60n w=520.0n m=1
MMI13-M_u2 net9 net17 net7 VDD pch l=60n w=350.0n m=1
MMU18-M_u2 net25 S net7 VDD pch l=60n w=410.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AO22D0
* View Name:    schematic
************************************************************************

.SUBCKT AO22D0 A1 A2 B1 B2 VDD VSS Z
*.PININFO A1:I A2:I B1:I B2:I Z:O VDD:B VSS:B
MMI23 net17 A2 VSS VSS nch l=60n w=195.00n m=1
MMI8-M_u2 Z net5 VSS VSS nch l=60n w=195.00n m=1
MMI16 net5 B1 net1 VSS nch l=60n w=195.00n m=1
MMI24 net5 A1 net17 VSS nch l=60n w=195.00n m=1
MMI22 net1 B2 VSS VSS nch l=60n w=195.00n m=1
MMI20 net5 A1 net33 VDD pch l=60n w=260.0n m=1
MM_u2 net33 B2 VDD VDD pch l=60n w=260.0n m=1
MMI19 net5 A2 net33 VDD pch l=60n w=260.0n m=1
MMI8-M_u3 Z net5 VDD VDD pch l=60n w=260.0n m=1
MMI21 net33 B1 VDD VDD pch l=60n w=260.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AO22D1
* View Name:    schematic
************************************************************************

.SUBCKT AO22D1 A1 A2 B1 B2 VDD VSS Z
*.PININFO A1:I A2:I B1:I B2:I Z:O VDD:B VSS:B
MMI20-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMI29 net13 A2 VSS VSS nch l=60n w=390.0n m=1
MMI22 net9 B2 VSS VSS nch l=60n w=390.0n m=1
MMI28 net5 A1 net13 VSS nch l=60n w=390.0n m=1
MMI21 net5 B1 net9 VSS nch l=60n w=390.0n m=1
MMI17 net25 B1 VDD VDD pch l=60n w=520.0n m=1
MMI19 net5 A1 net25 VDD pch l=60n w=520.0n m=1
MMI18 net5 A2 net25 VDD pch l=60n w=520.0n m=1
MMI15 net25 B2 VDD VDD pch l=60n w=520.0n m=1
MMI20-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IOA22D1
* View Name:    schematic
************************************************************************

.SUBCKT IOA22D1 A1 A2 B1 B2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I ZN:O VDD:B VSS:B
MMU35-M_u2 net25 A1 VDD VDD pch l=60n w=260.0n m=1
MMU35-M_u1 net25 A2 VDD VDD pch l=60n w=260.0n m=1
MMI16-MI13 net9 B1 VDD VDD pch l=60n w=520.0n m=1
MMI16-MI12 ZN B2 net9 VDD pch l=60n w=520.0n m=1
MMU30 ZN net25 VDD VDD pch l=60n w=520.0n m=1
MMU26 ZN net25 net29 VSS nch l=60n w=390.0n m=1
MMU35-M_u4 net33 A1 VSS VSS nch l=60n w=195.00n m=1
MMU24 net29 B1 VSS VSS nch l=60n w=390.0n m=1
MMU35-M_u3 net25 A2 net33 VSS nch l=60n w=195.00n m=1
MMU29 net29 B2 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OA211D1
* View Name:    schematic
************************************************************************

.SUBCKT OA211D1 A1 A2 B C VDD VSS Z
*.PININFO A1:I A2:I B:I C:I Z:O VDD:B VSS:B
MMI17 net17 C VSS VSS nch l=60n w=390.0n m=1
MMI15 net25 A1 net9 VSS nch l=60n w=390.0n m=1
MMI16 net9 B net17 VSS nch l=60n w=390.0n m=1
MMI11-M_u2 Z net25 VSS VSS nch l=60n w=390.0n m=1
MMI7 net25 A2 net9 VSS nch l=60n w=390.0n m=1
MMI13 net37 A1 VDD VDD pch l=60n w=520.0n m=1
MMI12 net25 C VDD VDD pch l=60n w=520.0n m=1
MM_u12 net25 B VDD VDD pch l=60n w=520.0n m=1
MMI14 net25 A2 net37 VDD pch l=60n w=520.0n m=1
MMI11-M_u3 Z net25 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OAI211D1
* View Name:    schematic
************************************************************************

.SUBCKT OAI211D1 A1 A2 B C VDD VSS ZN
*.PININFO A1:I A2:I B:I C:I ZN:O VDD:B VSS:B
MMI3 net13 C VSS VSS nch l=60n w=390.0n m=1
MMI2 net9 B net13 VSS nch l=60n w=390.0n m=1
MM_u3 ZN A2 net9 VSS nch l=60n w=390.0n m=1
MM_u2 ZN A1 net9 VSS nch l=60n w=390.0n m=1
MMI1 ZN A2 net25 VDD pch l=60n w=520.0n m=1
MMI0 net25 A1 VDD VDD pch l=60n w=520.0n m=1
MM_u11 ZN C VDD VDD pch l=60n w=520.0n m=1
MM_u12 ZN B VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OR2D2
* View Name:    schematic
************************************************************************

.SUBCKT OR2D2 A1 A2 VDD VSS Z
*.PININFO A1:I A2:I Z:O VDD:B VSS:B
MMU1_0-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
MM_u7-M_u4 net9 A1 VSS VSS nch l=60n w=195.00n m=1
MMU1_1-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
MM_u7-M_u3 net9 A2 VSS VSS nch l=60n w=195.00n m=1
MMU1_0-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MM_u7-M_u1 net20 A2 VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MM_u7-M_u2 net9 A1 net20 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    ND2D2
* View Name:    schematic
************************************************************************

.SUBCKT ND2D2 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMU3_1-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMU3_1-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMU3_0-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMU3_0-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMU3_0-M_u4 net20 A2 VSS VSS nch l=60n w=390.0n m=1
MMU3_1-M_u3 ZN A1 net28 VSS nch l=60n w=390.0n m=1
MMU3_1-M_u4 net28 A2 VSS VSS nch l=60n w=390.0n m=1
MMU3_0-M_u3 ZN A1 net20 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IOA21D2
* View Name:    schematic
************************************************************************

.SUBCKT IOA21D2 A1 A2 B VDD VSS ZN
*.PININFO A1:I A2:I B:I ZN:O VDD:B VSS:B
MMU36_0-M_u4 net21 net11 VSS VSS nch l=60n w=390.0n m=1
MMU35-M_u4 net17 A2 VSS VSS nch l=60n w=390.0n m=1
MMU35-M_u3 net11 A1 net17 VSS nch l=60n w=390.0n m=1
MMU36_1-M_u4 net9 net11 VSS VSS nch l=60n w=390.0n m=1
MMU36_1-M_u3 ZN B net9 VSS nch l=60n w=390.0n m=1
MMU36_0-M_u3 ZN B net21 VSS nch l=60n w=390.0n m=1
MMU36_1-M_u2 ZN net11 VDD VDD pch l=60n w=520.0n m=1
MMU36_1-M_u1 ZN B VDD VDD pch l=60n w=520.0n m=1
MMU36_0-M_u2 ZN net11 VDD VDD pch l=60n w=520.0n m=1
MMU35-M_u2 net11 A2 VDD VDD pch l=60n w=520.0n m=1
MMU36_0-M_u1 ZN B VDD VDD pch l=60n w=520.0n m=1
MMU35-M_u1 net11 A1 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AO21D4
* View Name:    schematic
************************************************************************

.SUBCKT AO21D4 A1 A2 B VDD VSS Z
*.PININFO A1:I A2:I B:I Z:O VDD:B VSS:B
MMI8_3-M_u3 Z net63 VDD VDD pch l=60n w=520.0n m=1
MM_u3 net13 A1 net63 VDD pch l=60n w=1.04u m=1
MMI8_0-M_u3 Z net63 VDD VDD pch l=60n w=520.0n m=1
MMI11 net13 A2 net63 VDD pch l=60n w=1.04u m=1
MMI12 VDD B net13 VDD pch l=60n w=1.04u m=1
MMI8_2-M_u3 Z net63 VDD VDD pch l=60n w=520.0n m=1
MMI8_1-M_u3 Z net63 VDD VDD pch l=60n w=520.0n m=1
MMI8_3-M_u2 Z net63 VSS VSS nch l=60n w=390.0n m=1
MMI7_1 net52 A2 VSS VSS nch l=60n w=390.0n m=1
MMI8_1-M_u2 Z net63 VSS VSS nch l=60n w=390.0n m=1
MM_u7_1 net63 A1 net52 VSS nch l=60n w=390.0n m=1
MMI8_0-M_u2 Z net63 VSS VSS nch l=60n w=390.0n m=1
MMI8_2-M_u2 Z net63 VSS VSS nch l=60n w=390.0n m=1
MM_u7_0 net63 A1 net33 VSS nch l=60n w=390.0n m=1
MMI7_0 net33 A2 VSS VSS nch l=60n w=390.0n m=1
MMI6 net63 B VSS VSS nch l=60n w=780.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INR2D2
* View Name:    schematic
************************************************************************

.SUBCKT INR2D2 A1 B1 VDD VSS ZN
*.PININFO A1:I B1:I ZN:O VDD:B VSS:B
MMU1_0-M_u4 ZN B1 VSS VSS nch l=60n w=390.0n m=1
MMU1_0-M_u3 ZN net5 VSS VSS nch l=60n w=390.0n m=1
MMU1_1-M_u3 ZN net5 VSS VSS nch l=60n w=390.0n m=1
MMU6-M_u2 net5 A1 VSS VSS nch l=60n w=390.0n m=1
MMU1_1-M_u4 ZN B1 VSS VSS nch l=60n w=390.0n m=1
MMU6-M_u3 net5 A1 VDD VDD pch l=60n w=520.0n m=1
MMU1_0-M_u2 ZN B1 net36 VDD pch l=60n w=520.0n m=1
MMU1_0-M_u1 net36 net5 VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u1 net25 net5 VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u2 ZN B1 net25 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INR2D4
* View Name:    schematic
************************************************************************

.SUBCKT INR2D4 A1 B1 VDD VSS ZN
*.PININFO A1:I B1:I ZN:O VDD:B VSS:B
MMU1_0-M_u2 ZN B1 net21 VDD pch l=60n w=520.0n m=1
MMU1_3-M_u2 ZN B1 net36 VDD pch l=60n w=520.0n m=1
MMU1_3-M_u1 net36 net9 VDD VDD pch l=60n w=520.0n m=1
MMI5_0-M_u3 net9 A1 VDD VDD pch l=60n w=520.0n m=1
MMU1_0-M_u1 net21 net9 VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u1 net17 net9 VDD VDD pch l=60n w=520.0n m=1
MMU1_2-M_u1 net13 net9 VDD VDD pch l=60n w=520.0n m=1
MMI5_1-M_u3 net9 A1 VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u2 ZN B1 net17 VDD pch l=60n w=520.0n m=1
MMU1_2-M_u2 ZN B1 net13 VDD pch l=60n w=520.0n m=1
MMI5_0-M_u2 net9 A1 VSS VSS nch l=60n w=390.0n m=1
MMU1_0-M_u4 ZN B1 VSS VSS nch l=60n w=390.0n m=1
MMU1_0-M_u3 ZN net9 VSS VSS nch l=60n w=390.0n m=1
MMI5_1-M_u2 net9 A1 VSS VSS nch l=60n w=390.0n m=1
MMU1_2-M_u4 ZN B1 VSS VSS nch l=60n w=390.0n m=1
MMU1_1-M_u3 ZN net9 VSS VSS nch l=60n w=390.0n m=1
MMU1_3-M_u3 ZN net9 VSS VSS nch l=60n w=390.0n m=1
MMU1_3-M_u4 ZN B1 VSS VSS nch l=60n w=390.0n m=1
MMU1_2-M_u3 ZN net9 VSS VSS nch l=60n w=390.0n m=1
MMU1_1-M_u4 ZN B1 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IIND4D1
* View Name:    schematic
************************************************************************

.SUBCKT IIND4D1 A1 A2 B1 B2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I ZN:O VDD:B VSS:B
MMI21-MI0 net21 B1 net24 VSS nch l=60n w=390.0n m=1
MMI21-MI1 net24 B2 net20 VSS nch l=60n w=390.0n m=1
MMI21-M_u5 ZN net45 net21 VSS nch l=60n w=390.0n m=1
MMI21-MI2 net20 net5 VSS VSS nch l=60n w=390.0n m=1
MMI20-M_u2 net5 A2 VSS VSS nch l=60n w=195.00n m=1
MMI19-M_u2 net45 A1 VSS VSS nch l=60n w=195.00n m=1
MMI19-M_u3 net45 A1 VDD VDD pch l=60n w=260.0n m=1
MMI21-M_u3 ZN B2 VDD VDD pch l=60n w=520.0n m=1
MMI21-M_u1 ZN net45 VDD VDD pch l=60n w=520.0n m=1
MMI21-M_u4 ZN net5 VDD VDD pch l=60n w=520.0n m=1
MMI21-M_u2 ZN B1 VDD VDD pch l=60n w=520.0n m=1
MMI20-M_u3 net5 A2 VDD VDD pch l=60n w=260.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IND2D2
* View Name:    schematic
************************************************************************

.SUBCKT IND2D2 A1 B1 VDD VSS ZN
*.PININFO A1:I B1:I ZN:O VDD:B VSS:B
MMI3 VDD net11 ZN VDD pch l=60n w=1.04u m=1
MM_u16 VDD B1 ZN VDD pch l=60n w=1.04u m=1
MMI9-M_u3 net11 A1 VDD VDD pch l=60n w=520.0n m=1
MMI9-M_u2 net11 A1 VSS VSS nch l=60n w=390.0n m=1
MMI4 net20 B1 VSS VSS nch l=60n w=390.0n m=1
MMI11 net21 B1 VSS VSS nch l=60n w=390.0n m=1
MMI12 ZN net11 net20 VSS nch l=60n w=390.0n m=1
MMI10 ZN net11 net21 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INR3D1
* View Name:    schematic
************************************************************************

.SUBCKT INR3D1 A1 B1 B2 VDD VSS ZN
*.PININFO A1:I B1:I B2:I ZN:O VDD:B VSS:B
MMI3 ZN B1 VSS VSS nch l=60n w=390.0n m=1
MMI4 ZN B2 VSS VSS nch l=60n w=390.0n m=1
MMU47-M_u2 net5 A1 VSS VSS nch l=60n w=390.0n m=1
MM_u4 ZN net5 VSS VSS nch l=60n w=390.0n m=1
MMI1 net32 B1 net44 VDD pch l=60n w=520.0n m=1
MMI6 net24 B1 net17 VDD pch l=60n w=520.0n m=1
MM_u1 net44 net5 VDD VDD pch l=60n w=520.0n m=1
MMI2 ZN B2 net32 VDD pch l=60n w=520.0n m=1
MMU47-M_u3 net5 A1 VDD VDD pch l=60n w=520.0n m=1
MMI5 ZN B2 net24 VDD pch l=60n w=520.0n m=1
MMI7 net17 net5 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DFD1
* View Name:    schematic
************************************************************************

.SUBCKT DFD1 CP D Q QN VDD VSS
*.PININFO CP:I D:I Q:O QN:O VDD:B VSS:B
MMI53-M_u2 net67 net100 VSS VSS nch l=60n w=390.0n m=1
MMI29-M_u2 QN net97 VSS VSS nch l=60n w=390.0n m=1
MMI4 net20 net13 VSS VSS nch l=60n w=370.0n m=1
MMI55 net97 net13 net100 VSS nch l=60n w=150.0n m=1
MMI13-M_u2 net11 net17 VSS VSS nch l=60n w=390.0n m=1
MMI50 net11 net99 net100 VSS nch l=60n w=200n m=1
MMI57-M_u2 net97 net67 VSS VSS nch l=60n w=195.00n m=1
MMI32-M_u2 net99 net13 VSS VSS nch l=60n w=180.0n m=1
MMI5 net17 D net20 VSS nch l=60n w=370.0n m=1
MMI31-M_u2 net13 CP VSS VSS nch l=60n w=195.00n m=1
MMI48 net9 net11 VSS VSS nch l=60n w=150.0n m=1
MMI27-M_u2 Q net67 VSS VSS nch l=60n w=390.0n m=1
MMI47 net17 net99 net9 VSS nch l=60n w=150.0n m=1
MMI53-M_u3 net67 net100 VDD VDD pch l=60n w=520.0n m=1
MMI54 net97 net99 net100 VDD pch l=60n w=150.0n m=1
MMI32-M_u3 net99 net13 VDD VDD pch l=60n w=260.0n m=1
MMI43 net60 net11 VDD VDD pch l=60n w=150.0n m=1
MMI6 net17 D net53 VDD pch l=60n w=460.0n m=1
MMI29-M_u3 QN net97 VDD VDD pch l=60n w=520.0n m=1
MMI31-M_u3 net13 CP VDD VDD pch l=60n w=260.0n m=1
MMI27-M_u3 Q net67 VDD VDD pch l=60n w=520.0n m=1
MMI13-M_u3 net11 net17 VDD VDD pch l=60n w=520.0n m=1
MMI57-M_u3 net97 net67 VDD VDD pch l=60n w=260.0n m=1
MMI52 net11 net13 net100 VDD pch l=60n w=215.00n m=1
MMI45 net17 net13 net60 VDD pch l=60n w=150.0n m=1
MMI7 net53 net99 VDD VDD pch l=60n w=460.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    NR2D2
* View Name:    schematic
************************************************************************

.SUBCKT NR2D2 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMI1_1-M_u3 ZN A2 VSS VSS nch l=60n w=390.0n m=1
MMI1_1-M_u4 ZN A1 VSS VSS nch l=60n w=390.0n m=1
MMI1_0-M_u4 ZN A1 VSS VSS nch l=60n w=390.0n m=1
MMI1_0-M_u3 ZN A2 VSS VSS nch l=60n w=390.0n m=1
MMI1_1-M_u2 ZN A1 net17 VDD pch l=60n w=530.0n m=1
MMI1_0-M_u1 net25 A2 VDD VDD pch l=60n w=530.0n m=1
MMI1_0-M_u2 ZN A1 net25 VDD pch l=60n w=530.0n m=1
MMI1_1-M_u1 net17 A2 VDD VDD pch l=60n w=530.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    XOR2D2
* View Name:    schematic
************************************************************************

.SUBCKT XOR2D2 A1 A2 VDD VSS Z
*.PININFO A1:I A2:I Z:O VDD:B VSS:B
MM_u6-M_u3 net5 net13 net20 VSS nch l=60n w=320.0n m=1
MMI2-M_u2 Z net20 VSS VSS nch l=60n w=390.0n m=1
MMI1-M_u3 net33 A1 net20 VSS nch l=60n w=310.0n m=1
MM_u8-M_u2 net13 A1 VSS VSS nch l=60n w=195.00n m=1
MM_u4-M_u2 Z net20 VSS VSS nch l=60n w=390.0n m=1
MM_u2-M_u2 net5 A2 VSS VSS nch l=60n w=390.0n m=1
MM_u5-M_u2 net33 net5 VSS VSS nch l=60n w=190.0n m=1
MMI2-M_u3 Z net20 VDD VDD pch l=60n w=520.0n m=1
MM_u6-M_u2 net5 A1 net20 VDD pch l=60n w=340.0n m=1
MM_u4-M_u3 Z net20 VDD VDD pch l=60n w=520.0n m=1
MM_u5-M_u3 net33 net5 VDD VDD pch l=60n w=260.0n m=1
MM_u8-M_u3 net13 A1 VDD VDD pch l=60n w=260.0n m=1
MMI1-M_u2 net33 net13 net20 VDD pch l=60n w=310.0n m=1
MM_u2-M_u3 net5 A2 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OAI22D1
* View Name:    schematic
************************************************************************

.SUBCKT OAI22D1 A1 A2 B1 B2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I ZN:O VDD:B VSS:B
MM_u3 ZN A1 net5 VSS nch l=60n w=390.0n m=1
MM_u5 net5 B1 VSS VSS nch l=60n w=390.0n m=1
MM_u4 net5 B2 VSS VSS nch l=60n w=390.0n m=1
MM_u2 ZN A2 net5 VSS nch l=60n w=390.0n m=1
MMI1 ZN B1 net32 VDD pch l=60n w=520.0n m=1
MMI3 ZN A1 net17 VDD pch l=60n w=520.0n m=1
MMU24 net32 B2 VDD VDD pch l=60n w=520.0n m=1
MMI2 net17 A2 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    MAOI22D1
* View Name:    schematic
************************************************************************

.SUBCKT MAOI22D1 A1 A2 B1 B2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I ZN:O VDD:B VSS:B
MMI3 ZN A1 net20 VSS nch l=60n w=390.0n m=1
MMI11 net9 B2 VSS VSS nch l=60n w=390.0n m=1
MMI12 net9 B1 VSS VSS nch l=60n w=390.0n m=1
MMI10 ZN net9 VSS VSS nch l=60n w=390.0n m=1
MMI9 net20 A2 VSS VSS nch l=60n w=390.0n m=1
MMI13 net24 net9 VDD VDD pch l=60n w=520.0n m=1
MMI1 net33 B2 VDD VDD pch l=60n w=520.0n m=1
MMI6 ZN A2 net24 VDD pch l=60n w=520.0n m=1
MMI5 net9 B1 net33 VDD pch l=60n w=520.0n m=1
MMI7 ZN A1 net24 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    NR2XD0
* View Name:    schematic
************************************************************************

.SUBCKT NR2XD0 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMI1-M_u3 ZN A2 VSS VSS nch l=60n w=195.00n m=1
MMI1-M_u4 ZN A1 VSS VSS nch l=60n w=195.00n m=1
MMI1-M_u1 net13 A2 VDD VDD pch l=60n w=520.0n m=1
MMI1-M_u2 ZN A1 net13 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    NR2D3
* View Name:    schematic
************************************************************************

.SUBCKT NR2D3 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMI1_1-M_u3 ZN A2 VSS VSS nch l=60n w=390.0n m=1
MMI1_1-M_u4 ZN A1 VSS VSS nch l=60n w=390.0n m=1
MMI1_2-M_u4 ZN A1 VSS VSS nch l=60n w=390.0n m=1
MMI1_2-M_u3 ZN A2 VSS VSS nch l=60n w=390.0n m=1
MMI1_0-M_u4 ZN A1 VSS VSS nch l=60n w=390.0n m=1
MMI1_0-M_u3 ZN A2 VSS VSS nch l=60n w=390.0n m=1
MMI1_2-M_u1 net36 A2 VDD VDD pch l=60n w=520.0n m=1
MMI1_1-M_u2 ZN A1 net25 VDD pch l=60n w=520.0n m=1
MMI1_0-M_u1 net37 A2 VDD VDD pch l=60n w=520.0n m=1
MMI1_2-M_u2 ZN A1 net36 VDD pch l=60n w=520.0n m=1
MMI1_0-M_u2 ZN A1 net37 VDD pch l=60n w=520.0n m=1
MMI1_1-M_u1 net25 A2 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKND2D2
* View Name:    schematic
************************************************************************

.SUBCKT CKND2D2 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMI0_0-M_u1 ZN A1 VDD VDD pch l=60n w=390.0n m=1
MMI0_1-M_u2 ZN A2 VDD VDD pch l=60n w=390.0n m=1
MMI0_0-M_u2 ZN A2 VDD VDD pch l=60n w=390.0n m=1
MMI0_1-M_u1 ZN A1 VDD VDD pch l=60n w=390.0n m=1
MMI0_1-M_u4 net24 A2 VSS VSS nch l=60n w=390.0n m=1
MMI0_0-M_u3 ZN A1 net17 VSS nch l=60n w=390.0n m=1
MMI0_1-M_u3 ZN A1 net24 VSS nch l=60n w=390.0n m=1
MMI0_0-M_u4 net17 A2 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AN3D4
* View Name:    schematic
************************************************************************

.SUBCKT AN3D4 A1 A2 A3 VDD VSS Z
*.PININFO A1:I A2:I A3:I Z:O VDD:B VSS:B
MM_u3_2-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u4_0-M_u3 net5 A3 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_0-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u4_0-M_u1 net5 A1 VDD VDD pch l=60n w=520.0n m=1
MM_u3_3-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u4_1-M_u1 net5 A1 VDD VDD pch l=60n w=520.0n m=1
MM_u4_0-M_u2 net5 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u4_1-M_u2 net5 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u4_1-M_u3 net5 A3 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MM_u4_0-M_u6 net68 A3 VSS VSS nch l=60n w=390.0n m=1
MM_u3_2-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MM_u4_0-M_u5 net56 A2 net68 VSS nch l=60n w=390.0n m=1
MM_u3_3-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MM_u4_1-M_u5 net57 A2 net49 VSS nch l=60n w=390.0n m=1
MM_u4_0-M_u4 net5 A1 net56 VSS nch l=60n w=390.0n m=1
MM_u4_1-M_u6 net49 A3 VSS VSS nch l=60n w=390.0n m=1
MM_u4_1-M_u4 net5 A1 net57 VSS nch l=60n w=390.0n m=1
MM_u3_0-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    ND3D4
* View Name:    schematic
************************************************************************

.SUBCKT ND3D4 A1 A2 A3 VDD VSS ZN
*.PININFO A1:I A2:I A3:I ZN:O VDD:B VSS:B
MMI4 VDD A3 ZN VDD pch l=60n w=2.06u m=1
MMI6 VDD A2 ZN VDD pch l=60n w=2.06u m=1
MMI7 VDD A1 ZN VDD pch l=60n w=2.06u m=1
MMI12_2 ZN A1 net17 VSS nch l=60n w=390.0n m=1
MMI5_3 net44 A3 VSS VSS nch l=60n w=390.0n m=1
MMI5_1 net24 A3 VSS VSS nch l=60n w=390.0n m=1
MMI5_2 net20 A3 VSS VSS nch l=60n w=390.0n m=1
MMI2_3 net16 A2 net44 VSS nch l=60n w=390.0n m=1
MMI2_0 net37 A2 net33 VSS nch l=60n w=390.0n m=1
MMI5_0 net33 A3 VSS VSS nch l=60n w=390.0n m=1
MMI12_1 ZN A1 net32 VSS nch l=60n w=390.0n m=1
MMI12_0 ZN A1 net37 VSS nch l=60n w=390.0n m=1
MMI2_1 net32 A2 net24 VSS nch l=60n w=390.0n m=1
MMI2_2 net17 A2 net20 VSS nch l=60n w=390.0n m=1
MMI12_3 ZN A1 net16 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AN4D1
* View Name:    schematic
************************************************************************

.SUBCKT AN4D1 A1 A2 A3 A4 VDD VSS Z
*.PININFO A1:I A2:I A3:I A4:I Z:O VDD:B VSS:B
MMU30-MI0 net17 A2 net20 VSS nch l=60n w=195.00n m=1
MMU30-M_u5 net25 A1 net17 VSS nch l=60n w=195.00n m=1
MMU30-MI1 net20 A3 net1 VSS nch l=60n w=195.00n m=1
MM_u3-M_u2 Z net25 VSS VSS nch l=60n w=390.0n m=1
MMU30-MI2 net1 A4 VSS VSS nch l=60n w=195.00n m=1
MM_u3-M_u3 Z net25 VDD VDD pch l=60n w=520.0n m=1
MMU30-M_u1 net25 A1 VDD VDD pch l=60n w=260.0n m=1
MMU30-M_u2 net25 A2 VDD VDD pch l=60n w=260.0n m=1
MMU30-M_u3 net25 A3 VDD VDD pch l=60n w=260.0n m=1
MMU30-M_u4 net25 A4 VDD VDD pch l=60n w=260.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    ND3D3
* View Name:    schematic
************************************************************************

.SUBCKT ND3D3 A1 A2 A3 VDD VSS ZN
*.PININFO A1:I A2:I A3:I ZN:O VDD:B VSS:B
MMI0_0-M_u3 ZN A3 VDD VDD pch l=60n w=520.0n m=1
MMI0_0-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMI0_2-M_u3 ZN A3 VDD VDD pch l=60n w=520.0n m=1
MMI0_2-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMI0_1-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMI0_1-M_u3 ZN A3 VDD VDD pch l=60n w=520.0n m=1
MMI0_0-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMI0_2-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMI0_1-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMI0_1-M_u5 net69 A2 net72 VSS nch l=60n w=390.0n m=1
MMI0_2-M_u6 net56 A3 VSS VSS nch l=60n w=390.0n m=1
MMI0_1-M_u4 ZN A1 net69 VSS nch l=60n w=390.0n m=1
MMI0_2-M_u4 ZN A1 net53 VSS nch l=60n w=390.0n m=1
MMI0_2-M_u5 net53 A2 net56 VSS nch l=60n w=390.0n m=1
MMI0_1-M_u6 net72 A3 VSS VSS nch l=60n w=390.0n m=1
MMI0_0-M_u6 net44 A3 VSS VSS nch l=60n w=390.0n m=1
MMI0_0-M_u5 net40 A2 net44 VSS nch l=60n w=390.0n m=1
MMI0_0-M_u4 ZN A1 net40 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    ND2D4
* View Name:    schematic
************************************************************************

.SUBCKT ND2D4 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMI1_1-M_u3 ZN A1 net25 VSS nch l=60n w=390.0n m=1
MMI1_1-M_u4 net25 A2 VSS VSS nch l=60n w=390.0n m=1
MMI1_3-M_u4 net21 A2 VSS VSS nch l=60n w=390.0n m=1
MMI1_2-M_u4 net17 A2 VSS VSS nch l=60n w=390.0n m=1
MMI1_2-M_u3 ZN A1 net17 VSS nch l=60n w=390.0n m=1
MMI1_0-M_u4 net9 A2 VSS VSS nch l=60n w=390.0n m=1
MMI1_3-M_u3 ZN A1 net21 VSS nch l=60n w=390.0n m=1
MMI1_0-M_u3 ZN A1 net9 VSS nch l=60n w=390.0n m=1
MMI1_2-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMI1_1-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMI1_0-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMI1_3-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMI1_2-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMI1_0-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMI1_1-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMI1_3-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    ND2D3
* View Name:    schematic
************************************************************************

.SUBCKT ND2D3 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMU3_0-M_u4 net21 A2 VSS VSS nch l=60n w=390.0n m=1
MMU3_1-M_u3 ZN A1 net20 VSS nch l=60n w=390.0n m=1
MMU3_2-M_u4 net13 A2 VSS VSS nch l=60n w=390.0n m=1
MMU3_1-M_u4 net20 A2 VSS VSS nch l=60n w=390.0n m=1
MMU3_0-M_u3 ZN A1 net21 VSS nch l=60n w=390.0n m=1
MMU3_2-M_u3 ZN A1 net13 VSS nch l=60n w=390.0n m=1
MMU3_2-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMU3_1-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMU3_1-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMU3_2-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMU3_0-M_u2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMU3_0-M_u1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    NR4D0
* View Name:    schematic
************************************************************************

.SUBCKT NR4D0 A1 A2 A3 A4 VDD VSS ZN
*.PININFO A1:I A2:I A3:I A4:I ZN:O VDD:B VSS:B
MMI34 ZN A2 VSS VSS nch l=60n w=195.00n m=1
MMI5 ZN A1 VSS VSS nch l=60n w=195.00n m=1
MMI35 ZN A3 VSS VSS nch l=60n w=195.00n m=1
MMI36 ZN A4 VSS VSS nch l=60n w=195.00n m=1
MMI27 net29 A2 net32 VDD pch l=60n w=520.0n m=1
MMI28 ZN A1 net29 VDD pch l=60n w=520.0n m=1
MMI26 net32 A3 net24 VDD pch l=60n w=520.0n m=1
MMI7 net24 A4 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OA22D0
* View Name:    schematic
************************************************************************

.SUBCKT OA22D0 A1 A2 B1 B2 VDD VSS Z
*.PININFO A1:I A2:I B1:I B2:I Z:O VDD:B VSS:B
MMU1-M_u2 Z net5 VSS VSS nch l=60n w=195.00n m=1
MMI18 net13 B1 VSS VSS nch l=60n w=195.00n m=1
MMI20 net5 A1 net13 VSS nch l=60n w=195.00n m=1
MMI19 net5 A2 net13 VSS nch l=60n w=195.00n m=1
MM_u4 net13 B2 VSS VSS nch l=60n w=195.00n m=1
MMU1-M_u3 Z net5 VDD VDD pch l=60n w=260.0n m=1
MMU24 net33 B2 VDD VDD pch l=60n w=260.0n m=1
MMI17 net5 A1 net32 VDD pch l=60n w=260.0n m=1
MMI15 net5 B1 net33 VDD pch l=60n w=260.0n m=1
MMI16 net32 A2 VDD VDD pch l=60n w=260.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OA222D1
* View Name:    schematic
************************************************************************

.SUBCKT OA222D1 A1 A2 B1 B2 C1 C2 VDD VSS Z
*.PININFO A1:I A2:I B1:I B2:I C1:I C2:I Z:O VDD:B VSS:B
MMU25 net9 C1 VSS VSS nch l=60n w=390.0n m=1
MMI18 net33 A2 net20 VSS nch l=60n w=390.0n m=1
MMI17 net33 A1 net20 VSS nch l=60n w=390.0n m=1
MMI15 net20 B1 net9 VSS nch l=60n w=390.0n m=1
MMI14 net9 C2 VSS VSS nch l=60n w=390.0n m=1
MMI16 net20 B2 net9 VSS nch l=60n w=390.0n m=1
MMI19-M_u2 Z net33 VSS VSS nch l=60n w=390.0n m=1
MMI13 net33 A1 net56 VDD pch l=60n w=520.0n m=1
MMI2 net49 C1 VDD VDD pch l=60n w=520.0n m=1
MMI11 net45 B1 VDD VDD pch l=60n w=520.0n m=1
MMI12 net56 A2 VDD VDD pch l=60n w=520.0n m=1
MMI19-M_u3 Z net33 VDD VDD pch l=60n w=520.0n m=1
MMI8 net33 C2 net49 VDD pch l=60n w=520.0n m=1
MMI9 net33 B2 net45 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OAI222D1
* View Name:    schematic
************************************************************************

.SUBCKT OAI222D1 A1 A2 B1 B2 C1 C2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I C1:I C2:I ZN:O VDD:B VSS:B
MMI3 ZN C2 net9 VDD pch l=60n w=520.0n m=1
MMI4 net17 B1 VDD VDD pch l=60n w=520.0n m=1
MMI6 ZN A1 net1 VDD pch l=60n w=520.0n m=1
MMI2 net9 C1 VDD VDD pch l=60n w=520.0n m=1
MMI5 ZN B2 net17 VDD pch l=60n w=520.0n m=1
MMI7 net1 A2 VDD VDD pch l=60n w=520.0n m=1
MMU25 net36 C1 VSS VSS nch l=60n w=390.0n m=1
MM_u3 ZN A2 net44 VSS nch l=60n w=390.0n m=1
MM_u5 net44 B2 net36 VSS nch l=60n w=390.0n m=1
MM_u4 net44 B1 net36 VSS nch l=60n w=390.0n m=1
MMU23 net36 C2 VSS VSS nch l=60n w=390.0n m=1
MM_u2 ZN A1 net44 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AN4D4
* View Name:    schematic
************************************************************************

.SUBCKT AN4D4 A1 A2 A3 A4 VDD VSS Z
*.PININFO A1:I A2:I A3:I A4:I Z:O VDD:B VSS:B
MMU30_0-M_u1 net5 A1 VDD VDD pch l=60n w=520.0n m=1
MMU18_0-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU18_3-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU30_1-M_u3 net5 A3 VDD VDD pch l=60n w=520.0n m=1
MMU30_0-M_u4 net5 A4 VDD VDD pch l=60n w=520.0n m=1
MMU18_1-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU30_0-M_u2 net5 A2 VDD VDD pch l=60n w=520.0n m=1
MMU30_1-M_u4 net5 A4 VDD VDD pch l=60n w=520.0n m=1
MMU30_0-M_u3 net5 A3 VDD VDD pch l=60n w=520.0n m=1
MMU30_1-M_u1 net5 A1 VDD VDD pch l=60n w=520.0n m=1
MMU30_1-M_u2 net5 A2 VDD VDD pch l=60n w=520.0n m=1
MMU18_2-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU30_0-MI2 net93 A4 VSS VSS nch l=60n w=390.0n m=1
MMU30_1-M_u5 net5 A1 net92 VSS nch l=60n w=390.0n m=1
MMU30_0-M_u5 net5 A1 net49 VSS nch l=60n w=390.0n m=1
MMU18_2-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMU18_0-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMU30_0-MI1 net52 A3 net93 VSS nch l=60n w=390.0n m=1
MMU30_1-MI0 net92 A2 net72 VSS nch l=60n w=390.0n m=1
MMU30_1-MI2 net60 A4 VSS VSS nch l=60n w=390.0n m=1
MMU18_3-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMU30_1-MI1 net72 A3 net60 VSS nch l=60n w=390.0n m=1
MMU18_1-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMU30_0-MI0 net49 A2 net52 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OAI222D0
* View Name:    schematic
************************************************************************

.SUBCKT OAI222D0 A1 A2 B1 B2 C1 C2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I C1:I C2:I ZN:O VDD:B VSS:B
MMU25 net5 C1 VSS VSS nch l=60n w=195.00n m=1
MMI18 ZN A2 net20 VSS nch l=60n w=195.00n m=1
MMI17 ZN A1 net20 VSS nch l=60n w=195.00n m=1
MMI15 net20 B1 net5 VSS nch l=60n w=195.00n m=1
MMI14 net5 C2 VSS VSS nch l=60n w=195.00n m=1
MMI16 net20 B2 net5 VSS nch l=60n w=195.00n m=1
MMI13 ZN A1 net33 VDD pch l=60n w=260.0n m=1
MMI2 net32 C1 VDD VDD pch l=60n w=260.0n m=1
MMI11 net37 B1 VDD VDD pch l=60n w=260.0n m=1
MMI12 net33 A2 VDD VDD pch l=60n w=260.0n m=1
MMI8 ZN C2 net32 VDD pch l=60n w=260.0n m=1
MMI9 ZN B2 net37 VDD pch l=60n w=260.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OA221D0
* View Name:    schematic
************************************************************************

.SUBCKT OA221D0 A1 A2 B1 B2 C VDD VSS Z
*.PININFO A1:I A2:I B1:I B2:I C:I Z:O VDD:B VSS:B
MMI15-M_u2 Z net13 VSS VSS nch l=60n w=195.00n m=1
MMI6 net17 C VSS VSS nch l=60n w=195.00n m=1
MMI14 net13 A2 net5 VSS nch l=60n w=195.00n m=1
MM_u4 net5 B1 net17 VSS nch l=60n w=195.00n m=1
MMI5 net5 B2 net17 VSS nch l=60n w=195.00n m=1
MMI7 net13 A1 net5 VSS nch l=60n w=195.00n m=1
MMI13 net13 A1 net29 VDD pch l=60n w=260.0n m=1
MMI15-M_u3 Z net13 VDD VDD pch l=60n w=260.0n m=1
MMU24 net13 C VDD VDD pch l=60n w=260.0n m=1
MMI11 net13 B2 net25 VDD pch l=60n w=260.0n m=1
MMI12 net29 A2 VDD VDD pch l=60n w=260.0n m=1
MMI9 net25 B1 VDD VDD pch l=60n w=260.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AN2D8
* View Name:    schematic
************************************************************************

.SUBCKT AN2D8 A1 A2 VDD VSS Z
*.PININFO A1:I A2:I Z:O VDD:B VSS:B
MM_u3_4-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MM_u3_2-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MM_u3_0-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MM_u3_5-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MM_u2_2-M_u2 net67 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u3_3-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MM_u2_1-M_u1 net67 A1 VDD VDD pch l=60n w=520.0n m=1
MM_u2_0-M_u1 net67 A1 VDD VDD pch l=60n w=520.0n m=1
MM_u2_0-M_u2 net67 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u2_2-M_u1 net67 A1 VDD VDD pch l=60n w=520.0n m=1
MM_u2_1-M_u2 net67 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u3_6-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MM_u3_7-M_u3 Z net67 VDD VDD pch l=60n w=520.0n m=1
MM_u3_6-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MM_u3_1-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MM_u2_0-M_u4 net72 A2 VSS VSS nch l=60n w=390.0n m=1
MM_u3_2-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MM_u2_2-M_u3 net67 A1 net96 VSS nch l=60n w=390.0n m=1
MM_u2_1-M_u4 net84 A2 VSS VSS nch l=60n w=390.0n m=1
MM_u3_3-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MM_u2_1-M_u3 net67 A1 net84 VSS nch l=60n w=390.0n m=1
MM_u2_2-M_u4 net96 A2 VSS VSS nch l=60n w=390.0n m=1
MM_u3_4-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MM_u2_0-M_u3 net67 A1 net72 VSS nch l=60n w=390.0n m=1
MM_u3_7-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MM_u3_5-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
MM_u3_0-M_u2 Z net67 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OA221D1
* View Name:    schematic
************************************************************************

.SUBCKT OA221D1 A1 A2 B1 B2 C VDD VSS Z
*.PININFO A1:I A2:I B1:I B2:I C:I Z:O VDD:B VSS:B
MMI15-M_u2 Z net13 VSS VSS nch l=60n w=390.0n m=1
MMI6 net17 C VSS VSS nch l=60n w=390.0n m=1
MMI14 net13 A2 net5 VSS nch l=60n w=390.0n m=1
MM_u4 net5 B1 net17 VSS nch l=60n w=390.0n m=1
MMI5 net5 B2 net17 VSS nch l=60n w=390.0n m=1
MMI7 net13 A1 net5 VSS nch l=60n w=390.0n m=1
MMI13 net13 A1 net29 VDD pch l=60n w=520.0n m=1
MMI15-M_u3 Z net13 VDD VDD pch l=60n w=520.0n m=1
MMU24 net13 C VDD VDD pch l=60n w=520.0n m=1
MMI11 net13 B2 net25 VDD pch l=60n w=520.0n m=1
MMI12 net29 A2 VDD VDD pch l=60n w=520.0n m=1
MMI9 net25 B1 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OA211D0
* View Name:    schematic
************************************************************************

.SUBCKT OA211D0 A1 A2 B C VDD VSS Z
*.PININFO A1:I A2:I B:I C:I Z:O VDD:B VSS:B
MMI8 net17 B net20 VSS nch l=60n w=195.00n m=1
MMI11-M_u2 Z net5 VSS VSS nch l=60n w=195.00n m=1
MMI9 net20 C VSS VSS nch l=60n w=195.00n m=1
MM_u2 net5 A1 net17 VSS nch l=60n w=195.00n m=1
MMI7 net5 A2 net17 VSS nch l=60n w=195.00n m=1
MMI4 net5 C VDD VDD pch l=60n w=260.0n m=1
MMI6 net5 A2 net25 VDD pch l=60n w=260.0n m=1
MM_u12 net5 B VDD VDD pch l=60n w=260.0n m=1
MMI5 net25 A1 VDD VDD pch l=60n w=260.0n m=1
MMI11-M_u3 Z net5 VDD VDD pch l=60n w=260.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKND1
* View Name:    schematic
************************************************************************

.SUBCKT CKND1 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MM_u2 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u1 ZN I VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKND3
* View Name:    schematic
************************************************************************

.SUBCKT CKND3 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MM_u1_0 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_2 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_1 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u2_1 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_0 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_2 ZN I VSS VSS nch l=60n w=310.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OA22D1
* View Name:    schematic
************************************************************************

.SUBCKT OA22D1 A1 A2 B1 B2 VDD VSS Z
*.PININFO A1:I A2:I B1:I B2:I Z:O VDD:B VSS:B
MMU1-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU24 net13 B2 VDD VDD pch l=60n w=520.0n m=1
MMI11 net9 A2 VDD VDD pch l=60n w=520.0n m=1
MMI8 net5 B1 net13 VDD pch l=60n w=520.0n m=1
MMI9 net5 A1 net9 VDD pch l=60n w=520.0n m=1
MMI13 net5 A2 net29 VSS nch l=60n w=390.0n m=1
MMU1-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMI12 net29 B1 VSS VSS nch l=60n w=390.0n m=1
MMI14 net5 A1 net29 VSS nch l=60n w=390.0n m=1
MM_u4 net29 B2 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IAO21D1
* View Name:    schematic
************************************************************************

.SUBCKT IAO21D1 A1 A2 B VDD VSS ZN
*.PININFO A1:I A2:I B:I ZN:O VDD:B VSS:B
MMU37-M_u3 net11 A2 VSS VSS nch l=60n w=195.00n m=1
MMU39-M_u3 ZN net11 VSS VSS nch l=60n w=390.0n m=1
MMU39-M_u4 ZN B VSS VSS nch l=60n w=390.0n m=1
MMU37-M_u4 net11 A1 VSS VSS nch l=60n w=195.00n m=1
MMU39-M_u2 ZN B net25 VDD pch l=60n w=520.0n m=1
MMU39-M_u1 net25 net11 VDD VDD pch l=60n w=520.0n m=1
MMU37-M_u2 net11 A1 net24 VDD pch l=60n w=260.0n m=1
MMU37-M_u1 net24 A2 VDD VDD pch l=60n w=260.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OAI221D1
* View Name:    schematic
************************************************************************

.SUBCKT OAI221D1 A1 A2 B1 B2 C VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I C:I ZN:O VDD:B VSS:B
MM_u3 ZN A2 net20 VSS nch l=60n w=390.0n m=1
MM_u5 net20 B2 net5 VSS nch l=60n w=390.0n m=1
MM_u4 net20 B1 net5 VSS nch l=60n w=390.0n m=1
MMU23 net5 C VSS VSS nch l=60n w=390.0n m=1
MM_u2 ZN A1 net20 VSS nch l=60n w=390.0n m=1
MMI1 net24 B1 VDD VDD pch l=60n w=520.0n m=1
MMI3 net33 A2 VDD VDD pch l=60n w=520.0n m=1
MMI4 ZN A1 net33 VDD pch l=60n w=520.0n m=1
MMU24 ZN C VDD VDD pch l=60n w=520.0n m=1
MMI2 ZN B2 net24 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OA221D2
* View Name:    schematic
************************************************************************

.SUBCKT OA221D2 A1 A2 B1 B2 C VDD VSS Z
*.PININFO A1:I A2:I B1:I B2:I C:I Z:O VDD:B VSS:B
MMI6 net25 C VSS VSS nch l=60n w=390.0n m=1
MMI15_1-M_u2 Z net51 VSS VSS nch l=60n w=390.0n m=1
MMI14 net51 A2 net20 VSS nch l=60n w=390.0n m=1
MM_u4 net20 B1 net25 VSS nch l=60n w=390.0n m=1
MMI5 net20 B2 net25 VSS nch l=60n w=390.0n m=1
MMI15_0-M_u2 Z net51 VSS VSS nch l=60n w=390.0n m=1
MMI7 net51 A1 net20 VSS nch l=60n w=390.0n m=1
MMI13 net51 A1 net37 VDD pch l=60n w=520.0n m=1
MMI15_1-M_u3 Z net51 VDD VDD pch l=60n w=520.0n m=1
MMU24 net51 C VDD VDD pch l=60n w=520.0n m=1
MMI11 net51 B2 net44 VDD pch l=60n w=520.0n m=1
MMI12 net37 A2 VDD VDD pch l=60n w=520.0n m=1
MMI15_0-M_u3 Z net51 VDD VDD pch l=60n w=520.0n m=1
MMI9 net44 B1 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OA211D2
* View Name:    schematic
************************************************************************

.SUBCKT OA211D2 A1 A2 B C VDD VSS Z
*.PININFO A1:I A2:I B:I C:I Z:O VDD:B VSS:B
MMI11_0-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
MMI17 net17 C VSS VSS nch l=60n w=390.0n m=1
MMI11_1-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
MMI15 net9 A1 net5 VSS nch l=60n w=390.0n m=1
MMI16 net5 B net17 VSS nch l=60n w=390.0n m=1
MMI7 net9 A2 net5 VSS nch l=60n w=390.0n m=1
MMI13 net36 A1 VDD VDD pch l=60n w=520.0n m=1
MMI12 net9 C VDD VDD pch l=60n w=520.0n m=1
MM_u12 net9 B VDD VDD pch l=60n w=520.0n m=1
MMI14 net9 A2 net36 VDD pch l=60n w=520.0n m=1
MMI11_0-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MMI11_1-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OAI211D2
* View Name:    schematic
************************************************************************

.SUBCKT OAI211D2 A1 A2 B C VDD VSS ZN
*.PININFO A1:I A2:I B:I C:I ZN:O VDD:B VSS:B
MMI4 ZN C VDD VDD pch l=60n w=1.04u m=1
MMI5_1 net17 A1 VDD VDD pch l=60n w=520.0n m=1
MM_u12 ZN B VDD VDD pch l=60n w=1.04u m=1
MMI5_0 net9 A1 VDD VDD pch l=60n w=520.0n m=1
MMI12_1 ZN A2 net17 VDD pch l=60n w=520.0n m=1
MMI12_0 ZN A2 net9 VDD pch l=60n w=520.0n m=1
MMI13 ZN A2 net25 VSS nch l=60n w=780.0n m=1
MMI11_0 net28 C VSS VSS nch l=60n w=390.0n m=1
MMI8_1 net25 B net29 VSS nch l=60n w=390.0n m=1
MM_u2 ZN A1 net25 VSS nch l=60n w=780.0n m=1
MMI11_1 net29 C VSS VSS nch l=60n w=390.0n m=1
MMI8_0 net25 B net28 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    ND4D2
* View Name:    schematic
************************************************************************

.SUBCKT ND4D2 A1 A2 A3 A4 VDD VSS ZN
*.PININFO A1:I A2:I A3:I A4:I ZN:O VDD:B VSS:B
MMU53_1 ZN A1 net5 VSS nch l=60n w=390.0n m=1
MMI11_0 net20 A3 net13 VSS nch l=60n w=390.0n m=1
MMI12_1 net13 A4 VSS VSS nch l=60n w=390.0n m=1
MMI9_1 net5 A2 net20 VSS nch l=60n w=390.0n m=1
MMI12_0 net13 A4 VSS VSS nch l=60n w=390.0n m=1
MMU53_0 ZN A1 net5 VSS nch l=60n w=390.0n m=1
MMI9_0 net5 A2 net20 VSS nch l=60n w=390.0n m=1
MMI11_1 net20 A3 net13 VSS nch l=60n w=390.0n m=1
MMI7_1 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMI7_0 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMI2_0 ZN A4 VDD VDD pch l=60n w=520.0n m=1
MMI6_1 ZN A3 VDD VDD pch l=60n w=520.0n m=1
MMI2_1 ZN A4 VDD VDD pch l=60n w=520.0n m=1
MMI8_1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMI6_0 ZN A3 VDD VDD pch l=60n w=520.0n m=1
MMI8_0 ZN A1 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    ND4D3
* View Name:    schematic
************************************************************************

.SUBCKT ND4D3 A1 A2 A3 A4 VDD VSS ZN
*.PININFO A1:I A2:I A3:I A4:I ZN:O VDD:B VSS:B
MMI27 net13 A2 net1 VSS nch l=60n w=1.17u m=1
MMU53 ZN A1 net13 VSS nch l=60n w=1.17u m=1
MMI29 net5 A4 VSS VSS nch l=60n w=1.17u m=1
MMI28 net1 A3 net5 VSS nch l=60n w=1.17u m=1
MMI6_2 ZN A3 VDD VDD pch l=60n w=520.0n m=1
MMI7_1 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMI8_2 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMI7_0 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMI2_0 ZN A4 VDD VDD pch l=60n w=520.0n m=1
MMI6_1 ZN A3 VDD VDD pch l=60n w=520.0n m=1
MMI2_1 ZN A4 VDD VDD pch l=60n w=520.0n m=1
MMI2_2 ZN A4 VDD VDD pch l=60n w=520.0n m=1
MMI8_1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMI7_2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMI6_0 ZN A3 VDD VDD pch l=60n w=520.0n m=1
MMI8_0 ZN A1 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AN3D2
* View Name:    schematic
************************************************************************

.SUBCKT AN3D2 A1 A2 A3 VDD VSS Z
*.PININFO A1:I A2:I A3:I Z:O VDD:B VSS:B
MM_u3_1-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MM_u4-M_u6 net13 A3 VSS VSS nch l=60n w=390.0n m=1
MM_u4-M_u5 net9 A2 net13 VSS nch l=60n w=390.0n m=1
MM_u4-M_u4 net5 A1 net9 VSS nch l=60n w=390.0n m=1
MM_u3_0-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MM_u4-M_u3 net5 A3 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_0-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u4-M_u1 net5 A1 VDD VDD pch l=60n w=520.0n m=1
MM_u4-M_u2 net5 A2 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IINR4D2
* View Name:    schematic
************************************************************************

.SUBCKT IINR4D2 A1 A2 B1 B2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I ZN:O VDD:B VSS:B
MMI42 net37 net61 net13 VDD pch l=60n w=520.0n m=1
MMI51-M_u3 net7 A1 VDD VDD pch l=60n w=520.0n m=1
MMI50-M_u3 net61 A2 VDD VDD pch l=60n w=520.0n m=1
MMI27 net37 net61 net13 VDD pch l=60n w=520.0n m=1
MMI40 net13 B1 net20 VDD pch l=60n w=520.0n m=1
MMI39 net20 B2 VDD VDD pch l=60n w=520.0n m=1
MMI29 ZN net7 net37 VDD pch l=60n w=520.0n m=1
MMI22 net20 B2 VDD VDD pch l=60n w=520.0n m=1
MMI30 net37 net61 net13 VDD pch l=60n w=520.0n m=1
MMI41 ZN net7 net37 VDD pch l=60n w=520.0n m=1
MMI28 ZN net7 net37 VDD pch l=60n w=520.0n m=1
MMI32 net20 B2 VDD VDD pch l=60n w=520.0n m=1
MMI45 net37 net61 net13 VDD pch l=60n w=520.0n m=1
MMI31 net13 B1 net20 VDD pch l=60n w=520.0n m=1
MMI26 net13 B1 net20 VDD pch l=60n w=520.0n m=1
MMI48 net20 B2 VDD VDD pch l=60n w=520.0n m=1
MMI46 ZN net7 net37 VDD pch l=60n w=520.0n m=1
MMI47 net13 B1 net20 VDD pch l=60n w=520.0n m=1
MMI37_1 ZN B1 VSS VSS nch l=60n w=390.0n m=1
MMI16_0 ZN net7 VSS VSS nch l=60n w=390.0n m=1
MMI51-M_u2 net7 A1 VSS VSS nch l=60n w=390.0n m=1
MMI37_0 ZN B1 VSS VSS nch l=60n w=390.0n m=1
MMI38_1 ZN B2 VSS VSS nch l=60n w=390.0n m=1
MMI16_1 ZN net7 VSS VSS nch l=60n w=390.0n m=1
MMI36_0 ZN net61 VSS VSS nch l=60n w=390.0n m=1
MMI36_1 ZN net61 VSS VSS nch l=60n w=390.0n m=1
MMI38_0 ZN B2 VSS VSS nch l=60n w=390.0n m=1
MMI50-M_u2 net61 A2 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INR2XD1
* View Name:    schematic
************************************************************************

.SUBCKT INR2XD1 A1 B1 VDD VSS ZN
*.PININFO A1:I B1:I ZN:O VDD:B VSS:B
MMU1_0-M_u4 ZN B1 VSS VSS nch l=60n w=195.00n m=1
MMU1_0-M_u3 ZN net5 VSS VSS nch l=60n w=195.00n m=1
MMU1_1-M_u3 ZN net5 VSS VSS nch l=60n w=195.00n m=1
MMU6-M_u2 net5 A1 VSS VSS nch l=60n w=390.0n m=1
MMU1_1-M_u4 ZN B1 VSS VSS nch l=60n w=195.00n m=1
MMU6-M_u3 net5 A1 VDD VDD pch l=60n w=520.0n m=1
MMU1_0-M_u2 ZN B1 net36 VDD pch l=60n w=520.0n m=1
MMU1_0-M_u1 net36 net5 VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u1 net25 net5 VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u2 ZN B1 net25 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AOI21D2
* View Name:    schematic
************************************************************************

.SUBCKT AOI21D2 A1 A2 B VDD VSS ZN
*.PININFO A1:I A2:I B:I ZN:O VDD:B VSS:B
MMI16 ZN A1 net5 VDD pch l=60n w=1.04u m=1
MM_u2 net5 B VDD VDD pch l=60n w=1.04u m=1
MMI15 ZN A2 net5 VDD pch l=60n w=1.04u m=1
MMI11_0 ZN B VSS VSS nch l=60n w=390.0n m=1
MMI2 ZN A1 net32 VSS nch l=60n w=390.0n m=1
MMI20 net20 A2 VSS VSS nch l=60n w=390.0n m=1
MMI12 net32 A2 VSS VSS nch l=60n w=390.0n m=1
MMI19 ZN A1 net20 VSS nch l=60n w=390.0n m=1
MMI11_1 ZN B VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OA31D1
* View Name:    schematic
************************************************************************

.SUBCKT OA31D1 A1 A2 A3 B VDD VSS Z
*.PININFO A1:I A2:I A3:I B:I Z:O VDD:B VSS:B
MMU1-M_u2 Z net25 VSS VSS nch l=60n w=390.0n m=1
MMI6 net5 A1 net25 VSS nch l=60n w=390.0n m=1
MM_u5 VSS B net5 VSS nch l=60n w=390.0n m=1
MMI8 net5 A3 net25 VSS nch l=60n w=390.0n m=1
MMI7 net5 A2 net25 VSS nch l=60n w=390.0n m=1
MMI3 net37 A1 VDD VDD pch l=60n w=520.0n m=1
MMI4 net33 A2 net37 VDD pch l=60n w=520.0n m=1
MMU1-M_u3 Z net25 VDD VDD pch l=60n w=520.0n m=1
MM_u11 net25 B VDD VDD pch l=60n w=520.0n m=1
MMI5 net25 A3 net33 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OA21D4
* View Name:    schematic
************************************************************************

.SUBCKT OA21D4 A1 A2 B VDD VSS Z
*.PININFO A1:I A2:I B:I Z:O VDD:B VSS:B
MMI8_2-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MMI11 net11 A1 net24 VSS nch l=60n w=780.0n m=1
MMI23 net24 B VSS VSS nch l=60n w=780.0n m=1
MMI21 net11 A2 net24 VSS nch l=60n w=780.0n m=1
MMI8_1-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MMI8_3-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MMI8_0-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MM_u2_1 net11 B VDD VDD pch l=60n w=520.0n m=1
MMI8_1-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MMI13_0 net57 A2 VDD VDD pch l=60n w=520.0n m=1
MMI13_1 net44 A2 VDD VDD pch l=60n w=520.0n m=1
MM_u2_0 net11 B VDD VDD pch l=60n w=520.0n m=1
MMI14_0 net11 A1 net57 VDD pch l=60n w=520.0n m=1
MMI14_1 net11 A1 net44 VDD pch l=60n w=520.0n m=1
MMI8_3-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MMI8_0-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MMI8_2-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OA21D2
* View Name:    schematic
************************************************************************

.SUBCKT OA21D2 A1 A2 B VDD VSS Z
*.PININFO A1:I A2:I B:I Z:O VDD:B VSS:B
MMI6 net17 B VSS VSS nch l=60n w=390.0n m=1
MMI11 net9 A1 net17 VSS nch l=60n w=390.0n m=1
MMI12 net9 A2 net17 VSS nch l=60n w=390.0n m=1
MMI8_1-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
MMI8_0-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
MMI8_1-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MMI8_0-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MMI9 net9 A1 net32 VDD pch l=60n w=520.0n m=1
MM_u2 net9 B VDD VDD pch l=60n w=520.0n m=1
MMI7 net32 A2 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AO31D1
* View Name:    schematic
************************************************************************

.SUBCKT AO31D1 A1 A2 A3 B VDD VSS Z
*.PININFO A1:I A2:I A3:I B:I Z:O VDD:B VSS:B
MMU18 net5 A3 net20 VDD pch l=60n w=520.0n m=1
MMU16 net5 A2 net20 VDD pch l=60n w=520.0n m=1
MMU20 net20 B VDD VDD pch l=60n w=520.0n m=1
MMU17 net5 A1 net20 VDD pch l=60n w=520.0n m=1
MMI8-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMI20-M_u10 net5 A1 net21 VSS nch l=60n w=390.0n m=1
MMI8-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMU14 net5 B VSS VSS nch l=60n w=390.0n m=1
MMI20-MI12 net25 A3 VSS VSS nch l=60n w=390.0n m=1
MMI20-M_u11 net21 A2 net25 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AOI31D2
* View Name:    schematic
************************************************************************

.SUBCKT AOI31D2 A1 A2 A3 B VDD VSS ZN
*.PININFO A1:I A2:I A3:I B:I ZN:O VDD:B VSS:B
MMI9 ZN A1 net9 VDD pch l=60n w=1.04u m=1
MMU20 net9 B VDD VDD pch l=60n w=1.04u m=1
MMI7 ZN A3 net9 VDD pch l=60n w=1.04u m=1
MMI8 ZN A2 net9 VDD pch l=60n w=1.04u m=1
MMI20_0-M_u10 ZN A1 net44 VSS nch l=60n w=390.0n m=1
MMI20_0-M_u11 net44 A2 net21 VSS nch l=60n w=390.0n m=1
MMU14 ZN B VSS VSS nch l=60n w=780.0n m=1
MMI20_1-M_u11 net20 A2 net25 VSS nch l=60n w=390.0n m=1
MMI20_1-MI12 net25 A3 VSS VSS nch l=60n w=390.0n m=1
MMI20_0-MI12 net21 A3 VSS VSS nch l=60n w=390.0n m=1
MMI20_1-M_u10 ZN A1 net20 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AOI21D4
* View Name:    schematic
************************************************************************

.SUBCKT AOI21D4 A1 A2 B VDD VSS ZN
*.PININFO A1:I A2:I B:I ZN:O VDD:B VSS:B
MMI23 ZN A1 net5 VDD pch l=60n w=2.08u m=1
MM_u2 net5 B VDD VDD pch l=60n w=2.08u m=1
MMI22 ZN A2 net5 VDD pch l=60n w=2.08u m=1
MMI19_1 ZN B VSS VSS nch l=60n w=390.0n m=1
MMI2 ZN A1 net13 VSS nch l=60n w=1.56u m=1
MMI19_3 ZN B VSS VSS nch l=60n w=390.0n m=1
MMI19_2 ZN B VSS VSS nch l=60n w=390.0n m=1
MMI19_0 ZN B VSS VSS nch l=60n w=390.0n m=1
MMI18 net13 A2 VSS VSS nch l=60n w=1.56u m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    MOAI22D1
* View Name:    schematic
************************************************************************

.SUBCKT MOAI22D1 A1 A2 B1 B2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I ZN:O VDD:B VSS:B
MMU1 net37 B1 net20 VSS nch l=60n w=390.0n m=1
MMI6 net9 net37 VSS VSS nch l=60n w=390.0n m=1
MMU9 net9 A1 ZN VSS nch l=60n w=390.0n m=1
MMI5 net20 B2 VSS VSS nch l=60n w=390.0n m=1
MMU10 net9 A2 ZN VSS nch l=60n w=390.0n m=1
MMI1 net37 B1 VDD VDD pch l=60n w=520.0n m=1
MMI3 net33 A2 VDD VDD pch l=60n w=520.0n m=1
MMI4 ZN A1 net33 VDD pch l=60n w=520.0n m=1
MMI2 ZN net37 VDD VDD pch l=60n w=520.0n m=1
MMU3 net37 B2 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DFQD2
* View Name:    schematic
************************************************************************

.SUBCKT DFQD2 CP D Q VDD VSS
*.PININFO CP:I D:I Q:O VDD:B VSS:B
MMI53-M_u2 net67 net33 VSS VSS nch l=60n w=390.0n m=1
MMI27_1-M_u2 Q net67 VSS VSS nch l=60n w=390.0n m=1
MMI4 net24 net79 VSS VSS nch l=60n w=370.0n m=1
MMI13-M_u2 net81 net83 VSS VSS nch l=60n w=390.0n m=1
MMI29 net33 net79 net9 VSS nch l=60n w=150.0n m=1
MMI50 net81 net13 net33 VSS nch l=60n w=190.0n m=1
MMI27_0-M_u2 Q net67 VSS VSS nch l=60n w=390.0n m=1
MMI5 net83 D net24 VSS nch l=60n w=370.0n m=1
MMI31-M_u2 net79 CP VSS VSS nch l=60n w=195.00n m=1
MMI56-M_u2 net13 net79 VSS VSS nch l=60n w=195.00n m=1
MMI26 net9 net67 VSS VSS nch l=60n w=150.0n m=1
MMI48 net5 net81 VSS VSS nch l=60n w=150.0n m=1
MMI47 net83 net13 net5 VSS nch l=60n w=150.0n m=1
MMI53-M_u3 net67 net33 VDD VDD pch l=60n w=520.0n m=1
MMI43 net97 net81 VDD VDD pch l=60n w=150.0n m=1
MMI6 net83 D net96 VDD pch l=60n w=460.0n m=1
MMI27_1-M_u3 Q net67 VDD VDD pch l=60n w=520.0n m=1
MMI31-M_u3 net79 CP VDD VDD pch l=60n w=260.0n m=1
MMI13-M_u3 net81 net83 VDD VDD pch l=60n w=520.0n m=1
MMI52 net81 net79 net33 VDD pch l=60n w=260.0n m=1
MMI56-M_u3 net13 net79 VDD VDD pch l=60n w=260.0n m=1
MMI27_0-M_u3 Q net67 VDD VDD pch l=60n w=520.0n m=1
MMI24 net64 net67 VDD VDD pch l=60n w=150.0n m=1
MMI28 net33 net13 net64 VDD pch l=60n w=150.0n m=1
MMI45 net83 net79 net97 VDD pch l=60n w=150.0n m=1
MMI7 net96 net13 VDD VDD pch l=60n w=460.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DFSNQD2
* View Name:    schematic
************************************************************************

.SUBCKT DFSNQD2 CP D Q SDN VDD VSS
*.PININFO CP:I D:I SDN:I Q:O VDD:B VSS:B
MMI32-M_u4 net57 net25 VSS VSS nch l=60n w=390.0n m=1
MMI55-M_u2 net11 CP VSS VSS nch l=60n w=195.00n m=1
MMI60-M_u2 Q net79 VSS VSS nch l=60n w=390.0n m=1
MMI32-M_u3 net97 SDN net57 VSS nch l=60n w=390.0n m=1
MMI31-M_u4 net40 net79 VSS VSS nch l=60n w=150.0n m=1
MMI31-M_u3 net37 SDN net40 VSS nch l=60n w=150.0n m=1
MMI36-M_u2 Q net79 VSS VSS nch l=60n w=390.0n m=1
MMI20 net97 net81 net67 VSS nch l=60n w=235.00n m=1
MMI23 net25 net81 net5 VSS nch l=60n w=150.0n m=1
MMI22 net37 net11 net67 VSS nch l=60n w=150.0n m=1
MMI21 net25 D net20 VSS nch l=60n w=390.0n m=1
MMI25-M_u2 net79 net67 VSS VSS nch l=60n w=780.0n m=1
MMI19 net20 net11 VSS VSS nch l=60n w=310.0n m=1
MMI24 net5 net97 VSS VSS nch l=60n w=150.0n m=1
MMI40-M_u2 net81 net11 VSS VSS nch l=60n w=195.00n m=1
MMI55-M_u3 net11 CP VDD VDD pch l=60n w=260.0n m=1
MMI33 net37 net81 net67 VDD pch l=60n w=150.0n m=1
MMI32-M_u1 net97 SDN VDD VDD pch l=60n w=520.0n m=1
MMI60-M_u3 Q net79 VDD VDD pch l=60n w=520.0n m=1
MMI34 net25 net11 net104 VDD pch l=60n w=150.0n m=1
MMI30 net97 net11 net67 VDD pch l=60n w=320.0n m=1
MMI36-M_u3 Q net79 VDD VDD pch l=60n w=520.0n m=1
MMI32-M_u2 net97 net25 VDD VDD pch l=60n w=520.0n m=1
MMI28 net85 net81 VDD VDD pch l=60n w=520.0n m=1
MMI40-M_u3 net81 net11 VDD VDD pch l=60n w=260.0n m=1
MMI31-M_u2 net37 net79 VDD VDD pch l=60n w=150.0n m=1
MMI35 net104 net97 VDD VDD pch l=60n w=150.0n m=1
MMI31-M_u1 net37 SDN VDD VDD pch l=60n w=150.0n m=1
MMI25-M_u3 net79 net67 VDD VDD pch l=60n w=1.04u m=1
MMI26 net25 D net85 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DFSNQD1
* View Name:    schematic
************************************************************************

.SUBCKT DFSNQD1 CP D Q SDN VDD VSS
*.PININFO CP:I D:I SDN:I Q:O VDD:B VSS:B
MMI32-M_u4 net44 net25 VSS VSS nch l=60n w=390.0n m=1
MMI55-M_u2 net11 CP VSS VSS nch l=60n w=195.00n m=1
MMI60-M_u2 Q net13 VSS VSS nch l=60n w=390.0n m=1
MMI32-M_u3 net7 SDN net44 VSS nch l=60n w=390.0n m=1
MMI31-M_u4 net37 net13 VSS VSS nch l=60n w=150.0n m=1
MMI31-M_u3 net33 SDN net37 VSS nch l=60n w=150.0n m=1
MMI20 net7 net83 net63 VSS nch l=60n w=240.0n m=1
MMI23 net25 net83 net5 VSS nch l=60n w=150.0n m=1
MMI22 net33 net11 net63 VSS nch l=60n w=150.0n m=1
MMI21 net25 D net20 VSS nch l=60n w=390.0n m=1
MMI25-M_u2 net13 net63 VSS VSS nch l=60n w=390.0n m=1
MMI19 net20 net11 VSS VSS nch l=60n w=310.0n m=1
MMI24 net5 net7 VSS VSS nch l=60n w=150.0n m=1
MMI40-M_u2 net83 net11 VSS VSS nch l=60n w=195.00n m=1
MMI55-M_u3 net11 CP VDD VDD pch l=60n w=260.0n m=1
MMI33 net33 net83 net63 VDD pch l=60n w=150.0n m=1
MMI32-M_u1 net7 SDN VDD VDD pch l=60n w=520.0n m=1
MMI60-M_u3 Q net13 VDD VDD pch l=60n w=520.0n m=1
MMI34 net25 net11 net96 VDD pch l=60n w=150.0n m=1
MMI30 net7 net11 net63 VDD pch l=60n w=320.0n m=1
MMI32-M_u2 net7 net25 VDD VDD pch l=60n w=520.0n m=1
MMI28 net81 net83 VDD VDD pch l=60n w=520.0n m=1
MMI40-M_u3 net83 net11 VDD VDD pch l=60n w=260.0n m=1
MMI31-M_u2 net33 net13 VDD VDD pch l=60n w=150.0n m=1
MMI35 net96 net7 VDD VDD pch l=60n w=150.0n m=1
MMI31-M_u1 net33 SDN VDD VDD pch l=60n w=150.0n m=1
MMI25-M_u3 net13 net63 VDD VDD pch l=60n w=520.0n m=1
MMI26 net25 D net81 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DFSNQD4
* View Name:    schematic
************************************************************************

.SUBCKT DFSNQD4 CP D Q SDN VDD VSS
*.PININFO CP:I D:I SDN:I Q:O VDD:B VSS:B
MMI41-M_u2 Q net123 VSS VSS nch l=60n w=390.0n m=1
MMI32-M_u4 net61 net63 VSS VSS nch l=60n w=390.0n m=1
MMI60-M_u2 Q net123 VSS VSS nch l=60n w=390.0n m=1
MMI32-M_u3 net97 SDN net61 VSS nch l=60n w=390.0n m=1
MMI31-M_u4 net49 net123 VSS VSS nch l=60n w=150.0n m=1
MMI31-M_u3 net29 SDN net49 VSS nch l=60n w=150.0n m=1
MMI36-M_u2 Q net123 VSS VSS nch l=60n w=390.0n m=1
MMI20 net97 net95 net19 VSS nch l=60n w=235.00n m=1
MMI23 net63 net95 net9 VSS nch l=60n w=150.0n m=1
MMI22 net29 net125 net19 VSS nch l=60n w=150.0n m=1
MMI45-M_u2 net125 CP VSS VSS nch l=60n w=390.0n m=1
MMI21 net63 D net13 VSS nch l=60n w=390.0n m=1
MMI25-M_u2 net123 net19 VSS VSS nch l=60n w=780.0n m=1
MMI19 net13 net125 VSS VSS nch l=60n w=310.0n m=1
MMI24 net9 net97 VSS VSS nch l=60n w=150.0n m=1
MMI42-M_u2 Q net123 VSS VSS nch l=60n w=390.0n m=1
MMI40-M_u2 net95 net125 VSS VSS nch l=60n w=390.0n m=1
MMI33 net29 net95 net19 VDD pch l=60n w=150.0n m=1
MMI32-M_u1 net97 SDN VDD VDD pch l=60n w=520.0n m=1
MMI45-M_u3 net125 CP VDD VDD pch l=60n w=520.0n m=1
MMI42-M_u3 Q net123 VDD VDD pch l=60n w=520.0n m=1
MMI60-M_u3 Q net123 VDD VDD pch l=60n w=520.0n m=1
MMI34 net63 net125 net81 VDD pch l=60n w=150.0n m=1
MMI41-M_u3 Q net123 VDD VDD pch l=60n w=520.0n m=1
MMI30 net97 net125 net19 VDD pch l=60n w=320.0n m=1
MMI36-M_u3 Q net123 VDD VDD pch l=60n w=520.0n m=1
MMI32-M_u2 net97 net63 VDD VDD pch l=60n w=520.0n m=1
MMI28 net72 net95 VDD VDD pch l=60n w=520.0n m=1
MMI40-M_u3 net95 net125 VDD VDD pch l=60n w=520.0n m=1
MMI31-M_u2 net29 net123 VDD VDD pch l=60n w=150.0n m=1
MMI35 net81 net97 VDD VDD pch l=60n w=150.0n m=1
MMI31-M_u1 net29 SDN VDD VDD pch l=60n w=150.0n m=1
MMI25-M_u3 net123 net19 VDD VDD pch l=60n w=1.04u m=1
MMI26 net63 D net72 VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IND4D1
* View Name:    schematic
************************************************************************

.SUBCKT IND4D1 A1 B1 B2 B3 VDD VSS ZN
*.PININFO A1:I B1:I B2:I B3:I ZN:O VDD:B VSS:B
MMI6 ZN B1 VDD VDD pch l=60n w=520.0n m=1
MMI18 ZN B3 VDD VDD pch l=60n w=520.0n m=1
MMI5 ZN B2 VDD VDD pch l=60n w=520.0n m=1
MMI12-M_u3 net5 A1 VDD VDD pch l=60n w=260.0n m=1
MMI7 ZN net5 VDD VDD pch l=60n w=520.0n m=1
MMI12-M_u2 net5 A1 VSS VSS nch l=60n w=195.00n m=1
MMU53 ZN net5 net25 VSS nch l=60n w=390.0n m=1
MMI10 net24 B3 VSS VSS nch l=60n w=390.0n m=1
MMI8 net25 B1 net28 VSS nch l=60n w=390.0n m=1
MMI9 net28 B2 net24 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    IINR4D0
* View Name:    schematic
************************************************************************

.SUBCKT IINR4D0 A1 A2 B1 B2 VDD VSS ZN
*.PININFO A1:I A2:I B1:I B2:I ZN:O VDD:B VSS:B
MMI29-M_u3 net11 A2 VDD VDD pch l=60n w=520.0n m=1
MMI23 net17 B1 net20 VDD pch l=60n w=520.0n m=1
MMI22 net20 B2 VDD VDD pch l=60n w=520.0n m=1
MMI24 net9 net11 net17 VDD pch l=60n w=520.0n m=1
MMI11-M_u3 net5 A1 VDD VDD pch l=60n w=270.0n m=1
MMI25 ZN net5 net9 VDD pch l=60n w=520.0n m=1
MMI29-M_u2 net11 A2 VSS VSS nch l=60n w=195.00n m=1
MMI27 ZN B1 VSS VSS nch l=60n w=195.00n m=1
MMI16 ZN net5 VSS VSS nch l=60n w=195.00n m=1
MMI28 ZN B2 VSS VSS nch l=60n w=195.00n m=1
MMI11-M_u2 net5 A1 VSS VSS nch l=60n w=195.00n m=1
MMI26 ZN net11 VSS VSS nch l=60n w=195.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OR3D1
* View Name:    schematic
************************************************************************

.SUBCKT OR3D1 A1 A2 A3 VDD VSS Z
*.PININFO A1:I A2:I A3:I Z:O VDD:B VSS:B
MMU42-M_u1 net13 A1 VDD VDD pch l=60n w=520.0n m=1
MMU42-M_u3 net9 A3 net1 VDD pch l=60n w=520.0n m=1
MM_u4-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MMU42-M_u2 net1 A2 net13 VDD pch l=60n w=520.0n m=1
MMU42-M_u5 net9 A2 VSS VSS nch l=60n w=195.00n m=1
MMU42-M_u4 net9 A1 VSS VSS nch l=60n w=195.00n m=1
MM_u4-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
MMU42-M_u6 net9 A3 VSS VSS nch l=60n w=195.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OR4XD1
* View Name:    schematic
************************************************************************

.SUBCKT OR4XD1 A1 A2 A3 A4 VDD VSS Z
*.PININFO A1:I A2:I A3:I A4:I Z:O VDD:B VSS:B
MM_u3-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU8-M_u1 net13 A1 VDD VDD pch l=60n w=520.0n m=1
MMU8-M_u2 net9 A2 net13 VDD pch l=60n w=520.0n m=1
MMU8-M_u7 net5 A4 net1 VDD pch l=60n w=520.0n m=1
MMU8-M_u6 net1 A3 net9 VDD pch l=60n w=520.0n m=1
MMU8-M_u3 net5 A2 VSS VSS nch l=60n w=390.0n m=1
MMU8-M_u8 net5 A4 VSS VSS nch l=60n w=390.0n m=1
MM_u3-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMU8-M_u5 net5 A3 VSS VSS nch l=60n w=390.0n m=1
MMU8-M_u4 net5 A1 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    MAOI222D1
* View Name:    schematic
************************************************************************

.SUBCKT MAOI222D1 A B C VDD VSS ZN
*.PININFO A:I B:I C:I ZN:O VDD:B VSS:B
MMI1 net5 B ZN VSS nch l=60n w=210.0n m=1
MMI4 net13 B VSS VSS nch l=60n w=210.0n m=1
MMU6 ZN A net13 VSS nch l=60n w=390.0n m=1
MMU9 net5 A ZN VSS nch l=60n w=390.0n m=1
MMI5 net5 C VSS VSS nch l=60n w=210.0n m=1
MMU5 net33 A ZN VDD pch l=60n w=455.00n m=1
MMU4 net33 B ZN VDD pch l=60n w=455.00n m=1
MMI3 net33 C VDD VDD pch l=60n w=455.00n m=1
MMI2 ZN A net28 VDD pch l=60n w=455.00n m=1
MMU2 net28 B VDD VDD pch l=60n w=455.00n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    AOI31D1
* View Name:    schematic
************************************************************************

.SUBCKT AOI31D1 A1 A2 A3 B VDD VSS ZN
*.PININFO A1:I A2:I A3:I B:I ZN:O VDD:B VSS:B
MMU18 ZN A3 net5 VDD pch l=60n w=520.0n m=1
MMU16 ZN A2 net5 VDD pch l=60n w=520.0n m=1
MMU20 net5 B VDD VDD pch l=60n w=520.0n m=1
MMU17 ZN A1 net5 VDD pch l=60n w=520.0n m=1
MMI20-M_u10 ZN A1 net17 VSS nch l=60n w=390.0n m=1
MMU14 ZN B VSS VSS nch l=60n w=390.0n m=1
MMI20-MI12 net20 A3 VSS VSS nch l=60n w=390.0n m=1
MMI20-M_u11 net17 A2 net20 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    BUFFD1
* View Name:    schematic
************************************************************************

.SUBCKT BUFFD1 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MMI2-M_u2 net5 I VSS VSS nch l=60n w=195.00n m=1
MMI1-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMI2-M_u3 net5 I VDD VDD pch l=60n w=260.0n m=1
MMI1-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKBD1
* View Name:    schematic
************************************************************************

.SUBCKT CKBD1 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MM_u15 net5 I VSS VSS nch l=60n w=310.0n m=1
MMU23 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u3 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21 Z net5 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    TOT_Encoder
* View Name:    schematic
************************************************************************

.SUBCKT TOT_Encoder A<31> A<30> A<29> A<28> A<27> A<26> A<25> A<24> A<23> 
+ A<22> A<21> A<20> A<19> A<18> A<17> A<16> A<15> A<14> A<13> A<12> A<11> 
+ A<10> A<9> A<8> A<7> A<6> A<5> A<4> A<3> A<2> A<1> A<0> 
+ FE_OFN0_TOTRawDataReg_31 VDD VSS counterA<2> counterA<1> counterA<0> 
+ counterB<2> counterB<1> counterB<0> errorFlag level<2> level<1> level<0> 
+ offset<5> offset<4> offset<3> offset<2> offset<1> offset<0> 
+ outputCoarsePhase<2> outputCoarsePhase<1> outputCoarsePhase<0> 
+ outputFinePhase<5> outputFinePhase<4> outputFinePhase<3> outputFinePhase<2> 
+ outputFinePhase<1> outputFinePhase<0> selRawCode
*.PININFO A<31>:I A<30>:I A<29>:I A<28>:I A<27>:I A<26>:I A<25>:I A<24>:I 
*.PININFO A<23>:I A<22>:I A<21>:I A<20>:I A<19>:I A<18>:I A<17>:I A<16>:I 
*.PININFO A<15>:I A<14>:I A<13>:I A<12>:I A<11>:I A<10>:I A<9>:I A<8>:I A<7>:I 
*.PININFO A<6>:I A<5>:I A<4>:I A<3>:I A<2>:I A<1>:I A<0>:I 
*.PININFO FE_OFN0_TOTRawDataReg_31:I counterA<2>:I counterA<1>:I counterA<0>:I 
*.PININFO counterB<2>:I counterB<1>:I counterB<0>:I level<2>:I level<1>:I 
*.PININFO level<0>:I offset<5>:I offset<4>:I offset<3>:I offset<2>:I 
*.PININFO offset<1>:I offset<0>:I selRawCode:I errorFlag:O 
*.PININFO outputCoarsePhase<2>:O outputCoarsePhase<1>:O outputCoarsePhase<0>:O 
*.PININFO outputFinePhase<5>:O outputFinePhase<4>:O outputFinePhase<3>:O 
*.PININFO outputFinePhase<2>:O outputFinePhase<1>:O outputFinePhase<0>:O VDD:B 
*.PININFO VSS:B
XFp6050A n_142 VDD VSS n_144 / INVD1
XFp6100A n_131 VDD VSS errorFlag / INVD1
XFp5122A n_119 VDD VSS n_120 / INVD1
XFp5036A n_103 VDD VSS n_102 / INVD1
XFp4822A n_92 VDD VSS n_93 / INVD1
XFp4488A n_80 VDD VSS n_79 / INVD1
XFp4010A n_76 VDD VSS n_75 / INVD1
XFp4200A n_74 VDD VSS n_73 / INVD1
XFp4394A n_66 VDD VSS n_67 / INVD1
XFp4436A n_65 VDD VSS n_64 / INVD1
XFp3910A n_62 VDD VSS n_61 / INVD1
XFp3875A n_28 VDD VSS n_27 / INVD1
XFp9815A counterA<0> VDD VSS n_2 / INVD1
Xp6386D__1617 n_146 errorFlag VDD VSS outputFinePhase<4> / NR2XD0
Xp3742A__6161 n_63 n_28 VDD VSS n_70 / NR2XD0
Xp3987D__5107 n_55 n_53 VDD VSS n_57 / NR2XD0
Xp5341A__8246 n_39 n_23 VDD VSS n_42 / NR2XD0
Xp3314A__4733 n_38 n_23 VDD VSS n_40 / NR2XD0
Xp9839A__6417 counterA<1> counterA<0> VDD VSS n_3 / NR2XD0
Xp6302A__5122 n_142 n_97 VDD VSS n_146 / XNR2D1
Xp5368A__4319 n_120 n_118 VDD VSS n_121 / XNR2D1
Xp3275A__2346 A<20> A<19> VDD VSS n_36 / XNR2D1
Xp3182A__1666 A<28> A<27> VDD VSS n_35 / XNR2D1
Xp3650A__7410 A<7> A<6> VDD VSS n_34 / XNR2D1
Xp3644A__6417 A<4> A<3> VDD VSS n_33 / XNR2D1
Xp3550A__5477 A<11> A<10> VDD VSS n_32 / XNR2D1
Xp3150A__2398 A<27> A<26> VDD VSS n_31 / XNR2D1
Xp3138A__5107 A<23> A<24> VDD VSS n_30 / XNR2D1
Xp3184A__6260 A<31> A<30> VDD VSS n_29 / XNR2D1
Xp3452A__8428 A<30> A<29> VDD VSS n_26 / XNR2D1
Xp3237A__5526 A<22> A<21> VDD VSS n_25 / XNR2D1
Xp3347A__6783 A<2> A<1> VDD VSS n_24 / XNR2D1
Xp4036A__1617 A<17> A<18> VDD VSS n_22 / XNR2D1
Xp3410A__2802 A<12> A<11> VDD VSS n_20 / XNR2D1
Xp3386A__1705 A<3> A<2> VDD VSS n_19 / XNR2D1
Xp3283A4789__5122 A<23> A<22> VDD VSS n_18 / XNR2D1
Xp3418A__8246 A<15> A<14> VDD VSS n_17 / XNR2D1
Xp3540A__7098 A<7> A<8> VDD VSS n_16 / XNR2D1
Xp3608A__1881 A<6> A<5> VDD VSS n_14 / XNR2D1
Xp3737A__5115 A<16> A<15> VDD VSS n_13 / XNR2D1
Xp3363A__7482 A<1> A<0> VDD VSS n_12 / XNR2D1
Xp3370A__4733 A<14> A<13> VDD VSS n_11 / XNR2D1
Xp3510A__6161 A<10> A<9> VDD VSS n_10 / XNR2D1
Xp3611A__9315 A<5> A<4> VDD VSS n_9 / XNR2D1
Xp3110A__9945 A<26> A<25> VDD VSS n_8 / XNR2D1
Xp3240A__1666 A<21> A<20> VDD VSS n_5 / XNR2D1
Xp3713A__7410 A<16> A<17> VDD VSS n_4 / XNR2D1
Xp9996A__5122 n_3 counterA<2> VDD VSS n_43 / CKXOR2D1
Xp3746A__4319 A<19> A<18> VDD VSS n_28 / CKXOR2D1
Xp3268A__3680 A<29> A<28> VDD VSS n_23 / CKXOR2D1
Xp3325A__6131 A<13> A<12> VDD VSS n_15 / CKXOR2D1
Xp3455A__2883 A<9> A<8> VDD VSS n_7 / CKXOR2D1
Xp3056A__2346 A<25> A<24> VDD VSS n_6 / CKXOR2D1
Xp3406A__2883 A<31> A<0> VDD VSS n_37 / XOR2D1
Xp4743A__5115 n_94 n_82 n_83 VDD VSS n_107 / AO21D1
Xp4927A__6161 n_83 n_82 n_94 VDD VSS n_101 / AO21D1
Xp7296A__4733 n_62 n_55 n_59 VDD VSS n_71 / AO21D1
Xp10046A__9945 counterA<0> counterA<1> n_3 VDD VSS n_21 / AO21D1
Xp4968A__8428 n_117 n_114 VDD VSS n_119 / CKND2D1
Xp4764A__2802 n_80 n_46 VDD VSS n_83 / CKND2D1
Xp3454A__1705 n_40 n_26 VDD VSS n_50 / CKND2D1
Xp3283A__9315 n_35 n_29 VDD VSS n_38 / CKND2D1
Xp5638A__6131 n_104 n_93 n_95 VDD VSS n_109 / IND3D1
Xp3646A__2883 n_59 n_13 n_45 VDD VSS n_63 / IND3D1
Xp5258A__6161 n_15 n_9 n_5 VDD VSS n_39 / IND3D1
Xp5182A__5526 n_24 n_22 n_8 n_10 VDD VSS n_48 / AN4XD1
Xp3367A__1617 n_18 n_5 n_25 n_36 VDD VSS n_52 / AN4XD1
Xp5194A__7098 n_14 n_26 n_25 n_11 VDD VSS n_41 / AN4XD1
Xp5398A__1881 n_19 n_27 n_31 n_32 VDD VSS n_46 / AN4XD1
Xp3736A__5115 n_34 n_9 n_14 n_33 VDD VSS n_45 / AN4XD1
Xp5393A__7482 n_36 n_33 n_35 n_20 VDD VSS n_44 / AN4XD1
Xp3209D__6783 n_6 n_8 n_30 n_31 VDD VSS n_54 / IND4D1
Xp3471D__2802 n_15 n_17 n_11 n_20 VDD VSS n_51 / IND4D1
Xp3610A__6131 n_7 n_10 n_16 n_32 VDD VSS n_47 / IND4D1
Xp6999A__1705 n_79 n_72 n_71 n_69 VDD VSS n_81 / ND4D1
Xp3481A__3680 n_12 n_24 n_19 n_37 VDD VSS n_53 / ND4D1
Xp3646D__5477 n_13 n_4 n_51 n_28 VDD VSS n_58 / IINR4D0
Xp5174A__8428 n_12 n_4 n_7 n_6 VDD VSS n_49 / IINR4D0
Xp5784A__6161 n_134 n_109 VDD VSS n_136 / IND2D1
Xp5274A__5526 n_115 n_116 VDD VSS n_118 / IND2D1
Xp4947A__4733 n_83 n_96 VDD VSS n_104 / IND2D1
Xp4211A__6417 n_50 n_57 VDD VSS n_60 / IND2D1
Xp3371A__6260 n_54 n_52 VDD VSS n_56 / IND2D1
Xp3739A__4319 n_47 n_45 VDD VSS n_55 / IND2D1
Xp4038A__5115 n_50 n_47 n_68 VDD VSS n_74 / OR3D1
Xp3516A__2398 n_53 n_50 n_56 VDD VSS n_59 / OR3D1
Xp5413A__6417 n_125 n_121 VDD VSS n_126 / ND2D1
Xp5022A__7482 n_100 n_98 VDD VSS n_106 / ND2D1
Xp6963A__2346 n_91 n_76 VDD VSS n_99 / ND2D1
Xp4594A__5477 n_90 n_78 VDD VSS n_94 / ND2D1
Xp4740A__2398 n_87 n_77 VDD VSS n_92 / ND2D1
Xp3749A__7410 n_58 n_22 VDD VSS n_62 / ND2D1
Xp5122A__1617 n_112 n_105 n_102 VDD VSS n_115 / AN3XD1
Xp4198A__1666 n_61 n_57 n_52 VDD VSS n_65 / AN3XD1
Xp4277D__2346 n_60 n_54 n_51 VDD VSS n_66 / NR3D0
Xp5227A__3680 n_112 n_110 VDD VSS n_116 / OR2D1
Xp7276A__9315 n_62 n_60 VDD VSS n_69 / OR2D1
Xp3927A__9945 n_62 n_56 VDD VSS n_68 / OR2D1
Xp5922A__2398 n_122 level<1> VDD VSS n_124 / OR2XD1
Xp7066A__7482 n_68 n_55 VDD VSS n_72 / OR2XD1
Xp4778A__1881 n_96 n_98 n_82 VDD VSS n_108 / ND3D1
Xp7447A__2883 n_84 n_67 n_69 VDD VSS n_97 / ND3D1
Xp3912A__1881 n_70 n_4 n_22 VDD VSS n_76 / ND3D1
Xp4727A__7098 n_75 n_15 n_65 n_23 VDD VSS n_78 / AOI22D1
Xp4912A__6131 n_75 n_7 n_65 n_6 VDD VSS n_77 / AOI22D1
Xp4261D__8246 n_65 n_66 n_73 n_75 VDD VSS n_80 / OR4XD1
Xp5966A__6131 n_140 n_99 VDD VSS n_142 / AN2XD1
Xp6139A__1881 n_139 FE_PHN474_n_131 VDD VSS outputFinePhase<2> / AN2XD1
Xp6261A__4733 FE_PHN474_n_131 n_135 VDD VSS outputFinePhase<1> / AN2XD1
Xp6196A__9945 outputFinePhase<0> offset<0> VDD VSS n_133 / AN2XD1
Xp6124A__2883 FE_PHN474_n_131 FE_OFN157_n_129 VDD VSS outputFinePhase<0> / 
+ AN2XD1
Xp4891A__2802 n_111 n_100 VDD VSS n_114 / AN2XD1
Xp4772A__5122 n_80 n_44 VDD VSS n_82 / AN2XD1
Xp4849A__6783 n_113 n_92 n_95 VDD VSS n_117 / OA21D1
Xp6835A__1617 n_80 n_72 n_64 VDD VSS n_84 / OA21D1
Xp4602A__6260 n_80 n_49 n_9 n_74 n_5 n_67 VDD VSS n_90 / OA222D1
Xp4528A__4319 n_80 n_48 n_14 n_74 n_25 n_67 VDD VSS n_89 / OA222D1
Xp4832A__8428 n_80 n_44 n_13 n_67 n_37 n_74 VDD VSS n_88 / OA222D1
Xp4760A__5526 n_80 n_42 n_12 n_74 n_4 n_67 VDD VSS n_87 / OA222D1
Xp4844A4788__6783 n_80 n_46 n_18 n_67 n_34 n_74 VDD VSS n_86 / OA222D1
Xp4539A__3680 n_80 n_41 n_24 n_74 n_22 n_67 VDD VSS n_85 / OA222D1
Xp6853A__5107 n_55 n_59 n_80 n_84 VDD VSS n_91 / OA31D1
Xp4821A__9945 n_76 n_17 n_29 n_64 n_86 VDD VSS n_100 / OA221D0
Xp4506A__1666 n_76 n_11 n_26 n_64 n_89 VDD VSS n_98 / OA221D0
Xp4517A__7410 n_76 n_10 n_8 n_64 n_85 VDD VSS n_96 / OA221D0
Xp4810A__6417 n_76 n_16 n_30 n_64 n_88 VDD VSS n_95 / OA221D0
Xp6874A__4319 selRawCode n_152 VDD VSS n_154 / INR2D1
Xp4922A__9315 n_82 n_94 VDD VSS n_103 / INR2D1
XFp5171A n_106 VDD VSS n_105 / CKND1
Xp6367A__7098 outputFinePhase<2> offset<2> offset<3> VDD VSS n_143 / AOI21D1
Xp5190A__7098 n_103 n_104 n_106 VDD VSS n_110 / AOI21D1
Xp6090A__8246 n_99 n_140 n_144 n_131 VDD VSS outputFinePhase<3> / OA211D1
Xp5974A__2346 level<2> n_125 n_127 n_81 VDD VSS n_131 / OA211D1
Xp5835A__6260 n_114 n_117 n_119 level<0> VDD VSS n_122 / OA211D1
Xp5047A__8246 n_104 n_103 n_95 n_93 VDD VSS n_112 / OA211D1
Xp4844A__5122 n_101 n_98 n_108 n_93 VDD VSS n_111 / MAOI22D1
Xp4786A__1705 n_107 n_96 n_108 VDD VSS n_113 / IOA21D1
Xp5221A__5107 n_120 n_115 n_116 VDD VSS n_123 / OAI21D1
Xp5360D__5477 n_102 n_106 n_123 n_109 VDD VSS n_125 / OAI211D1
Xp6859A__2398 n_154 counterA<0> n_153 n_2 n_152 counterB<0> VDD VSS 
+ outputCoarsePhase<0> / AO222D1
Xp6839A__5107 n_153 n_43 n_152 counterB<2> n_154 counterA<2> VDD VSS 
+ outputCoarsePhase<2> / AO222D1
Xp6839A4787__6260 n_153 n_21 n_152 counterB<1> n_154 counterA<1> VDD VSS 
+ outputCoarsePhase<1> / AO222D1
Xp5992A__7410 n_125 level<2> n_122 level<1> n_124 n_121 VDD VSS n_127 / AO222D1
Xp5915A__5115 n_136 n_79 n_140 n_139 VDD VSS / HA1D0
Xp5622A__9315 n_112 n_128 n_134 n_135 VDD VSS / HA1D0
Xp5488A__1666 n_126 n_117 n_128 n_129 VDD VSS / HA1D0
Xp6378A__6783 n_150 offset<4> outputFinePhase<4> VDD VSS n_151 / MAOI222D1
Xp6324A__7482 n_133 offset<1> outputFinePhase<1> VDD VSS n_138 / MAOI222D1
Xp6204A__1705 outputFinePhase<2> offset<3> offset<2> outputFinePhase<3> VDD 
+ VSS n_147 / AOI31D1
Xp6253D__3680 n_147 n_143 n_148 n_138 VDD VSS n_150 / OAI22D1
Xp6244A__2802 outputFinePhase<3> offset<3> outputFinePhase<2> offset<2> VDD 
+ VSS n_148 / OAI22D1
Xp6598D__5526 FE_OFN0_TOTRawDataReg_31 offset<5> n_151 VDD VSS n_152 / XNR3D1
Xp6888A__8428 n_152 selRawCode VDD VSS n_153 / NR2D1
XFE_OFC339_n_129 n_129 VDD VSS FE_OFN157_n_129 / BUFFD1
XFE_PHC474_n_131 n_131 VDD VSS FE_PHN474_n_131 / CKBD1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKLNQD1
* View Name:    schematic
************************************************************************

.SUBCKT CKLNQD1 CP E Q TE VDD VSS
*.PININFO CP:I E:I TE:I Q:O VDD:B VSS:B
MMU19 net37 TE VSS VSS nch l=60n w=270.0n m=1
MMU20 net37 E VSS VSS nch l=60n w=270.0n m=1
MMI85-M_u4 net33 net63 VSS VSS nch l=60n w=215.00n m=1
MMI85-M_u3 net61 CP net33 VSS nch l=60n w=215.00n m=1
MMI82 net81 net9 net37 VSS nch l=60n w=270.0n m=1
MMU82-M_u2 net83 net9 VSS VSS nch l=60n w=195.00n m=1
MMI80-M_u2 net63 net81 VSS VSS nch l=60n w=215.00n m=1
MMI91 net13 net83 net81 VSS nch l=60n w=200n m=1
MMU81-M_u2 net9 CP VSS VSS nch l=60n w=195.00n m=1
MMI92 VSS net63 net13 VSS nch l=60n w=200n m=1
MMU75-M_u2 Q net61 VSS VSS nch l=60n w=215.00n m=1
MMU75-M_u3 Q net61 VDD VDD pch l=60n w=520.0n m=1
MMU16 net81 net83 net45 VDD pch l=60n w=480.0n m=1
MMU82-M_u3 net83 net9 VDD VDD pch l=60n w=260.0n m=1
MMI85-M_u1 net61 CP VDD VDD pch l=60n w=350.0n m=1
MMU81-M_u3 net9 CP VDD VDD pch l=60n w=260.0n m=1
MMI81 net48 TE VDD VDD pch l=60n w=480.0n m=1
MMI85-M_u2 net61 net63 VDD VDD pch l=60n w=350.0n m=1
MMI80-M_u3 net63 net81 VDD VDD pch l=60n w=285.00n m=1
MMI90 net53 net9 net81 VDD pch l=60n w=200n m=1
MMI88 VDD net63 net53 VDD pch l=60n w=200n m=1
MMU17 net45 E net48 VDD pch l=60n w=480.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    TIEL
* View Name:    schematic
************************************************************************

.SUBCKT TIEL VDD VSS ZN
*.PININFO ZN:O VDD:B VSS:B
MM_u2 ZN net5 VSS VSS nch l=60n w=410.0n m=1
MM_u1 net5 net5 VDD VDD pch l=60n w=540.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_179
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_179 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_178
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_178 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_177
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_177 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKLNQD8
* View Name:    schematic
************************************************************************

.SUBCKT CKLNQD8 CP E Q TE VDD VSS
*.PININFO CP:I E:I TE:I Q:O VDD:B VSS:B
MMU75_2-M_u3 Q net67 VDD VDD pch l=60n w=520.0n m=1
MMU16 net104 net103 net1 VDD pch l=60n w=480.0n m=1
MMU82-M_u3 net103 net97 VDD VDD pch l=60n w=260.0n m=1
MMU75_0-M_u3 Q net67 VDD VDD pch l=60n w=520.0n m=1
MMU75_5-M_u3 Q net67 VDD VDD pch l=60n w=520.0n m=1
MMI86_0-M_u1 net67 net25 VDD VDD pch l=60n w=350.0n m=1
MMI86_1-M_u1 net67 net25 VDD VDD pch l=60n w=350.0n m=1
MMI86_0-M_u2 net67 CP VDD VDD pch l=60n w=350.0n m=1
MMU81-M_u3 net97 CP VDD VDD pch l=60n w=260.0n m=1
MMU75_4-M_u3 Q net67 VDD VDD pch l=60n w=520.0n m=1
MMI86_1-M_u2 net67 CP VDD VDD pch l=60n w=350.0n m=1
MMI81 net33 TE VDD VDD pch l=60n w=480.0n m=1
MMU75_3-M_u3 Q net67 VDD VDD pch l=60n w=520.0n m=1
MMI80-M_u3 net25 net104 VDD VDD pch l=60n w=285.00n m=1
MMU75_6-M_u3 Q net67 VDD VDD pch l=60n w=520.0n m=1
MMU75_7-M_u3 Q net67 VDD VDD pch l=60n w=520.0n m=1
MMI90 net13 net97 net104 VDD pch l=60n w=200n m=1
MMU75_1-M_u3 Q net67 VDD VDD pch l=60n w=520.0n m=1
MMI88 VDD net25 net13 VDD pch l=60n w=200n m=1
MMU17 net1 E net33 VDD pch l=60n w=480.0n m=1
MMU75_5-M_u2 Q net67 VSS VSS nch l=60n w=215.00n m=1
MMU75_2-M_u2 Q net67 VSS VSS nch l=60n w=215.00n m=1
MMU75_7-M_u2 Q net67 VSS VSS nch l=60n w=215.00n m=1
MMU75_4-M_u2 Q net67 VSS VSS nch l=60n w=215.00n m=1
MMI86_1-M_u3 net67 net25 net144 VSS nch l=60n w=215.00n m=1
MMI87 net137 E VSS VSS nch l=60n w=270.0n m=1
MMU75_1-M_u2 Q net67 VSS VSS nch l=60n w=215.00n m=1
MMI82 net104 net97 net137 VSS nch l=60n w=270.0n m=1
MMU75_0-M_u2 Q net67 VSS VSS nch l=60n w=215.00n m=1
MMI89 net137 TE VSS VSS nch l=60n w=270.0n m=1
MMU82-M_u2 net103 net97 VSS VSS nch l=60n w=195.00n m=1
MMU75_3-M_u2 Q net67 VSS VSS nch l=60n w=215.00n m=1
MMI80-M_u2 net25 net104 VSS VSS nch l=60n w=200n m=1
MMI86_0-M_u3 net67 net25 net81 VSS nch l=60n w=215.00n m=1
MMI91 net96 net103 net104 VSS nch l=60n w=200n m=1
MMU81-M_u2 net97 CP VSS VSS nch l=60n w=195.00n m=1
MMI92 VSS net25 net96 VSS nch l=60n w=200n m=1
MMU75_6-M_u2 Q net67 VSS VSS nch l=60n w=215.00n m=1
MMI86_1-M_u4 net144 CP VSS VSS nch l=60n w=215.00n m=1
MMI86_0-M_u4 net81 CP VSS VSS nch l=60n w=215.00n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_176
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_176 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD8
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_175
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_175 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_174
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_174 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_173
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_173 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_172
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_172 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_171
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_171 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_170
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_170 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_169
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_169 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_168
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_168 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_167
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_167 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_166
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_166 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_165
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_165 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_164
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_164 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_163
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_163 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_162
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_162 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_161
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_161 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_160
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_160 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_159
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_159 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_158
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_158 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_157
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_157 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_156
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_156 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_155
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_155 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_154
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_154 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_153
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_153 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_152
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_152 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_151
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_151 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_150
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_150 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_149
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_149 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_148
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_148 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_147
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_147 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_146
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_146 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_145
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_145 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_144
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_144 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_143
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_143 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_142
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_142 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_141
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_141 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_140
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_140 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_139
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_139 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_138
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_138 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_137
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_137 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_136
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_136 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_135
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_135 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_134
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_134 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_133
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_133 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_132
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_132 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_131
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_131 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_130
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_130 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_129
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_129 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_128
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_128 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_127
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_127 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_126
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_126 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_125
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_125 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_124
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_124 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_123
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_123 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_122
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_122 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_121
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_121 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_120
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_120 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_119
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_119 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_118
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_118 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_117
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_117 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_116
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_116 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_115
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_115 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_114
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_114 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_113
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_113 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_112
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_112 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_111
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_111 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_110
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_110 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_109
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_109 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_108
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_108 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_107
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_107 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_106
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_106 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_105
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_105 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_104
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_104 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_103
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_103 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_102
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_102 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_101
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_101 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_100
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_100 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_99
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_99 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_98
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_98 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_97
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_97 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_96
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_96 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_95
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_95 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_94
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_94 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_93
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_93 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_92
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_92 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_91
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_91 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_90
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_90 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_89
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_89 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_88
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_88 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_87
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_87 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_86
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_86 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_85
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_85 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_84
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_84 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_83
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_83 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_82
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_82 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_81
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_81 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_80
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_80 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_79
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_79 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_78
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_78 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_77
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_77 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_76
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_76 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_75
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_75 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_74
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_74 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_73
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_73 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_72
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_72 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_71
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_71 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_70
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_70 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_69
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_69 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_68
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_68 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_67
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_67 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_66
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_66 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_65
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_65 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_64
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_64 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_63
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_63 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_62
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_62 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_61
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_61 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_60
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_60 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_59
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_59 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_58
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_58 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_57
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_57 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_56
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_56 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_55
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_55 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_54
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_54 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_53
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_53 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_52
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_52 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_51
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_51 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_50
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_50 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_49
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_49 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_48
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_48 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_47
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_47 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_46
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_46 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_45
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_45 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_44
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_44 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_43
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_43 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_42
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_42 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_41
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_41 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_40
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_40 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_39
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_39 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_38
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_38 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_37
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_37 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_36
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_36 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_35
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_35 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in FE_OFN139_FE_RN_32_0 ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
XFE_OFC300_FE_RN_32_0 enable VDD VSS FE_OFN139_FE_RN_32_0 / CKND1
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_34
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_34 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in FE_OFN140_FE_RN_30_0 ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
XFE_OFC301_FE_RN_30_0 enable VDD VSS FE_OFN140_FE_RN_30_0 / CKND1
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_33
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_33 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_32
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_32 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_31
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_31 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_30
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_30 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_29
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_29 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKLNQD2
* View Name:    schematic
************************************************************************

.SUBCKT CKLNQD2 CP E Q TE VDD VSS
*.PININFO CP:I E:I TE:I Q:O VDD:B VSS:B
MMI87 net17 TE VSS VSS nch l=60n w=270.0n m=1
MMU75_1-M_u2 Q net33 VSS VSS nch l=60n w=215.00n m=1
MMI85-M_u4 net37 net13 VSS VSS nch l=60n w=215.00n m=1
MMI85-M_u3 net33 CP net37 VSS nch l=60n w=215.00n m=1
MMI82 net67 net5 net17 VSS nch l=60n w=270.0n m=1
MMU75_0-M_u2 Q net33 VSS VSS nch l=60n w=215.00n m=1
MMU82-M_u2 net11 net5 VSS VSS nch l=60n w=195.00n m=1
MMI86 net17 E VSS VSS nch l=60n w=270.0n m=1
MMI80-M_u2 net13 net67 VSS VSS nch l=60n w=200n m=1
MMI91 net9 net11 net67 VSS nch l=60n w=200n m=1
MMU81-M_u2 net5 CP VSS VSS nch l=60n w=195.00n m=1
MMI92 VSS net13 net9 VSS nch l=60n w=200n m=1
MMU16 net67 net11 net96 VDD pch l=60n w=480.0n m=1
MMU82-M_u3 net11 net5 VDD VDD pch l=60n w=260.0n m=1
MMI85-M_u1 net33 CP VDD VDD pch l=60n w=350.0n m=1
MMU75_0-M_u3 Q net33 VDD VDD pch l=60n w=520.0n m=1
MMU81-M_u3 net5 CP VDD VDD pch l=60n w=260.0n m=1
MMI81 net52 TE VDD VDD pch l=60n w=480.0n m=1
MMI85-M_u2 net33 net13 VDD VDD pch l=60n w=350.0n m=1
MMI80-M_u3 net13 net67 VDD VDD pch l=60n w=285.00n m=1
MMI90 net61 net5 net67 VDD pch l=60n w=200n m=1
MMU75_1-M_u3 Q net33 VDD VDD pch l=60n w=520.0n m=1
MMI88 VDD net13 net61 VDD pch l=60n w=200n m=1
MMU17 net96 E net52 VDD pch l=60n w=480.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_28
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_28 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD2
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_27
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_27 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_26
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_26 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_25
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_25 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_24
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_24 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_23
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_23 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_22
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_22 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKND2
* View Name:    schematic
************************************************************************

.SUBCKT CKND2 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MM_u1_0 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_1 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u2_1 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_0 ZN I VSS VSS nch l=60n w=310.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_21
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_21 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in FE_OFN148_FE_RN_21_0 ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
XFE_OFC309_FE_RN_21_0 enable VDD VSS FE_OFN148_FE_RN_21_0 / CKND2
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_20
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_20 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in FE_OFN146_FE_RN_27_0 ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
XFE_OFC307_FE_RN_27_0 enable VDD VSS FE_OFN146_FE_RN_27_0 / CKND2
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_19
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_19 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in FE_OFN143_FE_RN_42_0 ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
XFE_OFC304_FE_RN_42_0 enable VDD VSS FE_OFN143_FE_RN_42_0 / CKND2
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_18
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_18 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_17
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_17 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_16
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_16 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_15
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_15 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in FE_OFN149_FE_RN_19_0 ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
XFE_OFC310_FE_RN_19_0 enable VDD VSS FE_OFN149_FE_RN_19_0 / CKND1
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_14
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_14 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in FE_OFN145_FE_RN_33_0 ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
XFE_OFC306_FE_RN_33_0 enable VDD VSS FE_OFN145_FE_RN_33_0 / CKND1
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_13
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_13 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_12
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_12 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_11
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_11 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in FE_OFN147_FE_RN_24_0 ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
XFE_OFC308_FE_RN_24_0 enable VDD VSS FE_OFN147_FE_RN_24_0 / CKND1
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_10
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_10 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in FE_OFN144_FE_RN_34_0 ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
XFE_OFC305_FE_RN_34_0 enable VDD VSS FE_OFN144_FE_RN_34_0 / CKND1
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_9
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_9 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_8
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_8 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_7
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_7 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in FE_OFN142_FE_RN_26_0 ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
XFE_OFC303_FE_RN_26_0 enable VDD VSS FE_OFN142_FE_RN_26_0 / CKND2
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_6
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_6 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_5
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_5 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_4
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_4 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_3
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_3 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in FE_OFN141_FE_RN_29_0 ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
XFE_OFC302_FE_RN_29_0 enable VDD VSS FE_OFN141_FE_RN_29_0 / CKND1
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_2
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_2 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD_1
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD_1 VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    RC_CG_MOD
* View Name:    schematic
************************************************************************

.SUBCKT RC_CG_MOD VDD VSS ck_in ck_out enable test
*.PININFO ck_in:I enable:I test:I ck_out:O VDD:B VSS:B
XRC_CGIC_INST ck_in enable ck_out LTIELO_NET VDD VSS / CKLNQD1
XLTIELO VDD VSS LTIELO_NET / TIEL
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INVD2
* View Name:    schematic
************************************************************************

.SUBCKT INVD2 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MMU1_0-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_1-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_0-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    BUFFD3
* View Name:    schematic
************************************************************************

.SUBCKT BUFFD3 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MM_u3_0-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_2-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u3 net11 I VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MM_u3_2-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MM_u2-M_u2 net11 I VSS VSS nch l=60n w=390.0n m=1
MM_u3_0-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    BUFFD6
* View Name:    schematic
************************************************************************

.SUBCKT BUFFD6 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MM_u3_1-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
MM_u3_2-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
MM_u3_3-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
MM_u2_1-M_u2 net9 I VSS VSS nch l=60n w=390.0n m=1
MM_u3_0-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
MM_u2_0-M_u2 net9 I VSS VSS nch l=60n w=390.0n m=1
MM_u3_4-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
MM_u3_5-M_u2 Z net9 VSS VSS nch l=60n w=390.0n m=1
MM_u3_4-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MM_u3_0-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MM_u3_5-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MM_u2_1-M_u3 net9 I VDD VDD pch l=60n w=520.0n m=1
MM_u2_0-M_u3 net9 I VDD VDD pch l=60n w=520.0n m=1
MM_u3_2-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
MM_u3_3-M_u3 Z net9 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    BUFFD4
* View Name:    schematic
************************************************************************

.SUBCKT BUFFD4 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MM_u3_0-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u2_1-M_u3 net11 I VDD VDD pch l=60n w=520.0n m=1
MM_u2_0-M_u3 net11 I VDD VDD pch l=60n w=520.0n m=1
MM_u3_2-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_3-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MM_u3_2-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MM_u3_3-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MM_u2_1-M_u2 net11 I VSS VSS nch l=60n w=390.0n m=1
MM_u3_0-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MM_u2_0-M_u2 net11 I VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    BUFFD2
* View Name:    schematic
************************************************************************

.SUBCKT BUFFD2 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MM_u3_0-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u2-M_u3 net11 I VDD VDD pch l=60n w=520.0n m=1
MM_u3_1-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MM_u2-M_u2 net11 I VSS VSS nch l=60n w=390.0n m=1
MM_u3_0-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKND4
* View Name:    schematic
************************************************************************

.SUBCKT CKND4 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MM_u1_0 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_3 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_2 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_1 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u2_1 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_3 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_0 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_2 ZN I VSS VSS nch l=60n w=310.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    INVD3
* View Name:    schematic
************************************************************************

.SUBCKT INVD3 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MMU1_0-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_1-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_2-M_u2 ZN I VSS VSS nch l=60n w=390.0n m=1
MMU1_0-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
MMU1_1-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
MMU1_2-M_u3 ZN I VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    OAI21D4
* View Name:    schematic
************************************************************************

.SUBCKT OAI21D4 A1 A2 B VDD VSS ZN
*.PININFO A1:I A2:I B:I ZN:O VDD:B VSS:B
MM_u9_1 ZN B VDD VDD pch l=60n w=520.0n m=1
MMI16-MI13 net17 A2 VDD VDD pch l=60n w=2.08u m=1
MMI16-MI12 ZN A1 net17 VDD pch l=60n w=2.08u m=1
MM_u9_0 ZN B VDD VDD pch l=60n w=520.0n m=1
MM_u9_3 ZN B VDD VDD pch l=60n w=520.0n m=1
MM_u9_2 ZN B VDD VDD pch l=60n w=520.0n m=1
MMI3 ZN A1 net36 VSS nch l=60n w=1.56u m=1
MMI4 net36 B VSS VSS nch l=60n w=1.56u m=1
MM_u3 ZN A2 net36 VSS nch l=60n w=1.56u m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    XOR3D1
* View Name:    schematic
************************************************************************

.SUBCKT XOR3D1 A1 A2 A3 VDD VSS Z
*.PININFO A1:I A2:I A3:I Z:O VDD:B VSS:B
MM_u6-M_u2 net5 A2 net63 VDD pch l=60n w=260.0n m=1
MMU13-M_u3 net9 A3 VDD VDD pch l=60n w=520.0n m=1
MMU14-M_u3 Z net17 VDD VDD pch l=60n w=520.0n m=1
MMI0-MU1 net24 net5 VDD VDD pch l=60n w=260.0n m=1
MM_u4-M_u3 net11 net63 VDD VDD pch l=60n w=260.0n m=1
MMI0-MU2 net63 net13 net24 VDD pch l=60n w=260.0n m=1
MMU33-MU2 net17 net63 net20 VDD pch l=60n w=320.0n m=1
MM_u8-M_u3 net13 A2 VDD VDD pch l=60n w=260.0n m=1
MMU18-M_u2 net9 net11 net17 VDD pch l=60n w=450.0n m=1
MM_u2-M_u3 net5 A1 VDD VDD pch l=60n w=520.0n m=1
MMU33-MU1 net20 net9 VDD VDD pch l=60n w=260.0n m=1
MMU18-M_u3 net9 net63 net17 VSS nch l=60n w=280.0n m=1
MM_u6-M_u3 net5 net13 net63 VSS nch l=60n w=195.00n m=1
MMU13-M_u2 net9 A3 VSS VSS nch l=60n w=390.0n m=1
MMU33-MU4 net48 net9 VSS VSS nch l=60n w=230.0n m=1
MM_u8-M_u2 net13 A2 VSS VSS nch l=60n w=195.00n m=1
MMI0-MU3 net63 A2 net49 VSS nch l=60n w=195.00n m=1
MM_u4-M_u2 net11 net63 VSS VSS nch l=60n w=195.00n m=1
MM_u2-M_u2 net5 A1 VSS VSS nch l=60n w=390.0n m=1
MMU14-M_u2 Z net17 VSS VSS nch l=60n w=390.0n m=1
MMI0-MU4 net49 net5 VSS VSS nch l=60n w=195.00n m=1
MMU33-MU3 net17 net11 net48 VSS nch l=60n w=230.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    TIEH
* View Name:    schematic
************************************************************************

.SUBCKT TIEH VDD VSS Z
*.PININFO Z:O VDD:B VSS:B
MM_u2 net7 net7 VSS VSS nch l=60n w=410.0n m=1
MM_u1 Z net7 VDD VDD pch l=60n w=540.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKND6
* View Name:    schematic
************************************************************************

.SUBCKT CKND6 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
MM_u1_0 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_3 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_2 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_4 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_1 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_5 ZN I VDD VDD pch l=60n w=520.0n m=1
DDI3 VSS I ndio area=6.6e-14 pj=1.18e-06 m=1
MM_u2_1 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_3 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_4 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_0 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_2 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_5 ZN I VSS VSS nch l=60n w=310.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKND12
* View Name:    schematic
************************************************************************

.SUBCKT CKND12 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
DDI3 VSS I ndio area=6.6e-14 pj=1.18e-06 m=1
MM_u2_1 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_8 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_6 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_3 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_4 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_7 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_9 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_0 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_2 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_11 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_5 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_10 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u1_11 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_10 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_9 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_8 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_7 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_0 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_3 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_2 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_4 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_6 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_1 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_5 ZN I VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKND16
* View Name:    schematic
************************************************************************

.SUBCKT CKND16 I VDD VSS ZN
*.PININFO I:I ZN:O VDD:B VSS:B
DDI3 VSS I ndio area=6.6e-14 pj=1.18e-06 m=1
MM_u2_1 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_8 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_12 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_6 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_3 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_4 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_7 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_9 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_0 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_2 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_11 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_13 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_5 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_14 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_15 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u2_10 ZN I VSS VSS nch l=60n w=310.0n m=1
MM_u1_14 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_11 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_12 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_10 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_9 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_8 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_15 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_7 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_0 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_13 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_3 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_2 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_4 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_6 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_1 ZN I VDD VDD pch l=60n w=520.0n m=1
MM_u1_5 ZN I VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    BUFFD16
* View Name:    schematic
************************************************************************

.SUBCKT BUFFD16 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MMU8_0-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_3-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_9-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_5-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_6-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MM_u2_3-M_u2 net123 I VSS VSS nch l=60n w=390.0n m=1
MM_u2_1-M_u2 net123 I VSS VSS nch l=60n w=390.0n m=1
MMU8_13-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_4-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_1-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_14-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_12-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MM_u2_4-M_u2 net123 I VSS VSS nch l=60n w=390.0n m=1
MM_u2_2-M_u2 net123 I VSS VSS nch l=60n w=390.0n m=1
MMU8_11-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MM_u2_0-M_u2 net123 I VSS VSS nch l=60n w=390.0n m=1
MMU8_15-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_8-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_2-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_7-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_10-M_u2 Z net123 VSS VSS nch l=60n w=390.0n m=1
MMU8_6-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MMU8_9-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MMU8_7-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MMU8_0-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MM_u2_1-M_u3 net123 I VDD VDD pch l=60n w=520.0n m=1
MMU8_4-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MM_u2_3-M_u3 net123 I VDD VDD pch l=60n w=520.0n m=1
MM_u2_0-M_u3 net123 I VDD VDD pch l=60n w=520.0n m=1
MMU8_14-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MMU8_12-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MMU8_11-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MMU8_8-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MM_u2_2-M_u3 net123 I VDD VDD pch l=60n w=520.0n m=1
MMU8_13-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MM_u2_4-M_u3 net123 I VDD VDD pch l=60n w=520.0n m=1
MMU8_1-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MMU8_2-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MMU8_3-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MMU8_5-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MMU8_10-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
MMU8_15-M_u3 Z net123 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    ND2D8
* View Name:    schematic
************************************************************************

.SUBCKT ND2D8 A1 A2 VDD VSS ZN
*.PININFO A1:I A2:I ZN:O VDD:B VSS:B
MMI27 ZN A1 net17 VSS nch l=60n w=390.0n m=1
MMI18 net28 A2 VSS VSS nch l=60n w=390.0n m=1
MMI20 net53 A2 VSS VSS nch l=60n w=390.0n m=1
MMI23 ZN A1 net21 VSS nch l=60n w=390.0n m=1
MMI17 ZN A1 net53 VSS nch l=60n w=390.0n m=1
MMI29 net32 A2 VSS VSS nch l=60n w=230.0n m=1
MMI22 ZN A1 net33 VSS nch l=60n w=390.0n m=1
MMI21 net33 A2 VSS VSS nch l=60n w=390.0n m=1
MMI30 ZN A1 net32 VSS nch l=60n w=230.0n m=1
MMI19 ZN A1 net28 VSS nch l=60n w=390.0n m=1
MMI24 net21 A2 VSS VSS nch l=60n w=390.0n m=1
MMI28 net17 A2 VSS VSS nch l=60n w=390.0n m=1
MMI35 ZN A1 net1 VSS nch l=60n w=230.0n m=1
MMI26 ZN A1 net5 VSS nch l=60n w=390.0n m=1
MMI25 net5 A2 VSS VSS nch l=60n w=390.0n m=1
MMI36 net1 A2 VSS VSS nch l=60n w=230.0n m=1
MMI6_2 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMI6_7 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MM_u2_1 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MM_u2_6 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MM_u2_3 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMI6_5 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MM_u2_4 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MM_u2_7 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MM_u2_0 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMI6_6 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMI6_3 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MM_u2_2 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MM_u2_5 ZN A2 VDD VDD pch l=60n w=520.0n m=1
MMI6_1 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMI6_4 ZN A1 VDD VDD pch l=60n w=520.0n m=1
MMI6_0 ZN A1 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKBD0
* View Name:    schematic
************************************************************************

.SUBCKT CKBD0 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MM_u15 net5 I VSS VSS nch l=60n w=150.0n m=1
MMU23 Z net5 VSS VSS nch l=60n w=150.0n m=1
MM_u3 net5 I VDD VDD pch l=60n w=260.0n m=1
MMU21 Z net5 VDD VDD pch l=60n w=260.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DEL005
* View Name:    schematic
************************************************************************

.SUBCKT DEL005 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MMI2-M_u3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MMI3 net5 I VDD VDD pch l=60n w=520.0n m=1
MMI10 net11 I net5 VDD pch l=60n w=520.0n m=1
MMI13 net5 I VSS VSS nch l=60n w=390.0n m=1
MMI2-M_u2 Z net11 VSS VSS nch l=60n w=390.0n m=1
MMI12 net11 I net5 VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DEL01
* View Name:    schematic
************************************************************************

.SUBCKT DEL01 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MMI2-M_u3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMI3 net17 net13 VDD VDD pch l=60n w=520.0n m=1
MMI6 net13 net9 net1 VDD pch l=60n w=520.0n m=1
MMI1-M_u3 net9 I VDD VDD pch l=60n w=520.0n m=1
MMI10 net5 net13 net17 VDD pch l=60n w=520.0n m=1
MMI7 net1 net9 VDD VDD pch l=60n w=520.0n m=1
MMI13 net17 net13 VSS VSS nch l=60n w=390.0n m=1
MMI4 net1 net9 VSS VSS nch l=60n w=390.0n m=1
MMI2-M_u2 Z net5 VSS VSS nch l=60n w=390.0n m=1
MMI12 net5 net13 net17 VSS nch l=60n w=390.0n m=1
MMI5 net13 net9 net1 VSS nch l=60n w=390.0n m=1
MMI1-M_u2 net9 I VSS VSS nch l=60n w=390.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    DEL02
* View Name:    schematic
************************************************************************

.SUBCKT DEL02 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MMI4 net29 net7 VSS VSS nch l=60n w=300n m=1
MMI27 net25 net5 net9 VSS nch l=60n w=300n m=1
MMI2-M_u2 Z net25 VSS VSS nch l=60n w=390.0n m=1
MMI29 net17 net5 VSS VSS nch l=60n w=300n m=1
MMI16 net13 net7 net29 VSS nch l=60n w=300n m=1
MMI28 net9 net5 net17 VSS nch l=60n w=300n m=1
MMI5 net5 net7 net13 VSS nch l=60n w=300n m=1
MMI1-M_u2 net7 I VSS VSS nch l=60n w=390.0n m=1
MMI33 net9 net5 net37 VDD pch l=60n w=300n m=1
MMI2-M_u3 Z net25 VDD VDD pch l=60n w=520.0n m=1
MMI1-M_u3 net7 I VDD VDD pch l=60n w=520.0n m=1
MMI34 net25 net5 net9 VDD pch l=60n w=300n m=1
MMI30 net13 net7 net48 VDD pch l=60n w=300n m=1
MMI24 net48 net7 VDD VDD pch l=60n w=300n m=1
MMI32 net37 net5 VDD VDD pch l=60n w=300n m=1
MMI31 net5 net7 net13 VDD pch l=60n w=300n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKBD2
* View Name:    schematic
************************************************************************

.SUBCKT CKBD2 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MMU23_1 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u15 net5 I VSS VSS nch l=60n w=310.0n m=1
MMU23_0 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u3 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_0 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_1 Z net5 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKBD3
* View Name:    schematic
************************************************************************

.SUBCKT CKBD3 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MMU23_1 Z net9 VSS VSS nch l=60n w=310.0n m=1
MM_u15 net9 I VSS VSS nch l=60n w=310.0n m=1
MMU23_0 Z net9 VSS VSS nch l=60n w=310.0n m=1
MMU23_2 Z net9 VSS VSS nch l=60n w=310.0n m=1
MM_u3 net9 I VDD VDD pch l=60n w=520.0n m=1
MMU21_0 Z net9 VDD VDD pch l=60n w=520.0n m=1
MMU21_1 Z net9 VDD VDD pch l=60n w=520.0n m=1
MMU21_2 Z net9 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKBD4
* View Name:    schematic
************************************************************************

.SUBCKT CKBD4 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
MM_u15_1 net11 I VSS VSS nch l=60n w=310.0n m=1
MMU23_1 Z net11 VSS VSS nch l=60n w=310.0n m=1
MMU23_3 Z net11 VSS VSS nch l=60n w=310.0n m=1
MMU23_0 Z net11 VSS VSS nch l=60n w=310.0n m=1
MMU23_2 Z net11 VSS VSS nch l=60n w=310.0n m=1
MM_u15_0 net11 I VSS VSS nch l=60n w=310.0n m=1
MMU21_0 Z net11 VDD VDD pch l=60n w=520.0n m=1
MMU21_1 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_0 net11 I VDD VDD pch l=60n w=520.0n m=1
MMU21_3 Z net11 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1 net11 I VDD VDD pch l=60n w=520.0n m=1
MMU21_2 Z net11 VDD VDD pch l=60n w=520.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKBD16
* View Name:    schematic
************************************************************************

.SUBCKT CKBD16 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
DDI3 VSS I ndio area=6.6e-14 pj=1.18e-06 m=1
MMU21_12 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_4 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_15 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_7 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_0 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_1 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_11 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_5 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_3 net5 I VDD VDD pch l=60n w=520.0n m=1
MM_u3_0 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_10 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_13 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_4 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_2 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_6 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_9 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_8 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_2 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_14 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU23_7 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u15_3 net5 I VSS VSS nch l=60n w=310.0n m=1
MMU23_5 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_10 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_12 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_4 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u15_4 net5 I VSS VSS nch l=60n w=310.0n m=1
MM_u15_1 net5 I VSS VSS nch l=60n w=310.0n m=1
MMU23_15 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_1 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_8 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_6 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_13 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_11 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u15_2 net5 I VSS VSS nch l=60n w=310.0n m=1
MMU23_9 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_3 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_0 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_14 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_2 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u15_0 net5 I VSS VSS nch l=60n w=310.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKBD12
* View Name:    schematic
************************************************************************

.SUBCKT CKBD12 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
DDI3 VSS I ndio area=6.6e-14 pj=1.18e-06 m=1
MMU21_7 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_0 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_1 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_11 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_5 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_3 net5 I VDD VDD pch l=60n w=520.0n m=1
MM_u3_0 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_10 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_4 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_2 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_6 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_9 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_8 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_2 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU23_7 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_5 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_10 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_4 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_1 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_8 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u15 net5 I VSS VSS nch l=60n w=1.17u m=1
MMU23_6 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_11 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_9 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_3 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_0 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_2 Z net5 VSS VSS nch l=60n w=310.0n m=1
.ENDS

************************************************************************
* Library Name: tcbn65lp
* Cell Name:    CKBD8
* View Name:    schematic
************************************************************************

.SUBCKT CKBD8 I VDD VSS Z
*.PININFO I:I Z:O VDD:B VSS:B
DDI3 VSS I ndio area=6.6e-14 pj=1.18e-06 m=1
MMU21_7 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_0 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_1 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_5 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_0 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_3 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU21_4 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_2 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_6 Z net5 VDD VDD pch l=60n w=520.0n m=1
MM_u3_1 net5 I VDD VDD pch l=60n w=520.0n m=1
MMU21_2 Z net5 VDD VDD pch l=60n w=520.0n m=1
MMU23_7 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_5 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_4 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_1 Z net5 VSS VSS nch l=60n w=310.0n m=1
MM_u15 net5 I VSS VSS nch l=60n w=780.0n m=1
MMU23_6 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_3 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_0 Z net5 VSS VSS nch l=60n w=310.0n m=1
MMU23_2 Z net5 VSS VSS nch l=60n w=310.0n m=1
.ENDS

************************************************************************
* Library Name: ETROC2_TDCEncoder_impl
* Cell Name:    TDC_Encoder
* View Name:    schematic
************************************************************************

.SUBCKT TDC_Encoder CalCounterA<2> CalCounterA<1> CalCounterA<0> 
+ CalCounterAMon<2> CalCounterAMon<1> CalCounterAMon<0> CalCounterB<2> 
+ CalCounterB<1> CalCounterB<0> CalCounterBMon<2> CalCounterBMon<1> 
+ CalCounterBMon<0> CalRawData<62> CalRawData<61> CalRawData<60> 
+ CalRawData<59> CalRawData<58> CalRawData<57> CalRawData<56> CalRawData<55> 
+ CalRawData<54> CalRawData<53> CalRawData<52> CalRawData<51> CalRawData<50> 
+ CalRawData<49> CalRawData<48> CalRawData<47> CalRawData<46> CalRawData<45> 
+ CalRawData<44> CalRawData<43> CalRawData<42> CalRawData<41> CalRawData<40> 
+ CalRawData<39> CalRawData<38> CalRawData<37> CalRawData<36> CalRawData<35> 
+ CalRawData<34> CalRawData<33> CalRawData<32> CalRawData<31> CalRawData<30> 
+ CalRawData<29> CalRawData<28> CalRawData<27> CalRawData<26> CalRawData<25> 
+ CalRawData<24> CalRawData<23> CalRawData<22> CalRawData<21> CalRawData<20> 
+ CalRawData<19> CalRawData<18> CalRawData<17> CalRawData<16> CalRawData<15> 
+ CalRawData<14> CalRawData<13> CalRawData<12> CalRawData<11> CalRawData<10> 
+ CalRawData<9> CalRawData<8> CalRawData<7> CalRawData<6> CalRawData<5> 
+ CalRawData<4> CalRawData<3> CalRawData<2> CalRawData<1> CalRawData<0> 
+ CalRawDataMon<62> CalRawDataMon<61> CalRawDataMon<60> CalRawDataMon<59> 
+ CalRawDataMon<58> CalRawDataMon<57> CalRawDataMon<56> CalRawDataMon<55> 
+ CalRawDataMon<54> CalRawDataMon<53> CalRawDataMon<52> CalRawDataMon<51> 
+ CalRawDataMon<50> CalRawDataMon<49> CalRawDataMon<48> CalRawDataMon<47> 
+ CalRawDataMon<46> CalRawDataMon<45> CalRawDataMon<44> CalRawDataMon<43> 
+ CalRawDataMon<42> CalRawDataMon<41> CalRawDataMon<40> CalRawDataMon<39> 
+ CalRawDataMon<38> CalRawDataMon<37> CalRawDataMon<36> CalRawDataMon<35> 
+ CalRawDataMon<34> CalRawDataMon<33> CalRawDataMon<32> CalRawDataMon<31> 
+ CalRawDataMon<30> CalRawDataMon<29> CalRawDataMon<28> CalRawDataMon<27> 
+ CalRawDataMon<26> CalRawDataMon<25> CalRawDataMon<24> CalRawDataMon<23> 
+ CalRawDataMon<22> CalRawDataMon<21> CalRawDataMon<20> CalRawDataMon<19> 
+ CalRawDataMon<18> CalRawDataMon<17> CalRawDataMon<16> CalRawDataMon<15> 
+ CalRawDataMon<14> CalRawDataMon<13> CalRawDataMon<12> CalRawDataMon<11> 
+ CalRawDataMon<10> CalRawDataMon<9> CalRawDataMon<8> CalRawDataMon<7> 
+ CalRawDataMon<6> CalRawDataMon<5> CalRawDataMon<4> CalRawDataMon<3> 
+ CalRawDataMon<2> CalRawDataMon<1> CalRawDataMon<0> Cal_codeReg<9> 
+ Cal_codeReg<8> Cal_codeReg<7> Cal_codeReg<6> Cal_codeReg<5> Cal_codeReg<4> 
+ Cal_codeReg<3> Cal_codeReg<2> Cal_codeReg<1> Cal_codeReg<0> CalerrorFlagReg 
+ EncdataWrtClk RawdataWrtClk ResetFlag TOACounterA<2> TOACounterA<1> 
+ TOACounterA<0> TOACounterAMon<2> TOACounterAMon<1> TOACounterAMon<0> 
+ TOACounterB<2> TOACounterB<1> TOACounterB<0> TOACounterBMon<2> 
+ TOACounterBMon<1> TOACounterBMon<0> TOARawData<62> TOARawData<61> 
+ TOARawData<60> TOARawData<59> TOARawData<58> TOARawData<57> TOARawData<56> 
+ TOARawData<55> TOARawData<54> TOARawData<53> TOARawData<52> TOARawData<51> 
+ TOARawData<50> TOARawData<49> TOARawData<48> TOARawData<47> TOARawData<46> 
+ TOARawData<45> TOARawData<44> TOARawData<43> TOARawData<42> TOARawData<41> 
+ TOARawData<40> TOARawData<39> TOARawData<38> TOARawData<37> TOARawData<36> 
+ TOARawData<35> TOARawData<34> TOARawData<33> TOARawData<32> TOARawData<31> 
+ TOARawData<30> TOARawData<29> TOARawData<28> TOARawData<27> TOARawData<26> 
+ TOARawData<25> TOARawData<24> TOARawData<23> TOARawData<22> TOARawData<21> 
+ TOARawData<20> TOARawData<19> TOARawData<18> TOARawData<17> TOARawData<16> 
+ TOARawData<15> TOARawData<14> TOARawData<13> TOARawData<12> TOARawData<11> 
+ TOARawData<10> TOARawData<9> TOARawData<8> TOARawData<7> TOARawData<6> 
+ TOARawData<5> TOARawData<4> TOARawData<3> TOARawData<2> TOARawData<1> 
+ TOARawData<0> TOARawDataMon<62> TOARawDataMon<61> TOARawDataMon<60> 
+ TOARawDataMon<59> TOARawDataMon<58> TOARawDataMon<57> TOARawDataMon<56> 
+ TOARawDataMon<55> TOARawDataMon<54> TOARawDataMon<53> TOARawDataMon<52> 
+ TOARawDataMon<51> TOARawDataMon<50> TOARawDataMon<49> TOARawDataMon<48> 
+ TOARawDataMon<47> TOARawDataMon<46> TOARawDataMon<45> TOARawDataMon<44> 
+ TOARawDataMon<43> TOARawDataMon<42> TOARawDataMon<41> TOARawDataMon<40> 
+ TOARawDataMon<39> TOARawDataMon<38> TOARawDataMon<37> TOARawDataMon<36> 
+ TOARawDataMon<35> TOARawDataMon<34> TOARawDataMon<33> TOARawDataMon<32> 
+ TOARawDataMon<31> TOARawDataMon<30> TOARawDataMon<29> TOARawDataMon<28> 
+ TOARawDataMon<27> TOARawDataMon<26> TOARawDataMon<25> TOARawDataMon<24> 
+ TOARawDataMon<23> TOARawDataMon<22> TOARawDataMon<21> TOARawDataMon<20> 
+ TOARawDataMon<19> TOARawDataMon<18> TOARawDataMon<17> TOARawDataMon<16> 
+ TOARawDataMon<15> TOARawDataMon<14> TOARawDataMon<13> TOARawDataMon<12> 
+ TOARawDataMon<11> TOARawDataMon<10> TOARawDataMon<9> TOARawDataMon<8> 
+ TOARawDataMon<7> TOARawDataMon<6> TOARawDataMon<5> TOARawDataMon<4> 
+ TOARawDataMon<3> TOARawDataMon<2> TOARawDataMon<1> TOARawDataMon<0> 
+ TOA_codeReg<9> TOA_codeReg<8> TOA_codeReg<7> TOA_codeReg<6> TOA_codeReg<5> 
+ TOA_codeReg<4> TOA_codeReg<3> TOA_codeReg<2> TOA_codeReg<1> TOA_codeReg<0> 
+ TOAerrorFlagReg TOTCounterA<2> TOTCounterA<1> TOTCounterA<0> 
+ TOTCounterAMon<2> TOTCounterAMon<1> TOTCounterAMon<0> TOTCounterB<2> 
+ TOTCounterB<1> TOTCounterB<0> TOTCounterBMon<2> TOTCounterBMon<1> 
+ TOTCounterBMon<0> TOTRawData<31> TOTRawData<30> TOTRawData<29> 
+ TOTRawData<28> TOTRawData<27> TOTRawData<26> TOTRawData<25> TOTRawData<24> 
+ TOTRawData<23> TOTRawData<22> TOTRawData<21> TOTRawData<20> TOTRawData<19> 
+ TOTRawData<18> TOTRawData<17> TOTRawData<16> TOTRawData<15> TOTRawData<14> 
+ TOTRawData<13> TOTRawData<12> TOTRawData<11> TOTRawData<10> TOTRawData<9> 
+ TOTRawData<8> TOTRawData<7> TOTRawData<6> TOTRawData<5> TOTRawData<4> 
+ TOTRawData<3> TOTRawData<2> TOTRawData<1> TOTRawData<0> TOTRawDataMon<31> 
+ TOTRawDataMon<30> TOTRawDataMon<29> TOTRawDataMon<28> TOTRawDataMon<27> 
+ TOTRawDataMon<26> TOTRawDataMon<25> TOTRawDataMon<24> TOTRawDataMon<23> 
+ TOTRawDataMon<22> TOTRawDataMon<21> TOTRawDataMon<20> TOTRawDataMon<19> 
+ TOTRawDataMon<18> TOTRawDataMon<17> TOTRawDataMon<16> TOTRawDataMon<15> 
+ TOTRawDataMon<14> TOTRawDataMon<13> TOTRawDataMon<12> TOTRawDataMon<11> 
+ TOTRawDataMon<10> TOTRawDataMon<9> TOTRawDataMon<8> TOTRawDataMon<7> 
+ TOTRawDataMon<6> TOTRawDataMon<5> TOTRawDataMon<4> TOTRawDataMon<3> 
+ TOTRawDataMon<2> TOTRawDataMon<1> TOTRawDataMon<0> TOT_codeReg<8> 
+ TOT_codeReg<7> TOT_codeReg<6> TOT_codeReg<5> TOT_codeReg<4> TOT_codeReg<3> 
+ TOT_codeReg<2> TOT_codeReg<1> TOT_codeReg<0> TOTerrorFlagReg VDD VSS 
+ enableMon hitFlag level<2> level<1> level<0> offset<6> offset<5> offset<4> 
+ offset<3> offset<2> offset<1> offset<0> selRawCode timeStampMode
*.PININFO CalCounterA<2>:I CalCounterA<1>:I CalCounterA<0>:I CalCounterB<2>:I 
*.PININFO CalCounterB<1>:I CalCounterB<0>:I CalRawData<62>:I CalRawData<61>:I 
*.PININFO CalRawData<60>:I CalRawData<59>:I CalRawData<58>:I CalRawData<57>:I 
*.PININFO CalRawData<56>:I CalRawData<55>:I CalRawData<54>:I CalRawData<53>:I 
*.PININFO CalRawData<52>:I CalRawData<51>:I CalRawData<50>:I CalRawData<49>:I 
*.PININFO CalRawData<48>:I CalRawData<47>:I CalRawData<46>:I CalRawData<45>:I 
*.PININFO CalRawData<44>:I CalRawData<43>:I CalRawData<42>:I CalRawData<41>:I 
*.PININFO CalRawData<40>:I CalRawData<39>:I CalRawData<38>:I CalRawData<37>:I 
*.PININFO CalRawData<36>:I CalRawData<35>:I CalRawData<34>:I CalRawData<33>:I 
*.PININFO CalRawData<32>:I CalRawData<31>:I CalRawData<30>:I CalRawData<29>:I 
*.PININFO CalRawData<28>:I CalRawData<27>:I CalRawData<26>:I CalRawData<25>:I 
*.PININFO CalRawData<24>:I CalRawData<23>:I CalRawData<22>:I CalRawData<21>:I 
*.PININFO CalRawData<20>:I CalRawData<19>:I CalRawData<18>:I CalRawData<17>:I 
*.PININFO CalRawData<16>:I CalRawData<15>:I CalRawData<14>:I CalRawData<13>:I 
*.PININFO CalRawData<12>:I CalRawData<11>:I CalRawData<10>:I CalRawData<9>:I 
*.PININFO CalRawData<8>:I CalRawData<7>:I CalRawData<6>:I CalRawData<5>:I 
*.PININFO CalRawData<4>:I CalRawData<3>:I CalRawData<2>:I CalRawData<1>:I 
*.PININFO CalRawData<0>:I EncdataWrtClk:I RawdataWrtClk:I ResetFlag:I 
*.PININFO TOACounterA<2>:I TOACounterA<1>:I TOACounterA<0>:I TOACounterB<2>:I 
*.PININFO TOACounterB<1>:I TOACounterB<0>:I TOARawData<62>:I TOARawData<61>:I 
*.PININFO TOARawData<60>:I TOARawData<59>:I TOARawData<58>:I TOARawData<57>:I 
*.PININFO TOARawData<56>:I TOARawData<55>:I TOARawData<54>:I TOARawData<53>:I 
*.PININFO TOARawData<52>:I TOARawData<51>:I TOARawData<50>:I TOARawData<49>:I 
*.PININFO TOARawData<48>:I TOARawData<47>:I TOARawData<46>:I TOARawData<45>:I 
*.PININFO TOARawData<44>:I TOARawData<43>:I TOARawData<42>:I TOARawData<41>:I 
*.PININFO TOARawData<40>:I TOARawData<39>:I TOARawData<38>:I TOARawData<37>:I 
*.PININFO TOARawData<36>:I TOARawData<35>:I TOARawData<34>:I TOARawData<33>:I 
*.PININFO TOARawData<32>:I TOARawData<31>:I TOARawData<30>:I TOARawData<29>:I 
*.PININFO TOARawData<28>:I TOARawData<27>:I TOARawData<26>:I TOARawData<25>:I 
*.PININFO TOARawData<24>:I TOARawData<23>:I TOARawData<22>:I TOARawData<21>:I 
*.PININFO TOARawData<20>:I TOARawData<19>:I TOARawData<18>:I TOARawData<17>:I 
*.PININFO TOARawData<16>:I TOARawData<15>:I TOARawData<14>:I TOARawData<13>:I 
*.PININFO TOARawData<12>:I TOARawData<11>:I TOARawData<10>:I TOARawData<9>:I 
*.PININFO TOARawData<8>:I TOARawData<7>:I TOARawData<6>:I TOARawData<5>:I 
*.PININFO TOARawData<4>:I TOARawData<3>:I TOARawData<2>:I TOARawData<1>:I 
*.PININFO TOARawData<0>:I TOTCounterA<2>:I TOTCounterA<1>:I TOTCounterA<0>:I 
*.PININFO TOTCounterB<2>:I TOTCounterB<1>:I TOTCounterB<0>:I TOTRawData<31>:I 
*.PININFO TOTRawData<30>:I TOTRawData<29>:I TOTRawData<28>:I TOTRawData<27>:I 
*.PININFO TOTRawData<26>:I TOTRawData<25>:I TOTRawData<24>:I TOTRawData<23>:I 
*.PININFO TOTRawData<22>:I TOTRawData<21>:I TOTRawData<20>:I TOTRawData<19>:I 
*.PININFO TOTRawData<18>:I TOTRawData<17>:I TOTRawData<16>:I TOTRawData<15>:I 
*.PININFO TOTRawData<14>:I TOTRawData<13>:I TOTRawData<12>:I TOTRawData<11>:I 
*.PININFO TOTRawData<10>:I TOTRawData<9>:I TOTRawData<8>:I TOTRawData<7>:I 
*.PININFO TOTRawData<6>:I TOTRawData<5>:I TOTRawData<4>:I TOTRawData<3>:I 
*.PININFO TOTRawData<2>:I TOTRawData<1>:I TOTRawData<0>:I enableMon:I 
*.PININFO level<2>:I level<1>:I level<0>:I offset<6>:I offset<5>:I offset<4>:I 
*.PININFO offset<3>:I offset<2>:I offset<1>:I offset<0>:I selRawCode:I 
*.PININFO timeStampMode:I CalCounterAMon<2>:O CalCounterAMon<1>:O 
*.PININFO CalCounterAMon<0>:O CalCounterBMon<2>:O CalCounterBMon<1>:O 
*.PININFO CalCounterBMon<0>:O CalRawDataMon<62>:O CalRawDataMon<61>:O 
*.PININFO CalRawDataMon<60>:O CalRawDataMon<59>:O CalRawDataMon<58>:O 
*.PININFO CalRawDataMon<57>:O CalRawDataMon<56>:O CalRawDataMon<55>:O 
*.PININFO CalRawDataMon<54>:O CalRawDataMon<53>:O CalRawDataMon<52>:O 
*.PININFO CalRawDataMon<51>:O CalRawDataMon<50>:O CalRawDataMon<49>:O 
*.PININFO CalRawDataMon<48>:O CalRawDataMon<47>:O CalRawDataMon<46>:O 
*.PININFO CalRawDataMon<45>:O CalRawDataMon<44>:O CalRawDataMon<43>:O 
*.PININFO CalRawDataMon<42>:O CalRawDataMon<41>:O CalRawDataMon<40>:O 
*.PININFO CalRawDataMon<39>:O CalRawDataMon<38>:O CalRawDataMon<37>:O 
*.PININFO CalRawDataMon<36>:O CalRawDataMon<35>:O CalRawDataMon<34>:O 
*.PININFO CalRawDataMon<33>:O CalRawDataMon<32>:O CalRawDataMon<31>:O 
*.PININFO CalRawDataMon<30>:O CalRawDataMon<29>:O CalRawDataMon<28>:O 
*.PININFO CalRawDataMon<27>:O CalRawDataMon<26>:O CalRawDataMon<25>:O 
*.PININFO CalRawDataMon<24>:O CalRawDataMon<23>:O CalRawDataMon<22>:O 
*.PININFO CalRawDataMon<21>:O CalRawDataMon<20>:O CalRawDataMon<19>:O 
*.PININFO CalRawDataMon<18>:O CalRawDataMon<17>:O CalRawDataMon<16>:O 
*.PININFO CalRawDataMon<15>:O CalRawDataMon<14>:O CalRawDataMon<13>:O 
*.PININFO CalRawDataMon<12>:O CalRawDataMon<11>:O CalRawDataMon<10>:O 
*.PININFO CalRawDataMon<9>:O CalRawDataMon<8>:O CalRawDataMon<7>:O 
*.PININFO CalRawDataMon<6>:O CalRawDataMon<5>:O CalRawDataMon<4>:O 
*.PININFO CalRawDataMon<3>:O CalRawDataMon<2>:O CalRawDataMon<1>:O 
*.PININFO CalRawDataMon<0>:O Cal_codeReg<9>:O Cal_codeReg<8>:O 
*.PININFO Cal_codeReg<7>:O Cal_codeReg<6>:O Cal_codeReg<5>:O Cal_codeReg<4>:O 
*.PININFO Cal_codeReg<3>:O Cal_codeReg<2>:O Cal_codeReg<1>:O Cal_codeReg<0>:O 
*.PININFO CalerrorFlagReg:O TOACounterAMon<2>:O TOACounterAMon<1>:O 
*.PININFO TOACounterAMon<0>:O TOACounterBMon<2>:O TOACounterBMon<1>:O 
*.PININFO TOACounterBMon<0>:O TOARawDataMon<62>:O TOARawDataMon<61>:O 
*.PININFO TOARawDataMon<60>:O TOARawDataMon<59>:O TOARawDataMon<58>:O 
*.PININFO TOARawDataMon<57>:O TOARawDataMon<56>:O TOARawDataMon<55>:O 
*.PININFO TOARawDataMon<54>:O TOARawDataMon<53>:O TOARawDataMon<52>:O 
*.PININFO TOARawDataMon<51>:O TOARawDataMon<50>:O TOARawDataMon<49>:O 
*.PININFO TOARawDataMon<48>:O TOARawDataMon<47>:O TOARawDataMon<46>:O 
*.PININFO TOARawDataMon<45>:O TOARawDataMon<44>:O TOARawDataMon<43>:O 
*.PININFO TOARawDataMon<42>:O TOARawDataMon<41>:O TOARawDataMon<40>:O 
*.PININFO TOARawDataMon<39>:O TOARawDataMon<38>:O TOARawDataMon<37>:O 
*.PININFO TOARawDataMon<36>:O TOARawDataMon<35>:O TOARawDataMon<34>:O 
*.PININFO TOARawDataMon<33>:O TOARawDataMon<32>:O TOARawDataMon<31>:O 
*.PININFO TOARawDataMon<30>:O TOARawDataMon<29>:O TOARawDataMon<28>:O 
*.PININFO TOARawDataMon<27>:O TOARawDataMon<26>:O TOARawDataMon<25>:O 
*.PININFO TOARawDataMon<24>:O TOARawDataMon<23>:O TOARawDataMon<22>:O 
*.PININFO TOARawDataMon<21>:O TOARawDataMon<20>:O TOARawDataMon<19>:O 
*.PININFO TOARawDataMon<18>:O TOARawDataMon<17>:O TOARawDataMon<16>:O 
*.PININFO TOARawDataMon<15>:O TOARawDataMon<14>:O TOARawDataMon<13>:O 
*.PININFO TOARawDataMon<12>:O TOARawDataMon<11>:O TOARawDataMon<10>:O 
*.PININFO TOARawDataMon<9>:O TOARawDataMon<8>:O TOARawDataMon<7>:O 
*.PININFO TOARawDataMon<6>:O TOARawDataMon<5>:O TOARawDataMon<4>:O 
*.PININFO TOARawDataMon<3>:O TOARawDataMon<2>:O TOARawDataMon<1>:O 
*.PININFO TOARawDataMon<0>:O TOA_codeReg<9>:O TOA_codeReg<8>:O 
*.PININFO TOA_codeReg<7>:O TOA_codeReg<6>:O TOA_codeReg<5>:O TOA_codeReg<4>:O 
*.PININFO TOA_codeReg<3>:O TOA_codeReg<2>:O TOA_codeReg<1>:O TOA_codeReg<0>:O 
*.PININFO TOAerrorFlagReg:O TOTCounterAMon<2>:O TOTCounterAMon<1>:O 
*.PININFO TOTCounterAMon<0>:O TOTCounterBMon<2>:O TOTCounterBMon<1>:O 
*.PININFO TOTCounterBMon<0>:O TOTRawDataMon<31>:O TOTRawDataMon<30>:O 
*.PININFO TOTRawDataMon<29>:O TOTRawDataMon<28>:O TOTRawDataMon<27>:O 
*.PININFO TOTRawDataMon<26>:O TOTRawDataMon<25>:O TOTRawDataMon<24>:O 
*.PININFO TOTRawDataMon<23>:O TOTRawDataMon<22>:O TOTRawDataMon<21>:O 
*.PININFO TOTRawDataMon<20>:O TOTRawDataMon<19>:O TOTRawDataMon<18>:O 
*.PININFO TOTRawDataMon<17>:O TOTRawDataMon<16>:O TOTRawDataMon<15>:O 
*.PININFO TOTRawDataMon<14>:O TOTRawDataMon<13>:O TOTRawDataMon<12>:O 
*.PININFO TOTRawDataMon<11>:O TOTRawDataMon<10>:O TOTRawDataMon<9>:O 
*.PININFO TOTRawDataMon<8>:O TOTRawDataMon<7>:O TOTRawDataMon<6>:O 
*.PININFO TOTRawDataMon<5>:O TOTRawDataMon<4>:O TOTRawDataMon<3>:O 
*.PININFO TOTRawDataMon<2>:O TOTRawDataMon<1>:O TOTRawDataMon<0>:O 
*.PININFO TOT_codeReg<8>:O TOT_codeReg<7>:O TOT_codeReg<6>:O TOT_codeReg<5>:O 
*.PININFO TOT_codeReg<4>:O TOT_codeReg<3>:O TOT_codeReg<2>:O TOT_codeReg<1>:O 
*.PININFO TOT_codeReg<0>:O TOTerrorFlagReg:O hitFlag:O VDD:B VSS:B
XFILLER_400 VDD VSS / OD25DCAP64
XFILLER_399 VDD VSS / OD25DCAP64
XFILLER_398 VDD VSS / OD25DCAP64
XFILLER_397 VDD VSS / OD25DCAP64
XFILLER_396 VDD VSS / OD25DCAP64
XFILLER_395 VDD VSS / OD25DCAP64
XFILLER_394 VDD VSS / OD25DCAP64
XFILLER_393 VDD VSS / OD25DCAP64
XFILLER_392 VDD VSS / OD25DCAP64
XFILLER_391 VDD VSS / OD25DCAP64
XFILLER_390 VDD VSS / OD25DCAP64
XFILLER_389 VDD VSS / OD25DCAP64
XFILLER_388 VDD VSS / OD25DCAP64
XFILLER_387 VDD VSS / OD25DCAP64
XFILLER_386 VDD VSS / OD25DCAP64
XFILLER_385 VDD VSS / OD25DCAP64
XFILLER_384 VDD VSS / OD25DCAP64
XFILLER_383 VDD VSS / OD25DCAP64
XFILLER_382 VDD VSS / OD25DCAP64
XFILLER_381 VDD VSS / OD25DCAP64
XFILLER_380 VDD VSS / OD25DCAP64
XFILLER_379 VDD VSS / OD25DCAP64
XFILLER_378 VDD VSS / OD25DCAP64
XFILLER_377 VDD VSS / OD25DCAP64
XFILLER_376 VDD VSS / OD25DCAP64
XFILLER_375 VDD VSS / OD25DCAP64
XFILLER_374 VDD VSS / OD25DCAP64
XFILLER_373 VDD VSS / OD25DCAP64
XFILLER_372 VDD VSS / OD25DCAP64
XFILLER_371 VDD VSS / OD25DCAP64
XFILLER_370 VDD VSS / OD25DCAP64
XFILLER_369 VDD VSS / OD25DCAP64
XFILLER_368 VDD VSS / OD25DCAP64
XFILLER_367 VDD VSS / OD25DCAP64
XFILLER_366 VDD VSS / OD25DCAP64
XFILLER_365 VDD VSS / OD25DCAP64
XFILLER_364 VDD VSS / OD25DCAP64
XFILLER_363 VDD VSS / OD25DCAP64
XFILLER_362 VDD VSS / OD25DCAP64
XFILLER_361 VDD VSS / OD25DCAP64
XFILLER_360 VDD VSS / OD25DCAP64
XFILLER_359 VDD VSS / OD25DCAP64
XFILLER_358 VDD VSS / OD25DCAP64
XFILLER_357 VDD VSS / OD25DCAP64
XFILLER_356 VDD VSS / OD25DCAP64
XFILLER_355 VDD VSS / OD25DCAP64
XFILLER_354 VDD VSS / OD25DCAP64
XFILLER_353 VDD VSS / OD25DCAP64
XFILLER_352 VDD VSS / OD25DCAP64
XFILLER_351 VDD VSS / OD25DCAP64
XFILLER_350 VDD VSS / OD25DCAP64
XFILLER_349 VDD VSS / OD25DCAP64
XFILLER_348 VDD VSS / OD25DCAP64
XFILLER_347 VDD VSS / OD25DCAP64
XFILLER_346 VDD VSS / OD25DCAP64
XFILLER_345 VDD VSS / OD25DCAP64
XFILLER_344 VDD VSS / OD25DCAP64
XFILLER_343 VDD VSS / OD25DCAP64
XFILLER_342 VDD VSS / OD25DCAP64
XFILLER_341 VDD VSS / OD25DCAP64
XFILLER_340 VDD VSS / OD25DCAP64
XFILLER_339 VDD VSS / OD25DCAP64
XFILLER_338 VDD VSS / OD25DCAP64
XFILLER_337 VDD VSS / OD25DCAP64
XFILLER_336 VDD VSS / OD25DCAP64
XFILLER_335 VDD VSS / OD25DCAP64
XFILLER_334 VDD VSS / OD25DCAP64
XFILLER_333 VDD VSS / OD25DCAP64
XFILLER_332 VDD VSS / OD25DCAP64
XFILLER_331 VDD VSS / OD25DCAP64
XFILLER_330 VDD VSS / OD25DCAP64
XFILLER_329 VDD VSS / OD25DCAP64
XFILLER_328 VDD VSS / OD25DCAP64
XFILLER_327 VDD VSS / OD25DCAP64
XFILLER_326 VDD VSS / OD25DCAP64
XFILLER_325 VDD VSS / OD25DCAP64
XFILLER_324 VDD VSS / OD25DCAP64
XFILLER_323 VDD VSS / OD25DCAP64
XFILLER_322 VDD VSS / OD25DCAP64
XFILLER_321 VDD VSS / OD25DCAP64
XFILLER_320 VDD VSS / OD25DCAP64
XFILLER_319 VDD VSS / OD25DCAP64
XFILLER_318 VDD VSS / OD25DCAP64
XFILLER_317 VDD VSS / OD25DCAP64
XFILLER_316 VDD VSS / OD25DCAP64
XFILLER_315 VDD VSS / OD25DCAP64
XFILLER_314 VDD VSS / OD25DCAP64
XFILLER_313 VDD VSS / OD25DCAP64
XFILLER_312 VDD VSS / OD25DCAP64
XFILLER_311 VDD VSS / OD25DCAP64
XFILLER_310 VDD VSS / OD25DCAP64
XFILLER_309 VDD VSS / OD25DCAP64
XFILLER_308 VDD VSS / OD25DCAP64
XFILLER_307 VDD VSS / OD25DCAP64
XFILLER_306 VDD VSS / OD25DCAP64
XFILLER_305 VDD VSS / OD25DCAP64
XFILLER_304 VDD VSS / OD25DCAP64
XFILLER_303 VDD VSS / OD25DCAP64
XFILLER_302 VDD VSS / OD25DCAP64
XFILLER_301 VDD VSS / OD25DCAP64
XFILLER_300 VDD VSS / OD25DCAP64
XFILLER_299 VDD VSS / OD25DCAP64
XFILLER_298 VDD VSS / OD25DCAP64
XFILLER_297 VDD VSS / OD25DCAP64
XFILLER_296 VDD VSS / OD25DCAP64
XFILLER_295 VDD VSS / OD25DCAP64
XFILLER_294 VDD VSS / OD25DCAP64
XFILLER_293 VDD VSS / OD25DCAP64
XFILLER_292 VDD VSS / OD25DCAP64
XFILLER_291 VDD VSS / OD25DCAP64
XFILLER_290 VDD VSS / OD25DCAP64
XFILLER_289 VDD VSS / OD25DCAP64
XFILLER_288 VDD VSS / OD25DCAP64
XFILLER_287 VDD VSS / OD25DCAP64
XFILLER_286 VDD VSS / OD25DCAP64
XFILLER_285 VDD VSS / OD25DCAP64
XFILLER_284 VDD VSS / OD25DCAP64
XFILLER_283 VDD VSS / OD25DCAP64
XFILLER_282 VDD VSS / OD25DCAP64
XFILLER_281 VDD VSS / OD25DCAP64
XFILLER_280 VDD VSS / OD25DCAP64
XFILLER_279 VDD VSS / OD25DCAP64
XFILLER_278 VDD VSS / OD25DCAP64
XFILLER_277 VDD VSS / OD25DCAP64
XFILLER_276 VDD VSS / OD25DCAP64
XFILLER_275 VDD VSS / OD25DCAP64
XFILLER_274 VDD VSS / OD25DCAP64
XFILLER_273 VDD VSS / OD25DCAP64
XFILLER_272 VDD VSS / OD25DCAP64
XFILLER_271 VDD VSS / OD25DCAP64
XFILLER_270 VDD VSS / OD25DCAP64
XFILLER_269 VDD VSS / OD25DCAP64
XFILLER_268 VDD VSS / OD25DCAP64
XFILLER_267 VDD VSS / OD25DCAP64
XFILLER_266 VDD VSS / OD25DCAP64
XFILLER_265 VDD VSS / OD25DCAP64
XFILLER_264 VDD VSS / OD25DCAP64
XFILLER_263 VDD VSS / OD25DCAP64
XFILLER_262 VDD VSS / OD25DCAP64
XFILLER_261 VDD VSS / OD25DCAP64
XFILLER_260 VDD VSS / OD25DCAP64
XFILLER_259 VDD VSS / OD25DCAP64
XFILLER_258 VDD VSS / OD25DCAP64
XFILLER_257 VDD VSS / OD25DCAP64
XFILLER_256 VDD VSS / OD25DCAP64
XFILLER_255 VDD VSS / OD25DCAP64
XFILLER_254 VDD VSS / OD25DCAP64
XFILLER_253 VDD VSS / OD25DCAP64
XFILLER_252 VDD VSS / OD25DCAP64
XFILLER_251 VDD VSS / OD25DCAP64
XFILLER_250 VDD VSS / OD25DCAP64
XFILLER_249 VDD VSS / OD25DCAP64
XFILLER_248 VDD VSS / OD25DCAP64
XFILLER_247 VDD VSS / OD25DCAP64
XFILLER_246 VDD VSS / OD25DCAP64
XFILLER_245 VDD VSS / OD25DCAP64
XFILLER_244 VDD VSS / OD25DCAP64
XFILLER_243 VDD VSS / OD25DCAP64
XFILLER_242 VDD VSS / OD25DCAP64
XFILLER_241 VDD VSS / OD25DCAP64
XFILLER_240 VDD VSS / OD25DCAP64
XFILLER_239 VDD VSS / OD25DCAP64
XFILLER_238 VDD VSS / OD25DCAP64
XFILLER_237 VDD VSS / OD25DCAP64
XFILLER_236 VDD VSS / OD25DCAP64
XFILLER_235 VDD VSS / OD25DCAP64
XFILLER_234 VDD VSS / OD25DCAP64
XFILLER_233 VDD VSS / OD25DCAP64
XFILLER_232 VDD VSS / OD25DCAP64
XFILLER_231 VDD VSS / OD25DCAP64
XFILLER_230 VDD VSS / OD25DCAP64
XFILLER_229 VDD VSS / OD25DCAP64
XFILLER_228 VDD VSS / OD25DCAP64
XFILLER_227 VDD VSS / OD25DCAP64
XFILLER_226 VDD VSS / OD25DCAP64
XFILLER_225 VDD VSS / OD25DCAP64
XFILLER_224 VDD VSS / OD25DCAP64
XFILLER_223 VDD VSS / OD25DCAP64
XFILLER_222 VDD VSS / OD25DCAP64
XFILLER_221 VDD VSS / OD25DCAP64
XFILLER_220 VDD VSS / OD25DCAP64
XFILLER_219 VDD VSS / OD25DCAP64
XFILLER_218 VDD VSS / OD25DCAP64
XFILLER_217 VDD VSS / OD25DCAP64
XFILLER_216 VDD VSS / OD25DCAP64
XFILLER_215 VDD VSS / OD25DCAP64
XFILLER_214 VDD VSS / OD25DCAP64
XFILLER_213 VDD VSS / OD25DCAP64
XFILLER_212 VDD VSS / OD25DCAP64
XFILLER_211 VDD VSS / OD25DCAP64
XFILLER_210 VDD VSS / OD25DCAP64
XFILLER_209 VDD VSS / OD25DCAP64
XFILLER_208 VDD VSS / OD25DCAP64
XFILLER_207 VDD VSS / OD25DCAP64
XFILLER_206 VDD VSS / OD25DCAP64
XFILLER_205 VDD VSS / OD25DCAP64
XFILLER_204 VDD VSS / OD25DCAP64
XFILLER_203 VDD VSS / OD25DCAP64
XFILLER_202 VDD VSS / OD25DCAP64
XFILLER_201 VDD VSS / OD25DCAP64
XFILLER_200 VDD VSS / OD25DCAP64
XFILLER_199 VDD VSS / OD25DCAP64
XFILLER_198 VDD VSS / OD25DCAP64
XFILLER_197 VDD VSS / OD25DCAP64
XFILLER_196 VDD VSS / OD25DCAP64
XFILLER_195 VDD VSS / OD25DCAP64
XFILLER_194 VDD VSS / OD25DCAP64
XFILLER_193 VDD VSS / OD25DCAP64
XFILLER_192 VDD VSS / OD25DCAP64
XFILLER_191 VDD VSS / OD25DCAP64
XFILLER_190 VDD VSS / OD25DCAP64
XFILLER_189 VDD VSS / OD25DCAP64
XFILLER_188 VDD VSS / OD25DCAP64
XFILLER_187 VDD VSS / OD25DCAP64
XFILLER_186 VDD VSS / OD25DCAP64
XFILLER_185 VDD VSS / OD25DCAP64
XFILLER_184 VDD VSS / OD25DCAP64
XFILLER_183 VDD VSS / OD25DCAP64
XFILLER_182 VDD VSS / OD25DCAP64
XFILLER_181 VDD VSS / OD25DCAP64
XFILLER_180 VDD VSS / OD25DCAP64
XFILLER_179 VDD VSS / OD25DCAP64
XFILLER_178 VDD VSS / OD25DCAP64
XFILLER_177 VDD VSS / OD25DCAP64
XFILLER_176 VDD VSS / OD25DCAP64
XFILLER_175 VDD VSS / OD25DCAP64
XFILLER_174 VDD VSS / OD25DCAP64
XFILLER_173 VDD VSS / OD25DCAP64
XFILLER_172 VDD VSS / OD25DCAP64
XFILLER_171 VDD VSS / OD25DCAP64
XFILLER_170 VDD VSS / OD25DCAP64
XFILLER_169 VDD VSS / OD25DCAP64
XFILLER_168 VDD VSS / OD25DCAP64
XFILLER_167 VDD VSS / OD25DCAP64
XFILLER_166 VDD VSS / OD25DCAP64
XFILLER_165 VDD VSS / OD25DCAP64
XFILLER_164 VDD VSS / OD25DCAP64
XFILLER_163 VDD VSS / OD25DCAP64
XFILLER_162 VDD VSS / OD25DCAP64
XFILLER_161 VDD VSS / OD25DCAP64
XFILLER_160 VDD VSS / OD25DCAP64
XFILLER_159 VDD VSS / OD25DCAP64
XFILLER_158 VDD VSS / OD25DCAP64
XFILLER_157 VDD VSS / OD25DCAP64
XFILLER_156 VDD VSS / OD25DCAP64
XFILLER_155 VDD VSS / OD25DCAP64
XFILLER_154 VDD VSS / OD25DCAP64
XFILLER_153 VDD VSS / OD25DCAP64
XFILLER_152 VDD VSS / OD25DCAP64
XFILLER_151 VDD VSS / OD25DCAP64
XFILLER_150 VDD VSS / OD25DCAP64
XFILLER_149 VDD VSS / OD25DCAP64
XFILLER_148 VDD VSS / OD25DCAP64
XFILLER_147 VDD VSS / OD25DCAP64
XFILLER_146 VDD VSS / OD25DCAP64
XFILLER_145 VDD VSS / OD25DCAP64
XFILLER_144 VDD VSS / OD25DCAP64
XFILLER_143 VDD VSS / OD25DCAP64
XFILLER_142 VDD VSS / OD25DCAP64
XFILLER_141 VDD VSS / OD25DCAP64
XFILLER_140 VDD VSS / OD25DCAP64
XFILLER_139 VDD VSS / OD25DCAP64
XFILLER_138 VDD VSS / OD25DCAP64
XFILLER_137 VDD VSS / OD25DCAP64
XFILLER_136 VDD VSS / OD25DCAP64
XFILLER_135 VDD VSS / OD25DCAP64
XFILLER_134 VDD VSS / OD25DCAP64
XFILLER_133 VDD VSS / OD25DCAP64
XFILLER_132 VDD VSS / OD25DCAP64
XFILLER_131 VDD VSS / OD25DCAP64
XFILLER_130 VDD VSS / OD25DCAP64
XFILLER_129 VDD VSS / OD25DCAP64
XFILLER_128 VDD VSS / OD25DCAP64
XFILLER_127 VDD VSS / OD25DCAP64
XFILLER_126 VDD VSS / OD25DCAP64
XFILLER_125 VDD VSS / OD25DCAP64
XFILLER_124 VDD VSS / OD25DCAP64
XFILLER_123 VDD VSS / OD25DCAP64
XFILLER_122 VDD VSS / OD25DCAP64
XFILLER_121 VDD VSS / OD25DCAP64
XFILLER_120 VDD VSS / OD25DCAP64
XFILLER_119 VDD VSS / OD25DCAP64
XFILLER_118 VDD VSS / OD25DCAP64
XFILLER_117 VDD VSS / OD25DCAP64
XFILLER_116 VDD VSS / OD25DCAP64
XFILLER_115 VDD VSS / OD25DCAP64
XFILLER_114 VDD VSS / OD25DCAP64
XFILLER_113 VDD VSS / OD25DCAP64
XFILLER_112 VDD VSS / OD25DCAP64
XFILLER_111 VDD VSS / OD25DCAP64
XFILLER_110 VDD VSS / OD25DCAP64
XFILLER_109 VDD VSS / OD25DCAP64
XFILLER_108 VDD VSS / OD25DCAP64
XFILLER_107 VDD VSS / OD25DCAP64
XFILLER_106 VDD VSS / OD25DCAP64
XFILLER_105 VDD VSS / OD25DCAP64
XFILLER_104 VDD VSS / OD25DCAP64
XFILLER_103 VDD VSS / OD25DCAP64
XFILLER_102 VDD VSS / OD25DCAP64
XFILLER_101 VDD VSS / OD25DCAP64
XFILLER_100 VDD VSS / OD25DCAP64
XFILLER_99 VDD VSS / OD25DCAP64
XFILLER_98 VDD VSS / OD25DCAP64
XFILLER_97 VDD VSS / OD25DCAP64
XFILLER_96 VDD VSS / OD25DCAP64
XFILLER_95 VDD VSS / OD25DCAP64
XFILLER_94 VDD VSS / OD25DCAP64
XFILLER_93 VDD VSS / OD25DCAP64
XFILLER_92 VDD VSS / OD25DCAP64
XFILLER_91 VDD VSS / OD25DCAP64
XFILLER_90 VDD VSS / OD25DCAP64
XFILLER_89 VDD VSS / OD25DCAP64
XFILLER_88 VDD VSS / OD25DCAP64
XFILLER_87 VDD VSS / OD25DCAP64
XFILLER_86 VDD VSS / OD25DCAP64
XFILLER_85 VDD VSS / OD25DCAP64
XFILLER_84 VDD VSS / OD25DCAP64
XFILLER_83 VDD VSS / OD25DCAP64
XFILLER_82 VDD VSS / OD25DCAP64
XFILLER_81 VDD VSS / OD25DCAP64
XFILLER_80 VDD VSS / OD25DCAP64
XFILLER_79 VDD VSS / OD25DCAP64
XFILLER_78 VDD VSS / OD25DCAP64
XFILLER_77 VDD VSS / OD25DCAP64
XFILLER_76 VDD VSS / OD25DCAP64
XFILLER_75 VDD VSS / OD25DCAP64
XFILLER_74 VDD VSS / OD25DCAP64
XFILLER_73 VDD VSS / OD25DCAP64
XFILLER_72 VDD VSS / OD25DCAP64
XFILLER_71 VDD VSS / OD25DCAP64
XFILLER_70 VDD VSS / OD25DCAP64
XFILLER_69 VDD VSS / OD25DCAP64
XFILLER_68 VDD VSS / OD25DCAP64
XFILLER_67 VDD VSS / OD25DCAP64
XFILLER_66 VDD VSS / OD25DCAP64
XFILLER_65 VDD VSS / OD25DCAP64
XFILLER_64 VDD VSS / OD25DCAP64
XFILLER_63 VDD VSS / OD25DCAP64
XFILLER_62 VDD VSS / OD25DCAP64
XFILLER_61 VDD VSS / OD25DCAP64
XFILLER_60 VDD VSS / OD25DCAP64
XFILLER_59 VDD VSS / OD25DCAP64
XFILLER_58 VDD VSS / OD25DCAP64
XFILLER_57 VDD VSS / OD25DCAP64
XFILLER_56 VDD VSS / OD25DCAP64
XFILLER_55 VDD VSS / OD25DCAP64
XFILLER_54 VDD VSS / OD25DCAP64
XFILLER_53 VDD VSS / OD25DCAP64
XFILLER_52 VDD VSS / OD25DCAP64
XFILLER_51 VDD VSS / OD25DCAP64
XFILLER_50 VDD VSS / OD25DCAP64
XFILLER_49 VDD VSS / OD25DCAP64
XFILLER_48 VDD VSS / OD25DCAP64
XFILLER_47 VDD VSS / OD25DCAP64
XFILLER_46 VDD VSS / OD25DCAP64
XFILLER_45 VDD VSS / OD25DCAP64
XFILLER_44 VDD VSS / OD25DCAP64
XFILLER_43 VDD VSS / OD25DCAP64
XFILLER_42 VDD VSS / OD25DCAP64
XFILLER_41 VDD VSS / OD25DCAP64
XFILLER_40 VDD VSS / OD25DCAP64
XFILLER_39 VDD VSS / OD25DCAP64
XFILLER_38 VDD VSS / OD25DCAP64
XFILLER_37 VDD VSS / OD25DCAP64
XFILLER_36 VDD VSS / OD25DCAP64
XFILLER_35 VDD VSS / OD25DCAP64
XFILLER_34 VDD VSS / OD25DCAP64
XFILLER_33 VDD VSS / OD25DCAP64
XFILLER_32 VDD VSS / OD25DCAP64
XFILLER_31 VDD VSS / OD25DCAP64
XFILLER_30 VDD VSS / OD25DCAP64
XFILLER_29 VDD VSS / OD25DCAP64
XFILLER_28 VDD VSS / OD25DCAP64
XFILLER_27 VDD VSS / OD25DCAP64
XFILLER_26 VDD VSS / OD25DCAP64
XFILLER_25 VDD VSS / OD25DCAP64
XFILLER_24 VDD VSS / OD25DCAP64
XFILLER_23 VDD VSS / OD25DCAP64
XFILLER_22 VDD VSS / OD25DCAP64
XFILLER_21 VDD VSS / OD25DCAP64
XFILLER_20 VDD VSS / OD25DCAP64
XFILLER_19 VDD VSS / OD25DCAP64
XFILLER_18 VDD VSS / OD25DCAP64
XFILLER_17 VDD VSS / OD25DCAP64
XFILLER_16 VDD VSS / OD25DCAP64
XFILLER_15 VDD VSS / OD25DCAP64
XFILLER_14 VDD VSS / OD25DCAP64
XFILLER_13 VDD VSS / OD25DCAP64
XFILLER_12 VDD VSS / OD25DCAP64
XFILLER_11 VDD VSS / OD25DCAP64
XFILLER_10 VDD VSS / OD25DCAP64
XFILLER_9 VDD VSS / OD25DCAP64
XFILLER_8 VDD VSS / OD25DCAP64
XFILLER_7 VDD VSS / OD25DCAP64
XFILLER_6 VDD VSS / OD25DCAP64
XFILLER_5 VDD VSS / OD25DCAP64
XFILLER_4 VDD VSS / OD25DCAP64
XFILLER_3 VDD VSS / OD25DCAP64
XFILLER_2 VDD VSS / OD25DCAP64
XFILLER_1 VDD VSS / OD25DCAP64
XFILLER_614 VDD VSS / OD25DCAP32
XFILLER_613 VDD VSS / OD25DCAP32
XFILLER_612 VDD VSS / OD25DCAP32
XFILLER_611 VDD VSS / OD25DCAP32
XFILLER_610 VDD VSS / OD25DCAP32
XFILLER_609 VDD VSS / OD25DCAP32
XFILLER_608 VDD VSS / OD25DCAP32
XFILLER_607 VDD VSS / OD25DCAP32
XFILLER_606 VDD VSS / OD25DCAP32
XFILLER_605 VDD VSS / OD25DCAP32
XFILLER_604 VDD VSS / OD25DCAP32
XFILLER_603 VDD VSS / OD25DCAP32
XFILLER_602 VDD VSS / OD25DCAP32
XFILLER_601 VDD VSS / OD25DCAP32
XFILLER_600 VDD VSS / OD25DCAP32
XFILLER_599 VDD VSS / OD25DCAP32
XFILLER_598 VDD VSS / OD25DCAP32
XFILLER_597 VDD VSS / OD25DCAP32
XFILLER_596 VDD VSS / OD25DCAP32
XFILLER_595 VDD VSS / OD25DCAP32
XFILLER_594 VDD VSS / OD25DCAP32
XFILLER_593 VDD VSS / OD25DCAP32
XFILLER_592 VDD VSS / OD25DCAP32
XFILLER_591 VDD VSS / OD25DCAP32
XFILLER_590 VDD VSS / OD25DCAP32
XFILLER_589 VDD VSS / OD25DCAP32
XFILLER_588 VDD VSS / OD25DCAP32
XFILLER_587 VDD VSS / OD25DCAP32
XFILLER_586 VDD VSS / OD25DCAP32
XFILLER_585 VDD VSS / OD25DCAP32
XFILLER_584 VDD VSS / OD25DCAP32
XFILLER_583 VDD VSS / OD25DCAP32
XFILLER_582 VDD VSS / OD25DCAP32
XFILLER_581 VDD VSS / OD25DCAP32
XFILLER_580 VDD VSS / OD25DCAP32
XFILLER_579 VDD VSS / OD25DCAP32
XFILLER_578 VDD VSS / OD25DCAP32
XFILLER_577 VDD VSS / OD25DCAP32
XFILLER_576 VDD VSS / OD25DCAP32
XFILLER_575 VDD VSS / OD25DCAP32
XFILLER_574 VDD VSS / OD25DCAP32
XFILLER_573 VDD VSS / OD25DCAP32
XFILLER_572 VDD VSS / OD25DCAP32
XFILLER_571 VDD VSS / OD25DCAP32
XFILLER_570 VDD VSS / OD25DCAP32
XFILLER_569 VDD VSS / OD25DCAP32
XFILLER_568 VDD VSS / OD25DCAP32
XFILLER_567 VDD VSS / OD25DCAP32
XFILLER_566 VDD VSS / OD25DCAP32
XFILLER_565 VDD VSS / OD25DCAP32
XFILLER_564 VDD VSS / OD25DCAP32
XFILLER_563 VDD VSS / OD25DCAP32
XFILLER_562 VDD VSS / OD25DCAP32
XFILLER_561 VDD VSS / OD25DCAP32
XFILLER_560 VDD VSS / OD25DCAP32
XFILLER_559 VDD VSS / OD25DCAP32
XFILLER_558 VDD VSS / OD25DCAP32
XFILLER_557 VDD VSS / OD25DCAP32
XFILLER_556 VDD VSS / OD25DCAP32
XFILLER_555 VDD VSS / OD25DCAP32
XFILLER_554 VDD VSS / OD25DCAP32
XFILLER_553 VDD VSS / OD25DCAP32
XFILLER_552 VDD VSS / OD25DCAP32
XFILLER_551 VDD VSS / OD25DCAP32
XFILLER_550 VDD VSS / OD25DCAP32
XFILLER_549 VDD VSS / OD25DCAP32
XFILLER_548 VDD VSS / OD25DCAP32
XFILLER_547 VDD VSS / OD25DCAP32
XFILLER_546 VDD VSS / OD25DCAP32
XFILLER_545 VDD VSS / OD25DCAP32
XFILLER_544 VDD VSS / OD25DCAP32
XFILLER_543 VDD VSS / OD25DCAP32
XFILLER_542 VDD VSS / OD25DCAP32
XFILLER_541 VDD VSS / OD25DCAP32
XFILLER_540 VDD VSS / OD25DCAP32
XFILLER_539 VDD VSS / OD25DCAP32
XFILLER_538 VDD VSS / OD25DCAP32
XFILLER_537 VDD VSS / OD25DCAP32
XFILLER_536 VDD VSS / OD25DCAP32
XFILLER_535 VDD VSS / OD25DCAP32
XFILLER_534 VDD VSS / OD25DCAP32
XFILLER_533 VDD VSS / OD25DCAP32
XFILLER_532 VDD VSS / OD25DCAP32
XFILLER_531 VDD VSS / OD25DCAP32
XFILLER_530 VDD VSS / OD25DCAP32
XFILLER_529 VDD VSS / OD25DCAP32
XFILLER_528 VDD VSS / OD25DCAP32
XFILLER_527 VDD VSS / OD25DCAP32
XFILLER_526 VDD VSS / OD25DCAP32
XFILLER_525 VDD VSS / OD25DCAP32
XFILLER_524 VDD VSS / OD25DCAP32
XFILLER_523 VDD VSS / OD25DCAP32
XFILLER_522 VDD VSS / OD25DCAP32
XFILLER_521 VDD VSS / OD25DCAP32
XFILLER_520 VDD VSS / OD25DCAP32
XFILLER_519 VDD VSS / OD25DCAP32
XFILLER_518 VDD VSS / OD25DCAP32
XFILLER_517 VDD VSS / OD25DCAP32
XFILLER_516 VDD VSS / OD25DCAP32
XFILLER_515 VDD VSS / OD25DCAP32
XFILLER_514 VDD VSS / OD25DCAP32
XFILLER_513 VDD VSS / OD25DCAP32
XFILLER_512 VDD VSS / OD25DCAP32
XFILLER_511 VDD VSS / OD25DCAP32
XFILLER_510 VDD VSS / OD25DCAP32
XFILLER_509 VDD VSS / OD25DCAP32
XFILLER_508 VDD VSS / OD25DCAP32
XFILLER_507 VDD VSS / OD25DCAP32
XFILLER_506 VDD VSS / OD25DCAP32
XFILLER_505 VDD VSS / OD25DCAP32
XFILLER_504 VDD VSS / OD25DCAP32
XFILLER_503 VDD VSS / OD25DCAP32
XFILLER_502 VDD VSS / OD25DCAP32
XFILLER_501 VDD VSS / OD25DCAP32
XFILLER_500 VDD VSS / OD25DCAP32
XFILLER_499 VDD VSS / OD25DCAP32
XFILLER_498 VDD VSS / OD25DCAP32
XFILLER_497 VDD VSS / OD25DCAP32
XFILLER_496 VDD VSS / OD25DCAP32
XFILLER_495 VDD VSS / OD25DCAP32
XFILLER_494 VDD VSS / OD25DCAP32
XFILLER_493 VDD VSS / OD25DCAP32
XFILLER_492 VDD VSS / OD25DCAP32
XFILLER_491 VDD VSS / OD25DCAP32
XFILLER_490 VDD VSS / OD25DCAP32
XFILLER_489 VDD VSS / OD25DCAP32
XFILLER_488 VDD VSS / OD25DCAP32
XFILLER_487 VDD VSS / OD25DCAP32
XFILLER_486 VDD VSS / OD25DCAP32
XFILLER_485 VDD VSS / OD25DCAP32
XFILLER_484 VDD VSS / OD25DCAP32
XFILLER_483 VDD VSS / OD25DCAP32
XFILLER_482 VDD VSS / OD25DCAP32
XFILLER_481 VDD VSS / OD25DCAP32
XFILLER_480 VDD VSS / OD25DCAP32
XFILLER_479 VDD VSS / OD25DCAP32
XFILLER_478 VDD VSS / OD25DCAP32
XFILLER_477 VDD VSS / OD25DCAP32
XFILLER_476 VDD VSS / OD25DCAP32
XFILLER_475 VDD VSS / OD25DCAP32
XFILLER_474 VDD VSS / OD25DCAP32
XFILLER_473 VDD VSS / OD25DCAP32
XFILLER_472 VDD VSS / OD25DCAP32
XFILLER_471 VDD VSS / OD25DCAP32
XFILLER_470 VDD VSS / OD25DCAP32
XFILLER_469 VDD VSS / OD25DCAP32
XFILLER_468 VDD VSS / OD25DCAP32
XFILLER_467 VDD VSS / OD25DCAP32
XFILLER_466 VDD VSS / OD25DCAP32
XFILLER_465 VDD VSS / OD25DCAP32
XFILLER_464 VDD VSS / OD25DCAP32
XFILLER_463 VDD VSS / OD25DCAP32
XFILLER_462 VDD VSS / OD25DCAP32
XFILLER_461 VDD VSS / OD25DCAP32
XFILLER_460 VDD VSS / OD25DCAP32
XFILLER_459 VDD VSS / OD25DCAP32
XFILLER_458 VDD VSS / OD25DCAP32
XFILLER_457 VDD VSS / OD25DCAP32
XFILLER_456 VDD VSS / OD25DCAP32
XFILLER_455 VDD VSS / OD25DCAP32
XFILLER_454 VDD VSS / OD25DCAP32
XFILLER_453 VDD VSS / OD25DCAP32
XFILLER_452 VDD VSS / OD25DCAP32
XFILLER_451 VDD VSS / OD25DCAP32
XFILLER_450 VDD VSS / OD25DCAP32
XFILLER_449 VDD VSS / OD25DCAP32
XFILLER_448 VDD VSS / OD25DCAP32
XFILLER_447 VDD VSS / OD25DCAP32
XFILLER_446 VDD VSS / OD25DCAP32
XFILLER_445 VDD VSS / OD25DCAP32
XFILLER_444 VDD VSS / OD25DCAP32
XFILLER_443 VDD VSS / OD25DCAP32
XFILLER_442 VDD VSS / OD25DCAP32
XFILLER_441 VDD VSS / OD25DCAP32
XFILLER_440 VDD VSS / OD25DCAP32
XFILLER_439 VDD VSS / OD25DCAP32
XFILLER_438 VDD VSS / OD25DCAP32
XFILLER_437 VDD VSS / OD25DCAP32
XFILLER_436 VDD VSS / OD25DCAP32
XFILLER_435 VDD VSS / OD25DCAP32
XFILLER_434 VDD VSS / OD25DCAP32
XFILLER_433 VDD VSS / OD25DCAP32
XFILLER_432 VDD VSS / OD25DCAP32
XFILLER_431 VDD VSS / OD25DCAP32
XFILLER_430 VDD VSS / OD25DCAP32
XFILLER_429 VDD VSS / OD25DCAP32
XFILLER_428 VDD VSS / OD25DCAP32
XFILLER_427 VDD VSS / OD25DCAP32
XFILLER_426 VDD VSS / OD25DCAP32
XFILLER_425 VDD VSS / OD25DCAP32
XFILLER_424 VDD VSS / OD25DCAP32
XFILLER_423 VDD VSS / OD25DCAP32
XFILLER_422 VDD VSS / OD25DCAP32
XFILLER_421 VDD VSS / OD25DCAP32
XFILLER_420 VDD VSS / OD25DCAP32
XFILLER_419 VDD VSS / OD25DCAP32
XFILLER_418 VDD VSS / OD25DCAP32
XFILLER_417 VDD VSS / OD25DCAP32
XFILLER_416 VDD VSS / OD25DCAP32
XFILLER_415 VDD VSS / OD25DCAP32
XFILLER_414 VDD VSS / OD25DCAP32
XFILLER_413 VDD VSS / OD25DCAP32
XFILLER_412 VDD VSS / OD25DCAP32
XFILLER_411 VDD VSS / OD25DCAP32
XFILLER_410 VDD VSS / OD25DCAP32
XFILLER_409 VDD VSS / OD25DCAP32
XFILLER_408 VDD VSS / OD25DCAP32
XFILLER_407 VDD VSS / OD25DCAP32
XFILLER_406 VDD VSS / OD25DCAP32
XFILLER_405 VDD VSS / OD25DCAP32
XFILLER_404 VDD VSS / OD25DCAP32
XFILLER_403 VDD VSS / OD25DCAP32
XFILLER_402 VDD VSS / OD25DCAP32
XFILLER_401 VDD VSS / OD25DCAP32
XFILLER_960 VDD VSS / OD25DCAP16
XFILLER_959 VDD VSS / OD25DCAP16
XFILLER_958 VDD VSS / OD25DCAP16
XFILLER_957 VDD VSS / OD25DCAP16
XFILLER_956 VDD VSS / OD25DCAP16
XFILLER_955 VDD VSS / OD25DCAP16
XFILLER_954 VDD VSS / OD25DCAP16
XFILLER_953 VDD VSS / OD25DCAP16
XFILLER_952 VDD VSS / OD25DCAP16
XFILLER_951 VDD VSS / OD25DCAP16
XFILLER_950 VDD VSS / OD25DCAP16
XFILLER_949 VDD VSS / OD25DCAP16
XFILLER_948 VDD VSS / OD25DCAP16
XFILLER_947 VDD VSS / OD25DCAP16
XFILLER_946 VDD VSS / OD25DCAP16
XFILLER_945 VDD VSS / OD25DCAP16
XFILLER_944 VDD VSS / OD25DCAP16
XFILLER_943 VDD VSS / OD25DCAP16
XFILLER_942 VDD VSS / OD25DCAP16
XFILLER_941 VDD VSS / OD25DCAP16
XFILLER_940 VDD VSS / OD25DCAP16
XFILLER_939 VDD VSS / OD25DCAP16
XFILLER_938 VDD VSS / OD25DCAP16
XFILLER_937 VDD VSS / OD25DCAP16
XFILLER_936 VDD VSS / OD25DCAP16
XFILLER_935 VDD VSS / OD25DCAP16
XFILLER_934 VDD VSS / OD25DCAP16
XFILLER_933 VDD VSS / OD25DCAP16
XFILLER_932 VDD VSS / OD25DCAP16
XFILLER_931 VDD VSS / OD25DCAP16
XFILLER_930 VDD VSS / OD25DCAP16
XFILLER_929 VDD VSS / OD25DCAP16
XFILLER_928 VDD VSS / OD25DCAP16
XFILLER_927 VDD VSS / OD25DCAP16
XFILLER_926 VDD VSS / OD25DCAP16
XFILLER_925 VDD VSS / OD25DCAP16
XFILLER_924 VDD VSS / OD25DCAP16
XFILLER_923 VDD VSS / OD25DCAP16
XFILLER_922 VDD VSS / OD25DCAP16
XFILLER_921 VDD VSS / OD25DCAP16
XFILLER_920 VDD VSS / OD25DCAP16
XFILLER_919 VDD VSS / OD25DCAP16
XFILLER_918 VDD VSS / OD25DCAP16
XFILLER_917 VDD VSS / OD25DCAP16
XFILLER_916 VDD VSS / OD25DCAP16
XFILLER_915 VDD VSS / OD25DCAP16
XFILLER_914 VDD VSS / OD25DCAP16
XFILLER_913 VDD VSS / OD25DCAP16
XFILLER_912 VDD VSS / OD25DCAP16
XFILLER_911 VDD VSS / OD25DCAP16
XFILLER_910 VDD VSS / OD25DCAP16
XFILLER_909 VDD VSS / OD25DCAP16
XFILLER_908 VDD VSS / OD25DCAP16
XFILLER_907 VDD VSS / OD25DCAP16
XFILLER_906 VDD VSS / OD25DCAP16
XFILLER_905 VDD VSS / OD25DCAP16
XFILLER_904 VDD VSS / OD25DCAP16
XFILLER_903 VDD VSS / OD25DCAP16
XFILLER_902 VDD VSS / OD25DCAP16
XFILLER_901 VDD VSS / OD25DCAP16
XFILLER_900 VDD VSS / OD25DCAP16
XFILLER_899 VDD VSS / OD25DCAP16
XFILLER_898 VDD VSS / OD25DCAP16
XFILLER_897 VDD VSS / OD25DCAP16
XFILLER_896 VDD VSS / OD25DCAP16
XFILLER_895 VDD VSS / OD25DCAP16
XFILLER_894 VDD VSS / OD25DCAP16
XFILLER_893 VDD VSS / OD25DCAP16
XFILLER_892 VDD VSS / OD25DCAP16
XFILLER_891 VDD VSS / OD25DCAP16
XFILLER_890 VDD VSS / OD25DCAP16
XFILLER_889 VDD VSS / OD25DCAP16
XFILLER_888 VDD VSS / OD25DCAP16
XFILLER_887 VDD VSS / OD25DCAP16
XFILLER_886 VDD VSS / OD25DCAP16
XFILLER_885 VDD VSS / OD25DCAP16
XFILLER_884 VDD VSS / OD25DCAP16
XFILLER_883 VDD VSS / OD25DCAP16
XFILLER_882 VDD VSS / OD25DCAP16
XFILLER_881 VDD VSS / OD25DCAP16
XFILLER_880 VDD VSS / OD25DCAP16
XFILLER_879 VDD VSS / OD25DCAP16
XFILLER_878 VDD VSS / OD25DCAP16
XFILLER_877 VDD VSS / OD25DCAP16
XFILLER_876 VDD VSS / OD25DCAP16
XFILLER_875 VDD VSS / OD25DCAP16
XFILLER_874 VDD VSS / OD25DCAP16
XFILLER_873 VDD VSS / OD25DCAP16
XFILLER_872 VDD VSS / OD25DCAP16
XFILLER_871 VDD VSS / OD25DCAP16
XFILLER_870 VDD VSS / OD25DCAP16
XFILLER_869 VDD VSS / OD25DCAP16
XFILLER_868 VDD VSS / OD25DCAP16
XFILLER_867 VDD VSS / OD25DCAP16
XFILLER_866 VDD VSS / OD25DCAP16
XFILLER_865 VDD VSS / OD25DCAP16
XFILLER_864 VDD VSS / OD25DCAP16
XFILLER_863 VDD VSS / OD25DCAP16
XFILLER_862 VDD VSS / OD25DCAP16
XFILLER_861 VDD VSS / OD25DCAP16
XFILLER_860 VDD VSS / OD25DCAP16
XFILLER_859 VDD VSS / OD25DCAP16
XFILLER_858 VDD VSS / OD25DCAP16
XFILLER_857 VDD VSS / OD25DCAP16
XFILLER_856 VDD VSS / OD25DCAP16
XFILLER_855 VDD VSS / OD25DCAP16
XFILLER_854 VDD VSS / OD25DCAP16
XFILLER_853 VDD VSS / OD25DCAP16
XFILLER_852 VDD VSS / OD25DCAP16
XFILLER_851 VDD VSS / OD25DCAP16
XFILLER_850 VDD VSS / OD25DCAP16
XFILLER_849 VDD VSS / OD25DCAP16
XFILLER_848 VDD VSS / OD25DCAP16
XFILLER_847 VDD VSS / OD25DCAP16
XFILLER_846 VDD VSS / OD25DCAP16
XFILLER_845 VDD VSS / OD25DCAP16
XFILLER_844 VDD VSS / OD25DCAP16
XFILLER_843 VDD VSS / OD25DCAP16
XFILLER_842 VDD VSS / OD25DCAP16
XFILLER_841 VDD VSS / OD25DCAP16
XFILLER_840 VDD VSS / OD25DCAP16
XFILLER_839 VDD VSS / OD25DCAP16
XFILLER_838 VDD VSS / OD25DCAP16
XFILLER_837 VDD VSS / OD25DCAP16
XFILLER_836 VDD VSS / OD25DCAP16
XFILLER_835 VDD VSS / OD25DCAP16
XFILLER_834 VDD VSS / OD25DCAP16
XFILLER_833 VDD VSS / OD25DCAP16
XFILLER_832 VDD VSS / OD25DCAP16
XFILLER_831 VDD VSS / OD25DCAP16
XFILLER_830 VDD VSS / OD25DCAP16
XFILLER_829 VDD VSS / OD25DCAP16
XFILLER_828 VDD VSS / OD25DCAP16
XFILLER_827 VDD VSS / OD25DCAP16
XFILLER_826 VDD VSS / OD25DCAP16
XFILLER_825 VDD VSS / OD25DCAP16
XFILLER_824 VDD VSS / OD25DCAP16
XFILLER_823 VDD VSS / OD25DCAP16
XFILLER_822 VDD VSS / OD25DCAP16
XFILLER_821 VDD VSS / OD25DCAP16
XFILLER_820 VDD VSS / OD25DCAP16
XFILLER_819 VDD VSS / OD25DCAP16
XFILLER_818 VDD VSS / OD25DCAP16
XFILLER_817 VDD VSS / OD25DCAP16
XFILLER_816 VDD VSS / OD25DCAP16
XFILLER_815 VDD VSS / OD25DCAP16
XFILLER_814 VDD VSS / OD25DCAP16
XFILLER_813 VDD VSS / OD25DCAP16
XFILLER_812 VDD VSS / OD25DCAP16
XFILLER_811 VDD VSS / OD25DCAP16
XFILLER_810 VDD VSS / OD25DCAP16
XFILLER_809 VDD VSS / OD25DCAP16
XFILLER_808 VDD VSS / OD25DCAP16
XFILLER_807 VDD VSS / OD25DCAP16
XFILLER_806 VDD VSS / OD25DCAP16
XFILLER_805 VDD VSS / OD25DCAP16
XFILLER_804 VDD VSS / OD25DCAP16
XFILLER_803 VDD VSS / OD25DCAP16
XFILLER_802 VDD VSS / OD25DCAP16
XFILLER_801 VDD VSS / OD25DCAP16
XFILLER_800 VDD VSS / OD25DCAP16
XFILLER_799 VDD VSS / OD25DCAP16
XFILLER_798 VDD VSS / OD25DCAP16
XFILLER_797 VDD VSS / OD25DCAP16
XFILLER_796 VDD VSS / OD25DCAP16
XFILLER_795 VDD VSS / OD25DCAP16
XFILLER_794 VDD VSS / OD25DCAP16
XFILLER_793 VDD VSS / OD25DCAP16
XFILLER_792 VDD VSS / OD25DCAP16
XFILLER_791 VDD VSS / OD25DCAP16
XFILLER_790 VDD VSS / OD25DCAP16
XFILLER_789 VDD VSS / OD25DCAP16
XFILLER_788 VDD VSS / OD25DCAP16
XFILLER_787 VDD VSS / OD25DCAP16
XFILLER_786 VDD VSS / OD25DCAP16
XFILLER_785 VDD VSS / OD25DCAP16
XFILLER_784 VDD VSS / OD25DCAP16
XFILLER_783 VDD VSS / OD25DCAP16
XFILLER_782 VDD VSS / OD25DCAP16
XFILLER_781 VDD VSS / OD25DCAP16
XFILLER_780 VDD VSS / OD25DCAP16
XFILLER_779 VDD VSS / OD25DCAP16
XFILLER_778 VDD VSS / OD25DCAP16
XFILLER_777 VDD VSS / OD25DCAP16
XFILLER_776 VDD VSS / OD25DCAP16
XFILLER_775 VDD VSS / OD25DCAP16
XFILLER_774 VDD VSS / OD25DCAP16
XFILLER_773 VDD VSS / OD25DCAP16
XFILLER_772 VDD VSS / OD25DCAP16
XFILLER_771 VDD VSS / OD25DCAP16
XFILLER_770 VDD VSS / OD25DCAP16
XFILLER_769 VDD VSS / OD25DCAP16
XFILLER_768 VDD VSS / OD25DCAP16
XFILLER_767 VDD VSS / OD25DCAP16
XFILLER_766 VDD VSS / OD25DCAP16
XFILLER_765 VDD VSS / OD25DCAP16
XFILLER_764 VDD VSS / OD25DCAP16
XFILLER_763 VDD VSS / OD25DCAP16
XFILLER_762 VDD VSS / OD25DCAP16
XFILLER_761 VDD VSS / OD25DCAP16
XFILLER_760 VDD VSS / OD25DCAP16
XFILLER_759 VDD VSS / OD25DCAP16
XFILLER_758 VDD VSS / OD25DCAP16
XFILLER_757 VDD VSS / OD25DCAP16
XFILLER_756 VDD VSS / OD25DCAP16
XFILLER_755 VDD VSS / OD25DCAP16
XFILLER_754 VDD VSS / OD25DCAP16
XFILLER_753 VDD VSS / OD25DCAP16
XFILLER_752 VDD VSS / OD25DCAP16
XFILLER_751 VDD VSS / OD25DCAP16
XFILLER_750 VDD VSS / OD25DCAP16
XFILLER_749 VDD VSS / OD25DCAP16
XFILLER_748 VDD VSS / OD25DCAP16
XFILLER_747 VDD VSS / OD25DCAP16
XFILLER_746 VDD VSS / OD25DCAP16
XFILLER_745 VDD VSS / OD25DCAP16
XFILLER_744 VDD VSS / OD25DCAP16
XFILLER_743 VDD VSS / OD25DCAP16
XFILLER_742 VDD VSS / OD25DCAP16
XFILLER_741 VDD VSS / OD25DCAP16
XFILLER_740 VDD VSS / OD25DCAP16
XFILLER_739 VDD VSS / OD25DCAP16
XFILLER_738 VDD VSS / OD25DCAP16
XFILLER_737 VDD VSS / OD25DCAP16
XFILLER_736 VDD VSS / OD25DCAP16
XFILLER_735 VDD VSS / OD25DCAP16
XFILLER_734 VDD VSS / OD25DCAP16
XFILLER_733 VDD VSS / OD25DCAP16
XFILLER_732 VDD VSS / OD25DCAP16
XFILLER_731 VDD VSS / OD25DCAP16
XFILLER_730 VDD VSS / OD25DCAP16
XFILLER_729 VDD VSS / OD25DCAP16
XFILLER_728 VDD VSS / OD25DCAP16
XFILLER_727 VDD VSS / OD25DCAP16
XFILLER_726 VDD VSS / OD25DCAP16
XFILLER_725 VDD VSS / OD25DCAP16
XFILLER_724 VDD VSS / OD25DCAP16
XFILLER_723 VDD VSS / OD25DCAP16
XFILLER_722 VDD VSS / OD25DCAP16
XFILLER_721 VDD VSS / OD25DCAP16
XFILLER_720 VDD VSS / OD25DCAP16
XFILLER_719 VDD VSS / OD25DCAP16
XFILLER_718 VDD VSS / OD25DCAP16
XFILLER_717 VDD VSS / OD25DCAP16
XFILLER_716 VDD VSS / OD25DCAP16
XFILLER_715 VDD VSS / OD25DCAP16
XFILLER_714 VDD VSS / OD25DCAP16
XFILLER_713 VDD VSS / OD25DCAP16
XFILLER_712 VDD VSS / OD25DCAP16
XFILLER_711 VDD VSS / OD25DCAP16
XFILLER_710 VDD VSS / OD25DCAP16
XFILLER_709 VDD VSS / OD25DCAP16
XFILLER_708 VDD VSS / OD25DCAP16
XFILLER_707 VDD VSS / OD25DCAP16
XFILLER_706 VDD VSS / OD25DCAP16
XFILLER_705 VDD VSS / OD25DCAP16
XFILLER_704 VDD VSS / OD25DCAP16
XFILLER_703 VDD VSS / OD25DCAP16
XFILLER_702 VDD VSS / OD25DCAP16
XFILLER_701 VDD VSS / OD25DCAP16
XFILLER_700 VDD VSS / OD25DCAP16
XFILLER_699 VDD VSS / OD25DCAP16
XFILLER_698 VDD VSS / OD25DCAP16
XFILLER_697 VDD VSS / OD25DCAP16
XFILLER_696 VDD VSS / OD25DCAP16
XFILLER_695 VDD VSS / OD25DCAP16
XFILLER_694 VDD VSS / OD25DCAP16
XFILLER_693 VDD VSS / OD25DCAP16
XFILLER_692 VDD VSS / OD25DCAP16
XFILLER_691 VDD VSS / OD25DCAP16
XFILLER_690 VDD VSS / OD25DCAP16
XFILLER_689 VDD VSS / OD25DCAP16
XFILLER_688 VDD VSS / OD25DCAP16
XFILLER_687 VDD VSS / OD25DCAP16
XFILLER_686 VDD VSS / OD25DCAP16
XFILLER_685 VDD VSS / OD25DCAP16
XFILLER_684 VDD VSS / OD25DCAP16
XFILLER_683 VDD VSS / OD25DCAP16
XFILLER_682 VDD VSS / OD25DCAP16
XFILLER_681 VDD VSS / OD25DCAP16
XFILLER_680 VDD VSS / OD25DCAP16
XFILLER_679 VDD VSS / OD25DCAP16
XFILLER_678 VDD VSS / OD25DCAP16
XFILLER_677 VDD VSS / OD25DCAP16
XFILLER_676 VDD VSS / OD25DCAP16
XFILLER_675 VDD VSS / OD25DCAP16
XFILLER_674 VDD VSS / OD25DCAP16
XFILLER_673 VDD VSS / OD25DCAP16
XFILLER_672 VDD VSS / OD25DCAP16
XFILLER_671 VDD VSS / OD25DCAP16
XFILLER_670 VDD VSS / OD25DCAP16
XFILLER_669 VDD VSS / OD25DCAP16
XFILLER_668 VDD VSS / OD25DCAP16
XFILLER_667 VDD VSS / OD25DCAP16
XFILLER_666 VDD VSS / OD25DCAP16
XFILLER_665 VDD VSS / OD25DCAP16
XFILLER_664 VDD VSS / OD25DCAP16
XFILLER_663 VDD VSS / OD25DCAP16
XFILLER_662 VDD VSS / OD25DCAP16
XFILLER_661 VDD VSS / OD25DCAP16
XFILLER_660 VDD VSS / OD25DCAP16
XFILLER_659 VDD VSS / OD25DCAP16
XFILLER_658 VDD VSS / OD25DCAP16
XFILLER_657 VDD VSS / OD25DCAP16
XFILLER_656 VDD VSS / OD25DCAP16
XFILLER_655 VDD VSS / OD25DCAP16
XFILLER_654 VDD VSS / OD25DCAP16
XFILLER_653 VDD VSS / OD25DCAP16
XFILLER_652 VDD VSS / OD25DCAP16
XFILLER_651 VDD VSS / OD25DCAP16
XFILLER_650 VDD VSS / OD25DCAP16
XFILLER_649 VDD VSS / OD25DCAP16
XFILLER_648 VDD VSS / OD25DCAP16
XFILLER_647 VDD VSS / OD25DCAP16
XFILLER_646 VDD VSS / OD25DCAP16
XFILLER_645 VDD VSS / OD25DCAP16
XFILLER_644 VDD VSS / OD25DCAP16
XFILLER_643 VDD VSS / OD25DCAP16
XFILLER_642 VDD VSS / OD25DCAP16
XFILLER_641 VDD VSS / OD25DCAP16
XFILLER_640 VDD VSS / OD25DCAP16
XFILLER_639 VDD VSS / OD25DCAP16
XFILLER_638 VDD VSS / OD25DCAP16
XFILLER_637 VDD VSS / OD25DCAP16
XFILLER_636 VDD VSS / OD25DCAP16
XFILLER_635 VDD VSS / OD25DCAP16
XFILLER_634 VDD VSS / OD25DCAP16
XFILLER_633 VDD VSS / OD25DCAP16
XFILLER_632 VDD VSS / OD25DCAP16
XFILLER_631 VDD VSS / OD25DCAP16
XFILLER_630 VDD VSS / OD25DCAP16
XFILLER_629 VDD VSS / OD25DCAP16
XFILLER_628 VDD VSS / OD25DCAP16
XFILLER_627 VDD VSS / OD25DCAP16
XFILLER_626 VDD VSS / OD25DCAP16
XFILLER_625 VDD VSS / OD25DCAP16
XFILLER_624 VDD VSS / OD25DCAP16
XFILLER_623 VDD VSS / OD25DCAP16
XFILLER_622 VDD VSS / OD25DCAP16
XFILLER_621 VDD VSS / OD25DCAP16
XFILLER_620 VDD VSS / OD25DCAP16
XFILLER_619 VDD VSS / OD25DCAP16
XFILLER_618 VDD VSS / OD25DCAP16
XFILLER_617 VDD VSS / OD25DCAP16
XFILLER_616 VDD VSS / OD25DCAP16
XFILLER_615 VDD VSS / OD25DCAP16
XFILLER_1474 VDD VSS / DCAP8
XFILLER_1473 VDD VSS / DCAP8
XFILLER_1472 VDD VSS / DCAP8
XFILLER_1471 VDD VSS / DCAP8
XFILLER_1470 VDD VSS / DCAP8
XFILLER_1469 VDD VSS / DCAP8
XFILLER_1468 VDD VSS / DCAP8
XFILLER_1467 VDD VSS / DCAP8
XFILLER_1466 VDD VSS / DCAP8
XFILLER_1465 VDD VSS / DCAP8
XFILLER_1464 VDD VSS / DCAP8
XFILLER_1463 VDD VSS / DCAP8
XFILLER_1462 VDD VSS / DCAP8
XFILLER_1461 VDD VSS / DCAP8
XFILLER_1460 VDD VSS / DCAP8
XFILLER_1459 VDD VSS / DCAP8
XFILLER_1458 VDD VSS / DCAP8
XFILLER_1457 VDD VSS / DCAP8
XFILLER_1456 VDD VSS / DCAP8
XFILLER_1455 VDD VSS / DCAP8
XFILLER_1454 VDD VSS / DCAP8
XFILLER_1453 VDD VSS / DCAP8
XFILLER_1452 VDD VSS / DCAP8
XFILLER_1451 VDD VSS / DCAP8
XFILLER_1450 VDD VSS / DCAP8
XFILLER_1449 VDD VSS / DCAP8
XFILLER_1448 VDD VSS / DCAP8
XFILLER_1447 VDD VSS / DCAP8
XFILLER_1446 VDD VSS / DCAP8
XFILLER_1445 VDD VSS / DCAP8
XFILLER_1444 VDD VSS / DCAP8
XFILLER_1443 VDD VSS / DCAP8
XFILLER_1442 VDD VSS / DCAP8
XFILLER_1441 VDD VSS / DCAP8
XFILLER_1440 VDD VSS / DCAP8
XFILLER_1439 VDD VSS / DCAP8
XFILLER_1438 VDD VSS / DCAP8
XFILLER_1437 VDD VSS / DCAP8
XFILLER_1436 VDD VSS / DCAP8
XFILLER_1435 VDD VSS / DCAP8
XFILLER_1434 VDD VSS / DCAP8
XFILLER_1433 VDD VSS / DCAP8
XFILLER_1432 VDD VSS / DCAP8
XFILLER_1431 VDD VSS / DCAP8
XFILLER_1430 VDD VSS / DCAP8
XFILLER_1429 VDD VSS / DCAP8
XFILLER_1428 VDD VSS / DCAP8
XFILLER_1427 VDD VSS / DCAP8
XFILLER_1426 VDD VSS / DCAP8
XFILLER_1425 VDD VSS / DCAP8
XFILLER_1424 VDD VSS / DCAP8
XFILLER_1423 VDD VSS / DCAP8
XFILLER_1422 VDD VSS / DCAP8
XFILLER_1421 VDD VSS / DCAP8
XFILLER_1420 VDD VSS / DCAP8
XFILLER_1419 VDD VSS / DCAP8
XFILLER_1418 VDD VSS / DCAP8
XFILLER_1417 VDD VSS / DCAP8
XFILLER_1416 VDD VSS / DCAP8
XFILLER_1415 VDD VSS / DCAP8
XFILLER_1414 VDD VSS / DCAP8
XFILLER_1413 VDD VSS / DCAP8
XFILLER_1412 VDD VSS / DCAP8
XFILLER_1411 VDD VSS / DCAP8
XFILLER_1410 VDD VSS / DCAP8
XFILLER_1409 VDD VSS / DCAP8
XFILLER_1408 VDD VSS / DCAP8
XFILLER_1407 VDD VSS / DCAP8
XFILLER_1406 VDD VSS / DCAP8
XFILLER_1405 VDD VSS / DCAP8
XFILLER_1404 VDD VSS / DCAP8
XFILLER_1403 VDD VSS / DCAP8
XFILLER_1402 VDD VSS / DCAP8
XFILLER_1401 VDD VSS / DCAP8
XFILLER_1400 VDD VSS / DCAP8
XFILLER_1399 VDD VSS / DCAP8
XFILLER_1398 VDD VSS / DCAP8
XFILLER_1397 VDD VSS / DCAP8
XFILLER_1396 VDD VSS / DCAP8
XFILLER_1395 VDD VSS / DCAP8
XFILLER_1394 VDD VSS / DCAP8
XFILLER_1393 VDD VSS / DCAP8
XFILLER_1392 VDD VSS / DCAP8
XFILLER_1391 VDD VSS / DCAP8
XFILLER_1390 VDD VSS / DCAP8
XFILLER_1389 VDD VSS / DCAP8
XFILLER_1388 VDD VSS / DCAP8
XFILLER_1387 VDD VSS / DCAP8
XFILLER_1386 VDD VSS / DCAP8
XFILLER_1385 VDD VSS / DCAP8
XFILLER_1384 VDD VSS / DCAP8
XFILLER_1383 VDD VSS / DCAP8
XFILLER_1382 VDD VSS / DCAP8
XFILLER_1381 VDD VSS / DCAP8
XFILLER_1380 VDD VSS / DCAP8
XFILLER_1379 VDD VSS / DCAP8
XFILLER_1378 VDD VSS / DCAP8
XFILLER_1377 VDD VSS / DCAP8
XFILLER_1376 VDD VSS / DCAP8
XFILLER_1375 VDD VSS / DCAP8
XFILLER_1374 VDD VSS / DCAP8
XFILLER_1373 VDD VSS / DCAP8
XFILLER_1372 VDD VSS / DCAP8
XFILLER_1371 VDD VSS / DCAP8
XFILLER_1370 VDD VSS / DCAP8
XFILLER_1369 VDD VSS / DCAP8
XFILLER_1368 VDD VSS / DCAP8
XFILLER_1367 VDD VSS / DCAP8
XFILLER_1366 VDD VSS / DCAP8
XFILLER_1365 VDD VSS / DCAP8
XFILLER_1364 VDD VSS / DCAP8
XFILLER_1363 VDD VSS / DCAP8
XFILLER_1362 VDD VSS / DCAP8
XFILLER_1361 VDD VSS / DCAP8
XFILLER_1360 VDD VSS / DCAP8
XFILLER_1359 VDD VSS / DCAP8
XFILLER_1358 VDD VSS / DCAP8
XFILLER_1357 VDD VSS / DCAP8
XFILLER_1356 VDD VSS / DCAP8
XFILLER_1355 VDD VSS / DCAP8
XFILLER_1354 VDD VSS / DCAP8
XFILLER_1353 VDD VSS / DCAP8
XFILLER_1352 VDD VSS / DCAP8
XFILLER_1351 VDD VSS / DCAP8
XFILLER_1350 VDD VSS / DCAP8
XFILLER_1349 VDD VSS / DCAP8
XFILLER_1348 VDD VSS / DCAP8
XFILLER_1347 VDD VSS / DCAP8
XFILLER_1346 VDD VSS / DCAP8
XFILLER_1345 VDD VSS / DCAP8
XFILLER_1344 VDD VSS / DCAP8
XFILLER_1343 VDD VSS / DCAP8
XFILLER_1342 VDD VSS / DCAP8
XFILLER_1341 VDD VSS / DCAP8
XFILLER_1340 VDD VSS / DCAP8
XFILLER_1339 VDD VSS / DCAP8
XFILLER_1338 VDD VSS / DCAP8
XFILLER_1337 VDD VSS / DCAP8
XFILLER_1336 VDD VSS / DCAP8
XFILLER_1335 VDD VSS / DCAP8
XFILLER_1334 VDD VSS / DCAP8
XFILLER_1333 VDD VSS / DCAP8
XFILLER_1332 VDD VSS / DCAP8
XFILLER_1331 VDD VSS / DCAP8
XFILLER_1330 VDD VSS / DCAP8
XFILLER_1329 VDD VSS / DCAP8
XFILLER_1328 VDD VSS / DCAP8
XFILLER_1327 VDD VSS / DCAP8
XFILLER_1326 VDD VSS / DCAP8
XFILLER_1325 VDD VSS / DCAP8
XFILLER_1324 VDD VSS / DCAP8
XFILLER_1323 VDD VSS / DCAP8
XFILLER_1322 VDD VSS / DCAP8
XFILLER_1321 VDD VSS / DCAP8
XFILLER_1320 VDD VSS / DCAP8
XFILLER_1319 VDD VSS / DCAP8
XFILLER_1318 VDD VSS / DCAP8
XFILLER_1317 VDD VSS / DCAP8
XFILLER_1316 VDD VSS / DCAP8
XFILLER_1315 VDD VSS / DCAP8
XFILLER_1314 VDD VSS / DCAP8
XFILLER_1313 VDD VSS / DCAP8
XFILLER_1312 VDD VSS / DCAP8
XFILLER_1311 VDD VSS / DCAP8
XFILLER_1310 VDD VSS / DCAP8
XFILLER_1309 VDD VSS / DCAP8
XFILLER_1308 VDD VSS / DCAP8
XFILLER_1307 VDD VSS / DCAP8
XFILLER_1306 VDD VSS / DCAP8
XFILLER_1305 VDD VSS / DCAP8
XFILLER_1304 VDD VSS / DCAP8
XFILLER_1303 VDD VSS / DCAP8
XFILLER_1302 VDD VSS / DCAP8
XFILLER_1301 VDD VSS / DCAP8
XFILLER_1300 VDD VSS / DCAP8
XFILLER_1299 VDD VSS / DCAP8
XFILLER_1298 VDD VSS / DCAP8
XFILLER_1297 VDD VSS / DCAP8
XFILLER_1296 VDD VSS / DCAP8
XFILLER_1295 VDD VSS / DCAP8
XFILLER_1294 VDD VSS / DCAP8
XFILLER_1293 VDD VSS / DCAP8
XFILLER_1292 VDD VSS / DCAP8
XFILLER_1291 VDD VSS / DCAP8
XFILLER_1290 VDD VSS / DCAP8
XFILLER_1289 VDD VSS / DCAP8
XFILLER_1288 VDD VSS / DCAP8
XFILLER_1287 VDD VSS / DCAP8
XFILLER_1286 VDD VSS / DCAP8
XFILLER_1285 VDD VSS / DCAP8
XFILLER_1284 VDD VSS / DCAP8
XFILLER_1283 VDD VSS / DCAP8
XFILLER_1282 VDD VSS / DCAP8
XFILLER_1281 VDD VSS / DCAP8
XFILLER_1280 VDD VSS / DCAP8
XFILLER_1279 VDD VSS / DCAP8
XFILLER_1278 VDD VSS / DCAP8
XFILLER_1277 VDD VSS / DCAP8
XFILLER_1276 VDD VSS / DCAP8
XFILLER_1275 VDD VSS / DCAP8
XFILLER_1274 VDD VSS / DCAP8
XFILLER_1273 VDD VSS / DCAP8
XFILLER_1272 VDD VSS / DCAP8
XFILLER_1271 VDD VSS / DCAP8
XFILLER_1270 VDD VSS / DCAP8
XFILLER_1269 VDD VSS / DCAP8
XFILLER_1268 VDD VSS / DCAP8
XFILLER_1267 VDD VSS / DCAP8
XFILLER_1266 VDD VSS / DCAP8
XFILLER_1265 VDD VSS / DCAP8
XFILLER_1264 VDD VSS / DCAP8
XFILLER_1263 VDD VSS / DCAP8
XFILLER_1262 VDD VSS / DCAP8
XFILLER_1261 VDD VSS / DCAP8
XFILLER_1260 VDD VSS / DCAP8
XFILLER_1259 VDD VSS / DCAP8
XFILLER_1258 VDD VSS / DCAP8
XFILLER_1257 VDD VSS / DCAP8
XFILLER_1256 VDD VSS / DCAP8
XFILLER_1255 VDD VSS / DCAP8
XFILLER_1254 VDD VSS / DCAP8
XFILLER_1253 VDD VSS / DCAP8
XFILLER_1252 VDD VSS / DCAP8
XFILLER_1251 VDD VSS / DCAP8
XFILLER_1250 VDD VSS / DCAP8
XFILLER_1249 VDD VSS / DCAP8
XFILLER_1248 VDD VSS / DCAP8
XFILLER_1247 VDD VSS / DCAP8
XFILLER_1246 VDD VSS / DCAP8
XFILLER_1245 VDD VSS / DCAP8
XFILLER_1244 VDD VSS / DCAP8
XFILLER_1243 VDD VSS / DCAP8
XFILLER_1242 VDD VSS / DCAP8
XFILLER_1241 VDD VSS / DCAP8
XFILLER_1240 VDD VSS / DCAP8
XFILLER_1239 VDD VSS / DCAP8
XFILLER_1238 VDD VSS / DCAP8
XFILLER_1237 VDD VSS / DCAP8
XFILLER_1236 VDD VSS / DCAP8
XFILLER_1235 VDD VSS / DCAP8
XFILLER_1234 VDD VSS / DCAP8
XFILLER_1233 VDD VSS / DCAP8
XFILLER_1232 VDD VSS / DCAP8
XFILLER_1231 VDD VSS / DCAP8
XFILLER_1230 VDD VSS / DCAP8
XFILLER_1229 VDD VSS / DCAP8
XFILLER_1228 VDD VSS / DCAP8
XFILLER_1227 VDD VSS / DCAP8
XFILLER_1226 VDD VSS / DCAP8
XFILLER_1225 VDD VSS / DCAP8
XFILLER_1224 VDD VSS / DCAP8
XFILLER_1223 VDD VSS / DCAP8
XFILLER_1222 VDD VSS / DCAP8
XFILLER_1221 VDD VSS / DCAP8
XFILLER_1220 VDD VSS / DCAP8
XFILLER_1219 VDD VSS / DCAP8
XFILLER_1218 VDD VSS / DCAP8
XFILLER_1217 VDD VSS / DCAP8
XFILLER_1216 VDD VSS / DCAP8
XFILLER_1215 VDD VSS / DCAP8
XFILLER_1214 VDD VSS / DCAP8
XFILLER_1213 VDD VSS / DCAP8
XFILLER_1212 VDD VSS / DCAP8
XFILLER_1211 VDD VSS / DCAP8
XFILLER_1210 VDD VSS / DCAP8
XFILLER_1209 VDD VSS / DCAP8
XFILLER_1208 VDD VSS / DCAP8
XFILLER_1207 VDD VSS / DCAP8
XFILLER_1206 VDD VSS / DCAP8
XFILLER_1205 VDD VSS / DCAP8
XFILLER_1204 VDD VSS / DCAP8
XFILLER_1203 VDD VSS / DCAP8
XFILLER_1202 VDD VSS / DCAP8
XFILLER_1201 VDD VSS / DCAP8
XFILLER_1200 VDD VSS / DCAP8
XFILLER_1199 VDD VSS / DCAP8
XFILLER_1198 VDD VSS / DCAP8
XFILLER_1197 VDD VSS / DCAP8
XFILLER_1196 VDD VSS / DCAP8
XFILLER_1195 VDD VSS / DCAP8
XFILLER_1194 VDD VSS / DCAP8
XFILLER_1193 VDD VSS / DCAP8
XFILLER_1192 VDD VSS / DCAP8
XFILLER_1191 VDD VSS / DCAP8
XFILLER_1190 VDD VSS / DCAP8
XFILLER_1189 VDD VSS / DCAP8
XFILLER_1188 VDD VSS / DCAP8
XFILLER_1187 VDD VSS / DCAP8
XFILLER_1186 VDD VSS / DCAP8
XFILLER_1185 VDD VSS / DCAP8
XFILLER_1184 VDD VSS / DCAP8
XFILLER_1183 VDD VSS / DCAP8
XFILLER_1182 VDD VSS / DCAP8
XFILLER_1181 VDD VSS / DCAP8
XFILLER_1180 VDD VSS / DCAP8
XFILLER_1179 VDD VSS / DCAP8
XFILLER_1178 VDD VSS / DCAP8
XFILLER_1177 VDD VSS / DCAP8
XFILLER_1176 VDD VSS / DCAP8
XFILLER_1175 VDD VSS / DCAP8
XFILLER_1174 VDD VSS / DCAP8
XFILLER_1173 VDD VSS / DCAP8
XFILLER_1172 VDD VSS / DCAP8
XFILLER_1171 VDD VSS / DCAP8
XFILLER_1170 VDD VSS / DCAP8
XFILLER_1169 VDD VSS / DCAP8
XFILLER_1168 VDD VSS / DCAP8
XFILLER_1167 VDD VSS / DCAP8
XFILLER_1166 VDD VSS / DCAP8
XFILLER_1165 VDD VSS / DCAP8
XFILLER_1164 VDD VSS / DCAP8
XFILLER_1163 VDD VSS / DCAP8
XFILLER_1162 VDD VSS / DCAP8
XFILLER_1161 VDD VSS / DCAP8
XFILLER_1160 VDD VSS / DCAP8
XFILLER_1159 VDD VSS / DCAP8
XFILLER_1158 VDD VSS / DCAP8
XFILLER_1157 VDD VSS / DCAP8
XFILLER_1156 VDD VSS / DCAP8
XFILLER_1155 VDD VSS / DCAP8
XFILLER_1154 VDD VSS / DCAP8
XFILLER_1153 VDD VSS / DCAP8
XFILLER_1152 VDD VSS / DCAP8
XFILLER_1151 VDD VSS / DCAP8
XFILLER_1150 VDD VSS / DCAP8
XFILLER_1149 VDD VSS / DCAP8
XFILLER_1148 VDD VSS / DCAP8
XFILLER_1147 VDD VSS / DCAP8
XFILLER_1146 VDD VSS / DCAP8
XFILLER_1145 VDD VSS / DCAP8
XFILLER_1144 VDD VSS / DCAP8
XFILLER_1143 VDD VSS / DCAP8
XFILLER_1142 VDD VSS / DCAP8
XFILLER_1141 VDD VSS / DCAP8
XFILLER_1140 VDD VSS / DCAP8
XFILLER_1139 VDD VSS / DCAP8
XFILLER_1138 VDD VSS / DCAP8
XFILLER_1137 VDD VSS / DCAP8
XFILLER_1136 VDD VSS / DCAP8
XFILLER_1135 VDD VSS / DCAP8
XFILLER_1134 VDD VSS / DCAP8
XFILLER_1133 VDD VSS / DCAP8
XFILLER_1132 VDD VSS / DCAP8
XFILLER_1131 VDD VSS / DCAP8
XFILLER_1130 VDD VSS / DCAP8
XFILLER_1129 VDD VSS / DCAP8
XFILLER_1128 VDD VSS / DCAP8
XFILLER_1127 VDD VSS / DCAP8
XFILLER_1126 VDD VSS / DCAP8
XFILLER_1125 VDD VSS / DCAP8
XFILLER_1124 VDD VSS / DCAP8
XFILLER_1123 VDD VSS / DCAP8
XFILLER_1122 VDD VSS / DCAP8
XFILLER_1121 VDD VSS / DCAP8
XFILLER_1120 VDD VSS / DCAP8
XFILLER_1119 VDD VSS / DCAP8
XFILLER_1118 VDD VSS / DCAP8
XFILLER_1117 VDD VSS / DCAP8
XFILLER_1116 VDD VSS / DCAP8
XFILLER_1115 VDD VSS / DCAP8
XFILLER_1114 VDD VSS / DCAP8
XFILLER_1113 VDD VSS / DCAP8
XFILLER_1112 VDD VSS / DCAP8
XFILLER_1111 VDD VSS / DCAP8
XFILLER_1110 VDD VSS / DCAP8
XFILLER_1109 VDD VSS / DCAP8
XFILLER_1108 VDD VSS / DCAP8
XFILLER_1107 VDD VSS / DCAP8
XFILLER_1106 VDD VSS / DCAP8
XFILLER_1105 VDD VSS / DCAP8
XFILLER_1104 VDD VSS / DCAP8
XFILLER_1103 VDD VSS / DCAP8
XFILLER_1102 VDD VSS / DCAP8
XFILLER_1101 VDD VSS / DCAP8
XFILLER_1100 VDD VSS / DCAP8
XFILLER_1099 VDD VSS / DCAP8
XFILLER_1098 VDD VSS / DCAP8
XFILLER_1097 VDD VSS / DCAP8
XFILLER_1096 VDD VSS / DCAP8
XFILLER_1095 VDD VSS / DCAP8
XFILLER_1094 VDD VSS / DCAP8
XFILLER_1093 VDD VSS / DCAP8
XFILLER_1092 VDD VSS / DCAP8
XFILLER_1091 VDD VSS / DCAP8
XFILLER_1090 VDD VSS / DCAP8
XFILLER_1089 VDD VSS / DCAP8
XFILLER_1088 VDD VSS / DCAP8
XFILLER_1087 VDD VSS / DCAP8
XFILLER_1086 VDD VSS / DCAP8
XFILLER_1085 VDD VSS / DCAP8
XFILLER_1084 VDD VSS / DCAP8
XFILLER_1083 VDD VSS / DCAP8
XFILLER_1082 VDD VSS / DCAP8
XFILLER_1081 VDD VSS / DCAP8
XFILLER_1080 VDD VSS / DCAP8
XFILLER_1079 VDD VSS / DCAP8
XFILLER_1078 VDD VSS / DCAP8
XFILLER_1077 VDD VSS / DCAP8
XFILLER_1076 VDD VSS / DCAP8
XFILLER_1075 VDD VSS / DCAP8
XFILLER_1074 VDD VSS / DCAP8
XFILLER_1073 VDD VSS / DCAP8
XFILLER_1072 VDD VSS / DCAP8
XFILLER_1071 VDD VSS / DCAP8
XFILLER_1070 VDD VSS / DCAP8
XFILLER_1069 VDD VSS / DCAP8
XFILLER_1068 VDD VSS / DCAP8
XFILLER_1067 VDD VSS / DCAP8
XFILLER_1066 VDD VSS / DCAP8
XFILLER_1065 VDD VSS / DCAP8
XFILLER_1064 VDD VSS / DCAP8
XFILLER_1063 VDD VSS / DCAP8
XFILLER_1062 VDD VSS / DCAP8
XFILLER_1061 VDD VSS / DCAP8
XFILLER_1060 VDD VSS / DCAP8
XFILLER_1059 VDD VSS / DCAP8
XFILLER_1058 VDD VSS / DCAP8
XFILLER_1057 VDD VSS / DCAP8
XFILLER_1056 VDD VSS / DCAP8
XFILLER_1055 VDD VSS / DCAP8
XFILLER_1054 VDD VSS / DCAP8
XFILLER_1053 VDD VSS / DCAP8
XFILLER_1052 VDD VSS / DCAP8
XFILLER_1051 VDD VSS / DCAP8
XFILLER_1050 VDD VSS / DCAP8
XFILLER_1049 VDD VSS / DCAP8
XFILLER_1048 VDD VSS / DCAP8
XFILLER_1047 VDD VSS / DCAP8
XFILLER_1046 VDD VSS / DCAP8
XFILLER_1045 VDD VSS / DCAP8
XFILLER_1044 VDD VSS / DCAP8
XFILLER_1043 VDD VSS / DCAP8
XFILLER_1042 VDD VSS / DCAP8
XFILLER_1041 VDD VSS / DCAP8
XFILLER_1040 VDD VSS / DCAP8
XFILLER_1039 VDD VSS / DCAP8
XFILLER_1038 VDD VSS / DCAP8
XFILLER_1037 VDD VSS / DCAP8
XFILLER_1036 VDD VSS / DCAP8
XFILLER_1035 VDD VSS / DCAP8
XFILLER_1034 VDD VSS / DCAP8
XFILLER_1033 VDD VSS / DCAP8
XFILLER_1032 VDD VSS / DCAP8
XFILLER_1031 VDD VSS / DCAP8
XFILLER_1030 VDD VSS / DCAP8
XFILLER_1029 VDD VSS / DCAP8
XFILLER_1028 VDD VSS / DCAP8
XFILLER_1027 VDD VSS / DCAP8
XFILLER_1026 VDD VSS / DCAP8
XFILLER_1025 VDD VSS / DCAP8
XFILLER_1024 VDD VSS / DCAP8
XFILLER_1023 VDD VSS / DCAP8
XFILLER_1022 VDD VSS / DCAP8
XFILLER_1021 VDD VSS / DCAP8
XFILLER_1020 VDD VSS / DCAP8
XFILLER_1019 VDD VSS / DCAP8
XFILLER_1018 VDD VSS / DCAP8
XFILLER_1017 VDD VSS / DCAP8
XFILLER_1016 VDD VSS / DCAP8
XFILLER_1015 VDD VSS / DCAP8
XFILLER_1014 VDD VSS / DCAP8
XFILLER_1013 VDD VSS / DCAP8
XFILLER_1012 VDD VSS / DCAP8
XFILLER_1011 VDD VSS / DCAP8
XFILLER_1010 VDD VSS / DCAP8
XFILLER_1009 VDD VSS / DCAP8
XFILLER_1008 VDD VSS / DCAP8
XFILLER_1007 VDD VSS / DCAP8
XFILLER_1006 VDD VSS / DCAP8
XFILLER_1005 VDD VSS / DCAP8
XFILLER_1004 VDD VSS / DCAP8
XFILLER_1003 VDD VSS / DCAP8
XFILLER_1002 VDD VSS / DCAP8
XFILLER_1001 VDD VSS / DCAP8
XFILLER_1000 VDD VSS / DCAP8
XFILLER_999 VDD VSS / DCAP8
XFILLER_998 VDD VSS / DCAP8
XFILLER_997 VDD VSS / DCAP8
XFILLER_996 VDD VSS / DCAP8
XFILLER_995 VDD VSS / DCAP8
XFILLER_994 VDD VSS / DCAP8
XFILLER_993 VDD VSS / DCAP8
XFILLER_992 VDD VSS / DCAP8
XFILLER_991 VDD VSS / DCAP8
XFILLER_990 VDD VSS / DCAP8
XFILLER_989 VDD VSS / DCAP8
XFILLER_988 VDD VSS / DCAP8
XFILLER_987 VDD VSS / DCAP8
XFILLER_986 VDD VSS / DCAP8
XFILLER_985 VDD VSS / DCAP8
XFILLER_984 VDD VSS / DCAP8
XFILLER_983 VDD VSS / DCAP8
XFILLER_982 VDD VSS / DCAP8
XFILLER_981 VDD VSS / DCAP8
XFILLER_980 VDD VSS / DCAP8
XFILLER_979 VDD VSS / DCAP8
XFILLER_978 VDD VSS / DCAP8
XFILLER_977 VDD VSS / DCAP8
XFILLER_976 VDD VSS / DCAP8
XFILLER_975 VDD VSS / DCAP8
XFILLER_974 VDD VSS / DCAP8
XFILLER_973 VDD VSS / DCAP8
XFILLER_972 VDD VSS / DCAP8
XFILLER_971 VDD VSS / DCAP8
XFILLER_970 VDD VSS / DCAP8
XFILLER_969 VDD VSS / DCAP8
XFILLER_968 VDD VSS / DCAP8
XFILLER_967 VDD VSS / DCAP8
XFILLER_966 VDD VSS / DCAP8
XFILLER_965 VDD VSS / DCAP8
XFILLER_964 VDD VSS / DCAP8
XFILLER_963 VDD VSS / DCAP8
XFILLER_962 VDD VSS / DCAP8
XFILLER_961 VDD VSS / DCAP8
XFILLER_2216 VDD VSS / DCAP4
XFILLER_2215 VDD VSS / DCAP4
XFILLER_2214 VDD VSS / DCAP4
XFILLER_2213 VDD VSS / DCAP4
XFILLER_2212 VDD VSS / DCAP4
XFILLER_2211 VDD VSS / DCAP4
XFILLER_2210 VDD VSS / DCAP4
XFILLER_2209 VDD VSS / DCAP4
XFILLER_2208 VDD VSS / DCAP4
XFILLER_2207 VDD VSS / DCAP4
XFILLER_2206 VDD VSS / DCAP4
XFILLER_2205 VDD VSS / DCAP4
XFILLER_2204 VDD VSS / DCAP4
XFILLER_2203 VDD VSS / DCAP4
XFILLER_2202 VDD VSS / DCAP4
XFILLER_2201 VDD VSS / DCAP4
XFILLER_2200 VDD VSS / DCAP4
XFILLER_2199 VDD VSS / DCAP4
XFILLER_2198 VDD VSS / DCAP4
XFILLER_2197 VDD VSS / DCAP4
XFILLER_2196 VDD VSS / DCAP4
XFILLER_2195 VDD VSS / DCAP4
XFILLER_2194 VDD VSS / DCAP4
XFILLER_2193 VDD VSS / DCAP4
XFILLER_2192 VDD VSS / DCAP4
XFILLER_2191 VDD VSS / DCAP4
XFILLER_2190 VDD VSS / DCAP4
XFILLER_2189 VDD VSS / DCAP4
XFILLER_2188 VDD VSS / DCAP4
XFILLER_2187 VDD VSS / DCAP4
XFILLER_2186 VDD VSS / DCAP4
XFILLER_2185 VDD VSS / DCAP4
XFILLER_2184 VDD VSS / DCAP4
XFILLER_2183 VDD VSS / DCAP4
XFILLER_2182 VDD VSS / DCAP4
XFILLER_2181 VDD VSS / DCAP4
XFILLER_2180 VDD VSS / DCAP4
XFILLER_2179 VDD VSS / DCAP4
XFILLER_2178 VDD VSS / DCAP4
XFILLER_2177 VDD VSS / DCAP4
XFILLER_2176 VDD VSS / DCAP4
XFILLER_2175 VDD VSS / DCAP4
XFILLER_2174 VDD VSS / DCAP4
XFILLER_2173 VDD VSS / DCAP4
XFILLER_2172 VDD VSS / DCAP4
XFILLER_2171 VDD VSS / DCAP4
XFILLER_2170 VDD VSS / DCAP4
XFILLER_2169 VDD VSS / DCAP4
XFILLER_2168 VDD VSS / DCAP4
XFILLER_2167 VDD VSS / DCAP4
XFILLER_2166 VDD VSS / DCAP4
XFILLER_2165 VDD VSS / DCAP4
XFILLER_2164 VDD VSS / DCAP4
XFILLER_2163 VDD VSS / DCAP4
XFILLER_2162 VDD VSS / DCAP4
XFILLER_2161 VDD VSS / DCAP4
XFILLER_2160 VDD VSS / DCAP4
XFILLER_2159 VDD VSS / DCAP4
XFILLER_2158 VDD VSS / DCAP4
XFILLER_2157 VDD VSS / DCAP4
XFILLER_2156 VDD VSS / DCAP4
XFILLER_2155 VDD VSS / DCAP4
XFILLER_2154 VDD VSS / DCAP4
XFILLER_2153 VDD VSS / DCAP4
XFILLER_2152 VDD VSS / DCAP4
XFILLER_2151 VDD VSS / DCAP4
XFILLER_2150 VDD VSS / DCAP4
XFILLER_2149 VDD VSS / DCAP4
XFILLER_2148 VDD VSS / DCAP4
XFILLER_2147 VDD VSS / DCAP4
XFILLER_2146 VDD VSS / DCAP4
XFILLER_2145 VDD VSS / DCAP4
XFILLER_2144 VDD VSS / DCAP4
XFILLER_2143 VDD VSS / DCAP4
XFILLER_2142 VDD VSS / DCAP4
XFILLER_2141 VDD VSS / DCAP4
XFILLER_2140 VDD VSS / DCAP4
XFILLER_2139 VDD VSS / DCAP4
XFILLER_2138 VDD VSS / DCAP4
XFILLER_2137 VDD VSS / DCAP4
XFILLER_2136 VDD VSS / DCAP4
XFILLER_2135 VDD VSS / DCAP4
XFILLER_2134 VDD VSS / DCAP4
XFILLER_2133 VDD VSS / DCAP4
XFILLER_2132 VDD VSS / DCAP4
XFILLER_2131 VDD VSS / DCAP4
XFILLER_2130 VDD VSS / DCAP4
XFILLER_2129 VDD VSS / DCAP4
XFILLER_2128 VDD VSS / DCAP4
XFILLER_2127 VDD VSS / DCAP4
XFILLER_2126 VDD VSS / DCAP4
XFILLER_2125 VDD VSS / DCAP4
XFILLER_2124 VDD VSS / DCAP4
XFILLER_2123 VDD VSS / DCAP4
XFILLER_2122 VDD VSS / DCAP4
XFILLER_2121 VDD VSS / DCAP4
XFILLER_2120 VDD VSS / DCAP4
XFILLER_2119 VDD VSS / DCAP4
XFILLER_2118 VDD VSS / DCAP4
XFILLER_2117 VDD VSS / DCAP4
XFILLER_2116 VDD VSS / DCAP4
XFILLER_2115 VDD VSS / DCAP4
XFILLER_2114 VDD VSS / DCAP4
XFILLER_2113 VDD VSS / DCAP4
XFILLER_2112 VDD VSS / DCAP4
XFILLER_2111 VDD VSS / DCAP4
XFILLER_2110 VDD VSS / DCAP4
XFILLER_2109 VDD VSS / DCAP4
XFILLER_2108 VDD VSS / DCAP4
XFILLER_2107 VDD VSS / DCAP4
XFILLER_2106 VDD VSS / DCAP4
XFILLER_2105 VDD VSS / DCAP4
XFILLER_2104 VDD VSS / DCAP4
XFILLER_2103 VDD VSS / DCAP4
XFILLER_2102 VDD VSS / DCAP4
XFILLER_2101 VDD VSS / DCAP4
XFILLER_2100 VDD VSS / DCAP4
XFILLER_2099 VDD VSS / DCAP4
XFILLER_2098 VDD VSS / DCAP4
XFILLER_2097 VDD VSS / DCAP4
XFILLER_2096 VDD VSS / DCAP4
XFILLER_2095 VDD VSS / DCAP4
XFILLER_2094 VDD VSS / DCAP4
XFILLER_2093 VDD VSS / DCAP4
XFILLER_2092 VDD VSS / DCAP4
XFILLER_2091 VDD VSS / DCAP4
XFILLER_2090 VDD VSS / DCAP4
XFILLER_2089 VDD VSS / DCAP4
XFILLER_2088 VDD VSS / DCAP4
XFILLER_2087 VDD VSS / DCAP4
XFILLER_2086 VDD VSS / DCAP4
XFILLER_2085 VDD VSS / DCAP4
XFILLER_2084 VDD VSS / DCAP4
XFILLER_2083 VDD VSS / DCAP4
XFILLER_2082 VDD VSS / DCAP4
XFILLER_2081 VDD VSS / DCAP4
XFILLER_2080 VDD VSS / DCAP4
XFILLER_2079 VDD VSS / DCAP4
XFILLER_2078 VDD VSS / DCAP4
XFILLER_2077 VDD VSS / DCAP4
XFILLER_2076 VDD VSS / DCAP4
XFILLER_2075 VDD VSS / DCAP4
XFILLER_2074 VDD VSS / DCAP4
XFILLER_2073 VDD VSS / DCAP4
XFILLER_2072 VDD VSS / DCAP4
XFILLER_2071 VDD VSS / DCAP4
XFILLER_2070 VDD VSS / DCAP4
XFILLER_2069 VDD VSS / DCAP4
XFILLER_2068 VDD VSS / DCAP4
XFILLER_2067 VDD VSS / DCAP4
XFILLER_2066 VDD VSS / DCAP4
XFILLER_2065 VDD VSS / DCAP4
XFILLER_2064 VDD VSS / DCAP4
XFILLER_2063 VDD VSS / DCAP4
XFILLER_2062 VDD VSS / DCAP4
XFILLER_2061 VDD VSS / DCAP4
XFILLER_2060 VDD VSS / DCAP4
XFILLER_2059 VDD VSS / DCAP4
XFILLER_2058 VDD VSS / DCAP4
XFILLER_2057 VDD VSS / DCAP4
XFILLER_2056 VDD VSS / DCAP4
XFILLER_2055 VDD VSS / DCAP4
XFILLER_2054 VDD VSS / DCAP4
XFILLER_2053 VDD VSS / DCAP4
XFILLER_2052 VDD VSS / DCAP4
XFILLER_2051 VDD VSS / DCAP4
XFILLER_2050 VDD VSS / DCAP4
XFILLER_2049 VDD VSS / DCAP4
XFILLER_2048 VDD VSS / DCAP4
XFILLER_2047 VDD VSS / DCAP4
XFILLER_2046 VDD VSS / DCAP4
XFILLER_2045 VDD VSS / DCAP4
XFILLER_2044 VDD VSS / DCAP4
XFILLER_2043 VDD VSS / DCAP4
XFILLER_2042 VDD VSS / DCAP4
XFILLER_2041 VDD VSS / DCAP4
XFILLER_2040 VDD VSS / DCAP4
XFILLER_2039 VDD VSS / DCAP4
XFILLER_2038 VDD VSS / DCAP4
XFILLER_2037 VDD VSS / DCAP4
XFILLER_2036 VDD VSS / DCAP4
XFILLER_2035 VDD VSS / DCAP4
XFILLER_2034 VDD VSS / DCAP4
XFILLER_2033 VDD VSS / DCAP4
XFILLER_2032 VDD VSS / DCAP4
XFILLER_2031 VDD VSS / DCAP4
XFILLER_2030 VDD VSS / DCAP4
XFILLER_2029 VDD VSS / DCAP4
XFILLER_2028 VDD VSS / DCAP4
XFILLER_2027 VDD VSS / DCAP4
XFILLER_2026 VDD VSS / DCAP4
XFILLER_2025 VDD VSS / DCAP4
XFILLER_2024 VDD VSS / DCAP4
XFILLER_2023 VDD VSS / DCAP4
XFILLER_2022 VDD VSS / DCAP4
XFILLER_2021 VDD VSS / DCAP4
XFILLER_2020 VDD VSS / DCAP4
XFILLER_2019 VDD VSS / DCAP4
XFILLER_2018 VDD VSS / DCAP4
XFILLER_2017 VDD VSS / DCAP4
XFILLER_2016 VDD VSS / DCAP4
XFILLER_2015 VDD VSS / DCAP4
XFILLER_2014 VDD VSS / DCAP4
XFILLER_2013 VDD VSS / DCAP4
XFILLER_2012 VDD VSS / DCAP4
XFILLER_2011 VDD VSS / DCAP4
XFILLER_2010 VDD VSS / DCAP4
XFILLER_2009 VDD VSS / DCAP4
XFILLER_2008 VDD VSS / DCAP4
XFILLER_2007 VDD VSS / DCAP4
XFILLER_2006 VDD VSS / DCAP4
XFILLER_2005 VDD VSS / DCAP4
XFILLER_2004 VDD VSS / DCAP4
XFILLER_2003 VDD VSS / DCAP4
XFILLER_2002 VDD VSS / DCAP4
XFILLER_2001 VDD VSS / DCAP4
XFILLER_2000 VDD VSS / DCAP4
XFILLER_1999 VDD VSS / DCAP4
XFILLER_1998 VDD VSS / DCAP4
XFILLER_1997 VDD VSS / DCAP4
XFILLER_1996 VDD VSS / DCAP4
XFILLER_1995 VDD VSS / DCAP4
XFILLER_1994 VDD VSS / DCAP4
XFILLER_1993 VDD VSS / DCAP4
XFILLER_1992 VDD VSS / DCAP4
XFILLER_1991 VDD VSS / DCAP4
XFILLER_1990 VDD VSS / DCAP4
XFILLER_1989 VDD VSS / DCAP4
XFILLER_1988 VDD VSS / DCAP4
XFILLER_1987 VDD VSS / DCAP4
XFILLER_1986 VDD VSS / DCAP4
XFILLER_1985 VDD VSS / DCAP4
XFILLER_1984 VDD VSS / DCAP4
XFILLER_1983 VDD VSS / DCAP4
XFILLER_1982 VDD VSS / DCAP4
XFILLER_1981 VDD VSS / DCAP4
XFILLER_1980 VDD VSS / DCAP4
XFILLER_1979 VDD VSS / DCAP4
XFILLER_1978 VDD VSS / DCAP4
XFILLER_1977 VDD VSS / DCAP4
XFILLER_1976 VDD VSS / DCAP4
XFILLER_1975 VDD VSS / DCAP4
XFILLER_1974 VDD VSS / DCAP4
XFILLER_1973 VDD VSS / DCAP4
XFILLER_1972 VDD VSS / DCAP4
XFILLER_1971 VDD VSS / DCAP4
XFILLER_1970 VDD VSS / DCAP4
XFILLER_1969 VDD VSS / DCAP4
XFILLER_1968 VDD VSS / DCAP4
XFILLER_1967 VDD VSS / DCAP4
XFILLER_1966 VDD VSS / DCAP4
XFILLER_1965 VDD VSS / DCAP4
XFILLER_1964 VDD VSS / DCAP4
XFILLER_1963 VDD VSS / DCAP4
XFILLER_1962 VDD VSS / DCAP4
XFILLER_1961 VDD VSS / DCAP4
XFILLER_1960 VDD VSS / DCAP4
XFILLER_1959 VDD VSS / DCAP4
XFILLER_1958 VDD VSS / DCAP4
XFILLER_1957 VDD VSS / DCAP4
XFILLER_1956 VDD VSS / DCAP4
XFILLER_1955 VDD VSS / DCAP4
XFILLER_1954 VDD VSS / DCAP4
XFILLER_1953 VDD VSS / DCAP4
XFILLER_1952 VDD VSS / DCAP4
XFILLER_1951 VDD VSS / DCAP4
XFILLER_1950 VDD VSS / DCAP4
XFILLER_1949 VDD VSS / DCAP4
XFILLER_1948 VDD VSS / DCAP4
XFILLER_1947 VDD VSS / DCAP4
XFILLER_1946 VDD VSS / DCAP4
XFILLER_1945 VDD VSS / DCAP4
XFILLER_1944 VDD VSS / DCAP4
XFILLER_1943 VDD VSS / DCAP4
XFILLER_1942 VDD VSS / DCAP4
XFILLER_1941 VDD VSS / DCAP4
XFILLER_1940 VDD VSS / DCAP4
XFILLER_1939 VDD VSS / DCAP4
XFILLER_1938 VDD VSS / DCAP4
XFILLER_1937 VDD VSS / DCAP4
XFILLER_1936 VDD VSS / DCAP4
XFILLER_1935 VDD VSS / DCAP4
XFILLER_1934 VDD VSS / DCAP4
XFILLER_1933 VDD VSS / DCAP4
XFILLER_1932 VDD VSS / DCAP4
XFILLER_1931 VDD VSS / DCAP4
XFILLER_1930 VDD VSS / DCAP4
XFILLER_1929 VDD VSS / DCAP4
XFILLER_1928 VDD VSS / DCAP4
XFILLER_1927 VDD VSS / DCAP4
XFILLER_1926 VDD VSS / DCAP4
XFILLER_1925 VDD VSS / DCAP4
XFILLER_1924 VDD VSS / DCAP4
XFILLER_1923 VDD VSS / DCAP4
XFILLER_1922 VDD VSS / DCAP4
XFILLER_1921 VDD VSS / DCAP4
XFILLER_1920 VDD VSS / DCAP4
XFILLER_1919 VDD VSS / DCAP4
XFILLER_1918 VDD VSS / DCAP4
XFILLER_1917 VDD VSS / DCAP4
XFILLER_1916 VDD VSS / DCAP4
XFILLER_1915 VDD VSS / DCAP4
XFILLER_1914 VDD VSS / DCAP4
XFILLER_1913 VDD VSS / DCAP4
XFILLER_1912 VDD VSS / DCAP4
XFILLER_1911 VDD VSS / DCAP4
XFILLER_1910 VDD VSS / DCAP4
XFILLER_1909 VDD VSS / DCAP4
XFILLER_1908 VDD VSS / DCAP4
XFILLER_1907 VDD VSS / DCAP4
XFILLER_1906 VDD VSS / DCAP4
XFILLER_1905 VDD VSS / DCAP4
XFILLER_1904 VDD VSS / DCAP4
XFILLER_1903 VDD VSS / DCAP4
XFILLER_1902 VDD VSS / DCAP4
XFILLER_1901 VDD VSS / DCAP4
XFILLER_1900 VDD VSS / DCAP4
XFILLER_1899 VDD VSS / DCAP4
XFILLER_1898 VDD VSS / DCAP4
XFILLER_1897 VDD VSS / DCAP4
XFILLER_1896 VDD VSS / DCAP4
XFILLER_1895 VDD VSS / DCAP4
XFILLER_1894 VDD VSS / DCAP4
XFILLER_1893 VDD VSS / DCAP4
XFILLER_1892 VDD VSS / DCAP4
XFILLER_1891 VDD VSS / DCAP4
XFILLER_1890 VDD VSS / DCAP4
XFILLER_1889 VDD VSS / DCAP4
XFILLER_1888 VDD VSS / DCAP4
XFILLER_1887 VDD VSS / DCAP4
XFILLER_1886 VDD VSS / DCAP4
XFILLER_1885 VDD VSS / DCAP4
XFILLER_1884 VDD VSS / DCAP4
XFILLER_1883 VDD VSS / DCAP4
XFILLER_1882 VDD VSS / DCAP4
XFILLER_1881 VDD VSS / DCAP4
XFILLER_1880 VDD VSS / DCAP4
XFILLER_1879 VDD VSS / DCAP4
XFILLER_1878 VDD VSS / DCAP4
XFILLER_1877 VDD VSS / DCAP4
XFILLER_1876 VDD VSS / DCAP4
XFILLER_1875 VDD VSS / DCAP4
XFILLER_1874 VDD VSS / DCAP4
XFILLER_1873 VDD VSS / DCAP4
XFILLER_1872 VDD VSS / DCAP4
XFILLER_1871 VDD VSS / DCAP4
XFILLER_1870 VDD VSS / DCAP4
XFILLER_1869 VDD VSS / DCAP4
XFILLER_1868 VDD VSS / DCAP4
XFILLER_1867 VDD VSS / DCAP4
XFILLER_1866 VDD VSS / DCAP4
XFILLER_1865 VDD VSS / DCAP4
XFILLER_1864 VDD VSS / DCAP4
XFILLER_1863 VDD VSS / DCAP4
XFILLER_1862 VDD VSS / DCAP4
XFILLER_1861 VDD VSS / DCAP4
XFILLER_1860 VDD VSS / DCAP4
XFILLER_1859 VDD VSS / DCAP4
XFILLER_1858 VDD VSS / DCAP4
XFILLER_1857 VDD VSS / DCAP4
XFILLER_1856 VDD VSS / DCAP4
XFILLER_1855 VDD VSS / DCAP4
XFILLER_1854 VDD VSS / DCAP4
XFILLER_1853 VDD VSS / DCAP4
XFILLER_1852 VDD VSS / DCAP4
XFILLER_1851 VDD VSS / DCAP4
XFILLER_1850 VDD VSS / DCAP4
XFILLER_1849 VDD VSS / DCAP4
XFILLER_1848 VDD VSS / DCAP4
XFILLER_1847 VDD VSS / DCAP4
XFILLER_1846 VDD VSS / DCAP4
XFILLER_1845 VDD VSS / DCAP4
XFILLER_1844 VDD VSS / DCAP4
XFILLER_1843 VDD VSS / DCAP4
XFILLER_1842 VDD VSS / DCAP4
XFILLER_1841 VDD VSS / DCAP4
XFILLER_1840 VDD VSS / DCAP4
XFILLER_1839 VDD VSS / DCAP4
XFILLER_1838 VDD VSS / DCAP4
XFILLER_1837 VDD VSS / DCAP4
XFILLER_1836 VDD VSS / DCAP4
XFILLER_1835 VDD VSS / DCAP4
XFILLER_1834 VDD VSS / DCAP4
XFILLER_1833 VDD VSS / DCAP4
XFILLER_1832 VDD VSS / DCAP4
XFILLER_1831 VDD VSS / DCAP4
XFILLER_1830 VDD VSS / DCAP4
XFILLER_1829 VDD VSS / DCAP4
XFILLER_1828 VDD VSS / DCAP4
XFILLER_1827 VDD VSS / DCAP4
XFILLER_1826 VDD VSS / DCAP4
XFILLER_1825 VDD VSS / DCAP4
XFILLER_1824 VDD VSS / DCAP4
XFILLER_1823 VDD VSS / DCAP4
XFILLER_1822 VDD VSS / DCAP4
XFILLER_1821 VDD VSS / DCAP4
XFILLER_1820 VDD VSS / DCAP4
XFILLER_1819 VDD VSS / DCAP4
XFILLER_1818 VDD VSS / DCAP4
XFILLER_1817 VDD VSS / DCAP4
XFILLER_1816 VDD VSS / DCAP4
XFILLER_1815 VDD VSS / DCAP4
XFILLER_1814 VDD VSS / DCAP4
XFILLER_1813 VDD VSS / DCAP4
XFILLER_1812 VDD VSS / DCAP4
XFILLER_1811 VDD VSS / DCAP4
XFILLER_1810 VDD VSS / DCAP4
XFILLER_1809 VDD VSS / DCAP4
XFILLER_1808 VDD VSS / DCAP4
XFILLER_1807 VDD VSS / DCAP4
XFILLER_1806 VDD VSS / DCAP4
XFILLER_1805 VDD VSS / DCAP4
XFILLER_1804 VDD VSS / DCAP4
XFILLER_1803 VDD VSS / DCAP4
XFILLER_1802 VDD VSS / DCAP4
XFILLER_1801 VDD VSS / DCAP4
XFILLER_1800 VDD VSS / DCAP4
XFILLER_1799 VDD VSS / DCAP4
XFILLER_1798 VDD VSS / DCAP4
XFILLER_1797 VDD VSS / DCAP4
XFILLER_1796 VDD VSS / DCAP4
XFILLER_1795 VDD VSS / DCAP4
XFILLER_1794 VDD VSS / DCAP4
XFILLER_1793 VDD VSS / DCAP4
XFILLER_1792 VDD VSS / DCAP4
XFILLER_1791 VDD VSS / DCAP4
XFILLER_1790 VDD VSS / DCAP4
XFILLER_1789 VDD VSS / DCAP4
XFILLER_1788 VDD VSS / DCAP4
XFILLER_1787 VDD VSS / DCAP4
XFILLER_1786 VDD VSS / DCAP4
XFILLER_1785 VDD VSS / DCAP4
XFILLER_1784 VDD VSS / DCAP4
XFILLER_1783 VDD VSS / DCAP4
XFILLER_1782 VDD VSS / DCAP4
XFILLER_1781 VDD VSS / DCAP4
XFILLER_1780 VDD VSS / DCAP4
XFILLER_1779 VDD VSS / DCAP4
XFILLER_1778 VDD VSS / DCAP4
XFILLER_1777 VDD VSS / DCAP4
XFILLER_1776 VDD VSS / DCAP4
XFILLER_1775 VDD VSS / DCAP4
XFILLER_1774 VDD VSS / DCAP4
XFILLER_1773 VDD VSS / DCAP4
XFILLER_1772 VDD VSS / DCAP4
XFILLER_1771 VDD VSS / DCAP4
XFILLER_1770 VDD VSS / DCAP4
XFILLER_1769 VDD VSS / DCAP4
XFILLER_1768 VDD VSS / DCAP4
XFILLER_1767 VDD VSS / DCAP4
XFILLER_1766 VDD VSS / DCAP4
XFILLER_1765 VDD VSS / DCAP4
XFILLER_1764 VDD VSS / DCAP4
XFILLER_1763 VDD VSS / DCAP4
XFILLER_1762 VDD VSS / DCAP4
XFILLER_1761 VDD VSS / DCAP4
XFILLER_1760 VDD VSS / DCAP4
XFILLER_1759 VDD VSS / DCAP4
XFILLER_1758 VDD VSS / DCAP4
XFILLER_1757 VDD VSS / DCAP4
XFILLER_1756 VDD VSS / DCAP4
XFILLER_1755 VDD VSS / DCAP4
XFILLER_1754 VDD VSS / DCAP4
XFILLER_1753 VDD VSS / DCAP4
XFILLER_1752 VDD VSS / DCAP4
XFILLER_1751 VDD VSS / DCAP4
XFILLER_1750 VDD VSS / DCAP4
XFILLER_1749 VDD VSS / DCAP4
XFILLER_1748 VDD VSS / DCAP4
XFILLER_1747 VDD VSS / DCAP4
XFILLER_1746 VDD VSS / DCAP4
XFILLER_1745 VDD VSS / DCAP4
XFILLER_1744 VDD VSS / DCAP4
XFILLER_1743 VDD VSS / DCAP4
XFILLER_1742 VDD VSS / DCAP4
XFILLER_1741 VDD VSS / DCAP4
XFILLER_1740 VDD VSS / DCAP4
XFILLER_1739 VDD VSS / DCAP4
XFILLER_1738 VDD VSS / DCAP4
XFILLER_1737 VDD VSS / DCAP4
XFILLER_1736 VDD VSS / DCAP4
XFILLER_1735 VDD VSS / DCAP4
XFILLER_1734 VDD VSS / DCAP4
XFILLER_1733 VDD VSS / DCAP4
XFILLER_1732 VDD VSS / DCAP4
XFILLER_1731 VDD VSS / DCAP4
XFILLER_1730 VDD VSS / DCAP4
XFILLER_1729 VDD VSS / DCAP4
XFILLER_1728 VDD VSS / DCAP4
XFILLER_1727 VDD VSS / DCAP4
XFILLER_1726 VDD VSS / DCAP4
XFILLER_1725 VDD VSS / DCAP4
XFILLER_1724 VDD VSS / DCAP4
XFILLER_1723 VDD VSS / DCAP4
XFILLER_1722 VDD VSS / DCAP4
XFILLER_1721 VDD VSS / DCAP4
XFILLER_1720 VDD VSS / DCAP4
XFILLER_1719 VDD VSS / DCAP4
XFILLER_1718 VDD VSS / DCAP4
XFILLER_1717 VDD VSS / DCAP4
XFILLER_1716 VDD VSS / DCAP4
XFILLER_1715 VDD VSS / DCAP4
XFILLER_1714 VDD VSS / DCAP4
XFILLER_1713 VDD VSS / DCAP4
XFILLER_1712 VDD VSS / DCAP4
XFILLER_1711 VDD VSS / DCAP4
XFILLER_1710 VDD VSS / DCAP4
XFILLER_1709 VDD VSS / DCAP4
XFILLER_1708 VDD VSS / DCAP4
XFILLER_1707 VDD VSS / DCAP4
XFILLER_1706 VDD VSS / DCAP4
XFILLER_1705 VDD VSS / DCAP4
XFILLER_1704 VDD VSS / DCAP4
XFILLER_1703 VDD VSS / DCAP4
XFILLER_1702 VDD VSS / DCAP4
XFILLER_1701 VDD VSS / DCAP4
XFILLER_1700 VDD VSS / DCAP4
XFILLER_1699 VDD VSS / DCAP4
XFILLER_1698 VDD VSS / DCAP4
XFILLER_1697 VDD VSS / DCAP4
XFILLER_1696 VDD VSS / DCAP4
XFILLER_1695 VDD VSS / DCAP4
XFILLER_1694 VDD VSS / DCAP4
XFILLER_1693 VDD VSS / DCAP4
XFILLER_1692 VDD VSS / DCAP4
XFILLER_1691 VDD VSS / DCAP4
XFILLER_1690 VDD VSS / DCAP4
XFILLER_1689 VDD VSS / DCAP4
XFILLER_1688 VDD VSS / DCAP4
XFILLER_1687 VDD VSS / DCAP4
XFILLER_1686 VDD VSS / DCAP4
XFILLER_1685 VDD VSS / DCAP4
XFILLER_1684 VDD VSS / DCAP4
XFILLER_1683 VDD VSS / DCAP4
XFILLER_1682 VDD VSS / DCAP4
XFILLER_1681 VDD VSS / DCAP4
XFILLER_1680 VDD VSS / DCAP4
XFILLER_1679 VDD VSS / DCAP4
XFILLER_1678 VDD VSS / DCAP4
XFILLER_1677 VDD VSS / DCAP4
XFILLER_1676 VDD VSS / DCAP4
XFILLER_1675 VDD VSS / DCAP4
XFILLER_1674 VDD VSS / DCAP4
XFILLER_1673 VDD VSS / DCAP4
XFILLER_1672 VDD VSS / DCAP4
XFILLER_1671 VDD VSS / DCAP4
XFILLER_1670 VDD VSS / DCAP4
XFILLER_1669 VDD VSS / DCAP4
XFILLER_1668 VDD VSS / DCAP4
XFILLER_1667 VDD VSS / DCAP4
XFILLER_1666 VDD VSS / DCAP4
XFILLER_1665 VDD VSS / DCAP4
XFILLER_1664 VDD VSS / DCAP4
XFILLER_1663 VDD VSS / DCAP4
XFILLER_1662 VDD VSS / DCAP4
XFILLER_1661 VDD VSS / DCAP4
XFILLER_1660 VDD VSS / DCAP4
XFILLER_1659 VDD VSS / DCAP4
XFILLER_1658 VDD VSS / DCAP4
XFILLER_1657 VDD VSS / DCAP4
XFILLER_1656 VDD VSS / DCAP4
XFILLER_1655 VDD VSS / DCAP4
XFILLER_1654 VDD VSS / DCAP4
XFILLER_1653 VDD VSS / DCAP4
XFILLER_1652 VDD VSS / DCAP4
XFILLER_1651 VDD VSS / DCAP4
XFILLER_1650 VDD VSS / DCAP4
XFILLER_1649 VDD VSS / DCAP4
XFILLER_1648 VDD VSS / DCAP4
XFILLER_1647 VDD VSS / DCAP4
XFILLER_1646 VDD VSS / DCAP4
XFILLER_1645 VDD VSS / DCAP4
XFILLER_1644 VDD VSS / DCAP4
XFILLER_1643 VDD VSS / DCAP4
XFILLER_1642 VDD VSS / DCAP4
XFILLER_1641 VDD VSS / DCAP4
XFILLER_1640 VDD VSS / DCAP4
XFILLER_1639 VDD VSS / DCAP4
XFILLER_1638 VDD VSS / DCAP4
XFILLER_1637 VDD VSS / DCAP4
XFILLER_1636 VDD VSS / DCAP4
XFILLER_1635 VDD VSS / DCAP4
XFILLER_1634 VDD VSS / DCAP4
XFILLER_1633 VDD VSS / DCAP4
XFILLER_1632 VDD VSS / DCAP4
XFILLER_1631 VDD VSS / DCAP4
XFILLER_1630 VDD VSS / DCAP4
XFILLER_1629 VDD VSS / DCAP4
XFILLER_1628 VDD VSS / DCAP4
XFILLER_1627 VDD VSS / DCAP4
XFILLER_1626 VDD VSS / DCAP4
XFILLER_1625 VDD VSS / DCAP4
XFILLER_1624 VDD VSS / DCAP4
XFILLER_1623 VDD VSS / DCAP4
XFILLER_1622 VDD VSS / DCAP4
XFILLER_1621 VDD VSS / DCAP4
XFILLER_1620 VDD VSS / DCAP4
XFILLER_1619 VDD VSS / DCAP4
XFILLER_1618 VDD VSS / DCAP4
XFILLER_1617 VDD VSS / DCAP4
XFILLER_1616 VDD VSS / DCAP4
XFILLER_1615 VDD VSS / DCAP4
XFILLER_1614 VDD VSS / DCAP4
XFILLER_1613 VDD VSS / DCAP4
XFILLER_1612 VDD VSS / DCAP4
XFILLER_1611 VDD VSS / DCAP4
XFILLER_1610 VDD VSS / DCAP4
XFILLER_1609 VDD VSS / DCAP4
XFILLER_1608 VDD VSS / DCAP4
XFILLER_1607 VDD VSS / DCAP4
XFILLER_1606 VDD VSS / DCAP4
XFILLER_1605 VDD VSS / DCAP4
XFILLER_1604 VDD VSS / DCAP4
XFILLER_1603 VDD VSS / DCAP4
XFILLER_1602 VDD VSS / DCAP4
XFILLER_1601 VDD VSS / DCAP4
XFILLER_1600 VDD VSS / DCAP4
XFILLER_1599 VDD VSS / DCAP4
XFILLER_1598 VDD VSS / DCAP4
XFILLER_1597 VDD VSS / DCAP4
XFILLER_1596 VDD VSS / DCAP4
XFILLER_1595 VDD VSS / DCAP4
XFILLER_1594 VDD VSS / DCAP4
XFILLER_1593 VDD VSS / DCAP4
XFILLER_1592 VDD VSS / DCAP4
XFILLER_1591 VDD VSS / DCAP4
XFILLER_1590 VDD VSS / DCAP4
XFILLER_1589 VDD VSS / DCAP4
XFILLER_1588 VDD VSS / DCAP4
XFILLER_1587 VDD VSS / DCAP4
XFILLER_1586 VDD VSS / DCAP4
XFILLER_1585 VDD VSS / DCAP4
XFILLER_1584 VDD VSS / DCAP4
XFILLER_1583 VDD VSS / DCAP4
XFILLER_1582 VDD VSS / DCAP4
XFILLER_1581 VDD VSS / DCAP4
XFILLER_1580 VDD VSS / DCAP4
XFILLER_1579 VDD VSS / DCAP4
XFILLER_1578 VDD VSS / DCAP4
XFILLER_1577 VDD VSS / DCAP4
XFILLER_1576 VDD VSS / DCAP4
XFILLER_1575 VDD VSS / DCAP4
XFILLER_1574 VDD VSS / DCAP4
XFILLER_1573 VDD VSS / DCAP4
XFILLER_1572 VDD VSS / DCAP4
XFILLER_1571 VDD VSS / DCAP4
XFILLER_1570 VDD VSS / DCAP4
XFILLER_1569 VDD VSS / DCAP4
XFILLER_1568 VDD VSS / DCAP4
XFILLER_1567 VDD VSS / DCAP4
XFILLER_1566 VDD VSS / DCAP4
XFILLER_1565 VDD VSS / DCAP4
XFILLER_1564 VDD VSS / DCAP4
XFILLER_1563 VDD VSS / DCAP4
XFILLER_1562 VDD VSS / DCAP4
XFILLER_1561 VDD VSS / DCAP4
XFILLER_1560 VDD VSS / DCAP4
XFILLER_1559 VDD VSS / DCAP4
XFILLER_1558 VDD VSS / DCAP4
XFILLER_1557 VDD VSS / DCAP4
XFILLER_1556 VDD VSS / DCAP4
XFILLER_1555 VDD VSS / DCAP4
XFILLER_1554 VDD VSS / DCAP4
XFILLER_1553 VDD VSS / DCAP4
XFILLER_1552 VDD VSS / DCAP4
XFILLER_1551 VDD VSS / DCAP4
XFILLER_1550 VDD VSS / DCAP4
XFILLER_1549 VDD VSS / DCAP4
XFILLER_1548 VDD VSS / DCAP4
XFILLER_1547 VDD VSS / DCAP4
XFILLER_1546 VDD VSS / DCAP4
XFILLER_1545 VDD VSS / DCAP4
XFILLER_1544 VDD VSS / DCAP4
XFILLER_1543 VDD VSS / DCAP4
XFILLER_1542 VDD VSS / DCAP4
XFILLER_1541 VDD VSS / DCAP4
XFILLER_1540 VDD VSS / DCAP4
XFILLER_1539 VDD VSS / DCAP4
XFILLER_1538 VDD VSS / DCAP4
XFILLER_1537 VDD VSS / DCAP4
XFILLER_1536 VDD VSS / DCAP4
XFILLER_1535 VDD VSS / DCAP4
XFILLER_1534 VDD VSS / DCAP4
XFILLER_1533 VDD VSS / DCAP4
XFILLER_1532 VDD VSS / DCAP4
XFILLER_1531 VDD VSS / DCAP4
XFILLER_1530 VDD VSS / DCAP4
XFILLER_1529 VDD VSS / DCAP4
XFILLER_1528 VDD VSS / DCAP4
XFILLER_1527 VDD VSS / DCAP4
XFILLER_1526 VDD VSS / DCAP4
XFILLER_1525 VDD VSS / DCAP4
XFILLER_1524 VDD VSS / DCAP4
XFILLER_1523 VDD VSS / DCAP4
XFILLER_1522 VDD VSS / DCAP4
XFILLER_1521 VDD VSS / DCAP4
XFILLER_1520 VDD VSS / DCAP4
XFILLER_1519 VDD VSS / DCAP4
XFILLER_1518 VDD VSS / DCAP4
XFILLER_1517 VDD VSS / DCAP4
XFILLER_1516 VDD VSS / DCAP4
XFILLER_1515 VDD VSS / DCAP4
XFILLER_1514 VDD VSS / DCAP4
XFILLER_1513 VDD VSS / DCAP4
XFILLER_1512 VDD VSS / DCAP4
XFILLER_1511 VDD VSS / DCAP4
XFILLER_1510 VDD VSS / DCAP4
XFILLER_1509 VDD VSS / DCAP4
XFILLER_1508 VDD VSS / DCAP4
XFILLER_1507 VDD VSS / DCAP4
XFILLER_1506 VDD VSS / DCAP4
XFILLER_1505 VDD VSS / DCAP4
XFILLER_1504 VDD VSS / DCAP4
XFILLER_1503 VDD VSS / DCAP4
XFILLER_1502 VDD VSS / DCAP4
XFILLER_1501 VDD VSS / DCAP4
XFILLER_1500 VDD VSS / DCAP4
XFILLER_1499 VDD VSS / DCAP4
XFILLER_1498 VDD VSS / DCAP4
XFILLER_1497 VDD VSS / DCAP4
XFILLER_1496 VDD VSS / DCAP4
XFILLER_1495 VDD VSS / DCAP4
XFILLER_1494 VDD VSS / DCAP4
XFILLER_1493 VDD VSS / DCAP4
XFILLER_1492 VDD VSS / DCAP4
XFILLER_1491 VDD VSS / DCAP4
XFILLER_1490 VDD VSS / DCAP4
XFILLER_1489 VDD VSS / DCAP4
XFILLER_1488 VDD VSS / DCAP4
XFILLER_1487 VDD VSS / DCAP4
XFILLER_1486 VDD VSS / DCAP4
XFILLER_1485 VDD VSS / DCAP4
XFILLER_1484 VDD VSS / DCAP4
XFILLER_1483 VDD VSS / DCAP4
XFILLER_1482 VDD VSS / DCAP4
XFILLER_1481 VDD VSS / DCAP4
XFILLER_1480 VDD VSS / DCAP4
XFILLER_1479 VDD VSS / DCAP4
XFILLER_1478 VDD VSS / DCAP4
XFILLER_1477 VDD VSS / DCAP4
XFILLER_1476 VDD VSS / DCAP4
XFILLER_1475 VDD VSS / DCAP4
XFILLER_2697 VDD VSS / DCAP
XFILLER_2696 VDD VSS / DCAP
XFILLER_2695 VDD VSS / DCAP
XFILLER_2694 VDD VSS / DCAP
XFILLER_2693 VDD VSS / DCAP
XFILLER_2692 VDD VSS / DCAP
XFILLER_2691 VDD VSS / DCAP
XFILLER_2690 VDD VSS / DCAP
XFILLER_2689 VDD VSS / DCAP
XFILLER_2688 VDD VSS / DCAP
XFILLER_2687 VDD VSS / DCAP
XFILLER_2686 VDD VSS / DCAP
XFILLER_2685 VDD VSS / DCAP
XFILLER_2684 VDD VSS / DCAP
XFILLER_2683 VDD VSS / DCAP
XFILLER_2682 VDD VSS / DCAP
XFILLER_2681 VDD VSS / DCAP
XFILLER_2680 VDD VSS / DCAP
XFILLER_2679 VDD VSS / DCAP
XFILLER_2678 VDD VSS / DCAP
XFILLER_2677 VDD VSS / DCAP
XFILLER_2676 VDD VSS / DCAP
XFILLER_2675 VDD VSS / DCAP
XFILLER_2674 VDD VSS / DCAP
XFILLER_2673 VDD VSS / DCAP
XFILLER_2672 VDD VSS / DCAP
XFILLER_2671 VDD VSS / DCAP
XFILLER_2670 VDD VSS / DCAP
XFILLER_2669 VDD VSS / DCAP
XFILLER_2668 VDD VSS / DCAP
XFILLER_2667 VDD VSS / DCAP
XFILLER_2666 VDD VSS / DCAP
XFILLER_2665 VDD VSS / DCAP
XFILLER_2664 VDD VSS / DCAP
XFILLER_2663 VDD VSS / DCAP
XFILLER_2662 VDD VSS / DCAP
XFILLER_2661 VDD VSS / DCAP
XFILLER_2660 VDD VSS / DCAP
XFILLER_2659 VDD VSS / DCAP
XFILLER_2658 VDD VSS / DCAP
XFILLER_2657 VDD VSS / DCAP
XFILLER_2656 VDD VSS / DCAP
XFILLER_2655 VDD VSS / DCAP
XFILLER_2654 VDD VSS / DCAP
XFILLER_2653 VDD VSS / DCAP
XFILLER_2652 VDD VSS / DCAP
XFILLER_2651 VDD VSS / DCAP
XFILLER_2650 VDD VSS / DCAP
XFILLER_2649 VDD VSS / DCAP
XFILLER_2648 VDD VSS / DCAP
XFILLER_2647 VDD VSS / DCAP
XFILLER_2646 VDD VSS / DCAP
XFILLER_2645 VDD VSS / DCAP
XFILLER_2644 VDD VSS / DCAP
XFILLER_2643 VDD VSS / DCAP
XFILLER_2642 VDD VSS / DCAP
XFILLER_2641 VDD VSS / DCAP
XFILLER_2640 VDD VSS / DCAP
XFILLER_2639 VDD VSS / DCAP
XFILLER_2638 VDD VSS / DCAP
XFILLER_2637 VDD VSS / DCAP
XFILLER_2636 VDD VSS / DCAP
XFILLER_2635 VDD VSS / DCAP
XFILLER_2634 VDD VSS / DCAP
XFILLER_2633 VDD VSS / DCAP
XFILLER_2632 VDD VSS / DCAP
XFILLER_2631 VDD VSS / DCAP
XFILLER_2630 VDD VSS / DCAP
XFILLER_2629 VDD VSS / DCAP
XFILLER_2628 VDD VSS / DCAP
XFILLER_2627 VDD VSS / DCAP
XFILLER_2626 VDD VSS / DCAP
XFILLER_2625 VDD VSS / DCAP
XFILLER_2624 VDD VSS / DCAP
XFILLER_2623 VDD VSS / DCAP
XFILLER_2622 VDD VSS / DCAP
XFILLER_2621 VDD VSS / DCAP
XFILLER_2620 VDD VSS / DCAP
XFILLER_2619 VDD VSS / DCAP
XFILLER_2618 VDD VSS / DCAP
XFILLER_2617 VDD VSS / DCAP
XFILLER_2616 VDD VSS / DCAP
XFILLER_2615 VDD VSS / DCAP
XFILLER_2614 VDD VSS / DCAP
XFILLER_2613 VDD VSS / DCAP
XFILLER_2612 VDD VSS / DCAP
XFILLER_2611 VDD VSS / DCAP
XFILLER_2610 VDD VSS / DCAP
XFILLER_2609 VDD VSS / DCAP
XFILLER_2608 VDD VSS / DCAP
XFILLER_2607 VDD VSS / DCAP
XFILLER_2606 VDD VSS / DCAP
XFILLER_2605 VDD VSS / DCAP
XFILLER_2604 VDD VSS / DCAP
XFILLER_2603 VDD VSS / DCAP
XFILLER_2602 VDD VSS / DCAP
XFILLER_2601 VDD VSS / DCAP
XFILLER_2600 VDD VSS / DCAP
XFILLER_2599 VDD VSS / DCAP
XFILLER_2598 VDD VSS / DCAP
XFILLER_2597 VDD VSS / DCAP
XFILLER_2596 VDD VSS / DCAP
XFILLER_2595 VDD VSS / DCAP
XFILLER_2594 VDD VSS / DCAP
XFILLER_2593 VDD VSS / DCAP
XFILLER_2592 VDD VSS / DCAP
XFILLER_2591 VDD VSS / DCAP
XFILLER_2590 VDD VSS / DCAP
XFILLER_2589 VDD VSS / DCAP
XFILLER_2588 VDD VSS / DCAP
XFILLER_2587 VDD VSS / DCAP
XFILLER_2586 VDD VSS / DCAP
XFILLER_2585 VDD VSS / DCAP
XFILLER_2584 VDD VSS / DCAP
XFILLER_2583 VDD VSS / DCAP
XFILLER_2582 VDD VSS / DCAP
XFILLER_2581 VDD VSS / DCAP
XFILLER_2580 VDD VSS / DCAP
XFILLER_2579 VDD VSS / DCAP
XFILLER_2578 VDD VSS / DCAP
XFILLER_2577 VDD VSS / DCAP
XFILLER_2576 VDD VSS / DCAP
XFILLER_2575 VDD VSS / DCAP
XFILLER_2574 VDD VSS / DCAP
XFILLER_2573 VDD VSS / DCAP
XFILLER_2572 VDD VSS / DCAP
XFILLER_2571 VDD VSS / DCAP
XFILLER_2570 VDD VSS / DCAP
XFILLER_2569 VDD VSS / DCAP
XFILLER_2568 VDD VSS / DCAP
XFILLER_2567 VDD VSS / DCAP
XFILLER_2566 VDD VSS / DCAP
XFILLER_2565 VDD VSS / DCAP
XFILLER_2564 VDD VSS / DCAP
XFILLER_2563 VDD VSS / DCAP
XFILLER_2562 VDD VSS / DCAP
XFILLER_2561 VDD VSS / DCAP
XFILLER_2560 VDD VSS / DCAP
XFILLER_2559 VDD VSS / DCAP
XFILLER_2558 VDD VSS / DCAP
XFILLER_2557 VDD VSS / DCAP
XFILLER_2556 VDD VSS / DCAP
XFILLER_2555 VDD VSS / DCAP
XFILLER_2554 VDD VSS / DCAP
XFILLER_2553 VDD VSS / DCAP
XFILLER_2552 VDD VSS / DCAP
XFILLER_2551 VDD VSS / DCAP
XFILLER_2550 VDD VSS / DCAP
XFILLER_2549 VDD VSS / DCAP
XFILLER_2548 VDD VSS / DCAP
XFILLER_2547 VDD VSS / DCAP
XFILLER_2546 VDD VSS / DCAP
XFILLER_2545 VDD VSS / DCAP
XFILLER_2544 VDD VSS / DCAP
XFILLER_2543 VDD VSS / DCAP
XFILLER_2542 VDD VSS / DCAP
XFILLER_2541 VDD VSS / DCAP
XFILLER_2540 VDD VSS / DCAP
XFILLER_2539 VDD VSS / DCAP
XFILLER_2538 VDD VSS / DCAP
XFILLER_2537 VDD VSS / DCAP
XFILLER_2536 VDD VSS / DCAP
XFILLER_2535 VDD VSS / DCAP
XFILLER_2534 VDD VSS / DCAP
XFILLER_2533 VDD VSS / DCAP
XFILLER_2532 VDD VSS / DCAP
XFILLER_2531 VDD VSS / DCAP
XFILLER_2530 VDD VSS / DCAP
XFILLER_2529 VDD VSS / DCAP
XFILLER_2528 VDD VSS / DCAP
XFILLER_2527 VDD VSS / DCAP
XFILLER_2526 VDD VSS / DCAP
XFILLER_2525 VDD VSS / DCAP
XFILLER_2524 VDD VSS / DCAP
XFILLER_2523 VDD VSS / DCAP
XFILLER_2522 VDD VSS / DCAP
XFILLER_2521 VDD VSS / DCAP
XFILLER_2520 VDD VSS / DCAP
XFILLER_2519 VDD VSS / DCAP
XFILLER_2518 VDD VSS / DCAP
XFILLER_2517 VDD VSS / DCAP
XFILLER_2516 VDD VSS / DCAP
XFILLER_2515 VDD VSS / DCAP
XFILLER_2514 VDD VSS / DCAP
XFILLER_2513 VDD VSS / DCAP
XFILLER_2512 VDD VSS / DCAP
XFILLER_2511 VDD VSS / DCAP
XFILLER_2510 VDD VSS / DCAP
XFILLER_2509 VDD VSS / DCAP
XFILLER_2508 VDD VSS / DCAP
XFILLER_2507 VDD VSS / DCAP
XFILLER_2506 VDD VSS / DCAP
XFILLER_2505 VDD VSS / DCAP
XFILLER_2504 VDD VSS / DCAP
XFILLER_2503 VDD VSS / DCAP
XFILLER_2502 VDD VSS / DCAP
XFILLER_2501 VDD VSS / DCAP
XFILLER_2500 VDD VSS / DCAP
XFILLER_2499 VDD VSS / DCAP
XFILLER_2498 VDD VSS / DCAP
XFILLER_2497 VDD VSS / DCAP
XFILLER_2496 VDD VSS / DCAP
XFILLER_2495 VDD VSS / DCAP
XFILLER_2494 VDD VSS / DCAP
XFILLER_2493 VDD VSS / DCAP
XFILLER_2492 VDD VSS / DCAP
XFILLER_2491 VDD VSS / DCAP
XFILLER_2490 VDD VSS / DCAP
XFILLER_2489 VDD VSS / DCAP
XFILLER_2488 VDD VSS / DCAP
XFILLER_2487 VDD VSS / DCAP
XFILLER_2486 VDD VSS / DCAP
XFILLER_2485 VDD VSS / DCAP
XFILLER_2484 VDD VSS / DCAP
XFILLER_2483 VDD VSS / DCAP
XFILLER_2482 VDD VSS / DCAP
XFILLER_2481 VDD VSS / DCAP
XFILLER_2480 VDD VSS / DCAP
XFILLER_2479 VDD VSS / DCAP
XFILLER_2478 VDD VSS / DCAP
XFILLER_2477 VDD VSS / DCAP
XFILLER_2476 VDD VSS / DCAP
XFILLER_2475 VDD VSS / DCAP
XFILLER_2474 VDD VSS / DCAP
XFILLER_2473 VDD VSS / DCAP
XFILLER_2472 VDD VSS / DCAP
XFILLER_2471 VDD VSS / DCAP
XFILLER_2470 VDD VSS / DCAP
XFILLER_2469 VDD VSS / DCAP
XFILLER_2468 VDD VSS / DCAP
XFILLER_2467 VDD VSS / DCAP
XFILLER_2466 VDD VSS / DCAP
XFILLER_2465 VDD VSS / DCAP
XFILLER_2464 VDD VSS / DCAP
XFILLER_2463 VDD VSS / DCAP
XFILLER_2462 VDD VSS / DCAP
XFILLER_2461 VDD VSS / DCAP
XFILLER_2460 VDD VSS / DCAP
XFILLER_2459 VDD VSS / DCAP
XFILLER_2458 VDD VSS / DCAP
XFILLER_2457 VDD VSS / DCAP
XFILLER_2456 VDD VSS / DCAP
XFILLER_2455 VDD VSS / DCAP
XFILLER_2454 VDD VSS / DCAP
XFILLER_2453 VDD VSS / DCAP
XFILLER_2452 VDD VSS / DCAP
XFILLER_2451 VDD VSS / DCAP
XFILLER_2450 VDD VSS / DCAP
XFILLER_2449 VDD VSS / DCAP
XFILLER_2448 VDD VSS / DCAP
XFILLER_2447 VDD VSS / DCAP
XFILLER_2446 VDD VSS / DCAP
XFILLER_2445 VDD VSS / DCAP
XFILLER_2444 VDD VSS / DCAP
XFILLER_2443 VDD VSS / DCAP
XFILLER_2442 VDD VSS / DCAP
XFILLER_2441 VDD VSS / DCAP
XFILLER_2440 VDD VSS / DCAP
XFILLER_2439 VDD VSS / DCAP
XFILLER_2438 VDD VSS / DCAP
XFILLER_2437 VDD VSS / DCAP
XFILLER_2436 VDD VSS / DCAP
XFILLER_2435 VDD VSS / DCAP
XFILLER_2434 VDD VSS / DCAP
XFILLER_2433 VDD VSS / DCAP
XFILLER_2432 VDD VSS / DCAP
XFILLER_2431 VDD VSS / DCAP
XFILLER_2430 VDD VSS / DCAP
XFILLER_2429 VDD VSS / DCAP
XFILLER_2428 VDD VSS / DCAP
XFILLER_2427 VDD VSS / DCAP
XFILLER_2426 VDD VSS / DCAP
XFILLER_2425 VDD VSS / DCAP
XFILLER_2424 VDD VSS / DCAP
XFILLER_2423 VDD VSS / DCAP
XFILLER_2422 VDD VSS / DCAP
XFILLER_2421 VDD VSS / DCAP
XFILLER_2420 VDD VSS / DCAP
XFILLER_2419 VDD VSS / DCAP
XFILLER_2418 VDD VSS / DCAP
XFILLER_2417 VDD VSS / DCAP
XFILLER_2416 VDD VSS / DCAP
XFILLER_2415 VDD VSS / DCAP
XFILLER_2414 VDD VSS / DCAP
XFILLER_2413 VDD VSS / DCAP
XFILLER_2412 VDD VSS / DCAP
XFILLER_2411 VDD VSS / DCAP
XFILLER_2410 VDD VSS / DCAP
XFILLER_2409 VDD VSS / DCAP
XFILLER_2408 VDD VSS / DCAP
XFILLER_2407 VDD VSS / DCAP
XFILLER_2406 VDD VSS / DCAP
XFILLER_2405 VDD VSS / DCAP
XFILLER_2404 VDD VSS / DCAP
XFILLER_2403 VDD VSS / DCAP
XFILLER_2402 VDD VSS / DCAP
XFILLER_2401 VDD VSS / DCAP
XFILLER_2400 VDD VSS / DCAP
XFILLER_2399 VDD VSS / DCAP
XFILLER_2398 VDD VSS / DCAP
XFILLER_2397 VDD VSS / DCAP
XFILLER_2396 VDD VSS / DCAP
XFILLER_2395 VDD VSS / DCAP
XFILLER_2394 VDD VSS / DCAP
XFILLER_2393 VDD VSS / DCAP
XFILLER_2392 VDD VSS / DCAP
XFILLER_2391 VDD VSS / DCAP
XFILLER_2390 VDD VSS / DCAP
XFILLER_2389 VDD VSS / DCAP
XFILLER_2388 VDD VSS / DCAP
XFILLER_2387 VDD VSS / DCAP
XFILLER_2386 VDD VSS / DCAP
XFILLER_2385 VDD VSS / DCAP
XFILLER_2384 VDD VSS / DCAP
XFILLER_2383 VDD VSS / DCAP
XFILLER_2382 VDD VSS / DCAP
XFILLER_2381 VDD VSS / DCAP
XFILLER_2380 VDD VSS / DCAP
XFILLER_2379 VDD VSS / DCAP
XFILLER_2378 VDD VSS / DCAP
XFILLER_2377 VDD VSS / DCAP
XFILLER_2376 VDD VSS / DCAP
XFILLER_2375 VDD VSS / DCAP
XFILLER_2374 VDD VSS / DCAP
XFILLER_2373 VDD VSS / DCAP
XFILLER_2372 VDD VSS / DCAP
XFILLER_2371 VDD VSS / DCAP
XFILLER_2370 VDD VSS / DCAP
XFILLER_2369 VDD VSS / DCAP
XFILLER_2368 VDD VSS / DCAP
XFILLER_2367 VDD VSS / DCAP
XFILLER_2366 VDD VSS / DCAP
XFILLER_2365 VDD VSS / DCAP
XFILLER_2364 VDD VSS / DCAP
XFILLER_2363 VDD VSS / DCAP
XFILLER_2362 VDD VSS / DCAP
XFILLER_2361 VDD VSS / DCAP
XFILLER_2360 VDD VSS / DCAP
XFILLER_2359 VDD VSS / DCAP
XFILLER_2358 VDD VSS / DCAP
XFILLER_2357 VDD VSS / DCAP
XFILLER_2356 VDD VSS / DCAP
XFILLER_2355 VDD VSS / DCAP
XFILLER_2354 VDD VSS / DCAP
XFILLER_2353 VDD VSS / DCAP
XFILLER_2352 VDD VSS / DCAP
XFILLER_2351 VDD VSS / DCAP
XFILLER_2350 VDD VSS / DCAP
XFILLER_2349 VDD VSS / DCAP
XFILLER_2348 VDD VSS / DCAP
XFILLER_2347 VDD VSS / DCAP
XFILLER_2346 VDD VSS / DCAP
XFILLER_2345 VDD VSS / DCAP
XFILLER_2344 VDD VSS / DCAP
XFILLER_2343 VDD VSS / DCAP
XFILLER_2342 VDD VSS / DCAP
XFILLER_2341 VDD VSS / DCAP
XFILLER_2340 VDD VSS / DCAP
XFILLER_2339 VDD VSS / DCAP
XFILLER_2338 VDD VSS / DCAP
XFILLER_2337 VDD VSS / DCAP
XFILLER_2336 VDD VSS / DCAP
XFILLER_2335 VDD VSS / DCAP
XFILLER_2334 VDD VSS / DCAP
XFILLER_2333 VDD VSS / DCAP
XFILLER_2332 VDD VSS / DCAP
XFILLER_2331 VDD VSS / DCAP
XFILLER_2330 VDD VSS / DCAP
XFILLER_2329 VDD VSS / DCAP
XFILLER_2328 VDD VSS / DCAP
XFILLER_2327 VDD VSS / DCAP
XFILLER_2326 VDD VSS / DCAP
XFILLER_2325 VDD VSS / DCAP
XFILLER_2324 VDD VSS / DCAP
XFILLER_2323 VDD VSS / DCAP
XFILLER_2322 VDD VSS / DCAP
XFILLER_2321 VDD VSS / DCAP
XFILLER_2320 VDD VSS / DCAP
XFILLER_2319 VDD VSS / DCAP
XFILLER_2318 VDD VSS / DCAP
XFILLER_2317 VDD VSS / DCAP
XFILLER_2316 VDD VSS / DCAP
XFILLER_2315 VDD VSS / DCAP
XFILLER_2314 VDD VSS / DCAP
XFILLER_2313 VDD VSS / DCAP
XFILLER_2312 VDD VSS / DCAP
XFILLER_2311 VDD VSS / DCAP
XFILLER_2310 VDD VSS / DCAP
XFILLER_2309 VDD VSS / DCAP
XFILLER_2308 VDD VSS / DCAP
XFILLER_2307 VDD VSS / DCAP
XFILLER_2306 VDD VSS / DCAP
XFILLER_2305 VDD VSS / DCAP
XFILLER_2304 VDD VSS / DCAP
XFILLER_2303 VDD VSS / DCAP
XFILLER_2302 VDD VSS / DCAP
XFILLER_2301 VDD VSS / DCAP
XFILLER_2300 VDD VSS / DCAP
XFILLER_2299 VDD VSS / DCAP
XFILLER_2298 VDD VSS / DCAP
XFILLER_2297 VDD VSS / DCAP
XFILLER_2296 VDD VSS / DCAP
XFILLER_2295 VDD VSS / DCAP
XFILLER_2294 VDD VSS / DCAP
XFILLER_2293 VDD VSS / DCAP
XFILLER_2292 VDD VSS / DCAP
XFILLER_2291 VDD VSS / DCAP
XFILLER_2290 VDD VSS / DCAP
XFILLER_2289 VDD VSS / DCAP
XFILLER_2288 VDD VSS / DCAP
XFILLER_2287 VDD VSS / DCAP
XFILLER_2286 VDD VSS / DCAP
XFILLER_2285 VDD VSS / DCAP
XFILLER_2284 VDD VSS / DCAP
XFILLER_2283 VDD VSS / DCAP
XFILLER_2282 VDD VSS / DCAP
XFILLER_2281 VDD VSS / DCAP
XFILLER_2280 VDD VSS / DCAP
XFILLER_2279 VDD VSS / DCAP
XFILLER_2278 VDD VSS / DCAP
XFILLER_2277 VDD VSS / DCAP
XFILLER_2276 VDD VSS / DCAP
XFILLER_2275 VDD VSS / DCAP
XFILLER_2274 VDD VSS / DCAP
XFILLER_2273 VDD VSS / DCAP
XFILLER_2272 VDD VSS / DCAP
XFILLER_2271 VDD VSS / DCAP
XFILLER_2270 VDD VSS / DCAP
XFILLER_2269 VDD VSS / DCAP
XFILLER_2268 VDD VSS / DCAP
XFILLER_2267 VDD VSS / DCAP
XFILLER_2266 VDD VSS / DCAP
XFILLER_2265 VDD VSS / DCAP
XFILLER_2264 VDD VSS / DCAP
XFILLER_2263 VDD VSS / DCAP
XFILLER_2262 VDD VSS / DCAP
XFILLER_2261 VDD VSS / DCAP
XFILLER_2260 VDD VSS / DCAP
XFILLER_2259 VDD VSS / DCAP
XFILLER_2258 VDD VSS / DCAP
XFILLER_2257 VDD VSS / DCAP
XFILLER_2256 VDD VSS / DCAP
XFILLER_2255 VDD VSS / DCAP
XFILLER_2254 VDD VSS / DCAP
XFILLER_2253 VDD VSS / DCAP
XFILLER_2252 VDD VSS / DCAP
XFILLER_2251 VDD VSS / DCAP
XFILLER_2250 VDD VSS / DCAP
XFILLER_2249 VDD VSS / DCAP
XFILLER_2248 VDD VSS / DCAP
XFILLER_2247 VDD VSS / DCAP
XFILLER_2246 VDD VSS / DCAP
XFILLER_2245 VDD VSS / DCAP
XFILLER_2244 VDD VSS / DCAP
XFILLER_2243 VDD VSS / DCAP
XFILLER_2242 VDD VSS / DCAP
XFILLER_2241 VDD VSS / DCAP
XFILLER_2240 VDD VSS / DCAP
XFILLER_2239 VDD VSS / DCAP
XFILLER_2238 VDD VSS / DCAP
XFILLER_2237 VDD VSS / DCAP
XFILLER_2236 VDD VSS / DCAP
XFILLER_2235 VDD VSS / DCAP
XFILLER_2234 VDD VSS / DCAP
XFILLER_2233 VDD VSS / DCAP
XFILLER_2232 VDD VSS / DCAP
XFILLER_2231 VDD VSS / DCAP
XFILLER_2230 VDD VSS / DCAP
XFILLER_2229 VDD VSS / DCAP
XFILLER_2228 VDD VSS / DCAP
XFILLER_2227 VDD VSS / DCAP
XFILLER_2226 VDD VSS / DCAP
XFILLER_2225 VDD VSS / DCAP
XFILLER_2224 VDD VSS / DCAP
XFILLER_2223 VDD VSS / DCAP
XFILLER_2222 VDD VSS / DCAP
XFILLER_2221 VDD VSS / DCAP
XFILLER_2220 VDD VSS / DCAP
XFILLER_2219 VDD VSS / DCAP
XFILLER_2218 VDD VSS / DCAP
XFILLER_2217 VDD VSS / DCAP
Xg19289 U_CalEnc_rem_35_34_x[0]_17 VDD VSS U_CalEnc_rem_35_34_n_8 / INVD0
Xg19293 U_TOAEnc_rem_35_34_x[0]_17 VDD VSS U_TOAEnc_rem_35_34_n_9 / INVD0
Xg19297 U_CalEnc_rem_35_34_ms[7][0] VDD VSS U_CalEnc_rem_35_34_n_12 / INVD0
Xg19298 U_TOAEnc_rem_35_34_ms[7][0] VDD VSS U_TOAEnc_rem_35_34_n_10 / INVD0
XFE_OFC331_TOTRawDataReg_10 FE_OFN55_TOTRawDataReg_10 VDD VSS FE_RN_23_0 / 
+ INVD1
XFE_OFC330_TOTRawDataReg_10 TOTRawDataReg<10> VDD VSS 
+ FE_OFN55_TOTRawDataReg_10 / INVD1
XFE_OFC329_TOTRawDataReg_8 FE_RN_18_0 VDD VSS FE_OFN57_TOTRawDataReg_8 / INVD1
XFE_OFC328_TOTRawDataReg_8 TOTRawDataReg<8> VDD VSS FE_RN_18_0 / INVD1
XFE_OFC327_TOTRawDataReg_7 FE_RN_20_0 VDD VSS FE_OFN58_TOTRawDataReg_7 / INVD1
XFE_OFC326_TOTRawDataReg_7 TOTRawDataReg<7> VDD VSS FE_RN_20_0 / INVD1
XFE_OFC319_TOTRawDataReg_6 FE_OFN60_TOTRawDataReg_6 VDD VSS 
+ FE_OFN59_TOTRawDataReg_6 / INVD1
XFE_OFC318_TOTRawDataReg_6 TOTRawDataReg<6> VDD VSS FE_OFN60_TOTRawDataReg_6 / 
+ INVD1
XFE_OFC317_ResetFlag FE_OFN14_ResetFlag VDD VSS FE_OFN15_ResetFlag / INVD1
XFE_OFC313_TOTRawDataReg_5 FE_OFN152_FE_OFN61_TOTRawDataReg_5 VDD VSS 
+ FE_OFN62_TOTRawDataReg_5 / INVD1
XFE_OFC312_TOTRawDataReg_0 FE_OFN151_FE_OFN63_TOTRawDataReg_0 VDD VSS 
+ FE_RN_25_0 / INVD1
XFE_OFC296_n_413 n_413 VDD VSS n_414 / INVD1
XFE_OFC294_n_432 n_432 VDD VSS n_431 / INVD1
XFE_OFC293_n_434 n_434 VDD VSS n_433 / INVD1
XFE_OFC287_n_124 n_124 VDD VSS n_487 / INVD1
XFE_OFC283_n_739 n_739 VDD VSS n_746 / INVD1
XFE_OFC280_n_55 n_55 VDD VSS n_54 / INVD1
XFE_OFC279_n_16 n_16 VDD VSS n_17 / INVD1
XFE_OFC278_TOAcode_3 TOAcode<3> VDD VSS WALLACE_CSA_DUMMY_OP_groupi_n_1 / INVD1
XFE_OFC277_TOAcode_4 TOAcode<4> VDD VSS WALLACE_CSA_DUMMY_OP_groupi_n_2 / INVD1
XFE_OFC267_TOTRawDataReg_0 TOTRawDataReg<0> VDD VSS FE_OFN63_TOTRawDataReg_0 / 
+ INVD1
XFE_OFC266_TOTRawDataReg_0 TOTRawDataReg<0> VDD VSS FE_OFN64_TOTRawDataReg_0 / 
+ INVD1
XFE_OFC256_CalRawData_3 FE_OFN150_FE_OFN11_CalRawData_3 VDD VSS 
+ FE_OFN12_CalRawData_3 / INVD1
XFE_OFC254_TOTRawDataReg_31 FE_OFN50_TOTRawDataReg_31 VDD VSS n_0 / INVD1
XFE_OFC249_n_152 n_152 VDD VSS n_151 / INVD1
XFE_OFC245_n_673 n_673 VDD VSS n_674 / INVD1
XFE_OFC240_TOAcode_2 TOAcode<2> VDD VSS FE_OFN97_TOAcode_2 / INVD1
XFE_RC_136_0 FE_PHN498_TOTRawData_19 VDD VSS FE_RN_52_0 / INVD1
XFE_RC_120_0 FE_PHN494_TOTRawData_15 VDD VSS FE_RN_51_0 / INVD1
XFE_RC_118_0 FE_PHN485_TOTCounterA_1 VDD VSS FE_RN_50_0 / INVD1
XFE_RC_113_0 TOTRawDataReg<19> VDD VSS FE_RN_49_0 / INVD1
XFE_OFC224_CalRawData_4 FE_OFN9_CalRawData_4 VDD VSS FE_OFN10_CalRawData_4 / 
+ INVD1
XFE_OFC217_n_318 n_318 VDD VSS n_319 / INVD1
XFE_OFC208_n_485 n_485 VDD VSS FE_OFN98_n_485 / INVD1
XFE_OFC198_n_685 n_685 VDD VSS n_686 / INVD1
XFE_OFC197_n_687 n_687 VDD VSS n_688 / INVD1
XFE_OFC194_n_747 n_747 VDD VSS n_748 / INVD1
XFE_OFC188_TOAcode_7 TOAcode<7> VDD VSS FE_OFN115_TOAcode_7 / INVD1
XFE_RC_91_0 FE_PHN491_TOTRawData_0 VDD VSS FE_RN_36_0 / INVD1
XFE_RC_90_0 FE_PHN499_TOTRawData_6 VDD VSS FE_RN_44_0 / INVD1
XFE_RC_84_0 FE_PHN486_TOTCounterA_2 VDD VSS FE_RN_41_0 / INVD1
XFE_RC_82_0 FE_PHN500_TOTRawData_8 VDD VSS FE_RN_40_0 / INVD1
XFE_RC_80_0 FE_PHN505_TOTRawData_10 VDD VSS FE_RN_39_0 / INVD1
XFE_RC_78_0 FE_PHN501_TOTRawData_7 VDD VSS FE_RN_38_0 / INVD1
XFE_RC_72_0 TOTCounterAReg<1> VDD VSS FE_RN_35_0 / INVD1
XFE_RC_64_0 TOTRawDataReg<31> VDD VSS FE_RN_31_0 / INVD1
XFE_RC_58_0 TOTCounterAReg<2> VDD VSS FE_RN_28_0 / INVD1
XFE_RC_36_0 TOTRawDataReg<15> VDD VSS FE_RN_17_0 / INVD1
XFE_RC_30_0 TOTRawDataReg<3> VDD VSS FE_RN_16_0 / INVD1
XFE_RC_27_0 TOTRawDataReg<2> VDD VSS FE_RN_15_0 / INVD1
XFE_RC_14_0 WALLACE_CSA_DUMMY_OP_groupi_n_34 VDD VSS FE_RN_11_0 / INVD1
XFE_OFC141_TOARawDataReg_60 FE_OFN67_TOARawDataReg_60 VDD VSS 
+ FE_OFN107_TOARawDataReg_60 / INVD1
XFE_OFC50_TOTRawDataReg_31 FE_RN_31_0 VDD VSS FE_OFN50_TOTRawDataReg_31 / INVD1
XFE_OFC11_CalRawData_3 CalRawData<3> VDD VSS FE_OFN11_CalRawData_3 / INVD1
XFE_DBTC1_selRawCode FE_PHN473_selRawCode VDD VSS FE_DBTN1_selRawCode / INVD1
XFp6883A n_999 VDD VSS n_770 / INVD1
XFp5099A n_795 VDD VSS n_769 / INVD1
XFp6498A n_792 VDD VSS n_765 / INVD1
XFp0366A n_571 VDD VSS n_570 / INVD1
XFp0363A n_569 VDD VSS n_568 / INVD1
XFp0262D n_507 VDD VSS n_508 / INVD1
XFp3030A n_501 VDD VSS n_502 / INVD1
XFp0881A n_499 VDD VSS n_500 / INVD1
XFp0458A n_481 VDD VSS n_482 / INVD1
XFp0062A n_315 VDD VSS n_316 / INVD1
XFp0073A n_313 VDD VSS n_314 / INVD1
XFp0062A18704 n_299 VDD VSS n_300 / INVD1
XFp0081A n_296 VDD VSS n_297 / INVD1
XFp0069A n_293 VDD VSS n_294 / INVD1
XFp0077A n_291 VDD VSS n_292 / INVD1
XFp0064A n_288 VDD VSS n_289 / INVD1
XFp0074A n_286 VDD VSS n_287 / INVD1
XFp0637A n_271 VDD VSS n_272 / INVD1
XFp0783A n_267 VDD VSS n_268 / INVD1
XFp0191A n_254 VDD VSS n_255 / INVD1
XFp0067A n_252 VDD VSS n_253 / INVD1
XFp0055A n_250 VDD VSS n_251 / INVD1
XFp0067A18741 n_230 VDD VSS n_231 / INVD1
XFp0055A18742 n_225 VDD VSS n_226 / INVD1
XFp0068A18743 n_223 VDD VSS n_224 / INVD1
XFp0056A n_221 VDD VSS n_222 / INVD1
XFp0067A18744 n_219 VDD VSS n_220 / INVD1
XFp0973A n_217 VDD VSS n_216 / INVD1
XFp0666A18745 n_211 VDD VSS n_210 / INVD1
XFp0478A n_189 VDD VSS n_190 / INVD1
XFp0626A n_184 VDD VSS n_183 / INVD1
XFp0078A18746 n_178 VDD VSS n_179 / INVD1
XFn0002D CalRawDataReg<36> VDD VSS n_168 / INVD1
XFp0003D19015 CalRawDataReg<32> VDD VSS n_167 / INVD1
XFn0009D CalRawDataReg<34> VDD VSS n_166 / INVD1
XFp0012D CalRawDataReg<51> VDD VSS n_165 / INVD1
XFn0003D CalRawDataReg<38> VDD VSS n_161 / INVD1
XFn0001D CalRawDataReg<37> VDD VSS n_160 / INVD1
XFp9999754A FE_PHN337_timeStampMode VDD VSS n_105 / INVD1
XFp5644A n_993 VDD VSS n_95 / INVD1
XFp5021A n_991 VDD VSS n_82 / INVD1
XFp1731A n_1035 VDD VSS n_41 / INVD1
XFp4342A U_CalEnc_finePhase<3> VDD VSS n_40 / INVD1
XFp1961A n_23 VDD VSS n_24 / INVD1
XFp1957A n_20 VDD VSS n_21 / INVD1
XFp1709A n_1051 VDD VSS n_6 / INVD1
XWALLACE_CSA_DUMMY_OP_groupi_Fp3782A WALLACE_CSA_DUMMY_OP_groupi_n_8 VDD VSS 
+ WALLACE_CSA_DUMMY_OP_groupi_n_9 / INVD1
XWALLACE_CSA_DUMMY_OP_groupi_Fp2576A TOAcode<5> VDD VSS 
+ WALLACE_CSA_DUMMY_OP_groupi_n_7 / INVD1
XWALLACE_CSA_DUMMY_OP_groupi_Fp2818A TOAcode<8> VDD VSS 
+ WALLACE_CSA_DUMMY_OP_groupi_n_0 / INVD1
XFE_RC_69_0 FE_PHN493_TOTRawData_22 TOTRawDataReg<22> VDD VSS FE_RN_34_0 / 
+ NR2D1
XFE_RC_67_0 FE_PHN497_TOTRawData_18 TOTRawDataReg<18> VDD VSS FE_RN_33_0 / 
+ NR2D1
XFE_RC_61_0 FE_PHN496_TOTCounterB_1 TOTCounterBReg<1> VDD VSS FE_RN_30_0 / 
+ NR2D1
XFE_RC_49_0 FE_PHN504_TOTRawData_21 TOTRawDataReg<21> VDD VSS FE_RN_24_0 / 
+ NR2D1
XFE_RC_39_0 FE_PHN495_TOTRawData_17 TOTRawDataReg<17> VDD VSS FE_RN_19_0 / 
+ NR2D1
XFE_RC_9_0 n_49 FE_RN_0_0 VDD VSS FE_RN_1_0 / NR2D1
Xp0787A__1881 n_738 n_136 VDD VSS n_743 / NR2D1
Xp0724A__5115 n_737 n_736 VDD VSS n_742 / NR2D1
Xp0481A18599__6417 n_661 n_615 VDD VSS n_670 / NR2D1
Xp0291A__5107 n_604 n_633 VDD VSS n_668 / NR2D1
Xp0437A__4733 n_610 n_609 VDD VSS n_650 / NR2D1
Xp0287A__1666 n_600 n_599 VDD VSS n_646 / NR2D1
Xp0446A18608__9315 n_127 n_589 VDD VSS n_620 / NR2D1
Xp0447A__6161 n_571 n_237 VDD VSS n_595 / NR2D1
Xp0160A__8428 n_517 n_516 VDD VSS n_549 / NR2D1
Xp0369A__1617 n_522 n_510 VDD VSS n_547 / NR2D1
Xp0249D__9315 n_507 n_503 VDD VSS n_534 / NR2D1
Xp0051A__9945 n_313 n_299 VDD VSS n_350 / NR2D1
Xp0053A__2346 n_291 n_288 VDD VSS n_348 / NR2D1
Xp0051A18690__1666 n_286 n_315 VDD VSS n_347 / NR2D1
Xp0049A18702__1881 n_252 n_225 VDD VSS n_329 / NR2D1
Xp0050A18703__5115 n_223 n_221 VDD VSS n_328 / NR2D1
Xp9310A__7410 FE_OFN82_CalRawDataReg_62 selRawCode VDD VSS n_7794_BAR / NR2D1
Xp6163A CalCounterAReg<1> CalCounterAReg<0> VDD VSS n_163 / NR2D1
Xp6582A TOACounterAReg<0> TOACounterAReg<1> VDD VSS n_162 / NR2D1
Xp3620D U_CalEnc_finePhase<0> FE_PHN473_selRawCode VDD VSS n_1007 / NR2D1
Xp1961D n_53 FE_PHN473_selRawCode VDD VSS n_58 / NR2D1
Xp3748A n_49 FE_DBTN1_selRawCode VDD VSS n_50 / NR2D1
Xp6077A n_1022 n_1012 VDD VSS n_46 / NR2D1
Xp5168D U_CalEnc_finePhase<5> FE_PHN473_selRawCode VDD VSS n_1012 / NR2D1
Xp4812D U_CalEnc_finePhase<4> FE_PHN473_selRawCode VDD VSS n_1011 / NR2D1
Xp3204A n_11 FE_DBTN1_selRawCode VDD VSS n_12 / NR2D1
XWALLACE_CSA_DUMMY_OP_groupi_p4110A TOAcode<0> 
+ WALLACE_CSA_DUMMY_OP_groupi_n_10 VDD VSS WALLACE_CSA_DUMMY_OP_groupi_n_12 / 
+ NR2D1
XWALLACE_CSA_DUMMY_OP_groupi_p3795A n_1017 n_1007 VDD VSS 
+ WALLACE_CSA_DUMMY_OP_groupi_n_8 / NR2D1
Xp6611D__1705 TOACounterAReg<1> TOACounterAReg<0> n_162 VDD VSS n_1704_BAR / 
+ AOI21D1
XWALLACE_CSA_DUMMY_OP_groupi_p6650A TOAcode<0> 
+ WALLACE_CSA_DUMMY_OP_groupi_n_10 WALLACE_CSA_DUMMY_OP_groupi_n_12 VDD VSS 
+ n_999 / AOI21D1
XWALLACE_CSA_DUMMY_OP_groupi_p4262A n_1017 n_1007 
+ WALLACE_CSA_DUMMY_OP_groupi_n_8 VDD VSS WALLACE_CSA_DUMMY_OP_groupi_n_10 / 
+ AOI21D1
XWALLACE_CSA_DUMMY_OP_groupi_p3291A n_1026 n_1016 TOAcode<9> VDD VSS 
+ WALLACE_CSA_DUMMY_OP_groupi_n_11 / XNR3D1
XWALLACE_CSA_DUMMY_OP_groupi_p2192A WALLACE_CSA_DUMMY_OP_groupi_n_12 
+ WALLACE_CSA_DUMMY_OP_groupi_n_21 WALLACE_CSA_DUMMY_OP_groupi_n_4 
+ WALLACE_CSA_DUMMY_OP_groupi_n_24 n_1000 VDD VSS / FA1D0
XWALLACE_CSA_DUMMY_OP_groupi_p2094D n_1018 WALLACE_CSA_DUMMY_OP_groupi_n_9 
+ n_1008 WALLACE_CSA_DUMMY_OP_groupi_n_20 WALLACE_CSA_DUMMY_OP_groupi_n_21 VDD 
+ VSS / FA1D0
XWALLACE_CSA_DUMMY_OP_groupi_p2660A n_1014 n_1024 FE_OFN115_TOAcode_7 
+ WALLACE_CSA_DUMMY_OP_groupi_n_18 WALLACE_CSA_DUMMY_OP_groupi_n_19 VDD VSS / 
+ FA1D0
XWALLACE_CSA_DUMMY_OP_groupi_p2872A n_1015 n_1025 
+ WALLACE_CSA_DUMMY_OP_groupi_n_0 WALLACE_CSA_DUMMY_OP_groupi_n_16 
+ WALLACE_CSA_DUMMY_OP_groupi_n_17 VDD VSS / FA1D0
XWALLACE_CSA_DUMMY_OP_groupi_p2480A n_1013 n_1023 FE_OFN116_TOAcode_6 
+ WALLACE_CSA_DUMMY_OP_groupi_n_14 WALLACE_CSA_DUMMY_OP_groupi_n_15 VDD VSS / 
+ FA1D0
Xp1340D offset<5> U_CalEnc_finePhase<5> n_103 n_104 U_CalEnc_rem_35_34_x[5]_22 
+ VDD VSS / FA1D1
Xp1293D offset<4> U_CalEnc_finePhase<4> n_102 n_103 U_CalEnc_rem_35_34_x[4]_21 
+ VDD VSS / FA1D1
Xp1234D offset<3> U_CalEnc_finePhase<3> n_101 n_102 U_CalEnc_rem_35_34_x[3]_20 
+ VDD VSS / FA1D1
Xp1172D offset<2> U_CalEnc_finePhase<2> n_100 n_101 U_CalEnc_rem_35_34_x[2]_19 
+ VDD VSS / FA1D1
Xp1318D offset<5> U_TOAEnc_finePhase<5> n_91 n_92 U_TOAEnc_rem_35_34_x[5]_22 
+ VDD VSS / FA1D1
Xp1286D offset<4> U_TOAEnc_finePhase<4> n_90 n_91 U_TOAEnc_rem_35_34_x[4]_21 
+ VDD VSS / FA1D1
Xp1224D offset<3> U_TOAEnc_finePhase<3> n_89 n_90 U_TOAEnc_rem_35_34_x[3]_20 
+ VDD VSS / FA1D1
Xp1163D offset<2> U_TOAEnc_finePhase<2> n_88 n_89 U_TOAEnc_rem_35_34_x[2]_19 
+ VDD VSS / FA1D1
Xp1883A U_TOAEnc_finePhase<3> n_15 n_22 n_26 n_25 VDD VSS / FA1D1
Xp1855A U_TOAEnc_finePhase<2> n_14 n_19 n_22 n_23 VDD VSS / FA1D1
Xp1825A U_TOAEnc_finePhase<1> n_7 n_16 n_19 n_20 VDD VSS / FA1D1
XWALLACE_CSA_DUMMY_OP_groupi_p3100D WALLACE_CSA_DUMMY_OP_groupi_n_18 
+ WALLACE_CSA_DUMMY_OP_groupi_n_17 WALLACE_CSA_DUMMY_OP_groupi_n_42 
+ WALLACE_CSA_DUMMY_OP_groupi_n_44 n_1264 VDD VSS / FA1D1
XWALLACE_CSA_DUMMY_OP_groupi_p2908D WALLACE_CSA_DUMMY_OP_groupi_n_14 
+ WALLACE_CSA_DUMMY_OP_groupi_n_19 WALLACE_CSA_DUMMY_OP_groupi_n_40 
+ WALLACE_CSA_DUMMY_OP_groupi_n_42 n_1006 VDD VSS / FA1D1
XWALLACE_CSA_DUMMY_OP_groupi_p2582D WALLACE_CSA_DUMMY_OP_groupi_n_35 
+ WALLACE_CSA_DUMMY_OP_groupi_n_7 WALLACE_CSA_DUMMY_OP_groupi_n_36 
+ WALLACE_CSA_DUMMY_OP_groupi_n_38 n_1004 VDD VSS / FA1D1
XWALLACE_CSA_DUMMY_OP_groupi_p2432D WALLACE_CSA_DUMMY_OP_groupi_n_31 
+ WALLACE_CSA_DUMMY_OP_groupi_n_2 WALLACE_CSA_DUMMY_OP_groupi_n_32 
+ WALLACE_CSA_DUMMY_OP_groupi_n_36 n_1003 VDD VSS / FA1D1
XWALLACE_CSA_DUMMY_OP_groupi_p2563A n_1012 n_1022 
+ WALLACE_CSA_DUMMY_OP_groupi_n_30 WALLACE_CSA_DUMMY_OP_groupi_n_34 
+ WALLACE_CSA_DUMMY_OP_groupi_n_35 VDD VSS / FA1D1
XWALLACE_CSA_DUMMY_OP_groupi_p2272D WALLACE_CSA_DUMMY_OP_groupi_n_27 
+ WALLACE_CSA_DUMMY_OP_groupi_n_1 WALLACE_CSA_DUMMY_OP_groupi_n_28 
+ WALLACE_CSA_DUMMY_OP_groupi_n_32 n_1002 VDD VSS / FA1D1
XWALLACE_CSA_DUMMY_OP_groupi_p2434A n_1011 n_1021 
+ WALLACE_CSA_DUMMY_OP_groupi_n_26 WALLACE_CSA_DUMMY_OP_groupi_n_30 
+ WALLACE_CSA_DUMMY_OP_groupi_n_31 VDD VSS / FA1D1
XWALLACE_CSA_DUMMY_OP_groupi_p2203A WALLACE_CSA_DUMMY_OP_groupi_n_23 
+ FE_OFN97_TOAcode_2 WALLACE_CSA_DUMMY_OP_groupi_n_24 
+ WALLACE_CSA_DUMMY_OP_groupi_n_28 n_1001 VDD VSS / FA1D1
XWALLACE_CSA_DUMMY_OP_groupi_p2304A n_1020 n_1010 
+ WALLACE_CSA_DUMMY_OP_groupi_n_22 WALLACE_CSA_DUMMY_OP_groupi_n_26 
+ WALLACE_CSA_DUMMY_OP_groupi_n_27 VDD VSS / FA1D1
XWALLACE_CSA_DUMMY_OP_groupi_p2149A n_1009 n_1019 
+ WALLACE_CSA_DUMMY_OP_groupi_n_20 WALLACE_CSA_DUMMY_OP_groupi_n_22 
+ WALLACE_CSA_DUMMY_OP_groupi_n_23 VDD VSS / FA1D1
XFE_RC_139_0 enableMon TOTRawDataReg<16> VDD VSS FE_RN_53_0 / AN2XD1
XFE_RC_95_0 enableMon TOTRawDataReg<28> VDD VSS FE_RN_45_0 / AN2XD1
XFE_RC_76_0 enableMon TOTRawDataReg<4> VDD VSS FE_RN_37_0 / AN2XD1
Xp0377A__3680 n_676 n_669 VDD VSS n_694 / AN2XD1
Xp0216A__9315 n_583 n_553 VDD VSS n_594 / AN2XD1
Xp0205A__9945 n_157 n_539 VDD VSS n_593 / AN2XD1
Xp1197A__2346 n_443 n_426 VDD VSS n_471 / AN2XD1
Xp0341A__6417 n_444 n_426 VDD VSS n_468 / AN2XD1
Xp0050D__2398 n_441 n_122 VDD VSS n_465 / AN2XD1
Xp0073D__6260 n_441 n_119 VDD VSS n_460 / AN2XD1
Xp0376A__1881 n_425 n_424 VDD VSS n_448 / AN2XD1
Xp0306A__5115 n_435 n_436 VDD VSS n_447 / AN2XD1
Xp0936A18661__7482 n_429 n_402 VDD VSS n_440 / AN2XD1
Xp0930A__4733 n_429 n_421 VDD VSS n_439 / AN2XD1
Xp0263A__9315 n_430 n_394 VDD VSS n_437 / AN2XD1
Xp1057A__2883 n_422 n_423 VDD VSS n_443 / AN2XD1
Xp0905A__6417 n_409 n_376 VDD VSS n_427 / AN2XD1
Xp0224A__5477 n_411 n_404 VDD VSS n_436 / AN2XD1
Xp0229A18663__2398 n_403 n_416 VDD VSS n_435 / AN2XD1
Xp0910A__2802 n_397 n_401 VDD VSS n_423 / AN2XD1
Xp0898A__1705 n_399 n_400 VDD VSS n_422 / AN2XD1
Xp0165A__1881 n_380 n_373 VDD VSS n_416 / AN2XD1
Xp0598A__5115 n_377 n_388 VDD VSS n_415 / AN2XD1
Xp0752A__9315 n_371 n_386 VDD VSS n_409 / AN2XD1
Xp0040D18670__9945 n_390 n_389 VDD VSS n_408 / AN2XD1
Xp1310A__1666 n_386 n_376 VDD VSS n_395 / AN2XD1
Xp1176A__7410 n_366 n_360 VDD VSS n_394 / AN2XD1
Xp0364A__6417 n_381 n_385 VDD VSS n_393 / AN2XD1
Xp0160A18671__5477 n_392 n_367 VDD VSS n_404 / AN2XD1
Xp0778A__6260 n_360 n_368 VDD VSS n_401 / AN2XD1
Xp0787A18672__4319 n_369 n_370 VDD VSS n_400 / AN2XD1
Xp0790A__8428 n_388 n_359 VDD VSS n_399 / AN2XD1
Xp0550A__6783 n_365 n_366 VDD VSS n_397 / AN2XD1
Xp0550A18673__3680 n_363 n_364 VDD VSS n_396 / AN2XD1
Xp19034A__5526 TOARawDataReg<22> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ TOARawDataMon<22> / AN2XD1
Xp19062A__1617 CalRawDataReg<45> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<45> / AN2XD1
Xp19062A18898__7098 CalRawDataReg<31> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<31> / AN2XD1
Xp19062A18899__1881 CalRawDataReg<35> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<35> / AN2XD1
Xp19062A18900__5115 FE_OFN77_TOARawDataReg_5 FE_OFN17_enableMon VDD VSS 
+ TOARawDataMon<5> / AN2XD1
Xp19062A18901__7482 TOARawDataReg<50> enableMon VDD VSS TOARawDataMon<50> / 
+ AN2XD1
Xp19062A18902__4733 TOARawDataReg<34> enableMon VDD VSS TOARawDataMon<34> / 
+ AN2XD1
Xp19062A18904__9315 TOARawDataReg<37> enableMon VDD VSS TOARawDataMon<37> / 
+ AN2XD1
Xp19062A18905__9945 TOARawDataReg<36> enableMon VDD VSS TOARawDataMon<36> / 
+ AN2XD1
Xp19074A__2883 CalRawDataReg<61> FE_OFN16_enableMon VDD VSS CalRawDataMon<61> 
+ / AN2XD1
Xp19062A18907__1666 TOARawDataReg<31> FE_OFN16_enableMon VDD VSS 
+ TOARawDataMon<31> / AN2XD1
Xp19062A18908__7410 CalRawDataReg<30> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<30> / AN2XD1
Xp19062A18909__6417 CalRawDataReg<41> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<41> / AN2XD1
Xp19062A18911__2398 CalRawDataReg<28> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<28> / AN2XD1
Xp19062A18912__5107 CalRawDataReg<27> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<27> / AN2XD1
Xp19074A18913__6260 TOARawDataReg<59> enableMon VDD VSS TOARawDataMon<59> / 
+ AN2XD1
Xp19062A18914__4319 CalRawDataReg<44> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<44> / AN2XD1
Xp19062A18915__8428 TOARawDataReg<30> FE_OFN16_enableMon VDD VSS 
+ TOARawDataMon<30> / AN2XD1
Xp19062A18916__5526 CalRawDataReg<25> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<25> / AN2XD1
Xp19062A18917__6783 CalRawDataReg<23> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<23> / AN2XD1
Xp19062A18918__3680 CalRawDataReg<42> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<42> / AN2XD1
Xp19062A18919__1617 CalRawDataReg<24> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<24> / AN2XD1
Xp19062A18920__2802 TOARawDataReg<28> FE_OFN16_enableMon VDD VSS 
+ TOARawDataMon<28> / AN2XD1
Xp19062A18922__5122 TOARawDataReg<26> FE_OFN16_enableMon VDD VSS 
+ TOARawDataMon<26> / AN2XD1
Xp19062A18923__8246 CalRawDataReg<22> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<22> / AN2XD1
Xp19062A18924__7098 CalRawDataReg<21> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<21> / AN2XD1
Xp19062A18925__6131 TOARawDataReg<27> FE_OFN16_enableMon VDD VSS 
+ TOARawDataMon<27> / AN2XD1
Xp19062A18926__1881 TOARawDataReg<46> enableMon VDD VSS TOARawDataMon<46> / 
+ AN2XD1
Xp19062A18927__5115 TOARawDataReg<44> enableMon VDD VSS TOARawDataMon<44> / 
+ AN2XD1
Xp19062A18928__7482 CalRawDataReg<20> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<20> / AN2XD1
Xp19062A18929__4733 TOARawDataReg<38> enableMon VDD VSS TOARawDataMon<38> / 
+ AN2XD1
Xp19062A18930__6161 CalRawDataReg<19> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<19> / AN2XD1
Xp19062A18932__9945 TOARawDataReg<25> FE_OFN16_enableMon VDD VSS 
+ TOARawDataMon<25> / AN2XD1
Xp19062A18933__2883 CalRawDataReg<18> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<18> / AN2XD1
Xp19062A18934__2346 TOARawDataReg<33> enableMon VDD VSS TOARawDataMon<33> / 
+ AN2XD1
Xp19062A18935__1666 TOARawDataReg<35> enableMon VDD VSS TOARawDataMon<35> / 
+ AN2XD1
Xp19062A18936__7410 CalRawDataReg<17> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<17> / AN2XD1
Xp19062A18937__6417 CalRawDataReg<16> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<16> / AN2XD1
Xp19062A18938__5477 TOARawDataReg<24> FE_OFN16_enableMon VDD VSS 
+ TOARawDataMon<24> / AN2XD1
Xp19062A18939__2398 CalRawDataReg<15> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<15> / AN2XD1
Xp19062A18940__5107 FE_OFN184_CalRawDataReg_14 FE_OFN158_FE_OFN17_enableMon 
+ VDD VSS CalRawDataMon<14> / AN2XD1
Xp19062A18941__6260 CalRawDataReg<53> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<53> / AN2XD1
Xp19062A18942__4319 CalRawDataReg<59> FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<59> / AN2XD1
Xp19062A18943__8428 FE_OFN83_CalRawDataReg_13 FE_OFN158_FE_OFN17_enableMon VDD 
+ VSS CalRawDataMon<13> / AN2XD1
Xp19062A18944__5526 TOARawDataReg<43> enableMon VDD VSS TOARawDataMon<43> / 
+ AN2XD1
Xp19062A18945__6783 CalRawDataReg<55> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<55> / AN2XD1
Xp19062A18946__3680 TOARawDataReg<23> FE_OFN16_enableMon VDD VSS 
+ TOARawDataMon<23> / AN2XD1
Xp19062A18947__1617 FE_OFN84_CalRawDataReg_12 FE_OFN158_FE_OFN17_enableMon VDD 
+ VSS CalRawDataMon<12> / AN2XD1
Xp19062A18948__2802 FE_OFN85_CalRawDataReg_11 FE_OFN158_FE_OFN17_enableMon VDD 
+ VSS CalRawDataMon<11> / AN2XD1
Xp19062A18950__5122 TOARawDataReg<58> enableMon VDD VSS TOARawDataMon<58> / 
+ AN2XD1
Xp19062A18951__8246 TOARawDataReg<21> FE_OFN16_enableMon VDD VSS 
+ TOARawDataMon<21> / AN2XD1
Xp19062A18952__7098 FE_OFN86_CalRawDataReg_10 FE_OFN158_FE_OFN17_enableMon VDD 
+ VSS CalRawDataMon<10> / AN2XD1
Xp19062A18953__6131 FE_OFN87_CalRawDataReg_9 FE_OFN158_FE_OFN17_enableMon VDD 
+ VSS CalRawDataMon<9> / AN2XD1
Xp19062A18955__5115 FE_OFN88_CalRawDataReg_8 FE_OFN158_FE_OFN17_enableMon VDD 
+ VSS CalRawDataMon<8> / AN2XD1
Xp19062A18956__7482 TOARawDataReg<20> FE_OFN16_enableMon VDD VSS 
+ TOARawDataMon<20> / AN2XD1
Xp19062A18957__4733 FE_OFN89_CalRawDataReg_7 FE_OFN158_FE_OFN17_enableMon VDD 
+ VSS CalRawDataMon<7> / AN2XD1
Xp19062A18958__6161 TOARawDataReg<19> FE_OFN17_enableMon VDD VSS 
+ TOARawDataMon<19> / AN2XD1
Xp19062A18959__9315 TOARawDataReg<57> enableMon VDD VSS TOARawDataMon<57> / 
+ AN2XD1
Xp19062A18960__9945 FE_OFN90_CalRawDataReg_5 FE_OFN158_FE_OFN17_enableMon VDD 
+ VSS CalRawDataMon<5> / AN2XD1
Xp19062A18961__2883 CalRawDataReg<60> FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<60> / AN2XD1
Xp19062A18963__1666 CalRawDataReg<4> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<4> / AN2XD1
Xp19062A18964__7410 CalRawDataReg<3> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<3> / AN2XD1
Xp19062A18965__6417 TOARawDataReg<18> FE_OFN17_enableMon VDD VSS 
+ TOARawDataMon<18> / AN2XD1
Xp19062A18967__5107 FE_OFN91_CalRawDataReg_2 FE_OFN158_FE_OFN17_enableMon VDD 
+ VSS CalRawDataMon<2> / AN2XD1
Xp19062A18968__6260 TOARawDataReg<17> FE_OFN16_enableMon VDD VSS 
+ TOARawDataMon<17> / AN2XD1
Xp19062A18969__4319 FE_OFN92_CalRawDataReg_1 FE_OFN158_FE_OFN17_enableMon VDD 
+ VSS CalRawDataMon<1> / AN2XD1
Xp19062A18970__8428 TOARawDataReg<16> FE_OFN16_enableMon VDD VSS 
+ TOARawDataMon<16> / AN2XD1
Xp19062A18971__5526 TOARawDataReg<56> enableMon VDD VSS TOARawDataMon<56> / 
+ AN2XD1
Xp19062A18972__6783 FE_OFN68_TOARawDataReg_14 FE_OFN17_enableMon VDD VSS 
+ TOARawDataMon<14> / AN2XD1
Xp19062A18974__1617 TOARawDataReg<54> enableMon VDD VSS TOARawDataMon<54> / 
+ AN2XD1
Xp19062A18975__2802 FE_OFN69_TOARawDataReg_13 FE_OFN16_enableMon VDD VSS 
+ TOARawDataMon<13> / AN2XD1
Xp19062A18976__1705 FE_OFN107_TOARawDataReg_60 enableMon VDD VSS 
+ TOARawDataMon<60> / AN2XD1
Xp19062A18977__5122 FE_OFN102_TOARawDataReg_12 FE_OFN16_enableMon VDD VSS 
+ TOARawDataMon<12> / AN2XD1
Xp19062A18978__8246 FE_OFN71_TOARawDataReg_11 FE_OFN16_enableMon VDD VSS 
+ TOARawDataMon<11> / AN2XD1
Xp19062A18979__7098 CalRawDataReg<54> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<54> / AN2XD1
Xp19062A18980__6131 FE_OFN72_TOARawDataReg_9 FE_OFN16_enableMon VDD VSS 
+ TOARawDataMon<9> / AN2XD1
Xp19062A18981__1881 TOARawDataReg<49> enableMon VDD VSS TOARawDataMon<49> / 
+ AN2XD1
Xp19062A18982__5115 FE_OFN101_TOARawDataReg_6 FE_OFN17_enableMon VDD VSS 
+ TOARawDataMon<6> / AN2XD1
Xp19062A18983__7482 TOARawDataReg<48> enableMon VDD VSS TOARawDataMon<48> / 
+ AN2XD1
Xp19074A18985__6161 FE_OFN74_TOARawDataReg_7 FE_OFN16_enableMon VDD VSS 
+ TOARawDataMon<7> / AN2XD1
Xp19074A18986__9315 FE_OFN80_TOARawDataReg_1 FE_OFN17_enableMon VDD VSS 
+ TOARawDataMon<1> / AN2XD1
Xp19062A18987__9945 CalRawDataReg<57> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<57> / AN2XD1
Xp19074A18988__2883 TOARawDataReg<47> enableMon VDD VSS TOARawDataMon<47> / 
+ AN2XD1
Xp19062A18989__2346 TOARawDataReg<55> enableMon VDD VSS TOARawDataMon<55> / 
+ AN2XD1
Xp19062A18990__1666 CalRawDataReg<56> FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<56> / AN2XD1
Xp19062A18991__7410 TOARawDataReg<53> enableMon VDD VSS TOARawDataMon<53> / 
+ AN2XD1
Xp19062A18992__6417 FE_OFN103_TOARawDataReg_2 FE_OFN17_enableMon VDD VSS 
+ TOARawDataMon<2> / AN2XD1
Xp19062A18994__2398 TOARawDataReg<32> enableMon VDD VSS TOARawDataMon<32> / 
+ AN2XD1
Xp19062A18995__5107 TOARawDataReg<42> enableMon VDD VSS TOARawDataMon<42> / 
+ AN2XD1
Xp19062A18996__6260 TOARawDataReg<41> enableMon VDD VSS TOARawDataMon<41> / 
+ AN2XD1
Xp19062A18998__8428 TOARawDataReg<52> enableMon VDD VSS TOARawDataMon<52> / 
+ AN2XD1
Xp19062A18999__5526 FE_OFN73_TOARawDataReg_8 FE_OFN16_enableMon VDD VSS 
+ TOARawDataMon<8> / AN2XD1
Xp19062A19000__6783 TOARawDataReg<45> enableMon VDD VSS TOARawDataMon<45> / 
+ AN2XD1
Xp19034A19001__3680 CalRawDataReg<26> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<26> / AN2XD1
Xp19034A19002__1617 CalRawDataReg<46> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<46> / AN2XD1
Xp19034A19003__2802 CalRawDataReg<40> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<40> / AN2XD1
Xp19034A19004__1705 CalRawDataReg<52> FE_OFN16_enableMon VDD VSS 
+ CalRawDataMon<52> / AN2XD1
Xp19034A19005__5122 CalRawDataReg<58> FE_OFN16_enableMon VDD VSS 
+ CalRawDataMon<58> / AN2XD1
Xp19034A19006__7098 TOARawDataReg<10> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ TOARawDataMon<10> / AN2XD1
Xp19046A__6131 TOARawDataReg<15> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ TOARawDataMon<15> / AN2XD1
Xp19034A19007__1881 CalRawDataReg<0> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<0> / AN2XD1
Xp19034A19008__5115 TOARawDataReg<39> enableMon VDD VSS TOARawDataMon<39> / 
+ AN2XD1
Xp19034A19009__7482 CalRawDataReg<6> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<6> / AN2XD1
Xp19046A19010__4733 TOARawDataReg<51> enableMon VDD VSS TOARawDataMon<51> / 
+ AN2XD1
Xp19034A19011__6161 TOARawDataReg<40> enableMon VDD VSS TOARawDataMon<40> / 
+ AN2XD1
Xp19034A19012__9315 CalRawDataReg<43> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<43> / AN2XD1
Xp19034A19013__9945 TOARawDataReg<29> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ TOARawDataMon<29> / AN2XD1
Xp19034A19014__2883 CalRawDataReg<29> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalRawDataMon<29> / AN2XD1
Xp18039A__1666 TOTRawDataReg<17> enableMon VDD VSS TOTRawDataMon<17> / AN2XD1
Xp18039A19133__6417 FE_RN_25_0 enableMon VDD VSS TOTRawDataMon<0> / AN2XD1
Xp18039A19134__5477 TOTRawDataReg<13> enableMon VDD VSS TOTRawDataMon<13> / 
+ AN2XD1
Xp18039A19135__2398 TOTRawDataReg<19> enableMon VDD VSS TOTRawDataMon<19> / 
+ AN2XD1
Xp18039A19136__5107 TOTCounterBReg<1> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ TOTCounterBMon<1> / AN2XD1
Xp18039A19137__6260 TOTRawDataReg<25> enableMon VDD VSS TOTRawDataMon<25> / 
+ AN2XD1
Xp18039A19138__4319 FE_OFN50_TOTRawDataReg_31 enableMon VDD VSS 
+ TOTRawDataMon<31> / AN2XD1
Xp18039A19142__3680 TOTRawDataReg<18> enableMon VDD VSS TOTRawDataMon<18> / 
+ AN2XD1
Xp18039A19143__2802 TOTRawDataReg<26> enableMon VDD VSS TOTRawDataMon<26> / 
+ AN2XD1
Xp18039A19146__8246 TOTRawDataReg<1> enableMon VDD VSS TOTRawDataMon<1> / 
+ AN2XD1
Xp18039A19147__7098 TOTRawDataReg<3> enableMon VDD VSS TOTRawDataMon<3> / 
+ AN2XD1
Xp18029A__6131 CalCounterAReg<2> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalCounterAMon<2> / AN2XD1
Xp18039A19149__7482 TOTCounterAReg<1> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ TOTCounterAMon<1> / AN2XD1
Xp18039A19150__4733 TOTCounterAReg<0> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ TOTCounterAMon<0> / AN2XD1
Xp18039A19151__6161 TOTRawDataReg<22> enableMon VDD VSS TOTRawDataMon<22> / 
+ AN2XD1
Xp18039A19152__9315 TOTCounterBReg<2> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ TOTCounterBMon<2> / AN2XD1
Xp18039A19153__9945 TOTCounterBReg<0> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ TOTCounterBMon<0> / AN2XD1
Xp18039A19155__2346 FE_OFN58_TOTRawDataReg_7 enableMon VDD VSS 
+ TOTRawDataMon<7> / AN2XD1
Xp18039A19157__7410 TOTRawDataReg<29> enableMon VDD VSS TOTRawDataMon<29> / 
+ AN2XD1
Xp18039A19158__6417 FE_RN_23_0 enableMon VDD VSS TOTRawDataMon<10> / AN2XD1
Xp18039A19159__5477 FE_OFN126_TOTRawDataReg_11 enableMon VDD VSS 
+ TOTRawDataMon<11> / AN2XD1
Xp18039A19160__2398 TOTRawDataReg<2> enableMon VDD VSS TOTRawDataMon<2> / 
+ AN2XD1
Xp18029A19165__5526 TOACounterAReg<1> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ TOACounterAMon<1> / AN2XD1
Xp18039A19166__6783 TOTRawDataReg<27> enableMon VDD VSS TOTRawDataMon<27> / 
+ AN2XD1
Xp18039A19168__1617 TOACounterBReg<0> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ TOACounterBMon<0> / AN2XD1
Xp18029A19169__2802 TOACounterAReg<2> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ TOACounterAMon<2> / AN2XD1
Xp18039A19170__5122 TOTCounterAReg<2> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ TOTCounterAMon<2> / AN2XD1
Xp18039A19173__6131 FE_OFN156_TOTRawDataReg_14 enableMon VDD VSS 
+ TOTRawDataMon<14> / AN2XD1
Xp18039A19174__1881 CalCounterAReg<1> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalCounterAMon<1> / AN2XD1
Xp18039A19175__5115 TOTRawDataReg<23> enableMon VDD VSS TOTRawDataMon<23> / 
+ AN2XD1
Xp18039A19177__4733 FE_OFN56_TOTRawDataReg_9 enableMon VDD VSS 
+ TOTRawDataMon<9> / AN2XD1
Xp18039A19183 FE_OFN59_TOTRawDataReg_6 enableMon VDD VSS TOTRawDataMon<6> / 
+ AN2XD1
Xp18039A19185 FE_OFN57_TOTRawDataReg_8 enableMon VDD VSS TOTRawDataMon<8> / 
+ AN2XD1
Xp18039A19189 TOTRawDataReg<21> enableMon VDD VSS TOTRawDataMon<21> / AN2XD1
Xp18029A19190 TOACounterAReg<0> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ TOACounterAMon<0> / AN2XD1
Xp18039A19191 TOTRawDataReg<30> enableMon VDD VSS TOTRawDataMon<30> / AN2XD1
Xp18039A19192 TOACounterBReg<1> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ TOACounterBMon<1> / AN2XD1
Xp18039A19195 TOTRawDataReg<20> enableMon VDD VSS TOTRawDataMon<20> / AN2XD1
Xp18039A19197 CalCounterBReg<0> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalCounterBMon<0> / AN2XD1
Xp18039A19200 TOACounterBReg<2> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ TOACounterBMon<2> / AN2XD1
Xp18039A19205 TOTRawDataReg<15> enableMon VDD VSS TOTRawDataMon<15> / AN2XD1
Xp18039A19210 FE_OFN53_TOTRawDataReg_12 enableMon VDD VSS TOTRawDataMon<12> / 
+ AN2XD1
Xp18039A19211 CalCounterBReg<2> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalCounterBMon<2> / AN2XD1
Xp18039A19212 FE_OFN62_TOTRawDataReg_5 enableMon VDD VSS TOTRawDataMon<5> / 
+ AN2XD1
Xp18039A19216 CalCounterAReg<0> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalCounterAMon<0> / AN2XD1
Xp18039A19217 CalCounterBReg<1> FE_OFN158_FE_OFN17_enableMon VDD VSS 
+ CalCounterBMon<1> / AN2XD1
Xp18140A TOTRawDataReg<16> enableMon VDD VSS TOTRawDataMon<16> / AN2XD1
Xp18140A19222 TOTRawDataReg<28> enableMon VDD VSS TOTRawDataMon<28> / AN2XD1
Xp18140A19223 TOTRawDataReg<24> enableMon VDD VSS TOTRawDataMon<24> / AN2XD1
Xp18140A19224 TOTRawDataReg<4> enableMon VDD VSS TOTRawDataMon<4> / AN2XD1
Xp1006A U_CalEnc_finePhase<1> offset<1> VDD VSS n_97 / AN2XD1
Xp1466A n_85 n_84 VDD VSS n_86 / AN2XD1
Xp3657A n_63 n_798 VDD VSS n_65 / AN2XD1
Xp1999D n_53 FE_DBTN1_selRawCode VDD VSS n_1015 / AN2XD1
Xp2432D n_52 FE_DBTN1_selRawCode VDD VSS n_1016 / AN2XD1
Xp3653A n_49 FE_PHN545_selRawCode VDD VSS n_51 / AN2XD1
Xp3201A n_11 FE_PHN473_selRawCode VDD VSS n_13 / AN2XD1
XU_CalEnc_rem_35_34_p1708A U_CalEnc_rem_35_34_n_23 U_CalEnc_rem_35_34_n_9 VDD 
+ VSS n_1034 / AN2XD1
XU_CalEnc_rem_35_34_p1687A U_CalEnc_rem_35_34_n_6 U_CalEnc_rem_35_34_n_5 VDD 
+ VSS U_CalEnc_rem_35_34_n_9 / AN2XD1
XU_CalEnc_rem_35_34_p1501A U_CalEnc_rem_35_34_x[5]_22 U_CalEnc_rem_35_34_n_1 
+ VDD VSS U_CalEnc_rem_35_34_n_2 / AN2XD1
XU_CalEnc_rem_35_34_p1427A U_CalEnc_rem_35_34_ms[7][0] 
+ U_CalEnc_rem_35_34_x[0]_17 VDD VSS U_CalEnc_rem_35_34_n_0 / AN2XD1
XU_TOAEnc_U_fineEnc_Encoder1_rem_102_94_p1501A 
+ U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_n_1 
+ U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_x[5]_20 VDD VSS n_1065 / AN2XD1
XU_TOAEnc_U_fineEnc_Encoder1_rem_102_94_p1372A 
+ U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_n_1 
+ U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_x[4]_19 VDD VSS n_1064 / AN2XD1
XU_TOAEnc_rem_35_34_p1715A U_TOAEnc_rem_35_34_n_24 U_TOAEnc_rem_35_34_n_11 VDD 
+ VSS n_1050 / AN2XD1
XU_TOAEnc_rem_35_34_p1594A U_TOAEnc_rem_35_34_n_8 U_TOAEnc_rem_35_34_n_7 VDD 
+ VSS U_TOAEnc_rem_35_34_n_11 / AN2XD1
XU_TOAEnc_rem_35_34_p1411A U_TOAEnc_rem_35_34_x[4]_21 
+ U_TOAEnc_rem_35_34_x[3]_20 VDD VSS U_TOAEnc_rem_35_34_n_2 / AN2XD1
XU_TOAEnc_rem_35_34_p1636A U_TOAEnc_rem_35_34_x[2]_19 
+ U_TOAEnc_rem_35_34_x[1]_18 VDD VSS U_TOAEnc_rem_35_34_n_0 / AN2XD1
Xp0544A__8428 n_685 n_689 VDD VSS n_698 / AN2D4
Xp0529A18598__5122 n_687 n_678 VDD VSS n_690 / AN2D4
Xp0232D__7410 n_430 n_445 VDD VSS n_469 / AN2D4
Xp0242D18657__3680 n_442 n_440 VDD VSS n_454 / AN2D4
Xp0961A__6131 n_421 n_402 VDD VSS n_445 / AN2D4
Xp0045D__1666 n_420 n_428 VDD VSS n_441 / AN2D4
Xp0225A__4319 n_398 n_370 VDD VSS n_430 / AN2D4
Xp0007D__2883 n_387 n_391 VDD VSS n_407 / AN2D4
Xp1772A n_48 n_41 VDD VSS n_49 / AN2D4
Xp1743A n_10 n_6 VDD VSS n_11 / AN2D4
XU_TOAEnc_rem_35_34_p1590A U_TOAEnc_rem_35_34_n_14 U_TOAEnc_rem_35_34_x[4]_21 
+ VDD VSS U_TOAEnc_rem_35_34_n_19 / AN2D4
XU_TOAEnc_rem_35_34_p1495A U_TOAEnc_rem_35_34_n_13 U_TOAEnc_rem_35_34_x[3]_20 
+ VDD VSS U_TOAEnc_rem_35_34_n_14 / AN2D4
XU_TOAEnc_rem_35_34_p1346A U_TOAEnc_rem_35_34_ms[7][0] 
+ U_TOAEnc_rem_35_34_x[0]_17 VDD VSS U_TOAEnc_rem_35_34_n_1 / AN2D4
Xp0483A__5115 n_613 n_659 n_627 VDD VSS n_683 / AN3XD1
Xp1949A__5477 n_584 n_572 n_478 VDD VSS n_630 / AN3XD1
Xp2117A__2398 n_581 n_157 n_464 VDD VSS n_629 / AN3XD1
Xp0392A__5477 n_541 n_525 n_526 VDD VSS n_579 / AN3XD1
Xp0516A__2398 n_545 n_528 n_529 VDD VSS n_578 / AN3XD1
Xp0466A__5107 n_546 n_533 n_532 VDD VSS n_577 / AN3XD1
Xp0770A__6260 n_398 n_375 n_471 VDD VSS n_499 / AN3XD1
Xp0569A__6783 n_468 n_423 n_400 VDD VSS n_490 / AN3XD1
Xp0494A__3680 n_468 n_422 n_397 VDD VSS n_489 / AN3XD1
Xp0564A__5122 n_468 n_423 n_399 VDD VSS n_484 / AN3XD1
Xp0088A__7482 n_470 FE_DBTN0_n_149 n_393 VDD VSS n_476 / AN3XD1
Xp0356A18655__2883 n_375 n_429 n_371 VDD VSS n_459 / AN3XD1
Xp0477A18656__8428 n_448 n_435 n_411 VDD VSS n_457 / AN3XD1
Xp0502A__5526 n_448 n_436 n_416 VDD VSS n_456 / AN3XD1
Xp0429A18659__1705 n_448 n_436 n_403 VDD VSS n_451 / AN3XD1
Xp0450A18660__5122 n_448 n_435 n_404 VDD VSS n_450 / AN3XD1
Xp0270A__6161 n_430 n_359 n_365 VDD VSS n_438 / AN3XD1
Xp0268A18662__9945 n_375 n_398 n_409 VDD VSS n_444 / AN3XD1
Xp0081A__5526 FE_DBTN0_n_149 n_380 n_384 VDD VSS n_418 / AN3XD1
Xp1104A__6783 n_396 n_377 n_376 VDD VSS n_426 / AN3XD1
Xp0263A18664__3680 n_408 n_362 n_379 VDD VSS n_425 / AN3XD1
Xp0266A__1617 n_407 n_383 n_358 VDD VSS n_424 / AN3XD1
Xp0704A__5122 n_397 n_359 n_360 VDD VSS n_421 / AN3XD1
Xp7015A U_TOAEnc_finePhase<3> U_TOAEnc_finePhase<5> U_TOAEnc_finePhase<4> VDD 
+ VSS n_79 / AN3XD1
XU_CalEnc_U_fineEnc_Encoder1_rem_102_94_p0885A 
+ U_CalEnc_U_fineEnc_Encoder1_rem_102_94_x[4]_19 
+ U_CalEnc_U_fineEnc_Encoder1_rem_102_94_x[5]_20 
+ U_CalEnc_U_fineEnc_Encoder1_rem_102_94_n_1 VDD VSS 
+ U_CalEnc_U_fineEnc_Encoder1_rem_102_94_n_3 / AN3XD1
XU_TOAEnc_rem_35_34_p1447A U_TOAEnc_rem_35_34_n_2 U_TOAEnc_rem_35_34_n_0 
+ U_TOAEnc_rem_35_34_x[0]_17 VDD VSS U_TOAEnc_rem_35_34_n_3 / AN3XD1
Xp0253A__6783 n_594 n_593 n_581 n_582 VDD VSS n_662 / AN4XD1
Xp0459A18603__2802 n_569 n_567 n_561 n_544 VDD VSS n_659 / AN4XD1
Xp0455A18617__7482 n_575 n_584 n_573 n_574 VDD VSS n_613 / AN4XD1
Xp0257A__4733 n_587 n_586 n_588 n_585 VDD VSS n_612 / AN4XD1
Xp1997A__1666 n_562 n_485 n_475 n_474 VDD VSS n_590 / AN4XD1
Xp2331A__7098 n_508 n_481 n_152 n_500 VDD VSS n_565 / AN4XD1
Xp0686A__8246 n_444 n_443 n_364 n_376 VDD VSS n_483 / AN4XD1
Xp0640A18651__6131 n_444 n_443 n_377 n_363 VDD VSS n_480 / AN4XD1
Xp0521A__4319 n_447 n_424 n_389 n_379 VDD VSS n_458 / AN4XD1
Xp0379A__6783 n_447 n_425 n_383 n_387 VDD VSS n_455 / AN4XD1
Xp0441A__1617 n_447 n_424 n_362 n_390 VDD VSS n_453 / AN4XD1
Xp0382A18658__2802 n_447 n_425 n_358 n_391 VDD VSS n_452 / AN4XD1
Xp0471A18677__7098 n_298 n_304 n_312 n_303 VDD VSS n_388 / AN4XD1
Xp0628A__1881 n_259 n_184 n_218 n_229 VDD VSS n_386 / AN4XD1
Xp0491A__2883 n_317 n_295 n_290 n_284 VDD VSS n_377 / AN4XD1
Xp0776A18679__2346 n_265 n_267 n_326 n_238 VDD VSS n_376 / AN4XD1
Xp0633A__5107 n_237 n_258 n_234 n_209 VDD VSS n_371 / AN4XD1
Xp0620A__6260 n_271 n_214 n_274 n_249 VDD VSS n_370 / AN4XD1
Xp0654A18682__8428 n_206 n_208 n_205 n_247 VDD VSS n_368 / AN4XD1
Xp0462A18683__6783 n_248 n_203 n_202 n_201 VDD VSS n_366 / AN4XD1
Xp0453A18684__3680 n_198 n_182 n_200 n_246 VDD VSS n_365 / AN4XD1
Xp0466A18685__1617 n_262 n_187 n_186 n_243 VDD VSS n_364 / AN4XD1
Xp0464A18686__2802 n_191 n_189 n_188 n_323 VDD VSS n_363 / AN4XD1
Xp0615A__5122 n_196 n_195 n_207 n_245 VDD VSS n_360 / AN4XD1
Xp0595A__8246 n_244 n_185 n_194 n_193 VDD VSS n_359 / AN4XD1
Xp7073A n_79 U_TOAEnc_finePhase<0> U_TOAEnc_finePhase<2> U_TOAEnc_finePhase<1> 
+ VDD VSS n_81 / AN4XD1
Xp1789A U_CalEnc_rem_35_34_n_17 n_1029 U_CalEnc_rem_35_34_n_11 
+ U_CalEnc_rem_35_34_n_4 VDD VSS n_44 / AN4XD1
Xp1747A n_1048 n_1045 U_TOAEnc_rem_35_34_n_12 U_TOAEnc_rem_35_34_n_6 VDD VSS 
+ n_9 / AN4XD1
XU_CalEnc_U_fineEnc_Encoder1_rem_102_94_p0812A 
+ U_CalEnc_U_fineEnc_Encoder1_rem_102_94_x[3]_18 
+ U_CalEnc_U_fineEnc_Encoder1_rem_102_94_x[2]_17 n_753 n_745 VDD VSS 
+ U_CalEnc_U_fineEnc_Encoder1_rem_102_94_n_1 / AN4XD1
XU_CalEnc_rem_35_34_p1406A U_CalEnc_rem_35_34_x[4]_21 
+ U_CalEnc_rem_35_34_x[3]_20 U_CalEnc_rem_35_34_x[2]_19 
+ U_CalEnc_rem_35_34_x[1]_18 VDD VSS U_CalEnc_rem_35_34_n_1 / AN4XD1
XU_TOAEnc_rem_35_34_p1468A U_TOAEnc_rem_35_34_ms[7][0] 
+ U_TOAEnc_rem_35_34_x[5]_22 U_TOAEnc_rem_35_34_n_2 U_TOAEnc_rem_35_34_n_0 VDD 
+ VSS U_TOAEnc_rem_35_34_n_4 / AN4XD1
Xp0833D__4319 n_756 n_648 n_758 U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_x[3]_18 
+ VDD VSS / HA1D2
Xp1004D__8428 n_754 FE_OFN128_n_560 n_757 
+ U_CalEnc_U_fineEnc_Encoder1_rem_102_94_x[2]_17 VDD VSS / HA1D2
Xg19280 n_663 n_758 UNCONNECTED2 
+ U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_x[4]_19 VDD VSS / HA1D2
XU_CalEnc_rem_35_34_p1566A U_CalEnc_rem_35_34_n_10 U_CalEnc_rem_35_34_x[3]_20 
+ U_CalEnc_rem_35_34_n_16 U_CalEnc_rem_35_34_n_17 VDD VSS / HA1D2
XU_CalEnc_rem_35_34_p1557A U_CalEnc_rem_35_34_n_3 U_CalEnc_rem_35_34_x[2]_19 
+ U_CalEnc_rem_35_34_n_10 U_CalEnc_rem_35_34_n_11 VDD VSS / HA1D2
XU_TOAEnc_rem_35_34_p1458A U_TOAEnc_rem_35_34_n_5 U_TOAEnc_rem_35_34_x[2]_19 
+ U_TOAEnc_rem_35_34_n_13 U_TOAEnc_rem_35_34_n_12 VDD VSS / HA1D2
XU_TOAEnc_rem_35_34_p1383A U_TOAEnc_rem_35_34_n_1 U_TOAEnc_rem_35_34_x[1]_18 
+ U_TOAEnc_rem_35_34_n_5 U_TOAEnc_rem_35_34_n_6 VDD VSS / HA1D2
XFE_RC_92_0 FE_PHN503_TOTRawData_24 TOTRawDataReg<24> enableMon VDD VSS n_982 
+ / ND3D1
Xp0406A__7098 n_468 n_422 n_401 VDD VSS n_481 / ND3D1
Xp0977A__1617 n_217 n_215 n_227 VDD VSS n_374 / ND3D1
XU_CalEnc_rem_35_34_p1526A U_CalEnc_rem_35_34_x[6]_23 U_CalEnc_rem_35_34_n_2 
+ U_CalEnc_rem_35_34_ms[7][0] VDD VSS U_CalEnc_rem_35_34_n_6 / ND3D1
XU_CalEnc_rem_35_34_p1605A U_CalEnc_rem_35_34_x[6]_23 U_CalEnc_rem_35_34_n_2 
+ U_CalEnc_rem_35_34_x[0]_17 VDD VSS U_CalEnc_rem_35_34_n_5 / ND3D1
XU_TOAEnc_rem_35_34_p1439A U_TOAEnc_rem_35_34_x[6]_23 U_TOAEnc_rem_35_34_n_3 
+ U_TOAEnc_rem_35_34_x[5]_22 VDD VSS U_TOAEnc_rem_35_34_n_7 / ND3D1
Xp0703A__1617 TOARawDataReg<48> TOARawDataReg<47> VDD VSS n_326 / XOR2D1
Xp0589A__1705 FE_OFN73_TOARawDataReg_8 FE_OFN74_TOARawDataReg_7 VDD VSS n_324 
+ / XOR2D1
Xp0412A__5122 TOARawDataReg<39> TOARawDataReg<40> VDD VSS n_323 / XOR2D1
Xp0462A18722__5115 TOARawDataReg<38> TOARawDataReg<39> VDD VSS n_317 / XOR2D1
Xp0424A18725__6161 TOARawDataReg<31> TOARawDataReg<32> VDD VSS n_312 / XOR2D1
Xp0406A18727__5477 TOARawDataReg<33> TOARawDataReg<34> VDD VSS n_304 / XOR2D1
Xp0393A__2398 TOARawDataReg<32> TOARawDataReg<33> VDD VSS n_303 / XOR2D1
Xp0418A__8428 TOARawDataReg<34> TOARawDataReg<35> VDD VSS n_298 / XOR2D1
Xp0428A18729__6783 TOARawDataReg<36> TOARawDataReg<37> VDD VSS n_295 / XOR2D1
Xp0423A__2802 TOARawDataReg<37> TOARawDataReg<38> VDD VSS n_290 / XOR2D1
Xp0417A18733__7098 TOARawDataReg<35> TOARawDataReg<36> VDD VSS n_284 / XOR2D1
Xp0494A18736__2346 TOARawDataReg<4> FE_OFN78_TOARawDataReg_3 VDD VSS n_274 / 
+ XOR2D1
Xp0553A__7410 FE_OFN77_TOARawDataReg_5 FE_OFN101_TOARawDataReg_6 VDD VSS n_271 
+ / XOR2D1
Xp0698A__2398 TOARawDataReg<48> TOARawDataReg<49> VDD VSS n_267 / XOR2D1
Xp0667A__6260 TOARawDataReg<49> TOARawDataReg<50> VDD VSS n_265 / XOR2D1
Xp0407A__5526 TOARawDataReg<43> TOARawDataReg<44> VDD VSS n_262 / XOR2D1
Xp0564A18748__1617 TOARawDataReg<54> TOARawDataReg<55> VDD VSS n_259 / XOR2D1
Xp0557A__2802 TOARawDataReg<55> TOARawDataReg<56> VDD VSS n_258 / XOR2D1
Xp0542A__1881 FE_OFN101_TOARawDataReg_6 FE_OFN74_TOARawDataReg_7 VDD VSS n_249 
+ / XOR2D1
Xp0434A18752__5115 TOARawDataReg<22> TOARawDataReg<23> VDD VSS n_248 / XOR2D1
Xp0575A__7482 FE_OFN68_TOARawDataReg_14 TOARawDataReg<15> VDD VSS n_247 / 
+ XOR2D1
Xp0401A18753__4733 TOARawDataReg<23> TOARawDataReg<24> VDD VSS n_246 / XOR2D1
Xp0536A18754__6161 TOARawDataReg<16> TOARawDataReg<15> VDD VSS n_245 / XOR2D1
Xp0538A18755__9315 TOARawDataReg<30> TOARawDataReg<31> VDD VSS n_244 / XOR2D1
Xp0414A__9945 TOARawDataReg<46> TOARawDataReg<47> VDD VSS n_243 / XOR2D1
Xp0560A__2346 TOARawDataReg<10> FE_OFN71_TOARawDataReg_11 VDD VSS n_241 / 
+ XOR2D1
Xp0511A__5477 TOARawDataReg<57> TOARawDataReg<58> VDD VSS n_237 / XOR2D1
Xp0482A__6260 TOARawDataReg<56> TOARawDataReg<57> VDD VSS n_234 / XOR2D1
Xp0483A18761__6783 TOARawDataReg<52> TOARawDataReg<51> VDD VSS n_229 / XOR2D1
Xp0505A__7098 TOARawDataReg<52> TOARawDataReg<53> VDD VSS n_218 / XOR2D1
Xp0518A18768__9945 FE_OFN71_TOARawDataReg_11 FE_OFN70_TOARawDataReg_12 VDD VSS 
+ n_208 / XOR2D1
Xp0492A18769__2883 TOARawDataReg<16> TOARawDataReg<17> VDD VSS n_207 / XOR2D1
Xp0546A__2346 FE_OFN110_TOARawDataReg_13 FE_OFN68_TOARawDataReg_14 VDD VSS 
+ n_206 / XOR2D1
Xp0399A18771__6417 TOARawDataReg<20> TOARawDataReg<21> VDD VSS n_203 / XOR2D1
Xp0394A__5477 TOARawDataReg<21> TOARawDataReg<22> VDD VSS n_202 / XOR2D1
Xp0388A__2398 TOARawDataReg<19> TOARawDataReg<20> VDD VSS n_201 / XOR2D1
Xp0374A__5107 TOARawDataReg<25> TOARawDataReg<26> VDD VSS n_200 / XOR2D1
Xp0400A__4319 TOARawDataReg<26> TOARawDataReg<27> VDD VSS n_198 / XOR2D1
Xp0482A18773__5526 TOARawDataReg<18> TOARawDataReg<19> VDD VSS n_196 / XOR2D1
Xp0472A18774__6783 TOARawDataReg<17> TOARawDataReg<18> VDD VSS n_195 / XOR2D1
Xp0479D__3680 TOARawDataReg<27> TOARawDataReg<28> VDD VSS n_194 / XOR2D1
Xp0475D__1617 TOARawDataReg<29> TOARawDataReg<30> VDD VSS n_193 / XOR2D1
Xp0423A18776__5122 TOARawDataReg<40> TOARawDataReg<41> VDD VSS n_189 / XOR2D1
Xp0397A__8246 TOARawDataReg<41> TOARawDataReg<42> VDD VSS n_188 / XOR2D1
Xp0397A18777__7098 TOARawDataReg<45> TOARawDataReg<46> VDD VSS n_187 / XOR2D1
Xp0392A18778__6131 TOARawDataReg<44> TOARawDataReg<45> VDD VSS n_186 / XOR2D1
Xp0483A18779__1881 TOARawDataReg<28> TOARawDataReg<29> VDD VSS n_185 / XOR2D1
Xp0482A18780__5115 TOARawDataReg<53> TOARawDataReg<54> VDD VSS n_184 / XOR2D1
Xp0391A__7482 TOARawDataReg<24> TOARawDataReg<25> VDD VSS n_182 / XOR2D1
Xp1490D n_104 n_95 VDD VSS U_CalEnc_rem_35_34_x[6]_23 / XOR2D1
Xp1617D n_98 n_99 VDD VSS U_CalEnc_rem_35_34_x[1]_18 / XOR2D1
Xp1464D n_92 n_82 VDD VSS U_TOAEnc_rem_35_34_x[6]_23 / XOR2D1
Xp1580D19282 n_86 n_87 VDD VSS U_TOAEnc_rem_35_34_x[1]_18 / XOR2D1
XU_TOAEnc_rem_35_34_p1754D U_TOAEnc_rem_35_34_n_10 U_TOAEnc_rem_35_34_n_9 VDD 
+ VSS n_1045 / XOR2D1
Xp1063D__6260 n_757 n_649 n_759 U_CalEnc_U_fineEnc_Encoder1_rem_102_94_x[3]_18 
+ VDD VSS / HA1D1
Xp1061D U_CalEnc_finePhase<0> offset<0> n_99 U_CalEnc_rem_35_34_x[0]_17 VDD 
+ VSS / HA1D1
Xp1090D U_TOAEnc_finePhase<0> offset<0> n_87 U_TOAEnc_rem_35_34_x[0]_17 VDD 
+ VSS / HA1D1
XU_CalEnc_rem_35_34_p1640A U_CalEnc_rem_35_34_n_19 U_CalEnc_rem_35_34_x[5]_22 
+ U_CalEnc_rem_35_34_n_22 U_CalEnc_rem_35_34_n_23 VDD VSS / HA1D1
XU_CalEnc_rem_35_34_p1619A U_CalEnc_rem_35_34_n_16 U_CalEnc_rem_35_34_x[4]_21 
+ U_CalEnc_rem_35_34_n_19 U_CalEnc_rem_35_34_n_20 VDD VSS / HA1D1
XU_CalEnc_rem_35_34_p1465A U_CalEnc_rem_35_34_n_0 U_CalEnc_rem_35_34_x[1]_18 
+ U_CalEnc_rem_35_34_n_3 U_CalEnc_rem_35_34_n_4 VDD VSS / HA1D1
XU_TOAEnc_rem_35_34_p1640A U_TOAEnc_rem_35_34_n_19 U_TOAEnc_rem_35_34_x[5]_22 
+ U_TOAEnc_rem_35_34_n_23 U_TOAEnc_rem_35_34_n_24 VDD VSS / HA1D1
Xp0607A__2398 n_685 n_688 n_678 VDD VSS n_700 / OA21D1
Xp0500A__5107 n_679 n_680 n_675 VDD VSS n_699 / OA21D1
Xp0416A__8246 n_574 n_207 n_579 VDD VSS n_628 / OA21D1
Xp0518A__7098 n_572 n_227 n_571 VDD VSS n_627 / OA21D1
Xp0278A__5115 n_588 n_213 n_551 VDD VSS n_624 / OA21D1
Xp0424A__5526 n_573 n_182 n_505 VDD VSS n_607 / OA21D1
Xp4176A n_75 n_766 n_780 VDD VSS n_77 / OA21D1
Xp4097A n_73 n_767 n_781 VDD VSS n_75 / OA21D1
Xp4003A n_69 n_765 n_804 VDD VSS n_73 / OA21D1
Xp4618A n_67 n_769 n_796 VDD VSS n_70 / OA21D1
Xp3912A n_67 n_791 n_4578_BAR VDD VSS n_69 / OA21D1
Xp3790A n_65 n_768 n_777 VDD VSS n_67 / OA21D1
Xp4297A n_796 n_46 n_45 VDD VSS n_4578_BAR / OA21D1
XU_CalEnc_rem_35_34_p1701A U_CalEnc_rem_35_34_n_22 U_CalEnc_rem_35_34_x[6]_23 
+ U_CalEnc_rem_35_34_n_9 VDD VSS n_1035 / OA21D1
XU_TOAEnc_rem_35_34_p1722A U_TOAEnc_rem_35_34_n_23 U_TOAEnc_rem_35_34_x[6]_23 
+ U_TOAEnc_rem_35_34_n_11 VDD VSS n_1051 / OA21D1
Xp0536A__6131 n_623 n_614 n_660 n_642 VDD VSS n_685 / AN4D2
Xp0668A__4319 n_241 n_211 n_263 n_324 VDD VSS n_369 / AN4D2
XU_TOAEnc_U_fineEnc_Encoder1_rem_102_94_p0902A 
+ U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_x[3]_18 
+ U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_x[2]_17 
+ U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_x[1]_16 
+ U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_x[0]_15 VDD VSS 
+ U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_n_0 / AN4D2
XFE_RC_6_0 FE_RN_3_0 FE_RN_1_0 VDD VSS n_52 / INR2D1
Xp0810D__6417 n_693 n_697 VDD VSS n_705 / INR2D1
Xp7204D__6260 FE_OFN82_CalRawDataReg_62 FE_PHN473_selRawCode VDD VSS n_1013 / 
+ INR2D1
Xg19271 n_470 n_419 VDD VSS n_124 / INR2D1
Xg19273 n_417 n_432 VDD VSS n_122 / INR2D1
Xg19274 n_412 n_434 VDD VSS n_121 / INR2D1
Xg19275 n_408 n_434 VDD VSS n_120 / INR2D1
Xg19276 n_407 n_432 VDD VSS n_119 / INR2D1
Xg19285 n_27 U_TOAEnc_finePhase<5> VDD VSS n_1 / INR2D1
XU_CalEnc_U_fineEnc_Encoder1_rem_102_94_p0944A n_753 
+ U_CalEnc_U_fineEnc_Encoder1_rem_102_94_n_3 VDD VSS n_1074 / INR2D1
XU_CalEnc_U_fineEnc_Encoder1_rem_102_94_p1007A n_745 
+ U_CalEnc_U_fineEnc_Encoder1_rem_102_94_n_3 VDD VSS n_1073 / INR2D1
XU_CalEnc_U_fineEnc_Encoder1_rem_102_94_p1251A 
+ U_CalEnc_U_fineEnc_Encoder1_rem_102_94_x[3]_18 
+ U_CalEnc_U_fineEnc_Encoder1_rem_102_94_n_3 VDD VSS n_1076 / INR2D1
XU_CalEnc_U_fineEnc_Encoder1_rem_102_94_g2 
+ U_CalEnc_U_fineEnc_Encoder1_rem_102_94_x[2]_17 
+ U_CalEnc_U_fineEnc_Encoder1_rem_102_94_n_3 VDD VSS n_1075 / INR2D1
XU_TOAEnc_U_fineEnc_Encoder1_rem_102_94_p1178A 
+ U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_x[2]_17 
+ U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_n_2 VDD VSS n_1062 / INR2D1
XU_TOAEnc_U_fineEnc_Encoder1_rem_102_94_p1012A 
+ U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_x[1]_16 
+ U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_n_2 VDD VSS n_1061 / INR2D1
XU_TOAEnc_U_fineEnc_Encoder1_rem_102_94_p1064A 
+ U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_x[0]_15 
+ U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_n_2 VDD VSS n_1060 / INR2D1
XU_TOAEnc_U_fineEnc_Encoder1_rem_102_94_p1350A 
+ U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_x[3]_18 
+ U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_n_2 VDD VSS n_1063 / INR2D1
Xp1107D__5107 n_759 n_664 VDD VSS 
+ U_CalEnc_U_fineEnc_Encoder1_rem_102_94_x[4]_19 / CKXOR2D1
Xp0551A__4319 n_726 n_721 VDD VSS n_728 / CKXOR2D1
Xp6696D__7410 n_162 TOACounterAReg<2> VDD VSS n_1044 / CKXOR2D1
Xp6494D__6417 n_163 CalCounterAReg<2> VDD VSS n_1028 / CKXOR2D1
Xp0884A__2883 FE_OFN107_TOARawDataReg_60 TOARawDataReg<59> VDD VSS n_275 / 
+ CKXOR2D1
Xp0882A__6417 FE_OFN107_TOARawDataReg_60 TOARawDataReg<61> VDD VSS n_270 / 
+ CKXOR2D1
Xp0522A__8428 FE_OFN72_TOARawDataReg_9 TOARawDataReg<10> VDD VSS n_263 / 
+ CKXOR2D1
Xp0634A__6417 TOARawDataReg<50> TOARawDataReg<51> VDD VSS n_238 / CKXOR2D1
Xp0824A__1617 TOARawDataReg<0> FE_OFN80_TOARawDataReg_1 VDD VSS n_227 / 
+ CKXOR2D1
Xp0826A__6131 FE_OFN103_TOARawDataReg_2 FE_OFN80_TOARawDataReg_1 VDD VSS n_217 
+ / CKXOR2D1
Xp0522A18767__6161 FE_OFN73_TOARawDataReg_8 FE_OFN72_TOARawDataReg_9 VDD VSS 
+ n_211 / CKXOR2D1
Xp0488A__9315 TOARawDataReg<58> TOARawDataReg<59> VDD VSS n_209 / CKXOR2D1
Xp0508A__1666 FE_OFN70_TOARawDataReg_12 FE_OFN110_TOARawDataReg_13 VDD VSS 
+ n_205 / CKXOR2D1
XU_CalEnc_rem_35_34_p1720D U_CalEnc_rem_35_34_n_12 U_CalEnc_rem_35_34_n_8 VDD 
+ VSS n_1029 / CKXOR2D1
Xp0064D__5477 n_441 n_120 VDD VSS n_466 / AN2D1
Xp0053D__5107 n_441 n_121 VDD VSS n_462 / AN2D1
XU_CalEnc_U_fineEnc_Encoder1_rem_102_94_p1389A 
+ U_CalEnc_U_fineEnc_Encoder1_rem_102_94_x[4]_19 
+ U_CalEnc_U_fineEnc_Encoder1_rem_102_94_n_2 VDD VSS n_1077 / AN2D1
XU_CalEnc_U_fineEnc_Encoder1_rem_102_94_p1533A 
+ U_CalEnc_U_fineEnc_Encoder1_rem_102_94_n_2 
+ U_CalEnc_U_fineEnc_Encoder1_rem_102_94_x[5]_20 VDD VSS n_1078 / CKAN2D1
XCalRawDataReg_reg[31] rc_gclk_4262 FE_PHN455_CalRawData_31 CalRawDataReg<31> 
+ VDD VSS / DFQD1
XCalRawDataReg_reg[32] rc_gclk_4259 FE_PHN637_CalRawData_32 CalRawDataReg<32> 
+ VDD VSS / DFQD1
XCalRawDataReg_reg[34] rc_gclk_4253 FE_PHN588_CalRawData_34 CalRawDataReg<34> 
+ VDD VSS / DFQD1
XCalRawDataReg_reg[35] rc_gclk_4250 FE_PHN394_CalRawData_35 CalRawDataReg<35> 
+ VDD VSS / DFQD1
XCalRawDataReg_reg[36] rc_gclk_4247 FE_PHN373_CalRawData_36 CalRawDataReg<36> 
+ VDD VSS / DFQD1
XCalRawDataReg_reg[37] rc_gclk_4242 FE_PHN523_CalRawData_37 CalRawDataReg<37> 
+ VDD VSS / DFQD1
XCalRawDataReg_reg[38] rc_gclk_4239 FE_PHN613_CalRawData_38 CalRawDataReg<38> 
+ VDD VSS / DFQD1
XCalRawDataReg_reg[52] rc_gclk_4181 FE_PHN615_CalRawData_52 CalRawDataReg<52> 
+ VDD VSS / DFQD1
XTOARawDataReg_reg[1] rc_gclk_4108 FE_PHN418_TOARawData_1 TOARawDataReg<1> VDD 
+ VSS / DFQD1
XTOARawDataReg_reg[2] rc_gclk_4103 FE_PHN463_TOARawData_2 TOARawDataReg<2> VDD 
+ VSS / DFQD1
XTOARawDataReg_reg[5] rc_gclk_4092 FE_PHN452_TOARawData_5 TOARawDataReg<5> VDD 
+ VSS / DFQD1
XTOARawDataReg_reg[6] rc_gclk_4089 FE_PHN462_TOARawData_6 TOARawDataReg<6> VDD 
+ VSS / DFQD1
XTOARawDataReg_reg[7] rc_gclk_4086 FE_PHN454_TOARawData_7 TOARawDataReg<7> VDD 
+ VSS / DFQD1
XTOARawDataReg_reg[8] rc_gclk_4083 FE_PHN458_TOARawData_8 TOARawDataReg<8> VDD 
+ VSS / DFQD1
XTOARawDataReg_reg[9] rc_gclk_4080 FE_PHN413_TOARawData_9 TOARawDataReg<9> VDD 
+ VSS / DFQD1
XTOARawDataReg_reg[10] rc_gclk_4075 FE_PHN416_TOARawData_10 TOARawDataReg<10> 
+ VDD VSS / DFQD1
XTOARawDataReg_reg[11] rc_gclk_4070 FE_PHN461_TOARawData_11 TOARawDataReg<11> 
+ VDD VSS / DFQD1
XTOARawDataReg_reg[12] rc_gclk_4067 FE_PHN457_TOARawData_12 TOARawDataReg<12> 
+ VDD VSS / DFQD1
XTOARawDataReg_reg[13] rc_gclk_4064 FE_PHN460_TOARawData_13 TOARawDataReg<13> 
+ VDD VSS / DFQD1
XTOARawDataReg_reg[14] rc_gclk_4061 FE_PHN425_TOARawData_14 TOARawDataReg<14> 
+ VDD VSS / DFQD1
XTOARawDataReg_reg[15] rc_gclk_4056 FE_PHN407_TOARawData_15 TOARawDataReg<15> 
+ VDD VSS / DFQD1
XTOARawDataReg_reg[21] rc_gclk_4036 FE_PHN445_TOARawData_21 TOARawDataReg<21> 
+ VDD VSS / DFQD1
XTOARawDataReg_reg[22] rc_gclk_4033 FE_PHN403_TOARawData_22 TOARawDataReg<22> 
+ VDD VSS / DFQD1
XTOARawDataReg_reg[24] rc_gclk_4025 FE_PHN450_TOARawData_24 TOARawDataReg<24> 
+ VDD VSS / DFQD1
XTOARawDataReg_reg[28] rc_gclk_4011 FE_PHN451_TOARawData_28 TOARawDataReg<28> 
+ VDD VSS / DFQD1
XTOARawDataReg_reg[29] rc_gclk_4008 FE_PHN405_TOARawData_29 TOARawDataReg<29> 
+ VDD VSS / DFQD1
XTOARawDataReg_reg[30] rc_gclk_4003 FE_PHN632_TOARawData_30 TOARawDataReg<30> 
+ VDD VSS / DFQD1
XTOARawDataReg_reg[32] rc_gclk_3997 FE_PHN448_TOARawData_32 TOARawDataReg<32> 
+ VDD VSS / DFQD1
XTOARawDataReg_reg[33] rc_gclk_3994 FE_PHN406_TOARawData_33 TOARawDataReg<33> 
+ VDD VSS / DFQD1
XTOARawDataReg_reg[34] rc_gclk_3989 FE_PHN404_TOARawData_34 TOARawDataReg<34> 
+ VDD VSS / DFQD1
XTOARawDataReg_reg[35] rc_gclk_3984 FE_PHN629_TOARawData_35 TOARawDataReg<35> 
+ VDD VSS / DFQD1
XTOARawDataReg_reg[36] rc_gclk_3981 FE_PHN583_TOARawData_36 TOARawDataReg<36> 
+ VDD VSS / DFQD1
XTOARawDataReg_reg[37] rc_gclk_3978 FE_PHN639_TOARawData_37 TOARawDataReg<37> 
+ VDD VSS / DFQD1
XTOARawDataReg_reg[38] rc_gclk_3975 FE_PHN526_TOARawData_38 TOARawDataReg<38> 
+ VDD VSS / DFQD1
XTOARawDataReg_reg[39] rc_gclk_3972 FE_PHN640_TOARawData_39 TOARawDataReg<39> 
+ VDD VSS / DFQD1
XTOARawDataReg_reg[40] rc_gclk_3967 FE_PHN612_TOARawData_40 TOARawDataReg<40> 
+ VDD VSS / DFQD1
XTOARawDataReg_reg[49] rc_gclk_3934 FE_PHN438_TOARawData_49 TOARawDataReg<49> 
+ VDD VSS / DFQD1
XTOARawDataReg_reg[51] rc_gclk_3926 FE_PHN657_TOARawData_51 TOARawDataReg<51> 
+ VDD VSS / DFQD1
XTOARawDataReg_reg[60] rc_gclk_3891 FE_PHN437_TOARawData_60 TOARawDataReg<60> 
+ VDD VSS / DFQD1
XCal_codeReg_reg[9] rc_gclk_4408 n_115 FE_OFN38_Cal_codeReg_9 VDD VSS / DFQD1
XCal_codeReg_reg[8] rc_gclk_4408 n_116 FE_OFN39_Cal_codeReg_8 VDD VSS / DFQD1
XCal_codeReg_reg[6] rc_gclk_4408 n_110 FE_OFN41_Cal_codeReg_6 VDD VSS / DFQD1
XCal_codeReg_reg[2] rc_gclk_4408 n_112 FE_OFN45_Cal_codeReg_2 VDD VSS / DFQD1
XCal_codeReg_reg[1] rc_gclk_4408 n_109 FE_OFN46_Cal_codeReg_1 VDD VSS / DFQD1
XCal_codeReg_reg[4] rc_gclk_4408 n_114 FE_OFN43_Cal_codeReg_4 VDD VSS / DFQD1
XCal_codeReg_reg[7] rc_gclk_4408 n_108 FE_OFN40_Cal_codeReg_7 VDD VSS / DFQD1
XCal_codeReg_reg[5] rc_gclk_4408 n_111 FE_OFN42_Cal_codeReg_5 VDD VSS / DFQD1
XCal_codeReg_reg[3] rc_gclk_4408 n_113 FE_OFN44_Cal_codeReg_3 VDD VSS / DFQD1
XCal_codeReg_reg[0] rc_gclk_4408 FE_PHN513_n_80 FE_OFN47_Cal_codeReg_0 VDD VSS 
+ / DFQD1
XTOA_codeReg_reg[1] rc_gclk_4408 FE_OFN99_TOAcode_1 FE_OFN36_TOA_codeReg_1 VDD 
+ VSS / DFQD1
XTOA_codeReg_reg[9] rc_gclk_4408 TOAcode<9> FE_OFN28_TOA_codeReg_9 VDD VSS / 
+ DFQD1
XTOA_codeReg_reg[2] rc_gclk_4408 TOAcode<2> FE_OFN35_TOA_codeReg_2 VDD VSS / 
+ DFQD1
XTOA_codeReg_reg[6] rc_gclk_4408 TOAcode<6> FE_OFN31_TOA_codeReg_6 VDD VSS / 
+ DFQD1
XTOA_codeReg_reg[0] rc_gclk_4408 TOAcode<0> FE_OFN37_TOA_codeReg_0 VDD VSS / 
+ DFQD1
XTOA_codeReg_reg[4] rc_gclk_4408 TOAcode<4> FE_OFN33_TOA_codeReg_4 VDD VSS / 
+ DFQD1
XTOA_codeReg_reg[5] rc_gclk_4408 TOAcode<5> FE_OFN32_TOA_codeReg_5 VDD VSS / 
+ DFQD1
XTOA_codeReg_reg[8] rc_gclk_4408 TOAcode<8> FE_OFN29_TOA_codeReg_8 VDD VSS / 
+ DFQD1
XTOA_codeReg_reg[7] rc_gclk_4408 TOAcode<7> FE_OFN30_TOA_codeReg_7 VDD VSS / 
+ DFQD1
XTOA_codeReg_reg[3] rc_gclk_4408 TOAcode<3> FE_OFN34_TOA_codeReg_3 VDD VSS / 
+ DFQD1
XTOT_codeReg_reg[5] rc_gclk_4408 n_0 FE_OFN22_TOT_codeReg_5 VDD VSS / DFQD1
XCalCounterAReg_reg[1] rc_gclk_4406 FE_PHN366_CalCounterA_1 CalCounterAReg<1> 
+ VDD VSS / DFQD1
XCalCounterAReg_reg[2] rc_gclk_4401 FE_PHN653_CalCounterA_2 CalCounterAReg<2> 
+ VDD VSS / DFQD1
XCalCounterBReg_reg[0] rc_gclk_4396 FE_PHN625_CalCounterB_0 CalCounterBReg<0> 
+ VDD VSS / DFQD1
XTOT_codeReg_reg[4] rc_gclk_4408 TOTcode<4> FE_OFN23_TOT_codeReg_4 VDD VSS / 
+ DFQD1
XCalCounterBReg_reg[1] rc_gclk_4391 FE_PHN630_CalCounterB_1 CalCounterBReg<1> 
+ VDD VSS / DFQD1
XCalCounterBReg_reg[2] rc_gclk_4388 FE_PHN636_CalCounterB_2 CalCounterBReg<2> 
+ VDD VSS / DFQD1
XTOACounterAReg_reg[0] rc_gclk_4142 FE_PHN628_TOACounterA_0 TOACounterAReg<0> 
+ VDD VSS / DFQD1
XTOT_codeReg_reg[1] rc_gclk_4408 TOTcode<1> FE_OFN26_TOT_codeReg_1 VDD VSS / 
+ DFQD1
XTOACounterAReg_reg[1] rc_gclk_4138 FE_PHN631_TOACounterA_1 TOACounterAReg<1> 
+ VDD VSS / DFQD1
XTOACounterAReg_reg[2] rc_gclk_4133 FE_PHN400_TOACounterA_2 TOACounterAReg<2> 
+ VDD VSS / DFQD1
XTOACounterBReg_reg[0] rc_gclk_4128 FE_PHN364_TOACounterB_0 TOACounterBReg<0> 
+ VDD VSS / DFQD1
XTOACounterBReg_reg[1] rc_gclk_4123 FE_PHN584_TOACounterB_1 TOACounterBReg<1> 
+ VDD VSS / DFQD1
XTOACounterBReg_reg[2] rc_gclk_4118 FE_PHN582_TOACounterB_2 TOACounterBReg<2> 
+ VDD VSS / DFQD1
XTOARawDataReg_reg[62] rc_gclk_3885 FE_PHN471_TOARawData_62 TOARawDataReg<62> 
+ VDD VSS / DFQD1
XTOT_codeReg_reg[8] rc_gclk_4408 FE_PHN516_TOTcode_8 FE_OFN19_TOT_codeReg_8 
+ VDD VSS / DFQD1
XTOTRawDataReg_reg[25] rc_gclk_3767 FE_PHN570_TOTRawData_25 TOTRawDataReg<25> 
+ VDD VSS / DFQD1
XTOTCounterAReg_reg[1] rc_gclk_3877 FE_PHN548_TOTCounterA_1 TOTCounterAReg<1> 
+ VDD VSS / DFQD1
XTOTCounterAReg_reg[2] rc_gclk_3874 FE_PHN547_TOTCounterA_2 TOTCounterAReg<2> 
+ VDD VSS / DFQD1
XTOTCounterBReg_reg[0] rc_gclk_3871 FE_PHN564_TOTCounterB_0 TOTCounterBReg<0> 
+ VDD VSS / DFQD1
XTOTRawDataReg_reg[21] rc_gclk_3783 FE_PHN567_TOTRawData_21 TOTRawDataReg<21> 
+ VDD VSS / DFQD1
XTOTCounterBReg_reg[1] rc_gclk_3868 FE_PHN562_TOTCounterB_1 TOTCounterBReg<1> 
+ VDD VSS / DFQD1
XTOTCounterBReg_reg[2] rc_gclk_3865 FE_PHN585_TOTCounterB_2 TOTCounterBReg<2> 
+ VDD VSS / DFQD1
XTOTRawDataReg_reg[0] rc_gclk_3860 FE_PHN549_TOTRawData_0 TOTRawDataReg<0> VDD 
+ VSS / DFQD1
XTOTRawDataReg_reg[17] rc_gclk_3797 FE_PHN554_TOTRawData_17 TOTRawDataReg<17> 
+ VDD VSS / DFQD1
XTOTRawDataReg_reg[1] rc_gclk_3857 FE_PHN544_FE_OFN335_TOTRawData_1 
+ TOTRawDataReg<1> VDD VSS / DFQD1
XTOTRawDataReg_reg[2] rc_gclk_3852 FE_PHN475_FE_RN_48_0 TOTRawDataReg<2> VDD 
+ VSS / DFQD1
XTOTRawDataReg_reg[3] rc_gclk_3849 FE_PHN514_FE_RN_47_0 TOTRawDataReg<3> VDD 
+ VSS / DFQD1
XTOTRawDataReg_reg[4] rc_gclk_3846 FE_PHN476_FE_OFN336_TOTRawData_4 
+ TOTRawDataReg<4> VDD VSS / DFQD1
XTOTRawDataReg_reg[5] rc_gclk_3841 FE_PHN552_TOTRawData_5 TOTRawDataReg<5> VDD 
+ VSS / DFQD1
XTOTRawDataReg_reg[6] rc_gclk_3836 FE_PHN600_TOTRawData_6 TOTRawDataReg<6> VDD 
+ VSS / DFQD1
XTOTRawDataReg_reg[7] rc_gclk_3833 FE_PHN560_TOTRawData_7 TOTRawDataReg<7> VDD 
+ VSS / DFQD1
XTOTRawDataReg_reg[8] rc_gclk_3830 FE_PHN553_TOTRawData_8 TOTRawDataReg<8> VDD 
+ VSS / DFQD1
XTOTRawDataReg_reg[9] rc_gclk_3827 FE_PHN586_TOTRawData_9 TOTRawDataReg<9> VDD 
+ VSS / DFQD1
XTOTRawDataReg_reg[10] rc_gclk_3822 FE_PHN569_TOTRawData_10 TOTRawDataReg<10> 
+ VDD VSS / DFQD1
XTOTRawDataReg_reg[11] rc_gclk_3819 FE_PHN477_TOTRawData_11 TOTRawDataReg<11> 
+ VDD VSS / DFQD1
XTOTRawDataReg_reg[12] rc_gclk_3816 FE_PHN559_TOTRawData_12 TOTRawDataReg<12> 
+ VDD VSS / DFQD1
XTOTRawDataReg_reg[13] rc_gclk_3813 FE_PHN565_TOTRawData_13 TOTRawDataReg<13> 
+ VDD VSS / DFQD1
XTOTRawDataReg_reg[14] rc_gclk_3810 FE_PHN555_TOTRawData_14 TOTRawDataReg<14> 
+ VDD VSS / DFQD1
XTOTRawDataReg_reg[15] rc_gclk_3805 FE_PHN546_TOTRawData_15 TOTRawDataReg<15> 
+ VDD VSS / DFQD1
XTOTRawDataReg_reg[16] rc_gclk_3802 FE_PHN563_TOTRawData_16 TOTRawDataReg<16> 
+ VDD VSS / DFQD1
XTOTRawDataReg_reg[18] rc_gclk_3794 FE_PHN556_TOTRawData_18 TOTRawDataReg<18> 
+ VDD VSS / DFQD1
XTOTRawDataReg_reg[19] rc_gclk_3791 FE_PHN558_TOTRawData_19 TOTRawDataReg<19> 
+ VDD VSS / DFQD1
XTOTRawDataReg_reg[20] rc_gclk_3788 FE_PHN550_TOTRawData_20 TOTRawDataReg<20> 
+ VDD VSS / DFQD1
XTOTRawDataReg_reg[22] rc_gclk_3780 FE_PHN561_TOTRawData_22 TOTRawDataReg<22> 
+ VDD VSS / DFQD1
XTOTRawDataReg_reg[23] rc_gclk_3777 FE_PHN601_TOTRawData_23 TOTRawDataReg<23> 
+ VDD VSS / DFQD1
XTOTRawDataReg_reg[24] rc_gclk_3772 FE_PHN592_TOTRawData_24 TOTRawDataReg<24> 
+ VDD VSS / DFQD1
XTOTCounterAReg_reg[0] rc_gclk_3882 FE_PHN604_TOTCounterA_0 TOTCounterAReg<0> 
+ VDD VSS / DFQD1
XTOTRawDataReg_reg[29] rc_gclk_3749 FE_PHN566_TOTRawData_29 TOTRawDataReg<29> 
+ VDD VSS / DFQD1
XTOTRawDataReg_reg[30] rc_gclk_3746 FE_PHN596_TOTRawData_30 TOTRawDataReg<30> 
+ VDD VSS / DFQD1
XCalCounterAReg_reg[0] rc_gclk FE_PHN647_CalCounterA_0 CalCounterAReg<0> VDD 
+ VSS / DFQD1
XTOT_codeReg_reg[0] rc_gclk_4408 TOTcode<0> FE_OFN27_TOT_codeReg_0 VDD VSS / 
+ DFQD1
XTOTRawDataReg_reg[26] rc_gclk_3764 FE_PHN603_TOTRawData_26 TOTRawDataReg<26> 
+ VDD VSS / DFQD1
XTOT_codeReg_reg[2] rc_gclk_4408 TOTcode<2> FE_OFN25_TOT_codeReg_2 VDD VSS / 
+ DFQD1
XTOT_codeReg_reg[3] rc_gclk_4408 TOTcode<3> FE_OFN24_TOT_codeReg_3 VDD VSS / 
+ DFQD1
XTOTRawDataReg_reg[27] rc_gclk_3759 FE_PHN602_TOTRawData_27 TOTRawDataReg<27> 
+ VDD VSS / DFQD1
XTOT_codeReg_reg[7] rc_gclk_4408 FE_PHN515_TOTcode_7 FE_OFN20_TOT_codeReg_7 
+ VDD VSS / DFQD1
XTOT_codeReg_reg[6] rc_gclk_4408 FE_PHN517_TOTcode_6 FE_OFN21_TOT_codeReg_6 
+ VDD VSS / DFQD1
XTOTRawDataReg_reg[31] rc_gclk_3741 FE_PHN568_TOTRawData_31 TOTRawDataReg<31> 
+ VDD VSS / DFQD1
XTOTRawDataReg_reg[28] rc_gclk_3754 FE_PHN575_TOTRawData_28 TOTRawDataReg<28> 
+ VDD VSS / DFQD4
XTOAerrorFlagReg_reg FE_OFN15_ResetFlag rc_gclk_4416 n_81 TOAerrorFlagReg VDD 
+ VSS / DFCNQD1
XCalerrorFlagReg_reg FE_OFN15_ResetFlag rc_gclk_4419 n_47 CalerrorFlagReg VDD 
+ VSS / DFCNQD1
XhitFlag_reg FE_OFN15_ResetFlag CTS_1 LTIEHI_NET FE_OFN48_hitFlag VDD VSS / 
+ DFCNQD1
XTOTerrorFlagReg_reg FE_OFN15_ResetFlag rc_gclk_4413 TOTerrFlag 
+ TOTerrorFlagReg VDD VSS / DFCNQD4
Xp3856D U_CalEnc_finePhase<0> U_CalEnc_finePhase<1> FE_PHN473_selRawCode VDD 
+ VSS n_1018 / MUX2D0
Xp5135D U_CalEnc_finePhase<4> U_CalEnc_finePhase<5> FE_PHN473_selRawCode VDD 
+ VSS n_1022 / MUX2D0
Xg9045 U_TOAEnc_finePhase<3> n_25 FE_DBTN1_selRawCode VDD VSS TOAcode<3> / 
+ MUX2D0
Xg19266 n_573 n_198 VDD VSS n_129 / OR2D1
Xp1442D n_1077 n_1085 VDD VSS U_CalEnc_finePhase<4> / OR2D1
Xp1614D n_1078 n_1085 VDD VSS U_CalEnc_finePhase<5> / OR2D1
Xp1423D n_1064 n_1072 VDD VSS U_TOAEnc_finePhase<4> / OR2D1
Xp1587D n_1065 n_1072 VDD VSS U_TOAEnc_finePhase<5> / OR2D1
Xp4221D n_1021 n_1011 VDD VSS n_795 / OR2D1
Xp3519A U_TOAEnc_finePhase<0> n_158 VDD VSS n_7 / OR2D1
XFE_RC_138_0 FE_PHN478_TOTRawData_16 FE_RN_53_0 VDD VSS n_974 / ND2D1
XFE_RC_135_0 FE_RN_52_0 FE_RN_49_0 VDD VSS n_977 / ND2D1
XFE_RC_119_0 FE_RN_51_0 FE_RN_17_0 VDD VSS n_973 / ND2D1
XFE_RC_117_0 FE_RN_50_0 FE_RN_35_0 VDD VSS n_953 / ND2D1
XFE_RC_94_0 FE_PHN489_TOTRawData_28 FE_RN_45_0 VDD VSS n_986 / ND2D1
XFE_RC_83_0 FE_RN_41_0 FE_RN_28_0 VDD VSS n_954 / ND2D1
XFE_RC_81_0 FE_RN_40_0 FE_RN_18_0 VDD VSS n_966 / ND2D1
XFE_RC_79_0 FE_RN_39_0 FE_OFN55_TOTRawDataReg_10 VDD VSS n_968 / ND2D1
XFE_RC_77_0 FE_RN_38_0 FE_RN_20_0 VDD VSS n_965 / ND2D1
XFE_RC_73_0 FE_RN_36_0 FE_OFN64_TOTRawDataReg_0 VDD VSS n_958 / ND2D1
XFE_RC_18_0 WALLACE_CSA_DUMMY_OP_groupi_n_34 WALLACE_CSA_DUMMY_OP_groupi_n_15 
+ VDD VSS FE_RN_8_0 / ND2D1
XFE_RC_17_0 FE_RN_12_0 FE_RN_8_0 VDD VSS FE_RN_9_0 / ND2D1
XFE_RC_16_0 FE_RN_9_0 WALLACE_CSA_DUMMY_OP_groupi_n_38 VDD VSS FE_RN_10_0 / 
+ ND2D1
XFE_RC_15_0 FE_RN_10_0 FE_RN_7_0 VDD VSS n_1005 / ND2D1
XFE_RC_4_0 U_TOAEnc_rem_35_34_n_4 U_TOAEnc_rem_35_34_x[6]_23 VDD VSS 
+ U_TOAEnc_rem_35_34_n_8 / ND2D1
Xp0857A__1666 n_728 n_730 VDD VSS n_735 / ND2D1
Xp0654A__7098 n_710 n_707 VDD VSS n_719 / ND2D1
Xp0870A__7410 n_691 n_676 VDD VSS n_703 / ND2D1
Xp0829A__6260 n_698 n_690 VDD VSS n_702 / ND2D1
Xp0459A__7410 n_618 n_644 VDD VSS n_671 / ND2D1
Xp0475A__8246 n_605 n_606 VDD VSS n_656 / ND2D1
Xp0462A__5115 n_617 n_622 VDD VSS n_652 / ND2D1
Xp0471A__7482 n_603 n_626 VDD VSS n_651 / ND2D1
Xp2009A__9315 n_630 n_590 VDD VSS n_648 / ND2D1
Xp2069A__2883 n_630 n_565 VDD VSS n_663 / ND2D1
Xp0273D__2883 n_156 n_474 VDD VSS n_503 / ND2D1
Xp0269D__2346 n_475 n_153 VDD VSS n_507 / ND2D1
Xp1307A__5526 n_471 n_409 VDD VSS n_491 / ND2D1
Xp0037D__5107 n_417 n_407 VDD VSS n_434 / ND2D1
Xp0040D__6260 n_408 n_412 VDD VSS n_432 / ND2D1
Xp0063A__7482 n_373 n_392 VDD VSS n_413 / ND2D1
Xp0046D__6161 n_385 n_384 VDD VSS n_410 / ND2D1
Xp0011D__2346 n_358 n_367 VDD VSS n_149 / ND2D1
Xp0055A__4733 n_348 n_347 VDD VSS n_382 / ND2D1
Xp0058A__9945 n_349 n_350 VDD VSS n_378 / ND2D1
Xp0062A18687__1705 n_328 n_342 VDD VSS n_361 / ND2D1
Xp0039D__6131 n_269 n_325 VDD VSS n_357 / ND2D1
Xp0047A__1881 n_278 n_320 VDD VSS n_356 / ND2D1
Xp0055A18688__5115 n_281 n_279 VDD VSS n_355 / ND2D1
Xp0044D__7482 n_301 n_285 VDD VSS n_354 / ND2D1
Xp0052A__4733 n_305 n_310 VDD VSS n_353 / ND2D1
Xp0009D__6161 n_306 n_311 VDD VSS n_352 / ND2D1
Xp0023D__9315 n_302 n_197 VDD VSS n_351 / ND2D1
Xp0050A__7410 n_282 n_181 VDD VSS n_346 / ND2D1
Xp0058A18691__6417 n_280 n_321 VDD VSS n_345 / ND2D1
Xp0049A__5477 n_277 n_276 VDD VSS n_344 / ND2D1
Xp0063A18692__2398 n_322 n_273 VDD VSS n_343 / ND2D1
Xp0052A18694__4319 n_266 n_308 VDD VSS n_341 / ND2D1
Xp0044D18695__8428 n_177 n_264 VDD VSS n_340 / ND2D1
Xp0050A18696__5526 n_199 n_261 VDD VSS n_339 / ND2D1
Xp0065A__6783 n_240 n_232 VDD VSS n_338 / ND2D1
Xp0052A18697__3680 n_242 n_228 VDD VSS n_337 / ND2D1
Xp0028D__5122 n_257 n_239 VDD VSS n_333 / ND2D1
Xp8961A__4733 FE_PHN347_CalRawData_52 CalRawDataMon<52> VDD VSS n_872 / ND2D1
Xp8961A18705__6161 FE_PHN403_TOARawData_22 TOARawDataMon<22> VDD VSS n_911 / 
+ ND2D1
Xp8961A18706__9315 FE_PHN342_TOARawData_40 TOARawDataMon<40> VDD VSS n_929 / 
+ ND2D1
Xp8961A18707__9945 FE_PHN360_TOARawData_39 TOARawDataMon<39> VDD VSS n_928 / 
+ ND2D1
Xp8961A18708__2883 FE_PHN405_TOARawData_29 TOARawDataMon<29> VDD VSS n_918 / 
+ ND2D1
Xp8961A18709__2346 FE_PHN407_TOARawData_15 TOARawDataMon<15> VDD VSS n_904 / 
+ ND2D1
Xp8961A18710__1666 FE_PHN416_TOARawData_10 TOARawDataMon<10> VDD VSS n_899 / 
+ ND2D1
Xp8961A18711__7410 FE_OFN135_TOARawData_4 TOARawDataMon<4> VDD VSS n_893 / 
+ ND2D1
Xp8961A18712__6417 FE_PHN616_CalRawData_58 CalRawDataMon<58> VDD VSS n_878 / 
+ ND2D1
Xp8961A18713__5477 FE_PHN355_CalRawData_26 CalRawDataMon<26> VDD VSS n_846 / 
+ ND2D1
Xp8961A18714__2398 FE_PHN338_CalRawData_46 CalRawDataMon<46> VDD VSS n_866 / 
+ ND2D1
Xp8961A18715__5107 FE_PHN343_CalRawData_43 CalRawDataMon<43> VDD VSS n_863 / 
+ ND2D1
Xp8961A18716__6260 FE_PHN346_CalRawData_40 CalRawDataMon<40> VDD VSS n_860 / 
+ ND2D1
Xp8961A18717__4319 FE_PHN617_CalRawData_29 CalRawDataMon<29> VDD VSS n_849 / 
+ ND2D1
Xp8961A18718__8428 FE_PHN658_FE_OFN8_CalRawData_6 CalRawDataMon<6> VDD VSS 
+ n_826 / ND2D1
Xp8961A18719__5526 FE_PHN634_FE_OFN155_FE_OFN13_CalRawData_0 CalRawDataMon<0> 
+ VDD VSS n_820 / ND2D1
Xp8961A18720__3680 FE_PHN340_TOARawData_51 TOARawDataMon<51> VDD VSS n_940 / 
+ ND2D1
Xp8961A18784__2883 FE_PHN408_CalRawData_16 CalRawDataReg<16> VDD VSS n_836 / 
+ ND2D1
Xp8961A18808__9945 FE_PHN368_TOARawData_54 TOARawDataReg<54> VDD VSS n_943 / 
+ ND2D1
Xp8961A18809__2883 FE_PHN367_TOARawData_52 TOARawDataReg<52> VDD VSS n_941 / 
+ ND2D1
Xp8961A18810__2346 FE_PHN362_TOARawData_55 TOARawDataReg<55> VDD VSS n_944 / 
+ ND2D1
Xp8961A18811__1666 FE_PHN397_TOARawData_50 TOARawDataReg<50> VDD VSS n_939 / 
+ ND2D1
Xp8961A18812__6417 FE_PHN402_TOARawData_44 TOARawDataReg<44> VDD VSS n_933 / 
+ ND2D1
Xp8961A18813__5477 FE_PHN396_TOARawData_42 TOARawDataReg<42> VDD VSS n_931 / 
+ ND2D1
Xp8961A18814__2398 FE_PHN404_TOARawData_34 TOARawDataReg<34> VDD VSS n_923 / 
+ ND2D1
Xp8961A18815__5107 FE_PHN406_TOARawData_33 TOARawDataReg<33> VDD VSS n_922 / 
+ ND2D1
Xp8961A18817__4319 FE_PHN425_TOARawData_14 TOARawDataReg<14> VDD VSS n_903 / 
+ ND2D1
Xp8961A18818__8428 FE_PHN398_TOARawData_26 TOARawDataReg<26> VDD VSS n_915 / 
+ ND2D1
Xp8961A18819__5526 FE_PHN413_TOARawData_9 TOARawDataReg<9> VDD VSS n_898 / 
+ ND2D1
Xp8961A18820__6783 FE_PHN418_TOARawData_1 TOARawDataReg<1> VDD VSS n_890 / 
+ ND2D1
Xp8961A18822__1617 FE_OFN130_FE_OFN7_TOARawData_0 TOARawDataReg<0> VDD VSS 
+ n_889 / ND2D1
Xp8961A18823__2802 FE_PHN348_CalRawData_56 CalRawDataReg<56> VDD VSS n_876 / 
+ ND2D1
Xp8961A18824__1705 FE_PHN358_CalRawData_51 CalRawDataReg<51> VDD VSS n_871 / 
+ ND2D1
Xp8961A18825__5122 FE_PHN344_CalRawData_50 CalRawDataReg<50> VDD VSS n_870 / 
+ ND2D1
Xp8961A18826__8246 FE_PHN341_CalRawData_48 CalRawDataReg<48> VDD VSS n_868 / 
+ ND2D1
Xp8961A18827__7098 FE_PHN428_CalRawData_45 CalRawDataReg<45> VDD VSS n_865 / 
+ ND2D1
Xp8961A18828__6131 FE_PHN389_CalRawData_44 CalRawDataReg<44> VDD VSS n_864 / 
+ ND2D1
Xp8961A18829__1881 FE_PHN399_CalRawData_24 CalRawDataReg<24> VDD VSS n_844 / 
+ ND2D1
Xp8961A18830__5115 FE_PHN373_CalRawData_36 CalRawDataReg<36> VDD VSS n_856 / 
+ ND2D1
Xp8961A18831__7482 FE_PHN401_CalRawData_23 CalRawDataReg<23> VDD VSS n_843 / 
+ ND2D1
Xp8961A18833__6161 FE_PHN370_CalRawData_20 CalRawDataReg<20> VDD VSS n_840 / 
+ ND2D1
Xp8961A18834__9315 FE_PHN395_CalRawData_13 CalRawDataReg<13> VDD VSS n_833 / 
+ ND2D1
Xp8961A18835__9945 FE_PHN378_CalRawData_7 CalRawDataReg<7> VDD VSS n_827 / 
+ ND2D1
Xp8961A18836__2883 FE_PHN379_CalRawData_10 CalRawDataReg<10> VDD VSS n_830 / 
+ ND2D1
Xp8961A18837__2346 FE_OFN10_CalRawData_4 CalRawDataReg<4> VDD VSS n_824 / ND2D1
Xp8961A18840__6417 FE_PHN424_CalRawData_18 CalRawDataReg<18> VDD VSS n_838 / 
+ ND2D1
Xp8961A18842__2398 FE_PHN411_CalRawData_15 CalRawDataReg<15> VDD VSS n_835 / 
+ ND2D1
Xp0038A__1666 n_143 n_146 VDD VSS n_176 / ND2D1
Xp0050A18893__7410 CalRawDataReg<37> CalRawDataReg<36> VDD VSS n_175 / ND2D1
Xp0049A18894__6417 CalRawDataReg<39> CalRawDataReg<38> VDD VSS n_174 / ND2D1
Xp0048A__2398 n_142 n_145 VDD VSS n_172 / ND2D1
Xp0041A__5107 n_165 n_145 VDD VSS n_171 / ND2D1
Xp0038A18896__6260 n_166 n_144 VDD VSS n_170 / ND2D1
Xp0042A__4319 n_144 n_167 VDD VSS n_169 / ND2D1
Xp2086A19140__5526 FE_PHN487_TOTRawData_27 TOTRawDataReg<27> VDD VSS n_985 / 
+ ND2D1
Xp2086A19141__6783 FE_PHN481_TOTRawData_9 TOTRawDataReg<9> VDD VSS n_967 / 
+ ND2D1
Xp8961A19145__5122 FE_PHN369_CalCounterB_2 CalCounterBReg<2> VDD VSS n_819 / 
+ ND2D1
Xp8961A19148__1881 FE_PHN371_TOACounterA_1 TOACounterAReg<1> VDD VSS n_884 / 
+ ND2D1
Xp8961A19154__2883 FE_PHN361_TOACounterB_2 TOACounterBReg<2> VDD VSS n_888 / 
+ ND2D1
Xp8961A19167__3680 FE_PHN374_CalCounterB_0 CalCounterBReg<0> VDD VSS n_817 / 
+ ND2D1
Xp7927A__1705 TOTerrFlag TOTerrorFlagReg VDD VSS n_814 / ND2D1
Xp2086A19172__7098 FE_PHN479_TOTCounterB_2 TOTCounterBReg<2> VDD VSS n_957 / 
+ ND2D1
Xp2086A19176__7482 FE_PHN482_TOTCounterA_0 TOTCounterAReg<0> VDD VSS n_952 / 
+ ND2D1
Xp2086A19178__6161 FE_PHN492_TOTRawData_23 TOTRawDataReg<23> VDD VSS n_981 / 
+ ND2D1
Xp8961A19179 FE_PHN366_CalCounterA_1 CalCounterAReg<1> VDD VSS n_815 / ND2D1
Xp2086A19181 FE_PHN480_TOTRawData_5 TOTRawDataReg<5> VDD VSS n_963 / ND2D1
Xp2086A19186 FE_PHN490_TOTRawData_14 TOTRawDataReg<14> VDD VSS n_972 / ND2D1
Xp2086A19188 FE_PHN483_TOTRawData_20 TOTRawDataReg<20> VDD VSS n_978 / ND2D1
Xp2086A19194 FE_PHN488_TOTRawData_26 TOTRawDataReg<26> VDD VSS n_984 / ND2D1
Xp8961A19196 FE_PHN365_CalCounterA_0 CalCounterAReg<0> VDD VSS n_990 / ND2D1
Xp2086A19201 FE_PHN484_TOTRawData_30 TOTRawDataReg<30> VDD VSS n_988 / ND2D1
Xp8961A19208 FE_PHN359_TOACounterB_1 TOACounterBReg<1> VDD VSS n_887 / ND2D1
Xp8961A19215 FE_PHN363_CalCounterA_2 CalCounterAReg<2> VDD VSS n_816 / ND2D1
Xp8961A19219 FE_PHN400_TOACounterA_2 TOACounterAReg<2> VDD VSS n_885 / ND2D1
Xp8961A19220 FE_PHN364_TOACounterB_0 TOACounterBReg<0> VDD VSS n_886 / ND2D1
Xp4242A n_77 n_787 VDD VSS n_78 / ND2D1
Xp4377A n_75 n_788 VDD VSS n_76 / ND2D1
Xp4561A n_73 n_789 VDD VSS n_74 / ND2D1
Xp4690A n_70 n_793 VDD VSS n_71 / ND2D1
Xp4821A n_67 n_794 VDD VSS n_68 / ND2D1
Xp4956A n_65 n_797 VDD VSS n_66 / ND2D1
Xp3613A n_62 n_799 VDD VSS n_63 / ND2D1
Xp5040D n_778 n_783 VDD VSS n_786 / ND2D1
Xp3628D n_1008 n_1018 VDD VSS n_778 / ND2D1
Xp4222D n_1021 n_1011 VDD VSS n_796 / ND2D1
Xp1983A n_55 U_CalEnc_finePhase<1> VDD VSS n_57 / ND2D1
Xp6094A n_1022 n_1012 VDD VSS n_45 / ND2D1
Xp4341A U_CalEnc_finePhase<3> FE_DBTN1_selRawCode VDD VSS n_42 / ND2D1
Xp2200D n_30 n_28 VDD VSS TOAcode<4> / ND2D1
Xp2124A n_27 FE_DBTN1_selRawCode VDD VSS n_30 / ND2D1
Xp4258A U_TOAEnc_finePhase<2> FE_PHN473_selRawCode VDD VSS n_8 / ND2D1
XFE_RC_98_0 U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_x[4]_19 
+ U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_n_0 
+ U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_x[5]_20 VDD VSS FE_RN_46_0 / ND3D2
Xp0651A18596__2398 n_727 n_725 level<0> VDD VSS n_731 / ND3D2
Xp0343A__4733 n_668 n_632 n_653 VDD VSS n_681 / ND3D2
Xp1757A n_1034 n_44 U_CalEnc_rem_35_34_n_20 VDD VSS n_48 / ND3D2
Xp1704A n_1050 n_9 U_TOAEnc_rem_35_34_x[4]_21 VDD VSS n_10 / ND3D2
Xp0661D__6260 n_722 n_727 n_722 n_727 VDD VSS n_729 / MAOI22D2
Xp0011D18721__2802 CalRawDataReg<16> CalRawDataReg<15> CalRawDataReg<15> 
+ CalRawDataReg<16> VDD VSS n_325 / MAOI22D2
Xn0000D__2883 FE_OFN82_CalRawDataReg_62 CalRawDataReg<61> 
+ FE_OFN82_CalRawDataReg_62 CalRawDataReg<61> VDD VSS n_309 / MAOI22D2
Xp0005D__2346 CalRawDataReg<18> CalRawDataReg<17> CalRawDataReg<17> 
+ CalRawDataReg<18> VDD VSS n_308 / MAOI22D2
Xn0024D__1666 CalRawDataReg<60> CalRawDataReg<59> CalRawDataReg<59> 
+ CalRawDataReg<60> VDD VSS n_307 / MAOI22D2
Xn0023D__7410 CalRawDataReg<57> CalRawDataReg<56> CalRawDataReg<56> 
+ CalRawDataReg<57> VDD VSS n_306 / MAOI22D2
Xn0003D__6417 CalRawDataReg<45> CalRawDataReg<44> CalRawDataReg<44> 
+ CalRawDataReg<45> VDD VSS n_305 / MAOI22D2
Xn0018D__5107 CalRawDataReg<59> CalRawDataReg<58> CalRawDataReg<58> 
+ CalRawDataReg<59> VDD VSS n_302 / MAOI22D2
Xp0011D18728__6260 CalRawDataReg<46> CalRawDataReg<45> CalRawDataReg<45> 
+ CalRawDataReg<46> VDD VSS n_301 / MAOI22D2
Xp0001D__8246 CalRawDataReg<44> CalRawDataReg<43> CalRawDataReg<43> 
+ CalRawDataReg<44> VDD VSS n_285 / MAOI22D2
Xn0022D__6131 CalRawDataReg<60> CalRawDataReg<61> CalRawDataReg<60> 
+ CalRawDataReg<61> VDD VSS n_283 / MAOI22D2
Xp0022D__1881 CalRawDataReg<22> CalRawDataReg<21> CalRawDataReg<21> 
+ CalRawDataReg<22> VDD VSS n_282 / MAOI22D2
Xn0001D__4733 CalRawDataReg<43> CalRawDataReg<42> CalRawDataReg<42> 
+ CalRawDataReg<43> VDD VSS n_279 / MAOI22D2
Xp0010D__6161 CalRawDataReg<42> CalRawDataReg<41> CalRawDataReg<41> 
+ CalRawDataReg<42> VDD VSS n_278 / MAOI22D2
Xp0009D18735__9945 CalRawDataReg<26> CalRawDataReg<25> CalRawDataReg<25> 
+ CalRawDataReg<26> VDD VSS n_276 / MAOI22D2
Xp0009D18738__5477 CalRawDataReg<17> CalRawDataReg<16> CalRawDataReg<16> 
+ CalRawDataReg<17> VDD VSS n_269 / MAOI22D2
Xp0013D18739__5107 CalRawDataReg<19> CalRawDataReg<18> CalRawDataReg<18> 
+ CalRawDataReg<19> VDD VSS n_266 / MAOI22D2
Xp0009D18740__4319 CalRawDataReg<29> CalRawDataReg<28> CalRawDataReg<28> 
+ CalRawDataReg<29> VDD VSS n_264 / MAOI22D2
Xp0033D18747__3680 CalRawDataReg<15> FE_OFN184_CalRawDataReg_14 
+ FE_OFN184_CalRawDataReg_14 CalRawDataReg<15> VDD VSS n_260 / MAOI22D2
Xp0006D18749__1705 FE_OFN89_CalRawDataReg_7 CalRawDataReg<6> CalRawDataReg<6> 
+ FE_OFN89_CalRawDataReg_7 VDD VSS n_257 / MAOI22D2
Xn0011D__5122 CalRawDataReg<0> FE_OFN82_CalRawDataReg_62 CalRawDataReg<0> 
+ FE_OFN82_CalRawDataReg_62 VDD VSS n_256 / MAOI22D2
Xp0028D18756__2883 FE_OFN88_CalRawDataReg_8 FE_OFN89_CalRawDataReg_7 
+ FE_OFN89_CalRawDataReg_7 FE_OFN88_CalRawDataReg_8 VDD VSS n_242 / MAOI22D2
Xp0021D18757__1666 FE_OFN87_CalRawDataReg_9 FE_OFN88_CalRawDataReg_8 
+ FE_OFN88_CalRawDataReg_8 FE_OFN87_CalRawDataReg_9 VDD VSS n_240 / MAOI22D2
Xn0025D__7410 CalRawDataReg<4> CalRawDataReg<3> CalRawDataReg<3> 
+ CalRawDataReg<4> VDD VSS n_239 / MAOI22D2
Xn0024D18758__2398 FE_OFN334_CalRawDataReg_1 CalRawDataReg<0> CalRawDataReg<0> 
+ FE_OFN92_CalRawDataReg_1 VDD VSS n_236 / MAOI22D2
Xn0016D__5107 FE_OFN91_CalRawDataReg_2 FE_OFN92_CalRawDataReg_1 
+ FE_OFN92_CalRawDataReg_1 FE_OFN91_CalRawDataReg_2 VDD VSS n_235 / MAOI22D2
Xn0019D18759__4319 CalRawDataReg<3> FE_OFN91_CalRawDataReg_2 
+ FE_OFN91_CalRawDataReg_2 CalRawDataReg<3> VDD VSS n_233 / MAOI22D2
Xp0014D__8428 FE_OFN86_CalRawDataReg_10 FE_OFN87_CalRawDataReg_9 
+ FE_OFN87_CalRawDataReg_9 FE_OFN86_CalRawDataReg_10 VDD VSS n_232 / MAOI22D2
Xp0004D__3680 FE_OFN85_CalRawDataReg_11 FE_OFN86_CalRawDataReg_10 
+ FE_OFN86_CalRawDataReg_10 FE_OFN85_CalRawDataReg_11 VDD VSS n_228 / MAOI22D2
Xp0002D__7482 FE_OFN83_CalRawDataReg_13 FE_OFN84_CalRawDataReg_12 
+ FE_OFN84_CalRawDataReg_12 FE_OFN83_CalRawDataReg_13 VDD VSS n_213 / MAOI22D2
Xp0009D18766__4733 FE_OFN184_CalRawDataReg_14 FE_OFN83_CalRawDataReg_13 
+ FE_OFN83_CalRawDataReg_13 FE_OFN184_CalRawDataReg_14 VDD VSS n_212 / MAOI22D2
Xp0025D18770__7410 FE_OFN84_CalRawDataReg_12 FE_OFN85_CalRawDataReg_11 
+ FE_OFN85_CalRawDataReg_11 FE_OFN84_CalRawDataReg_12 VDD VSS n_204 / MAOI22D2
Xp0003D__6260 CalRawDataReg<28> CalRawDataReg<27> CalRawDataReg<27> 
+ CalRawDataReg<28> VDD VSS n_199 / MAOI22D2
Xn0024D18772__8428 CalRawDataReg<58> CalRawDataReg<57> CalRawDataReg<57> 
+ CalRawDataReg<58> VDD VSS n_197 / MAOI22D2
Xn0034D__2802 FE_OFN90_CalRawDataReg_5 CalRawDataReg<4> CalRawDataReg<4> 
+ FE_OFN90_CalRawDataReg_5 VDD VSS n_192 / MAOI22D2
Xp0013D18781__4733 CalRawDataReg<20> CalRawDataReg<19> CalRawDataReg<19> 
+ CalRawDataReg<20> VDD VSS n_181 / MAOI22D2
Xn0021D__6161 CalRawDataReg<6> FE_OFN90_CalRawDataReg_5 
+ FE_OFN90_CalRawDataReg_5 CalRawDataReg<6> VDD VSS n_180 / MAOI22D2
Xp0017D18783__9945 CalRawDataReg<30> CalRawDataReg<29> CalRawDataReg<29> 
+ CalRawDataReg<30> VDD VSS n_177 / MAOI22D2
Xp1826A n_11 TOACounterBReg<1> n_11 n_1704_BAR VDD VSS n_14 / MAOI22D2
Xp1828A n_1027 CalCounterBReg<1> n_49 VDD VSS n_53 / MUX2ND0
Xp1943A n_1044 TOACounterBReg<2> n_11 VDD VSS n_15 / MUX2ND0
Xp1763A TOACounterAReg<0> n_11 TOACounterBReg<0> n_11 VDD VSS n_16 / IAO22D2
Xp0442A__2346 n_570 n_183 n_566 n_272 VDD VSS n_617 / AOI22D1
Xp0477A__7410 n_151 n_268 FE_OFN98_n_485 n_190 VDD VSS n_529 / AOI22D1
Xp3453A n_13 TOACounterBReg<1> n_12 TOACounterAReg<1> VDD VSS n_18 / AOI22D1
Xp2066D n_21 FE_PHN473_selRawCode n_83 FE_DBTN1_selRawCode VDD VSS TOAcode<1> 
+ / OAI22D0
Xp0012D__6131 n_351 n_352 VDD VSS n_387 / NR2XD2
Xp0057A__5115 n_343 n_344 VDD VSS n_385 / NR2XD2
Xp0052D__7482 n_345 n_346 VDD VSS n_384 / NR2XD2
Xp1934A n_26 U_TOAEnc_finePhase<4> VDD VSS n_27 / NR2XD2
Xp2153A U_TOAEnc_finePhase<5> n_158 n_27 VDD VSS n_29 / IND3D1
XFE_RC_96_0 n_24 FE_PHN473_selRawCode n_8 VDD VSS TOAcode<2> / OAI21D1
Xp2296A__1881 n_451 n_453 n_560 VDD VSS n_563 / OAI21D1
Xp1932A__5115 n_489 n_480 n_558 VDD VSS n_562 / OAI21D1
Xp0320A__6783 n_473 n_199 n_495 VDD VSS n_521 / OAI21D1
Xg19264 n_584 n_303 n_130 VDD VSS n_131 / OAI21D1
Xp6902A n_770 FE_PHN337_timeStampMode n_779 VDD VSS n_80 / OAI21D1
Xp4670A n_69 n_784 FE_PHN337_timeStampMode VDD VSS n_72 / OAI21D1
Xp2212A n_1 n_158 n_29 VDD VSS n_33 / OAI21D1
Xp2134A n_26 FE_PHN473_selRawCode U_TOAEnc_finePhase<4> VDD VSS n_28 / OAI21D1
Xp0692A__9945 n_117 n_729 VDD VSS n_738 / NR2XD1
Xp0415A__7482 n_709 n_708 VDD VSS n_714 / NR2XD1
Xp0459A18601__6260 n_131 n_641 VDD VSS n_667 / NR2XD1
Xp0055D18669__4733 n_361 n_372 VDD VSS n_412 / NR2XD1
Xp0050D18675__5122 n_355 n_356 VDD VSS n_390 / NR2XD1
Xp0046D18676__8246 n_353 n_354 VDD VSS n_389 / NR2XD1
Xp0042D__6161 n_339 n_340 VDD VSS n_381 / NR2XD1
Xp0058A18689__2883 n_296 n_293 VDD VSS n_349 / NR2XD1
Xp19013A__8246 TOARawDataReg<4> n_761 VDD VSS TOARawDataMon<4> / NR2XD1
Xp0984A n_1061 n_1072 VDD VSS n_83 / NR2XD1
Xp2198A n_29 n_17 VDD VSS n_31 / NR2XD1
XFE_RC_23_0 FE_RN_14_0 WALLACE_CSA_DUMMY_OP_groupi_n_44 VDD VSS n_106 / XNR2D1
XFE_RC_1_0 n_746 n_711 VDD VSS U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_x[1]_16 
+ / XNR2D1
XFE_RC_0_0 n_734 n_724 VDD VSS U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_x[0]_15 
+ / XNR2D1
Xp0805A__1881 FE_OFN103_TOARawDataReg_2 FE_OFN78_TOARawDataReg_3 VDD VSS n_215 
+ / XNR2D1
Xp0482A18765__5115 FE_OFN77_TOARawDataReg_5 TOARawDataReg<4> VDD VSS n_214 / 
+ XNR2D1
Xp3371A n_1264 bubbleError<0> VDD VSS n_107 / XNR2D1
Xp3969D U_TOAEnc_finePhase<0> n_800 VDD VSS TOAcode<0> / XNR2D1
Xp5053A n_62 n_785 VDD VSS n_64 / XNR2D1
Xp5083A n_786 n_60 VDD VSS n_61 / XNR2D1
Xp5105D n_1026 n_1016 VDD VSS n_787 / XNR2D1
Xp2375D n_30 U_TOAEnc_finePhase<5> VDD VSS TOAcode<5> / XNR2D1
Xp0972A__5477 n_758 n_663 n_128 VDD VSS 
+ U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_x[5]_20 / AO21D1
Xp6136A__2802 CalCounterAReg<1> CalCounterAReg<0> n_163 VDD VSS n_1027 / AO21D1
Xp1386A n_104 n_775 n_762 VDD VSS U_CalEnc_rem_35_34_ms[7][0] / AO21D1
Xp1088A n_99 n_96 n_97 VDD VSS n_100 / AO21D1
Xp4686A n_69 n_784 n_72 VDD VSS n_810 / AO21D1
Xp2864D U_CalEnc_finePhase<4> FE_PHN473_selRawCode n_56 VDD VSS n_1021 / AO21D1
Xp2149A n_29 n_17 n_31 VDD VSS n_32 / AO21D1
Xp0551D__6161 n_690 n_133 n_698 VDD VSS n_710 / IOA21D1
Xp0434A__1705 n_127 n_216 n_628 VDD VSS n_658 / IOA21D1
Xp0440A__5107 n_568 n_268 n_607 VDD VSS n_641 / IOA21D1
Xp0442A18613__8428 n_566 n_210 n_591 VDD VSS n_608 / IOA21D1
Xp0025D18724__4733 CalRawDataReg<47> CalRawDataReg<48> n_176 VDD VSS n_313 / 
+ IOA21D1
Xp0020D__4319 CalRawDataReg<49> CalRawDataReg<50> n_172 VDD VSS n_299 / IOA21D1
Xp0033D__5526 CalRawDataReg<48> CalRawDataReg<49> n_173 VDD VSS n_296 / IOA21D1
Xp0027D__3680 CalRawDataReg<50> CalRawDataReg<51> n_171 VDD VSS n_293 / IOA21D1
Xp0017D18751__6131 n_140 n_161 n_174 VDD VSS n_250 / IOA21D1
Xp0025D18760__5526 CalRawDataReg<33> CalRawDataReg<34> n_170 VDD VSS n_230 / 
+ IOA21D1
Xp0019D18763__5122 n_160 n_168 n_175 VDD VSS n_221 / IOA21D1
Xp0030D18782__9315 CalRawDataReg<32> CalRawDataReg<33> n_169 VDD VSS n_178 / 
+ IOA21D1
Xg19267 n_558 n_125 n_536 VDD VSS n_128 / IOA21D1
Xp4202A n_1003 n_105 n_808 VDD VSS n_114 / IOA21D1
Xp4353A n_1002 n_105 n_807 VDD VSS n_113 / IOA21D1
Xp4492A n_1001 n_105 n_806 VDD VSS n_112 / IOA21D1
Xp4035A n_1004 n_105 n_809 VDD VSS n_111 / IOA21D1
Xp3905A n_1005 n_105 n_810 VDD VSS n_110 / IOA21D1
Xp4573A n_1000 n_105 n_805 VDD VSS n_109 / IOA21D1
Xp3755A n_1006 n_105 n_811 VDD VSS n_108 / IOA21D1
Xp3721D U_CalEnc_finePhase<0> FE_PHN473_selRawCode n_763 VDD VSS n_1017 / 
+ IOA21D1
Xp3588A n_783 n_60 n_778 VDD VSS n_62 / IOA21D1
Xp5475D U_CalEnc_finePhase<5> FE_DBTN1_selRawCode n_773 VDD VSS n_1023 / 
+ IOA21D1
Xp2282D n_33 FE_DBTN1_selRawCode n_776 VDD VSS TOAcode<6> / IOA21D1
Xp3963D n_51 CalCounterBReg<1> n_54 FE_DBTN1_selRawCode n_50 CalCounterAReg<1> 
+ VDD VSS n_1025 / AO222D1
Xp2302D n_13 TOACounterBReg<0> n_32 FE_DBTN1_selRawCode n_12 TOACounterAReg<0> 
+ VDD VSS TOAcode<7> / AO222D1
Xp1002A__1617 n_744 n_709 n_752 n_753 VDD VSS / HA1D0
Xp0883A__6131 n_735 n_723 n_744 n_745 VDD VSS / HA1D0
Xp5529A n_1017 n_1007 n_60 n_59 VDD VSS / HA1D0
Xp2552A n_14 n_31 n_34 n_35 VDD VSS / HA1D0
Xp2812D__2883 n_125 n_490 n_484 VDD VSS n_592 / NR3D0
Xp0356A__6417 n_509 n_521 n_535 VDD VSS n_580 / NR3D0
Xp2875D n_34 n_15 FE_PHN473_selRawCode VDD VSS n_36 / NR3D0
Xp1161D__2398 n_759 n_664 FE_OFN128_n_560 n_502 n_494 VDD VSS 
+ U_CalEnc_U_fineEnc_Encoder1_rem_102_94_x[5]_20 / AO221D1
Xp2937D n_13 TOACounterBReg<2> n_12 TOACounterAReg<2> n_36 VDD VSS TOAcode<9> 
+ / AO221D1
Xp2599D n_35 FE_PHN473_selRawCode n_18 VDD VSS TOAcode<8> / OAI21D2
Xp2186A__6161 n_629 n_563 n_123 n_463 VDD VSS n_649 / ND4D1
Xp2310A__9945 n_629 n_497 n_473 n_477 VDD VSS n_664 / ND4D1
Xp7363A U_CalEnc_finePhase<5> U_CalEnc_finePhase<0> U_CalEnc_finePhase<4> 
+ U_CalEnc_finePhase<1> VDD VSS n_43 / ND4D1
Xp0527A__4319 n_682 n_683 VDD VSS n_695 / CKND2D1
Xp0463A__1666 n_650 n_621 VDD VSS n_672 / CKND2D1
Xp3059A__5107 n_493 n_492 VDD VSS n_494 / CKND2D1
Xp1040A__7482 n_275 n_270 VDD VSS n_327 / CKND2D1
Xp5587D__6783 n_994 n_775 VDD VSS n_993 / CKND2D1
Xp9202D__4733 n_164 FE_PHN473_selRawCode VDD VSS n_773 / CKND2D1
Xp5527D__6783 n_164 offset<6> VDD VSS n_994 / CKND2D1
Xp4984D__5122 n_992 n_774 VDD VSS n_991 / CKND2D1
Xp8198D__1617 FE_OFN65_TOARawDataReg_62 FE_PHN473_selRawCode VDD VSS n_776 / 
+ CKND2D1
Xp4888D FE_OFN65_TOARawDataReg_62 offset<6> VDD VSS n_992 / CKND2D1
Xp5123D n_64 FE_PHN337_timeStampMode VDD VSS n_806 / CKND2D1
Xp5173D n_61 FE_PHN337_timeStampMode VDD VSS n_805 / CKND2D1
Xp7300A n_59 FE_PHN337_timeStampMode VDD VSS n_779 / CKND2D1
Xp4992D n_799 n_798 VDD VSS n_785 / CKND2D1
Xp5055D n_782 n_777 VDD VSS n_797 / CKND2D1
Xp5102D n_802 n_780 VDD VSS n_788 / CKND2D1
Xp3723D n_1009 n_1019 VDD VSS n_798 / CKND2D1
Xp5156D n_796 n_795 VDD VSS n_794 / CKND2D1
Xp5149D n_781 n_790 VDD VSS n_789 / CKND2D1
Xp3961D n_1020 n_1010 VDD VSS n_777 / CKND2D1
Xp5004D n_1025 n_1015 VDD VSS n_780 / CKND2D1
Xp4800D n_1024 n_1014 VDD VSS n_781 / CKND2D1
Xp6981D n_792 n_804 VDD VSS n_784 / CKND2D1
Xp6489D n_1023 n_1013 VDD VSS n_804 / CKND2D1
Xp0622A__5526 n_724 n_715 VDD VSS n_725 / OR2XD1
Xp9087A__8246 n_558 FE_OFN128_n_560 VDD VSS bubbleError<0> / OR2XD1
Xp0684A__9315 n_478 n_270 VDD VSS n_505 / OR2XD1
Xp8894A__2346 FE_PHN377_CalRawData_34 CalRawDataReg<34> VDD VSS n_854 / OR2XD1
Xp8894A18785__1666 FE_PHN394_CalRawData_35 CalRawDataReg<35> VDD VSS n_855 / 
+ OR2XD1
Xp8894A18786__7410 FE_PHN415_TOARawData_17 TOARawDataReg<17> VDD VSS n_906 / 
+ OR2XD1
Xp8894A18787__6417 FE_PHN455_CalRawData_31 CalRawDataReg<31> VDD VSS n_851 / 
+ OR2XD1
Xp8894A18788__5477 FE_PHN439_CalRawData_30 CalRawDataReg<30> VDD VSS n_850 / 
+ OR2XD1
Xp8894A18789__2398 FE_PHN440_CalRawData_28 CalRawDataReg<28> VDD VSS n_848 / 
+ OR2XD1
Xp8894A18790__5107 FE_PHN438_TOARawData_49 TOARawDataReg<49> VDD VSS n_938 / 
+ OR2XD1
Xp8894A18791__6260 FE_PHN382_CalRawData_27 CalRawDataReg<27> VDD VSS n_847 / 
+ OR2XD1
Xp8894A18792__4319 FE_PHN434_CalRawData_25 CalRawDataReg<25> VDD VSS n_845 / 
+ OR2XD1
Xp8894A18793__8428 FE_PHN432_CalRawData_22 CalRawDataReg<22> VDD VSS n_842 / 
+ OR2XD1
Xp8894A18794__5526 FE_PHN427_CalRawData_21 CalRawDataReg<21> VDD VSS n_841 / 
+ OR2XD1
Xp8894A18795__6783 FE_PHN459_CalRawData_17 CalRawDataReg<17> VDD VSS n_837 / 
+ OR2XD1
Xp8894A18796__3680 FE_PHN449_TOARawData_23 TOARawDataReg<23> VDD VSS n_912 / 
+ OR2XD1
Xp8894A18797__1617 FE_PHN433_CalRawData_19 CalRawDataReg<19> VDD VSS n_839 / 
+ OR2XD1
Xp8894A18798__2802 FE_PHN456_CalRawData_14 CalRawDataReg<14> VDD VSS n_834 / 
+ OR2XD1
Xp8894A18799__1705 FE_PHN453_CalRawData_12 CalRawDataReg<12> VDD VSS n_832 / 
+ OR2XD1
Xp8894A18800__5122 FE_PHN422_CalRawData_11 CalRawDataReg<11> VDD VSS n_831 / 
+ OR2XD1
Xp8894A18801__8246 FE_PHN417_CalRawData_9 CalRawDataReg<9> VDD VSS n_829 / 
+ OR2XD1
Xp8894A18802__7098 FE_PHN464_CalRawData_8 CalRawDataReg<8> VDD VSS n_828 / 
+ OR2XD1
Xp8894A18803__6131 FE_PHN468_CalRawData_5 CalRawDataReg<5> VDD VSS n_825 / 
+ OR2XD1
Xp8894A18804__1881 FE_PHN412_CalRawData_2 CalRawDataReg<2> VDD VSS n_822 / 
+ OR2XD1
Xp8894A18805__5115 FE_OFN12_CalRawData_3 CalRawDataReg<3> VDD VSS n_823 / 
+ OR2XD1
Xp8894A18806__7482 FE_PHN409_CalRawData_1 CalRawDataReg<1> VDD VSS n_821 / 
+ OR2XD1
Xp8894A18807__6161 FE_PHN446_TOARawData_19 TOARawDataReg<19> VDD VSS n_908 / 
+ OR2XD1
Xp8894A18816__6260 FE_PHN387_TOARawData_36 TOARawDataReg<36> VDD VSS n_925 / 
+ OR2XD1
Xp8894A18821__3680 FE_PHN410_TOARawData_53 TOARawDataReg<53> VDD VSS n_942 / 
+ OR2XD1
Xp8894A18832__4733 FE_PHN350_CalRawData_49 CalRawDataReg<49> VDD VSS n_869 / 
+ OR2XD1
Xp8894A18838__1666 FE_PHN627_TOARawData_61 TOARawDataReg<61> VDD VSS n_950 / 
+ OR2XD1
Xp8894A18839__7410 FE_PHN383_CalRawData_37 CalRawDataReg<37> VDD VSS n_857 / 
+ OR2XD1
Xp8894A18841__5477 FE_PHN392_CalRawData_32 CalRawDataReg<32> VDD VSS n_852 / 
+ OR2XD1
Xp8894A18843__5107 FE_PHN431_TOARawData_59 TOARawDataReg<59> VDD VSS n_948 / 
+ OR2XD1
Xp8894A18844__6260 FE_PHN419_TOARawData_58 TOARawDataReg<58> VDD VSS n_947 / 
+ OR2XD1
Xp8894A18845__4319 FE_PHN386_TOARawData_57 TOARawDataReg<57> VDD VSS n_946 / 
+ OR2XD1
Xp8894A18846__8428 FE_PHN380_TOARawData_56 TOARawDataReg<56> VDD VSS n_945 / 
+ OR2XD1
Xp8894A18847__5526 FE_PHN437_TOARawData_60 TOARawDataReg<60> VDD VSS n_949 / 
+ OR2XD1
Xp8894A18848__6783 FE_PHN460_TOARawData_13 FE_OFN110_TOARawDataReg_13 VDD VSS 
+ n_902 / OR2XD1
Xp8894A18849__3680 FE_PHN447_TOARawData_48 TOARawDataReg<48> VDD VSS n_937 / 
+ OR2XD1
Xp8894A18850__1617 FE_PHN469_TOARawData_47 TOARawDataReg<47> VDD VSS n_936 / 
+ OR2XD1
Xp8894A18851__2802 FE_PHN436_TOARawData_46 TOARawDataReg<46> VDD VSS n_935 / 
+ OR2XD1
Xp8894A18852__1705 FE_PHN444_TOARawData_25 TOARawDataReg<25> VDD VSS n_914 / 
+ OR2XD1
Xp8894A18853__5122 FE_PHN441_TOARawData_43 TOARawDataReg<43> VDD VSS n_932 / 
+ OR2XD1
Xp8894A18854__8246 FE_PHN457_TOARawData_12 FE_OFN70_TOARawDataReg_12 VDD VSS 
+ n_901 / OR2XD1
Xp8894A18855__7098 FE_PHN472_TOARawData_45 TOARawDataReg<45> VDD VSS n_934 / 
+ OR2XD1
Xp8894A18856__6131 FE_PHN443_TOARawData_41 TOARawDataReg<41> VDD VSS n_930 / 
+ OR2XD1
Xp8894A18857__1881 FE_PHN357_TOARawData_38 TOARawDataReg<38> VDD VSS n_927 / 
+ OR2XD1
Xp8894A18858__5115 FE_PHN391_TOARawData_37 TOARawDataReg<37> VDD VSS n_926 / 
+ OR2XD1
Xp8894A18859__7482 FE_PHN390_TOARawData_35 TOARawDataReg<35> VDD VSS n_924 / 
+ OR2XD1
Xp8894A18860__4733 FE_PHN448_TOARawData_32 TOARawDataReg<32> VDD VSS n_921 / 
+ OR2XD1
Xp8894A18861__6161 FE_PHN430_TOARawData_31 TOARawDataReg<31> VDD VSS n_920 / 
+ OR2XD1
Xp8894A18862__9315 FE_PHN451_TOARawData_28 TOARawDataReg<28> VDD VSS n_917 / 
+ OR2XD1
Xp8894A18863__9945 FE_PHN435_TOARawData_27 TOARawDataReg<27> VDD VSS n_916 / 
+ OR2XD1
Xp8894A18864__2883 FE_PHN445_TOARawData_21 TOARawDataReg<21> VDD VSS n_910 / 
+ OR2XD1
Xp8894A18865__2346 FE_PHN450_TOARawData_24 TOARawDataReg<24> VDD VSS n_913 / 
+ OR2XD1
Xp8894A18866__1666 FE_PHN376_CalRawData_53 CalRawDataReg<53> VDD VSS n_873 / 
+ OR2XD1
Xp8894A18867__7410 FE_PHN442_TOARawData_20 TOARawDataReg<20> VDD VSS n_909 / 
+ OR2XD1
Xp8894A18868__6417 FE_PHN465_TOARawData_18 TOARawDataReg<18> VDD VSS n_907 / 
+ OR2XD1
Xp8894A18869__5477 FE_PHN466_TOARawData_16 TOARawDataReg<16> VDD VSS n_905 / 
+ OR2XD1
Xp8894A18870__2398 FE_PHN353_CalRawData_55 CalRawDataReg<55> VDD VSS n_875 / 
+ OR2XD1
Xp8894A18871__5107 FE_PHN393_TOARawData_30 TOARawDataReg<30> VDD VSS n_919 / 
+ OR2XD1
Xp8894A18872__4319 FE_PHN461_TOARawData_11 TOARawDataReg<11> VDD VSS n_900 / 
+ OR2XD1
Xp8894A18873__8428 FE_PHN454_TOARawData_7 TOARawDataReg<7> VDD VSS n_896 / 
+ OR2XD1
Xp8894A18874__5526 FE_PHN458_TOARawData_8 TOARawDataReg<8> VDD VSS n_897 / 
+ OR2XD1
Xp8894A18875__6783 FE_PHN462_TOARawData_6 TOARawDataReg<6> VDD VSS n_895 / 
+ OR2XD1
Xp8894A18876__3680 FE_PHN452_TOARawData_5 TOARawDataReg<5> VDD VSS n_894 / 
+ OR2XD1
Xp8894A18878__2802 FE_PHN463_TOARawData_2 TOARawDataReg<2> VDD VSS n_891 / 
+ OR2XD1
Xp8894A18879__1705 FE_PHN423_CalRawData_62 CalRawDataReg<62> VDD VSS n_882 / 
+ OR2XD1
Xp8894A18883__6131 FE_PHN421_CalRawData_61 CalRawDataReg<61> VDD VSS n_881 / 
+ OR2XD1
Xp8894A18884__1881 FE_PHN414_CalRawData_59 CalRawDataReg<59> VDD VSS n_879 / 
+ OR2XD1
Xp8894A18885__5115 FE_PHN420_CalRawData_57 CalRawDataReg<57> VDD VSS n_877 / 
+ OR2XD1
Xp8894A18886__7482 FE_PHN384_CalRawData_60 CalRawDataReg<60> VDD VSS n_880 / 
+ OR2XD1
Xp8894A18887__4733 FE_PHN354_CalRawData_54 CalRawDataReg<54> VDD VSS n_874 / 
+ OR2XD1
Xp8894A18888__6161 FE_PHN349_CalRawData_47 CalRawDataReg<47> VDD VSS n_867 / 
+ OR2XD1
Xp8894A18889__9315 FE_PHN375_CalRawData_41 CalRawDataReg<41> VDD VSS n_861 / 
+ OR2XD1
Xp8894A18890__9945 FE_PHN470_CalRawData_42 CalRawDataReg<42> VDD VSS n_862 / 
+ OR2XD1
Xp8894A18891__2883 FE_PHN372_CalRawData_39 CalRawDataReg<39> VDD VSS n_859 / 
+ OR2XD1
Xp8894A18892__2346 FE_PHN351_CalRawData_38 CalRawDataReg<38> VDD VSS n_858 / 
+ OR2XD1
Xp8894A18897__8428 FE_PHN356_CalRawData_33 CalRawDataReg<33> VDD VSS n_853 / 
+ OR2XD1
Xp8894A19139__8428 FE_PHN471_TOARawData_62 TOARawDataReg<62> VDD VSS n_951 / 
+ OR2XD1
Xp7016A__5115 n_158 FE_PHN473_selRawCode VDD VSS n_800 / OR2XD1
Xp8894A19193 FE_PHN385_CalCounterB_1 CalCounterBReg<1> VDD VSS n_818 / OR2XD1
Xp4906A FE_OFN65_TOARawDataReg_62 offset<6> VDD VSS n_774 / OR2XD1
Xp0983A U_CalEnc_finePhase<1> offset<1> VDD VSS n_96 / OR2XD1
Xp1278A n_1076 n_1085 VDD VSS U_CalEnc_finePhase<3> / OR2XD1
Xp1143A n_1062 n_1072 VDD VSS U_TOAEnc_finePhase<2> / OR2XD1
Xp1343A n_1063 n_1072 VDD VSS U_TOAEnc_finePhase<3> / OR2XD1
Xp7168A U_TOAEnc_finePhase<0> TOAerrorFlagReg VDD VSS n_813 / OR2XD1
Xp3627D n_1009 n_1019 VDD VSS n_799 / OR2XD1
Xp3874D n_1020 n_1010 VDD VSS n_782 / OR2XD1
Xp3499D n_1008 n_1018 VDD VSS n_783 / OR2XD1
Xp4920D n_1025 n_1015 VDD VSS n_802 / OR2XD1
Xp4705D n_1024 n_1014 VDD VSS n_790 / OR2XD1
Xp7612A U_CalEnc_finePhase<2> CalerrorFlagReg VDD VSS n_812 / OR2XD1
Xp6408D n_1023 n_1013 VDD VSS n_792 / OR2XD1
XFE_RC_19_0 WALLACE_CSA_DUMMY_OP_groupi_n_38 FE_RN_6_0 VDD VSS FE_RN_7_0 / 
+ IND2D1
XFE_RC_13_0 WALLACE_CSA_DUMMY_OP_groupi_n_15 FE_RN_11_0 VDD VSS FE_RN_12_0 / 
+ IND2D1
XFE_RC_7_0 FE_RN_2_0 n_49 VDD VSS FE_RN_3_0 / IND2D1
Xp0432A__2346 n_234 n_570 VDD VSS n_591 / IND2D1
Xp8877A__5107 FE_PHN388_TOACounterA_0 n_162 VDD VSS n_883 / IND2D1
Xp8877A18877__1617 FE_PHN467_TOARawData_3 TOARawDataReg<3> VDD VSS n_892 / 
+ IND2D1
Xp0038A18895__5477 CalRawDataReg<49> n_143 VDD VSS n_173 / IND2D1
Xp5583A__3680 offset<6> FE_OFN82_CalRawDataReg_62 VDD VSS n_775 / IND2D1
Xg19262 n_676 n_669 VDD VSS n_132 / IND2D1
Xg19265 n_575 n_190 VDD VSS n_130 / IND2D1
Xg19269 n_156 n_272 VDD VSS n_126 / IND2D1
Xg19277 n_311 n_465 VDD VSS n_118 / IND2D1
Xp1079A offset<1> n_83 VDD VSS n_84 / IND2D1
Xp4337D n_46 n_795 VDD VSS n_791 / IND2D1
Xp7131D n_46 n_45 VDD VSS n_793 / IND2D1
Xp2576D__7410 n_461 n_450 n_452 VDD VSS n_497 / INR3D0
Xp7378A U_CalEnc_finePhase<2> n_43 n_40 VDD VSS n_47 / INR3D0
XFE_RC_3_0 n_493 n_492 VDD VSS n_523 / AN2D2
Xp0734A__7410 n_729 n_732 VDD VSS n_734 / AN2D2
Xp0492A__9945 n_665 n_613 VDD VSS n_678 / AN2D2
Xp0338A__5477 n_612 n_662 VDD VSS n_675 / AN2D2
Xp0104A__7098 n_433 n_420 VDD VSS n_446 / AN2D2
Xp0228A__2346 n_375 n_427 VDD VSS n_442 / AN2D2
Xp0745A__8428 n_415 n_396 VDD VSS n_429 / AN2D2
Xp0935A__5107 n_368 n_369 VDD VSS n_402 / AN2D2
Xp2009D n_55 FE_DBTN1_selRawCode VDD VSS n_1014 / AN2D2
Xp0113A__2398 n_381 n_372 VDD VSS n_403 / INR2XD0
Xp1429A n_96 n_97 VDD VSS n_98 / INR2XD0
Xp2681A n_52 n_42 VDD VSS n_56 / INR2XD0
Xp4114D n_51 CalCounterBReg<2> n_50 CalCounterAReg<2> n_58 VDD VSS n_1026 / 
+ AO221D0
Xp3732D n_50 CalCounterAReg<0> n_51 CalCounterBReg<0> n_7794_BAR VDD VSS 
+ n_1024 / AO221D0
Xp2122D n_1015 n_58 U_CalEnc_finePhase<2> VDD VSS n_1009 / MUX2D2
Xp2494D n_1015 U_CalEnc_finePhase<2> U_CalEnc_finePhase<3> 
+ FE_PHN473_selRawCode VDD VSS n_1020 / AO22D0
Xp2138D n_1014 U_CalEnc_finePhase<1> U_CalEnc_finePhase<2> 
+ FE_PHN473_selRawCode VDD VSS n_1019 / AO22D1
Xp0013D18723__7482 CalRawDataReg<54> CalRawDataReg<55> CalRawDataReg<54> 
+ CalRawDataReg<55> VDD VSS n_315 / IOA22D1
Xp0029D18730__1617 CalRawDataReg<51> CalRawDataReg<52> CalRawDataReg<51> 
+ CalRawDataReg<52> VDD VSS n_291 / IOA22D1
Xp0016D18731__1705 CalRawDataReg<52> CalRawDataReg<53> CalRawDataReg<52> 
+ CalRawDataReg<53> VDD VSS n_288 / IOA22D1
Xp0027D18732__5122 CalRawDataReg<53> CalRawDataReg<54> CalRawDataReg<53> 
+ CalRawDataReg<54> VDD VSS n_286 / IOA22D1
Xp0021D__7098 CalRawDataReg<31> CalRawDataReg<32> CalRawDataReg<31> 
+ CalRawDataReg<32> VDD VSS n_252 / IOA22D1
Xp0008D__2802 CalRawDataReg<34> CalRawDataReg<35> CalRawDataReg<34> 
+ CalRawDataReg<35> VDD VSS n_225 / IOA22D1
Xp0022D18762__1705 CalRawDataReg<35> CalRawDataReg<36> CalRawDataReg<35> 
+ CalRawDataReg<36> VDD VSS n_223 / IOA22D1
Xp0021D18764__8246 CalRawDataReg<37> CalRawDataReg<38> CalRawDataReg<37> 
+ CalRawDataReg<38> VDD VSS n_219 / IOA22D1
Xp2514D n_1016 n_40 n_52 n_42 VDD VSS n_1010 / IOA22D1
Xp0583A__6417 n_716 n_723 n_726 level<0> VDD VSS n_733 / OA211D1
Xp0367A__7098 n_232 n_582 n_552 n_519 VDD VSS n_655 / OA211D1
Xp0367A18604__6131 n_269 n_588 n_557 n_512 VDD VSS n_654 / OA211D1
Xp0464A__1881 n_204 n_588 n_542 n_538 VDD VSS n_653 / OA211D1
Xp0310A__1881 n_236 n_157 n_582 n_580 VDD VSS n_625 / OA211D1
Xp0446A__4733 n_187 n_569 n_572 n_577 VDD VSS n_622 / OA211D1
Xp0450A__6161 n_263 n_567 n_555 n_548 VDD VSS n_621 / OA211D1
Xp0458A__9945 n_196 n_574 n_554 n_540 VDD VSS n_619 / OA211D1
Xp0530A18620__6260 n_326 n_152 n_556 n_531 VDD VSS n_576 / OA211D1
Xp1996D U_CalEnc_finePhase<1> n_55 n_57 FE_DBTN1_selRawCode VDD VSS n_1008 / 
+ OA211D1
Xp0712A__5477 n_720 n_727 n_135 n_706 VDD VSS n_732 / OAI211D1
Xp0845A__5107 n_714 n_726 n_713 n_712 VDD VSS n_730 / OAI211D1
Xp0551A18597__2346 n_133 n_690 n_673 n_684 VDD VSS n_707 / OAI211D1
Xp0401A__7410 n_209 n_478 n_547 n_537 VDD VSS n_589 / OAI211D1
Xp4253D n_787 n_77 n_78 FE_PHN337_timeStampMode VDD VSS n_803 / OAI211D1
Xp4387D n_788 n_75 n_76 FE_PHN337_timeStampMode VDD VSS n_801 / OAI211D1
Xp4566D n_789 n_73 n_74 FE_PHN337_timeStampMode VDD VSS n_811 / OAI211D1
Xp4706D n_793 n_70 n_71 FE_PHN337_timeStampMode VDD VSS n_809 / OAI211D1
Xp4838D n_794 n_67 n_68 FE_PHN337_timeStampMode VDD VSS n_808 / OAI211D1
Xp4973D n_797 n_65 n_66 FE_PHN337_timeStampMode VDD VSS n_807 / OAI211D1
Xp0903A n_1074 n_1085 VDD VSS U_CalEnc_finePhase<1> / OR2D2
Xp0983A8811 n_1073 n_1085 VDD VSS U_CalEnc_finePhase<0> / OR2D2
Xg19281 n_1075 n_1085 VDD VSS U_CalEnc_finePhase<2> / OR2D2
Xp1031A n_1060 n_1072 VDD VSS U_TOAEnc_finePhase<0> / OR2D2
XFE_RC_108_0 FE_PHN508_FE_OFN272_TOTRawData_3 FE_RN_16_0 VDD VSS n_961 / ND2D2
XFE_RC_89_0 FE_RN_44_0 FE_OFN60_TOTRawDataReg_6 VDD VSS n_964 / ND2D2
Xp0645A__8428 n_724 n_715 VDD VSS n_727 / ND2D2
Xp0548A__6783 n_723 n_716 VDD VSS n_726 / ND2D2
Xp0618A__2802 n_135 n_719 VDD VSS n_722 / ND2D2
Xp0524A__4733 n_709 n_708 VDD VSS n_713 / ND2D2
Xp0459D__7482 n_667 n_666 VDD VSS n_682 / ND2D2
Xp0371D__4733 n_558 n_483 VDD VSS n_575 / ND2D2
Xp0350D__9945 n_558 n_499 VDD VSS n_571 / ND2D2
Xp0271A__1617 n_454 n_421 VDD VSS n_156 / ND2D2
Xp0043D__7098 n_381 n_380 VDD VSS n_405 / ND2D2
Xp0052A18698__1617 n_212 n_213 VDD VSS n_336 / ND2D2
Xp0058A18699__2802 n_204 n_260 VDD VSS n_335 / ND2D2
Xp0018D__1705 n_180 n_192 VDD VSS n_334 / ND2D2
Xp0025D__8246 n_235 n_236 VDD VSS n_332 / ND2D2
Xp0016D18700__7098 n_233 n_256 VDD VSS n_331 / ND2D2
Xp1173A U_TOAEnc_finePhase<1> offset<1> VDD VSS n_85 / ND2D2
XFE_RC_11_0 WALLACE_CSA_DUMMY_OP_groupi_n_34 WALLACE_CSA_DUMMY_OP_groupi_n_15 
+ FE_RN_13_0 VDD VSS WALLACE_CSA_DUMMY_OP_groupi_n_40 / IOA21D2
Xg19260 n_739 n_711 n_702 VDD VSS n_134 / IOA21D2
Xp1122A n_84 n_87 n_85 VDD VSS n_88 / IOA21D2
Xp1366A n_92 n_774 n_764 VDD VSS U_TOAEnc_rem_35_34_ms[7][0] / AO21D4
Xp0776A__9315 n_724 n_734 VDD VSS n_739 / INR2D2
Xg19258 n_731 level<1> VDD VSS n_136 / INR2D2
Xg19278 level<1> n_731 VDD VSS n_117 / INR2D2
Xg19268 n_558 n_491 VDD VSS n_127 / INR2D4
Xg19272 n_449 n_472 VDD VSS n_123 / INR2D4
Xg19270 n_480 n_483 n_500 n_491 VDD VSS n_125 / IIND4D1
XFE_RC_63_0 FE_PHN502_TOTRawData_31 FE_RN_31_0 VDD VSS n_989 / IND2D2
Xp0503A__1705 n_714 n_713 VDD VSS n_721 / IND2D2
Xp0365A__1666 n_677 n_691 VDD VSS n_704 / IND2D2
Xp0329A__5526 n_680 n_675 VDD VSS n_697 / IND2D2
Xp0389A__2802 n_677 n_669 VDD VSS n_692 / IND2D2
Xg19259 n_707 n_711 VDD VSS n_135 / IND2D2
Xg19261 n_682 n_683 VDD VSS n_133 / IND2D2
Xp0651A__7482 FE_PHN656_level_2 n_736 n_737 VDD VSS n_741 / INR3D1
Xg2 FE_PHN656_level_2 n_738 n_136 VDD VSS n_137 / INR3D1
XTOARawDataReg_reg[3] rc_gclk_4100 FE_PHN467_TOARawData_3 UNCONNECTED0 
+ TOARawDataReg<3> VDD VSS / DFD1
XTOARawDataReg_reg[4] rc_gclk_4097 FE_PHN429_FE_OFN135_TOARawData_4 
+ UNCONNECTED1 TOARawDataReg<4> VDD VSS / DFD1
XCalRawDataReg_reg[33] rc_gclk_4256 FE_PHN525_CalRawData_33 CalRawDataReg<33> 
+ n_144 VDD VSS / DFD1
XCalRawDataReg_reg[39] rc_gclk_4236 FE_PHN521_CalRawData_39 CalRawDataReg<39> 
+ n_140 VDD VSS / DFD1
XCalRawDataReg_reg[47] rc_gclk_4202 FE_PHN620_CalRawData_47 CalRawDataReg<47> 
+ n_146 VDD VSS / DFD1
XCalRawDataReg_reg[48] rc_gclk_4199 FE_PHN608_CalRawData_48 CalRawDataReg<48> 
+ n_143 VDD VSS / DFD1
XCalRawDataReg_reg[49] rc_gclk_4194 FE_PHN610_CalRawData_49 CalRawDataReg<49> 
+ n_142 VDD VSS / DFD1
XCalRawDataReg_reg[50] rc_gclk_4191 FE_PHN609_CalRawData_50 CalRawDataReg<50> 
+ n_145 VDD VSS / DFD1
XTOARawDataReg_reg[0] rc_gclk_4113 FE_PHN618_FE_OFN130_FE_OFN7_TOARawData_0 
+ TOARawDataReg<0> n_147 VDD VSS / DFD1
XTOARawDataReg_reg[61] rc_gclk_3888 FE_PHN627_TOARawData_61 TOARawDataReg<61> 
+ n_148 VDD VSS / DFD1
XFE_RC_85_0 FE_PHN512_TOTRawData_13 TOTRawDataReg<13> VDD VSS FE_RN_42_0 / 
+ NR2D2
XFE_RC_65_0 FE_PHN507_TOTCounterB_0 TOTCounterBReg<0> VDD VSS FE_RN_32_0 / 
+ NR2D2
XFE_RC_59_0 FE_PHN510_TOTRawData_29 TOTRawDataReg<29> VDD VSS FE_RN_29_0 / 
+ NR2D2
XFE_RC_55_0 FE_PHN511_TOTRawData_12 TOTRawDataReg<12> VDD VSS FE_RN_27_0 / 
+ NR2D2
XFE_RC_53_0 FE_PHN506_TOTRawData_25 TOTRawDataReg<25> VDD VSS FE_RN_26_0 / 
+ NR2D2
XFE_RC_43_0 FE_PHN580_TOTRawData_11 TOTRawDataReg<11> VDD VSS FE_RN_21_0 / 
+ NR2D2
Xp0481A__7098 n_652 n_671 VDD VSS n_687 / NR2D2
Xp0463A18602__4319 n_608 n_658 VDD VSS n_666 / NR2D2
Xp0078D__9945 n_124 n_476 VDD VSS n_504 / NR2D2
Xp0055D__4319 n_466 n_460 VDD VSS n_493 / NR2D2
Xp0051D__8428 n_462 n_465 VDD VSS n_492 / NR2D2
Xp0049D__7410 n_413 n_149 VDD VSS n_428 / NR2D2
Xp0030D__8246 n_410 n_405 VDD VSS n_420 / NR2D2
Xp0047D__6131 n_382 n_378 VDD VSS n_417 / NR2D2
Xp0184A__5526 n_254 n_374 VDD VSS n_398 / NR2D2
Xp0056A__2802 n_338 n_337 VDD VSS n_392 / NR2D2
Xp0037D18678__9315 n_341 n_357 VDD VSS n_380 / NR2D2
Xp0196A__1666 FE_OFN129_n_318 n_327 VDD VSS n_375 / NR2D2
Xp0016D__5526 n_333 n_334 VDD VSS n_367 / NR2D2
Xp18736A__8246 n_164 n_761 VDD VSS CalRawDataMon<62> / NR2D2
Xp18766A__6131 n_167 n_761 VDD VSS CalRawDataMon<32> / NR2D2
Xp18766A18903__6161 n_140 n_761 VDD VSS CalRawDataMon<39> / NR2D2
Xp18766A18906__2346 n_143 n_761 VDD VSS CalRawDataMon<48> / NR2D2
Xp18766A18910__5477 n_142 n_761 VDD VSS CalRawDataMon<49> / NR2D2
Xp18766A18921__1705 n_160 n_761 VDD VSS CalRawDataMon<37> / NR2D2
Xp18766A18931__9315 n_161 n_761 VDD VSS CalRawDataMon<38> / NR2D2
Xp18766A18949__1705 n_168 n_761 VDD VSS CalRawDataMon<36> / NR2D2
Xp18766A18954__1881 n_166 n_761 VDD VSS CalRawDataMon<34> / NR2D2
Xp18766A18962__2346 n_145 n_761 VDD VSS CalRawDataMon<50> / NR2D2
Xp18766A18966__5477 n_144 n_761 VDD VSS CalRawDataMon<33> / NR2D2
Xp18774A__2398 n_148 n_761 VDD VSS TOARawDataMon<61> / NR2D2
Xp18766A18973__3680 n_165 n_761 VDD VSS CalRawDataMon<51> / NR2D2
Xp18774A18984__4733 n_147 n_761 VDD VSS TOARawDataMon<0> / NR2D2
Xp18774A18993__5477 FE_OFN78_TOARawDataReg_3 n_761 VDD VSS TOARawDataMon<3> / 
+ NR2D2
Xp18766A18997__4319 n_146 n_761 VDD VSS CalRawDataMon<47> / NR2D2
Xp17723A__2346 FE_OFN65_TOARawDataReg_62 n_761 VDD VSS TOARawDataMon<62> / 
+ NR2D2
Xp0401A18775__1705 TOARawDataReg<42> TOARawDataReg<43> VDD VSS n_191 / XOR2D2
Xp0773A__7098 n_741 n_730 n_742 FE_PHN656_level_2 VDD VSS n_747 / OAI22D1
Xp0496A__7410 n_572 n_275 n_571 n_229 VDD VSS n_615 / OAI22D1
Xp0464A18611__6260 n_572 n_215 n_573 n_200 VDD VSS n_610 / OAI22D1
Xp0498A18612__4319 n_574 n_195 n_478 n_319 VDD VSS n_609 / OAI22D1
Xp0362A18614__1617 n_586 n_224 n_587 n_181 VDD VSS n_604 / OAI22D1
Xp0321A__8246 n_585 n_305 n_582 n_192 VDD VSS n_600 / OAI22D1
Xp0269A__7098 n_157 n_283 n_583 n_289 VDD VSS n_599 / OAI22D1
Xp0428A__5526 n_156 n_215 n_153 n_196 VDD VSS n_522 / OAI22D1
Xp0216A18630__1705 n_473 n_276 n_461 n_300 VDD VSS n_517 / OAI22D1
Xp0382A__7482 n_152 n_238 n_485 n_191 VDD VSS n_510 / OAI22D1
Xp0399A18634__4733 n_477 n_181 n_487 n_239 VDD VSS n_509 / OAI22D1
Xp0212A__1881 FE_OFN66_TOARawDataReg_62 TOARawDataReg<61> 
+ FE_OFN65_TOARawDataReg_62 n_148 VDD VSS n_318 / OAI22D1
Xp0184A18750__8246 FE_OFN66_TOARawDataReg_62 TOARawDataReg<0> 
+ FE_OFN65_TOARawDataReg_62 n_147 VDD VSS n_254 / OAI22D1
XFE_RC_144_0 n_49 CalCounterBReg<0> n_49 CalCounterAReg<0> VDD VSS n_55 / 
+ MAOI22D1
Xp0035D__8246 CalRawDataReg<24> CalRawDataReg<23> CalRawDataReg<23> 
+ CalRawDataReg<24> VDD VSS n_322 / MAOI22D1
Xp0029D__7098 CalRawDataReg<23> CalRawDataReg<22> CalRawDataReg<22> 
+ CalRawDataReg<23> VDD VSS n_321 / MAOI22D1
Xp0019D__6131 CalRawDataReg<40> CalRawDataReg<39> CalRawDataReg<39> 
+ CalRawDataReg<40> VDD VSS n_320 / MAOI22D1
Xn0019D__9315 CalRawDataReg<56> CalRawDataReg<55> CalRawDataReg<55> 
+ CalRawDataReg<56> VDD VSS n_311 / MAOI22D1
Xp0023D18726__9945 CalRawDataReg<47> CalRawDataReg<46> CalRawDataReg<46> 
+ CalRawDataReg<47> VDD VSS n_310 / MAOI22D1
Xp0006D__5115 CalRawDataReg<41> CalRawDataReg<40> CalRawDataReg<40> 
+ CalRawDataReg<41> VDD VSS n_281 / MAOI22D1
Xp0013D18734__7482 CalRawDataReg<21> CalRawDataReg<20> CalRawDataReg<20> 
+ CalRawDataReg<21> VDD VSS n_280 / MAOI22D1
Xp0017D__9315 CalRawDataReg<25> CalRawDataReg<24> CalRawDataReg<24> 
+ CalRawDataReg<25> VDD VSS n_277 / MAOI22D1
Xp0018D18737__1666 CalRawDataReg<27> CalRawDataReg<26> CalRawDataReg<26> 
+ CalRawDataReg<27> VDD VSS n_273 / MAOI22D1
Xn0004D__6783 CalRawDataReg<31> CalRawDataReg<30> CalRawDataReg<30> 
+ CalRawDataReg<31> VDD VSS n_261 / MAOI22D1
Xp0676A__2346 n_733 level<1> VDD VSS n_736 / NR2XD0
Xp2987A__6161 n_482 n_489 VDD VSS n_506 / NR2XD0
Xp0049A18693__6260 n_219 n_250 VDD VSS n_342 / NR2XD0
Xp0056A18701__6131 n_178 n_230 VDD VSS n_330 / NR2XD0
Xp0498A__1881 n_651 n_672 VDD VSS n_684 / NR2D3
Xp0492A18600__2398 n_656 n_657 VDD VSS n_673 / NR2D3
Xp0062A__5477 n_336 n_335 VDD VSS n_373 / NR2D3
Xp0013D__7098 n_332 n_331 VDD VSS n_358 / NR2D3
XFE_RC_12_0 FE_RN_12_0 WALLACE_CSA_DUMMY_OP_groupi_n_38 VDD VSS FE_RN_13_0 / 
+ CKND2D2
Xp0531A__6783 n_684 n_683 VDD VSS n_696 / CKND2D2
Xp0062A18681__2398 n_329 n_330 VDD VSS n_372 / CKND2D2
Xp0807AT__6783 n_750 n_134 n_558 VDD VSS n_756 / AN3D4
Xp0296A__9315 n_637 n_647 n_646 VDD VSS n_679 / AN3D4
Xp0034D__5526 n_523 n_123 n_504 VDD VSS n_560 / AN3D4
Xp0091A__1666 n_431 n_433 n_414 VDD VSS n_470 / AN3D4
Xp0011D18674__1705 n_309 n_307 n_283 VDD VSS n_391 / AN3D4
Xp0226D__1705 n_469 n_442 n_415 VDD VSS n_485 / ND3D4
Xp0115A__8246 n_446 n_431 FE_DBTN0_n_149 VDD VSS n_449 / ND3D4
Xp0455A__8428 n_620 n_567 n_571 n_569 VDD VSS n_665 / AN4D1
Xp0105AT__9945 n_431 n_433 n_418 n_414 VDD VSS n_472 / AN4D1
Xp0248D__2802 n_469 n_442 n_396 VDD VSS n_488 / ND3D3
Xp0272A__5115 n_469 n_429 n_395 VDD VSS n_478 / ND3D3
Xp0290A18652__9315 n_442 n_430 n_439 VDD VSS n_474 / ND3D3
XFE_RC_110_0 FE_OFN270_TOTRawData_2 FE_RN_15_0 VDD VSS n_960 / ND2D4
Xp0159A__1617 n_560 n_455 VDD VSS n_157 / ND2D4
Xp0242D__4733 n_469 n_459 VDD VSS n_152 / ND2D4
Xp0204D__6161 n_454 n_437 VDD VSS n_475 / ND2D4
Xp0171A__4319 n_560 n_451 VDD VSS n_588 / ND2D3
Xp0176A__8428 n_560 n_450 VDD VSS n_587 / ND2D3
Xp0199A__5526 n_560 n_458 VDD VSS n_586 / ND2D3
Xp0216A18621__6783 n_560 n_453 VDD VSS n_585 / ND2D3
Xp0352D__3680 n_558 n_490 VDD VSS n_584 / ND2D3
Xp0162A__2802 n_560 n_452 VDD VSS n_583 / ND2D3
Xp0217A__1705 n_560 n_457 VDD VSS n_582 / ND2D3
Xp0192A__5122 n_560 n_456 VDD VSS n_581 / ND2D3
Xp0345D__6161 n_558 n_489 VDD VSS n_574 / ND2D3
Xp0358D__9315 n_558 n_482 VDD VSS n_573 / ND2D3
Xp0354D__2883 n_558 n_480 VDD VSS n_569 / ND2D3
Xp0347D__2346 n_558 n_484 VDD VSS n_567 / ND2D3
Xp0268A__1881 n_454 n_438 VDD VSS n_153 / ND2D3
Xp3282A__1666 n_456 n_450 n_451 n_457 VDD VSS n_498 / NR4D0
Xp2811D__2398 n_458 n_452 n_453 n_455 VDD VSS n_501 / NR4D0
Xp0438A__6131 n_575 n_188 n_584 n_304 VDD VSS n_626 / OA22D0
Xp0562A__7482 n_571 n_218 n_569 n_186 VDD VSS n_623 / OA22D0
Xp0596A__1666 n_569 n_262 n_573 n_201 VDD VSS n_616 / OA22D0
Xp0548A18610__6417 n_575 n_295 n_567 n_214 VDD VSS n_614 / OA22D0
Xp0362A__5107 n_585 n_300 n_588 n_308 VDD VSS n_611 / OA22D0
Xp0495A__6783 n_567 n_241 n_584 n_298 VDD VSS n_606 / OA22D0
Xp0489A__3680 n_571 n_209 n_569 n_238 VDD VSS n_605 / OA22D0
Xp0506A__9945 n_156 n_217 n_153 n_195 VDD VSS n_533 / OA22D0
Xp0503A18626__2883 n_152 n_265 n_485 n_188 VDD VSS n_532 / OA22D0
Xp0587A__2346 n_156 n_255 n_153 n_245 VDD VSS n_531 / OA22D0
Xp0354A__1666 n_474 n_324 n_475 n_246 VDD VSS n_530 / OA22D0
Xp0556A__6417 n_156 n_227 n_153 n_207 VDD VSS n_528 / OA22D0
Xp0524A18627__5477 n_152 n_184 n_485 n_187 VDD VSS n_527 / OA22D0
Xp0429A__2398 n_152 n_218 n_485 n_186 VDD VSS n_526 / OA22D0
Xp0432A18628__5107 n_156 n_214 n_153 n_203 VDD VSS n_525 / OA22D0
Xp0425A__6260 n_152 n_259 n_485 n_243 VDD VSS n_524 / OA22D0
Xp0349A__3680 n_473 n_177 n_463 n_301 VDD VSS n_520 / OA22D0
Xp0229A__7098 n_473 n_277 n_463 n_281 VDD VSS n_514 / OA22D0
Xp0320A18631__6131 n_473 n_264 n_463 n_305 VDD VSS n_513 / OA22D0
Xp0417A18633__5115 n_473 n_322 n_463 n_320 VDD VSS n_511 / OA22D0
Xp0492A18636__6417 n_461 n_316 n_463 n_310 VDD VSS n_496 / OA22D0
Xp0304A__5477 n_461 n_292 n_449 n_204 VDD VSS n_495 / OA22D0
Xp0434A18605__6417 n_584 n_193 n_202 n_573 n_237 n_478 VDD VSS n_644 / OA222D1
Xp0588A__5477 n_575 n_284 n_258 n_478 n_194 n_584 VDD VSS n_643 / OA222D1
Xp0554A__2398 n_584 n_185 n_203 n_573 n_234 n_478 VDD VSS n_642 / OA222D1
Xp0333A__6260 n_587 n_276 n_309 n_464 n_278 n_586 VDD VSS n_640 / OA222D1
Xp0329A18606__4319 n_581 n_231 n_233 n_157 n_197 n_583 VDD VSS n_639 / OA222D1
Xp0330A__5526 n_587 n_280 n_306 n_464 n_222 n_586 VDD VSS n_637 / OA222D1
Xp0398A__6783 n_587 n_273 n_266 n_588 n_226 n_581 VDD VSS n_636 / OA222D1
Xp0319A__3680 n_582 n_240 n_297 n_585 n_283 n_464 VDD VSS n_635 / OA222D1
Xp0330A18607__1617 n_581 n_179 n_235 n_157 n_306 n_583 VDD VSS n_634 / OA222D1
Xp0413A__1705 n_581 n_199 n_307 n_157 n_292 n_583 VDD VSS n_632 / OA222D1
Xp0640A__3680 n_474 n_206 n_193 n_475 n_290 n_488 VDD VSS n_548 / OA222D1
Xp0449A__2802 n_474 n_263 n_200 n_475 n_304 n_488 VDD VSS n_546 / OA222D1
Xp0499A__1705 n_474 n_211 n_182 n_475 n_303 n_488 VDD VSS n_545 / OA222D1
Xp0655A__5122 n_478 n_275 n_274 n_156 n_262 n_485 VDD VSS n_544 / OA222D1
Xp0427A18624__8246 n_474 n_208 n_201 n_153 n_229 n_152 VDD VSS n_543 / OA222D1
Xp0375A__6131 n_474 n_205 n_185 n_475 n_295 n_488 VDD VSS n_541 / OA222D1
Xp0594A__1881 n_474 n_247 n_244 n_475 n_317 n_488 VDD VSS n_540 / OA222D1
Xp0340A__5115 n_477 n_266 n_233 n_487 n_294 n_461 VDD VSS n_539 / OA222D1
Xp0606A__7482 n_487 n_256 n_242 n_449 n_314 n_461 VDD VSS n_538 / OA222D1
Xp0399A__4733 n_474 n_241 n_198 n_475 n_298 n_488 VDD VSS n_537 / OA222D1
Xp0538A__1617 n_487 n_180 n_287 n_461 n_212 n_449 VDD VSS n_519 / OA222D1
Xp0198A18629__2802 n_464 n_302 n_226 n_467 n_279 n_463 VDD VSS n_518 / OA222D1
Xp0566A__8246 n_487 n_236 n_297 n_461 n_240 n_449 VDD VSS n_515 / OA222D1
Xp0509A18632__1881 n_487 n_192 n_289 n_461 n_213 n_449 VDD VSS n_512 / OA222D1
Xp0464A18616__1881 n_582 n_228 n_261 n_473 n_251 n_467 VDD VSS n_597 / OAI222D1
Xp0223A__5122 n_467 n_231 n_278 n_463 n_232 n_449 VDD VSS n_516 / OAI222D1
Xp0322A__2346 n_596 n_634 n_635 n_654 VDD VSS n_676 / AN4D4
Xp0284A__5526 n_612 n_625 n_581 n_583 VDD VSS n_669 / AN4D4
Xp0222D__8428 n_478 n_488 n_152 n_485 VDD VSS n_536 / AN4D4
Xp0417A__6161 n_464 n_307 n_285 n_463 n_224 n_467 VDD VSS n_535 / OAI222D0
Xp0443A18622__7482 n_475 n_194 n_284 n_488 n_543 VDD VSS n_561 / OA221D0
Xp0361A__7410 n_488 n_312 n_323 n_485 n_530 VDD VSS n_556 / OA221D0
Xp0351A__5107 n_477 n_282 n_220 n_467 n_520 VDD VSS n_552 / OA221D0
Xp0420A18625__7098 n_477 n_325 n_253 n_467 n_511 VDD VSS n_542 / OA221D0
Xp0250D__6783 n_534 n_536 VDD VSS n_558 / AN2D8
Xp0510A__1881 n_699 n_692 n_676 n_677 n_691 VDD VSS n_716 / OA221D1
Xp0540A__1617 n_572 n_270 n_205 n_574 n_578 VDD VSS n_660 / OA221D1
Xp0293A__5122 n_588 n_212 n_287 n_583 n_157 VDD VSS n_631 / OA221D1
Xp0198A__6131 n_477 n_308 n_235 n_487 n_549 VDD VSS n_564 / OA221D1
Xp0323A__1666 n_477 n_280 n_222 n_467 n_513 VDD VSS n_557 / OA221D1
Xp0420A__5477 n_156 n_249 n_248 n_153 n_524 VDD VSS n_554 / OA221D1
Xp0215A__2398 n_473 n_273 n_228 n_449 n_518 VDD VSS n_553 / OA221D1
Xp0232A__6260 n_477 n_269 n_179 n_467 n_514 VDD VSS n_551 / OA221D1
Xp0507A__4319 n_477 n_321 n_260 n_449 n_496 VDD VSS n_550 / OA221D1
Xp0519A__6417 n_202 n_153 n_527 n_126 VDD VSS n_555 / OA211D0
XFE_OFC311_TOTRawData_2 FE_OFN270_TOTRawData_2 VDD VSS FE_RN_48_0 / CKND1
XFE_OFC298_CalRawDataReg_62 FE_OFN82_CalRawDataReg_62 VDD VSS n_164 / CKND1
XFE_OFC297_n_378 n_378 VDD VSS n_379 / CKND1
XFE_OFC295_n_420 n_420 VDD VSS n_419 / CKND1
XFE_OFC286_n_560 FE_OFN128_n_560 VDD VSS FE_OFN138_n_560 / CKND1
XFE_OFC284_n_710 n_710 VDD VSS n_711 / CKND1
XFE_OFC282_U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_n_2 
+ U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_n_2 VDD VSS 
+ U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_n_1 / CKND1
XFE_OFC281_n_83 n_83 VDD VSS U_TOAEnc_finePhase<1> / CKND1
XFE_OCPC274_TOTRawData_3 FE_PHN579_FE_OFN272_TOTRawData_3 VDD VSS FE_RN_47_0 / 
+ CKND1
XFE_OFC253_n_410 n_410 VDD VSS n_411 / CKND1
XFE_OFC244_n_750 n_750 VDD VSS n_749 / CKND1
XFE_OFC235_CalCounterBReg_2 CalCounterBReg<2> VDD VSS FE_RN_2_0 / CKND1
XFE_OFC218_n_318 n_319 VDD VSS FE_OFN129_n_318 / CKND1
XFE_OFC216_n_382 n_382 VDD VSS n_383 / CKND1
XFE_OFC214_n_361 n_361 VDD VSS n_362 / CKND1
XFE_OFC195_n_719 n_719 VDD VSS n_720 / CKND1
XFE_OFC191_U_CalEnc_U_fineEnc_Encoder1_rem_102_94_n_3 
+ U_CalEnc_U_fineEnc_Encoder1_rem_102_94_n_3 VDD VSS 
+ U_CalEnc_U_fineEnc_Encoder1_rem_102_94_n_2 / CKND1
XFE_OFC189_TOAcode_6 TOAcode<6> VDD VSS FE_OFN116_TOAcode_6 / CKND1
XFE_RC_10_0 n_1028 VDD VSS FE_RN_0_0 / CKND1
XFE_OFC110_TOAcode_1 WALLACE_CSA_DUMMY_OP_groupi_n_4 VDD VSS 
+ FE_OFN99_TOAcode_1 / CKND1
XFE_OFC109_TOAcode_1 TOAcode<1> VDD VSS WALLACE_CSA_DUMMY_OP_groupi_n_4 / CKND1
XFE_OFC101_TOARawDataReg_62 FE_OFN65_TOARawDataReg_62 VDD VSS n_158 / CKND1
XFE_OFC61_TOTRawDataReg_5 TOTRawDataReg<5> VDD VSS FE_OFN61_TOTRawDataReg_5 / 
+ CKND1
XFE_OFC9_CalRawData_4 CalRawData<4> VDD VSS FE_OFN9_CalRawData_4 / CKND1
XFp3997A n_782 VDD VSS n_768 / CKND1
XFp4833A n_790 VDD VSS n_767 / CKND1
XFp5009A n_802 VDD VSS n_766 / CKND1
XFp5117A n_992 VDD VSS n_764 / CKND1
XFp7354A n_1013 VDD VSS n_763 / CKND1
XFp5725A n_994 VDD VSS n_762 / CKND1
XFp0359D n_567 VDD VSS n_566 / CKND1
XFE_OFC242_FE_RN_46_0 FE_RN_46_0 VDD VSS 
+ U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_n_2 / CKND3
XFp0375A n_127 VDD VSS n_572 / CKND3
Xp0781A__8246 n_743 FE_PHN656_level_2 n_137 n_732 VDD VSS n_750 / OA22D1
Xp0437A18609__2883 n_575 n_290 n_574 n_206 VDD VSS n_618 / OA22D1
Xp0299A__1705 n_581 n_177 n_464 n_197 VDD VSS n_602 / OA22D1
Xp0275A__5122 n_582 n_180 n_587 n_282 VDD VSS n_601 / OA22D1
Xp0453A__6131 n_583 n_302 n_487 n_257 VDD VSS n_598 / OA22D1
Xp0309A__5115 n_586 n_281 n_587 n_277 VDD VSS n_596 / OA22D1
XFE_RC_2_0 U_TOAEnc_rem_35_34_x[3]_20 U_TOAEnc_rem_35_34_n_13 
+ U_TOAEnc_rem_35_34_n_14 VDD VSS n_1048 / IAO21D1
Xp0920D__5526 n_134 n_558 n_756 VDD VSS 
+ U_TOAEnc_U_fineEnc_Encoder1_rem_102_94_x[2]_17 / IAO21D1
Xp0887A__6131 n_703 n_692 n_705 VDD VSS n_712 / IAO21D1
Xp0440A18615__2802 n_569 n_265 n_595 VDD VSS n_603 / IAO21D1
Xp0509A__3680 n_567 n_274 n_208 n_574 n_576 VDD VSS n_661 / OAI221D1
Xp0427A__7410 n_586 n_279 n_294 n_585 n_550 VDD VSS n_645 / OAI221D1
Xp0292A__2802 n_582 n_239 n_285 n_585 n_118 VDD VSS n_633 / OAI221D1
Xp0303A__8428 n_586 n_220 n_301 n_585 n_564 VDD VSS n_638 / OA221D2
Xp0244A__2346 n_264 n_581 n_624 n_515 VDD VSS n_647 / OA211D2
Xp0472A__5122 n_191 n_575 n_619 n_129 VDD VSS n_657 / OAI211D2
Xp0274A__2883 n_640 n_655 n_639 n_611 VDD VSS n_677 / ND4D2
Xp0290A__6161 n_601 n_631 n_638 n_602 VDD VSS n_680 / ND4D3
Xp0530A__8246 n_670 n_643 n_616 VDD VSS n_689 / AN3D2
Xp0374D__1705 n_636 n_598 n_645 n_597 VDD VSS n_691 / IINR4D2
Xp0334A__1617 n_679 n_681 VDD VSS n_693 / INR2XD1
Xp0651A18595__2883 n_733 level<1> n_728 VDD VSS n_737 / AOI21D2
Xp0387A__2883 n_697 n_694 n_704 VDD VSS n_708 / AOI21D2
Xp0617A__5477 n_684 n_682 n_674 VDD VSS n_701 / AOI21D2
Xp0821A__9945 n_682 n_674 n_696 n_702 VDD VSS n_706 / OA31D1
Xp0571D__3680 n_718 n_686 n_689 VDD VSS n_724 / OA21D4
Xp0386A__9315 n_697 n_694 n_693 VDD VSS n_709 / OA21D4
Xp0936A__3680 n_752 n_705 n_748 VDD VSS n_754 / OA21D2
Xp0621A__5115 n_700 n_696 n_701 VDD VSS n_715 / OA21D2
Xp1306A__2802 n_558 n_592 n_506 n_749 VDD VSS n_1072 / AO31D1
Xp1580D__1705 FE_OFN128_n_560 n_498 n_501 n_747 VDD VSS n_1085 / AO31D1
Xp0480A__8246 n_692 n_132 n_675 n_680 VDD VSS n_717 / AO31D1
Xp0567A__5122 n_696 n_695 n_678 n_688 VDD VSS n_718 / AOI31D2
Xp0557D__1617 n_717 n_679 n_681 VDD VSS n_723 / AOI21D4
XFE_RC_20_0 FE_RN_11_0 WALLACE_CSA_DUMMY_OP_groupi_n_15 FE_RN_11_0 
+ WALLACE_CSA_DUMMY_OP_groupi_n_15 VDD VSS FE_RN_6_0 / MOAI22D1
Xp7853D__4733 n_734 n_558 n_735 FE_OFN138_n_560 VDD VSS bubbleError<1> / 
+ MOAI22D1
XCalRawDataReg_reg[51] rc_gclk_4186 FE_PHN645_CalRawData_51 CalRawDataReg<51> 
+ VDD VSS / DFQD2
XCalRawDataReg_reg[53] rc_gclk_4176 FE_PHN635_CalRawData_53 CalRawDataReg<53> 
+ VDD VSS / DFQD2
XCalRawDataReg_reg[54] rc_gclk_4173 FE_PHN642_CalRawData_54 CalRawDataReg<54> 
+ VDD VSS / DFQD2
XCalRawDataReg_reg[55] rc_gclk_4170 FE_PHN621_CalRawData_55 CalRawDataReg<55> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[16] rc_gclk_4051 FE_PHN466_TOARawData_16 TOARawDataReg<16> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[17] rc_gclk_4048 FE_PHN648_TOARawData_17 TOARawDataReg<17> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[18] rc_gclk_4045 FE_PHN465_TOARawData_18 TOARawDataReg<18> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[19] rc_gclk_4042 FE_PHN446_TOARawData_19 TOARawDataReg<19> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[20] rc_gclk_4039 FE_PHN442_TOARawData_20 TOARawDataReg<20> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[23] rc_gclk_4028 FE_PHN449_TOARawData_23 TOARawDataReg<23> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[25] rc_gclk_4022 FE_PHN444_TOARawData_25 TOARawDataReg<25> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[26] rc_gclk_4019 FE_PHN398_TOARawData_26 TOARawDataReg<26> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[27] rc_gclk_4014 FE_PHN435_TOARawData_27 TOARawDataReg<27> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[31] rc_gclk_4000 FE_PHN430_TOARawData_31 TOARawDataReg<31> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[41] rc_gclk_3962 FE_PHN443_TOARawData_41 TOARawDataReg<41> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[42] rc_gclk_3959 FE_PHN396_TOARawData_42 TOARawDataReg<42> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[43] rc_gclk_3954 FE_PHN646_TOARawData_43 TOARawDataReg<43> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[44] rc_gclk_3951 FE_PHN402_TOARawData_44 TOARawDataReg<44> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[45] rc_gclk_3946 FE_PHN472_TOARawData_45 TOARawDataReg<45> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[46] rc_gclk_3943 FE_PHN436_TOARawData_46 TOARawDataReg<46> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[47] rc_gclk_3940 FE_PHN469_TOARawData_47 TOARawDataReg<47> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[48] rc_gclk_3937 FE_PHN447_TOARawData_48 TOARawDataReg<48> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[50] rc_gclk_3931 FE_PHN397_TOARawData_50 TOARawDataReg<50> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[52] rc_gclk_3921 FE_PHN367_TOARawData_52 TOARawDataReg<52> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[53] rc_gclk_3916 FE_PHN410_TOARawData_53 TOARawDataReg<53> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[54] rc_gclk_3913 FE_PHN368_TOARawData_54 TOARawDataReg<54> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[55] rc_gclk_3908 FE_PHN623_TOARawData_55 TOARawDataReg<55> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[56] rc_gclk_3903 FE_PHN380_TOARawData_56 TOARawDataReg<56> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[57] rc_gclk_3900 FE_PHN619_TOARawData_57 TOARawDataReg<57> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[58] rc_gclk_3897 FE_PHN520_TOARawData_58 TOARawDataReg<58> 
+ VDD VSS / DFQD2
XTOARawDataReg_reg[59] rc_gclk_3894 FE_PHN431_TOARawData_59 TOARawDataReg<59> 
+ VDD VSS / DFQD2
XCalRawDataReg_reg[12] rc_gclk_4337 FE_PHN453_CalRawData_12 CalRawDataReg<12> 
+ LTIEHI_11_NET VDD VSS / DFSNQD2
XCalRawDataReg_reg[15] rc_gclk_4326 FE_PHN411_CalRawData_15 CalRawDataReg<15> 
+ LTIEHI_9_NET VDD VSS / DFSNQD2
XCalRawDataReg_reg[16] rc_gclk_4321 FE_PHN408_CalRawData_16 CalRawDataReg<16> 
+ LTIEHI_9_NET VDD VSS / DFSNQD2
XCalRawDataReg_reg[17] rc_gclk_4316 FE_PHN459_CalRawData_17 CalRawDataReg<17> 
+ LTIEHI_7_NET VDD VSS / DFSNQD2
XCalRawDataReg_reg[18] rc_gclk_4313 FE_PHN424_CalRawData_18 CalRawDataReg<18> 
+ LTIEHI_7_NET VDD VSS / DFSNQD2
XCalRawDataReg_reg[42] rc_gclk_4225 FE_PHN470_CalRawData_42 CalRawDataReg<42> 
+ LTIEHI_8_NET VDD VSS / DFSNQD2
XCalRawDataReg_reg[44] rc_gclk_4217 FE_PHN389_CalRawData_44 CalRawDataReg<44> 
+ LTIEHI_8_NET VDD VSS / DFSNQD2
XCalRawDataReg_reg[45] rc_gclk_4212 FE_PHN428_CalRawData_45 CalRawDataReg<45> 
+ LTIEHI_8_NET VDD VSS / DFSNQD2
XCalRawDataReg_reg[56] rc_gclk_4167 FE_PHN644_CalRawData_56 CalRawDataReg<56> 
+ LTIEHI_10_NET VDD VSS / DFSNQD2
XCalRawDataReg_reg[57] rc_gclk_4162 FE_PHN420_CalRawData_57 CalRawDataReg<57> 
+ LTIEHI_12_NET VDD VSS / DFSNQD2
XCalRawDataReg_reg[59] rc_gclk_4154 FE_PHN650_CalRawData_59 CalRawDataReg<59> 
+ LTIEHI_12_NET VDD VSS / DFSNQD2
XCalRawDataReg_reg[60] rc_gclk_4151 FE_PHN626_CalRawData_60 CalRawDataReg<60> 
+ LTIEHI_12_NET VDD VSS / DFSNQD2
XCalRawDataReg_reg[61] rc_gclk_4148 FE_PHN421_CalRawData_61 CalRawDataReg<61> 
+ LTIEHI_12_NET VDD VSS / DFSNQD2
XCalRawDataReg_reg[62] rc_gclk_4145 FE_PHN652_CalRawData_62 CalRawDataReg<62> 
+ LTIEHI_14_NET VDD VSS / DFSNQD2
XCalRawDataReg_reg[0] rc_gclk_4383 FE_PHN634_FE_OFN155_FE_OFN13_CalRawData_0 
+ CalRawDataReg<0> LTIEHI_1_NET VDD VSS / DFSNQD1
XCalRawDataReg_reg[4] rc_gclk_4369 FE_OFN10_CalRawData_4 CalRawDataReg<4> 
+ LTIEHI_10_NET VDD VSS / DFSNQD1
XCalRawDataReg_reg[6] rc_gclk_4361 FE_PHN658_FE_OFN8_CalRawData_6 
+ CalRawDataReg<6> LTIEHI_1_NET VDD VSS / DFSNQD1
XCalRawDataReg_reg[14] rc_gclk_4329 FE_PHN456_CalRawData_14 CalRawDataReg<14> 
+ LTIEHI_9_NET VDD VSS / DFSNQD1
XCalRawDataReg_reg[19] rc_gclk_4308 FE_PHN433_CalRawData_19 CalRawDataReg<19> 
+ LTIEHI_3_NET VDD VSS / DFSNQD1
XCalRawDataReg_reg[20] rc_gclk_4305 FE_PHN633_CalRawData_20 CalRawDataReg<20> 
+ LTIEHI_3_NET VDD VSS / DFSNQD1
XCalRawDataReg_reg[21] rc_gclk_4300 FE_PHN427_CalRawData_21 CalRawDataReg<21> 
+ LTIEHI_5_NET VDD VSS / DFSNQD1
XCalRawDataReg_reg[22] rc_gclk_4297 FE_PHN432_CalRawData_22 CalRawDataReg<22> 
+ LTIEHI_3_NET VDD VSS / DFSNQD1
XCalRawDataReg_reg[23] rc_gclk_4294 FE_PHN401_CalRawData_23 CalRawDataReg<23> 
+ LTIEHI_2_NET VDD VSS / DFSNQD1
XCalRawDataReg_reg[24] rc_gclk_4289 FE_PHN399_CalRawData_24 CalRawDataReg<24> 
+ LTIEHI_5_NET VDD VSS / DFSNQD1
XCalRawDataReg_reg[25] rc_gclk_4284 FE_PHN434_CalRawData_25 CalRawDataReg<25> 
+ LTIEHI_3_NET VDD VSS / DFSNQD1
XCalRawDataReg_reg[26] rc_gclk_4281 FE_PHN581_CalRawData_26 CalRawDataReg<26> 
+ LTIEHI_1_NET VDD VSS / DFSNQD1
XCalRawDataReg_reg[27] rc_gclk_4276 FE_PHN638_CalRawData_27 CalRawDataReg<27> 
+ LTIEHI_5_NET VDD VSS / DFSNQD1
XCalRawDataReg_reg[28] rc_gclk_4273 FE_PHN440_CalRawData_28 CalRawDataReg<28> 
+ LTIEHI_2_NET VDD VSS / DFSNQD1
XCalRawDataReg_reg[29] rc_gclk_4270 FE_PHN617_CalRawData_29 CalRawDataReg<29> 
+ LTIEHI_2_NET VDD VSS / DFSNQD1
XCalRawDataReg_reg[30] rc_gclk_4265 FE_PHN439_CalRawData_30 CalRawDataReg<30> 
+ LTIEHI_2_NET VDD VSS / DFSNQD1
XCalRawDataReg_reg[41] rc_gclk_4228 FE_PHN519_CalRawData_41 CalRawDataReg<41> 
+ LTIEHI_4_NET VDD VSS / DFSNQD1
XCalRawDataReg_reg[43] rc_gclk_4222 FE_PHN641_CalRawData_43 CalRawDataReg<43> 
+ LTIEHI_4_NET VDD VSS / DFSNQD1
XCalRawDataReg_reg[46] rc_gclk_4207 FE_PHN528_CalRawData_46 CalRawDataReg<46> 
+ LTIEHI_4_NET VDD VSS / DFSNQD1
XCalRawDataReg_reg[58] rc_gclk_4159 FE_PHN616_CalRawData_58 CalRawDataReg<58> 
+ LTIEHI_6_NET VDD VSS / DFSNQD1
XCalRawDataReg_reg[1] rc_gclk_4378 FE_PHN409_CalRawData_1 CalRawDataReg<1> 
+ LTIEHI_15_NET VDD VSS / DFSNQD4
XCalRawDataReg_reg[2] rc_gclk_4375 FE_PHN412_CalRawData_2 CalRawDataReg<2> 
+ LTIEHI_13_NET VDD VSS / DFSNQD4
XCalRawDataReg_reg[3] rc_gclk_4372 FE_OFN12_CalRawData_3 CalRawDataReg<3> 
+ LTIEHI_10_NET VDD VSS / DFSNQD4
XCalRawDataReg_reg[5] rc_gclk_4364 FE_PHN468_CalRawData_5 CalRawDataReg<5> 
+ LTIEHI_13_NET VDD VSS / DFSNQD4
XCalRawDataReg_reg[7] rc_gclk_4356 FE_PHN378_CalRawData_7 CalRawDataReg<7> 
+ LTIEHI_13_NET VDD VSS / DFSNQD4
XCalRawDataReg_reg[8] rc_gclk_4351 FE_PHN464_CalRawData_8 CalRawDataReg<8> 
+ LTIEHI_13_NET VDD VSS / DFSNQD4
XCalRawDataReg_reg[9] rc_gclk_4348 FE_PHN417_CalRawData_9 CalRawDataReg<9> 
+ LTIEHI_11_NET VDD VSS / DFSNQD4
XCalRawDataReg_reg[10] rc_gclk_4345 FE_PHN643_CalRawData_10 CalRawDataReg<10> 
+ LTIEHI_11_NET VDD VSS / DFSNQD4
XCalRawDataReg_reg[11] rc_gclk_4340 FE_PHN422_CalRawData_11 CalRawDataReg<11> 
+ LTIEHI_11_NET VDD VSS / DFSNQD4
XCalRawDataReg_reg[13] rc_gclk_4334 FE_PHN395_CalRawData_13 CalRawDataReg<13> 
+ LTIEHI_9_NET VDD VSS / DFSNQD4
XCalRawDataReg_reg[40] rc_gclk_4233 FE_PHN611_CalRawData_40 CalRawDataReg<40> 
+ LTIEHI_4_NET VDD VSS / DFSNQD4
XU_TOTEnc TOTRawDataReg<31> TOTRawDataReg<30> TOTRawDataReg<29> 
+ TOTRawDataReg<28> TOTRawDataReg<27> TOTRawDataReg<26> TOTRawDataReg<25> 
+ TOTRawDataReg<24> TOTRawDataReg<23> TOTRawDataReg<22> TOTRawDataReg<21> 
+ TOTRawDataReg<20> TOTRawDataReg<19> TOTRawDataReg<18> TOTRawDataReg<17> 
+ TOTRawDataReg<16> TOTRawDataReg<15> FE_OFN156_TOTRawDataReg_14 
+ TOTRawDataReg<13> FE_OFN53_TOTRawDataReg_12 FE_OFN126_TOTRawDataReg_11 
+ FE_RN_23_0 FE_OFN56_TOTRawDataReg_9 FE_OFN57_TOTRawDataReg_8 
+ FE_OFN58_TOTRawDataReg_7 FE_OFN59_TOTRawDataReg_6 FE_OFN62_TOTRawDataReg_5 
+ TOTRawDataReg<4> TOTRawDataReg<3> TOTRawDataReg<2> TOTRawDataReg<1> 
+ FE_RN_25_0 FE_OFN50_TOTRawDataReg_31 VDD VSS TOTCounterAReg<2> 
+ TOTCounterAReg<1> TOTCounterAReg<0> TOTCounterBReg<2> TOTCounterBReg<1> 
+ TOTCounterBReg<0> TOTerrFlag FE_PHN656_level_2 level<1> level<0> offset<6> 
+ offset<5> offset<4> offset<3> offset<2> offset<1> TOTcode<8> TOTcode<7> 
+ TOTcode<6> UNCONNECTED TOTcode<4> TOTcode<3> TOTcode<2> TOTcode<1> 
+ TOTcode<0> FE_PHN473_selRawCode / TOT_Encoder
XRC_CG_HIER_INST179 VDD VSS CTS_3 rc_gclk_4419 n_812 NeTt_1 / RC_CG_MOD_179
XRC_CG_HIER_INST178 VDD VSS CTS_3 rc_gclk_4416 n_813 NeTt_2 / RC_CG_MOD_178
XRC_CG_HIER_INST177 VDD VSS CTS_3 rc_gclk_4413 n_814 NeTt_3 / RC_CG_MOD_177
XRC_CG_HIER_INST176 VDD VSS CTS_3 rc_gclk_4408 FE_OFN15_ResetFlag NeTt_4 / 
+ RC_CG_MOD_176
XRC_CG_HIER_INST175 VDD VSS CTS_9 rc_gclk_4406 n_815 NeTt_5 / RC_CG_MOD_175
XRC_CG_HIER_INST174 VDD VSS CTS_11 rc_gclk_4401 n_816 NeTt_6 / RC_CG_MOD_174
XRC_CG_HIER_INST173 VDD VSS CTS_11 rc_gclk_4396 n_817 NeTt_7 / RC_CG_MOD_173
XRC_CG_HIER_INST172 VDD VSS CTS_11 rc_gclk_4391 n_818 NeTt_8 / RC_CG_MOD_172
XRC_CG_HIER_INST171 VDD VSS CTS_9 rc_gclk_4388 n_819 NeTt_9 / RC_CG_MOD_171
XRC_CG_HIER_INST170 VDD VSS CTS_11 rc_gclk_4383 n_820 NeTt_10 / RC_CG_MOD_170
XRC_CG_HIER_INST169 VDD VSS CTS_7 rc_gclk_4378 n_821 NeTt_11 / RC_CG_MOD_169
XRC_CG_HIER_INST168 VDD VSS CTS_7 rc_gclk_4375 n_822 NeTt_12 / RC_CG_MOD_168
XRC_CG_HIER_INST167 VDD VSS CTS_12 rc_gclk_4372 n_823 NeTt_13 / RC_CG_MOD_167
XRC_CG_HIER_INST166 VDD VSS CTS_8 rc_gclk_4369 n_824 NeTt_14 / RC_CG_MOD_166
XRC_CG_HIER_INST165 VDD VSS CTS_7 rc_gclk_4364 n_825 NeTt_15 / RC_CG_MOD_165
XRC_CG_HIER_INST164 VDD VSS CTS_11 rc_gclk_4361 n_826 NeTt_16 / RC_CG_MOD_164
XRC_CG_HIER_INST163 VDD VSS CTS_7 rc_gclk_4356 n_827 NeTt_17 / RC_CG_MOD_163
XRC_CG_HIER_INST162 VDD VSS CTS_7 rc_gclk_4351 n_828 NeTt_18 / RC_CG_MOD_162
XRC_CG_HIER_INST161 VDD VSS CTS_7 rc_gclk_4348 n_829 NeTt_19 / RC_CG_MOD_161
XRC_CG_HIER_INST160 VDD VSS CTS_7 rc_gclk_4345 n_830 NeTt_20 / RC_CG_MOD_160
XRC_CG_HIER_INST159 VDD VSS CTS_7 rc_gclk_4340 n_831 NeTt_21 / RC_CG_MOD_159
XRC_CG_HIER_INST158 VDD VSS CTS_7 rc_gclk_4337 n_832 NeTt_22 / RC_CG_MOD_158
XRC_CG_HIER_INST157 VDD VSS CTS_7 rc_gclk_4334 n_833 NeTt_23 / RC_CG_MOD_157
XRC_CG_HIER_INST156 VDD VSS CTS_7 rc_gclk_4329 n_834 NeTt_24 / RC_CG_MOD_156
XRC_CG_HIER_INST155 VDD VSS CTS_7 rc_gclk_4326 n_835 NeTt_25 / RC_CG_MOD_155
XRC_CG_HIER_INST154 VDD VSS CTS_7 rc_gclk_4321 n_836 NeTt_26 / RC_CG_MOD_154
XRC_CG_HIER_INST153 VDD VSS CTS_8 rc_gclk_4316 n_837 NeTt_27 / RC_CG_MOD_153
XRC_CG_HIER_INST152 VDD VSS CTS_8 rc_gclk_4313 n_838 NeTt_28 / RC_CG_MOD_152
XRC_CG_HIER_INST151 VDD VSS CTS_9 rc_gclk_4308 n_839 NeTt_29 / RC_CG_MOD_151
XRC_CG_HIER_INST150 VDD VSS CTS_9 rc_gclk_4305 n_840 NeTt_30 / RC_CG_MOD_150
XRC_CG_HIER_INST149 VDD VSS CTS_9 rc_gclk_4300 n_841 NeTt_31 / RC_CG_MOD_149
XRC_CG_HIER_INST148 VDD VSS CTS_9 rc_gclk_4297 n_842 NeTt_32 / RC_CG_MOD_148
XRC_CG_HIER_INST147 VDD VSS CTS_11 rc_gclk_4294 n_843 NeTt_33 / RC_CG_MOD_147
XRC_CG_HIER_INST146 VDD VSS CTS_11 rc_gclk_4289 n_844 NeTt_34 / RC_CG_MOD_146
XRC_CG_HIER_INST145 VDD VSS CTS_9 rc_gclk_4284 n_845 NeTt_35 / RC_CG_MOD_145
XRC_CG_HIER_INST144 VDD VSS CTS_11 rc_gclk_4281 n_846 NeTt_36 / RC_CG_MOD_144
XRC_CG_HIER_INST143 VDD VSS CTS_11 rc_gclk_4276 n_847 NeTt_37 / RC_CG_MOD_143
XRC_CG_HIER_INST142 VDD VSS CTS_11 rc_gclk_4273 n_848 NeTt_38 / RC_CG_MOD_142
XRC_CG_HIER_INST141 VDD VSS CTS_11 rc_gclk_4270 n_849 NeTt_39 / RC_CG_MOD_141
XRC_CG_HIER_INST140 VDD VSS CTS_11 rc_gclk_4265 n_850 NeTt_40 / RC_CG_MOD_140
XRC_CG_HIER_INST139 VDD VSS CTS_11 rc_gclk_4262 n_851 NeTt_41 / RC_CG_MOD_139
XRC_CG_HIER_INST138 VDD VSS CTS_12 rc_gclk_4259 n_852 NeTt_42 / RC_CG_MOD_138
XRC_CG_HIER_INST137 VDD VSS CTS_12 rc_gclk_4256 n_853 NeTt_43 / RC_CG_MOD_137
XRC_CG_HIER_INST136 VDD VSS CTS_12 rc_gclk_4253 n_854 NeTt_44 / RC_CG_MOD_136
XRC_CG_HIER_INST135 VDD VSS CTS_12 rc_gclk_4250 n_855 NeTt_45 / RC_CG_MOD_135
XRC_CG_HIER_INST134 VDD VSS CTS_12 rc_gclk_4247 n_856 NeTt_46 / RC_CG_MOD_134
XRC_CG_HIER_INST133 VDD VSS CTS_11 rc_gclk_4242 n_857 NeTt_47 / RC_CG_MOD_133
XRC_CG_HIER_INST132 VDD VSS CTS_11 rc_gclk_4239 n_858 NeTt_48 / RC_CG_MOD_132
XRC_CG_HIER_INST131 VDD VSS CTS_11 rc_gclk_4236 n_859 NeTt_49 / RC_CG_MOD_131
XRC_CG_HIER_INST130 VDD VSS CTS_11 rc_gclk_4233 n_860 NeTt_50 / RC_CG_MOD_130
XRC_CG_HIER_INST129 VDD VSS CTS_11 rc_gclk_4228 n_861 NeTt_51 / RC_CG_MOD_129
XRC_CG_HIER_INST128 VDD VSS CTS_8 rc_gclk_4225 n_862 NeTt_52 / RC_CG_MOD_128
XRC_CG_HIER_INST127 VDD VSS CTS_11 rc_gclk_4222 n_863 NeTt_53 / RC_CG_MOD_127
XRC_CG_HIER_INST126 VDD VSS CTS_8 rc_gclk_4217 n_864 NeTt_54 / RC_CG_MOD_126
XRC_CG_HIER_INST125 VDD VSS CTS_8 rc_gclk_4212 n_865 NeTt_55 / RC_CG_MOD_125
XRC_CG_HIER_INST124 VDD VSS CTS_12 rc_gclk_4207 n_866 NeTt_56 / RC_CG_MOD_124
XRC_CG_HIER_INST123 VDD VSS CTS_12 rc_gclk_4202 n_867 NeTt_57 / RC_CG_MOD_123
XRC_CG_HIER_INST122 VDD VSS CTS_12 rc_gclk_4199 n_868 NeTt_58 / RC_CG_MOD_122
XRC_CG_HIER_INST121 VDD VSS CTS_12 rc_gclk_4194 n_869 NeTt_59 / RC_CG_MOD_121
XRC_CG_HIER_INST120 VDD VSS CTS_12 rc_gclk_4191 n_870 NeTt_60 / RC_CG_MOD_120
XRC_CG_HIER_INST119 VDD VSS CTS_5 rc_gclk_4186 n_871 NeTt_61 / RC_CG_MOD_119
XRC_CG_HIER_INST118 VDD VSS CTS_12 rc_gclk_4181 n_872 NeTt_62 / RC_CG_MOD_118
XRC_CG_HIER_INST117 VDD VSS CTS_5 rc_gclk_4176 n_873 NeTt_63 / RC_CG_MOD_117
XRC_CG_HIER_INST116 VDD VSS CTS_5 rc_gclk_4173 n_874 NeTt_64 / RC_CG_MOD_116
XRC_CG_HIER_INST115 VDD VSS CTS_5 rc_gclk_4170 n_875 NeTt_65 / RC_CG_MOD_115
XRC_CG_HIER_INST114 VDD VSS CTS_5 rc_gclk_4167 n_876 NeTt_66 / RC_CG_MOD_114
XRC_CG_HIER_INST113 VDD VSS CTS_5 rc_gclk_4162 n_877 NeTt_67 / RC_CG_MOD_113
XRC_CG_HIER_INST112 VDD VSS CTS_12 rc_gclk_4159 n_878 NeTt_68 / RC_CG_MOD_112
XRC_CG_HIER_INST111 VDD VSS CTS_5 rc_gclk_4154 n_879 NeTt_69 / RC_CG_MOD_111
XRC_CG_HIER_INST110 VDD VSS CTS_5 rc_gclk_4151 n_880 NeTt_70 / RC_CG_MOD_110
XRC_CG_HIER_INST109 VDD VSS CTS_5 rc_gclk_4148 n_881 NeTt_71 / RC_CG_MOD_109
XRC_CG_HIER_INST108 VDD VSS CTS_5 rc_gclk_4145 n_882 NeTt_72 / RC_CG_MOD_108
XRC_CG_HIER_INST107 VDD VSS CTS_9 rc_gclk_4142 n_883 NeTt_73 / RC_CG_MOD_107
XRC_CG_HIER_INST106 VDD VSS CTS_9 rc_gclk_4138 n_884 NeTt_74 / RC_CG_MOD_106
XRC_CG_HIER_INST105 VDD VSS CTS_9 rc_gclk_4133 n_885 NeTt_75 / RC_CG_MOD_105
XRC_CG_HIER_INST104 VDD VSS CTS_9 rc_gclk_4128 n_886 NeTt_76 / RC_CG_MOD_104
XRC_CG_HIER_INST103 VDD VSS CTS_9 rc_gclk_4123 n_887 NeTt_77 / RC_CG_MOD_103
XRC_CG_HIER_INST102 VDD VSS CTS_9 rc_gclk_4118 n_888 NeTt_78 / RC_CG_MOD_102
XRC_CG_HIER_INST101 VDD VSS CTS_11 rc_gclk_4113 n_889 NeTt_79 / RC_CG_MOD_101
XRC_CG_HIER_INST100 VDD VSS CTS_7 rc_gclk_4108 n_890 NeTt_80 / RC_CG_MOD_100
XRC_CG_HIER_INST99 VDD VSS CTS_7 rc_gclk_4103 n_891 NeTt_81 / RC_CG_MOD_99
XRC_CG_HIER_INST98 VDD VSS CTS_7 rc_gclk_4100 n_892 NeTt_82 / RC_CG_MOD_98
XRC_CG_HIER_INST97 VDD VSS CTS_11 rc_gclk_4097 n_893 NeTt_83 / RC_CG_MOD_97
XRC_CG_HIER_INST96 VDD VSS CTS_7 rc_gclk_4092 n_894 NeTt_84 / RC_CG_MOD_96
XRC_CG_HIER_INST95 VDD VSS CTS_7 rc_gclk_4089 n_895 NeTt_85 / RC_CG_MOD_95
XRC_CG_HIER_INST94 VDD VSS CTS_7 rc_gclk_4086 n_896 NeTt_86 / RC_CG_MOD_94
XRC_CG_HIER_INST93 VDD VSS CTS_7 rc_gclk_4083 n_897 NeTt_87 / RC_CG_MOD_93
XRC_CG_HIER_INST92 VDD VSS CTS_7 rc_gclk_4080 n_898 NeTt_88 / RC_CG_MOD_92
XRC_CG_HIER_INST91 VDD VSS CTS_11 rc_gclk_4075 n_899 NeTt_89 / RC_CG_MOD_91
XRC_CG_HIER_INST90 VDD VSS CTS_7 rc_gclk_4070 n_900 NeTt_90 / RC_CG_MOD_90
XRC_CG_HIER_INST89 VDD VSS CTS_7 rc_gclk_4067 n_901 NeTt_91 / RC_CG_MOD_89
XRC_CG_HIER_INST88 VDD VSS CTS_7 rc_gclk_4064 n_902 NeTt_92 / RC_CG_MOD_88
XRC_CG_HIER_INST87 VDD VSS CTS_7 rc_gclk_4061 n_903 NeTt_93 / RC_CG_MOD_87
XRC_CG_HIER_INST86 VDD VSS CTS_11 rc_gclk_4056 n_904 NeTt_94 / RC_CG_MOD_86
XRC_CG_HIER_INST85 VDD VSS CTS_8 rc_gclk_4051 n_905 NeTt_95 / RC_CG_MOD_85
XRC_CG_HIER_INST84 VDD VSS CTS_8 rc_gclk_4048 n_906 NeTt_96 / RC_CG_MOD_84
XRC_CG_HIER_INST83 VDD VSS CTS_8 rc_gclk_4045 n_907 NeTt_97 / RC_CG_MOD_83
XRC_CG_HIER_INST82 VDD VSS CTS_9 rc_gclk_4042 n_908 NeTt_98 / RC_CG_MOD_82
XRC_CG_HIER_INST81 VDD VSS CTS_9 rc_gclk_4039 n_909 NeTt_99 / RC_CG_MOD_81
XRC_CG_HIER_INST80 VDD VSS CTS_11 rc_gclk_4036 n_910 NeTt_100 / RC_CG_MOD_80
XRC_CG_HIER_INST79 VDD VSS CTS_11 rc_gclk_4033 n_911 NeTt_101 / RC_CG_MOD_79
XRC_CG_HIER_INST78 VDD VSS CTS_9 rc_gclk_4028 n_912 NeTt_102 / RC_CG_MOD_78
XRC_CG_HIER_INST77 VDD VSS CTS_11 rc_gclk_4025 n_913 NeTt_103 / RC_CG_MOD_77
XRC_CG_HIER_INST76 VDD VSS CTS_11 rc_gclk_4022 n_914 NeTt_104 / RC_CG_MOD_76
XRC_CG_HIER_INST75 VDD VSS CTS_9 rc_gclk_4019 n_915 NeTt_105 / RC_CG_MOD_75
XRC_CG_HIER_INST74 VDD VSS CTS_9 rc_gclk_4014 n_916 NeTt_106 / RC_CG_MOD_74
XRC_CG_HIER_INST73 VDD VSS CTS_9 rc_gclk_4011 n_917 NeTt_107 / RC_CG_MOD_73
XRC_CG_HIER_INST72 VDD VSS CTS_11 rc_gclk_4008 n_918 NeTt_108 / RC_CG_MOD_72
XRC_CG_HIER_INST71 VDD VSS CTS_9 rc_gclk_4003 n_919 NeTt_109 / RC_CG_MOD_71
XRC_CG_HIER_INST70 VDD VSS CTS_9 rc_gclk_4000 n_920 NeTt_110 / RC_CG_MOD_70
XRC_CG_HIER_INST69 VDD VSS CTS_12 rc_gclk_3997 n_921 NeTt_111 / RC_CG_MOD_69
XRC_CG_HIER_INST68 VDD VSS CTS_12 rc_gclk_3994 n_922 NeTt_112 / RC_CG_MOD_68
XRC_CG_HIER_INST67 VDD VSS CTS_12 rc_gclk_3989 n_923 NeTt_113 / RC_CG_MOD_67
XRC_CG_HIER_INST66 VDD VSS CTS_12 rc_gclk_3984 n_924 NeTt_114 / RC_CG_MOD_66
XRC_CG_HIER_INST65 VDD VSS CTS_12 rc_gclk_3981 n_925 NeTt_115 / RC_CG_MOD_65
XRC_CG_HIER_INST64 VDD VSS CTS_12 rc_gclk_3978 n_926 NeTt_116 / RC_CG_MOD_64
XRC_CG_HIER_INST63 VDD VSS CTS_12 rc_gclk_3975 n_927 NeTt_117 / RC_CG_MOD_63
XRC_CG_HIER_INST62 VDD VSS CTS_12 rc_gclk_3972 n_928 NeTt_118 / RC_CG_MOD_62
XRC_CG_HIER_INST61 VDD VSS CTS_12 rc_gclk_3967 n_929 NeTt_119 / RC_CG_MOD_61
XRC_CG_HIER_INST60 VDD VSS CTS_8 rc_gclk_3962 n_930 NeTt_120 / RC_CG_MOD_60
XRC_CG_HIER_INST59 VDD VSS CTS_8 rc_gclk_3959 n_931 NeTt_121 / RC_CG_MOD_59
XRC_CG_HIER_INST58 VDD VSS CTS_8 rc_gclk_3954 n_932 NeTt_122 / RC_CG_MOD_58
XRC_CG_HIER_INST57 VDD VSS CTS_8 rc_gclk_3951 n_933 NeTt_123 / RC_CG_MOD_57
XRC_CG_HIER_INST56 VDD VSS CTS_8 rc_gclk_3946 n_934 NeTt_124 / RC_CG_MOD_56
XRC_CG_HIER_INST55 VDD VSS CTS_8 rc_gclk_3943 n_935 NeTt_125 / RC_CG_MOD_55
XRC_CG_HIER_INST54 VDD VSS CTS_5 rc_gclk_3940 n_936 NeTt_126 / RC_CG_MOD_54
XRC_CG_HIER_INST53 VDD VSS CTS_5 rc_gclk_3937 n_937 NeTt_127 / RC_CG_MOD_53
XRC_CG_HIER_INST52 VDD VSS CTS_5 rc_gclk_3934 n_938 NeTt_128 / RC_CG_MOD_52
XRC_CG_HIER_INST51 VDD VSS CTS_5 rc_gclk_3931 n_939 NeTt_129 / RC_CG_MOD_51
XRC_CG_HIER_INST50 VDD VSS CTS_12 rc_gclk_3926 n_940 NeTt_130 / RC_CG_MOD_50
XRC_CG_HIER_INST49 VDD VSS CTS_5 rc_gclk_3921 n_941 NeTt_131 / RC_CG_MOD_49
XRC_CG_HIER_INST48 VDD VSS CTS_5 rc_gclk_3916 n_942 NeTt_132 / RC_CG_MOD_48
XRC_CG_HIER_INST47 VDD VSS CTS_5 rc_gclk_3913 n_943 NeTt_133 / RC_CG_MOD_47
XRC_CG_HIER_INST46 VDD VSS CTS_5 rc_gclk_3908 n_944 NeTt_134 / RC_CG_MOD_46
XRC_CG_HIER_INST45 VDD VSS CTS_5 rc_gclk_3903 n_945 NeTt_135 / RC_CG_MOD_45
XRC_CG_HIER_INST44 VDD VSS CTS_5 rc_gclk_3900 n_946 NeTt_136 / RC_CG_MOD_44
XRC_CG_HIER_INST43 VDD VSS CTS_5 rc_gclk_3897 n_947 NeTt_137 / RC_CG_MOD_43
XRC_CG_HIER_INST42 VDD VSS CTS_5 rc_gclk_3894 n_948 NeTt_138 / RC_CG_MOD_42
XRC_CG_HIER_INST41 VDD VSS CTS_5 rc_gclk_3891 n_949 NeTt_139 / RC_CG_MOD_41
XRC_CG_HIER_INST40 VDD VSS CTS_11 rc_gclk_3888 n_950 NeTt_140 / RC_CG_MOD_40
XRC_CG_HIER_INST39 VDD VSS CTS_5 rc_gclk_3885 n_951 NeTt_141 / RC_CG_MOD_39
XRC_CG_HIER_INST38 VDD VSS CTS_9 rc_gclk_3882 n_952 NeTt_142 / RC_CG_MOD_38
XRC_CG_HIER_INST37 VDD VSS CTS_9 rc_gclk_3877 n_953 NeTt_143 / RC_CG_MOD_37
XRC_CG_HIER_INST36 VDD VSS CTS_9 rc_gclk_3874 n_954 NeTt_144 / RC_CG_MOD_36
XRC_CG_HIER_INST35 VDD VSS CTS_9 rc_gclk_3871 FE_RN_32_0 NeTt_145 / 
+ RC_CG_MOD_35
XRC_CG_HIER_INST34 VDD VSS CTS_9 rc_gclk_3868 FE_RN_30_0 NeTt_146 / 
+ RC_CG_MOD_34
XRC_CG_HIER_INST33 VDD VSS CTS_9 rc_gclk_3865 n_957 NeTt_147 / RC_CG_MOD_33
XRC_CG_HIER_INST32 VDD VSS CTS_7 rc_gclk_3860 n_958 NeTt_148 / RC_CG_MOD_32
XRC_CG_HIER_INST31 VDD VSS CTS_5 rc_gclk_3857 n_959 NeTt_149 / RC_CG_MOD_31
XRC_CG_HIER_INST30 VDD VSS CTS_12 rc_gclk_3852 n_960 NeTt_150 / RC_CG_MOD_30
XRC_CG_HIER_INST29 VDD VSS CTS_8 rc_gclk_3849 n_961 NeTt_151 / RC_CG_MOD_29
XRC_CG_HIER_INST28 VDD VSS CTS_8 rc_gclk_3846 n_962 NeTt_152 / RC_CG_MOD_28
XRC_CG_HIER_INST27 VDD VSS CTS_7 rc_gclk_3841 n_963 NeTt_153 / RC_CG_MOD_27
XRC_CG_HIER_INST26 VDD VSS CTS_7 rc_gclk_3836 n_964 NeTt_154 / RC_CG_MOD_26
XRC_CG_HIER_INST25 VDD VSS CTS_7 rc_gclk_3833 n_965 NeTt_155 / RC_CG_MOD_25
XRC_CG_HIER_INST24 VDD VSS CTS_7 rc_gclk_3830 n_966 NeTt_156 / RC_CG_MOD_24
XRC_CG_HIER_INST23 VDD VSS CTS_7 rc_gclk_3827 n_967 NeTt_157 / RC_CG_MOD_23
XRC_CG_HIER_INST22 VDD VSS CTS_8 rc_gclk_3822 n_968 NeTt_158 / RC_CG_MOD_22
XRC_CG_HIER_INST21 VDD VSS CTS_8 rc_gclk_3819 FE_RN_21_0 NeTt_159 / 
+ RC_CG_MOD_21
XRC_CG_HIER_INST20 VDD VSS CTS_8 rc_gclk_3816 FE_RN_27_0 NeTt_160 / 
+ RC_CG_MOD_20
XRC_CG_HIER_INST19 VDD VSS CTS_8 rc_gclk_3813 FE_RN_42_0 NeTt_161 / 
+ RC_CG_MOD_19
XRC_CG_HIER_INST18 VDD VSS CTS_8 rc_gclk_3810 n_972 NeTt_162 / RC_CG_MOD_18
XRC_CG_HIER_INST17 VDD VSS CTS_9 rc_gclk_3805 n_973 NeTt_163 / RC_CG_MOD_17
XRC_CG_HIER_INST16 VDD VSS CTS_12 rc_gclk_3802 n_974 NeTt_164 / RC_CG_MOD_16
XRC_CG_HIER_INST15 VDD VSS CTS_12 rc_gclk_3797 FE_RN_19_0 NeTt_165 / 
+ RC_CG_MOD_15
XRC_CG_HIER_INST14 VDD VSS CTS_12 rc_gclk_3794 FE_RN_33_0 NeTt_166 / 
+ RC_CG_MOD_14
XRC_CG_HIER_INST13 VDD VSS CTS_8 rc_gclk_3791 n_977 NeTt_167 / RC_CG_MOD_13
XRC_CG_HIER_INST12 VDD VSS CTS_8 rc_gclk_3788 n_978 NeTt_168 / RC_CG_MOD_12
XRC_CG_HIER_INST11 VDD VSS CTS_12 rc_gclk_3783 FE_RN_24_0 NeTt_169 / 
+ RC_CG_MOD_11
XRC_CG_HIER_INST10 VDD VSS CTS_12 rc_gclk_3780 FE_RN_34_0 NeTt_170 / 
+ RC_CG_MOD_10
XRC_CG_HIER_INST9 VDD VSS CTS_5 rc_gclk_3777 n_981 NeTt_171 / RC_CG_MOD_9
XRC_CG_HIER_INST8 VDD VSS CTS_8 rc_gclk_3772 n_982 NeTt_172 / RC_CG_MOD_8
XRC_CG_HIER_INST7 VDD VSS CTS_5 rc_gclk_3767 FE_RN_26_0 NeTt_173 / RC_CG_MOD_7
XRC_CG_HIER_INST6 VDD VSS CTS_5 rc_gclk_3764 n_984 NeTt_174 / RC_CG_MOD_6
XRC_CG_HIER_INST5 VDD VSS CTS_5 rc_gclk_3759 n_985 NeTt_175 / RC_CG_MOD_5
XRC_CG_HIER_INST4 VDD VSS CTS_12 rc_gclk_3754 n_986 NeTt_176 / RC_CG_MOD_4
XRC_CG_HIER_INST3 VDD VSS CTS_5 rc_gclk_3749 FE_RN_29_0 NeTt_177 / RC_CG_MOD_3
XRC_CG_HIER_INST2 VDD VSS CTS_5 rc_gclk_3746 n_988 NeTt_178 / RC_CG_MOD_2
XRC_CG_HIER_INST1 VDD VSS CTS_5 rc_gclk_3741 n_989 NeTt_179 / RC_CG_MOD_1
XRC_CG_HIER_INST0 VDD VSS CTS_9 rc_gclk n_990 NeTt_180 / RC_CG_MOD
XFE_PHC658_FE_OFN8_CalRawData_6 FE_PHN614_FE_OFN8_CalRawData_6 VDD VSS 
+ FE_PHN658_FE_OFN8_CalRawData_6 / CKBD1
XFE_PHC657_TOARawData_51 FE_PHN607_TOARawData_51 VDD VSS 
+ FE_PHN657_TOARawData_51 / CKBD1
XFE_PHC656_level_2 level<2> VDD VSS FE_PHN656_level_2 / CKBD1
XFE_PHC655_TOTRawData_6 FE_PHN499_TOTRawData_6 VDD VSS FE_PHN655_TOTRawData_6 
+ / CKBD1
XFE_PHC654_TOTRawData_30 FE_PHN574_TOTRawData_30 VDD VSS 
+ FE_PHN654_TOTRawData_30 / CKBD1
XFE_PHC653_CalCounterA_2 FE_PHN363_CalCounterA_2 VDD VSS 
+ FE_PHN653_CalCounterA_2 / CKBD1
XFE_PHC652_CalRawData_62 FE_PHN423_CalRawData_62 VDD VSS 
+ FE_PHN652_CalRawData_62 / CKBD1
XFE_PHC651_ResetFlag ResetFlag VDD VSS FE_PHN651_ResetFlag / CKBD1
XFE_PHC650_CalRawData_59 FE_PHN414_CalRawData_59 VDD VSS 
+ FE_PHN650_CalRawData_59 / CKBD1
XFE_PHC648_TOARawData_17 FE_PHN415_TOARawData_17 VDD VSS 
+ FE_PHN648_TOARawData_17 / CKBD1
XFE_PHC647_CalCounterA_0 FE_PHN365_CalCounterA_0 VDD VSS 
+ FE_PHN647_CalCounterA_0 / CKBD1
XFE_PHC646_TOARawData_43 FE_PHN441_TOARawData_43 VDD VSS 
+ FE_PHN646_TOARawData_43 / CKBD1
XFE_PHC645_CalRawData_51 FE_PHN524_CalRawData_51 VDD VSS 
+ FE_PHN645_CalRawData_51 / CKBD1
XFE_PHC644_CalRawData_56 FE_PHN348_CalRawData_56 VDD VSS 
+ FE_PHN644_CalRawData_56 / CKBD1
XFE_PHC643_CalRawData_10 FE_PHN379_CalRawData_10 VDD VSS 
+ FE_PHN643_CalRawData_10 / CKBD1
XFE_PHC642_CalRawData_54 FE_PHN354_CalRawData_54 VDD VSS 
+ FE_PHN642_CalRawData_54 / CKBD1
XFE_PHC641_CalRawData_43 FE_PHN343_CalRawData_43 VDD VSS 
+ FE_PHN641_CalRawData_43 / CKBD1
XFE_PHC640_TOARawData_39 FE_PHN518_TOARawData_39 VDD VSS 
+ FE_PHN640_TOARawData_39 / CKBD1
XFE_PHC639_TOARawData_37 FE_PHN391_TOARawData_37 VDD VSS 
+ FE_PHN639_TOARawData_37 / CKBD1
XFE_PHC638_CalRawData_27 FE_PHN382_CalRawData_27 VDD VSS 
+ FE_PHN638_CalRawData_27 / CKBD1
XFE_PHC637_CalRawData_32 FE_PHN392_CalRawData_32 VDD VSS 
+ FE_PHN637_CalRawData_32 / CKBD1
XFE_PHC636_CalCounterB_2 FE_PHN369_CalCounterB_2 VDD VSS 
+ FE_PHN636_CalCounterB_2 / CKBD1
XFE_PHC635_CalRawData_53 FE_PHN376_CalRawData_53 VDD VSS 
+ FE_PHN635_CalRawData_53 / CKBD1
XFE_PHC634_FE_OFN155_FE_OFN13_CalRawData_0 FE_OFN155_FE_OFN13_CalRawData_0 VDD 
+ VSS FE_PHN634_FE_OFN155_FE_OFN13_CalRawData_0 / CKBD1
XFE_PHC633_CalRawData_20 FE_PHN370_CalRawData_20 VDD VSS 
+ FE_PHN633_CalRawData_20 / CKBD1
XFE_PHC632_TOARawData_30 FE_PHN393_TOARawData_30 VDD VSS 
+ FE_PHN632_TOARawData_30 / CKBD1
XFE_PHC631_TOACounterA_1 FE_PHN371_TOACounterA_1 VDD VSS 
+ FE_PHN631_TOACounterA_1 / CKBD1
XFE_PHC630_CalCounterB_1 FE_PHN385_CalCounterB_1 VDD VSS 
+ FE_PHN630_CalCounterB_1 / CKBD1
XFE_PHC629_TOARawData_35 FE_PHN390_TOARawData_35 VDD VSS 
+ FE_PHN629_TOARawData_35 / CKBD1
XFE_PHC628_TOACounterA_0 FE_PHN388_TOACounterA_0 VDD VSS 
+ FE_PHN628_TOACounterA_0 / CKBD1
XFE_PHC627_TOARawData_61 FE_PHN352_TOARawData_61 VDD VSS 
+ FE_PHN627_TOARawData_61 / CKBD1
XFE_PHC626_CalRawData_60 FE_PHN522_CalRawData_60 VDD VSS 
+ FE_PHN626_CalRawData_60 / CKBD1
XFE_PHC625_CalCounterB_0 FE_PHN374_CalCounterB_0 VDD VSS 
+ FE_PHN625_CalCounterB_0 / CKBD1
XFE_PHC624_FE_OFN135_TOARawData_4 FE_PHN624_FE_OFN135_TOARawData_4 VDD VSS 
+ FE_PHN429_FE_OFN135_TOARawData_4 / CKBD1
XFE_PHC623_TOARawData_55 FE_PHN362_TOARawData_55 VDD VSS 
+ FE_PHN623_TOARawData_55 / CKBD1
XFE_PHC622_TOARawData_38 FE_PHN357_TOARawData_38 VDD VSS 
+ FE_PHN622_TOARawData_38 / CKBD1
XFE_PHC621_CalRawData_55 FE_PHN353_CalRawData_55 VDD VSS 
+ FE_PHN621_CalRawData_55 / CKBD1
XFE_PHC620_CalRawData_47 FE_PHN537_CalRawData_47 VDD VSS 
+ FE_PHN620_CalRawData_47 / CKBD1
XFE_PHC619_TOARawData_57 FE_PHN386_TOARawData_57 VDD VSS 
+ FE_PHN619_TOARawData_57 / CKBD1
XFE_PHC618_FE_OFN130_FE_OFN7_TOARawData_0 
+ FE_PHN426_FE_OFN130_FE_OFN7_TOARawData_0 VDD VSS 
+ FE_PHN618_FE_OFN130_FE_OFN7_TOARawData_0 / CKBD1
XFE_PHC616_CalRawData_58 FE_PHN345_CalRawData_58 VDD VSS 
+ FE_PHN616_CalRawData_58 / CKBD1
XFE_PHC615_CalRawData_52 FE_PHN347_CalRawData_52 VDD VSS 
+ FE_PHN615_CalRawData_52 / CKBD1
XFE_PHC614_FE_OFN8_CalRawData_6 FE_OFN8_CalRawData_6 VDD VSS 
+ FE_PHN614_FE_OFN8_CalRawData_6 / CKBD1
XFE_PHC613_CalRawData_38 FE_PHN351_CalRawData_38 VDD VSS 
+ FE_PHN613_CalRawData_38 / CKBD1
XFE_PHC612_TOARawData_40 FE_PHN342_TOARawData_40 VDD VSS 
+ FE_PHN612_TOARawData_40 / CKBD1
XFE_PHC611_CalRawData_40 FE_PHN346_CalRawData_40 VDD VSS 
+ FE_PHN611_CalRawData_40 / CKBD1
XFE_PHC606_TOTCounterB_2 FE_PHN551_TOTCounterB_2 VDD VSS 
+ FE_PHN606_TOTCounterB_2 / CKBD1
XFE_PHC604_TOTCounterA_0 FE_PHN595_TOTCounterA_0 VDD VSS 
+ FE_PHN604_TOTCounterA_0 / CKBD1
XFE_PHC603_TOTRawData_26 FE_PHN593_TOTRawData_26 VDD VSS 
+ FE_PHN603_TOTRawData_26 / CKBD1
XFE_PHC602_TOTRawData_27 FE_PHN591_TOTRawData_27 VDD VSS 
+ FE_PHN602_TOTRawData_27 / CKBD1
XFE_PHC601_TOTRawData_23 FE_PHN590_TOTRawData_23 VDD VSS 
+ FE_PHN601_TOTRawData_23 / CKBD1
XFE_PHC600_TOTRawData_6 FE_PHN589_TOTRawData_6 VDD VSS FE_PHN600_TOTRawData_6 
+ / CKBD1
XFE_PHC599_TOTRawData_11 TOTRawData<11> VDD VSS FE_PHN599_TOTRawData_11 / CKBD1
XFE_PHC597_TOTRawData_16 FE_PHN478_TOTRawData_16 VDD VSS 
+ FE_PHN597_TOTRawData_16 / CKBD1
XFE_PHC588_CalRawData_34 FE_PHN527_CalRawData_34 VDD VSS 
+ FE_PHN588_CalRawData_34 / CKBD1
XFE_PHC587_FE_OFN335_TOTRawData_1 FE_OFN335_TOTRawData_1 VDD VSS 
+ FE_PHN587_FE_OFN335_TOTRawData_1 / CKBD1
XFE_PHC584_TOACounterB_1 FE_PHN529_TOACounterB_1 VDD VSS 
+ FE_PHN584_TOACounterB_1 / CKBD1
XFE_PHC583_TOARawData_36 FE_PHN532_TOARawData_36 VDD VSS 
+ FE_PHN583_TOARawData_36 / CKBD1
XFE_PHC582_TOACounterB_2 FE_PHN531_TOACounterB_2 VDD VSS 
+ FE_PHN582_TOACounterB_2 / CKBD1
XFE_PHC581_CalRawData_26 FE_PHN355_CalRawData_26 VDD VSS 
+ FE_PHN581_CalRawData_26 / CKBD1
XFE_PHC545_selRawCode selRawCode VDD VSS FE_PHN545_selRawCode / CKBD1
XFE_PHC543_CalRawData_56 CalRawData<56> VDD VSS FE_PHN543_CalRawData_56 / CKBD1
XFE_PHC542_CalRawData_55 CalRawData<55> VDD VSS FE_PHN542_CalRawData_55 / CKBD1
XFE_PHC541_CalRawData_54 CalRawData<54> VDD VSS FE_PHN541_CalRawData_54 / CKBD1
XFE_PHC537_CalRawData_47 FE_PHN349_CalRawData_47 VDD VSS 
+ FE_PHN537_CalRawData_47 / CKBD1
XFE_PHC533_timeStampMode timeStampMode VDD VSS FE_PHN533_timeStampMode / CKBD1
XFE_PHC528_CalRawData_46 FE_PHN338_CalRawData_46 VDD VSS 
+ FE_PHN528_CalRawData_46 / CKBD1
XFE_PHC526_TOARawData_38 FE_PHN622_TOARawData_38 VDD VSS 
+ FE_PHN526_TOARawData_38 / CKBD1
XFE_PHC525_CalRawData_33 FE_PHN356_CalRawData_33 VDD VSS 
+ FE_PHN525_CalRawData_33 / CKBD1
XFE_PHC524_CalRawData_51 FE_PHN358_CalRawData_51 VDD VSS 
+ FE_PHN524_CalRawData_51 / CKBD1
XFE_PHC522_CalRawData_60 FE_PHN384_CalRawData_60 VDD VSS 
+ FE_PHN522_CalRawData_60 / CKBD1
XFE_PHC521_CalRawData_39 FE_PHN372_CalRawData_39 VDD VSS 
+ FE_PHN521_CalRawData_39 / CKBD1
XFE_PHC495_TOTRawData_17 TOTRawData<17> VDD VSS FE_PHN495_TOTRawData_17 / CKBD1
XFE_PHC492_TOTRawData_23 TOTRawData<23> VDD VSS FE_PHN492_TOTRawData_23 / CKBD1
XFE_PHC483_TOTRawData_20 TOTRawData<20> VDD VSS FE_PHN483_TOTRawData_20 / CKBD1
XFE_PHC482_TOTCounterA_0 TOTCounterA<0> VDD VSS FE_PHN482_TOTCounterA_0 / CKBD1
XFE_PHC481_TOTRawData_9 TOTRawData<9> VDD VSS FE_PHN481_TOTRawData_9 / CKBD1
XFE_PHC480_TOTRawData_5 TOTRawData<5> VDD VSS FE_PHN480_TOTRawData_5 / CKBD1
XFE_PHC479_TOTCounterB_2 TOTCounterB<2> VDD VSS FE_PHN479_TOTCounterB_2 / CKBD1
XFE_PHC478_TOTRawData_16 TOTRawData<16> VDD VSS FE_PHN478_TOTRawData_16 / CKBD1
XFE_PHC426_FE_OFN130_FE_OFN7_TOARawData_0 FE_OFN130_FE_OFN7_TOARawData_0 VDD 
+ VSS FE_PHN426_FE_OFN130_FE_OFN7_TOARawData_0 / CKBD1
XFE_PHC355_CalRawData_26 CalRawData<26> VDD VSS FE_PHN355_CalRawData_26 / CKBD1
XFE_PHC352_TOARawData_61 TOARawData<61> VDD VSS FE_PHN352_TOARawData_61 / CKBD1
XFE_PHC350_CalRawData_49 CalRawData<49> VDD VSS FE_PHN350_CalRawData_49 / CKBD1
XFE_PHC347_CalRawData_52 CalRawData<52> VDD VSS FE_PHN347_CalRawData_52 / CKBD1
XFE_PHC345_CalRawData_58 CalRawData<58> VDD VSS FE_PHN345_CalRawData_58 / CKBD1
XFE_PHC344_CalRawData_50 CalRawData<50> VDD VSS FE_PHN344_CalRawData_50 / CKBD1
XFE_PHC341_CalRawData_48 CalRawData<48> VDD VSS FE_PHN341_CalRawData_48 / CKBD1
XFE_PHC340_TOARawData_51 TOARawData<51> VDD VSS FE_PHN340_TOARawData_51 / CKBD1
XFE_OFC334_FE_OFN61_TOTRawDataReg_5 FE_OFN61_TOTRawDataReg_5 VDD VSS 
+ FE_OFN152_FE_OFN61_TOTRawDataReg_5 / CKBD1
XFE_OFC325_TOTRawDataReg_12 TOTRawDataReg<12> VDD VSS 
+ FE_OFN53_TOTRawDataReg_12 / CKBD1
XFE_OFC323_TOTRawDataReg_9 FE_OFN153_TOTRawDataReg_9 VDD VSS 
+ FE_OFN56_TOTRawDataReg_9 / CKBD1
XFE_OFC322_CalRawDataReg_13 CalRawDataReg<13> VDD VSS 
+ FE_OFN83_CalRawDataReg_13 / CKBD1
XFE_OFC321_CalRawDataReg_5 FE_OFN154_CalRawDataReg_5 VDD VSS 
+ FE_OFN90_CalRawDataReg_5 / CKBD1
XFE_OFC320_CalRawDataReg_1 FE_OFN334_CalRawDataReg_1 VDD VSS 
+ FE_OFN92_CalRawDataReg_1 / CKBD1
XFE_OFC285_n_560 n_560 VDD VSS FE_OFN128_n_560 / CKBD1
XFE_OFC229_TOARawDataReg_13 FE_OFN110_TOARawDataReg_13 VDD VSS 
+ FE_OFN69_TOARawDataReg_13 / CKBD1
XFE_OFC121_TOARawDataReg_12 FE_OFN70_TOARawDataReg_12 VDD VSS 
+ FE_OFN102_TOARawDataReg_12 / CKBD1
XFE_OFC17_enableMon FE_OFN16_enableMon VDD VSS FE_OFN17_enableMon / CKBD1
XFE_OFC13_CalRawData_0 CalRawData<0> VDD VSS FE_OFN13_CalRawData_0 / CKBD1
XFE_OFC8_CalRawData_6 CalRawData<6> VDD VSS FE_OFN8_CalRawData_6 / CKBD1
XFE_OFC315_TOARawDataReg_2 FE_OFN79_TOARawDataReg_2 VDD VSS 
+ FE_OFN103_TOARawDataReg_2 / INVD2
XFE_OFC299_enableMon FE_OFN158_FE_OFN17_enableMon VDD VSS n_761 / INVD2
XFE_OFC291_n_462 n_462 VDD VSS n_463 / INVD2
XFE_OFC262_TOARawDataReg_5 TOARawDataReg<5> VDD VSS FE_OFN76_TOARawDataReg_5 / 
+ INVD2
XFE_OFC261_TOARawDataReg_1 FE_OFN106_TOARawDataReg_1 VDD VSS 
+ FE_OFN80_TOARawDataReg_1 / INVD2
XFE_OFC233_TOARawDataReg_3 TOARawDataReg<3> VDD VSS FE_OFN119_TOARawDataReg_3 
+ / INVD2
XFE_OFC225_TOARawDataReg_9 FE_OFN104_TOARawDataReg_9 VDD VSS 
+ FE_OFN72_TOARawDataReg_9 / INVD2
XFE_OFC168_TOARawDataReg_8 TOARawDataReg<8> VDD VSS FE_OFN100_TOARawDataReg_8 
+ / INVD2
XFE_OFC163_TOARawDataReg_7 TOARawDataReg<7> VDD VSS FE_OFN105_TOARawDataReg_7 
+ / INVD2
XFE_OFC161_TOARawDataReg_11 TOARawDataReg<11> VDD VSS 
+ FE_OFN108_TOARawDataReg_11 / INVD2
XFE_OFC155_CalRawDataReg_62 FE_OFN81_CalRawDataReg_62 VDD VSS 
+ FE_OFN82_CalRawDataReg_62 / INVD2
XFE_OFC140_TOARawDataReg_60 TOARawDataReg<60> VDD VSS 
+ FE_OFN67_TOARawDataReg_60 / INVD2
XFE_OFC122_TOARawDataReg_2 TOARawDataReg<2> VDD VSS FE_OFN79_TOARawDataReg_2 / 
+ INVD2
XFE_OFC100_TOARawDataReg_62 FE_OFN66_TOARawDataReg_62 VDD VSS 
+ FE_OFN65_TOARawDataReg_62 / INVD2
XFE_OFC14_ResetFlag FE_PHN381_ResetFlag VDD VSS FE_OFN14_ResetFlag / INVD2
XFE_OFC338_TOTRawDataReg_14 TOTRawDataReg<14> VDD VSS 
+ FE_OFN156_TOTRawDataReg_14 / BUFFD1
XFE_OFC337_FE_OFN13_CalRawData_0 FE_OFN13_CalRawData_0 VDD VSS 
+ FE_OFN155_FE_OFN13_CalRawData_0 / BUFFD1
XFE_OFC335_TOTRawDataReg_9 TOTRawDataReg<9> VDD VSS FE_OFN153_TOTRawDataReg_9 
+ / BUFFD1
XFE_OFC333_FE_OFN63_TOTRawDataReg_0 FE_OFN63_TOTRawDataReg_0 VDD VSS 
+ FE_OFN151_FE_OFN63_TOTRawDataReg_0 / BUFFD1
XFE_OFC332_FE_OFN11_CalRawData_3 FE_OFN11_CalRawData_3 VDD VSS 
+ FE_OFN150_FE_OFN11_CalRawData_3 / BUFFD1
XFE_OFC324_TOTRawDataReg_11 TOTRawDataReg<11> VDD VSS 
+ FE_OFN126_TOTRawDataReg_11 / BUFFD1
XFE_OFC236_FE_OFN7_TOARawData_0 TOARawData<0> VDD VSS 
+ FE_OFN130_FE_OFN7_TOARawData_0 / BUFFD1
XFE_OFC16_enableMon enableMon VDD VSS FE_OFN16_enableMon / BUFFD1
XFE_OFC334_CalRawDataReg_1 CalRawDataReg<1> VDD VSS FE_OFN334_CalRawDataReg_1 
+ / BUFFD3
XFE_OFC184_CalRawDataReg_14 CalRawDataReg<14> VDD VSS 
+ FE_OFN184_CalRawDataReg_14 / BUFFD3
XFE_OFC144_CalRawDataReg_12 CalRawDataReg<12> VDD VSS 
+ FE_OFN84_CalRawDataReg_12 / BUFFD3
XFE_OFC47_Cal_codeReg_0 FE_OFN47_Cal_codeReg_0 VDD VSS Cal_codeReg<0> / BUFFD3
XFE_OFC46_Cal_codeReg_1 FE_OFN46_Cal_codeReg_1 VDD VSS Cal_codeReg<1> / BUFFD3
XFE_OFC45_Cal_codeReg_2 FE_OFN45_Cal_codeReg_2 VDD VSS Cal_codeReg<2> / BUFFD3
XFE_OFC44_Cal_codeReg_3 FE_OFN44_Cal_codeReg_3 VDD VSS Cal_codeReg<3> / BUFFD3
XFE_OFC43_Cal_codeReg_4 FE_OFN43_Cal_codeReg_4 VDD VSS Cal_codeReg<4> / BUFFD3
XFE_OFC42_Cal_codeReg_5 FE_OFN42_Cal_codeReg_5 VDD VSS Cal_codeReg<5> / BUFFD3
XFE_OFC41_Cal_codeReg_6 FE_OFN41_Cal_codeReg_6 VDD VSS Cal_codeReg<6> / BUFFD3
XFE_OFC40_Cal_codeReg_7 FE_OFN40_Cal_codeReg_7 VDD VSS Cal_codeReg<7> / BUFFD3
XFE_OFC39_Cal_codeReg_8 FE_OFN39_Cal_codeReg_8 VDD VSS Cal_codeReg<8> / BUFFD3
XFE_OFC38_Cal_codeReg_9 FE_OFN38_Cal_codeReg_9 VDD VSS Cal_codeReg<9> / BUFFD3
XFE_OFC37_TOA_codeReg_0 FE_OFN37_TOA_codeReg_0 VDD VSS TOA_codeReg<0> / BUFFD3
XFE_OFC36_TOA_codeReg_1 FE_OFN36_TOA_codeReg_1 VDD VSS TOA_codeReg<1> / BUFFD3
XFE_OFC35_TOA_codeReg_2 FE_OFN35_TOA_codeReg_2 VDD VSS TOA_codeReg<2> / BUFFD3
XFE_OFC34_TOA_codeReg_3 FE_OFN34_TOA_codeReg_3 VDD VSS TOA_codeReg<3> / BUFFD3
XFE_OFC33_TOA_codeReg_4 FE_OFN33_TOA_codeReg_4 VDD VSS TOA_codeReg<4> / BUFFD3
XFE_OFC32_TOA_codeReg_5 FE_OFN32_TOA_codeReg_5 VDD VSS TOA_codeReg<5> / BUFFD3
XFE_OFC31_TOA_codeReg_6 FE_OFN31_TOA_codeReg_6 VDD VSS TOA_codeReg<6> / BUFFD3
XFE_OFC30_TOA_codeReg_7 FE_OFN30_TOA_codeReg_7 VDD VSS TOA_codeReg<7> / BUFFD3
XFE_OFC29_TOA_codeReg_8 FE_OFN29_TOA_codeReg_8 VDD VSS TOA_codeReg<8> / BUFFD3
XFE_OFC28_TOA_codeReg_9 FE_OFN28_TOA_codeReg_9 VDD VSS TOA_codeReg<9> / BUFFD3
XFE_OFC27_TOT_codeReg_0 FE_OFN27_TOT_codeReg_0 VDD VSS TOT_codeReg<0> / BUFFD3
XFE_OFC26_TOT_codeReg_1 FE_OFN26_TOT_codeReg_1 VDD VSS TOT_codeReg<1> / BUFFD3
XFE_OFC25_TOT_codeReg_2 FE_OFN25_TOT_codeReg_2 VDD VSS TOT_codeReg<2> / BUFFD3
XFE_OFC24_TOT_codeReg_3 FE_OFN24_TOT_codeReg_3 VDD VSS TOT_codeReg<3> / BUFFD3
XFE_OFC23_TOT_codeReg_4 FE_OFN23_TOT_codeReg_4 VDD VSS TOT_codeReg<4> / BUFFD3
XFE_OFC22_TOT_codeReg_5 FE_OFN22_TOT_codeReg_5 VDD VSS TOT_codeReg<5> / BUFFD3
XFE_OFC21_TOT_codeReg_6 FE_OFN21_TOT_codeReg_6 VDD VSS TOT_codeReg<6> / BUFFD3
XFE_OFC20_TOT_codeReg_7 FE_OFN20_TOT_codeReg_7 VDD VSS TOT_codeReg<7> / BUFFD3
XFE_OFC19_TOT_codeReg_8 FE_OFN19_TOT_codeReg_8 VDD VSS TOT_codeReg<8> / BUFFD3
XFE_OFC48_hitFlag FE_OFN48_hitFlag VDD VSS hitFlag / BUFFD6
XFE_PHC484_TOTRawData_30 TOTRawData<30> VDD VSS FE_PHN484_TOTRawData_30 / 
+ BUFFD4
XFE_OFC340_FE_OFN17_enableMon FE_OFN17_enableMon VDD VSS 
+ FE_OFN158_FE_OFN17_enableMon / BUFFD4
XFE_OFC99_TOARawDataReg_62 TOARawDataReg<62> VDD VSS FE_OFN66_TOARawDataReg_62 
+ / BUFFD4
XFE_OFC314_TOARawDataReg_3 FE_OFN119_TOARawDataReg_3 VDD VSS 
+ FE_OFN78_TOARawDataReg_3 / CKND2
XFE_OFC292_n_466 n_466 VDD VSS n_467 / CKND2
XFE_OFC289_n_465 n_465 VDD VSS n_464 / CKND2
XFE_OFC288_n_460 n_460 VDD VSS n_461 / CKND2
XFE_OFC265_TOARawDataReg_14 FE_OFN111_TOARawDataReg_14 VDD VSS 
+ FE_OFN68_TOARawDataReg_14 / CKND2
XFE_OFC264_TOARawDataReg_14 TOARawDataReg<14> VDD VSS 
+ FE_OFN111_TOARawDataReg_14 / CKND2
XFE_OFC263_TOARawDataReg_5 FE_OFN76_TOARawDataReg_5 VDD VSS 
+ FE_OFN77_TOARawDataReg_5 / CKND2
XFE_OFC259_TOARawDataReg_11 FE_OFN108_TOARawDataReg_11 VDD VSS 
+ FE_OFN71_TOARawDataReg_11 / CKND2
XFE_OFC258_TOARawDataReg_7 FE_OFN105_TOARawDataReg_7 VDD VSS 
+ FE_OFN74_TOARawDataReg_7 / CKND2
XFE_OFC257_TOARawDataReg_8 FE_OFN100_TOARawDataReg_8 VDD VSS 
+ FE_OFN73_TOARawDataReg_8 / CKND2
XFE_OFC252_n_149 n_149 VDD VSS FE_DBTN0_n_149 / CKND2
XFE_OFC202_n_476 n_476 VDD VSS n_477 / CKND2
XFE_OFC171_TOARawDataReg_9 TOARawDataReg<9> VDD VSS FE_OFN104_TOARawDataReg_9 
+ / CKND2
XFE_OFC119_TOARawDataReg_6 FE_OFN75_TOARawDataReg_6 VDD VSS 
+ FE_OFN101_TOARawDataReg_6 / CKND2
XFE_OFC118_TOARawDataReg_6 TOARawDataReg<6> VDD VSS FE_OFN75_TOARawDataReg_6 / 
+ CKND2
XFE_OFC270_TOARawData_4 TOARawData<4> VDD VSS FE_OFN135_TOARawData_4 / BUFFD2
XFE_OFC232_CalRawDataReg_9 CalRawDataReg<9> VDD VSS FE_OFN87_CalRawDataReg_9 / 
+ BUFFD2
XFE_OFC170_TOARawDataReg_12 TOARawDataReg<12> VDD VSS 
+ FE_OFN70_TOARawDataReg_12 / BUFFD2
XFE_OFC147_TOARawDataReg_13 TOARawDataReg<13> VDD VSS 
+ FE_OFN110_TOARawDataReg_13 / BUFFD2
XFE_OFC139_CalRawDataReg_2 CalRawDataReg<2> VDD VSS FE_OFN91_CalRawDataReg_2 / 
+ BUFFD2
XFE_OFC137_CalRawDataReg_8 CalRawDataReg<8> VDD VSS FE_OFN88_CalRawDataReg_8 / 
+ BUFFD2
XFE_OFC135_CalRawDataReg_10 CalRawDataReg<10> VDD VSS 
+ FE_OFN86_CalRawDataReg_10 / BUFFD2
XFE_OFC134_CalRawDataReg_7 CalRawDataReg<7> VDD VSS FE_OFN89_CalRawDataReg_7 / 
+ BUFFD2
XFE_OFC133_CalRawDataReg_11 CalRawDataReg<11> VDD VSS 
+ FE_OFN85_CalRawDataReg_11 / BUFFD2
XFE_OCPC275_TOTRawData_2 TOTRawData<2> VDD VSS FE_OFN270_TOTRawData_2 / CKND4
XCTS_ccl_a_inv_00001 CTS_2 VDD VSS CTS_1 / CKND4
XCTS_cci_inv_00008 CTS_3 VDD VSS CTS_2 / CKND4
XFE_OFC154_CalRawDataReg_62 CalRawDataReg<62> VDD VSS 
+ FE_OFN81_CalRawDataReg_62 / CKND4
XFE_OFC290_n_472 n_472 VDD VSS n_473 / INVD3
XFE_OFC176_TOARawDataReg_1 TOARawDataReg<1> VDD VSS FE_OFN106_TOARawDataReg_1 
+ / INVD3
XFE_RC_97_0 n_107 FE_PHN337_timeStampMode n_801 VDD VSS n_116 / OAI21D4
XFE_RC_5_0 n_106 FE_PHN337_timeStampMode n_803 VDD VSS n_115 / OAI21D4
XFE_RC_24_0 bubbleError<1> WALLACE_CSA_DUMMY_OP_groupi_n_16 
+ WALLACE_CSA_DUMMY_OP_groupi_n_11 VDD VSS FE_RN_14_0 / XOR3D1
XLTIEHI_15 VDD VSS LTIEHI_15_NET / TIEH
XLTIEHI_14 VDD VSS LTIEHI_14_NET / TIEH
XLTIEHI_13 VDD VSS LTIEHI_13_NET / TIEH
XLTIEHI_12 VDD VSS LTIEHI_12_NET / TIEH
XLTIEHI_11 VDD VSS LTIEHI_11_NET / TIEH
XLTIEHI_10 VDD VSS LTIEHI_10_NET / TIEH
XLTIEHI_9 VDD VSS LTIEHI_9_NET / TIEH
XLTIEHI_8 VDD VSS LTIEHI_8_NET / TIEH
XLTIEHI_7 VDD VSS LTIEHI_7_NET / TIEH
XLTIEHI_6 VDD VSS LTIEHI_6_NET / TIEH
XLTIEHI_5 VDD VSS LTIEHI_5_NET / TIEH
XLTIEHI_4 VDD VSS LTIEHI_4_NET / TIEH
XLTIEHI_3 VDD VSS LTIEHI_3_NET / TIEH
XLTIEHI_2 VDD VSS LTIEHI_2_NET / TIEH
XLTIEHI_1 VDD VSS LTIEHI_1_NET / TIEH
XLTIEHI VDD VSS LTIEHI_NET / TIEH
XCTS_ccl_a_inv_00010 RawdataWrtClk VDD VSS CTS_10 / CKND6
XCTS_ccl_a_inv_00013 EncdataWrtClk VDD VSS CTS_4 / CKND6
XFE_OCPC273_TOTRawData_3 TOTRawData<3> VDD VSS FE_OFN272_TOTRawData_3 / CKND12
XCTS_ccl_a_inv_00007 CTS_10 VDD VSS CTS_9 / CKND12
XCTS_ccl_a_inv_00005 CTS_10 VDD VSS CTS_12 / CKND12
XCTS_ccl_a_inv_00002 CTS_10 VDD VSS CTS_11 / CKND12
XCTS_ccl_a_inv_00006 CTS_6 VDD VSS CTS_5 / CKND12
XCTS_ccl_a_inv_00003 CTS_6 VDD VSS CTS_7 / CKND12
XCTS_ccl_a_inv_00009 RawdataWrtClk VDD VSS CTS_6 / CKND12
XCTS_ccl_a_inv_00011 CTS_4 VDD VSS CTS_3 / CKND12
XCTS_ccl_a_inv_00004 CTS_6 VDD VSS CTS_8 / CKND16
XFE_PHC508_FE_OFN272_TOTRawData_3 FE_OFN272_TOTRawData_3 VDD VSS 
+ FE_PHN508_FE_OFN272_TOTRawData_3 / BUFFD16
XFE_RC_146_0 FE_OFN333_TOTRawData_4 VDD VSS FE_OFN336_TOTRawData_4 / BUFFD16
XFE_OFC336_CalRawDataReg_5 CalRawDataReg<5> VDD VSS FE_OFN154_CalRawDataReg_5 
+ / BUFFD16
XFE_OFC333_TOTRawData_4 TOTRawData<4> VDD VSS FE_OFN333_TOTRawData_4 / BUFFD16
XFE_RC_147_0 FE_PHN509_TOTRawData_1 TOTRawDataReg<1> VDD VSS n_959 / ND2D8
XFE_RC_145_0 FE_OFN333_TOTRawData_4 FE_RN_37_0 VDD VSS n_962 / ND2D8
XFE_PHC649_selRawCode FE_ESON659_selRawCode VDD VSS FE_PHN649_selRawCode / 
+ CKBD0
XFE_PHC617_CalRawData_29 FE_PHN339_CalRawData_29 VDD VSS 
+ FE_PHN617_CalRawData_29 / CKBD0
XFE_PHC609_CalRawData_50 FE_PHN344_CalRawData_50 VDD VSS 
+ FE_PHN609_CalRawData_50 / CKBD0
XFE_PHC608_CalRawData_48 FE_PHN341_CalRawData_48 VDD VSS 
+ FE_PHN608_CalRawData_48 / CKBD0
XFE_PHC607_TOARawData_51 FE_PHN340_TOARawData_51 VDD VSS 
+ FE_PHN607_TOARawData_51 / CKBD0
XFE_PHC598_TOTRawData_28 FE_PHN489_TOTRawData_28 VDD VSS 
+ FE_PHN598_TOTRawData_28 / CKBD0
XFE_PHC586_TOTRawData_9 FE_PHN557_TOTRawData_9 VDD VSS FE_PHN586_TOTRawData_9 
+ / CKBD0
XFE_PHC585_TOTCounterB_2 FE_PHN606_TOTCounterB_2 VDD VSS 
+ FE_PHN585_TOTCounterB_2 / CKBD0
XFE_PHC578_TOTRawData_6 FE_PHN655_TOTRawData_6 VDD VSS FE_PHN578_TOTRawData_6 
+ / CKBD0
XFE_PHC577_TOTRawData_23 FE_PHN492_TOTRawData_23 VDD VSS 
+ FE_PHN577_TOTRawData_23 / CKBD0
XFE_PHC576_TOTRawData_24 FE_PHN605_TOTRawData_24 VDD VSS 
+ FE_PHN576_TOTRawData_24 / CKBD0
XFE_PHC575_TOTRawData_28 FE_PHN598_TOTRawData_28 VDD VSS 
+ FE_PHN575_TOTRawData_28 / CKBD0
XFE_PHC574_TOTRawData_30 FE_PHN484_TOTRawData_30 VDD VSS 
+ FE_PHN574_TOTRawData_30 / CKBD0
XFE_PHC573_TOTCounterA_0 FE_PHN482_TOTCounterA_0 VDD VSS 
+ FE_PHN573_TOTCounterA_0 / CKBD0
XFE_PHC572_TOTRawData_27 FE_PHN487_TOTRawData_27 VDD VSS 
+ FE_PHN572_TOTRawData_27 / CKBD0
XFE_PHC571_TOTRawData_26 FE_PHN488_TOTRawData_26 VDD VSS 
+ FE_PHN571_TOTRawData_26 / CKBD0
XFE_PHC550_TOTRawData_20 FE_PHN594_TOTRawData_20 VDD VSS 
+ FE_PHN550_TOTRawData_20 / CKBD0
XFE_PHC535_CalRawData_53 CalRawData<53> VDD VSS FE_PHN535_CalRawData_53 / CKBD0
XFE_PHC534_TOARawData_56 TOARawData<56> VDD VSS FE_PHN534_TOARawData_56 / CKBD0
XFE_PHC532_TOARawData_36 FE_PHN387_TOARawData_36 VDD VSS 
+ FE_PHN532_TOARawData_36 / CKBD0
XFE_PHC531_TOACounterB_2 FE_PHN361_TOACounterB_2 VDD VSS 
+ FE_PHN531_TOACounterB_2 / CKBD0
XFE_PHC530_TOARawData_57 TOARawData<57> VDD VSS FE_PHN530_TOARawData_57 / CKBD0
XFE_PHC529_TOACounterB_1 FE_PHN359_TOACounterB_1 VDD VSS 
+ FE_PHN529_TOACounterB_1 / CKBD0
XFE_PHC527_CalRawData_34 FE_PHN377_CalRawData_34 VDD VSS 
+ FE_PHN527_CalRawData_34 / CKBD0
XFE_PHC520_TOARawData_58 FE_PHN419_TOARawData_58 VDD VSS 
+ FE_PHN520_TOARawData_58 / CKBD0
XFE_PHC519_CalRawData_41 FE_PHN375_CalRawData_41 VDD VSS 
+ FE_PHN519_CalRawData_41 / CKBD0
XFE_PHC518_TOARawData_39 FE_PHN360_TOARawData_39 VDD VSS 
+ FE_PHN518_TOARawData_39 / CKBD0
XFE_PHC514_FE_RN_47_0 FE_RN_47_0 VDD VSS FE_PHN514_FE_RN_47_0 / CKBD0
XFE_PHC419_TOARawData_58 TOARawData<58> VDD VSS FE_PHN419_TOARawData_58 / CKBD0
XFE_PHC410_TOARawData_53 FE_PHN536_TOARawData_53 VDD VSS 
+ FE_PHN410_TOARawData_53 / CKBD0
XFE_PHC387_TOARawData_36 TOARawData<36> VDD VSS FE_PHN387_TOARawData_36 / CKBD0
XFE_PHC386_TOARawData_57 FE_PHN530_TOARawData_57 VDD VSS 
+ FE_PHN386_TOARawData_57 / CKBD0
XFE_PHC384_CalRawData_60 CalRawData<60> VDD VSS FE_PHN384_CalRawData_60 / CKBD0
XFE_PHC383_CalRawData_37 CalRawData<37> VDD VSS FE_PHN383_CalRawData_37 / CKBD0
XFE_PHC380_TOARawData_56 FE_PHN534_TOARawData_56 VDD VSS 
+ FE_PHN380_TOARawData_56 / CKBD0
XFE_PHC377_CalRawData_34 CalRawData<34> VDD VSS FE_PHN377_CalRawData_34 / CKBD0
XFE_PHC376_CalRawData_53 FE_PHN535_CalRawData_53 VDD VSS 
+ FE_PHN376_CalRawData_53 / CKBD0
XFE_PHC375_CalRawData_41 CalRawData<41> VDD VSS FE_PHN375_CalRawData_41 / CKBD0
XFE_PHC372_CalRawData_39 CalRawData<39> VDD VSS FE_PHN372_CalRawData_39 / CKBD0
XFE_PHC368_TOARawData_54 FE_PHN539_TOARawData_54 VDD VSS 
+ FE_PHN368_TOARawData_54 / CKBD0
XFE_PHC367_TOARawData_52 FE_PHN538_TOARawData_52 VDD VSS 
+ FE_PHN367_TOARawData_52 / CKBD0
XFE_PHC362_TOARawData_55 FE_PHN540_TOARawData_55 VDD VSS 
+ FE_PHN362_TOARawData_55 / CKBD0
XFE_PHC361_TOACounterB_2 TOACounterB<2> VDD VSS FE_PHN361_TOACounterB_2 / CKBD0
XFE_PHC360_TOARawData_39 TOARawData<39> VDD VSS FE_PHN360_TOARawData_39 / CKBD0
XFE_PHC359_TOACounterB_1 TOACounterB<1> VDD VSS FE_PHN359_TOACounterB_1 / CKBD0
XFE_PHC358_CalRawData_51 CalRawData<51> VDD VSS FE_PHN358_CalRawData_51 / CKBD0
XFE_PHC357_TOARawData_38 TOARawData<38> VDD VSS FE_PHN357_TOARawData_38 / CKBD0
XFE_PHC356_CalRawData_33 CalRawData<33> VDD VSS FE_PHN356_CalRawData_33 / CKBD0
XFE_PHC354_CalRawData_54 FE_PHN541_CalRawData_54 VDD VSS 
+ FE_PHN354_CalRawData_54 / CKBD0
XFE_PHC353_CalRawData_55 FE_PHN542_CalRawData_55 VDD VSS 
+ FE_PHN353_CalRawData_55 / CKBD0
XFE_PHC351_CalRawData_38 CalRawData<38> VDD VSS FE_PHN351_CalRawData_38 / CKBD0
XFE_PHC349_CalRawData_47 CalRawData<47> VDD VSS FE_PHN349_CalRawData_47 / CKBD0
XFE_PHC348_CalRawData_56 FE_PHN543_CalRawData_56 VDD VSS 
+ FE_PHN348_CalRawData_56 / CKBD0
XFE_PHC346_CalRawData_40 CalRawData<40> VDD VSS FE_PHN346_CalRawData_40 / CKBD0
XFE_PHC343_CalRawData_43 CalRawData<43> VDD VSS FE_PHN343_CalRawData_43 / CKBD0
XFE_PHC342_TOARawData_40 TOARawData<40> VDD VSS FE_PHN342_TOARawData_40 / CKBD0
XFE_PHC339_CalRawData_29 CalRawData<29> VDD VSS FE_PHN339_CalRawData_29 / CKBD0
XFE_PHC338_CalRawData_46 CalRawData<46> VDD VSS FE_PHN338_CalRawData_46 / CKBD0
XFE_RC_148_0 FE_PHN509_TOTRawData_1 VDD VSS FE_OFN335_TOTRawData_1 / CKBD0
XFE_ESOC659_selRawCode selRawCode VDD VSS FE_ESON659_selRawCode / DEL005
XFE_PHC610_CalRawData_49 FE_PHN350_CalRawData_49 VDD VSS 
+ FE_PHN610_CalRawData_49 / DEL005
XFE_PHC594_TOTRawData_20 FE_PHN483_TOTRawData_20 VDD VSS 
+ FE_PHN594_TOTRawData_20 / DEL005
XFE_PHC563_TOTRawData_16 FE_PHN597_TOTRawData_16 VDD VSS 
+ FE_PHN563_TOTRawData_16 / DEL005
XFE_PHC557_TOTRawData_9 FE_PHN481_TOTRawData_9 VDD VSS FE_PHN557_TOTRawData_9 
+ / DEL005
XFE_PHC551_TOTCounterB_2 FE_PHN479_TOTCounterB_2 VDD VSS 
+ FE_PHN551_TOTCounterB_2 / DEL005
XFE_PHC540_TOARawData_55 TOARawData<55> VDD VSS FE_PHN540_TOARawData_55 / 
+ DEL005
XFE_PHC539_TOARawData_54 TOARawData<54> VDD VSS FE_PHN539_TOARawData_54 / 
+ DEL005
XFE_PHC538_TOARawData_52 TOARawData<52> VDD VSS FE_PHN538_TOARawData_52 / 
+ DEL005
XFE_PHC536_TOARawData_53 TOARawData<53> VDD VSS FE_PHN536_TOARawData_53 / 
+ DEL005
XFE_PHC523_CalRawData_37 FE_PHN383_CalRawData_37 VDD VSS 
+ FE_PHN523_CalRawData_37 / DEL005
XFE_PHC475_FE_RN_48_0 FE_RN_48_0 VDD VSS FE_PHN475_FE_RN_48_0 / DEL005
XFE_PHC429_FE_OFN135_TOARawData_4 FE_OFN135_TOARawData_4 VDD VSS 
+ FE_PHN624_FE_OFN135_TOARawData_4 / DEL005
XFE_PHC337_timeStampMode FE_PHN533_timeStampMode VDD VSS 
+ FE_PHN337_timeStampMode / DEL005
XFE_PHC570_TOTRawData_25 FE_PHN506_TOTRawData_25 VDD VSS 
+ FE_PHN570_TOTRawData_25 / DEL01
XFE_PHC569_TOTRawData_10 FE_PHN505_TOTRawData_10 VDD VSS 
+ FE_PHN569_TOTRawData_10 / DEL01
XFE_PHC568_TOTRawData_31 FE_PHN502_TOTRawData_31 VDD VSS 
+ FE_PHN568_TOTRawData_31 / DEL01
XFE_PHC567_TOTRawData_21 FE_PHN504_TOTRawData_21 VDD VSS 
+ FE_PHN567_TOTRawData_21 / DEL01
XFE_PHC566_TOTRawData_29 FE_PHN510_TOTRawData_29 VDD VSS 
+ FE_PHN566_TOTRawData_29 / DEL01
XFE_PHC565_TOTRawData_13 FE_PHN512_TOTRawData_13 VDD VSS 
+ FE_PHN565_TOTRawData_13 / DEL01
XFE_PHC564_TOTCounterB_0 FE_PHN507_TOTCounterB_0 VDD VSS 
+ FE_PHN564_TOTCounterB_0 / DEL01
XFE_PHC562_TOTCounterB_1 FE_PHN496_TOTCounterB_1 VDD VSS 
+ FE_PHN562_TOTCounterB_1 / DEL01
XFE_PHC561_TOTRawData_22 FE_PHN493_TOTRawData_22 VDD VSS 
+ FE_PHN561_TOTRawData_22 / DEL01
XFE_PHC560_TOTRawData_7 FE_PHN501_TOTRawData_7 VDD VSS FE_PHN560_TOTRawData_7 
+ / DEL01
XFE_PHC559_TOTRawData_12 FE_PHN511_TOTRawData_12 VDD VSS 
+ FE_PHN559_TOTRawData_12 / DEL01
XFE_PHC558_TOTRawData_19 FE_PHN498_TOTRawData_19 VDD VSS 
+ FE_PHN558_TOTRawData_19 / DEL01
XFE_PHC556_TOTRawData_18 FE_PHN497_TOTRawData_18 VDD VSS 
+ FE_PHN556_TOTRawData_18 / DEL01
XFE_PHC555_TOTRawData_14 FE_PHN490_TOTRawData_14 VDD VSS 
+ FE_PHN555_TOTRawData_14 / DEL01
XFE_PHC554_TOTRawData_17 FE_PHN495_TOTRawData_17 VDD VSS 
+ FE_PHN554_TOTRawData_17 / DEL01
XFE_PHC553_TOTRawData_8 FE_PHN500_TOTRawData_8 VDD VSS FE_PHN553_TOTRawData_8 
+ / DEL01
XFE_PHC552_TOTRawData_5 FE_PHN480_TOTRawData_5 VDD VSS FE_PHN552_TOTRawData_5 
+ / DEL01
XFE_PHC549_TOTRawData_0 FE_PHN491_TOTRawData_0 VDD VSS FE_PHN549_TOTRawData_0 
+ / DEL01
XFE_PHC548_TOTCounterA_1 FE_PHN485_TOTCounterA_1 VDD VSS 
+ FE_PHN548_TOTCounterA_1 / DEL01
XFE_PHC547_TOTCounterA_2 FE_PHN486_TOTCounterA_2 VDD VSS 
+ FE_PHN547_TOTCounterA_2 / DEL01
XFE_PHC546_TOTRawData_15 FE_PHN494_TOTRawData_15 VDD VSS 
+ FE_PHN546_TOTRawData_15 / DEL01
XFE_PHC517_TOTcode_6 TOTcode<6> VDD VSS FE_PHN517_TOTcode_6 / DEL01
XFE_PHC516_TOTcode_8 TOTcode<8> VDD VSS FE_PHN516_TOTcode_8 / DEL01
XFE_PHC515_TOTcode_7 TOTcode<7> VDD VSS FE_PHN515_TOTcode_7 / DEL01
XFE_PHC477_TOTRawData_11 FE_PHN599_TOTRawData_11 VDD VSS 
+ FE_PHN477_TOTRawData_11 / DEL01
XFE_PHC447_TOARawData_48 TOARawData<48> VDD VSS FE_PHN447_TOARawData_48 / DEL01
XFE_PHC443_TOARawData_41 TOARawData<41> VDD VSS FE_PHN443_TOARawData_41 / DEL01
XFE_PHC441_TOARawData_43 TOARawData<43> VDD VSS FE_PHN441_TOARawData_43 / DEL01
XFE_PHC438_TOARawData_49 TOARawData<49> VDD VSS FE_PHN438_TOARawData_49 / DEL01
XFE_PHC437_TOARawData_60 TOARawData<60> VDD VSS FE_PHN437_TOARawData_60 / DEL01
XFE_PHC436_TOARawData_46 TOARawData<46> VDD VSS FE_PHN436_TOARawData_46 / DEL01
XFE_PHC431_TOARawData_59 TOARawData<59> VDD VSS FE_PHN431_TOARawData_59 / DEL01
XFE_PHC423_CalRawData_62 CalRawData<62> VDD VSS FE_PHN423_CalRawData_62 / DEL01
XFE_PHC422_CalRawData_11 CalRawData<11> VDD VSS FE_PHN422_CalRawData_11 / DEL01
XFE_PHC421_CalRawData_61 CalRawData<61> VDD VSS FE_PHN421_CalRawData_61 / DEL01
XFE_PHC420_CalRawData_57 CalRawData<57> VDD VSS FE_PHN420_CalRawData_57 / DEL01
XFE_PHC417_CalRawData_9 CalRawData<9> VDD VSS FE_PHN417_CalRawData_9 / DEL01
XFE_PHC415_TOARawData_17 TOARawData<17> VDD VSS FE_PHN415_TOARawData_17 / DEL01
XFE_PHC414_CalRawData_59 CalRawData<59> VDD VSS FE_PHN414_CalRawData_59 / DEL01
XFE_PHC412_CalRawData_2 CalRawData<2> VDD VSS FE_PHN412_CalRawData_2 / DEL01
XFE_PHC409_CalRawData_1 CalRawData<1> VDD VSS FE_PHN409_CalRawData_1 / DEL01
XFE_PHC402_TOARawData_44 TOARawData<44> VDD VSS FE_PHN402_TOARawData_44 / DEL01
XFE_PHC397_TOARawData_50 TOARawData<50> VDD VSS FE_PHN397_TOARawData_50 / DEL01
XFE_PHC396_TOARawData_42 TOARawData<42> VDD VSS FE_PHN396_TOARawData_42 / DEL01
XFE_PHC395_CalRawData_13 CalRawData<13> VDD VSS FE_PHN395_CalRawData_13 / DEL01
XFE_PHC394_CalRawData_35 CalRawData<35> VDD VSS FE_PHN394_CalRawData_35 / DEL01
XFE_PHC393_TOARawData_30 TOARawData<30> VDD VSS FE_PHN393_TOARawData_30 / DEL01
XFE_PHC392_CalRawData_32 CalRawData<32> VDD VSS FE_PHN392_CalRawData_32 / DEL01
XFE_PHC391_TOARawData_37 TOARawData<37> VDD VSS FE_PHN391_TOARawData_37 / DEL01
XFE_PHC390_TOARawData_35 TOARawData<35> VDD VSS FE_PHN390_TOARawData_35 / DEL01
XFE_PHC389_CalRawData_44 CalRawData<44> VDD VSS FE_PHN389_CalRawData_44 / DEL01
XFE_PHC388_TOACounterA_0 TOACounterA<0> VDD VSS FE_PHN388_TOACounterA_0 / DEL01
XFE_PHC385_CalCounterB_1 CalCounterB<1> VDD VSS FE_PHN385_CalCounterB_1 / DEL01
XFE_PHC382_CalRawData_27 CalRawData<27> VDD VSS FE_PHN382_CalRawData_27 / DEL01
XFE_PHC381_ResetFlag FE_PHN651_ResetFlag VDD VSS FE_PHN381_ResetFlag / DEL01
XFE_PHC379_CalRawData_10 CalRawData<10> VDD VSS FE_PHN379_CalRawData_10 / DEL01
XFE_PHC378_CalRawData_7 CalRawData<7> VDD VSS FE_PHN378_CalRawData_7 / DEL01
XFE_PHC374_CalCounterB_0 CalCounterB<0> VDD VSS FE_PHN374_CalCounterB_0 / DEL01
XFE_PHC373_CalRawData_36 CalRawData<36> VDD VSS FE_PHN373_CalRawData_36 / DEL01
XFE_PHC371_TOACounterA_1 TOACounterA<1> VDD VSS FE_PHN371_TOACounterA_1 / DEL01
XFE_PHC370_CalRawData_20 CalRawData<20> VDD VSS FE_PHN370_CalRawData_20 / DEL01
XFE_PHC369_CalCounterB_2 CalCounterB<2> VDD VSS FE_PHN369_CalCounterB_2 / DEL01
XFE_PHC366_CalCounterA_1 CalCounterA<1> VDD VSS FE_PHN366_CalCounterA_1 / DEL01
XFE_PHC365_CalCounterA_0 CalCounterA<0> VDD VSS FE_PHN365_CalCounterA_0 / DEL01
XFE_PHC364_TOACounterB_0 TOACounterB<0> VDD VSS FE_PHN364_TOACounterB_0 / DEL01
XFE_PHC363_CalCounterA_2 CalCounterA<2> VDD VSS FE_PHN363_CalCounterA_2 / DEL01
XFE_PHC513_n_80 n_80 VDD VSS FE_PHN513_n_80 / DEL02
XFE_PHC472_TOARawData_45 TOARawData<45> VDD VSS FE_PHN472_TOARawData_45 / DEL02
XFE_PHC471_TOARawData_62 TOARawData<62> VDD VSS FE_PHN471_TOARawData_62 / DEL02
XFE_PHC470_CalRawData_42 CalRawData<42> VDD VSS FE_PHN470_CalRawData_42 / DEL02
XFE_PHC469_TOARawData_47 TOARawData<47> VDD VSS FE_PHN469_TOARawData_47 / DEL02
XFE_PHC468_CalRawData_5 CalRawData<5> VDD VSS FE_PHN468_CalRawData_5 / DEL02
XFE_PHC467_TOARawData_3 TOARawData<3> VDD VSS FE_PHN467_TOARawData_3 / DEL02
XFE_PHC466_TOARawData_16 TOARawData<16> VDD VSS FE_PHN466_TOARawData_16 / DEL02
XFE_PHC465_TOARawData_18 TOARawData<18> VDD VSS FE_PHN465_TOARawData_18 / DEL02
XFE_PHC464_CalRawData_8 CalRawData<8> VDD VSS FE_PHN464_CalRawData_8 / DEL02
XFE_PHC463_TOARawData_2 TOARawData<2> VDD VSS FE_PHN463_TOARawData_2 / DEL02
XFE_PHC462_TOARawData_6 TOARawData<6> VDD VSS FE_PHN462_TOARawData_6 / DEL02
XFE_PHC461_TOARawData_11 TOARawData<11> VDD VSS FE_PHN461_TOARawData_11 / DEL02
XFE_PHC460_TOARawData_13 TOARawData<13> VDD VSS FE_PHN460_TOARawData_13 / DEL02
XFE_PHC459_CalRawData_17 CalRawData<17> VDD VSS FE_PHN459_CalRawData_17 / DEL02
XFE_PHC458_TOARawData_8 TOARawData<8> VDD VSS FE_PHN458_TOARawData_8 / DEL02
XFE_PHC457_TOARawData_12 TOARawData<12> VDD VSS FE_PHN457_TOARawData_12 / DEL02
XFE_PHC456_CalRawData_14 CalRawData<14> VDD VSS FE_PHN456_CalRawData_14 / DEL02
XFE_PHC455_CalRawData_31 CalRawData<31> VDD VSS FE_PHN455_CalRawData_31 / DEL02
XFE_PHC454_TOARawData_7 TOARawData<7> VDD VSS FE_PHN454_TOARawData_7 / DEL02
XFE_PHC453_CalRawData_12 CalRawData<12> VDD VSS FE_PHN453_CalRawData_12 / DEL02
XFE_PHC452_TOARawData_5 TOARawData<5> VDD VSS FE_PHN452_TOARawData_5 / DEL02
XFE_PHC451_TOARawData_28 TOARawData<28> VDD VSS FE_PHN451_TOARawData_28 / DEL02
XFE_PHC450_TOARawData_24 TOARawData<24> VDD VSS FE_PHN450_TOARawData_24 / DEL02
XFE_PHC449_TOARawData_23 TOARawData<23> VDD VSS FE_PHN449_TOARawData_23 / DEL02
XFE_PHC448_TOARawData_32 TOARawData<32> VDD VSS FE_PHN448_TOARawData_32 / DEL02
XFE_PHC446_TOARawData_19 TOARawData<19> VDD VSS FE_PHN446_TOARawData_19 / DEL02
XFE_PHC445_TOARawData_21 TOARawData<21> VDD VSS FE_PHN445_TOARawData_21 / DEL02
XFE_PHC444_TOARawData_25 TOARawData<25> VDD VSS FE_PHN444_TOARawData_25 / DEL02
XFE_PHC442_TOARawData_20 TOARawData<20> VDD VSS FE_PHN442_TOARawData_20 / DEL02
XFE_PHC440_CalRawData_28 CalRawData<28> VDD VSS FE_PHN440_CalRawData_28 / DEL02
XFE_PHC439_CalRawData_30 CalRawData<30> VDD VSS FE_PHN439_CalRawData_30 / DEL02
XFE_PHC435_TOARawData_27 TOARawData<27> VDD VSS FE_PHN435_TOARawData_27 / DEL02
XFE_PHC434_CalRawData_25 CalRawData<25> VDD VSS FE_PHN434_CalRawData_25 / DEL02
XFE_PHC433_CalRawData_19 CalRawData<19> VDD VSS FE_PHN433_CalRawData_19 / DEL02
XFE_PHC432_CalRawData_22 CalRawData<22> VDD VSS FE_PHN432_CalRawData_22 / DEL02
XFE_PHC430_TOARawData_31 TOARawData<31> VDD VSS FE_PHN430_TOARawData_31 / DEL02
XFE_PHC428_CalRawData_45 CalRawData<45> VDD VSS FE_PHN428_CalRawData_45 / DEL02
XFE_PHC427_CalRawData_21 CalRawData<21> VDD VSS FE_PHN427_CalRawData_21 / DEL02
XFE_PHC425_TOARawData_14 TOARawData<14> VDD VSS FE_PHN425_TOARawData_14 / DEL02
XFE_PHC424_CalRawData_18 CalRawData<18> VDD VSS FE_PHN424_CalRawData_18 / DEL02
XFE_PHC418_TOARawData_1 TOARawData<1> VDD VSS FE_PHN418_TOARawData_1 / DEL02
XFE_PHC416_TOARawData_10 TOARawData<10> VDD VSS FE_PHN416_TOARawData_10 / DEL02
XFE_PHC413_TOARawData_9 TOARawData<9> VDD VSS FE_PHN413_TOARawData_9 / DEL02
XFE_PHC411_CalRawData_15 CalRawData<15> VDD VSS FE_PHN411_CalRawData_15 / DEL02
XFE_PHC408_CalRawData_16 CalRawData<16> VDD VSS FE_PHN408_CalRawData_16 / DEL02
XFE_PHC407_TOARawData_15 TOARawData<15> VDD VSS FE_PHN407_TOARawData_15 / DEL02
XFE_PHC406_TOARawData_33 TOARawData<33> VDD VSS FE_PHN406_TOARawData_33 / DEL02
XFE_PHC405_TOARawData_29 TOARawData<29> VDD VSS FE_PHN405_TOARawData_29 / DEL02
XFE_PHC404_TOARawData_34 TOARawData<34> VDD VSS FE_PHN404_TOARawData_34 / DEL02
XFE_PHC403_TOARawData_22 TOARawData<22> VDD VSS FE_PHN403_TOARawData_22 / DEL02
XFE_PHC401_CalRawData_23 CalRawData<23> VDD VSS FE_PHN401_CalRawData_23 / DEL02
XFE_PHC400_TOACounterA_2 TOACounterA<2> VDD VSS FE_PHN400_TOACounterA_2 / DEL02
XFE_PHC399_CalRawData_24 CalRawData<24> VDD VSS FE_PHN399_CalRawData_24 / DEL02
XFE_PHC398_TOARawData_26 TOARawData<26> VDD VSS FE_PHN398_TOARawData_26 / DEL02
XFE_PHC593_TOTRawData_26 FE_PHN571_TOTRawData_26 VDD VSS 
+ FE_PHN593_TOTRawData_26 / CKBD2
XFE_PHC592_TOTRawData_24 FE_PHN576_TOTRawData_24 VDD VSS 
+ FE_PHN592_TOTRawData_24 / CKBD2
XFE_PHC591_TOTRawData_27 FE_PHN572_TOTRawData_27 VDD VSS 
+ FE_PHN591_TOTRawData_27 / CKBD2
XFE_PHC590_TOTRawData_23 FE_PHN577_TOTRawData_23 VDD VSS 
+ FE_PHN590_TOTRawData_23 / CKBD2
XFE_PHC589_TOTRawData_6 FE_PHN578_TOTRawData_6 VDD VSS FE_PHN589_TOTRawData_6 
+ / CKBD2
XFE_PHC502_TOTRawData_31 TOTRawData<31> VDD VSS FE_PHN502_TOTRawData_31 / CKBD2
XFE_PHC500_TOTRawData_8 TOTRawData<8> VDD VSS FE_PHN500_TOTRawData_8 / CKBD2
XFE_PHC498_TOTRawData_19 TOTRawData<19> VDD VSS FE_PHN498_TOTRawData_19 / CKBD2
XFE_PHC497_TOTRawData_18 TOTRawData<18> VDD VSS FE_PHN497_TOTRawData_18 / CKBD2
XFE_PHC496_TOTCounterB_1 TOTCounterB<1> VDD VSS FE_PHN496_TOTCounterB_1 / CKBD2
XFE_PHC494_TOTRawData_15 TOTRawData<15> VDD VSS FE_PHN494_TOTRawData_15 / CKBD2
XFE_PHC488_TOTRawData_26 TOTRawData<26> VDD VSS FE_PHN488_TOTRawData_26 / CKBD2
XFE_PHC473_selRawCode FE_PHN649_selRawCode VDD VSS FE_PHN473_selRawCode / CKBD2
XFE_PHC596_TOTRawData_30 FE_PHN654_TOTRawData_30 VDD VSS 
+ FE_PHN596_TOTRawData_30 / CKBD3
XFE_PHC595_TOTCounterA_0 FE_PHN573_TOTCounterA_0 VDD VSS 
+ FE_PHN595_TOTCounterA_0 / CKBD3
XFE_PHC506_TOTRawData_25 TOTRawData<25> VDD VSS FE_PHN506_TOTRawData_25 / CKBD3
XFE_PHC501_TOTRawData_7 TOTRawData<7> VDD VSS FE_PHN501_TOTRawData_7 / CKBD3
XFE_PHC491_TOTRawData_0 TOTRawData<0> VDD VSS FE_PHN491_TOTRawData_0 / CKBD3
XFE_PHC489_TOTRawData_28 TOTRawData<28> VDD VSS FE_PHN489_TOTRawData_28 / CKBD3
XFE_PHC487_TOTRawData_27 TOTRawData<27> VDD VSS FE_PHN487_TOTRawData_27 / CKBD3
XFE_PHC486_TOTCounterA_2 TOTCounterA<2> VDD VSS FE_PHN486_TOTCounterA_2 / CKBD3
XFE_PHC485_TOTCounterA_1 TOTCounterA<1> VDD VSS FE_PHN485_TOTCounterA_1 / CKBD3
XFE_PHC476_FE_OFN336_TOTRawData_4 FE_OFN336_TOTRawData_4 VDD VSS 
+ FE_PHN476_FE_OFN336_TOTRawData_4 / CKBD3
XFE_PHC580_TOTRawData_11 TOTRawData<11> VDD VSS FE_PHN580_TOTRawData_11 / CKBD4
XFE_PHC544_FE_OFN335_TOTRawData_1 FE_PHN587_FE_OFN335_TOTRawData_1 VDD VSS 
+ FE_PHN544_FE_OFN335_TOTRawData_1 / CKBD4
XFE_PHC512_TOTRawData_13 TOTRawData<13> VDD VSS FE_PHN512_TOTRawData_13 / CKBD4
XFE_PHC511_TOTRawData_12 TOTRawData<12> VDD VSS FE_PHN511_TOTRawData_12 / CKBD4
XFE_PHC510_TOTRawData_29 TOTRawData<29> VDD VSS FE_PHN510_TOTRawData_29 / CKBD4
XFE_PHC507_TOTCounterB_0 TOTCounterB<0> VDD VSS FE_PHN507_TOTCounterB_0 / CKBD4
XFE_PHC505_TOTRawData_10 TOTRawData<10> VDD VSS FE_PHN505_TOTRawData_10 / CKBD4
XFE_PHC504_TOTRawData_21 TOTRawData<21> VDD VSS FE_PHN504_TOTRawData_21 / CKBD4
XFE_PHC503_TOTRawData_24 TOTRawData<24> VDD VSS FE_PHN503_TOTRawData_24 / CKBD4
XFE_PHC499_TOTRawData_6 TOTRawData<6> VDD VSS FE_PHN499_TOTRawData_6 / CKBD4
XFE_PHC493_TOTRawData_22 TOTRawData<22> VDD VSS FE_PHN493_TOTRawData_22 / CKBD4
XFE_PHC490_TOTRawData_14 TOTRawData<14> VDD VSS FE_PHN490_TOTRawData_14 / CKBD4
XFE_PHC509_TOTRawData_1 TOTRawData<1> VDD VSS FE_PHN509_TOTRawData_1 / CKBD16
XFE_PHC579_FE_OFN272_TOTRawData_3 FE_PHN508_FE_OFN272_TOTRawData_3 VDD VSS 
+ FE_PHN579_FE_OFN272_TOTRawData_3 / CKBD12
XFE_PHC605_TOTRawData_24 FE_PHN503_TOTRawData_24 VDD VSS 
+ FE_PHN605_TOTRawData_24 / CKBD8
.ENDS

************************************************************************
* Library Name: ETROC2_TDCWrap
* Cell Name:    ETROC2_TDC
* View Name:    schematic
************************************************************************

.SUBCKT ETROC2_TDC CalCounterAMon<2> CalCounterAMon<1> CalCounterAMon<0> 
+ CalCounterBMon<2> CalCounterBMon<1> CalCounterBMon<0> CalRawDataMon<62> 
+ CalRawDataMon<61> CalRawDataMon<60> CalRawDataMon<59> CalRawDataMon<58> 
+ CalRawDataMon<57> CalRawDataMon<56> CalRawDataMon<55> CalRawDataMon<54> 
+ CalRawDataMon<53> CalRawDataMon<52> CalRawDataMon<51> CalRawDataMon<50> 
+ CalRawDataMon<49> CalRawDataMon<48> CalRawDataMon<47> CalRawDataMon<46> 
+ CalRawDataMon<45> CalRawDataMon<44> CalRawDataMon<43> CalRawDataMon<42> 
+ CalRawDataMon<41> CalRawDataMon<40> CalRawDataMon<39> CalRawDataMon<38> 
+ CalRawDataMon<37> CalRawDataMon<36> CalRawDataMon<35> CalRawDataMon<34> 
+ CalRawDataMon<33> CalRawDataMon<32> CalRawDataMon<31> CalRawDataMon<30> 
+ CalRawDataMon<29> CalRawDataMon<28> CalRawDataMon<27> CalRawDataMon<26> 
+ CalRawDataMon<25> CalRawDataMon<24> CalRawDataMon<23> CalRawDataMon<22> 
+ CalRawDataMon<21> CalRawDataMon<20> CalRawDataMon<19> CalRawDataMon<18> 
+ CalRawDataMon<17> CalRawDataMon<16> CalRawDataMon<15> CalRawDataMon<14> 
+ CalRawDataMon<13> CalRawDataMon<12> CalRawDataMon<11> CalRawDataMon<10> 
+ CalRawDataMon<9> CalRawDataMon<8> CalRawDataMon<7> CalRawDataMon<6> 
+ CalRawDataMon<5> CalRawDataMon<4> CalRawDataMon<3> CalRawDataMon<2> 
+ CalRawDataMon<1> CalRawDataMon<0> Cal_codeReg<9> Cal_codeReg<8> 
+ Cal_codeReg<7> Cal_codeReg<6> Cal_codeReg<5> Cal_codeReg<4> Cal_codeReg<3> 
+ Cal_codeReg<2> Cal_codeReg<1> Cal_codeReg<0> CalerrorFlagReg DBF_QC<5> 
+ DBF_QC<4> DBF_QC<3> DBF_QC<2> DBF_QC<1> DBF_QC<0> RO_DBF_QC<5> RO_DBF_QC<4> 
+ RO_DBF_QC<3> RO_DBF_QC<2> RO_DBF_QC<1> RO_DBF_QC<0> TOACounterAMon<2> 
+ TOACounterAMon<1> TOACounterAMon<0> TOACounterBMon<2> TOACounterBMon<1> 
+ TOACounterBMon<0> TOARawDataMon<62> TOARawDataMon<61> TOARawDataMon<60> 
+ TOARawDataMon<59> TOARawDataMon<58> TOARawDataMon<57> TOARawDataMon<56> 
+ TOARawDataMon<55> TOARawDataMon<54> TOARawDataMon<53> TOARawDataMon<52> 
+ TOARawDataMon<51> TOARawDataMon<50> TOARawDataMon<49> TOARawDataMon<48> 
+ TOARawDataMon<47> TOARawDataMon<46> TOARawDataMon<45> TOARawDataMon<44> 
+ TOARawDataMon<43> TOARawDataMon<42> TOARawDataMon<41> TOARawDataMon<40> 
+ TOARawDataMon<39> TOARawDataMon<38> TOARawDataMon<37> TOARawDataMon<36> 
+ TOARawDataMon<35> TOARawDataMon<34> TOARawDataMon<33> TOARawDataMon<32> 
+ TOARawDataMon<31> TOARawDataMon<30> TOARawDataMon<29> TOARawDataMon<28> 
+ TOARawDataMon<27> TOARawDataMon<26> TOARawDataMon<25> TOARawDataMon<24> 
+ TOARawDataMon<23> TOARawDataMon<22> TOARawDataMon<21> TOARawDataMon<20> 
+ TOARawDataMon<19> TOARawDataMon<18> TOARawDataMon<17> TOARawDataMon<16> 
+ TOARawDataMon<15> TOARawDataMon<14> TOARawDataMon<13> TOARawDataMon<12> 
+ TOARawDataMon<11> TOARawDataMon<10> TOARawDataMon<9> TOARawDataMon<8> 
+ TOARawDataMon<7> TOARawDataMon<6> TOARawDataMon<5> TOARawDataMon<4> 
+ TOARawDataMon<3> TOARawDataMon<2> TOARawDataMon<1> TOARawDataMon<0> 
+ TOA_codeReg<9> TOA_codeReg<8> TOA_codeReg<7> TOA_codeReg<6> TOA_codeReg<5> 
+ TOA_codeReg<4> TOA_codeReg<3> TOA_codeReg<2> TOA_codeReg<1> TOA_codeReg<0> 
+ TOAerrorFlagReg TOTCounterAMon<2> TOTCounterAMon<1> TOTCounterAMon<0> 
+ TOTCounterBMon<2> TOTCounterBMon<1> TOTCounterBMon<0> TOTRawDataMon<31> 
+ TOTRawDataMon<30> TOTRawDataMon<29> TOTRawDataMon<28> TOTRawDataMon<27> 
+ TOTRawDataMon<26> TOTRawDataMon<25> TOTRawDataMon<24> TOTRawDataMon<23> 
+ TOTRawDataMon<22> TOTRawDataMon<21> TOTRawDataMon<20> TOTRawDataMon<19> 
+ TOTRawDataMon<18> TOTRawDataMon<17> TOTRawDataMon<16> TOTRawDataMon<15> 
+ TOTRawDataMon<14> TOTRawDataMon<13> TOTRawDataMon<12> TOTRawDataMon<11> 
+ TOTRawDataMon<10> TOTRawDataMon<9> TOTRawDataMon<8> TOTRawDataMon<7> 
+ TOTRawDataMon<6> TOTRawDataMon<5> TOTRawDataMon<4> TOTRawDataMon<3> 
+ TOTRawDataMon<2> TOTRawDataMon<1> TOTRawDataMon<0> TOT_codeReg<8> 
+ TOT_codeReg<7> TOT_codeReg<6> TOT_codeReg<5> TOT_codeReg<4> TOT_codeReg<3> 
+ TOT_codeReg<2> TOT_codeReg<1> TOT_codeReg<0> TOTerrorFlagReg autoReset clk40 
+ clk320 enable enableMon hitFlag level<2> level<1> level<0> offset<6> 
+ offset<5> offset<4> offset<3> offset<2> offset<1> offset<0> polaritySel 
+ pulse resetn selRawCode testMode timeStampMode vdd vss
*.PININFO autoReset:I clk40:I clk320:I enable:I enableMon:I level<2>:I 
*.PININFO level<1>:I level<0>:I offset<6>:I offset<5>:I offset<4>:I 
*.PININFO offset<3>:I offset<2>:I offset<1>:I offset<0>:I polaritySel:I 
*.PININFO pulse:I resetn:I selRawCode:I testMode:I timeStampMode:I 
*.PININFO CalCounterAMon<2>:O CalCounterAMon<1>:O CalCounterAMon<0>:O 
*.PININFO CalCounterBMon<2>:O CalCounterBMon<1>:O CalCounterBMon<0>:O 
*.PININFO CalRawDataMon<62>:O CalRawDataMon<61>:O CalRawDataMon<60>:O 
*.PININFO CalRawDataMon<59>:O CalRawDataMon<58>:O CalRawDataMon<57>:O 
*.PININFO CalRawDataMon<56>:O CalRawDataMon<55>:O CalRawDataMon<54>:O 
*.PININFO CalRawDataMon<53>:O CalRawDataMon<52>:O CalRawDataMon<51>:O 
*.PININFO CalRawDataMon<50>:O CalRawDataMon<49>:O CalRawDataMon<48>:O 
*.PININFO CalRawDataMon<47>:O CalRawDataMon<46>:O CalRawDataMon<45>:O 
*.PININFO CalRawDataMon<44>:O CalRawDataMon<43>:O CalRawDataMon<42>:O 
*.PININFO CalRawDataMon<41>:O CalRawDataMon<40>:O CalRawDataMon<39>:O 
*.PININFO CalRawDataMon<38>:O CalRawDataMon<37>:O CalRawDataMon<36>:O 
*.PININFO CalRawDataMon<35>:O CalRawDataMon<34>:O CalRawDataMon<33>:O 
*.PININFO CalRawDataMon<32>:O CalRawDataMon<31>:O CalRawDataMon<30>:O 
*.PININFO CalRawDataMon<29>:O CalRawDataMon<28>:O CalRawDataMon<27>:O 
*.PININFO CalRawDataMon<26>:O CalRawDataMon<25>:O CalRawDataMon<24>:O 
*.PININFO CalRawDataMon<23>:O CalRawDataMon<22>:O CalRawDataMon<21>:O 
*.PININFO CalRawDataMon<20>:O CalRawDataMon<19>:O CalRawDataMon<18>:O 
*.PININFO CalRawDataMon<17>:O CalRawDataMon<16>:O CalRawDataMon<15>:O 
*.PININFO CalRawDataMon<14>:O CalRawDataMon<13>:O CalRawDataMon<12>:O 
*.PININFO CalRawDataMon<11>:O CalRawDataMon<10>:O CalRawDataMon<9>:O 
*.PININFO CalRawDataMon<8>:O CalRawDataMon<7>:O CalRawDataMon<6>:O 
*.PININFO CalRawDataMon<5>:O CalRawDataMon<4>:O CalRawDataMon<3>:O 
*.PININFO CalRawDataMon<2>:O CalRawDataMon<1>:O CalRawDataMon<0>:O 
*.PININFO Cal_codeReg<9>:O Cal_codeReg<8>:O Cal_codeReg<7>:O Cal_codeReg<6>:O 
*.PININFO Cal_codeReg<5>:O Cal_codeReg<4>:O Cal_codeReg<3>:O Cal_codeReg<2>:O 
*.PININFO Cal_codeReg<1>:O Cal_codeReg<0>:O CalerrorFlagReg:O DBF_QC<5>:O 
*.PININFO DBF_QC<4>:O DBF_QC<3>:O DBF_QC<2>:O DBF_QC<1>:O DBF_QC<0>:O 
*.PININFO RO_DBF_QC<5>:O RO_DBF_QC<4>:O RO_DBF_QC<3>:O RO_DBF_QC<2>:O 
*.PININFO RO_DBF_QC<1>:O RO_DBF_QC<0>:O TOACounterAMon<2>:O 
*.PININFO TOACounterAMon<1>:O TOACounterAMon<0>:O TOACounterBMon<2>:O 
*.PININFO TOACounterBMon<1>:O TOACounterBMon<0>:O TOARawDataMon<62>:O 
*.PININFO TOARawDataMon<61>:O TOARawDataMon<60>:O TOARawDataMon<59>:O 
*.PININFO TOARawDataMon<58>:O TOARawDataMon<57>:O TOARawDataMon<56>:O 
*.PININFO TOARawDataMon<55>:O TOARawDataMon<54>:O TOARawDataMon<53>:O 
*.PININFO TOARawDataMon<52>:O TOARawDataMon<51>:O TOARawDataMon<50>:O 
*.PININFO TOARawDataMon<49>:O TOARawDataMon<48>:O TOARawDataMon<47>:O 
*.PININFO TOARawDataMon<46>:O TOARawDataMon<45>:O TOARawDataMon<44>:O 
*.PININFO TOARawDataMon<43>:O TOARawDataMon<42>:O TOARawDataMon<41>:O 
*.PININFO TOARawDataMon<40>:O TOARawDataMon<39>:O TOARawDataMon<38>:O 
*.PININFO TOARawDataMon<37>:O TOARawDataMon<36>:O TOARawDataMon<35>:O 
*.PININFO TOARawDataMon<34>:O TOARawDataMon<33>:O TOARawDataMon<32>:O 
*.PININFO TOARawDataMon<31>:O TOARawDataMon<30>:O TOARawDataMon<29>:O 
*.PININFO TOARawDataMon<28>:O TOARawDataMon<27>:O TOARawDataMon<26>:O 
*.PININFO TOARawDataMon<25>:O TOARawDataMon<24>:O TOARawDataMon<23>:O 
*.PININFO TOARawDataMon<22>:O TOARawDataMon<21>:O TOARawDataMon<20>:O 
*.PININFO TOARawDataMon<19>:O TOARawDataMon<18>:O TOARawDataMon<17>:O 
*.PININFO TOARawDataMon<16>:O TOARawDataMon<15>:O TOARawDataMon<14>:O 
*.PININFO TOARawDataMon<13>:O TOARawDataMon<12>:O TOARawDataMon<11>:O 
*.PININFO TOARawDataMon<10>:O TOARawDataMon<9>:O TOARawDataMon<8>:O 
*.PININFO TOARawDataMon<7>:O TOARawDataMon<6>:O TOARawDataMon<5>:O 
*.PININFO TOARawDataMon<4>:O TOARawDataMon<3>:O TOARawDataMon<2>:O 
*.PININFO TOARawDataMon<1>:O TOARawDataMon<0>:O TOA_codeReg<9>:O 
*.PININFO TOA_codeReg<8>:O TOA_codeReg<7>:O TOA_codeReg<6>:O TOA_codeReg<5>:O 
*.PININFO TOA_codeReg<4>:O TOA_codeReg<3>:O TOA_codeReg<2>:O TOA_codeReg<1>:O 
*.PININFO TOA_codeReg<0>:O TOAerrorFlagReg:O TOTCounterAMon<2>:O 
*.PININFO TOTCounterAMon<1>:O TOTCounterAMon<0>:O TOTCounterBMon<2>:O 
*.PININFO TOTCounterBMon<1>:O TOTCounterBMon<0>:O TOTRawDataMon<31>:O 
*.PININFO TOTRawDataMon<30>:O TOTRawDataMon<29>:O TOTRawDataMon<28>:O 
*.PININFO TOTRawDataMon<27>:O TOTRawDataMon<26>:O TOTRawDataMon<25>:O 
*.PININFO TOTRawDataMon<24>:O TOTRawDataMon<23>:O TOTRawDataMon<22>:O 
*.PININFO TOTRawDataMon<21>:O TOTRawDataMon<20>:O TOTRawDataMon<19>:O 
*.PININFO TOTRawDataMon<18>:O TOTRawDataMon<17>:O TOTRawDataMon<16>:O 
*.PININFO TOTRawDataMon<15>:O TOTRawDataMon<14>:O TOTRawDataMon<13>:O 
*.PININFO TOTRawDataMon<12>:O TOTRawDataMon<11>:O TOTRawDataMon<10>:O 
*.PININFO TOTRawDataMon<9>:O TOTRawDataMon<8>:O TOTRawDataMon<7>:O 
*.PININFO TOTRawDataMon<6>:O TOTRawDataMon<5>:O TOTRawDataMon<4>:O 
*.PININFO TOTRawDataMon<3>:O TOTRawDataMon<2>:O TOTRawDataMon<1>:O 
*.PININFO TOTRawDataMon<0>:O TOT_codeReg<8>:O TOT_codeReg<7>:O 
*.PININFO TOT_codeReg<6>:O TOT_codeReg<5>:O TOT_codeReg<4>:O TOT_codeReg<3>:O 
*.PININFO TOT_codeReg<2>:O TOT_codeReg<1>:O TOT_codeReg<0>:O TOTerrorFlagReg:O 
*.PININFO hitFlag:O vdd:B vss:B
XI13<139> vdd vss / ABuf_momMOSCap
XI13<138> vdd vss / ABuf_momMOSCap
XI13<137> vdd vss / ABuf_momMOSCap
XI13<136> vdd vss / ABuf_momMOSCap
XI13<135> vdd vss / ABuf_momMOSCap
XI13<134> vdd vss / ABuf_momMOSCap
XI13<133> vdd vss / ABuf_momMOSCap
XI13<132> vdd vss / ABuf_momMOSCap
XI13<131> vdd vss / ABuf_momMOSCap
XI13<130> vdd vss / ABuf_momMOSCap
XI13<129> vdd vss / ABuf_momMOSCap
XI13<128> vdd vss / ABuf_momMOSCap
XI13<127> vdd vss / ABuf_momMOSCap
XI13<126> vdd vss / ABuf_momMOSCap
XI13<125> vdd vss / ABuf_momMOSCap
XI13<124> vdd vss / ABuf_momMOSCap
XI13<123> vdd vss / ABuf_momMOSCap
XI13<122> vdd vss / ABuf_momMOSCap
XI13<121> vdd vss / ABuf_momMOSCap
XI13<120> vdd vss / ABuf_momMOSCap
XI13<119> vdd vss / ABuf_momMOSCap
XI13<118> vdd vss / ABuf_momMOSCap
XI13<117> vdd vss / ABuf_momMOSCap
XI13<116> vdd vss / ABuf_momMOSCap
XI13<115> vdd vss / ABuf_momMOSCap
XI13<114> vdd vss / ABuf_momMOSCap
XI13<113> vdd vss / ABuf_momMOSCap
XI13<112> vdd vss / ABuf_momMOSCap
XI13<111> vdd vss / ABuf_momMOSCap
XI13<110> vdd vss / ABuf_momMOSCap
XI13<109> vdd vss / ABuf_momMOSCap
XI13<108> vdd vss / ABuf_momMOSCap
XI13<107> vdd vss / ABuf_momMOSCap
XI13<106> vdd vss / ABuf_momMOSCap
XI13<105> vdd vss / ABuf_momMOSCap
XI13<104> vdd vss / ABuf_momMOSCap
XI13<103> vdd vss / ABuf_momMOSCap
XI13<102> vdd vss / ABuf_momMOSCap
XI13<101> vdd vss / ABuf_momMOSCap
XI13<100> vdd vss / ABuf_momMOSCap
XI13<99> vdd vss / ABuf_momMOSCap
XI13<98> vdd vss / ABuf_momMOSCap
XI13<97> vdd vss / ABuf_momMOSCap
XI13<96> vdd vss / ABuf_momMOSCap
XI13<95> vdd vss / ABuf_momMOSCap
XI13<94> vdd vss / ABuf_momMOSCap
XI13<93> vdd vss / ABuf_momMOSCap
XI13<92> vdd vss / ABuf_momMOSCap
XI13<91> vdd vss / ABuf_momMOSCap
XI13<90> vdd vss / ABuf_momMOSCap
XI13<89> vdd vss / ABuf_momMOSCap
XI13<88> vdd vss / ABuf_momMOSCap
XI13<87> vdd vss / ABuf_momMOSCap
XI13<86> vdd vss / ABuf_momMOSCap
XI13<85> vdd vss / ABuf_momMOSCap
XI13<84> vdd vss / ABuf_momMOSCap
XI13<83> vdd vss / ABuf_momMOSCap
XI13<82> vdd vss / ABuf_momMOSCap
XI13<81> vdd vss / ABuf_momMOSCap
XI13<80> vdd vss / ABuf_momMOSCap
XI13<79> vdd vss / ABuf_momMOSCap
XI13<78> vdd vss / ABuf_momMOSCap
XI13<77> vdd vss / ABuf_momMOSCap
XI13<76> vdd vss / ABuf_momMOSCap
XI13<75> vdd vss / ABuf_momMOSCap
XI13<74> vdd vss / ABuf_momMOSCap
XI13<73> vdd vss / ABuf_momMOSCap
XI13<72> vdd vss / ABuf_momMOSCap
XI13<71> vdd vss / ABuf_momMOSCap
XI13<70> vdd vss / ABuf_momMOSCap
XI13<69> vdd vss / ABuf_momMOSCap
XI13<68> vdd vss / ABuf_momMOSCap
XI13<67> vdd vss / ABuf_momMOSCap
XI13<66> vdd vss / ABuf_momMOSCap
XI13<65> vdd vss / ABuf_momMOSCap
XI13<64> vdd vss / ABuf_momMOSCap
XI13<63> vdd vss / ABuf_momMOSCap
XI13<62> vdd vss / ABuf_momMOSCap
XI13<61> vdd vss / ABuf_momMOSCap
XI13<60> vdd vss / ABuf_momMOSCap
XI13<59> vdd vss / ABuf_momMOSCap
XI13<58> vdd vss / ABuf_momMOSCap
XI13<57> vdd vss / ABuf_momMOSCap
XI13<56> vdd vss / ABuf_momMOSCap
XI13<55> vdd vss / ABuf_momMOSCap
XI13<54> vdd vss / ABuf_momMOSCap
XI13<53> vdd vss / ABuf_momMOSCap
XI13<52> vdd vss / ABuf_momMOSCap
XI13<51> vdd vss / ABuf_momMOSCap
XI13<50> vdd vss / ABuf_momMOSCap
XI13<49> vdd vss / ABuf_momMOSCap
XI13<48> vdd vss / ABuf_momMOSCap
XI13<47> vdd vss / ABuf_momMOSCap
XI13<46> vdd vss / ABuf_momMOSCap
XI13<45> vdd vss / ABuf_momMOSCap
XI13<44> vdd vss / ABuf_momMOSCap
XI13<43> vdd vss / ABuf_momMOSCap
XI13<42> vdd vss / ABuf_momMOSCap
XI13<41> vdd vss / ABuf_momMOSCap
XI13<40> vdd vss / ABuf_momMOSCap
XI13<39> vdd vss / ABuf_momMOSCap
XI13<38> vdd vss / ABuf_momMOSCap
XI13<37> vdd vss / ABuf_momMOSCap
XI13<36> vdd vss / ABuf_momMOSCap
XI13<35> vdd vss / ABuf_momMOSCap
XI13<34> vdd vss / ABuf_momMOSCap
XI13<33> vdd vss / ABuf_momMOSCap
XI13<32> vdd vss / ABuf_momMOSCap
XI13<31> vdd vss / ABuf_momMOSCap
XI13<30> vdd vss / ABuf_momMOSCap
XI13<29> vdd vss / ABuf_momMOSCap
XI13<28> vdd vss / ABuf_momMOSCap
XI13<27> vdd vss / ABuf_momMOSCap
XI13<26> vdd vss / ABuf_momMOSCap
XI13<25> vdd vss / ABuf_momMOSCap
XI13<24> vdd vss / ABuf_momMOSCap
XI13<23> vdd vss / ABuf_momMOSCap
XI13<22> vdd vss / ABuf_momMOSCap
XI13<21> vdd vss / ABuf_momMOSCap
XI13<20> vdd vss / ABuf_momMOSCap
XI13<19> vdd vss / ABuf_momMOSCap
XI13<18> vdd vss / ABuf_momMOSCap
XI13<17> vdd vss / ABuf_momMOSCap
XI13<16> vdd vss / ABuf_momMOSCap
XI13<15> vdd vss / ABuf_momMOSCap
XI13<14> vdd vss / ABuf_momMOSCap
XI13<13> vdd vss / ABuf_momMOSCap
XI13<12> vdd vss / ABuf_momMOSCap
XI13<11> vdd vss / ABuf_momMOSCap
XI13<10> vdd vss / ABuf_momMOSCap
XI13<9> vdd vss / ABuf_momMOSCap
XI13<8> vdd vss / ABuf_momMOSCap
XI13<7> vdd vss / ABuf_momMOSCap
XI13<6> vdd vss / ABuf_momMOSCap
XI13<5> vdd vss / ABuf_momMOSCap
XI13<4> vdd vss / ABuf_momMOSCap
XI13<3> vdd vss / ABuf_momMOSCap
XI13<2> vdd vss / ABuf_momMOSCap
XI13<1> vdd vss / ABuf_momMOSCap
XI13<0> vdd vss / ABuf_momMOSCap
XI_DelayLine CalCntA<2> CalCntA<1> CalCntA<0> CalCntB<2> CalCntB<1> CalCntB<0> 
+ CalRaw<62> CalRaw<61> CalRaw<60> CalRaw<59> CalRaw<58> CalRaw<57> CalRaw<56> 
+ CalRaw<55> CalRaw<54> CalRaw<53> CalRaw<52> CalRaw<51> CalRaw<50> CalRaw<49> 
+ CalRaw<48> CalRaw<47> CalRaw<46> CalRaw<45> CalRaw<44> CalRaw<43> CalRaw<42> 
+ CalRaw<41> CalRaw<40> CalRaw<39> CalRaw<38> CalRaw<37> CalRaw<36> CalRaw<35> 
+ CalRaw<34> CalRaw<33> CalRaw<32> CalRaw<31> CalRaw<30> CalRaw<29> CalRaw<28> 
+ CalRaw<27> CalRaw<26> CalRaw<25> CalRaw<24> CalRaw<23> CalRaw<22> CalRaw<21> 
+ CalRaw<20> CalRaw<19> CalRaw<18> CalRaw<17> CalRaw<16> CalRaw<15> CalRaw<14> 
+ CalRaw<13> CalRaw<12> CalRaw<11> CalRaw<10> CalRaw<9> CalRaw<8> CalRaw<7> 
+ CalRaw<6> CalRaw<5> CalRaw<4> CalRaw<3> CalRaw<2> CalRaw<1> CalRaw<0> 
+ net12<0> net12<1> net12<2> net12<3> net12<4> net12<5> net12<6> net12<7> 
+ net12<8> net12<9> net12<10> net12<11> net12<12> net12<13> net12<14> 
+ net12<15> net12<16> net12<17> net12<18> net12<19> net12<20> net12<21> 
+ net12<22> net12<23> net12<24> net12<25> net12<26> net12<27> net12<28> 
+ net12<29> net12<30> net12<31> net12<32> net12<33> net12<34> net12<35> 
+ net12<36> net12<37> net12<38> net12<39> net12<40> net12<41> net12<42> 
+ net12<43> net12<44> net12<45> net12<46> net12<47> net12<48> net12<49> 
+ net12<50> net12<51> net12<52> net12<53> net12<54> net12<55> net12<56> 
+ net12<57> net12<58> net12<59> net12<60> net12<61> net12<62> Start TOACntA<2> 
+ TOACntA<1> TOACntA<0> TOACntB<2> TOACntB<1> TOACntB<0> TOARST_N TOARaw<62> 
+ TOARaw<61> TOARaw<60> TOARaw<59> TOARaw<58> TOARaw<57> TOARaw<56> TOARaw<55> 
+ TOARaw<54> TOARaw<53> TOARaw<52> TOARaw<51> TOARaw<50> TOARaw<49> TOARaw<48> 
+ TOARaw<47> TOARaw<46> TOARaw<45> TOARaw<44> TOARaw<43> TOARaw<42> TOARaw<41> 
+ TOARaw<40> TOARaw<39> TOARaw<38> TOARaw<37> TOARaw<36> TOARaw<35> TOARaw<34> 
+ TOARaw<33> TOARaw<32> TOARaw<31> TOARaw<30> TOARaw<29> TOARaw<28> TOARaw<27> 
+ TOARaw<26> TOARaw<25> TOARaw<24> TOARaw<23> TOARaw<22> TOARaw<21> TOARaw<20> 
+ TOARaw<19> TOARaw<18> TOARaw<17> TOARaw<16> TOARaw<15> TOARaw<14> TOARaw<13> 
+ TOARaw<12> TOARaw<11> TOARaw<10> TOARaw<9> TOARaw<8> TOARaw<7> TOARaw<6> 
+ TOARaw<5> TOARaw<4> TOARaw<3> TOARaw<2> TOARaw<1> TOARaw<0> TOA_CK TOA_Latch 
+ TOTCntA<2> TOTCntA<1> TOTCntA<0> TOTCntB<2> TOTCntB<1> TOTCntB<0> TOTRST_N 
+ TOTRaw<31> TOTRaw<30> TOTRaw<29> TOTRaw<28> TOTRaw<27> TOTRaw<26> TOTRaw<25> 
+ TOTRaw<24> TOTRaw<23> TOTRaw<22> TOTRaw<21> TOTRaw<20> TOTRaw<19> TOTRaw<18> 
+ TOTRaw<17> TOTRaw<16> TOTRaw<15> TOTRaw<14> TOTRaw<13> TOTRaw<12> TOTRaw<11> 
+ TOTRaw<10> TOTRaw<9> TOTRaw<8> TOTRaw<7> TOTRaw<6> TOTRaw<5> TOTRaw<4> 
+ TOTRaw<3> TOTRaw<2> TOTRaw<1> TOTRaw<0> TOT_CK vdd vss / 
+ 63_Delay_Cells_TOA_Latch_31Tap
XI_Controller net07 DBF_QC<5> DBF_QC<4> DBF_QC<3> DBF_QC<2> DBF_QC<1> 
+ DBF_QC<0> EncdataWrtClk net05 net06 RO_DBF_QC<5> RO_DBF_QC<4> RO_DBF_QC<3> 
+ RO_DBF_QC<2> RO_DBF_QC<1> RO_DBF_QC<0> RawdataWrtClk ResetFlag TOARST_N 
+ TOA_Latch TOA_CK TOTRST_N TOT_CK autoReset clk40 net020 clk320 net019 enable 
+ net01 polaritySel pulse resetn net02 net03 Start net04 testMode vdd vss / 
+ TDC_Controller_V2
XI21<1722> vdd vss / CapUnit
XI21<1721> vdd vss / CapUnit
XI21<1720> vdd vss / CapUnit
XI21<1719> vdd vss / CapUnit
XI21<1718> vdd vss / CapUnit
XI21<1717> vdd vss / CapUnit
XI21<1716> vdd vss / CapUnit
XI21<1715> vdd vss / CapUnit
XI21<1714> vdd vss / CapUnit
XI21<1713> vdd vss / CapUnit
XI21<1712> vdd vss / CapUnit
XI21<1711> vdd vss / CapUnit
XI21<1710> vdd vss / CapUnit
XI21<1709> vdd vss / CapUnit
XI21<1708> vdd vss / CapUnit
XI21<1707> vdd vss / CapUnit
XI21<1706> vdd vss / CapUnit
XI21<1705> vdd vss / CapUnit
XI21<1704> vdd vss / CapUnit
XI21<1703> vdd vss / CapUnit
XI21<1702> vdd vss / CapUnit
XI21<1701> vdd vss / CapUnit
XI21<1700> vdd vss / CapUnit
XI21<1699> vdd vss / CapUnit
XI21<1698> vdd vss / CapUnit
XI21<1697> vdd vss / CapUnit
XI21<1696> vdd vss / CapUnit
XI21<1695> vdd vss / CapUnit
XI21<1694> vdd vss / CapUnit
XI21<1693> vdd vss / CapUnit
XI21<1692> vdd vss / CapUnit
XI21<1691> vdd vss / CapUnit
XI21<1690> vdd vss / CapUnit
XI21<1689> vdd vss / CapUnit
XI21<1688> vdd vss / CapUnit
XI21<1687> vdd vss / CapUnit
XI21<1686> vdd vss / CapUnit
XI21<1685> vdd vss / CapUnit
XI21<1684> vdd vss / CapUnit
XI21<1683> vdd vss / CapUnit
XI21<1682> vdd vss / CapUnit
XI21<1681> vdd vss / CapUnit
XI21<1680> vdd vss / CapUnit
XI21<1679> vdd vss / CapUnit
XI21<1678> vdd vss / CapUnit
XI21<1677> vdd vss / CapUnit
XI21<1676> vdd vss / CapUnit
XI21<1675> vdd vss / CapUnit
XI21<1674> vdd vss / CapUnit
XI21<1673> vdd vss / CapUnit
XI21<1672> vdd vss / CapUnit
XI21<1671> vdd vss / CapUnit
XI21<1670> vdd vss / CapUnit
XI21<1669> vdd vss / CapUnit
XI21<1668> vdd vss / CapUnit
XI21<1667> vdd vss / CapUnit
XI21<1666> vdd vss / CapUnit
XI21<1665> vdd vss / CapUnit
XI21<1664> vdd vss / CapUnit
XI21<1663> vdd vss / CapUnit
XI21<1662> vdd vss / CapUnit
XI21<1661> vdd vss / CapUnit
XI21<1660> vdd vss / CapUnit
XI21<1659> vdd vss / CapUnit
XI21<1658> vdd vss / CapUnit
XI21<1657> vdd vss / CapUnit
XI21<1656> vdd vss / CapUnit
XI21<1655> vdd vss / CapUnit
XI21<1654> vdd vss / CapUnit
XI21<1653> vdd vss / CapUnit
XI21<1652> vdd vss / CapUnit
XI21<1651> vdd vss / CapUnit
XI21<1650> vdd vss / CapUnit
XI21<1649> vdd vss / CapUnit
XI21<1648> vdd vss / CapUnit
XI21<1647> vdd vss / CapUnit
XI21<1646> vdd vss / CapUnit
XI21<1645> vdd vss / CapUnit
XI21<1644> vdd vss / CapUnit
XI21<1643> vdd vss / CapUnit
XI21<1642> vdd vss / CapUnit
XI21<1641> vdd vss / CapUnit
XI21<1640> vdd vss / CapUnit
XI21<1639> vdd vss / CapUnit
XI21<1638> vdd vss / CapUnit
XI21<1637> vdd vss / CapUnit
XI21<1636> vdd vss / CapUnit
XI21<1635> vdd vss / CapUnit
XI21<1634> vdd vss / CapUnit
XI21<1633> vdd vss / CapUnit
XI21<1632> vdd vss / CapUnit
XI21<1631> vdd vss / CapUnit
XI21<1630> vdd vss / CapUnit
XI21<1629> vdd vss / CapUnit
XI21<1628> vdd vss / CapUnit
XI21<1627> vdd vss / CapUnit
XI21<1626> vdd vss / CapUnit
XI21<1625> vdd vss / CapUnit
XI21<1624> vdd vss / CapUnit
XI21<1623> vdd vss / CapUnit
XI21<1622> vdd vss / CapUnit
XI21<1621> vdd vss / CapUnit
XI21<1620> vdd vss / CapUnit
XI21<1619> vdd vss / CapUnit
XI21<1618> vdd vss / CapUnit
XI21<1617> vdd vss / CapUnit
XI21<1616> vdd vss / CapUnit
XI21<1615> vdd vss / CapUnit
XI21<1614> vdd vss / CapUnit
XI21<1613> vdd vss / CapUnit
XI21<1612> vdd vss / CapUnit
XI21<1611> vdd vss / CapUnit
XI21<1610> vdd vss / CapUnit
XI21<1609> vdd vss / CapUnit
XI21<1608> vdd vss / CapUnit
XI21<1607> vdd vss / CapUnit
XI21<1606> vdd vss / CapUnit
XI21<1605> vdd vss / CapUnit
XI21<1604> vdd vss / CapUnit
XI21<1603> vdd vss / CapUnit
XI21<1602> vdd vss / CapUnit
XI21<1601> vdd vss / CapUnit
XI21<1600> vdd vss / CapUnit
XI21<1599> vdd vss / CapUnit
XI21<1598> vdd vss / CapUnit
XI21<1597> vdd vss / CapUnit
XI21<1596> vdd vss / CapUnit
XI21<1595> vdd vss / CapUnit
XI21<1594> vdd vss / CapUnit
XI21<1593> vdd vss / CapUnit
XI21<1592> vdd vss / CapUnit
XI21<1591> vdd vss / CapUnit
XI21<1590> vdd vss / CapUnit
XI21<1589> vdd vss / CapUnit
XI21<1588> vdd vss / CapUnit
XI21<1587> vdd vss / CapUnit
XI21<1586> vdd vss / CapUnit
XI21<1585> vdd vss / CapUnit
XI21<1584> vdd vss / CapUnit
XI21<1583> vdd vss / CapUnit
XI21<1582> vdd vss / CapUnit
XI21<1581> vdd vss / CapUnit
XI21<1580> vdd vss / CapUnit
XI21<1579> vdd vss / CapUnit
XI21<1578> vdd vss / CapUnit
XI21<1577> vdd vss / CapUnit
XI21<1576> vdd vss / CapUnit
XI21<1575> vdd vss / CapUnit
XI21<1574> vdd vss / CapUnit
XI21<1573> vdd vss / CapUnit
XI21<1572> vdd vss / CapUnit
XI21<1571> vdd vss / CapUnit
XI21<1570> vdd vss / CapUnit
XI21<1569> vdd vss / CapUnit
XI21<1568> vdd vss / CapUnit
XI21<1567> vdd vss / CapUnit
XI21<1566> vdd vss / CapUnit
XI21<1565> vdd vss / CapUnit
XI21<1564> vdd vss / CapUnit
XI21<1563> vdd vss / CapUnit
XI21<1562> vdd vss / CapUnit
XI21<1561> vdd vss / CapUnit
XI21<1560> vdd vss / CapUnit
XI21<1559> vdd vss / CapUnit
XI21<1558> vdd vss / CapUnit
XI21<1557> vdd vss / CapUnit
XI21<1556> vdd vss / CapUnit
XI21<1555> vdd vss / CapUnit
XI21<1554> vdd vss / CapUnit
XI21<1553> vdd vss / CapUnit
XI21<1552> vdd vss / CapUnit
XI21<1551> vdd vss / CapUnit
XI21<1550> vdd vss / CapUnit
XI21<1549> vdd vss / CapUnit
XI21<1548> vdd vss / CapUnit
XI21<1547> vdd vss / CapUnit
XI21<1546> vdd vss / CapUnit
XI21<1545> vdd vss / CapUnit
XI21<1544> vdd vss / CapUnit
XI21<1543> vdd vss / CapUnit
XI21<1542> vdd vss / CapUnit
XI21<1541> vdd vss / CapUnit
XI21<1540> vdd vss / CapUnit
XI21<1539> vdd vss / CapUnit
XI21<1538> vdd vss / CapUnit
XI21<1537> vdd vss / CapUnit
XI21<1536> vdd vss / CapUnit
XI21<1535> vdd vss / CapUnit
XI21<1534> vdd vss / CapUnit
XI21<1533> vdd vss / CapUnit
XI21<1532> vdd vss / CapUnit
XI21<1531> vdd vss / CapUnit
XI21<1530> vdd vss / CapUnit
XI21<1529> vdd vss / CapUnit
XI21<1528> vdd vss / CapUnit
XI21<1527> vdd vss / CapUnit
XI21<1526> vdd vss / CapUnit
XI21<1525> vdd vss / CapUnit
XI21<1524> vdd vss / CapUnit
XI21<1523> vdd vss / CapUnit
XI21<1522> vdd vss / CapUnit
XI21<1521> vdd vss / CapUnit
XI21<1520> vdd vss / CapUnit
XI21<1519> vdd vss / CapUnit
XI21<1518> vdd vss / CapUnit
XI21<1517> vdd vss / CapUnit
XI21<1516> vdd vss / CapUnit
XI21<1515> vdd vss / CapUnit
XI21<1514> vdd vss / CapUnit
XI21<1513> vdd vss / CapUnit
XI21<1512> vdd vss / CapUnit
XI21<1511> vdd vss / CapUnit
XI21<1510> vdd vss / CapUnit
XI21<1509> vdd vss / CapUnit
XI21<1508> vdd vss / CapUnit
XI21<1507> vdd vss / CapUnit
XI21<1506> vdd vss / CapUnit
XI21<1505> vdd vss / CapUnit
XI21<1504> vdd vss / CapUnit
XI21<1503> vdd vss / CapUnit
XI21<1502> vdd vss / CapUnit
XI21<1501> vdd vss / CapUnit
XI21<1500> vdd vss / CapUnit
XI21<1499> vdd vss / CapUnit
XI21<1498> vdd vss / CapUnit
XI21<1497> vdd vss / CapUnit
XI21<1496> vdd vss / CapUnit
XI21<1495> vdd vss / CapUnit
XI21<1494> vdd vss / CapUnit
XI21<1493> vdd vss / CapUnit
XI21<1492> vdd vss / CapUnit
XI21<1491> vdd vss / CapUnit
XI21<1490> vdd vss / CapUnit
XI21<1489> vdd vss / CapUnit
XI21<1488> vdd vss / CapUnit
XI21<1487> vdd vss / CapUnit
XI21<1486> vdd vss / CapUnit
XI21<1485> vdd vss / CapUnit
XI21<1484> vdd vss / CapUnit
XI21<1483> vdd vss / CapUnit
XI21<1482> vdd vss / CapUnit
XI21<1481> vdd vss / CapUnit
XI21<1480> vdd vss / CapUnit
XI21<1479> vdd vss / CapUnit
XI21<1478> vdd vss / CapUnit
XI21<1477> vdd vss / CapUnit
XI21<1476> vdd vss / CapUnit
XI21<1475> vdd vss / CapUnit
XI21<1474> vdd vss / CapUnit
XI21<1473> vdd vss / CapUnit
XI21<1472> vdd vss / CapUnit
XI21<1471> vdd vss / CapUnit
XI21<1470> vdd vss / CapUnit
XI21<1469> vdd vss / CapUnit
XI21<1468> vdd vss / CapUnit
XI21<1467> vdd vss / CapUnit
XI21<1466> vdd vss / CapUnit
XI21<1465> vdd vss / CapUnit
XI21<1464> vdd vss / CapUnit
XI21<1463> vdd vss / CapUnit
XI21<1462> vdd vss / CapUnit
XI21<1461> vdd vss / CapUnit
XI21<1460> vdd vss / CapUnit
XI21<1459> vdd vss / CapUnit
XI21<1458> vdd vss / CapUnit
XI21<1457> vdd vss / CapUnit
XI21<1456> vdd vss / CapUnit
XI21<1455> vdd vss / CapUnit
XI21<1454> vdd vss / CapUnit
XI21<1453> vdd vss / CapUnit
XI21<1452> vdd vss / CapUnit
XI21<1451> vdd vss / CapUnit
XI21<1450> vdd vss / CapUnit
XI21<1449> vdd vss / CapUnit
XI21<1448> vdd vss / CapUnit
XI21<1447> vdd vss / CapUnit
XI21<1446> vdd vss / CapUnit
XI21<1445> vdd vss / CapUnit
XI21<1444> vdd vss / CapUnit
XI21<1443> vdd vss / CapUnit
XI21<1442> vdd vss / CapUnit
XI21<1441> vdd vss / CapUnit
XI21<1440> vdd vss / CapUnit
XI21<1439> vdd vss / CapUnit
XI21<1438> vdd vss / CapUnit
XI21<1437> vdd vss / CapUnit
XI21<1436> vdd vss / CapUnit
XI21<1435> vdd vss / CapUnit
XI21<1434> vdd vss / CapUnit
XI21<1433> vdd vss / CapUnit
XI21<1432> vdd vss / CapUnit
XI21<1431> vdd vss / CapUnit
XI21<1430> vdd vss / CapUnit
XI21<1429> vdd vss / CapUnit
XI21<1428> vdd vss / CapUnit
XI21<1427> vdd vss / CapUnit
XI21<1426> vdd vss / CapUnit
XI21<1425> vdd vss / CapUnit
XI21<1424> vdd vss / CapUnit
XI21<1423> vdd vss / CapUnit
XI21<1422> vdd vss / CapUnit
XI21<1421> vdd vss / CapUnit
XI21<1420> vdd vss / CapUnit
XI21<1419> vdd vss / CapUnit
XI21<1418> vdd vss / CapUnit
XI21<1417> vdd vss / CapUnit
XI21<1416> vdd vss / CapUnit
XI21<1415> vdd vss / CapUnit
XI21<1414> vdd vss / CapUnit
XI21<1413> vdd vss / CapUnit
XI21<1412> vdd vss / CapUnit
XI21<1411> vdd vss / CapUnit
XI21<1410> vdd vss / CapUnit
XI21<1409> vdd vss / CapUnit
XI21<1408> vdd vss / CapUnit
XI21<1407> vdd vss / CapUnit
XI21<1406> vdd vss / CapUnit
XI21<1405> vdd vss / CapUnit
XI21<1404> vdd vss / CapUnit
XI21<1403> vdd vss / CapUnit
XI21<1402> vdd vss / CapUnit
XI21<1401> vdd vss / CapUnit
XI21<1400> vdd vss / CapUnit
XI21<1399> vdd vss / CapUnit
XI21<1398> vdd vss / CapUnit
XI21<1397> vdd vss / CapUnit
XI21<1396> vdd vss / CapUnit
XI21<1395> vdd vss / CapUnit
XI21<1394> vdd vss / CapUnit
XI21<1393> vdd vss / CapUnit
XI21<1392> vdd vss / CapUnit
XI21<1391> vdd vss / CapUnit
XI21<1390> vdd vss / CapUnit
XI21<1389> vdd vss / CapUnit
XI21<1388> vdd vss / CapUnit
XI21<1387> vdd vss / CapUnit
XI21<1386> vdd vss / CapUnit
XI21<1385> vdd vss / CapUnit
XI21<1384> vdd vss / CapUnit
XI21<1383> vdd vss / CapUnit
XI21<1382> vdd vss / CapUnit
XI21<1381> vdd vss / CapUnit
XI21<1380> vdd vss / CapUnit
XI21<1379> vdd vss / CapUnit
XI21<1378> vdd vss / CapUnit
XI21<1377> vdd vss / CapUnit
XI21<1376> vdd vss / CapUnit
XI21<1375> vdd vss / CapUnit
XI21<1374> vdd vss / CapUnit
XI21<1373> vdd vss / CapUnit
XI21<1372> vdd vss / CapUnit
XI21<1371> vdd vss / CapUnit
XI21<1370> vdd vss / CapUnit
XI21<1369> vdd vss / CapUnit
XI21<1368> vdd vss / CapUnit
XI21<1367> vdd vss / CapUnit
XI21<1366> vdd vss / CapUnit
XI21<1365> vdd vss / CapUnit
XI21<1364> vdd vss / CapUnit
XI21<1363> vdd vss / CapUnit
XI21<1362> vdd vss / CapUnit
XI21<1361> vdd vss / CapUnit
XI21<1360> vdd vss / CapUnit
XI21<1359> vdd vss / CapUnit
XI21<1358> vdd vss / CapUnit
XI21<1357> vdd vss / CapUnit
XI21<1356> vdd vss / CapUnit
XI21<1355> vdd vss / CapUnit
XI21<1354> vdd vss / CapUnit
XI21<1353> vdd vss / CapUnit
XI21<1352> vdd vss / CapUnit
XI21<1351> vdd vss / CapUnit
XI21<1350> vdd vss / CapUnit
XI21<1349> vdd vss / CapUnit
XI21<1348> vdd vss / CapUnit
XI21<1347> vdd vss / CapUnit
XI21<1346> vdd vss / CapUnit
XI21<1345> vdd vss / CapUnit
XI21<1344> vdd vss / CapUnit
XI21<1343> vdd vss / CapUnit
XI21<1342> vdd vss / CapUnit
XI21<1341> vdd vss / CapUnit
XI21<1340> vdd vss / CapUnit
XI21<1339> vdd vss / CapUnit
XI21<1338> vdd vss / CapUnit
XI21<1337> vdd vss / CapUnit
XI21<1336> vdd vss / CapUnit
XI21<1335> vdd vss / CapUnit
XI21<1334> vdd vss / CapUnit
XI21<1333> vdd vss / CapUnit
XI21<1332> vdd vss / CapUnit
XI21<1331> vdd vss / CapUnit
XI21<1330> vdd vss / CapUnit
XI21<1329> vdd vss / CapUnit
XI21<1328> vdd vss / CapUnit
XI21<1327> vdd vss / CapUnit
XI21<1326> vdd vss / CapUnit
XI21<1325> vdd vss / CapUnit
XI21<1324> vdd vss / CapUnit
XI21<1323> vdd vss / CapUnit
XI21<1322> vdd vss / CapUnit
XI21<1321> vdd vss / CapUnit
XI21<1320> vdd vss / CapUnit
XI21<1319> vdd vss / CapUnit
XI21<1318> vdd vss / CapUnit
XI21<1317> vdd vss / CapUnit
XI21<1316> vdd vss / CapUnit
XI21<1315> vdd vss / CapUnit
XI21<1314> vdd vss / CapUnit
XI21<1313> vdd vss / CapUnit
XI21<1312> vdd vss / CapUnit
XI21<1311> vdd vss / CapUnit
XI21<1310> vdd vss / CapUnit
XI21<1309> vdd vss / CapUnit
XI21<1308> vdd vss / CapUnit
XI21<1307> vdd vss / CapUnit
XI21<1306> vdd vss / CapUnit
XI21<1305> vdd vss / CapUnit
XI21<1304> vdd vss / CapUnit
XI21<1303> vdd vss / CapUnit
XI21<1302> vdd vss / CapUnit
XI21<1301> vdd vss / CapUnit
XI21<1300> vdd vss / CapUnit
XI21<1299> vdd vss / CapUnit
XI21<1298> vdd vss / CapUnit
XI21<1297> vdd vss / CapUnit
XI21<1296> vdd vss / CapUnit
XI21<1295> vdd vss / CapUnit
XI21<1294> vdd vss / CapUnit
XI21<1293> vdd vss / CapUnit
XI21<1292> vdd vss / CapUnit
XI21<1291> vdd vss / CapUnit
XI21<1290> vdd vss / CapUnit
XI21<1289> vdd vss / CapUnit
XI21<1288> vdd vss / CapUnit
XI21<1287> vdd vss / CapUnit
XI21<1286> vdd vss / CapUnit
XI21<1285> vdd vss / CapUnit
XI21<1284> vdd vss / CapUnit
XI21<1283> vdd vss / CapUnit
XI21<1282> vdd vss / CapUnit
XI21<1281> vdd vss / CapUnit
XI21<1280> vdd vss / CapUnit
XI21<1279> vdd vss / CapUnit
XI21<1278> vdd vss / CapUnit
XI21<1277> vdd vss / CapUnit
XI21<1276> vdd vss / CapUnit
XI21<1275> vdd vss / CapUnit
XI21<1274> vdd vss / CapUnit
XI21<1273> vdd vss / CapUnit
XI21<1272> vdd vss / CapUnit
XI21<1271> vdd vss / CapUnit
XI21<1270> vdd vss / CapUnit
XI21<1269> vdd vss / CapUnit
XI21<1268> vdd vss / CapUnit
XI21<1267> vdd vss / CapUnit
XI21<1266> vdd vss / CapUnit
XI21<1265> vdd vss / CapUnit
XI21<1264> vdd vss / CapUnit
XI21<1263> vdd vss / CapUnit
XI21<1262> vdd vss / CapUnit
XI21<1261> vdd vss / CapUnit
XI21<1260> vdd vss / CapUnit
XI21<1259> vdd vss / CapUnit
XI21<1258> vdd vss / CapUnit
XI21<1257> vdd vss / CapUnit
XI21<1256> vdd vss / CapUnit
XI21<1255> vdd vss / CapUnit
XI21<1254> vdd vss / CapUnit
XI21<1253> vdd vss / CapUnit
XI21<1252> vdd vss / CapUnit
XI21<1251> vdd vss / CapUnit
XI21<1250> vdd vss / CapUnit
XI21<1249> vdd vss / CapUnit
XI21<1248> vdd vss / CapUnit
XI21<1247> vdd vss / CapUnit
XI21<1246> vdd vss / CapUnit
XI21<1245> vdd vss / CapUnit
XI21<1244> vdd vss / CapUnit
XI21<1243> vdd vss / CapUnit
XI21<1242> vdd vss / CapUnit
XI21<1241> vdd vss / CapUnit
XI21<1240> vdd vss / CapUnit
XI21<1239> vdd vss / CapUnit
XI21<1238> vdd vss / CapUnit
XI21<1237> vdd vss / CapUnit
XI21<1236> vdd vss / CapUnit
XI21<1235> vdd vss / CapUnit
XI21<1234> vdd vss / CapUnit
XI21<1233> vdd vss / CapUnit
XI21<1232> vdd vss / CapUnit
XI21<1231> vdd vss / CapUnit
XI21<1230> vdd vss / CapUnit
XI21<1229> vdd vss / CapUnit
XI21<1228> vdd vss / CapUnit
XI21<1227> vdd vss / CapUnit
XI21<1226> vdd vss / CapUnit
XI21<1225> vdd vss / CapUnit
XI21<1224> vdd vss / CapUnit
XI21<1223> vdd vss / CapUnit
XI21<1222> vdd vss / CapUnit
XI21<1221> vdd vss / CapUnit
XI21<1220> vdd vss / CapUnit
XI21<1219> vdd vss / CapUnit
XI21<1218> vdd vss / CapUnit
XI21<1217> vdd vss / CapUnit
XI21<1216> vdd vss / CapUnit
XI21<1215> vdd vss / CapUnit
XI21<1214> vdd vss / CapUnit
XI21<1213> vdd vss / CapUnit
XI21<1212> vdd vss / CapUnit
XI21<1211> vdd vss / CapUnit
XI21<1210> vdd vss / CapUnit
XI21<1209> vdd vss / CapUnit
XI21<1208> vdd vss / CapUnit
XI21<1207> vdd vss / CapUnit
XI21<1206> vdd vss / CapUnit
XI21<1205> vdd vss / CapUnit
XI21<1204> vdd vss / CapUnit
XI21<1203> vdd vss / CapUnit
XI21<1202> vdd vss / CapUnit
XI21<1201> vdd vss / CapUnit
XI21<1200> vdd vss / CapUnit
XI21<1199> vdd vss / CapUnit
XI21<1198> vdd vss / CapUnit
XI21<1197> vdd vss / CapUnit
XI21<1196> vdd vss / CapUnit
XI21<1195> vdd vss / CapUnit
XI21<1194> vdd vss / CapUnit
XI21<1193> vdd vss / CapUnit
XI21<1192> vdd vss / CapUnit
XI21<1191> vdd vss / CapUnit
XI21<1190> vdd vss / CapUnit
XI21<1189> vdd vss / CapUnit
XI21<1188> vdd vss / CapUnit
XI21<1187> vdd vss / CapUnit
XI21<1186> vdd vss / CapUnit
XI21<1185> vdd vss / CapUnit
XI21<1184> vdd vss / CapUnit
XI21<1183> vdd vss / CapUnit
XI21<1182> vdd vss / CapUnit
XI21<1181> vdd vss / CapUnit
XI21<1180> vdd vss / CapUnit
XI21<1179> vdd vss / CapUnit
XI21<1178> vdd vss / CapUnit
XI21<1177> vdd vss / CapUnit
XI21<1176> vdd vss / CapUnit
XI21<1175> vdd vss / CapUnit
XI21<1174> vdd vss / CapUnit
XI21<1173> vdd vss / CapUnit
XI21<1172> vdd vss / CapUnit
XI21<1171> vdd vss / CapUnit
XI21<1170> vdd vss / CapUnit
XI21<1169> vdd vss / CapUnit
XI21<1168> vdd vss / CapUnit
XI21<1167> vdd vss / CapUnit
XI21<1166> vdd vss / CapUnit
XI21<1165> vdd vss / CapUnit
XI21<1164> vdd vss / CapUnit
XI21<1163> vdd vss / CapUnit
XI21<1162> vdd vss / CapUnit
XI21<1161> vdd vss / CapUnit
XI21<1160> vdd vss / CapUnit
XI21<1159> vdd vss / CapUnit
XI21<1158> vdd vss / CapUnit
XI21<1157> vdd vss / CapUnit
XI21<1156> vdd vss / CapUnit
XI21<1155> vdd vss / CapUnit
XI21<1154> vdd vss / CapUnit
XI21<1153> vdd vss / CapUnit
XI21<1152> vdd vss / CapUnit
XI21<1151> vdd vss / CapUnit
XI21<1150> vdd vss / CapUnit
XI21<1149> vdd vss / CapUnit
XI21<1148> vdd vss / CapUnit
XI21<1147> vdd vss / CapUnit
XI21<1146> vdd vss / CapUnit
XI21<1145> vdd vss / CapUnit
XI21<1144> vdd vss / CapUnit
XI21<1143> vdd vss / CapUnit
XI21<1142> vdd vss / CapUnit
XI21<1141> vdd vss / CapUnit
XI21<1140> vdd vss / CapUnit
XI21<1139> vdd vss / CapUnit
XI21<1138> vdd vss / CapUnit
XI21<1137> vdd vss / CapUnit
XI21<1136> vdd vss / CapUnit
XI21<1135> vdd vss / CapUnit
XI21<1134> vdd vss / CapUnit
XI21<1133> vdd vss / CapUnit
XI21<1132> vdd vss / CapUnit
XI21<1131> vdd vss / CapUnit
XI21<1130> vdd vss / CapUnit
XI21<1129> vdd vss / CapUnit
XI21<1128> vdd vss / CapUnit
XI21<1127> vdd vss / CapUnit
XI21<1126> vdd vss / CapUnit
XI21<1125> vdd vss / CapUnit
XI21<1124> vdd vss / CapUnit
XI21<1123> vdd vss / CapUnit
XI21<1122> vdd vss / CapUnit
XI21<1121> vdd vss / CapUnit
XI21<1120> vdd vss / CapUnit
XI21<1119> vdd vss / CapUnit
XI21<1118> vdd vss / CapUnit
XI21<1117> vdd vss / CapUnit
XI21<1116> vdd vss / CapUnit
XI21<1115> vdd vss / CapUnit
XI21<1114> vdd vss / CapUnit
XI21<1113> vdd vss / CapUnit
XI21<1112> vdd vss / CapUnit
XI21<1111> vdd vss / CapUnit
XI21<1110> vdd vss / CapUnit
XI21<1109> vdd vss / CapUnit
XI21<1108> vdd vss / CapUnit
XI21<1107> vdd vss / CapUnit
XI21<1106> vdd vss / CapUnit
XI21<1105> vdd vss / CapUnit
XI21<1104> vdd vss / CapUnit
XI21<1103> vdd vss / CapUnit
XI21<1102> vdd vss / CapUnit
XI21<1101> vdd vss / CapUnit
XI21<1100> vdd vss / CapUnit
XI21<1099> vdd vss / CapUnit
XI21<1098> vdd vss / CapUnit
XI21<1097> vdd vss / CapUnit
XI21<1096> vdd vss / CapUnit
XI21<1095> vdd vss / CapUnit
XI21<1094> vdd vss / CapUnit
XI21<1093> vdd vss / CapUnit
XI21<1092> vdd vss / CapUnit
XI21<1091> vdd vss / CapUnit
XI21<1090> vdd vss / CapUnit
XI21<1089> vdd vss / CapUnit
XI21<1088> vdd vss / CapUnit
XI21<1087> vdd vss / CapUnit
XI21<1086> vdd vss / CapUnit
XI21<1085> vdd vss / CapUnit
XI21<1084> vdd vss / CapUnit
XI21<1083> vdd vss / CapUnit
XI21<1082> vdd vss / CapUnit
XI21<1081> vdd vss / CapUnit
XI21<1080> vdd vss / CapUnit
XI21<1079> vdd vss / CapUnit
XI21<1078> vdd vss / CapUnit
XI21<1077> vdd vss / CapUnit
XI21<1076> vdd vss / CapUnit
XI21<1075> vdd vss / CapUnit
XI21<1074> vdd vss / CapUnit
XI21<1073> vdd vss / CapUnit
XI21<1072> vdd vss / CapUnit
XI21<1071> vdd vss / CapUnit
XI21<1070> vdd vss / CapUnit
XI21<1069> vdd vss / CapUnit
XI21<1068> vdd vss / CapUnit
XI21<1067> vdd vss / CapUnit
XI21<1066> vdd vss / CapUnit
XI21<1065> vdd vss / CapUnit
XI21<1064> vdd vss / CapUnit
XI21<1063> vdd vss / CapUnit
XI21<1062> vdd vss / CapUnit
XI21<1061> vdd vss / CapUnit
XI21<1060> vdd vss / CapUnit
XI21<1059> vdd vss / CapUnit
XI21<1058> vdd vss / CapUnit
XI21<1057> vdd vss / CapUnit
XI21<1056> vdd vss / CapUnit
XI21<1055> vdd vss / CapUnit
XI21<1054> vdd vss / CapUnit
XI21<1053> vdd vss / CapUnit
XI21<1052> vdd vss / CapUnit
XI21<1051> vdd vss / CapUnit
XI21<1050> vdd vss / CapUnit
XI21<1049> vdd vss / CapUnit
XI21<1048> vdd vss / CapUnit
XI21<1047> vdd vss / CapUnit
XI21<1046> vdd vss / CapUnit
XI21<1045> vdd vss / CapUnit
XI21<1044> vdd vss / CapUnit
XI21<1043> vdd vss / CapUnit
XI21<1042> vdd vss / CapUnit
XI21<1041> vdd vss / CapUnit
XI21<1040> vdd vss / CapUnit
XI21<1039> vdd vss / CapUnit
XI21<1038> vdd vss / CapUnit
XI21<1037> vdd vss / CapUnit
XI21<1036> vdd vss / CapUnit
XI21<1035> vdd vss / CapUnit
XI21<1034> vdd vss / CapUnit
XI21<1033> vdd vss / CapUnit
XI21<1032> vdd vss / CapUnit
XI21<1031> vdd vss / CapUnit
XI21<1030> vdd vss / CapUnit
XI21<1029> vdd vss / CapUnit
XI21<1028> vdd vss / CapUnit
XI21<1027> vdd vss / CapUnit
XI21<1026> vdd vss / CapUnit
XI21<1025> vdd vss / CapUnit
XI21<1024> vdd vss / CapUnit
XI21<1023> vdd vss / CapUnit
XI21<1022> vdd vss / CapUnit
XI21<1021> vdd vss / CapUnit
XI21<1020> vdd vss / CapUnit
XI21<1019> vdd vss / CapUnit
XI21<1018> vdd vss / CapUnit
XI21<1017> vdd vss / CapUnit
XI21<1016> vdd vss / CapUnit
XI21<1015> vdd vss / CapUnit
XI21<1014> vdd vss / CapUnit
XI21<1013> vdd vss / CapUnit
XI21<1012> vdd vss / CapUnit
XI21<1011> vdd vss / CapUnit
XI21<1010> vdd vss / CapUnit
XI21<1009> vdd vss / CapUnit
XI21<1008> vdd vss / CapUnit
XI21<1007> vdd vss / CapUnit
XI21<1006> vdd vss / CapUnit
XI21<1005> vdd vss / CapUnit
XI21<1004> vdd vss / CapUnit
XI21<1003> vdd vss / CapUnit
XI21<1002> vdd vss / CapUnit
XI21<1001> vdd vss / CapUnit
XI21<1000> vdd vss / CapUnit
XI21<999> vdd vss / CapUnit
XI21<998> vdd vss / CapUnit
XI21<997> vdd vss / CapUnit
XI21<996> vdd vss / CapUnit
XI21<995> vdd vss / CapUnit
XI21<994> vdd vss / CapUnit
XI21<993> vdd vss / CapUnit
XI21<992> vdd vss / CapUnit
XI21<991> vdd vss / CapUnit
XI21<990> vdd vss / CapUnit
XI21<989> vdd vss / CapUnit
XI21<988> vdd vss / CapUnit
XI21<987> vdd vss / CapUnit
XI21<986> vdd vss / CapUnit
XI21<985> vdd vss / CapUnit
XI21<984> vdd vss / CapUnit
XI21<983> vdd vss / CapUnit
XI21<982> vdd vss / CapUnit
XI21<981> vdd vss / CapUnit
XI21<980> vdd vss / CapUnit
XI21<979> vdd vss / CapUnit
XI21<978> vdd vss / CapUnit
XI21<977> vdd vss / CapUnit
XI21<976> vdd vss / CapUnit
XI21<975> vdd vss / CapUnit
XI21<974> vdd vss / CapUnit
XI21<973> vdd vss / CapUnit
XI21<972> vdd vss / CapUnit
XI21<971> vdd vss / CapUnit
XI21<970> vdd vss / CapUnit
XI21<969> vdd vss / CapUnit
XI21<968> vdd vss / CapUnit
XI21<967> vdd vss / CapUnit
XI21<966> vdd vss / CapUnit
XI21<965> vdd vss / CapUnit
XI21<964> vdd vss / CapUnit
XI21<963> vdd vss / CapUnit
XI21<962> vdd vss / CapUnit
XI21<961> vdd vss / CapUnit
XI21<960> vdd vss / CapUnit
XI21<959> vdd vss / CapUnit
XI21<958> vdd vss / CapUnit
XI21<957> vdd vss / CapUnit
XI21<956> vdd vss / CapUnit
XI21<955> vdd vss / CapUnit
XI21<954> vdd vss / CapUnit
XI21<953> vdd vss / CapUnit
XI21<952> vdd vss / CapUnit
XI21<951> vdd vss / CapUnit
XI21<950> vdd vss / CapUnit
XI21<949> vdd vss / CapUnit
XI21<948> vdd vss / CapUnit
XI21<947> vdd vss / CapUnit
XI21<946> vdd vss / CapUnit
XI21<945> vdd vss / CapUnit
XI21<944> vdd vss / CapUnit
XI21<943> vdd vss / CapUnit
XI21<942> vdd vss / CapUnit
XI21<941> vdd vss / CapUnit
XI21<940> vdd vss / CapUnit
XI21<939> vdd vss / CapUnit
XI21<938> vdd vss / CapUnit
XI21<937> vdd vss / CapUnit
XI21<936> vdd vss / CapUnit
XI21<935> vdd vss / CapUnit
XI21<934> vdd vss / CapUnit
XI21<933> vdd vss / CapUnit
XI21<932> vdd vss / CapUnit
XI21<931> vdd vss / CapUnit
XI21<930> vdd vss / CapUnit
XI21<929> vdd vss / CapUnit
XI21<928> vdd vss / CapUnit
XI21<927> vdd vss / CapUnit
XI21<926> vdd vss / CapUnit
XI21<925> vdd vss / CapUnit
XI21<924> vdd vss / CapUnit
XI21<923> vdd vss / CapUnit
XI21<922> vdd vss / CapUnit
XI21<921> vdd vss / CapUnit
XI21<920> vdd vss / CapUnit
XI21<919> vdd vss / CapUnit
XI21<918> vdd vss / CapUnit
XI21<917> vdd vss / CapUnit
XI21<916> vdd vss / CapUnit
XI21<915> vdd vss / CapUnit
XI21<914> vdd vss / CapUnit
XI21<913> vdd vss / CapUnit
XI21<912> vdd vss / CapUnit
XI21<911> vdd vss / CapUnit
XI21<910> vdd vss / CapUnit
XI21<909> vdd vss / CapUnit
XI21<908> vdd vss / CapUnit
XI21<907> vdd vss / CapUnit
XI21<906> vdd vss / CapUnit
XI21<905> vdd vss / CapUnit
XI21<904> vdd vss / CapUnit
XI21<903> vdd vss / CapUnit
XI21<902> vdd vss / CapUnit
XI21<901> vdd vss / CapUnit
XI21<900> vdd vss / CapUnit
XI21<899> vdd vss / CapUnit
XI21<898> vdd vss / CapUnit
XI21<897> vdd vss / CapUnit
XI21<896> vdd vss / CapUnit
XI21<895> vdd vss / CapUnit
XI21<894> vdd vss / CapUnit
XI21<893> vdd vss / CapUnit
XI21<892> vdd vss / CapUnit
XI21<891> vdd vss / CapUnit
XI21<890> vdd vss / CapUnit
XI21<889> vdd vss / CapUnit
XI21<888> vdd vss / CapUnit
XI21<887> vdd vss / CapUnit
XI21<886> vdd vss / CapUnit
XI21<885> vdd vss / CapUnit
XI21<884> vdd vss / CapUnit
XI21<883> vdd vss / CapUnit
XI21<882> vdd vss / CapUnit
XI21<881> vdd vss / CapUnit
XI21<880> vdd vss / CapUnit
XI21<879> vdd vss / CapUnit
XI21<878> vdd vss / CapUnit
XI21<877> vdd vss / CapUnit
XI21<876> vdd vss / CapUnit
XI21<875> vdd vss / CapUnit
XI21<874> vdd vss / CapUnit
XI21<873> vdd vss / CapUnit
XI21<872> vdd vss / CapUnit
XI21<871> vdd vss / CapUnit
XI21<870> vdd vss / CapUnit
XI21<869> vdd vss / CapUnit
XI21<868> vdd vss / CapUnit
XI21<867> vdd vss / CapUnit
XI21<866> vdd vss / CapUnit
XI21<865> vdd vss / CapUnit
XI21<864> vdd vss / CapUnit
XI21<863> vdd vss / CapUnit
XI21<862> vdd vss / CapUnit
XI21<861> vdd vss / CapUnit
XI21<860> vdd vss / CapUnit
XI21<859> vdd vss / CapUnit
XI21<858> vdd vss / CapUnit
XI21<857> vdd vss / CapUnit
XI21<856> vdd vss / CapUnit
XI21<855> vdd vss / CapUnit
XI21<854> vdd vss / CapUnit
XI21<853> vdd vss / CapUnit
XI21<852> vdd vss / CapUnit
XI21<851> vdd vss / CapUnit
XI21<850> vdd vss / CapUnit
XI21<849> vdd vss / CapUnit
XI21<848> vdd vss / CapUnit
XI21<847> vdd vss / CapUnit
XI21<846> vdd vss / CapUnit
XI21<845> vdd vss / CapUnit
XI21<844> vdd vss / CapUnit
XI21<843> vdd vss / CapUnit
XI21<842> vdd vss / CapUnit
XI21<841> vdd vss / CapUnit
XI21<840> vdd vss / CapUnit
XI21<839> vdd vss / CapUnit
XI21<838> vdd vss / CapUnit
XI21<837> vdd vss / CapUnit
XI21<836> vdd vss / CapUnit
XI21<835> vdd vss / CapUnit
XI21<834> vdd vss / CapUnit
XI21<833> vdd vss / CapUnit
XI21<832> vdd vss / CapUnit
XI21<831> vdd vss / CapUnit
XI21<830> vdd vss / CapUnit
XI21<829> vdd vss / CapUnit
XI21<828> vdd vss / CapUnit
XI21<827> vdd vss / CapUnit
XI21<826> vdd vss / CapUnit
XI21<825> vdd vss / CapUnit
XI21<824> vdd vss / CapUnit
XI21<823> vdd vss / CapUnit
XI21<822> vdd vss / CapUnit
XI21<821> vdd vss / CapUnit
XI21<820> vdd vss / CapUnit
XI21<819> vdd vss / CapUnit
XI21<818> vdd vss / CapUnit
XI21<817> vdd vss / CapUnit
XI21<816> vdd vss / CapUnit
XI21<815> vdd vss / CapUnit
XI21<814> vdd vss / CapUnit
XI21<813> vdd vss / CapUnit
XI21<812> vdd vss / CapUnit
XI21<811> vdd vss / CapUnit
XI21<810> vdd vss / CapUnit
XI21<809> vdd vss / CapUnit
XI21<808> vdd vss / CapUnit
XI21<807> vdd vss / CapUnit
XI21<806> vdd vss / CapUnit
XI21<805> vdd vss / CapUnit
XI21<804> vdd vss / CapUnit
XI21<803> vdd vss / CapUnit
XI21<802> vdd vss / CapUnit
XI21<801> vdd vss / CapUnit
XI21<800> vdd vss / CapUnit
XI21<799> vdd vss / CapUnit
XI21<798> vdd vss / CapUnit
XI21<797> vdd vss / CapUnit
XI21<796> vdd vss / CapUnit
XI21<795> vdd vss / CapUnit
XI21<794> vdd vss / CapUnit
XI21<793> vdd vss / CapUnit
XI21<792> vdd vss / CapUnit
XI21<791> vdd vss / CapUnit
XI21<790> vdd vss / CapUnit
XI21<789> vdd vss / CapUnit
XI21<788> vdd vss / CapUnit
XI21<787> vdd vss / CapUnit
XI21<786> vdd vss / CapUnit
XI21<785> vdd vss / CapUnit
XI21<784> vdd vss / CapUnit
XI21<783> vdd vss / CapUnit
XI21<782> vdd vss / CapUnit
XI21<781> vdd vss / CapUnit
XI21<780> vdd vss / CapUnit
XI21<779> vdd vss / CapUnit
XI21<778> vdd vss / CapUnit
XI21<777> vdd vss / CapUnit
XI21<776> vdd vss / CapUnit
XI21<775> vdd vss / CapUnit
XI21<774> vdd vss / CapUnit
XI21<773> vdd vss / CapUnit
XI21<772> vdd vss / CapUnit
XI21<771> vdd vss / CapUnit
XI21<770> vdd vss / CapUnit
XI21<769> vdd vss / CapUnit
XI21<768> vdd vss / CapUnit
XI21<767> vdd vss / CapUnit
XI21<766> vdd vss / CapUnit
XI21<765> vdd vss / CapUnit
XI21<764> vdd vss / CapUnit
XI21<763> vdd vss / CapUnit
XI21<762> vdd vss / CapUnit
XI21<761> vdd vss / CapUnit
XI21<760> vdd vss / CapUnit
XI21<759> vdd vss / CapUnit
XI21<758> vdd vss / CapUnit
XI21<757> vdd vss / CapUnit
XI21<756> vdd vss / CapUnit
XI21<755> vdd vss / CapUnit
XI21<754> vdd vss / CapUnit
XI21<753> vdd vss / CapUnit
XI21<752> vdd vss / CapUnit
XI21<751> vdd vss / CapUnit
XI21<750> vdd vss / CapUnit
XI21<749> vdd vss / CapUnit
XI21<748> vdd vss / CapUnit
XI21<747> vdd vss / CapUnit
XI21<746> vdd vss / CapUnit
XI21<745> vdd vss / CapUnit
XI21<744> vdd vss / CapUnit
XI21<743> vdd vss / CapUnit
XI21<742> vdd vss / CapUnit
XI21<741> vdd vss / CapUnit
XI21<740> vdd vss / CapUnit
XI21<739> vdd vss / CapUnit
XI21<738> vdd vss / CapUnit
XI21<737> vdd vss / CapUnit
XI21<736> vdd vss / CapUnit
XI21<735> vdd vss / CapUnit
XI21<734> vdd vss / CapUnit
XI21<733> vdd vss / CapUnit
XI21<732> vdd vss / CapUnit
XI21<731> vdd vss / CapUnit
XI21<730> vdd vss / CapUnit
XI21<729> vdd vss / CapUnit
XI21<728> vdd vss / CapUnit
XI21<727> vdd vss / CapUnit
XI21<726> vdd vss / CapUnit
XI21<725> vdd vss / CapUnit
XI21<724> vdd vss / CapUnit
XI21<723> vdd vss / CapUnit
XI21<722> vdd vss / CapUnit
XI21<721> vdd vss / CapUnit
XI21<720> vdd vss / CapUnit
XI21<719> vdd vss / CapUnit
XI21<718> vdd vss / CapUnit
XI21<717> vdd vss / CapUnit
XI21<716> vdd vss / CapUnit
XI21<715> vdd vss / CapUnit
XI21<714> vdd vss / CapUnit
XI21<713> vdd vss / CapUnit
XI21<712> vdd vss / CapUnit
XI21<711> vdd vss / CapUnit
XI21<710> vdd vss / CapUnit
XI21<709> vdd vss / CapUnit
XI21<708> vdd vss / CapUnit
XI21<707> vdd vss / CapUnit
XI21<706> vdd vss / CapUnit
XI21<705> vdd vss / CapUnit
XI21<704> vdd vss / CapUnit
XI21<703> vdd vss / CapUnit
XI21<702> vdd vss / CapUnit
XI21<701> vdd vss / CapUnit
XI21<700> vdd vss / CapUnit
XI21<699> vdd vss / CapUnit
XI21<698> vdd vss / CapUnit
XI21<697> vdd vss / CapUnit
XI21<696> vdd vss / CapUnit
XI21<695> vdd vss / CapUnit
XI21<694> vdd vss / CapUnit
XI21<693> vdd vss / CapUnit
XI21<692> vdd vss / CapUnit
XI21<691> vdd vss / CapUnit
XI21<690> vdd vss / CapUnit
XI21<689> vdd vss / CapUnit
XI21<688> vdd vss / CapUnit
XI21<687> vdd vss / CapUnit
XI21<686> vdd vss / CapUnit
XI21<685> vdd vss / CapUnit
XI21<684> vdd vss / CapUnit
XI21<683> vdd vss / CapUnit
XI21<682> vdd vss / CapUnit
XI21<681> vdd vss / CapUnit
XI21<680> vdd vss / CapUnit
XI21<679> vdd vss / CapUnit
XI21<678> vdd vss / CapUnit
XI21<677> vdd vss / CapUnit
XI21<676> vdd vss / CapUnit
XI21<675> vdd vss / CapUnit
XI21<674> vdd vss / CapUnit
XI21<673> vdd vss / CapUnit
XI21<672> vdd vss / CapUnit
XI21<671> vdd vss / CapUnit
XI21<670> vdd vss / CapUnit
XI21<669> vdd vss / CapUnit
XI21<668> vdd vss / CapUnit
XI21<667> vdd vss / CapUnit
XI21<666> vdd vss / CapUnit
XI21<665> vdd vss / CapUnit
XI21<664> vdd vss / CapUnit
XI21<663> vdd vss / CapUnit
XI21<662> vdd vss / CapUnit
XI21<661> vdd vss / CapUnit
XI21<660> vdd vss / CapUnit
XI21<659> vdd vss / CapUnit
XI21<658> vdd vss / CapUnit
XI21<657> vdd vss / CapUnit
XI21<656> vdd vss / CapUnit
XI21<655> vdd vss / CapUnit
XI21<654> vdd vss / CapUnit
XI21<653> vdd vss / CapUnit
XI21<652> vdd vss / CapUnit
XI21<651> vdd vss / CapUnit
XI21<650> vdd vss / CapUnit
XI21<649> vdd vss / CapUnit
XI21<648> vdd vss / CapUnit
XI21<647> vdd vss / CapUnit
XI21<646> vdd vss / CapUnit
XI21<645> vdd vss / CapUnit
XI21<644> vdd vss / CapUnit
XI21<643> vdd vss / CapUnit
XI21<642> vdd vss / CapUnit
XI21<641> vdd vss / CapUnit
XI21<640> vdd vss / CapUnit
XI21<639> vdd vss / CapUnit
XI21<638> vdd vss / CapUnit
XI21<637> vdd vss / CapUnit
XI21<636> vdd vss / CapUnit
XI21<635> vdd vss / CapUnit
XI21<634> vdd vss / CapUnit
XI21<633> vdd vss / CapUnit
XI21<632> vdd vss / CapUnit
XI21<631> vdd vss / CapUnit
XI21<630> vdd vss / CapUnit
XI21<629> vdd vss / CapUnit
XI21<628> vdd vss / CapUnit
XI21<627> vdd vss / CapUnit
XI21<626> vdd vss / CapUnit
XI21<625> vdd vss / CapUnit
XI21<624> vdd vss / CapUnit
XI21<623> vdd vss / CapUnit
XI21<622> vdd vss / CapUnit
XI21<621> vdd vss / CapUnit
XI21<620> vdd vss / CapUnit
XI21<619> vdd vss / CapUnit
XI21<618> vdd vss / CapUnit
XI21<617> vdd vss / CapUnit
XI21<616> vdd vss / CapUnit
XI21<615> vdd vss / CapUnit
XI21<614> vdd vss / CapUnit
XI21<613> vdd vss / CapUnit
XI21<612> vdd vss / CapUnit
XI21<611> vdd vss / CapUnit
XI21<610> vdd vss / CapUnit
XI21<609> vdd vss / CapUnit
XI21<608> vdd vss / CapUnit
XI21<607> vdd vss / CapUnit
XI21<606> vdd vss / CapUnit
XI21<605> vdd vss / CapUnit
XI21<604> vdd vss / CapUnit
XI21<603> vdd vss / CapUnit
XI21<602> vdd vss / CapUnit
XI21<601> vdd vss / CapUnit
XI21<600> vdd vss / CapUnit
XI21<599> vdd vss / CapUnit
XI21<598> vdd vss / CapUnit
XI21<597> vdd vss / CapUnit
XI21<596> vdd vss / CapUnit
XI21<595> vdd vss / CapUnit
XI21<594> vdd vss / CapUnit
XI21<593> vdd vss / CapUnit
XI21<592> vdd vss / CapUnit
XI21<591> vdd vss / CapUnit
XI21<590> vdd vss / CapUnit
XI21<589> vdd vss / CapUnit
XI21<588> vdd vss / CapUnit
XI21<587> vdd vss / CapUnit
XI21<586> vdd vss / CapUnit
XI21<585> vdd vss / CapUnit
XI21<584> vdd vss / CapUnit
XI21<583> vdd vss / CapUnit
XI21<582> vdd vss / CapUnit
XI21<581> vdd vss / CapUnit
XI21<580> vdd vss / CapUnit
XI21<579> vdd vss / CapUnit
XI21<578> vdd vss / CapUnit
XI21<577> vdd vss / CapUnit
XI21<576> vdd vss / CapUnit
XI21<575> vdd vss / CapUnit
XI21<574> vdd vss / CapUnit
XI21<573> vdd vss / CapUnit
XI21<572> vdd vss / CapUnit
XI21<571> vdd vss / CapUnit
XI21<570> vdd vss / CapUnit
XI21<569> vdd vss / CapUnit
XI21<568> vdd vss / CapUnit
XI21<567> vdd vss / CapUnit
XI21<566> vdd vss / CapUnit
XI21<565> vdd vss / CapUnit
XI21<564> vdd vss / CapUnit
XI21<563> vdd vss / CapUnit
XI21<562> vdd vss / CapUnit
XI21<561> vdd vss / CapUnit
XI21<560> vdd vss / CapUnit
XI21<559> vdd vss / CapUnit
XI21<558> vdd vss / CapUnit
XI21<557> vdd vss / CapUnit
XI21<556> vdd vss / CapUnit
XI21<555> vdd vss / CapUnit
XI21<554> vdd vss / CapUnit
XI21<553> vdd vss / CapUnit
XI21<552> vdd vss / CapUnit
XI21<551> vdd vss / CapUnit
XI21<550> vdd vss / CapUnit
XI21<549> vdd vss / CapUnit
XI21<548> vdd vss / CapUnit
XI21<547> vdd vss / CapUnit
XI21<546> vdd vss / CapUnit
XI21<545> vdd vss / CapUnit
XI21<544> vdd vss / CapUnit
XI21<543> vdd vss / CapUnit
XI21<542> vdd vss / CapUnit
XI21<541> vdd vss / CapUnit
XI21<540> vdd vss / CapUnit
XI21<539> vdd vss / CapUnit
XI21<538> vdd vss / CapUnit
XI21<537> vdd vss / CapUnit
XI21<536> vdd vss / CapUnit
XI21<535> vdd vss / CapUnit
XI21<534> vdd vss / CapUnit
XI21<533> vdd vss / CapUnit
XI21<532> vdd vss / CapUnit
XI21<531> vdd vss / CapUnit
XI21<530> vdd vss / CapUnit
XI21<529> vdd vss / CapUnit
XI21<528> vdd vss / CapUnit
XI21<527> vdd vss / CapUnit
XI21<526> vdd vss / CapUnit
XI21<525> vdd vss / CapUnit
XI21<524> vdd vss / CapUnit
XI21<523> vdd vss / CapUnit
XI21<522> vdd vss / CapUnit
XI21<521> vdd vss / CapUnit
XI21<520> vdd vss / CapUnit
XI21<519> vdd vss / CapUnit
XI21<518> vdd vss / CapUnit
XI21<517> vdd vss / CapUnit
XI21<516> vdd vss / CapUnit
XI21<515> vdd vss / CapUnit
XI21<514> vdd vss / CapUnit
XI21<513> vdd vss / CapUnit
XI21<512> vdd vss / CapUnit
XI21<511> vdd vss / CapUnit
XI21<510> vdd vss / CapUnit
XI21<509> vdd vss / CapUnit
XI21<508> vdd vss / CapUnit
XI21<507> vdd vss / CapUnit
XI21<506> vdd vss / CapUnit
XI21<505> vdd vss / CapUnit
XI21<504> vdd vss / CapUnit
XI21<503> vdd vss / CapUnit
XI21<502> vdd vss / CapUnit
XI21<501> vdd vss / CapUnit
XI21<500> vdd vss / CapUnit
XI21<499> vdd vss / CapUnit
XI21<498> vdd vss / CapUnit
XI21<497> vdd vss / CapUnit
XI21<496> vdd vss / CapUnit
XI21<495> vdd vss / CapUnit
XI21<494> vdd vss / CapUnit
XI21<493> vdd vss / CapUnit
XI21<492> vdd vss / CapUnit
XI21<491> vdd vss / CapUnit
XI21<490> vdd vss / CapUnit
XI21<489> vdd vss / CapUnit
XI21<488> vdd vss / CapUnit
XI21<487> vdd vss / CapUnit
XI21<486> vdd vss / CapUnit
XI21<485> vdd vss / CapUnit
XI21<484> vdd vss / CapUnit
XI21<483> vdd vss / CapUnit
XI21<482> vdd vss / CapUnit
XI21<481> vdd vss / CapUnit
XI21<480> vdd vss / CapUnit
XI21<479> vdd vss / CapUnit
XI21<478> vdd vss / CapUnit
XI21<477> vdd vss / CapUnit
XI21<476> vdd vss / CapUnit
XI21<475> vdd vss / CapUnit
XI21<474> vdd vss / CapUnit
XI21<473> vdd vss / CapUnit
XI21<472> vdd vss / CapUnit
XI21<471> vdd vss / CapUnit
XI21<470> vdd vss / CapUnit
XI21<469> vdd vss / CapUnit
XI21<468> vdd vss / CapUnit
XI21<467> vdd vss / CapUnit
XI21<466> vdd vss / CapUnit
XI21<465> vdd vss / CapUnit
XI21<464> vdd vss / CapUnit
XI21<463> vdd vss / CapUnit
XI21<462> vdd vss / CapUnit
XI21<461> vdd vss / CapUnit
XI21<460> vdd vss / CapUnit
XI21<459> vdd vss / CapUnit
XI21<458> vdd vss / CapUnit
XI21<457> vdd vss / CapUnit
XI21<456> vdd vss / CapUnit
XI21<455> vdd vss / CapUnit
XI21<454> vdd vss / CapUnit
XI21<453> vdd vss / CapUnit
XI21<452> vdd vss / CapUnit
XI21<451> vdd vss / CapUnit
XI21<450> vdd vss / CapUnit
XI21<449> vdd vss / CapUnit
XI21<448> vdd vss / CapUnit
XI21<447> vdd vss / CapUnit
XI21<446> vdd vss / CapUnit
XI21<445> vdd vss / CapUnit
XI21<444> vdd vss / CapUnit
XI21<443> vdd vss / CapUnit
XI21<442> vdd vss / CapUnit
XI21<441> vdd vss / CapUnit
XI21<440> vdd vss / CapUnit
XI21<439> vdd vss / CapUnit
XI21<438> vdd vss / CapUnit
XI21<437> vdd vss / CapUnit
XI21<436> vdd vss / CapUnit
XI21<435> vdd vss / CapUnit
XI21<434> vdd vss / CapUnit
XI21<433> vdd vss / CapUnit
XI21<432> vdd vss / CapUnit
XI21<431> vdd vss / CapUnit
XI21<430> vdd vss / CapUnit
XI21<429> vdd vss / CapUnit
XI21<428> vdd vss / CapUnit
XI21<427> vdd vss / CapUnit
XI21<426> vdd vss / CapUnit
XI21<425> vdd vss / CapUnit
XI21<424> vdd vss / CapUnit
XI21<423> vdd vss / CapUnit
XI21<422> vdd vss / CapUnit
XI21<421> vdd vss / CapUnit
XI21<420> vdd vss / CapUnit
XI21<419> vdd vss / CapUnit
XI21<418> vdd vss / CapUnit
XI21<417> vdd vss / CapUnit
XI21<416> vdd vss / CapUnit
XI21<415> vdd vss / CapUnit
XI21<414> vdd vss / CapUnit
XI21<413> vdd vss / CapUnit
XI21<412> vdd vss / CapUnit
XI21<411> vdd vss / CapUnit
XI21<410> vdd vss / CapUnit
XI21<409> vdd vss / CapUnit
XI21<408> vdd vss / CapUnit
XI21<407> vdd vss / CapUnit
XI21<406> vdd vss / CapUnit
XI21<405> vdd vss / CapUnit
XI21<404> vdd vss / CapUnit
XI21<403> vdd vss / CapUnit
XI21<402> vdd vss / CapUnit
XI21<401> vdd vss / CapUnit
XI21<400> vdd vss / CapUnit
XI21<399> vdd vss / CapUnit
XI21<398> vdd vss / CapUnit
XI21<397> vdd vss / CapUnit
XI21<396> vdd vss / CapUnit
XI21<395> vdd vss / CapUnit
XI21<394> vdd vss / CapUnit
XI21<393> vdd vss / CapUnit
XI21<392> vdd vss / CapUnit
XI21<391> vdd vss / CapUnit
XI21<390> vdd vss / CapUnit
XI21<389> vdd vss / CapUnit
XI21<388> vdd vss / CapUnit
XI21<387> vdd vss / CapUnit
XI21<386> vdd vss / CapUnit
XI21<385> vdd vss / CapUnit
XI21<384> vdd vss / CapUnit
XI21<383> vdd vss / CapUnit
XI21<382> vdd vss / CapUnit
XI21<381> vdd vss / CapUnit
XI21<380> vdd vss / CapUnit
XI21<379> vdd vss / CapUnit
XI21<378> vdd vss / CapUnit
XI21<377> vdd vss / CapUnit
XI21<376> vdd vss / CapUnit
XI21<375> vdd vss / CapUnit
XI21<374> vdd vss / CapUnit
XI21<373> vdd vss / CapUnit
XI21<372> vdd vss / CapUnit
XI21<371> vdd vss / CapUnit
XI21<370> vdd vss / CapUnit
XI21<369> vdd vss / CapUnit
XI21<368> vdd vss / CapUnit
XI21<367> vdd vss / CapUnit
XI21<366> vdd vss / CapUnit
XI21<365> vdd vss / CapUnit
XI21<364> vdd vss / CapUnit
XI21<363> vdd vss / CapUnit
XI21<362> vdd vss / CapUnit
XI21<361> vdd vss / CapUnit
XI21<360> vdd vss / CapUnit
XI21<359> vdd vss / CapUnit
XI21<358> vdd vss / CapUnit
XI21<357> vdd vss / CapUnit
XI21<356> vdd vss / CapUnit
XI21<355> vdd vss / CapUnit
XI21<354> vdd vss / CapUnit
XI21<353> vdd vss / CapUnit
XI21<352> vdd vss / CapUnit
XI21<351> vdd vss / CapUnit
XI21<350> vdd vss / CapUnit
XI21<349> vdd vss / CapUnit
XI21<348> vdd vss / CapUnit
XI21<347> vdd vss / CapUnit
XI21<346> vdd vss / CapUnit
XI21<345> vdd vss / CapUnit
XI21<344> vdd vss / CapUnit
XI21<343> vdd vss / CapUnit
XI21<342> vdd vss / CapUnit
XI21<341> vdd vss / CapUnit
XI21<340> vdd vss / CapUnit
XI21<339> vdd vss / CapUnit
XI21<338> vdd vss / CapUnit
XI21<337> vdd vss / CapUnit
XI21<336> vdd vss / CapUnit
XI21<335> vdd vss / CapUnit
XI21<334> vdd vss / CapUnit
XI21<333> vdd vss / CapUnit
XI21<332> vdd vss / CapUnit
XI21<331> vdd vss / CapUnit
XI21<330> vdd vss / CapUnit
XI21<329> vdd vss / CapUnit
XI21<328> vdd vss / CapUnit
XI21<327> vdd vss / CapUnit
XI21<326> vdd vss / CapUnit
XI21<325> vdd vss / CapUnit
XI21<324> vdd vss / CapUnit
XI21<323> vdd vss / CapUnit
XI21<322> vdd vss / CapUnit
XI21<321> vdd vss / CapUnit
XI21<320> vdd vss / CapUnit
XI21<319> vdd vss / CapUnit
XI21<318> vdd vss / CapUnit
XI21<317> vdd vss / CapUnit
XI21<316> vdd vss / CapUnit
XI21<315> vdd vss / CapUnit
XI21<314> vdd vss / CapUnit
XI21<313> vdd vss / CapUnit
XI21<312> vdd vss / CapUnit
XI21<311> vdd vss / CapUnit
XI21<310> vdd vss / CapUnit
XI21<309> vdd vss / CapUnit
XI21<308> vdd vss / CapUnit
XI21<307> vdd vss / CapUnit
XI21<306> vdd vss / CapUnit
XI21<305> vdd vss / CapUnit
XI21<304> vdd vss / CapUnit
XI21<303> vdd vss / CapUnit
XI21<302> vdd vss / CapUnit
XI21<301> vdd vss / CapUnit
XI21<300> vdd vss / CapUnit
XI21<299> vdd vss / CapUnit
XI21<298> vdd vss / CapUnit
XI21<297> vdd vss / CapUnit
XI21<296> vdd vss / CapUnit
XI21<295> vdd vss / CapUnit
XI21<294> vdd vss / CapUnit
XI21<293> vdd vss / CapUnit
XI21<292> vdd vss / CapUnit
XI21<291> vdd vss / CapUnit
XI21<290> vdd vss / CapUnit
XI21<289> vdd vss / CapUnit
XI21<288> vdd vss / CapUnit
XI21<287> vdd vss / CapUnit
XI21<286> vdd vss / CapUnit
XI21<285> vdd vss / CapUnit
XI21<284> vdd vss / CapUnit
XI21<283> vdd vss / CapUnit
XI21<282> vdd vss / CapUnit
XI21<281> vdd vss / CapUnit
XI21<280> vdd vss / CapUnit
XI21<279> vdd vss / CapUnit
XI21<278> vdd vss / CapUnit
XI21<277> vdd vss / CapUnit
XI21<276> vdd vss / CapUnit
XI21<275> vdd vss / CapUnit
XI21<274> vdd vss / CapUnit
XI21<273> vdd vss / CapUnit
XI21<272> vdd vss / CapUnit
XI21<271> vdd vss / CapUnit
XI21<270> vdd vss / CapUnit
XI21<269> vdd vss / CapUnit
XI21<268> vdd vss / CapUnit
XI21<267> vdd vss / CapUnit
XI21<266> vdd vss / CapUnit
XI21<265> vdd vss / CapUnit
XI21<264> vdd vss / CapUnit
XI21<263> vdd vss / CapUnit
XI21<262> vdd vss / CapUnit
XI21<261> vdd vss / CapUnit
XI21<260> vdd vss / CapUnit
XI21<259> vdd vss / CapUnit
XI21<258> vdd vss / CapUnit
XI21<257> vdd vss / CapUnit
XI21<256> vdd vss / CapUnit
XI21<255> vdd vss / CapUnit
XI21<254> vdd vss / CapUnit
XI21<253> vdd vss / CapUnit
XI21<252> vdd vss / CapUnit
XI21<251> vdd vss / CapUnit
XI21<250> vdd vss / CapUnit
XI21<249> vdd vss / CapUnit
XI21<248> vdd vss / CapUnit
XI21<247> vdd vss / CapUnit
XI21<246> vdd vss / CapUnit
XI21<245> vdd vss / CapUnit
XI21<244> vdd vss / CapUnit
XI21<243> vdd vss / CapUnit
XI21<242> vdd vss / CapUnit
XI21<241> vdd vss / CapUnit
XI21<240> vdd vss / CapUnit
XI21<239> vdd vss / CapUnit
XI21<238> vdd vss / CapUnit
XI21<237> vdd vss / CapUnit
XI21<236> vdd vss / CapUnit
XI21<235> vdd vss / CapUnit
XI21<234> vdd vss / CapUnit
XI21<233> vdd vss / CapUnit
XI21<232> vdd vss / CapUnit
XI21<231> vdd vss / CapUnit
XI21<230> vdd vss / CapUnit
XI21<229> vdd vss / CapUnit
XI21<228> vdd vss / CapUnit
XI21<227> vdd vss / CapUnit
XI21<226> vdd vss / CapUnit
XI21<225> vdd vss / CapUnit
XI21<224> vdd vss / CapUnit
XI21<223> vdd vss / CapUnit
XI21<222> vdd vss / CapUnit
XI21<221> vdd vss / CapUnit
XI21<220> vdd vss / CapUnit
XI21<219> vdd vss / CapUnit
XI21<218> vdd vss / CapUnit
XI21<217> vdd vss / CapUnit
XI21<216> vdd vss / CapUnit
XI21<215> vdd vss / CapUnit
XI21<214> vdd vss / CapUnit
XI21<213> vdd vss / CapUnit
XI21<212> vdd vss / CapUnit
XI21<211> vdd vss / CapUnit
XI21<210> vdd vss / CapUnit
XI21<209> vdd vss / CapUnit
XI21<208> vdd vss / CapUnit
XI21<207> vdd vss / CapUnit
XI21<206> vdd vss / CapUnit
XI21<205> vdd vss / CapUnit
XI21<204> vdd vss / CapUnit
XI21<203> vdd vss / CapUnit
XI21<202> vdd vss / CapUnit
XI21<201> vdd vss / CapUnit
XI21<200> vdd vss / CapUnit
XI21<199> vdd vss / CapUnit
XI21<198> vdd vss / CapUnit
XI21<197> vdd vss / CapUnit
XI21<196> vdd vss / CapUnit
XI21<195> vdd vss / CapUnit
XI21<194> vdd vss / CapUnit
XI21<193> vdd vss / CapUnit
XI21<192> vdd vss / CapUnit
XI21<191> vdd vss / CapUnit
XI21<190> vdd vss / CapUnit
XI21<189> vdd vss / CapUnit
XI21<188> vdd vss / CapUnit
XI21<187> vdd vss / CapUnit
XI21<186> vdd vss / CapUnit
XI21<185> vdd vss / CapUnit
XI21<184> vdd vss / CapUnit
XI21<183> vdd vss / CapUnit
XI21<182> vdd vss / CapUnit
XI21<181> vdd vss / CapUnit
XI21<180> vdd vss / CapUnit
XI21<179> vdd vss / CapUnit
XI21<178> vdd vss / CapUnit
XI21<177> vdd vss / CapUnit
XI21<176> vdd vss / CapUnit
XI21<175> vdd vss / CapUnit
XI21<174> vdd vss / CapUnit
XI21<173> vdd vss / CapUnit
XI21<172> vdd vss / CapUnit
XI21<171> vdd vss / CapUnit
XI21<170> vdd vss / CapUnit
XI21<169> vdd vss / CapUnit
XI21<168> vdd vss / CapUnit
XI21<167> vdd vss / CapUnit
XI21<166> vdd vss / CapUnit
XI21<165> vdd vss / CapUnit
XI21<164> vdd vss / CapUnit
XI21<163> vdd vss / CapUnit
XI21<162> vdd vss / CapUnit
XI21<161> vdd vss / CapUnit
XI21<160> vdd vss / CapUnit
XI21<159> vdd vss / CapUnit
XI21<158> vdd vss / CapUnit
XI21<157> vdd vss / CapUnit
XI21<156> vdd vss / CapUnit
XI21<155> vdd vss / CapUnit
XI21<154> vdd vss / CapUnit
XI21<153> vdd vss / CapUnit
XI21<152> vdd vss / CapUnit
XI21<151> vdd vss / CapUnit
XI21<150> vdd vss / CapUnit
XI21<149> vdd vss / CapUnit
XI21<148> vdd vss / CapUnit
XI21<147> vdd vss / CapUnit
XI21<146> vdd vss / CapUnit
XI21<145> vdd vss / CapUnit
XI21<144> vdd vss / CapUnit
XI21<143> vdd vss / CapUnit
XI21<142> vdd vss / CapUnit
XI21<141> vdd vss / CapUnit
XI21<140> vdd vss / CapUnit
XI21<139> vdd vss / CapUnit
XI21<138> vdd vss / CapUnit
XI21<137> vdd vss / CapUnit
XI21<136> vdd vss / CapUnit
XI21<135> vdd vss / CapUnit
XI21<134> vdd vss / CapUnit
XI21<133> vdd vss / CapUnit
XI21<132> vdd vss / CapUnit
XI21<131> vdd vss / CapUnit
XI21<130> vdd vss / CapUnit
XI21<129> vdd vss / CapUnit
XI21<128> vdd vss / CapUnit
XI21<127> vdd vss / CapUnit
XI21<126> vdd vss / CapUnit
XI21<125> vdd vss / CapUnit
XI21<124> vdd vss / CapUnit
XI21<123> vdd vss / CapUnit
XI21<122> vdd vss / CapUnit
XI21<121> vdd vss / CapUnit
XI21<120> vdd vss / CapUnit
XI21<119> vdd vss / CapUnit
XI21<118> vdd vss / CapUnit
XI21<117> vdd vss / CapUnit
XI21<116> vdd vss / CapUnit
XI21<115> vdd vss / CapUnit
XI21<114> vdd vss / CapUnit
XI21<113> vdd vss / CapUnit
XI21<112> vdd vss / CapUnit
XI21<111> vdd vss / CapUnit
XI21<110> vdd vss / CapUnit
XI21<109> vdd vss / CapUnit
XI21<108> vdd vss / CapUnit
XI21<107> vdd vss / CapUnit
XI21<106> vdd vss / CapUnit
XI21<105> vdd vss / CapUnit
XI21<104> vdd vss / CapUnit
XI21<103> vdd vss / CapUnit
XI21<102> vdd vss / CapUnit
XI21<101> vdd vss / CapUnit
XI21<100> vdd vss / CapUnit
XI21<99> vdd vss / CapUnit
XI21<98> vdd vss / CapUnit
XI21<97> vdd vss / CapUnit
XI21<96> vdd vss / CapUnit
XI21<95> vdd vss / CapUnit
XI21<94> vdd vss / CapUnit
XI21<93> vdd vss / CapUnit
XI21<92> vdd vss / CapUnit
XI21<91> vdd vss / CapUnit
XI21<90> vdd vss / CapUnit
XI21<89> vdd vss / CapUnit
XI21<88> vdd vss / CapUnit
XI21<87> vdd vss / CapUnit
XI21<86> vdd vss / CapUnit
XI21<85> vdd vss / CapUnit
XI21<84> vdd vss / CapUnit
XI21<83> vdd vss / CapUnit
XI21<82> vdd vss / CapUnit
XI21<81> vdd vss / CapUnit
XI21<80> vdd vss / CapUnit
XI21<79> vdd vss / CapUnit
XI21<78> vdd vss / CapUnit
XI21<77> vdd vss / CapUnit
XI21<76> vdd vss / CapUnit
XI21<75> vdd vss / CapUnit
XI21<74> vdd vss / CapUnit
XI21<73> vdd vss / CapUnit
XI21<72> vdd vss / CapUnit
XI21<71> vdd vss / CapUnit
XI21<70> vdd vss / CapUnit
XI21<69> vdd vss / CapUnit
XI21<68> vdd vss / CapUnit
XI21<67> vdd vss / CapUnit
XI21<66> vdd vss / CapUnit
XI21<65> vdd vss / CapUnit
XI21<64> vdd vss / CapUnit
XI21<63> vdd vss / CapUnit
XI21<62> vdd vss / CapUnit
XI21<61> vdd vss / CapUnit
XI21<60> vdd vss / CapUnit
XI21<59> vdd vss / CapUnit
XI21<58> vdd vss / CapUnit
XI21<57> vdd vss / CapUnit
XI21<56> vdd vss / CapUnit
XI21<55> vdd vss / CapUnit
XI21<54> vdd vss / CapUnit
XI21<53> vdd vss / CapUnit
XI21<52> vdd vss / CapUnit
XI21<51> vdd vss / CapUnit
XI21<50> vdd vss / CapUnit
XI21<49> vdd vss / CapUnit
XI21<48> vdd vss / CapUnit
XI21<47> vdd vss / CapUnit
XI21<46> vdd vss / CapUnit
XI21<45> vdd vss / CapUnit
XI21<44> vdd vss / CapUnit
XI21<43> vdd vss / CapUnit
XI21<42> vdd vss / CapUnit
XI21<41> vdd vss / CapUnit
XI21<40> vdd vss / CapUnit
XI21<39> vdd vss / CapUnit
XI21<38> vdd vss / CapUnit
XI21<37> vdd vss / CapUnit
XI21<36> vdd vss / CapUnit
XI21<35> vdd vss / CapUnit
XI21<34> vdd vss / CapUnit
XI21<33> vdd vss / CapUnit
XI21<32> vdd vss / CapUnit
XI21<31> vdd vss / CapUnit
XI21<30> vdd vss / CapUnit
XI21<29> vdd vss / CapUnit
XI21<28> vdd vss / CapUnit
XI21<27> vdd vss / CapUnit
XI21<26> vdd vss / CapUnit
XI21<25> vdd vss / CapUnit
XI21<24> vdd vss / CapUnit
XI21<23> vdd vss / CapUnit
XI21<22> vdd vss / CapUnit
XI21<21> vdd vss / CapUnit
XI21<20> vdd vss / CapUnit
XI21<19> vdd vss / CapUnit
XI21<18> vdd vss / CapUnit
XI21<17> vdd vss / CapUnit
XI21<16> vdd vss / CapUnit
XI21<15> vdd vss / CapUnit
XI21<14> vdd vss / CapUnit
XI21<13> vdd vss / CapUnit
XI21<12> vdd vss / CapUnit
XI21<11> vdd vss / CapUnit
XI21<10> vdd vss / CapUnit
XI21<9> vdd vss / CapUnit
XI21<8> vdd vss / CapUnit
XI21<7> vdd vss / CapUnit
XI21<6> vdd vss / CapUnit
XI21<5> vdd vss / CapUnit
XI21<4> vdd vss / CapUnit
XI21<3> vdd vss / CapUnit
XI21<2> vdd vss / CapUnit
XI21<1> vdd vss / CapUnit
XI22 CalCntA<2> CalCntA<1> CalCntA<0> CalCounterAMon<2> CalCounterAMon<1> 
+ CalCounterAMon<0> CalCntB<2> CalCntB<1> CalCntB<0> CalCounterBMon<2> 
+ CalCounterBMon<1> CalCounterBMon<0> CalRaw<62> CalRaw<61> CalRaw<60> 
+ CalRaw<59> CalRaw<58> CalRaw<57> CalRaw<56> CalRaw<55> CalRaw<54> CalRaw<53> 
+ CalRaw<52> CalRaw<51> CalRaw<50> CalRaw<49> CalRaw<48> CalRaw<47> CalRaw<46> 
+ CalRaw<45> CalRaw<44> CalRaw<43> CalRaw<42> CalRaw<41> CalRaw<40> CalRaw<39> 
+ CalRaw<38> CalRaw<37> CalRaw<36> CalRaw<35> CalRaw<34> CalRaw<33> CalRaw<32> 
+ CalRaw<31> CalRaw<30> CalRaw<29> CalRaw<28> CalRaw<27> CalRaw<26> CalRaw<25> 
+ CalRaw<24> CalRaw<23> CalRaw<22> CalRaw<21> CalRaw<20> CalRaw<19> CalRaw<18> 
+ CalRaw<17> CalRaw<16> CalRaw<15> CalRaw<14> CalRaw<13> CalRaw<12> CalRaw<11> 
+ CalRaw<10> CalRaw<9> CalRaw<8> CalRaw<7> CalRaw<6> CalRaw<5> CalRaw<4> 
+ CalRaw<3> CalRaw<2> CalRaw<1> CalRaw<0> CalRawDataMon<62> CalRawDataMon<61> 
+ CalRawDataMon<60> CalRawDataMon<59> CalRawDataMon<58> CalRawDataMon<57> 
+ CalRawDataMon<56> CalRawDataMon<55> CalRawDataMon<54> CalRawDataMon<53> 
+ CalRawDataMon<52> CalRawDataMon<51> CalRawDataMon<50> CalRawDataMon<49> 
+ CalRawDataMon<48> CalRawDataMon<47> CalRawDataMon<46> CalRawDataMon<45> 
+ CalRawDataMon<44> CalRawDataMon<43> CalRawDataMon<42> CalRawDataMon<41> 
+ CalRawDataMon<40> CalRawDataMon<39> CalRawDataMon<38> CalRawDataMon<37> 
+ CalRawDataMon<36> CalRawDataMon<35> CalRawDataMon<34> CalRawDataMon<33> 
+ CalRawDataMon<32> CalRawDataMon<31> CalRawDataMon<30> CalRawDataMon<29> 
+ CalRawDataMon<28> CalRawDataMon<27> CalRawDataMon<26> CalRawDataMon<25> 
+ CalRawDataMon<24> CalRawDataMon<23> CalRawDataMon<22> CalRawDataMon<21> 
+ CalRawDataMon<20> CalRawDataMon<19> CalRawDataMon<18> CalRawDataMon<17> 
+ CalRawDataMon<16> CalRawDataMon<15> CalRawDataMon<14> CalRawDataMon<13> 
+ CalRawDataMon<12> CalRawDataMon<11> CalRawDataMon<10> CalRawDataMon<9> 
+ CalRawDataMon<8> CalRawDataMon<7> CalRawDataMon<6> CalRawDataMon<5> 
+ CalRawDataMon<4> CalRawDataMon<3> CalRawDataMon<2> CalRawDataMon<1> 
+ CalRawDataMon<0> Cal_codeReg<9> Cal_codeReg<8> Cal_codeReg<7> Cal_codeReg<6> 
+ Cal_codeReg<5> Cal_codeReg<4> Cal_codeReg<3> Cal_codeReg<2> Cal_codeReg<1> 
+ Cal_codeReg<0> CalerrorFlagReg EncdataWrtClk RawdataWrtClk ResetFlag 
+ TOACntA<2> TOACntA<1> TOACntA<0> TOACounterAMon<2> TOACounterAMon<1> 
+ TOACounterAMon<0> TOACntB<2> TOACntB<1> TOACntB<0> TOACounterBMon<2> 
+ TOACounterBMon<1> TOACounterBMon<0> TOARaw<62> TOARaw<61> TOARaw<60> 
+ TOARaw<59> TOARaw<58> TOARaw<57> TOARaw<56> TOARaw<55> TOARaw<54> TOARaw<53> 
+ TOARaw<52> TOARaw<51> TOARaw<50> TOARaw<49> TOARaw<48> TOARaw<47> TOARaw<46> 
+ TOARaw<45> TOARaw<44> TOARaw<43> TOARaw<42> TOARaw<41> TOARaw<40> TOARaw<39> 
+ TOARaw<38> TOARaw<37> TOARaw<36> TOARaw<35> TOARaw<34> TOARaw<33> TOARaw<32> 
+ TOARaw<31> TOARaw<30> TOARaw<29> TOARaw<28> TOARaw<27> TOARaw<26> TOARaw<25> 
+ TOARaw<24> TOARaw<23> TOARaw<22> TOARaw<21> TOARaw<20> TOARaw<19> TOARaw<18> 
+ TOARaw<17> TOARaw<16> TOARaw<15> TOARaw<14> TOARaw<13> TOARaw<12> TOARaw<11> 
+ TOARaw<10> TOARaw<9> TOARaw<8> TOARaw<7> TOARaw<6> TOARaw<5> TOARaw<4> 
+ TOARaw<3> TOARaw<2> TOARaw<1> TOARaw<0> TOARawDataMon<62> TOARawDataMon<61> 
+ TOARawDataMon<60> TOARawDataMon<59> TOARawDataMon<58> TOARawDataMon<57> 
+ TOARawDataMon<56> TOARawDataMon<55> TOARawDataMon<54> TOARawDataMon<53> 
+ TOARawDataMon<52> TOARawDataMon<51> TOARawDataMon<50> TOARawDataMon<49> 
+ TOARawDataMon<48> TOARawDataMon<47> TOARawDataMon<46> TOARawDataMon<45> 
+ TOARawDataMon<44> TOARawDataMon<43> TOARawDataMon<42> TOARawDataMon<41> 
+ TOARawDataMon<40> TOARawDataMon<39> TOARawDataMon<38> TOARawDataMon<37> 
+ TOARawDataMon<36> TOARawDataMon<35> TOARawDataMon<34> TOARawDataMon<33> 
+ TOARawDataMon<32> TOARawDataMon<31> TOARawDataMon<30> TOARawDataMon<29> 
+ TOARawDataMon<28> TOARawDataMon<27> TOARawDataMon<26> TOARawDataMon<25> 
+ TOARawDataMon<24> TOARawDataMon<23> TOARawDataMon<22> TOARawDataMon<21> 
+ TOARawDataMon<20> TOARawDataMon<19> TOARawDataMon<18> TOARawDataMon<17> 
+ TOARawDataMon<16> TOARawDataMon<15> TOARawDataMon<14> TOARawDataMon<13> 
+ TOARawDataMon<12> TOARawDataMon<11> TOARawDataMon<10> TOARawDataMon<9> 
+ TOARawDataMon<8> TOARawDataMon<7> TOARawDataMon<6> TOARawDataMon<5> 
+ TOARawDataMon<4> TOARawDataMon<3> TOARawDataMon<2> TOARawDataMon<1> 
+ TOARawDataMon<0> TOA_codeReg<9> TOA_codeReg<8> TOA_codeReg<7> TOA_codeReg<6> 
+ TOA_codeReg<5> TOA_codeReg<4> TOA_codeReg<3> TOA_codeReg<2> TOA_codeReg<1> 
+ TOA_codeReg<0> TOAerrorFlagReg TOTCntA<2> TOTCntA<1> TOTCntA<0> 
+ TOTCounterAMon<2> TOTCounterAMon<1> TOTCounterAMon<0> TOTCntB<2> TOTCntB<1> 
+ TOTCntB<0> TOTCounterBMon<2> TOTCounterBMon<1> TOTCounterBMon<0> TOTRaw<31> 
+ TOTRaw<30> TOTRaw<29> TOTRaw<28> TOTRaw<27> TOTRaw<26> TOTRaw<25> TOTRaw<24> 
+ TOTRaw<23> TOTRaw<22> TOTRaw<21> TOTRaw<20> TOTRaw<19> TOTRaw<18> TOTRaw<17> 
+ TOTRaw<16> TOTRaw<15> TOTRaw<14> TOTRaw<13> TOTRaw<12> TOTRaw<11> TOTRaw<10> 
+ TOTRaw<9> TOTRaw<8> TOTRaw<7> TOTRaw<6> TOTRaw<5> TOTRaw<4> TOTRaw<3> 
+ TOTRaw<2> TOTRaw<1> TOTRaw<0> TOTRawDataMon<31> TOTRawDataMon<30> 
+ TOTRawDataMon<29> TOTRawDataMon<28> TOTRawDataMon<27> TOTRawDataMon<26> 
+ TOTRawDataMon<25> TOTRawDataMon<24> TOTRawDataMon<23> TOTRawDataMon<22> 
+ TOTRawDataMon<21> TOTRawDataMon<20> TOTRawDataMon<19> TOTRawDataMon<18> 
+ TOTRawDataMon<17> TOTRawDataMon<16> TOTRawDataMon<15> TOTRawDataMon<14> 
+ TOTRawDataMon<13> TOTRawDataMon<12> TOTRawDataMon<11> TOTRawDataMon<10> 
+ TOTRawDataMon<9> TOTRawDataMon<8> TOTRawDataMon<7> TOTRawDataMon<6> 
+ TOTRawDataMon<5> TOTRawDataMon<4> TOTRawDataMon<3> TOTRawDataMon<2> 
+ TOTRawDataMon<1> TOTRawDataMon<0> TOT_codeReg<8> TOT_codeReg<7> 
+ TOT_codeReg<6> TOT_codeReg<5> TOT_codeReg<4> TOT_codeReg<3> TOT_codeReg<2> 
+ TOT_codeReg<1> TOT_codeReg<0> TOTerrorFlagReg vdd vss enableMon hitFlag 
+ level<2> level<1> level<0> offset<6> offset<5> offset<4> offset<3> offset<2> 
+ offset<1> offset<0> selRawCode timeStampMode / TDC_Encoder
.ENDS

