Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar 31 11:21:57 2025
| Host         : 451-cmp-davidc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led_test_timing_summary_routed.rpt -pb led_test_timing_summary_routed.pb -rpx led_test_timing_summary_routed.rpx -warn_on_violation
| Design       : led_test
| Device       : 7s50-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.282        0.000                      0                   40        0.276        0.000                      0                   40        9.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            15.282        0.000                      0                   40        0.276        0.000                      0                   40        9.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.282ns  (required time - arrival time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 2.057ns (43.843%)  route 2.635ns (56.157%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 24.873 - 20.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.168    sys_clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.518     5.686 r  timer_reg[13]/Q
                         net (fo=36, routed)          1.540     7.226    timer_reg_n_0_[13]
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.882 r  timer_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.882    timer_reg[16]_i_2_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.996 r  timer_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.996    timer_reg[20]_i_2_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  timer_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.110    timer_reg[24]_i_2_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  timer_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.224    timer_reg[28]_i_2_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.463 r  timer_reg[31]_i_3/O[2]
                         net (fo=1, routed)           1.095     9.558    data0[31]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.302     9.860 r  timer[31]_i_1/O
                         net (fo=1, routed)           0.000     9.860    timer[31]
    SLICE_X5Y40          FDCE                                         r  timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P15                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.515    24.873    sys_clk_IBUF_BUFG
    SLICE_X5Y40          FDCE                                         r  timer_reg[31]/C
                         clock pessimism              0.272    25.145    
                         clock uncertainty           -0.035    25.110    
    SLICE_X5Y40          FDCE (Setup_fdce_C_D)        0.032    25.142    timer_reg[31]
  -------------------------------------------------------------------
                         required time                         25.142    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                 15.282    

Slack (MET) :             15.630ns  (required time - arrival time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.343ns  (logic 2.153ns (49.577%)  route 2.190ns (50.423%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 24.873 - 20.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.168    sys_clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.518     5.686 r  timer_reg[13]/Q
                         net (fo=36, routed)          1.540     7.226    timer_reg_n_0_[13]
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.882 r  timer_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.882    timer_reg[16]_i_2_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.996 r  timer_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.996    timer_reg[20]_i_2_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  timer_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.110    timer_reg[24]_i_2_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  timer_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.224    timer_reg[28]_i_2_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.558 r  timer_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.650     9.208    data0[30]
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.303     9.511 r  timer[30]_i_1/O
                         net (fo=1, routed)           0.000     9.511    timer[30]
    SLICE_X5Y39          FDCE                                         r  timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P15                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.515    24.873    sys_clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  timer_reg[30]/C
                         clock pessimism              0.272    25.145    
                         clock uncertainty           -0.035    25.110    
    SLICE_X5Y39          FDCE (Setup_fdce_C_D)        0.031    25.141    timer_reg[30]
  -------------------------------------------------------------------
                         required time                         25.141    
                         arrival time                          -9.511    
  -------------------------------------------------------------------
                         slack                                 15.630    

Slack (MET) :             15.630ns  (required time - arrival time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 2.037ns (46.910%)  route 2.305ns (53.090%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 24.873 - 20.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.168    sys_clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.518     5.686 r  timer_reg[13]/Q
                         net (fo=36, routed)          1.540     7.226    timer_reg_n_0_[13]
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.882 r  timer_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.882    timer_reg[16]_i_2_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.996 r  timer_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.996    timer_reg[20]_i_2_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  timer_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.110    timer_reg[24]_i_2_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.224 r  timer_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.224    timer_reg[28]_i_2_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.446 r  timer_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.765     9.211    data0[29]
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.299     9.510 r  timer[29]_i_1/O
                         net (fo=1, routed)           0.000     9.510    timer[29]
    SLICE_X5Y39          FDCE                                         r  timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P15                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.515    24.873    sys_clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  timer_reg[29]/C
                         clock pessimism              0.272    25.145    
                         clock uncertainty           -0.035    25.110    
    SLICE_X5Y39          FDCE (Setup_fdce_C_D)        0.031    25.141    timer_reg[29]
  -------------------------------------------------------------------
                         required time                         25.141    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                 15.630    

Slack (MET) :             15.716ns  (required time - arrival time)
  Source:                 timer_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 0.890ns (20.923%)  route 3.364ns (79.077%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 24.870 - 20.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.168    sys_clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.518     5.686 f  timer_reg[15]/Q
                         net (fo=3, routed)           0.774     6.460    timer_reg_n_0_[15]
    SLICE_X5Y37          LUT5 (Prop_lut5_I1_O)        0.124     6.584 r  timer[31]_i_8/O
                         net (fo=3, routed)           0.826     7.410    timer[31]_i_8_n_0
    SLICE_X2Y37          LUT5 (Prop_lut5_I4_O)        0.124     7.534 r  timer[31]_i_4/O
                         net (fo=32, routed)          1.763     9.298    timer[31]_i_4_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I3_O)        0.124     9.422 r  timer[5]_i_1/O
                         net (fo=1, routed)           0.000     9.422    timer[5]
    SLICE_X5Y36          FDCE                                         r  timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P15                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.512    24.870    sys_clk_IBUF_BUFG
    SLICE_X5Y36          FDCE                                         r  timer_reg[5]/C
                         clock pessimism              0.272    25.142    
                         clock uncertainty           -0.035    25.107    
    SLICE_X5Y36          FDCE (Setup_fdce_C_D)        0.031    25.138    timer_reg[5]
  -------------------------------------------------------------------
                         required time                         25.138    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                 15.716    

Slack (MET) :             15.717ns  (required time - arrival time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 2.021ns (47.486%)  route 2.235ns (52.514%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 24.873 - 20.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.168    sys_clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.518     5.686 r  timer_reg[13]/Q
                         net (fo=36, routed)          1.540     7.226    timer_reg_n_0_[13]
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.882 r  timer_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.882    timer_reg[16]_i_2_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.996 r  timer_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.996    timer_reg[20]_i_2_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  timer_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.110    timer_reg[24]_i_2_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.423 r  timer_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.695     9.118    data0[28]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.306     9.424 r  timer[28]_i_1/O
                         net (fo=1, routed)           0.000     9.424    timer[28]
    SLICE_X5Y40          FDCE                                         r  timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P15                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.515    24.873    sys_clk_IBUF_BUFG
    SLICE_X5Y40          FDCE                                         r  timer_reg[28]/C
                         clock pessimism              0.272    25.145    
                         clock uncertainty           -0.035    25.110    
    SLICE_X5Y40          FDCE (Setup_fdce_C_D)        0.031    25.141    timer_reg[28]
  -------------------------------------------------------------------
                         required time                         25.141    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                 15.717    

Slack (MET) :             15.719ns  (required time - arrival time)
  Source:                 timer_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.249ns  (logic 0.890ns (20.948%)  route 3.359ns (79.052%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 24.870 - 20.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.168    sys_clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.518     5.686 f  timer_reg[15]/Q
                         net (fo=3, routed)           0.774     6.460    timer_reg_n_0_[15]
    SLICE_X5Y37          LUT5 (Prop_lut5_I1_O)        0.124     6.584 r  timer[31]_i_8/O
                         net (fo=3, routed)           0.826     7.410    timer[31]_i_8_n_0
    SLICE_X2Y37          LUT5 (Prop_lut5_I4_O)        0.124     7.534 r  timer[31]_i_4/O
                         net (fo=32, routed)          1.758     9.293    timer[31]_i_4_n_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I3_O)        0.124     9.417 r  timer[10]_i_1/O
                         net (fo=1, routed)           0.000     9.417    timer[10]
    SLICE_X5Y36          FDCE                                         r  timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P15                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.512    24.870    sys_clk_IBUF_BUFG
    SLICE_X5Y36          FDCE                                         r  timer_reg[10]/C
                         clock pessimism              0.272    25.142    
                         clock uncertainty           -0.035    25.107    
    SLICE_X5Y36          FDCE (Setup_fdce_C_D)        0.029    25.136    timer_reg[10]
  -------------------------------------------------------------------
                         required time                         25.136    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                 15.719    

Slack (MET) :             15.850ns  (required time - arrival time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 1.943ns (47.154%)  route 2.178ns (52.846%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 24.873 - 20.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.168    sys_clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.518     5.686 r  timer_reg[13]/Q
                         net (fo=36, routed)          1.540     7.226    timer_reg_n_0_[13]
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.882 r  timer_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.882    timer_reg[16]_i_2_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.996 r  timer_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.996    timer_reg[20]_i_2_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  timer_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.110    timer_reg[24]_i_2_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.349 r  timer_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.638     8.987    data0[27]
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.302     9.289 r  timer[27]_i_1/O
                         net (fo=1, routed)           0.000     9.289    timer[27]
    SLICE_X5Y39          FDCE                                         r  timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P15                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.515    24.873    sys_clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  timer_reg[27]/C
                         clock pessimism              0.272    25.145    
                         clock uncertainty           -0.035    25.110    
    SLICE_X5Y39          FDCE (Setup_fdce_C_D)        0.029    25.139    timer_reg[27]
  -------------------------------------------------------------------
                         required time                         25.139    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                 15.850    

Slack (MET) :             15.871ns  (required time - arrival time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 1.809ns (43.614%)  route 2.339ns (56.386%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 24.873 - 20.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.168    sys_clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.518     5.686 r  timer_reg[13]/Q
                         net (fo=36, routed)          1.540     7.226    timer_reg_n_0_[13]
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.882 r  timer_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.882    timer_reg[16]_i_2_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.996 r  timer_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.996    timer_reg[20]_i_2_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.218 r  timer_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.799     9.017    data0[21]
    SLICE_X6Y39          LUT6 (Prop_lut6_I0_O)        0.299     9.316 r  timer[21]_i_1/O
                         net (fo=1, routed)           0.000     9.316    timer[21]
    SLICE_X6Y39          FDCE                                         r  timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P15                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.515    24.873    sys_clk_IBUF_BUFG
    SLICE_X6Y39          FDCE                                         r  timer_reg[21]/C
                         clock pessimism              0.272    25.145    
                         clock uncertainty           -0.035    25.110    
    SLICE_X6Y39          FDCE (Setup_fdce_C_D)        0.077    25.187    timer_reg[21]
  -------------------------------------------------------------------
                         required time                         25.187    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                 15.871    

Slack (MET) :             15.882ns  (required time - arrival time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.923ns (47.033%)  route 2.166ns (52.967%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 24.873 - 20.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.168    sys_clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.518     5.686 r  timer_reg[13]/Q
                         net (fo=36, routed)          1.540     7.226    timer_reg_n_0_[13]
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.882 r  timer_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.882    timer_reg[16]_i_2_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.996 r  timer_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.996    timer_reg[20]_i_2_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.110 r  timer_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.110    timer_reg[24]_i_2_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.332 r  timer_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.626     8.958    data0[25]
    SLICE_X5Y40          LUT6 (Prop_lut6_I0_O)        0.299     9.257 r  timer[25]_i_1/O
                         net (fo=1, routed)           0.000     9.257    timer[25]
    SLICE_X5Y40          FDCE                                         r  timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P15                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.515    24.873    sys_clk_IBUF_BUFG
    SLICE_X5Y40          FDCE                                         r  timer_reg[25]/C
                         clock pessimism              0.272    25.145    
                         clock uncertainty           -0.035    25.110    
    SLICE_X5Y40          FDCE (Setup_fdce_C_D)        0.029    25.139    timer_reg[25]
  -------------------------------------------------------------------
                         required time                         25.139    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                 15.882    

Slack (MET) :             15.898ns  (required time - arrival time)
  Source:                 timer_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.118ns  (logic 0.890ns (21.615%)  route 3.228ns (78.385%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 24.870 - 20.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.168    sys_clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.518     5.686 f  timer_reg[15]/Q
                         net (fo=3, routed)           0.774     6.460    timer_reg_n_0_[15]
    SLICE_X5Y37          LUT5 (Prop_lut5_I1_O)        0.124     6.584 r  timer[31]_i_8/O
                         net (fo=3, routed)           0.826     7.410    timer[31]_i_8_n_0
    SLICE_X2Y37          LUT5 (Prop_lut5_I4_O)        0.124     7.534 r  timer[31]_i_4/O
                         net (fo=32, routed)          1.627     9.162    timer[31]_i_4_n_0
    SLICE_X6Y35          LUT6 (Prop_lut6_I3_O)        0.124     9.286 r  timer[7]_i_1/O
                         net (fo=1, routed)           0.000     9.286    timer[7]
    SLICE_X6Y35          FDCE                                         r  timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    P15                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.512    24.870    sys_clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  timer_reg[7]/C
                         clock pessimism              0.272    25.142    
                         clock uncertainty           -0.035    25.107    
    SLICE_X6Y35          FDCE (Setup_fdce_C_D)        0.077    25.184    timer_reg[7]
  -------------------------------------------------------------------
                         required time                         25.184    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                 15.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.488    sys_clk_IBUF_BUFG
    SLICE_X3Y36          FDCE                                         r  timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141     1.629 f  timer_reg[0]/Q
                         net (fo=4, routed)           0.181     1.809    timer_reg_n_0_[0]
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.045     1.854 r  timer[0]_i_1/O
                         net (fo=1, routed)           0.000     1.854    timer[0]
    SLICE_X3Y36          FDCE                                         r  timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     2.003    sys_clk_IBUF_BUFG
    SLICE_X3Y36          FDCE                                         r  timer_reg[0]/C
                         clock pessimism             -0.515     1.488    
    SLICE_X3Y36          FDCE (Hold_fdce_C_D)         0.091     1.579    timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.177%)  route 0.225ns (51.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.590     1.487    sys_clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.164     1.651 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.225     1.876    timer_reg_n_0_[13]
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.045     1.921 r  timer[20]_i_1/O
                         net (fo=1, routed)           0.000     1.921    timer[20]
    SLICE_X6Y38          FDCE                                         r  timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     2.004    sys_clk_IBUF_BUFG
    SLICE_X6Y38          FDCE                                         r  timer_reg[20]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X6Y38          FDCE (Hold_fdce_C_D)         0.121     1.625    timer_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.401%)  route 0.223ns (51.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.590     1.487    sys_clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.164     1.651 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.223     1.874    timer_reg_n_0_[13]
    SLICE_X6Y37          LUT6 (Prop_lut6_I1_O)        0.045     1.919 r  timer[15]_i_1/O
                         net (fo=1, routed)           0.000     1.919    timer[15]
    SLICE_X6Y37          FDCE                                         r  timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.860     2.002    sys_clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  timer_reg[15]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X6Y37          FDCE (Hold_fdce_C_D)         0.121     1.608    timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.401%)  route 0.223ns (51.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.590     1.487    sys_clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.164     1.651 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.223     1.874    timer_reg_n_0_[13]
    SLICE_X6Y37          LUT6 (Prop_lut6_I1_O)        0.045     1.919 r  timer[13]_i_1/O
                         net (fo=1, routed)           0.000     1.919    timer[13]
    SLICE_X6Y37          FDCE                                         r  timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.860     2.002    sys_clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  timer_reg[13]/C
                         clock pessimism             -0.515     1.487    
    SLICE_X6Y37          FDCE (Hold_fdce_C_D)         0.120     1.607    timer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.618%)  route 0.212ns (50.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.589     1.486    sys_clk_IBUF_BUFG
    SLICE_X6Y36          FDCE                                         r  timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDCE (Prop_fdce_C_Q)         0.164     1.650 r  timer_reg[12]/Q
                         net (fo=36, routed)          0.212     1.862    timer_reg_n_0_[12]
    SLICE_X5Y36          LUT6 (Prop_lut6_I2_O)        0.045     1.907 r  timer[8]_i_1/O
                         net (fo=1, routed)           0.000     1.907    timer[8]
    SLICE_X5Y36          FDCE                                         r  timer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.001    sys_clk_IBUF_BUFG
    SLICE_X5Y36          FDCE                                         r  timer_reg[8]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X5Y36          FDCE (Hold_fdce_C_D)         0.092     1.593    timer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.209ns (44.207%)  route 0.264ns (55.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.590     1.487    sys_clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.164     1.651 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.264     1.915    timer_reg_n_0_[13]
    SLICE_X6Y36          LUT6 (Prop_lut6_I1_O)        0.045     1.960 r  timer[12]_i_1/O
                         net (fo=1, routed)           0.000     1.960    timer[12]
    SLICE_X6Y36          FDCE                                         r  timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.001    sys_clk_IBUF_BUFG
    SLICE_X6Y36          FDCE                                         r  timer_reg[12]/C
                         clock pessimism             -0.500     1.501    
    SLICE_X6Y36          FDCE (Hold_fdce_C_D)         0.121     1.622    timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.209ns (41.708%)  route 0.292ns (58.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.590     1.487    sys_clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.164     1.651 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.292     1.943    timer_reg_n_0_[13]
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.045     1.988 r  timer[22]_i_1/O
                         net (fo=1, routed)           0.000     1.988    timer[22]
    SLICE_X6Y39          FDCE                                         r  timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     2.004    sys_clk_IBUF_BUFG
    SLICE_X6Y39          FDCE                                         r  timer_reg[22]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X6Y39          FDCE (Hold_fdce_C_D)         0.121     1.625    timer_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.209ns (41.320%)  route 0.297ns (58.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.590     1.487    sys_clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.164     1.651 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.297     1.948    timer_reg_n_0_[13]
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.045     1.993 r  timer[17]_i_1/O
                         net (fo=1, routed)           0.000     1.993    timer[17]
    SLICE_X6Y38          FDCE                                         r  timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     2.004    sys_clk_IBUF_BUFG
    SLICE_X6Y38          FDCE                                         r  timer_reg[17]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X6Y38          FDCE (Hold_fdce_C_D)         0.120     1.624    timer_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 timer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.209ns (39.627%)  route 0.318ns (60.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.589     1.486    sys_clk_IBUF_BUFG
    SLICE_X6Y36          FDCE                                         r  timer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDCE (Prop_fdce_C_Q)         0.164     1.650 r  timer_reg[12]/Q
                         net (fo=36, routed)          0.318     1.968    timer_reg_n_0_[12]
    SLICE_X6Y37          LUT6 (Prop_lut6_I2_O)        0.045     2.013 r  timer[16]_i_1/O
                         net (fo=1, routed)           0.000     2.013    timer[16]
    SLICE_X6Y37          FDCE                                         r  timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.860     2.002    sys_clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  timer_reg[16]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X6Y37          FDCE (Hold_fdce_C_D)         0.121     1.623    timer_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 timer_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.415%)  route 0.308ns (59.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.590     1.487    sys_clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  timer_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_fdce_C_Q)         0.164     1.651 r  timer_reg[13]/Q
                         net (fo=36, routed)          0.308     1.959    timer_reg_n_0_[13]
    SLICE_X5Y39          LUT6 (Prop_lut6_I1_O)        0.045     2.004 r  timer[27]_i_1/O
                         net (fo=1, routed)           0.000     2.004    timer[27]
    SLICE_X5Y39          FDCE                                         r  timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     2.004    sys_clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  timer_reg[27]/C
                         clock pessimism             -0.500     1.504    
    SLICE_X5Y39          FDCE (Hold_fdce_C_D)         0.091     1.595    timer_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.409    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y37    led_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y37    led_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y37    led_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X1Y37    led_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X3Y36    timer_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X5Y36    timer_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X6Y36    timer_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X6Y36    timer_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X6Y37    timer_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y37    led_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y37    led_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y37    led_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y37    led_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y37    led_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y37    led_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y37    led_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y37    led_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y36    timer_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y36    timer_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y37    led_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y37    led_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y37    led_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y37    led_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y37    led_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y37    led_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y37    led_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y37    led_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y36    timer_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y36    timer_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.051ns  (logic 4.122ns (58.451%)  route 2.930ns (41.549%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.634     5.171    sys_clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.419     5.590 r  led_reg[1]/Q
                         net (fo=1, routed)           2.930     8.520    led_OBUF[1]
    V19                  OBUF (Prop_obuf_I_O)         3.703    12.222 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.222    led[1]
    V19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.024ns  (logic 3.949ns (56.225%)  route 3.075ns (43.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.634     5.171    sys_clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.456     5.627 r  led_reg[0]/Q
                         net (fo=1, routed)           3.075     8.702    led_OBUF[0]
    T16                  OBUF (Prop_obuf_I_O)         3.493    12.195 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.195    led[0]
    T16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.914ns  (logic 4.138ns (59.856%)  route 2.776ns (40.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.634     5.171    sys_clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.419     5.590 r  led_reg[3]/Q
                         net (fo=1, routed)           2.776     8.366    led_OBUF[3]
    AB20                 OBUF (Prop_obuf_I_O)         3.719    12.085 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.085    led[3]
    AB20                                                              r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.750ns  (logic 3.982ns (59.003%)  route 2.767ns (40.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.441    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.537 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.634     5.171    sys_clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.456     5.627 r  led_reg[2]/Q
                         net (fo=1, routed)           2.767     8.394    led_OBUF[2]
    V18                  OBUF (Prop_obuf_I_O)         3.526    11.921 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.921    led[2]
    V18                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 1.368ns (62.641%)  route 0.816ns (37.359%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.489    sys_clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.141     1.630 r  led_reg[2]/Q
                         net (fo=1, routed)           0.816     2.446    led_OBUF[2]
    V18                  OBUF (Prop_obuf_I_O)         1.227     3.673 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.673    led[2]
    V18                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.257ns  (logic 1.335ns (59.166%)  route 0.922ns (40.834%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.489    sys_clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.141     1.630 r  led_reg[0]/Q
                         net (fo=1, routed)           0.922     2.551    led_OBUF[0]
    T16                  OBUF (Prop_obuf_I_O)         1.194     3.746 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.746    led[0]
    T16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.429ns (63.302%)  route 0.829ns (36.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.489    sys_clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.128     1.617 r  led_reg[3]/Q
                         net (fo=1, routed)           0.829     2.445    led_OBUF[3]
    AB20                 OBUF (Prop_obuf_I_O)         1.301     3.747 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.747    led[3]
    AB20                                                              r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.411ns (61.400%)  route 0.887ns (38.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.871    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.897 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.489    sys_clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.128     1.617 r  led_reg[1]/Q
                         net (fo=1, routed)           0.887     2.504    led_OBUF[1]
    V19                  OBUF (Prop_obuf_I_O)         1.283     3.786 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.786    led[1]
    V19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.821ns  (logic 1.053ns (21.834%)  route 3.768ns (78.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M16                  IBUF (Prop_ibuf_I_O)         0.929     0.929 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.417     2.345    rst_n_IBUF
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.124     2.469 f  timer[31]_i_2/O
                         net (fo=36, routed)          2.351     4.821    timer[31]_i_2_n_0
    SLICE_X6Y38          FDCE                                         f  timer_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.514     4.872    sys_clk_IBUF_BUFG
    SLICE_X6Y38          FDCE                                         r  timer_reg[17]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.821ns  (logic 1.053ns (21.834%)  route 3.768ns (78.166%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M16                  IBUF (Prop_ibuf_I_O)         0.929     0.929 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.417     2.345    rst_n_IBUF
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.124     2.469 f  timer[31]_i_2/O
                         net (fo=36, routed)          2.351     4.821    timer[31]_i_2_n_0
    SLICE_X6Y38          FDCE                                         f  timer_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.514     4.872    sys_clk_IBUF_BUFG
    SLICE_X6Y38          FDCE                                         r  timer_reg[20]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.680ns  (logic 1.053ns (22.491%)  route 3.627ns (77.509%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M16                  IBUF (Prop_ibuf_I_O)         0.929     0.929 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.417     2.345    rst_n_IBUF
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.124     2.469 f  timer[31]_i_2/O
                         net (fo=36, routed)          2.211     4.680    timer[31]_i_2_n_0
    SLICE_X6Y37          FDCE                                         f  timer_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513     4.871    sys_clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  timer_reg[13]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.680ns  (logic 1.053ns (22.491%)  route 3.627ns (77.509%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M16                  IBUF (Prop_ibuf_I_O)         0.929     0.929 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.417     2.345    rst_n_IBUF
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.124     2.469 f  timer[31]_i_2/O
                         net (fo=36, routed)          2.211     4.680    timer[31]_i_2_n_0
    SLICE_X6Y37          FDCE                                         f  timer_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513     4.871    sys_clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  timer_reg[15]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.680ns  (logic 1.053ns (22.491%)  route 3.627ns (77.509%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.871ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M16                  IBUF (Prop_ibuf_I_O)         0.929     0.929 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.417     2.345    rst_n_IBUF
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.124     2.469 f  timer[31]_i_2/O
                         net (fo=36, routed)          2.211     4.680    timer[31]_i_2_n_0
    SLICE_X6Y37          FDCE                                         f  timer_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.513     4.871    sys_clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  timer_reg[16]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.529ns  (logic 1.053ns (23.239%)  route 3.477ns (76.761%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M16                  IBUF (Prop_ibuf_I_O)         0.929     0.929 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.417     2.345    rst_n_IBUF
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.124     2.469 f  timer[31]_i_2/O
                         net (fo=36, routed)          2.060     4.529    timer[31]_i_2_n_0
    SLICE_X6Y36          FDCE                                         f  timer_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.512     4.870    sys_clk_IBUF_BUFG
    SLICE_X6Y36          FDCE                                         r  timer_reg[11]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.529ns  (logic 1.053ns (23.239%)  route 3.477ns (76.761%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M16                  IBUF (Prop_ibuf_I_O)         0.929     0.929 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.417     2.345    rst_n_IBUF
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.124     2.469 f  timer[31]_i_2/O
                         net (fo=36, routed)          2.060     4.529    timer[31]_i_2_n_0
    SLICE_X6Y36          FDCE                                         f  timer_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.512     4.870    sys_clk_IBUF_BUFG
    SLICE_X6Y36          FDCE                                         r  timer_reg[12]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.385ns  (logic 1.053ns (24.001%)  route 3.333ns (75.999%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M16                  IBUF (Prop_ibuf_I_O)         0.929     0.929 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.417     2.345    rst_n_IBUF
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.124     2.469 f  timer[31]_i_2/O
                         net (fo=36, routed)          1.916     4.385    timer[31]_i_2_n_0
    SLICE_X6Y35          FDCE                                         f  timer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.512     4.870    sys_clk_IBUF_BUFG
    SLICE_X6Y35          FDCE                                         r  timer_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.055ns  (logic 1.053ns (25.955%)  route 3.003ns (74.045%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M16                  IBUF (Prop_ibuf_I_O)         0.929     0.929 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.417     2.345    rst_n_IBUF
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.124     2.469 f  timer[31]_i_2/O
                         net (fo=36, routed)          1.586     4.055    timer[31]_i_2_n_0
    SLICE_X5Y35          FDCE                                         f  timer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.512     4.870    sys_clk_IBUF_BUFG
    SLICE_X5Y35          FDCE                                         r  timer_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.055ns  (logic 1.053ns (25.955%)  route 3.003ns (74.045%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M16                  IBUF (Prop_ibuf_I_O)         0.929     0.929 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.417     2.345    rst_n_IBUF
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.124     2.469 f  timer[31]_i_2/O
                         net (fo=36, routed)          1.586     4.055    timer[31]_i_2_n_0
    SLICE_X5Y35          FDCE                                         f  timer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         1.399     1.399 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.267    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.358 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.512     4.870    sys_clk_IBUF_BUFG
    SLICE_X5Y35          FDCE                                         r  timer_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.203ns (21.580%)  route 0.737ns (78.420%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M16                  IBUF (Prop_ibuf_I_O)         0.158     0.158 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.562     0.719    rst_n_IBUF
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.045     0.764 f  timer[31]_i_2/O
                         net (fo=36, routed)          0.175     0.939    timer[31]_i_2_n_0
    SLICE_X5Y40          FDCE                                         f  timer_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.863     2.005    sys_clk_IBUF_BUFG
    SLICE_X5Y40          FDCE                                         r  timer_reg[25]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.203ns (21.580%)  route 0.737ns (78.420%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M16                  IBUF (Prop_ibuf_I_O)         0.158     0.158 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.562     0.719    rst_n_IBUF
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.045     0.764 f  timer[31]_i_2/O
                         net (fo=36, routed)          0.175     0.939    timer[31]_i_2_n_0
    SLICE_X5Y40          FDCE                                         f  timer_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.863     2.005    sys_clk_IBUF_BUFG
    SLICE_X5Y40          FDCE                                         r  timer_reg[26]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.203ns (21.580%)  route 0.737ns (78.420%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M16                  IBUF (Prop_ibuf_I_O)         0.158     0.158 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.562     0.719    rst_n_IBUF
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.045     0.764 f  timer[31]_i_2/O
                         net (fo=36, routed)          0.175     0.939    timer[31]_i_2_n_0
    SLICE_X5Y40          FDCE                                         f  timer_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.863     2.005    sys_clk_IBUF_BUFG
    SLICE_X5Y40          FDCE                                         r  timer_reg[28]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.203ns (21.580%)  route 0.737ns (78.420%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M16                  IBUF (Prop_ibuf_I_O)         0.158     0.158 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.562     0.719    rst_n_IBUF
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.045     0.764 f  timer[31]_i_2/O
                         net (fo=36, routed)          0.175     0.939    timer[31]_i_2_n_0
    SLICE_X5Y40          FDCE                                         f  timer_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.863     2.005    sys_clk_IBUF_BUFG
    SLICE_X5Y40          FDCE                                         r  timer_reg[31]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.203ns (19.888%)  route 0.817ns (80.112%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M16                  IBUF (Prop_ibuf_I_O)         0.158     0.158 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.562     0.719    rst_n_IBUF
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.045     0.764 f  timer[31]_i_2/O
                         net (fo=36, routed)          0.255     1.019    timer[31]_i_2_n_0
    SLICE_X3Y38          FDCE                                         f  timer_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     2.006    sys_clk_IBUF_BUFG
    SLICE_X3Y38          FDCE                                         r  timer_reg[18]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.203ns (19.798%)  route 0.821ns (80.202%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M16                  IBUF (Prop_ibuf_I_O)         0.158     0.158 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.562     0.719    rst_n_IBUF
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.045     0.764 f  timer[31]_i_2/O
                         net (fo=36, routed)          0.260     1.024    timer[31]_i_2_n_0
    SLICE_X5Y39          FDCE                                         f  timer_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     2.004    sys_clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  timer_reg[27]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.203ns (19.798%)  route 0.821ns (80.202%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M16                  IBUF (Prop_ibuf_I_O)         0.158     0.158 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.562     0.719    rst_n_IBUF
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.045     0.764 f  timer[31]_i_2/O
                         net (fo=36, routed)          0.260     1.024    timer[31]_i_2_n_0
    SLICE_X5Y39          FDCE                                         f  timer_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     2.004    sys_clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  timer_reg[29]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.203ns (19.798%)  route 0.821ns (80.202%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M16                  IBUF (Prop_ibuf_I_O)         0.158     0.158 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.562     0.719    rst_n_IBUF
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.045     0.764 f  timer[31]_i_2/O
                         net (fo=36, routed)          0.260     1.024    timer[31]_i_2_n_0
    SLICE_X5Y39          FDCE                                         f  timer_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     2.004    sys_clk_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  timer_reg[30]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            timer_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.078ns  (logic 0.203ns (18.808%)  route 0.875ns (81.192%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M16                  IBUF (Prop_ibuf_I_O)         0.158     0.158 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.562     0.719    rst_n_IBUF
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.045     0.764 f  timer[31]_i_2/O
                         net (fo=36, routed)          0.313     1.078    timer[31]_i_2_n_0
    SLICE_X5Y38          FDCE                                         f  timer_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     2.004    sys_clk_IBUF_BUFG
    SLICE_X5Y38          FDCE                                         r  timer_reg[19]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            led_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.118ns  (logic 0.203ns (18.139%)  route 0.915ns (81.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    M16                  IBUF (Prop_ibuf_I_O)         0.158     0.158 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.562     0.719    rst_n_IBUF
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.045     0.764 f  timer[31]_i_2/O
                         net (fo=36, routed)          0.353     1.118    timer[31]_i_2_n_0
    SLICE_X1Y37          FDCE                                         f  led_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    P15                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    P15                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.114    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.143 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     2.004    sys_clk_IBUF_BUFG
    SLICE_X1Y37          FDCE                                         r  led_reg[0]/C





