#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Nov 21 05:27:31 2017
# Process ID: 2444
# Current directory: C:/JPEG_Thesis_2/Final_PR/RLE_TEST
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6864 C:\JPEG_Thesis_2\Final_PR\RLE_TEST\RLE_TEST.xpr
# Log file: C:/JPEG_Thesis_2/Final_PR/RLE_TEST/vivado.log
# Journal file: C:/JPEG_Thesis_2/Final_PR/RLE_TEST\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/JPEG_Thesis_2/Final_PR/RLE_TEST/RLE_TEST.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_2
launch_runs synth_2 -jobs 2
wait_on_run synth_2
launch_simulation -mode post-synthesis -type timing
launch_simulation -mode post-synthesis -type timing
close_project
create_project RLE C:/JPEG_Thesis_2/Final_PR/RLE -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
file mkdir C:/JPEG_Thesis_2/Final_PR/RLE/RLE.srcs/sources_1/new
close [ open C:/JPEG_Thesis_2/Final_PR/RLE/RLE.srcs/sources_1/new/jpeg.v w ]
add_files C:/JPEG_Thesis_2/Final_PR/RLE/RLE.srcs/sources_1/new/jpeg.v
set_property target_language Verilog [current_project]
launch_runs synth_1 -jobs 2
wait_on_run synth_1
file mkdir C:/JPEG_Thesis_2/Final_PR/RLE/RLE.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/JPEG_Thesis_2/Final_PR/RLE/RLE.srcs/sim_1/new/rle_tb.v w ]
add_files -fileset sim_1 C:/JPEG_Thesis_2/Final_PR/RLE/RLE.srcs/sim_1/new/rle_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property used_in_synthesis false [get_files  C:/JPEG_Thesis_2/Final_PR/RLE/RLE.srcs/sim_1/new/rle_tb.v]
set_property used_in_implementation false [get_files  C:/JPEG_Thesis_2/Final_PR/RLE/RLE.srcs/sim_1/new/rle_tb.v]
open_run synth_1 -name synth_1
launch_simulation -mode post-synthesis -type timing
create_peripheral xilinx.com user RLE_REV2_IP 1.0 -dir C:/JPEG_Thesis_2/Final_PR/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:RLE_REV2_IP:1.0]
set_property VALUE 265 [ipx::get_bus_parameters WIZ_NUM_REG -of_objects [ipx::get_bus_interfaces S00_AXI -of_objects [ipx::find_open_core xilinx.com:user:RLE_REV2_IP:1.0]]]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:RLE_REV2_IP:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:RLE_REV2_IP:1.0]
set_property  ip_repo_paths  C:/JPEG_Thesis_2/Final_PR/ip_repo/RLE_REV2_IP_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_RLE_REV2_IP_v1_0 -directory C:/JPEG_Thesis_2/Final_PR/ip_repo c:/JPEG_Thesis_2/Final_PR/ip_repo/RLE_REV2_IP_1.0/component.xml
add_files -norecurse -copy_to C:/JPEG_Thesis_2/Final_PR/ip_repo/RLE_REV2_IP_1.0/src C:/JPEG_Thesis_2/Final_PR/RLE/RLE.srcs/sources_1/new/jpeg.v
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/Final_PR/ip_repo/RLE_REV2_IP_1.0
close_project
create_project RLE_SYSTEM_SDK C:/JPEG_Thesis_2/Final_PR/RLE_SYSTEM_SDK -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "rle_system_sdk"
set_property  ip_repo_paths  C:/JPEG_Thesis_2/Final_PR/ip_repo [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:RLE_REV2_IP:1.0 RLE_REV2_IP_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins RLE_REV2_IP_0/S00_AXI]
validate_bd_design
save_bd_design
set_property synth_checkpoint_mode None [get_files  C:/JPEG_Thesis_2/Final_PR/RLE_SYSTEM_SDK/RLE_SYSTEM_SDK.srcs/sources_1/bd/rle_system_sdk/rle_system_sdk.bd]
generate_target all [get_files  C:/JPEG_Thesis_2/Final_PR/RLE_SYSTEM_SDK/RLE_SYSTEM_SDK.srcs/sources_1/bd/rle_system_sdk/rle_system_sdk.bd]
export_ip_user_files -of_objects [get_files C:/JPEG_Thesis_2/Final_PR/RLE_SYSTEM_SDK/RLE_SYSTEM_SDK.srcs/sources_1/bd/rle_system_sdk/rle_system_sdk.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/JPEG_Thesis_2/Final_PR/RLE_SYSTEM_SDK/RLE_SYSTEM_SDK.srcs/sources_1/bd/rle_system_sdk/rle_system_sdk.bd] -directory C:/JPEG_Thesis_2/Final_PR/RLE_SYSTEM_SDK/RLE_SYSTEM_SDK.ip_user_files/sim_scripts -ip_user_files_dir C:/JPEG_Thesis_2/Final_PR/RLE_SYSTEM_SDK/RLE_SYSTEM_SDK.ip_user_files -ipstatic_source_dir C:/JPEG_Thesis_2/Final_PR/RLE_SYSTEM_SDK/RLE_SYSTEM_SDK.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/JPEG_Thesis_2/Final_PR/RLE_SYSTEM_SDK/RLE_SYSTEM_SDK.cache/compile_simlib/modelsim} {questa=C:/JPEG_Thesis_2/Final_PR/RLE_SYSTEM_SDK/RLE_SYSTEM_SDK.cache/compile_simlib/questa} {riviera=C:/JPEG_Thesis_2/Final_PR/RLE_SYSTEM_SDK/RLE_SYSTEM_SDK.cache/compile_simlib/riviera} {activehdl=C:/JPEG_Thesis_2/Final_PR/RLE_SYSTEM_SDK/RLE_SYSTEM_SDK.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/JPEG_Thesis_2/Final_PR/RLE_SYSTEM_SDK/RLE_SYSTEM_SDK.srcs/sources_1/bd/rle_system_sdk/rle_system_sdk.bd] -top
add_files -norecurse C:/JPEG_Thesis_2/Final_PR/RLE_SYSTEM_SDK/RLE_SYSTEM_SDK.srcs/sources_1/bd/rle_system_sdk/hdl/rle_system_sdk_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file mkdir C:/JPEG_Thesis_2/Final_PR/RLE_SYSTEM_SDK/RLE_SYSTEM_SDK.sdk
file copy -force C:/JPEG_Thesis_2/Final_PR/RLE_SYSTEM_SDK/RLE_SYSTEM_SDK.runs/impl_1/rle_system_sdk_wrapper.sysdef C:/JPEG_Thesis_2/Final_PR/RLE_SYSTEM_SDK/RLE_SYSTEM_SDK.sdk/rle_system_sdk_wrapper.hdf

launch_sdk -workspace C:/JPEG_Thesis_2/Final_PR/RLE_SYSTEM_SDK/RLE_SYSTEM_SDK.sdk -hwspec C:/JPEG_Thesis_2/Final_PR/RLE_SYSTEM_SDK/RLE_SYSTEM_SDK.sdk/rle_system_sdk_wrapper.hdf
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/Final_PR/RLE_SYSTEM_SDK/RLE_SYSTEM_SDK.runs/impl_1/rle_system_sdk_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
current_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/Final_PR/RLE_SYSTEM_SDK/RLE_SYSTEM_SDK.runs/impl_1/rle_system_sdk_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/Final_PR/RLE_SYSTEM_SDK/RLE_SYSTEM_SDK.runs/impl_1/rle_system_sdk_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7z020_1] 0]
set_property PROGRAM.FILE {C:/JPEG_Thesis_2/Final_PR/RLE_SYSTEM_SDK/RLE_SYSTEM_SDK.runs/impl_1/rle_system_sdk_wrapper.bit} [lindex [get_hw_devices xc7z020_1] 0]
program_hw_devices [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
