COMPUTER_ARCHITECTURE = {
    # ========== Fundamental Concepts ==========
    'Basic Concepts': [
        'Von Neumann Architecture',
        'Harvard Architecture',
        'Modified Harvard Architecture',
        'Instruction Set Architecture (ISA)',
        '  - RISC (Reduced Instruction Set Computing)',
        '  - CISC (Complex Instruction Set Computing)',
        '  - VLIW (Very Long Instruction Word)',
        '  - EPIC (Explicitly Parallel Instruction Computing)',
        'Microarchitecture',
        'Pipelining',
        '  - Instruction Pipeline',
        '  - Arithmetic Pipeline',
        '  - Pipeline Hazards',
        'Parallel Computing',
        '  - Flynn\'s Taxonomy',
        '  - SIMD (Single Instruction Multiple Data)',
        '  - MIMD (Multiple Instruction Multiple Data)'
    ],
    
    # ========== Processor Components ==========
    'Processor Components': [
        'Arithmetic Logic Unit (ALU)',
        'Control Unit',
        'Registers',
        '  - General Purpose Registers',
        '  - Special Purpose Registers',
        '  - Register File',
        'Instruction Decoder',
        'Program Counter',
        'Memory Management Unit (MMU)',
        'Floating Point Unit (FPU)',
        'Cache Controller',
        'Translation Lookaside Buffer (TLB)'
    ],
    
    # ========== Memory Hierarchy ==========
    'Memory Systems': [
        'Memory Hierarchy',
        '  - Registers',
        '  - Cache Memory',
        '    - L1 Cache',
        '    - L2 Cache',
        '    - L3 Cache',
        '  - Main Memory (RAM)',
        '  - Secondary Storage',
        'Cache Organization',
        '  - Direct Mapped Cache',
        '  - Set Associative Cache',
        '  - Fully Associative Cache',
        'Cache Policies',
        '  - Write-through',
        '  - Write-back',
        '  - Replacement Policies (LRU, FIFO, Random)',
        'Virtual Memory',
        '  - Paging',
        '  - Segmentation',
        '  - Page Replacement Algorithms'
    ],
    
    # ========== Parallel Architectures ==========
    'Parallel Architectures': [
        'Multicore Processors',
        'Multiprocessor Systems',
        '  - Symmetric Multiprocessing (SMP)',
        '  - Asymmetric Multiprocessing (AMP)',
        '  - Non-Uniform Memory Access (NUMA)',
        '  - Cache Coherence Protocols (MESI, MOESI)',
        'Vector Processors',
        'Graphics Processing Units (GPUs)',
        '  - CUDA Architecture',
        '  - Stream Processors',
        'Tensor Processing Units (TPUs)',
        'Field Programmable Gate Arrays (FPGAs)',
        'Application-Specific Integrated Circuits (ASICs)',
        'Cluster Computing',
        'Grid Computing'
    ],
    
    # ========== Instruction-Level Parallelism ==========
    'Instruction-Level Parallelism': [
        'Superscalar Architecture',
        'Out-of-Order Execution',
        'Speculative Execution',
        'Branch Prediction',
        '  - Static Branch Prediction',
        '  - Dynamic Branch Prediction',
        '  - Branch Target Buffer (BTB)',
        'Register Renaming',
        'Tomasulo Algorithm',
        'Scoreboarding'
    ],
    
    # ========== Input/Output Systems ==========
    'I/O Systems': [
        'Interrupts',
        '  - Hardware Interrupts',
        '  - Software Interrupts',
        '  - Interrupt Vector Table',
        'Direct Memory Access (DMA)',
        'I/O Processors',
        'Memory-Mapped I/O',
        'Port-Mapped I/O',
        'Bus Architectures',
        '  - System Bus',
        '  - Front-side Bus',
        '  - Back-side Bus',
        '  - PCI Express',
        '  - HyperTransport',
        '  - QuickPath Interconnect'
    ],
    
    # ========== Advanced Topics ==========
    'Advanced Architectures': [
        'Quantum Computing Architectures',
        'Neuromorphic Computing',
        'Optical Computing',
        'Reconfigurable Computing',
        'Dataflow Architecture',
        'Reduced Instruction Set Computing (RISC-V)',
        'ARM Architecture',
        'x86 Architecture',
        'Power Architecture',
        'SPARC Architecture',
        'MIPS Architecture'
    ],
    
    # ========== Performance Concepts ==========
    'Performance Analysis': [
        'Amdahl\'s Law',
        'Gustafson\'s Law',
        'Little\'s Law',
        'CPI (Cycles Per Instruction)',
        'IPC (Instructions Per Cycle)',
        'Benchmarking',
        '  - SPEC CPU',
        '  - LINPACK',
        '  - CoreMark',
        'Performance Counters',
        'Power Efficiency Metrics',
        '  - Performance per Watt',
        '  - Energy Delay Product'
    ],
    
    # ========== Emerging Technologies ==========
    'Emerging Technologies': [
        'Chiplet Architecture',
        '3D Stacked Memory',
        '  - HBM (High Bandwidth Memory)',
        '  - HMC (Hybrid Memory Cube)',
        'Near-Memory Computing',
        'In-Memory Computing',
        'Approximate Computing',
        'Photonic Interconnects',
        'Silicon Photonics',
        'Memristor-based Computing',
        'Bio-inspired Architectures'
    ]
}