<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_wmreg.h source code [netbsd/sys/dev/pci/if_wmreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="ext_rxdesc,livengood_tcpip_ctxdesc,nq_rxdesc,nq_txdesc,wiseman_addr,wiseman_rxdesc,wiseman_tx_fields,wiseman_txdesc "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/if_wmreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='if_wmreg.h.html'>if_wmreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: if_wmreg.h,v 1.114 2019/06/07 04:39:15 msaitoh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2001 Wasabi Systems, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Written by Jason R. Thorpe for Wasabi Systems, Inc.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="10">10</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="11">11</th><td><i> * are met:</i></td></tr>
<tr><th id="12">12</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="14">14</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="15">15</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="16">16</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="17">17</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="18">18</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="19">19</th><td><i> *	This product includes software developed for the NetBSD Project by</i></td></tr>
<tr><th id="20">20</th><td><i> *	Wasabi Systems, Inc.</i></td></tr>
<tr><th id="21">21</th><td><i> * 4. The name of Wasabi Systems, Inc. may not be used to endorse</i></td></tr>
<tr><th id="22">22</th><td><i> *    or promote products derived from this software without specific prior</i></td></tr>
<tr><th id="23">23</th><td><i> *    written permission.</i></td></tr>
<tr><th id="24">24</th><td><i> *</i></td></tr>
<tr><th id="25">25</th><td><i> * THIS SOFTWARE IS PROVIDED BY WASABI SYSTEMS, INC. ``AS IS'' AND</i></td></tr>
<tr><th id="26">26</th><td><i> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="27">27</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="28">28</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL WASABI SYSTEMS, INC</i></td></tr>
<tr><th id="29">29</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="30">30</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="31">31</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="32">32</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="33">33</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="34">34</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="35">35</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="36">36</th><td><i> */</i></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i>/******************************************************************************</i></td></tr>
<tr><th id="39">39</th><td><i></i></td></tr>
<tr><th id="40">40</th><td><i>  Copyright (c) 2001-2012, Intel Corporation </i></td></tr>
<tr><th id="41">41</th><td><i>  All rights reserved.</i></td></tr>
<tr><th id="42">42</th><td><i>  </i></td></tr>
<tr><th id="43">43</th><td><i>  Redistribution and use in source and binary forms, with or without </i></td></tr>
<tr><th id="44">44</th><td><i>  modification, are permitted provided that the following conditions are met:</i></td></tr>
<tr><th id="45">45</th><td><i>  </i></td></tr>
<tr><th id="46">46</th><td><i>   1. Redistributions of source code must retain the above copyright notice, </i></td></tr>
<tr><th id="47">47</th><td><i>      this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="48">48</th><td><i>  </i></td></tr>
<tr><th id="49">49</th><td><i>   2. Redistributions in binary form must reproduce the above copyright </i></td></tr>
<tr><th id="50">50</th><td><i>      notice, this list of conditions and the following disclaimer in the </i></td></tr>
<tr><th id="51">51</th><td><i>      documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="52">52</th><td><i>  </i></td></tr>
<tr><th id="53">53</th><td><i>   3. Neither the name of the Intel Corporation nor the names of its </i></td></tr>
<tr><th id="54">54</th><td><i>      contributors may be used to endorse or promote products derived from </i></td></tr>
<tr><th id="55">55</th><td><i>      this software without specific prior written permission.</i></td></tr>
<tr><th id="56">56</th><td><i>  </i></td></tr>
<tr><th id="57">57</th><td><i>  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"</i></td></tr>
<tr><th id="58">58</th><td><i>  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE </i></td></tr>
<tr><th id="59">59</th><td><i>  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE </i></td></tr>
<tr><th id="60">60</th><td><i>  ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE </i></td></tr>
<tr><th id="61">61</th><td><i>  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR </i></td></tr>
<tr><th id="62">62</th><td><i>  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF </i></td></tr>
<tr><th id="63">63</th><td><i>  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS </i></td></tr>
<tr><th id="64">64</th><td><i>  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN </i></td></tr>
<tr><th id="65">65</th><td><i>  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) </i></td></tr>
<tr><th id="66">66</th><td><i>  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="67">67</th><td><i>  POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="68">68</th><td><i></i></td></tr>
<tr><th id="69">69</th><td><i>******************************************************************************/</i></td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><i>/*</i></td></tr>
<tr><th id="72">72</th><td><i> * Register description for the Intel i82542 (``Wiseman''),</i></td></tr>
<tr><th id="73">73</th><td><i> * i82543 (``Livengood''), and i82544 (``Cordova'') Gigabit</i></td></tr>
<tr><th id="74">74</th><td><i> * Ethernet chips.</i></td></tr>
<tr><th id="75">75</th><td><i> */</i></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><i>/*</i></td></tr>
<tr><th id="78">78</th><td><i> * The wiseman supports 64-bit PCI addressing.  This structure</i></td></tr>
<tr><th id="79">79</th><td><i> * describes the address in descriptors.</i></td></tr>
<tr><th id="80">80</th><td><i> */</i></td></tr>
<tr><th id="81">81</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="wiseman_addr" title='wiseman_addr' data-ref="wiseman_addr" data-ref-filename="wiseman_addr"><a class="type" href="#wiseman_addr" title='wiseman_addr' data-ref="wiseman_addr" data-ref-filename="wiseman_addr">wiseman_addr</a></dfn> {</td></tr>
<tr><th id="82">82</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="wiseman_addr::wa_low" title='wiseman_addr::wa_low' data-ref="wiseman_addr::wa_low" data-ref-filename="wiseman_addr..wa_low">wa_low</dfn>;		<i>/* low-order 32 bits */</i></td></tr>
<tr><th id="83">83</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="wiseman_addr::wa_high" title='wiseman_addr::wa_high' data-ref="wiseman_addr::wa_high" data-ref-filename="wiseman_addr..wa_high">wa_high</dfn>;	<i>/* high-order 32 bits */</i></td></tr>
<tr><th id="84">84</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <dfn class="typedef" id="wiseman_addr_t" title='wiseman_addr_t' data-type='struct wiseman_addr' data-ref="wiseman_addr_t" data-ref-filename="wiseman_addr_t">wiseman_addr_t</dfn>;</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><i>/*</i></td></tr>
<tr><th id="87">87</th><td><i> * The Wiseman receive descriptor.</i></td></tr>
<tr><th id="88">88</th><td><i> *</i></td></tr>
<tr><th id="89">89</th><td><i> * The receive descriptor ring must be aligned to a 4K boundary,</i></td></tr>
<tr><th id="90">90</th><td><i> * and there must be an even multiple of 8 descriptors in the ring.</i></td></tr>
<tr><th id="91">91</th><td><i> */</i></td></tr>
<tr><th id="92">92</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="wiseman_rxdesc" title='wiseman_rxdesc' data-ref="wiseman_rxdesc" data-ref-filename="wiseman_rxdesc"><a class="type" href="#wiseman_rxdesc" title='wiseman_rxdesc' data-ref="wiseman_rxdesc" data-ref-filename="wiseman_rxdesc">wiseman_rxdesc</a></dfn> {</td></tr>
<tr><th id="93">93</th><td>	<em>volatile</em> <a class="typedef" href="#wiseman_addr_t" title='wiseman_addr_t' data-type='struct wiseman_addr' data-ref="wiseman_addr_t" data-ref-filename="wiseman_addr_t">wiseman_addr_t</a>	<dfn class="decl field" id="wiseman_rxdesc::wrx_addr" title='wiseman_rxdesc::wrx_addr' data-ref="wiseman_rxdesc::wrx_addr" data-ref-filename="wiseman_rxdesc..wrx_addr">wrx_addr</dfn>;	<i>/* buffer address */</i></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="wiseman_rxdesc::wrx_len" title='wiseman_rxdesc::wrx_len' data-ref="wiseman_rxdesc::wrx_len" data-ref-filename="wiseman_rxdesc..wrx_len">wrx_len</dfn>;	<i>/* buffer length */</i></td></tr>
<tr><th id="96">96</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="wiseman_rxdesc::wrx_cksum" title='wiseman_rxdesc::wrx_cksum' data-ref="wiseman_rxdesc::wrx_cksum" data-ref-filename="wiseman_rxdesc..wrx_cksum">wrx_cksum</dfn>;	<i>/* checksum (starting at PCSS)*/</i></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="wiseman_rxdesc::wrx_status" title='wiseman_rxdesc::wrx_status' data-ref="wiseman_rxdesc::wrx_status" data-ref-filename="wiseman_rxdesc..wrx_status">wrx_status</dfn>;	<i>/* Rx status */</i></td></tr>
<tr><th id="99">99</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>	<dfn class="decl field" id="wiseman_rxdesc::wrx_errors" title='wiseman_rxdesc::wrx_errors' data-ref="wiseman_rxdesc::wrx_errors" data-ref-filename="wiseman_rxdesc..wrx_errors">wrx_errors</dfn>;	<i>/* Rx errors */</i></td></tr>
<tr><th id="100">100</th><td>	<em>volatile</em> <a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="wiseman_rxdesc::wrx_special" title='wiseman_rxdesc::wrx_special' data-ref="wiseman_rxdesc::wrx_special" data-ref-filename="wiseman_rxdesc..wrx_special">wrx_special</dfn>;	<i>/* special field (VLAN, etc.) */</i></td></tr>
<tr><th id="101">101</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <dfn class="typedef" id="wiseman_rxdesc_t" title='wiseman_rxdesc_t' data-type='struct wiseman_rxdesc' data-ref="wiseman_rxdesc_t" data-ref-filename="wiseman_rxdesc_t">wiseman_rxdesc_t</dfn>;</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><i>/* wrx_status bits */</i></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/WRX_ST_DD" data-ref="_M/WRX_ST_DD">WRX_ST_DD</dfn>	(1U &lt;&lt; 0)	/* descriptor done */</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/WRX_ST_EOP" data-ref="_M/WRX_ST_EOP">WRX_ST_EOP</dfn>	(1U &lt;&lt; 1)	/* end of packet */</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/WRX_ST_IXSM" data-ref="_M/WRX_ST_IXSM">WRX_ST_IXSM</dfn>	(1U &lt;&lt; 2)	/* ignore checksum indication */</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/WRX_ST_VP" data-ref="_M/WRX_ST_VP">WRX_ST_VP</dfn>	(1U &lt;&lt; 3)	/* VLAN packet */</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/WRX_ST_BPDU" data-ref="_M/WRX_ST_BPDU">WRX_ST_BPDU</dfn>	(1U &lt;&lt; 4)	/* ??? */</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/WRX_ST_TCPCS" data-ref="_M/WRX_ST_TCPCS">WRX_ST_TCPCS</dfn>	(1U &lt;&lt; 5)	/* TCP checksum performed */</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/WRX_ST_IPCS" data-ref="_M/WRX_ST_IPCS">WRX_ST_IPCS</dfn>	(1U &lt;&lt; 6)	/* IP checksum performed */</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/WRX_ST_PIF" data-ref="_M/WRX_ST_PIF">WRX_ST_PIF</dfn>	(1U &lt;&lt; 7)	/* passed in-exact filter */</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><i>/* wrx_error bits */</i></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/WRX_ER_CE" data-ref="_M/WRX_ER_CE">WRX_ER_CE</dfn>	(1U &lt;&lt; 0)	/* CRC error */</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/WRX_ER_SE" data-ref="_M/WRX_ER_SE">WRX_ER_SE</dfn>	(1U &lt;&lt; 1)	/* symbol error */</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/WRX_ER_SEQ" data-ref="_M/WRX_ER_SEQ">WRX_ER_SEQ</dfn>	(1U &lt;&lt; 2)	/* sequence error */</u></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/WRX_ER_ICE" data-ref="_M/WRX_ER_ICE">WRX_ER_ICE</dfn>	(1U &lt;&lt; 3)	/* ??? */</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/WRX_ER_CXE" data-ref="_M/WRX_ER_CXE">WRX_ER_CXE</dfn>	(1U &lt;&lt; 4)	/* carrier extension error */</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/WRX_ER_TCPE" data-ref="_M/WRX_ER_TCPE">WRX_ER_TCPE</dfn>	(1U &lt;&lt; 5)	/* TCP checksum error */</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/WRX_ER_IPE" data-ref="_M/WRX_ER_IPE">WRX_ER_IPE</dfn>	(1U &lt;&lt; 6)	/* IP checksum error */</u></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/WRX_ER_RXE" data-ref="_M/WRX_ER_RXE">WRX_ER_RXE</dfn>	(1U &lt;&lt; 7)	/* Rx data error */</u></td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><i>/* wrx_special field for VLAN packets */</i></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/WRX_VLAN_ID" data-ref="_M/WRX_VLAN_ID">WRX_VLAN_ID</dfn>(x)	((x) &amp; 0x0fff)	/* VLAN identifier */</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/WRX_VLAN_CFI" data-ref="_M/WRX_VLAN_CFI">WRX_VLAN_CFI</dfn>	(1U &lt;&lt; 12)	/* Canonical Form Indicator */</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/WRX_VLAN_PRI" data-ref="_M/WRX_VLAN_PRI">WRX_VLAN_PRI</dfn>(x)	(((x) &gt;&gt; 13) &amp; 7)/* VLAN priority field */</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><i>/* extended RX descriptor for 82574 */</i></td></tr>
<tr><th id="129">129</th><td><b>typedef</b> <b>union</b> <dfn class="type def" id="ext_rxdesc" title='ext_rxdesc' data-ref="ext_rxdesc" data-ref-filename="ext_rxdesc"><a class="type" href="#ext_rxdesc" title='ext_rxdesc' data-ref="ext_rxdesc" data-ref-filename="ext_rxdesc">ext_rxdesc</a></dfn> {</td></tr>
<tr><th id="130">130</th><td>	<b>struct</b> {</td></tr>
<tr><th id="131">131</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="ext_rxdesc::(anonymous)::erxd_addr" title='ext_rxdesc::(anonymous struct)::erxd_addr' data-ref="ext_rxdesc::(anonymous)::erxd_addr" data-ref-filename="ext_rxdesc..(anonymous)..erxd_addr">erxd_addr</dfn>;	<i>/* Packet Buffer Address */</i></td></tr>
<tr><th id="132">132</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="ext_rxdesc::(anonymous)::erxd_dd" title='ext_rxdesc::(anonymous struct)::erxd_dd' data-ref="ext_rxdesc::(anonymous)::erxd_dd" data-ref-filename="ext_rxdesc..(anonymous)..erxd_dd">erxd_dd</dfn>;	<i>/* 63:1 reserved, 0 DD */</i></td></tr>
<tr><th id="133">133</th><td>	} <dfn class="decl field" id="ext_rxdesc::erx_data" title='ext_rxdesc::erx_data' data-ref="ext_rxdesc::erx_data" data-ref-filename="ext_rxdesc..erx_data">erx_data</dfn>;</td></tr>
<tr><th id="134">134</th><td>	<b>struct</b> {</td></tr>
<tr><th id="135">135</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="ext_rxdesc::(anonymous)::erxc_mrq" title='ext_rxdesc::(anonymous struct)::erxc_mrq' data-ref="ext_rxdesc::(anonymous)::erxc_mrq" data-ref-filename="ext_rxdesc..(anonymous)..erxc_mrq">erxc_mrq</dfn>;	<i>/*</i></td></tr>
<tr><th id="136">136</th><td><i>					 * 31:13 reserved</i></td></tr>
<tr><th id="137">137</th><td><i>					 * 12:8 Rx queue associated with the packet</i></td></tr>
<tr><th id="138">138</th><td><i>					 * 7:4 reserved 3:0 RSS Type</i></td></tr>
<tr><th id="139">139</th><td><i>					 */</i></td></tr>
<tr><th id="140">140</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="ext_rxdesc::(anonymous)::erxc_rsshash" title='ext_rxdesc::(anonymous struct)::erxc_rsshash' data-ref="ext_rxdesc::(anonymous)::erxc_rsshash" data-ref-filename="ext_rxdesc..(anonymous)..erxc_rsshash">erxc_rsshash</dfn>;	<i>/* RSS Hash or {Fragment Checksum, IP identification } */</i></td></tr>
<tr><th id="141">141</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="ext_rxdesc::(anonymous)::erxc_err_stat" title='ext_rxdesc::(anonymous struct)::erxc_err_stat' data-ref="ext_rxdesc::(anonymous)::erxc_err_stat" data-ref-filename="ext_rxdesc..(anonymous)..erxc_err_stat">erxc_err_stat</dfn>;	<i>/* 31:20 Extended Error, 19:0 Extened Status */</i></td></tr>
<tr><th id="142">142</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="ext_rxdesc::(anonymous)::erxc_pktlen" title='ext_rxdesc::(anonymous struct)::erxc_pktlen' data-ref="ext_rxdesc::(anonymous)::erxc_pktlen" data-ref-filename="ext_rxdesc..(anonymous)..erxc_pktlen">erxc_pktlen</dfn>;	<i>/* PKT_LEN */</i></td></tr>
<tr><th id="143">143</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="ext_rxdesc::(anonymous)::erxc_vlan" title='ext_rxdesc::(anonymous struct)::erxc_vlan' data-ref="ext_rxdesc::(anonymous)::erxc_vlan" data-ref-filename="ext_rxdesc..(anonymous)..erxc_vlan">erxc_vlan</dfn>;	<i>/* VLAN Tag */</i></td></tr>
<tr><th id="144">144</th><td>	} <dfn class="decl field" id="ext_rxdesc::erx_ctx" title='ext_rxdesc::erx_ctx' data-ref="ext_rxdesc::erx_ctx" data-ref-filename="ext_rxdesc..erx_ctx">erx_ctx</dfn>;</td></tr>
<tr><th id="145">145</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <dfn class="typedef" id="ext_rxdesc_t" title='ext_rxdesc_t' data-type='union ext_rxdesc' data-ref="ext_rxdesc_t" data-ref-filename="ext_rxdesc_t">ext_rxdesc_t</dfn>;</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/EXTRXD_DD_MASK" data-ref="_M/EXTRXD_DD_MASK">EXTRXD_DD_MASK</dfn>		__BIT(0)</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><i>/*</i></td></tr>
<tr><th id="150">150</th><td><i> * erxc_rsshash is used for below 2 patterns</i></td></tr>
<tr><th id="151">151</th><td><i> *     (1) Fragment Checksum and IP identification</i></td></tr>
<tr><th id="152">152</th><td><i> *         - Fragment Checksum is valid</i></td></tr>
<tr><th id="153">153</th><td><i> *           when RXCSUM.PCSD cleared and RXCSUM.IPPCSE bit is set</i></td></tr>
<tr><th id="154">154</th><td><i> *         - IP identification is valid</i></td></tr>
<tr><th id="155">155</th><td><i> *           when RXCSUM.PCSD cleared and RXCSUM.IPPCSE bit is set</i></td></tr>
<tr><th id="156">156</th><td><i> *     (2) RSS Hash</i></td></tr>
<tr><th id="157">157</th><td><i> *         when RXCSUM.PCSD bit is set</i></td></tr>
<tr><th id="158">158</th><td><i> */</i></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_IP_ID_MASK" data-ref="_M/EXTRXC_IP_ID_MASK">EXTRXC_IP_ID_MASK</dfn>	__BITS(15,0)</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_FRAG_CSUM_MASK" data-ref="_M/EXTRXC_FRAG_CSUM_MASK">EXTRXC_FRAG_CSUM_MASK</dfn>	__BITS(31,16)</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_IP_ID" data-ref="_M/EXTRXC_IP_ID">EXTRXC_IP_ID</dfn>(rsshash)	__SHIFTOUT(rsshash,ERXC_IP_ID_MASK)</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_FRAG_CSUM" data-ref="_M/EXTRXC_FRAG_CSUM">EXTRXC_FRAG_CSUM</dfn>(rsshash) __SHIFTOUT(rsshash,ERXC_FRAG_CSUM_MASK)</u></td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><i>/* macros for nrxc_mrq */</i></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_RSS_TYPE_MASK" data-ref="_M/EXTRXC_RSS_TYPE_MASK">EXTRXC_RSS_TYPE_MASK</dfn>		__BITS(3,0)</u></td></tr>
<tr><th id="166">166</th><td><i>/* __BITS(7,4) is reserved */</i></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_QUEUE_MASK" data-ref="_M/EXTRXC_QUEUE_MASK">EXTRXC_QUEUE_MASK</dfn>		__BITS(12,8)</u></td></tr>
<tr><th id="168">168</th><td><i>/* __BITS(31,13) is reserved */</i></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_RSS_TYPE" data-ref="_M/EXTRXC_RSS_TYPE">EXTRXC_RSS_TYPE</dfn>(mrq)	__SHIFTOUT(mrq,EXTRXC_RSS_TYPE_MASK)</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_QUEUE" data-ref="_M/EXTRXC_QUEUE">EXTRXC_QUEUE</dfn>(mrq)	__SHIFTOUT(mrq,EXTRXC_QUEUE_MASK)</u></td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_RSS_TYPE_NONE" data-ref="_M/EXTRXC_RSS_TYPE_NONE">EXTRXC_RSS_TYPE_NONE</dfn>		0x0 /* No hash computation done. */</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_RSS_TYPE_TCP_IPV4" data-ref="_M/EXTRXC_RSS_TYPE_TCP_IPV4">EXTRXC_RSS_TYPE_TCP_IPV4</dfn>	0x1</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_RSS_TYPE_IPV4" data-ref="_M/EXTRXC_RSS_TYPE_IPV4">EXTRXC_RSS_TYPE_IPV4</dfn>		0x2</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_RSS_TYPE_TCP_IPV6" data-ref="_M/EXTRXC_RSS_TYPE_TCP_IPV6">EXTRXC_RSS_TYPE_TCP_IPV6</dfn>	0x3</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_RSS_TYPE_IPV6_EX" data-ref="_M/EXTRXC_RSS_TYPE_IPV6_EX">EXTRXC_RSS_TYPE_IPV6_EX</dfn>		0x4</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_RSS_TYPE_IPV6" data-ref="_M/EXTRXC_RSS_TYPE_IPV6">EXTRXC_RSS_TYPE_IPV6</dfn>		0x5</u></td></tr>
<tr><th id="178">178</th><td><i>/*0x6:0xF is reserved. */</i></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_STATUS_MASK" data-ref="_M/EXTRXC_STATUS_MASK">EXTRXC_STATUS_MASK</dfn>	__BITS(19,0)</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_ERROR_MASK" data-ref="_M/EXTRXC_ERROR_MASK">EXTRXC_ERROR_MASK</dfn>	__BITS(31,20)</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_STATUS" data-ref="_M/EXTRXC_STATUS">EXTRXC_STATUS</dfn>(err_stat)	__SHIFTOUT(err_stat,EXTRXC_STATUS_MASK)</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_ERROR" data-ref="_M/EXTRXC_ERROR">EXTRXC_ERROR</dfn>(err_stat)	__SHIFTOUT(err_stat,EXTRXC_ERROR_MASK)</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><i>/* 3:0 is reserved. */</i></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_ERROR_CE" data-ref="_M/EXTRXC_ERROR_CE">EXTRXC_ERROR_CE</dfn>		__BIT(4) /* The same as WRX_ER_CE. */</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_ERROR_SE" data-ref="_M/EXTRXC_ERROR_SE">EXTRXC_ERROR_SE</dfn>		__BIT(5) /* The same as WRX_ER_SE. */</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_ERROR_SEQ" data-ref="_M/EXTRXC_ERROR_SEQ">EXTRXC_ERROR_SEQ</dfn>	__BIT(6) /* The same as WRX_ER_SEQ. */</u></td></tr>
<tr><th id="189">189</th><td><i>/* 7 is reserved. */</i></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_ERROR_CXE" data-ref="_M/EXTRXC_ERROR_CXE">EXTRXC_ERROR_CXE</dfn>	__BIT(8) /* The same as WRX_ER_CXE. */</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_ERROR_TCPE" data-ref="_M/EXTRXC_ERROR_TCPE">EXTRXC_ERROR_TCPE</dfn>	__BIT(9) /* The same as WRX_ER_TCPE. */</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_ERROR_IPE" data-ref="_M/EXTRXC_ERROR_IPE">EXTRXC_ERROR_IPE</dfn>	__BIT(10) /* The same as WRX_ER_IPE. */</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_ERROR_RXE" data-ref="_M/EXTRXC_ERROR_RXE">EXTRXC_ERROR_RXE</dfn>	__BIT(11) /* The same as WRX_ER_RXE. */</u></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_STATUS_DD" data-ref="_M/EXTRXC_STATUS_DD">EXTRXC_STATUS_DD</dfn>		__BIT(0) /* The same as WRX_ST_DD. */</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_STATUS_EOP" data-ref="_M/EXTRXC_STATUS_EOP">EXTRXC_STATUS_EOP</dfn>		__BIT(1) /* The same as WRX_ST_EOP. */</u></td></tr>
<tr><th id="197">197</th><td><i>/* 2 is reserved. */</i></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_STATUS_VP" data-ref="_M/EXTRXC_STATUS_VP">EXTRXC_STATUS_VP</dfn>		__BIT(3) /* The same as WRX_ST_VP. */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_STATUS_UDPCS" data-ref="_M/EXTRXC_STATUS_UDPCS">EXTRXC_STATUS_UDPCS</dfn>		__BIT(4) /* UDP checksum calculated on packet. */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_STATUS_TCPCS" data-ref="_M/EXTRXC_STATUS_TCPCS">EXTRXC_STATUS_TCPCS</dfn>		__BIT(5) /* The same as WRX_ST_TCPCS. */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_STATUS_IPCS" data-ref="_M/EXTRXC_STATUS_IPCS">EXTRXC_STATUS_IPCS</dfn>		__BIT(6) /* The same as WRX_ST_IPCS. */</u></td></tr>
<tr><th id="202">202</th><td><i>/* 7 is reserved. */</i></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_STATUS_TST" data-ref="_M/EXTRXC_STATUS_TST">EXTRXC_STATUS_TST</dfn>		__BIT(8) /* Time stamp taken. */</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_STATUS_IPIDV" data-ref="_M/EXTRXC_STATUS_IPIDV">EXTRXC_STATUS_IPIDV</dfn>		__BIT(9) /* IP identification valid. */</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_STATUS_UDPV" data-ref="_M/EXTRXC_STATUS_UDPV">EXTRXC_STATUS_UDPV</dfn>		__BIT(10) /* Valid UDP XSUM. */</u></td></tr>
<tr><th id="206">206</th><td><i>/* 14:11 is reserved. */</i></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_STATUS_ACK" data-ref="_M/EXTRXC_STATUS_ACK">EXTRXC_STATUS_ACK</dfn>		__BIT(15) /* ACK packet indication. */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_STATUS_PKTTYPE_MASK" data-ref="_M/EXTRXC_STATUS_PKTTYPE_MASK">EXTRXC_STATUS_PKTTYPE_MASK</dfn>	__BITS(19,16)</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/EXTRXC_STATUS_PKTTYPE" data-ref="_M/EXTRXC_STATUS_PKTTYPE">EXTRXC_STATUS_PKTTYPE</dfn>(status)	__SHIFTOUT(status,EXTRXC_STATUS_PKTTYPE_MASK)</u></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><i>/* advanced RX descriptor for 82575 and newer */</i></td></tr>
<tr><th id="212">212</th><td><b>typedef</b> <b>union</b> <dfn class="type def" id="nq_rxdesc" title='nq_rxdesc' data-ref="nq_rxdesc" data-ref-filename="nq_rxdesc"><a class="type" href="#nq_rxdesc" title='nq_rxdesc' data-ref="nq_rxdesc" data-ref-filename="nq_rxdesc">nq_rxdesc</a></dfn> {</td></tr>
<tr><th id="213">213</th><td>	<b>struct</b> {</td></tr>
<tr><th id="214">214</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="nq_rxdesc::(anonymous)::nrxd_paddr" title='nq_rxdesc::(anonymous struct)::nrxd_paddr' data-ref="nq_rxdesc::(anonymous)::nrxd_paddr" data-ref-filename="nq_rxdesc..(anonymous)..nrxd_paddr">nrxd_paddr</dfn>;	<i>/* 63:1 Packet Buffer Address, 0 A0/NSE */</i></td></tr>
<tr><th id="215">215</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="nq_rxdesc::(anonymous)::nrxd_haddr" title='nq_rxdesc::(anonymous struct)::nrxd_haddr' data-ref="nq_rxdesc::(anonymous)::nrxd_haddr" data-ref-filename="nq_rxdesc..(anonymous)..nrxd_haddr">nrxd_haddr</dfn>;	<i>/* 63:1 HEader Buffer Address, 0 DD */</i></td></tr>
<tr><th id="216">216</th><td>	} <dfn class="decl field" id="nq_rxdesc::nqrx_data" title='nq_rxdesc::nqrx_data' data-ref="nq_rxdesc::nqrx_data" data-ref-filename="nq_rxdesc..nqrx_data">nqrx_data</dfn>;</td></tr>
<tr><th id="217">217</th><td>	<b>struct</b> {</td></tr>
<tr><th id="218">218</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="nq_rxdesc::(anonymous)::nrxc_misc" title='nq_rxdesc::(anonymous struct)::nrxc_misc' data-ref="nq_rxdesc::(anonymous)::nrxc_misc" data-ref-filename="nq_rxdesc..(anonymous)..nrxc_misc">nrxc_misc</dfn>;	<i>/*</i></td></tr>
<tr><th id="219">219</th><td><i>					 * 31: SPH, 30:21 HDR_LEN[9:0],</i></td></tr>
<tr><th id="220">220</th><td><i>					 * 20:19 HDR_LEN[11:10], 18:17 RSV,</i></td></tr>
<tr><th id="221">221</th><td><i>					 * 16:4 Packet Type 3:0 RSS Type</i></td></tr>
<tr><th id="222">222</th><td><i>					 */</i></td></tr>
<tr><th id="223">223</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="nq_rxdesc::(anonymous)::nrxc_rsshash" title='nq_rxdesc::(anonymous struct)::nrxc_rsshash' data-ref="nq_rxdesc::(anonymous)::nrxc_rsshash" data-ref-filename="nq_rxdesc..(anonymous)..nrxc_rsshash">nrxc_rsshash</dfn>;	<i>/* RSS Hash or {Fragment Checksum, IP identification } */</i></td></tr>
<tr><th id="224">224</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="nq_rxdesc::(anonymous)::nrxc_err_stat" title='nq_rxdesc::(anonymous struct)::nrxc_err_stat' data-ref="nq_rxdesc::(anonymous)::nrxc_err_stat" data-ref-filename="nq_rxdesc..(anonymous)..nrxc_err_stat">nrxc_err_stat</dfn>;	<i>/* 31:20 Extended Error, 19:0 Extened Status */</i></td></tr>
<tr><th id="225">225</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="nq_rxdesc::(anonymous)::nrxc_pktlen" title='nq_rxdesc::(anonymous struct)::nrxc_pktlen' data-ref="nq_rxdesc::(anonymous)::nrxc_pktlen" data-ref-filename="nq_rxdesc..(anonymous)..nrxc_pktlen">nrxc_pktlen</dfn>;	<i>/* PKT_LEN */</i></td></tr>
<tr><th id="226">226</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="nq_rxdesc::(anonymous)::nrxc_vlan" title='nq_rxdesc::(anonymous struct)::nrxc_vlan' data-ref="nq_rxdesc::(anonymous)::nrxc_vlan" data-ref-filename="nq_rxdesc..(anonymous)..nrxc_vlan">nrxc_vlan</dfn>;	<i>/* VLAN Tag */</i></td></tr>
<tr><th id="227">227</th><td>	} <dfn class="decl field" id="nq_rxdesc::nqrx_ctx" title='nq_rxdesc::nqrx_ctx' data-ref="nq_rxdesc::nqrx_ctx" data-ref-filename="nq_rxdesc..nqrx_ctx">nqrx_ctx</dfn>;</td></tr>
<tr><th id="228">228</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <dfn class="typedef" id="nq_rxdesc_t" title='nq_rxdesc_t' data-type='union nq_rxdesc' data-ref="nq_rxdesc_t" data-ref-filename="nq_rxdesc_t">nq_rxdesc_t</dfn>;</td></tr>
<tr><th id="229">229</th><td></td></tr>
<tr><th id="230">230</th><td><i>/* for nrxd_paddr macros */</i></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/NQRXD_A0_MASK" data-ref="_M/NQRXD_A0_MASK">NQRXD_A0_MASK</dfn>		__BIT(0)</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/NQRXD_NSE_MASK" data-ref="_M/NQRXD_NSE_MASK">NQRXD_NSE_MASK</dfn>		__BIT(0)</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/NQRXD_ADDR_MASK" data-ref="_M/NQRXD_ADDR_MASK">NQRXD_ADDR_MASK</dfn>		__BITS(63,1)</u></td></tr>
<tr><th id="234">234</th><td><i>/* for nrxd_haddr macros */</i></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/NQRXD_DD_MASK" data-ref="_M/NQRXD_DD_MASK">NQRXD_DD_MASK</dfn>		__BIT(0)</u></td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td><i>/*</i></td></tr>
<tr><th id="238">238</th><td><i> * nrxc_rsshash is used for below 2 patterns</i></td></tr>
<tr><th id="239">239</th><td><i> *     (1) Fragment Checksum and IP identification</i></td></tr>
<tr><th id="240">240</th><td><i> *         - Fragment Checksum is valid</i></td></tr>
<tr><th id="241">241</th><td><i> *           when RXCSUM.PCSD cleared and RXCSUM.IPPCSE bit is set</i></td></tr>
<tr><th id="242">242</th><td><i> *         - IP identification is valid</i></td></tr>
<tr><th id="243">243</th><td><i> *           when RXCSUM.PCSD cleared and RXCSUM.IPPCSE bit is set</i></td></tr>
<tr><th id="244">244</th><td><i> *     (2) RSS Hash</i></td></tr>
<tr><th id="245">245</th><td><i> *         when RXCSUM.PCSD bit is set</i></td></tr>
<tr><th id="246">246</th><td><i> */</i></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/NQRXC_IP_ID_MASK" data-ref="_M/NQRXC_IP_ID_MASK">NQRXC_IP_ID_MASK</dfn>	__BITS(15,0)</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/NQRXC_FRAG_CSUM_MASK" data-ref="_M/NQRXC_FRAG_CSUM_MASK">NQRXC_FRAG_CSUM_MASK</dfn>	__BITS(31,16)</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/NQRXC_IP_ID" data-ref="_M/NQRXC_IP_ID">NQRXC_IP_ID</dfn>(rsshash)	__SHIFTOUT(rsshash,NRXC_IP_ID_MASK)</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/NQRXC_FRAG_CSUM" data-ref="_M/NQRXC_FRAG_CSUM">NQRXC_FRAG_CSUM</dfn>(rsshash) __SHIFTOUT(rsshash,NRXC_FRAG_CSUM_MASK)</u></td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><i>/* macros for nrxc_misc */</i></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/NQRXC_RSS_TYPE_MASK" data-ref="_M/NQRXC_RSS_TYPE_MASK">NQRXC_RSS_TYPE_MASK</dfn>		__BITS(3,0)</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/NQRXC_PKT_TYPE_ID_MASK" data-ref="_M/NQRXC_PKT_TYPE_ID_MASK">NQRXC_PKT_TYPE_ID_MASK</dfn>		__BITS(11,4)</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/NQRXC_PKT_TYPE_ETQF_INDEX_MASK" data-ref="_M/NQRXC_PKT_TYPE_ETQF_INDEX_MASK">NQRXC_PKT_TYPE_ETQF_INDEX_MASK</dfn>	__BITS(11,4)</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/NQRXC_PKT_TYPE_ETQF_VALID_MASK" data-ref="_M/NQRXC_PKT_TYPE_ETQF_VALID_MASK">NQRXC_PKT_TYPE_ETQF_VALID_MASK</dfn>	__BIT(15)</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/NQRXC_PKT_TYPE_VLAN_MASK" data-ref="_M/NQRXC_PKT_TYPE_VLAN_MASK">NQRXC_PKT_TYPE_VLAN_MASK</dfn> 	__BIT(16)</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/NQRXC_PKT_TYPE_MASK" data-ref="_M/NQRXC_PKT_TYPE_MASK">NQRXC_PKT_TYPE_MASK</dfn>		__BITS(16,4)</u></td></tr>
<tr><th id="259">259</th><td><i>/* __BITS(18,17) is reserved */</i></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/NQRXC_HDRLEN_HIGH_MASK" data-ref="_M/NQRXC_HDRLEN_HIGH_MASK">NQRXC_HDRLEN_HIGH_MASK</dfn>		__BITS(20,19)</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/NQRXC_HDRLEN_LOW_MASK" data-ref="_M/NQRXC_HDRLEN_LOW_MASK">NQRXC_HDRLEN_LOW_MASK</dfn>		__BITS(30,21)</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/NQRXC_SPH_MASK" data-ref="_M/NQRXC_SPH_MASK">NQRXC_SPH_MASK</dfn>			__BIT(31)</u></td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/NQRXC_RSS_TYPE" data-ref="_M/NQRXC_RSS_TYPE">NQRXC_RSS_TYPE</dfn>(misc)	__SHIFTOUT(misc,NQRXC_RSS_TYPE_MASK)</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/NQRXC_PKT_TYPE_ID" data-ref="_M/NQRXC_PKT_TYPE_ID">NQRXC_PKT_TYPE_ID</dfn>(pkttype) \</u></td></tr>
<tr><th id="266">266</th><td><u>		__SHIFTOUT(pkttype,NQRXC_PKT_TYPE_ID_MASK)</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/NQRXC_PKT_TYPE" data-ref="_M/NQRXC_PKT_TYPE">NQRXC_PKT_TYPE</dfn>(misc)	__SHIFTOUT(misc,NQRXC_PKT_TYPE_MASK)</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/NQRXC_PKT_TYPE_ETQF_INDEX" data-ref="_M/NQRXC_PKT_TYPE_ETQF_INDEX">NQRXC_PKT_TYPE_ETQF_INDEX</dfn>(pkttype) \</u></td></tr>
<tr><th id="269">269</th><td><u>		__SHIFTOUT(pkttype,NQRXC_PKT_TYPE_ETQF_INDEX_MASK)</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/NQRXC_PKT_TYPE_ETQF_VALID" data-ref="_M/NQRXC_PKT_TYPE_ETQF_VALID">NQRXC_PKT_TYPE_ETQF_VALID</dfn> NQRXC_PKT_TYPE_ETQF_VALID_MASK</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/NQRXC_PKT_TYPE_VLAN" data-ref="_M/NQRXC_PKT_TYPE_VLAN">NQRXC_PKT_TYPE_VLAN</dfn>	NQRXC_PKT_TYPE_VLAN_MASK</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/NQRXC_HEADER_LEN" data-ref="_M/NQRXC_HEADER_LEN">NQRXC_HEADER_LEN</dfn>(misc)	(__SHIFTOUT(misc,NQRXC_HDRLEN_LOW_MASK) \</u></td></tr>
<tr><th id="273">273</th><td><u>		| __SHIFTOUT(misc,NQRXC_HDRLEN_HIGH_MASK) &lt;&lt; 10)</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/NQRXC_SPH" data-ref="_M/NQRXC_SPH">NQRXC_SPH</dfn>		NQRXC_SPH_MASK</u></td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/NQRXC_RSS_TYPE_NONE" data-ref="_M/NQRXC_RSS_TYPE_NONE">NQRXC_RSS_TYPE_NONE</dfn>		0x0 /* No hash computation done. */</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/NQRXC_RSS_TYPE_TCP_IPV4" data-ref="_M/NQRXC_RSS_TYPE_TCP_IPV4">NQRXC_RSS_TYPE_TCP_IPV4</dfn>		0x1</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/NQRXC_RSS_TYPE_IPV4" data-ref="_M/NQRXC_RSS_TYPE_IPV4">NQRXC_RSS_TYPE_IPV4</dfn>		0x2</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/NQRXC_RSS_TYPE_TCP_IPV6" data-ref="_M/NQRXC_RSS_TYPE_TCP_IPV6">NQRXC_RSS_TYPE_TCP_IPV6</dfn>		0x3</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/NQRXC_RSS_TYPE_IPV6_EX" data-ref="_M/NQRXC_RSS_TYPE_IPV6_EX">NQRXC_RSS_TYPE_IPV6_EX</dfn>		0x4</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/NQRXC_RSS_TYPE_IPV6" data-ref="_M/NQRXC_RSS_TYPE_IPV6">NQRXC_RSS_TYPE_IPV6</dfn>		0x5</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/NQRXC_RSS_TYPE_TCP_IPV6_EX" data-ref="_M/NQRXC_RSS_TYPE_TCP_IPV6_EX">NQRXC_RSS_TYPE_TCP_IPV6_EX</dfn>	0x6</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/NQRXC_RSS_TYPE_UDP_IPV4" data-ref="_M/NQRXC_RSS_TYPE_UDP_IPV4">NQRXC_RSS_TYPE_UDP_IPV4</dfn>		0x7</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/NQRXC_RSS_TYPE_UDP_IPV6" data-ref="_M/NQRXC_RSS_TYPE_UDP_IPV6">NQRXC_RSS_TYPE_UDP_IPV6</dfn>		0x8</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/NQRXC_RSS_TYPE_UDP_IPV6_EX" data-ref="_M/NQRXC_RSS_TYPE_UDP_IPV6_EX">NQRXC_RSS_TYPE_UDP_IPV6_EX</dfn>	0x9</u></td></tr>
<tr><th id="286">286</th><td><i>/*0xA:0xF is reserved. */</i></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/NQRXC_PKT_TYPE_IPV4" data-ref="_M/NQRXC_PKT_TYPE_IPV4">NQRXC_PKT_TYPE_IPV4</dfn>		__BIT(0)</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/NQRXC_PKT_TYPE_IPV4E" data-ref="_M/NQRXC_PKT_TYPE_IPV4E">NQRXC_PKT_TYPE_IPV4E</dfn>		__BIT(1)</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/NQRXC_PKT_TYPE_IPV6" data-ref="_M/NQRXC_PKT_TYPE_IPV6">NQRXC_PKT_TYPE_IPV6</dfn>		__BIT(2)</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/NQRXC_PKT_TYPE_IPV6E" data-ref="_M/NQRXC_PKT_TYPE_IPV6E">NQRXC_PKT_TYPE_IPV6E</dfn>		__BIT(3)</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/NQRXC_PKT_TYPE_TCP" data-ref="_M/NQRXC_PKT_TYPE_TCP">NQRXC_PKT_TYPE_TCP</dfn>		__BIT(4)</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/NQRXC_PKT_TYPE_UDP" data-ref="_M/NQRXC_PKT_TYPE_UDP">NQRXC_PKT_TYPE_UDP</dfn>		__BIT(5)</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/NQRXC_PKT_TYPE_SCTP" data-ref="_M/NQRXC_PKT_TYPE_SCTP">NQRXC_PKT_TYPE_SCTP</dfn>		__BIT(6)</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/NQRXC_PKT_TYPE_NFS" data-ref="_M/NQRXC_PKT_TYPE_NFS">NQRXC_PKT_TYPE_NFS</dfn>		__BIT(7)</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/NQRXC_STATUS_MASK" data-ref="_M/NQRXC_STATUS_MASK">NQRXC_STATUS_MASK</dfn>	__BITS(19,0)</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/NQRXC_ERROR_MASK" data-ref="_M/NQRXC_ERROR_MASK">NQRXC_ERROR_MASK</dfn>	__BITS(31,20)</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/NQRXC_STATUS" data-ref="_M/NQRXC_STATUS">NQRXC_STATUS</dfn>(err_stat)	__SHIFTOUT(err_stat,NQRXC_STATUS_MASK)</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/NQRXC_ERROR" data-ref="_M/NQRXC_ERROR">NQRXC_ERROR</dfn>(err_stat)	__SHIFTOUT(err_stat,NQRXC_ERROR_MASK)</u></td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td><i>/* 2:0 is reserved. */</i></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/NQRXC_ERROR_HB0" data-ref="_M/NQRXC_ERROR_HB0">NQRXC_ERROR_HB0</dfn>		__BIT(3) /* Header Buffer Overflow. */</u></td></tr>
<tr><th id="304">304</th><td><i>/* 6:4 is reserved. */</i></td></tr>
<tr><th id="305">305</th><td><i>/* 8:7 is reserved. */</i></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/NQRXC_ERROR_L4E" data-ref="_M/NQRXC_ERROR_L4E">NQRXC_ERROR_L4E</dfn>		__BIT(9) /* L4 error indication. */</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/NQRXC_ERROR_IPE" data-ref="_M/NQRXC_ERROR_IPE">NQRXC_ERROR_IPE</dfn>		__BIT(10) /* The same as WRX_ER_IPE. */</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/NQRXC_ERROR_RXE" data-ref="_M/NQRXC_ERROR_RXE">NQRXC_ERROR_RXE</dfn>		__BIT(11) /* The same as WRX_ER_RXE. */</u></td></tr>
<tr><th id="309">309</th><td><i>/* XXX Where is WRX_ER_CE, WRX_ER_SE, WRX_ER_SEQ, WRX_ER_CXE error? */</i></td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/NQRXC_STATUS_DD" data-ref="_M/NQRXC_STATUS_DD">NQRXC_STATUS_DD</dfn>		__BIT(0) /* The same as WRX_ST_DD. */</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/NQRXC_STATUS_EOP" data-ref="_M/NQRXC_STATUS_EOP">NQRXC_STATUS_EOP</dfn>	__BIT(1) /* The same as WRX_ST_EOP. */</u></td></tr>
<tr><th id="313">313</th><td><i>/* 2 is reserved */</i></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/NQRXC_STATUS_VP" data-ref="_M/NQRXC_STATUS_VP">NQRXC_STATUS_VP</dfn>		__BIT(3) /* The same as WRX_ST_VP. */</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/NQRXC_STATUS_UDPCS" data-ref="_M/NQRXC_STATUS_UDPCS">NQRXC_STATUS_UDPCS</dfn>	__BIT(4) /* UDP checksum or IP payload checksum. */</u></td></tr>
<tr><th id="316">316</th><td>					 <i>/* XXX in I210 spec, this bit is the same as WRX_ST_BPDU(is "???" comment) */</i></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/NQRXC_STATUS_L4I" data-ref="_M/NQRXC_STATUS_L4I">NQRXC_STATUS_L4I</dfn>	__BIT(5) /* L4 integrity check was done. */</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/NQRXC_STATUS_IPCS" data-ref="_M/NQRXC_STATUS_IPCS">NQRXC_STATUS_IPCS</dfn>	__BIT(6) /* The same as WRX_ST_IPCS. */</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/NQRXC_STATUS_PIF" data-ref="_M/NQRXC_STATUS_PIF">NQRXC_STATUS_PIF</dfn>	__BIT(7) /* The same as WRX_ST_PIF. */</u></td></tr>
<tr><th id="320">320</th><td><i>/* 8 is reserved */</i></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/NQRXC_STATUS_VEXT" data-ref="_M/NQRXC_STATUS_VEXT">NQRXC_STATUS_VEXT</dfn>	__BIT(9) /* First VLAN is found on a bouble VLAN packet. */</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/NQRXC_STATUS_UDPV" data-ref="_M/NQRXC_STATUS_UDPV">NQRXC_STATUS_UDPV</dfn>	__BIT(10) /* The packet contains a valid checksum field in a first fragment UDP IPv4 packet. */</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/NQRXC_STATUS_LLINT" data-ref="_M/NQRXC_STATUS_LLINT">NQRXC_STATUS_LLINT</dfn>	__BIT(11) /* The packet caused an immediate interrupt. */</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/NQRXC_STATUS_STRIPCRC" data-ref="_M/NQRXC_STATUS_STRIPCRC">NQRXC_STATUS_STRIPCRC</dfn>	__BIT(12) /* Ethernet CRC is stripped. */</u></td></tr>
<tr><th id="325">325</th><td><i>/* 14:13 is reserved */</i></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/NQRXC_STATUS_TSIP" data-ref="_M/NQRXC_STATUS_TSIP">NQRXC_STATUS_TSIP</dfn>	__BIT(15) /* Timestamp in packet. */</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/NQRXC_STATUS_TS" data-ref="_M/NQRXC_STATUS_TS">NQRXC_STATUS_TS</dfn>		__BIT(16) /* Time stamped packet. */</u></td></tr>
<tr><th id="328">328</th><td><i>/* 17 is reserved */</i></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/NQRXC_STATUS_LB" data-ref="_M/NQRXC_STATUS_LB">NQRXC_STATUS_LB</dfn>		__BIT(18) /* Sent by a local virtual machine (VM to VM switch indication). */</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/NQRXC_STATUS_MC" data-ref="_M/NQRXC_STATUS_MC">NQRXC_STATUS_MC</dfn>		__BIT(19) /* Packet received from Manageability Controller */</u></td></tr>
<tr><th id="331">331</th><td>					  <i>/* "MBC" in i350 spec */</i></td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><i>/*</i></td></tr>
<tr><th id="334">334</th><td><i> * The Wiseman transmit descriptor.</i></td></tr>
<tr><th id="335">335</th><td><i> *</i></td></tr>
<tr><th id="336">336</th><td><i> * The transmit descriptor ring must be aligned to a 4K boundary,</i></td></tr>
<tr><th id="337">337</th><td><i> * and there must be an even multiple of 8 descriptors in the ring.</i></td></tr>
<tr><th id="338">338</th><td><i> */</i></td></tr>
<tr><th id="339">339</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="wiseman_tx_fields" title='wiseman_tx_fields' data-ref="wiseman_tx_fields" data-ref-filename="wiseman_tx_fields"><a class="type" href="#wiseman_tx_fields" title='wiseman_tx_fields' data-ref="wiseman_tx_fields" data-ref-filename="wiseman_tx_fields">wiseman_tx_fields</a></dfn> {</td></tr>
<tr><th id="340">340</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="wiseman_tx_fields::wtxu_status" title='wiseman_tx_fields::wtxu_status' data-ref="wiseman_tx_fields::wtxu_status" data-ref-filename="wiseman_tx_fields..wtxu_status">wtxu_status</dfn>;		<i>/* Tx status */</i></td></tr>
<tr><th id="341">341</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="decl field" id="wiseman_tx_fields::wtxu_options" title='wiseman_tx_fields::wtxu_options' data-ref="wiseman_tx_fields::wtxu_options" data-ref-filename="wiseman_tx_fields..wtxu_options">wtxu_options</dfn>;		<i>/* options */</i></td></tr>
<tr><th id="342">342</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="decl field" id="wiseman_tx_fields::wtxu_vlan" title='wiseman_tx_fields::wtxu_vlan' data-ref="wiseman_tx_fields::wtxu_vlan" data-ref-filename="wiseman_tx_fields..wtxu_vlan">wtxu_vlan</dfn>;		<i>/* VLAN info */</i></td></tr>
<tr><th id="343">343</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <dfn class="typedef" id="wiseman_txfields_t" title='wiseman_txfields_t' data-type='struct wiseman_tx_fields' data-ref="wiseman_txfields_t" data-ref-filename="wiseman_txfields_t">wiseman_txfields_t</dfn>;</td></tr>
<tr><th id="344">344</th><td><b>typedef</b> <b>struct</b> <dfn class="type def" id="wiseman_txdesc" title='wiseman_txdesc' data-ref="wiseman_txdesc" data-ref-filename="wiseman_txdesc"><a class="type" href="#wiseman_txdesc" title='wiseman_txdesc' data-ref="wiseman_txdesc" data-ref-filename="wiseman_txdesc">wiseman_txdesc</a></dfn> {</td></tr>
<tr><th id="345">345</th><td>	<a class="typedef" href="#wiseman_addr_t" title='wiseman_addr_t' data-type='struct wiseman_addr' data-ref="wiseman_addr_t" data-ref-filename="wiseman_addr_t">wiseman_addr_t</a>	<dfn class="decl field" id="wiseman_txdesc::wtx_addr" title='wiseman_txdesc::wtx_addr' data-ref="wiseman_txdesc::wtx_addr" data-ref-filename="wiseman_txdesc..wtx_addr">wtx_addr</dfn>;	<i>/* buffer address */</i></td></tr>
<tr><th id="346">346</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="wiseman_txdesc::wtx_cmdlen" title='wiseman_txdesc::wtx_cmdlen' data-ref="wiseman_txdesc::wtx_cmdlen" data-ref-filename="wiseman_txdesc..wtx_cmdlen">wtx_cmdlen</dfn>;	<i>/* command and length */</i></td></tr>
<tr><th id="347">347</th><td>	<a class="typedef" href="#wiseman_txfields_t" title='wiseman_txfields_t' data-type='struct wiseman_tx_fields' data-ref="wiseman_txfields_t" data-ref-filename="wiseman_txfields_t">wiseman_txfields_t</a> <dfn class="decl field" id="wiseman_txdesc::wtx_fields" title='wiseman_txdesc::wtx_fields' data-ref="wiseman_txdesc::wtx_fields" data-ref-filename="wiseman_txdesc..wtx_fields">wtx_fields</dfn>;	<i>/* fields; see below */</i></td></tr>
<tr><th id="348">348</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <dfn class="typedef" id="wiseman_txdesc_t" title='wiseman_txdesc_t' data-type='struct wiseman_txdesc' data-ref="wiseman_txdesc_t" data-ref-filename="wiseman_txdesc_t">wiseman_txdesc_t</dfn>;</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td><i>/* Commands for wtx_cmdlen */</i></td></tr>
<tr><th id="351">351</th><td><u>#define	<dfn class="macro" id="_M/WTX_CMD_EOP" data-ref="_M/WTX_CMD_EOP">WTX_CMD_EOP</dfn>	(1U &lt;&lt; 24)	/* end of packet */</u></td></tr>
<tr><th id="352">352</th><td><u>#define	<dfn class="macro" id="_M/WTX_CMD_IFCS" data-ref="_M/WTX_CMD_IFCS">WTX_CMD_IFCS</dfn>	(1U &lt;&lt; 25)	/* insert FCS */</u></td></tr>
<tr><th id="353">353</th><td><u>#define	<dfn class="macro" id="_M/WTX_CMD_RS" data-ref="_M/WTX_CMD_RS">WTX_CMD_RS</dfn>	(1U &lt;&lt; 27)	/* report status */</u></td></tr>
<tr><th id="354">354</th><td><u>#define	<dfn class="macro" id="_M/WTX_CMD_RPS" data-ref="_M/WTX_CMD_RPS">WTX_CMD_RPS</dfn>	(1U &lt;&lt; 28)	/* report packet sent */</u></td></tr>
<tr><th id="355">355</th><td><u>#define	<dfn class="macro" id="_M/WTX_CMD_DEXT" data-ref="_M/WTX_CMD_DEXT">WTX_CMD_DEXT</dfn>	(1U &lt;&lt; 29)	/* descriptor extension */</u></td></tr>
<tr><th id="356">356</th><td><u>#define	<dfn class="macro" id="_M/WTX_CMD_VLE" data-ref="_M/WTX_CMD_VLE">WTX_CMD_VLE</dfn>	(1U &lt;&lt; 30)	/* VLAN enable */</u></td></tr>
<tr><th id="357">357</th><td><u>#define	<dfn class="macro" id="_M/WTX_CMD_IDE" data-ref="_M/WTX_CMD_IDE">WTX_CMD_IDE</dfn>	(1U &lt;&lt; 31)	/* interrupt delay enable */</u></td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><i>/* Descriptor types (if DEXT is set) */</i></td></tr>
<tr><th id="360">360</th><td><u>#define	<dfn class="macro" id="_M/WTX_DTYP_C" data-ref="_M/WTX_DTYP_C">WTX_DTYP_C</dfn>	(0U &lt;&lt; 20)	/* context */</u></td></tr>
<tr><th id="361">361</th><td><u>#define	<dfn class="macro" id="_M/WTX_DTYP_D" data-ref="_M/WTX_DTYP_D">WTX_DTYP_D</dfn>	(1U &lt;&lt; 20)	/* data */</u></td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><i>/* wtx_fields status bits */</i></td></tr>
<tr><th id="364">364</th><td><u>#define	<dfn class="macro" id="_M/WTX_ST_DD" data-ref="_M/WTX_ST_DD">WTX_ST_DD</dfn>	(1U &lt;&lt; 0)	/* descriptor done */</u></td></tr>
<tr><th id="365">365</th><td><u>#define	<dfn class="macro" id="_M/WTX_ST_EC" data-ref="_M/WTX_ST_EC">WTX_ST_EC</dfn>	(1U &lt;&lt; 1)	/* excessive collisions */</u></td></tr>
<tr><th id="366">366</th><td><u>#define	<dfn class="macro" id="_M/WTX_ST_LC" data-ref="_M/WTX_ST_LC">WTX_ST_LC</dfn>	(1U &lt;&lt; 2)	/* late collision */</u></td></tr>
<tr><th id="367">367</th><td><u>#define	<dfn class="macro" id="_M/WTX_ST_TU" data-ref="_M/WTX_ST_TU">WTX_ST_TU</dfn>	(1U &lt;&lt; 3)	/* transmit underrun */</u></td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><i>/* wtx_fields option bits for IP/TCP/UDP checksum offload */</i></td></tr>
<tr><th id="370">370</th><td><u>#define	<dfn class="macro" id="_M/WTX_IXSM" data-ref="_M/WTX_IXSM">WTX_IXSM</dfn>	(1U &lt;&lt; 0)	/* IP checksum offload */</u></td></tr>
<tr><th id="371">371</th><td><u>#define	<dfn class="macro" id="_M/WTX_TXSM" data-ref="_M/WTX_TXSM">WTX_TXSM</dfn>	(1U &lt;&lt; 1)	/* TCP/UDP checksum offload */</u></td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><i>/* Maximum payload per Tx descriptor */</i></td></tr>
<tr><th id="374">374</th><td><u>#define	<dfn class="macro" id="_M/WTX_MAX_LEN" data-ref="_M/WTX_MAX_LEN">WTX_MAX_LEN</dfn>	4096</u></td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><i>/*</i></td></tr>
<tr><th id="377">377</th><td><i> * The Livengood TCP/IP context descriptor.</i></td></tr>
<tr><th id="378">378</th><td><i> */</i></td></tr>
<tr><th id="379">379</th><td><b>struct</b> <dfn class="type def" id="livengood_tcpip_ctxdesc" title='livengood_tcpip_ctxdesc' data-ref="livengood_tcpip_ctxdesc" data-ref-filename="livengood_tcpip_ctxdesc">livengood_tcpip_ctxdesc</dfn> {</td></tr>
<tr><th id="380">380</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="livengood_tcpip_ctxdesc::tcpip_ipcs" title='livengood_tcpip_ctxdesc::tcpip_ipcs' data-ref="livengood_tcpip_ctxdesc::tcpip_ipcs" data-ref-filename="livengood_tcpip_ctxdesc..tcpip_ipcs">tcpip_ipcs</dfn>;	<i>/* IP checksum context */</i></td></tr>
<tr><th id="381">381</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="livengood_tcpip_ctxdesc::tcpip_tucs" title='livengood_tcpip_ctxdesc::tcpip_tucs' data-ref="livengood_tcpip_ctxdesc::tcpip_tucs" data-ref-filename="livengood_tcpip_ctxdesc..tcpip_tucs">tcpip_tucs</dfn>;	<i>/* TCP/UDP checksum context */</i></td></tr>
<tr><th id="382">382</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="livengood_tcpip_ctxdesc::tcpip_cmdlen" title='livengood_tcpip_ctxdesc::tcpip_cmdlen' data-ref="livengood_tcpip_ctxdesc::tcpip_cmdlen" data-ref-filename="livengood_tcpip_ctxdesc..tcpip_cmdlen">tcpip_cmdlen</dfn>;</td></tr>
<tr><th id="383">383</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="livengood_tcpip_ctxdesc::tcpip_seg" title='livengood_tcpip_ctxdesc::tcpip_seg' data-ref="livengood_tcpip_ctxdesc::tcpip_seg" data-ref-filename="livengood_tcpip_ctxdesc..tcpip_seg">tcpip_seg</dfn>;	<i>/* TCP segmentation context */</i></td></tr>
<tr><th id="384">384</th><td>};</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><i>/* commands for context descriptors */</i></td></tr>
<tr><th id="387">387</th><td><u>#define	<dfn class="macro" id="_M/WTX_TCPIP_CMD_TCP" data-ref="_M/WTX_TCPIP_CMD_TCP">WTX_TCPIP_CMD_TCP</dfn>	(1U &lt;&lt; 24)	/* 1 = TCP, 0 = UDP */</u></td></tr>
<tr><th id="388">388</th><td><u>#define	<dfn class="macro" id="_M/WTX_TCPIP_CMD_IP" data-ref="_M/WTX_TCPIP_CMD_IP">WTX_TCPIP_CMD_IP</dfn>	(1U &lt;&lt; 25)	/* 1 = IPv4, 0 = IPv6 */</u></td></tr>
<tr><th id="389">389</th><td><u>#define	<dfn class="macro" id="_M/WTX_TCPIP_CMD_TSE" data-ref="_M/WTX_TCPIP_CMD_TSE">WTX_TCPIP_CMD_TSE</dfn>	(1U &lt;&lt; 26)	/* segmentation context valid */</u></td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td><u>#define	<dfn class="macro" id="_M/WTX_TCPIP_IPCSS" data-ref="_M/WTX_TCPIP_IPCSS">WTX_TCPIP_IPCSS</dfn>(x)	((x) &lt;&lt; 0)	/* checksum start */</u></td></tr>
<tr><th id="392">392</th><td><u>#define	<dfn class="macro" id="_M/WTX_TCPIP_IPCSO" data-ref="_M/WTX_TCPIP_IPCSO">WTX_TCPIP_IPCSO</dfn>(x)	((x) &lt;&lt; 8)	/* checksum value offset */</u></td></tr>
<tr><th id="393">393</th><td><u>#define	<dfn class="macro" id="_M/WTX_TCPIP_IPCSE" data-ref="_M/WTX_TCPIP_IPCSE">WTX_TCPIP_IPCSE</dfn>(x)	((x) &lt;&lt; 16)	/* checksum end */</u></td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><u>#define	<dfn class="macro" id="_M/WTX_TCPIP_TUCSS" data-ref="_M/WTX_TCPIP_TUCSS">WTX_TCPIP_TUCSS</dfn>(x)	((x) &lt;&lt; 0)	/* checksum start */</u></td></tr>
<tr><th id="396">396</th><td><u>#define	<dfn class="macro" id="_M/WTX_TCPIP_TUCSO" data-ref="_M/WTX_TCPIP_TUCSO">WTX_TCPIP_TUCSO</dfn>(x)	((x) &lt;&lt; 8)	/* checksum value offset */</u></td></tr>
<tr><th id="397">397</th><td><u>#define	<dfn class="macro" id="_M/WTX_TCPIP_TUCSE" data-ref="_M/WTX_TCPIP_TUCSE">WTX_TCPIP_TUCSE</dfn>(x)	((x) &lt;&lt; 16)	/* checksum end */</u></td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><u>#define	<dfn class="macro" id="_M/WTX_TCPIP_SEG_STATUS" data-ref="_M/WTX_TCPIP_SEG_STATUS">WTX_TCPIP_SEG_STATUS</dfn>(x)	((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="400">400</th><td><u>#define	<dfn class="macro" id="_M/WTX_TCPIP_SEG_HDRLEN" data-ref="_M/WTX_TCPIP_SEG_HDRLEN">WTX_TCPIP_SEG_HDRLEN</dfn>(x)	((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="401">401</th><td><u>#define	<dfn class="macro" id="_M/WTX_TCPIP_SEG_MSS" data-ref="_M/WTX_TCPIP_SEG_MSS">WTX_TCPIP_SEG_MSS</dfn>(x)	((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><i>/*</i></td></tr>
<tr><th id="404">404</th><td><i> * PCI config registers used by the Wiseman.</i></td></tr>
<tr><th id="405">405</th><td><i> */</i></td></tr>
<tr><th id="406">406</th><td><u>#define	<dfn class="macro" id="_M/WM_PCI_MMBA" data-ref="_M/WM_PCI_MMBA">WM_PCI_MMBA</dfn>	PCI_MAPREG_START</u></td></tr>
<tr><th id="407">407</th><td><i>/* registers for FLASH access on ICH8 */</i></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/WM_ICH8_FLASH" data-ref="_M/WM_ICH8_FLASH">WM_ICH8_FLASH</dfn>	0x0014</u></td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/WM_PCI_LTR_CAP_LPT" data-ref="_M/WM_PCI_LTR_CAP_LPT">WM_PCI_LTR_CAP_LPT</dfn>	0xa8</u></td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><i>/* XXX Only for PCH_SPT? */</i></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/WM_PCI_DESCRING_STATUS" data-ref="_M/WM_PCI_DESCRING_STATUS">WM_PCI_DESCRING_STATUS</dfn>	0xe4</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/DESCRING_STATUS_FLUSH_REQ" data-ref="_M/DESCRING_STATUS_FLUSH_REQ">DESCRING_STATUS_FLUSH_REQ</dfn>	__BIT(8)</u></td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td><i>/*</i></td></tr>
<tr><th id="417">417</th><td><i> * Wiseman Control/Status Registers.</i></td></tr>
<tr><th id="418">418</th><td><i> */</i></td></tr>
<tr><th id="419">419</th><td><u>#define	<dfn class="macro" id="_M/WMREG_CTRL" data-ref="_M/WMREG_CTRL">WMREG_CTRL</dfn>	0x0000	/* Device Control Register */</u></td></tr>
<tr><th id="420">420</th><td><u>#define	<dfn class="macro" id="_M/CTRL_FD" data-ref="_M/CTRL_FD">CTRL_FD</dfn>		(1U &lt;&lt; 0)	/* full duplex */</u></td></tr>
<tr><th id="421">421</th><td><u>#define	<dfn class="macro" id="_M/CTRL_BEM" data-ref="_M/CTRL_BEM">CTRL_BEM</dfn>	(1U &lt;&lt; 1)	/* big-endian mode */</u></td></tr>
<tr><th id="422">422</th><td><u>#define	<dfn class="macro" id="_M/CTRL_PRIOR" data-ref="_M/CTRL_PRIOR">CTRL_PRIOR</dfn>	(1U &lt;&lt; 2)	/* 0 = receive, 1 = fair */</u></td></tr>
<tr><th id="423">423</th><td><u>#define	<dfn class="macro" id="_M/CTRL_GIO_M_DIS" data-ref="_M/CTRL_GIO_M_DIS">CTRL_GIO_M_DIS</dfn>	(1U &lt;&lt; 2)	/* disabl PCI master access */</u></td></tr>
<tr><th id="424">424</th><td><u>#define	<dfn class="macro" id="_M/CTRL_LRST" data-ref="_M/CTRL_LRST">CTRL_LRST</dfn>	(1U &lt;&lt; 3)	/* link reset */</u></td></tr>
<tr><th id="425">425</th><td><u>#define	<dfn class="macro" id="_M/CTRL_ASDE" data-ref="_M/CTRL_ASDE">CTRL_ASDE</dfn>	(1U &lt;&lt; 5)	/* auto speed detect enable */</u></td></tr>
<tr><th id="426">426</th><td><u>#define	<dfn class="macro" id="_M/CTRL_SLU" data-ref="_M/CTRL_SLU">CTRL_SLU</dfn>	(1U &lt;&lt; 6)	/* set link up */</u></td></tr>
<tr><th id="427">427</th><td><u>#define	<dfn class="macro" id="_M/CTRL_ILOS" data-ref="_M/CTRL_ILOS">CTRL_ILOS</dfn>	(1U &lt;&lt; 7)	/* invert loss of signal */</u></td></tr>
<tr><th id="428">428</th><td><u>#define	<dfn class="macro" id="_M/CTRL_SPEED" data-ref="_M/CTRL_SPEED">CTRL_SPEED</dfn>(x)	((x) &lt;&lt; 8)	/* speed (Livengood) */</u></td></tr>
<tr><th id="429">429</th><td><u>#define	<dfn class="macro" id="_M/CTRL_SPEED_10" data-ref="_M/CTRL_SPEED_10">CTRL_SPEED_10</dfn>	CTRL_SPEED(0)</u></td></tr>
<tr><th id="430">430</th><td><u>#define	<dfn class="macro" id="_M/CTRL_SPEED_100" data-ref="_M/CTRL_SPEED_100">CTRL_SPEED_100</dfn>	CTRL_SPEED(1)</u></td></tr>
<tr><th id="431">431</th><td><u>#define	<dfn class="macro" id="_M/CTRL_SPEED_1000" data-ref="_M/CTRL_SPEED_1000">CTRL_SPEED_1000</dfn>	CTRL_SPEED(2)</u></td></tr>
<tr><th id="432">432</th><td><u>#define	<dfn class="macro" id="_M/CTRL_SPEED_MASK" data-ref="_M/CTRL_SPEED_MASK">CTRL_SPEED_MASK</dfn>	CTRL_SPEED(3)</u></td></tr>
<tr><th id="433">433</th><td><u>#define	<dfn class="macro" id="_M/CTRL_FRCSPD" data-ref="_M/CTRL_FRCSPD">CTRL_FRCSPD</dfn>	(1U &lt;&lt; 11)	/* force speed (Livengood) */</u></td></tr>
<tr><th id="434">434</th><td><u>#define	<dfn class="macro" id="_M/CTRL_FRCFDX" data-ref="_M/CTRL_FRCFDX">CTRL_FRCFDX</dfn>	(1U &lt;&lt; 12)	/* force full-duplex (Livengood) */</u></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/CTRL_D_UD_EN" data-ref="_M/CTRL_D_UD_EN">CTRL_D_UD_EN</dfn>	(1U &lt;&lt; 13)	/* Dock/Undock enable */</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/CTRL_D_UD_POL" data-ref="_M/CTRL_D_UD_POL">CTRL_D_UD_POL</dfn>	(1U &lt;&lt; 14)	/* Defined polarity of Dock/Undock indication in SDP[0] */</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/CTRL_F_PHY_R" data-ref="_M/CTRL_F_PHY_R">CTRL_F_PHY_R</dfn> 	(1U &lt;&lt; 15)	/* Reset both PHY ports, through PHYRST_N pin */</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/CTRL_EXT_LINK_EN" data-ref="_M/CTRL_EXT_LINK_EN">CTRL_EXT_LINK_EN</dfn> (1U &lt;&lt; 16)	/* enable link status from external LINK_0 and LINK_1 pins */</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/CTRL_LANPHYPC_OVERRIDE" data-ref="_M/CTRL_LANPHYPC_OVERRIDE">CTRL_LANPHYPC_OVERRIDE</dfn> (1U &lt;&lt; 16) /* SW control of LANPHYPC */</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/CTRL_LANPHYPC_VALUE" data-ref="_M/CTRL_LANPHYPC_VALUE">CTRL_LANPHYPC_VALUE</dfn> (1U &lt;&lt; 17)	/* SW value of LANPHYPC */</u></td></tr>
<tr><th id="441">441</th><td><u>#define	<dfn class="macro" id="_M/CTRL_SWDPINS_SHIFT" data-ref="_M/CTRL_SWDPINS_SHIFT">CTRL_SWDPINS_SHIFT</dfn>	18</u></td></tr>
<tr><th id="442">442</th><td><u>#define	<dfn class="macro" id="_M/CTRL_SWDPINS_MASK" data-ref="_M/CTRL_SWDPINS_MASK">CTRL_SWDPINS_MASK</dfn>	0x0f</u></td></tr>
<tr><th id="443">443</th><td><u>#define	<dfn class="macro" id="_M/CTRL_SWDPIN" data-ref="_M/CTRL_SWDPIN">CTRL_SWDPIN</dfn>(x)		(1U &lt;&lt; (CTRL_SWDPINS_SHIFT + (x)))</u></td></tr>
<tr><th id="444">444</th><td><u>#define	<dfn class="macro" id="_M/CTRL_SWDPIO_SHIFT" data-ref="_M/CTRL_SWDPIO_SHIFT">CTRL_SWDPIO_SHIFT</dfn>	22</u></td></tr>
<tr><th id="445">445</th><td><u>#define	<dfn class="macro" id="_M/CTRL_SWDPIO_MASK" data-ref="_M/CTRL_SWDPIO_MASK">CTRL_SWDPIO_MASK</dfn>	0x0f</u></td></tr>
<tr><th id="446">446</th><td><u>#define	<dfn class="macro" id="_M/CTRL_SWDPIO" data-ref="_M/CTRL_SWDPIO">CTRL_SWDPIO</dfn>(x)		(1U &lt;&lt; (CTRL_SWDPIO_SHIFT + (x)))</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/CTRL_MEHE" data-ref="_M/CTRL_MEHE">CTRL_MEHE</dfn>	(1U &lt;&lt; 19)	/* Memory Error Handling Enable(I217)*/</u></td></tr>
<tr><th id="448">448</th><td><u>#define	<dfn class="macro" id="_M/CTRL_RST" data-ref="_M/CTRL_RST">CTRL_RST</dfn>	(1U &lt;&lt; 26)	/* device reset */</u></td></tr>
<tr><th id="449">449</th><td><u>#define	<dfn class="macro" id="_M/CTRL_RFCE" data-ref="_M/CTRL_RFCE">CTRL_RFCE</dfn>	(1U &lt;&lt; 27)	/* Rx flow control enable */</u></td></tr>
<tr><th id="450">450</th><td><u>#define	<dfn class="macro" id="_M/CTRL_TFCE" data-ref="_M/CTRL_TFCE">CTRL_TFCE</dfn>	(1U &lt;&lt; 28)	/* Tx flow control enable */</u></td></tr>
<tr><th id="451">451</th><td><u>#define	<dfn class="macro" id="_M/CTRL_VME" data-ref="_M/CTRL_VME">CTRL_VME</dfn>	(1U &lt;&lt; 30)	/* VLAN Mode Enable */</u></td></tr>
<tr><th id="452">452</th><td><u>#define	<dfn class="macro" id="_M/CTRL_PHY_RESET" data-ref="_M/CTRL_PHY_RESET">CTRL_PHY_RESET</dfn>	(1U &lt;&lt; 31)	/* PHY reset (Cordova) */</u></td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td><u>#define	<dfn class="macro" id="_M/WMREG_CTRL_SHADOW" data-ref="_M/WMREG_CTRL_SHADOW">WMREG_CTRL_SHADOW</dfn> 0x0004	/* Device Control Register (shadow) */</u></td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><u>#define	<dfn class="macro" id="_M/WMREG_STATUS" data-ref="_M/WMREG_STATUS">WMREG_STATUS</dfn>	0x0008	/* Device Status Register */</u></td></tr>
<tr><th id="457">457</th><td><u>#define	<dfn class="macro" id="_M/STATUS_FD" data-ref="_M/STATUS_FD">STATUS_FD</dfn>	(1U &lt;&lt; 0)	/* full duplex */</u></td></tr>
<tr><th id="458">458</th><td><u>#define	<dfn class="macro" id="_M/STATUS_LU" data-ref="_M/STATUS_LU">STATUS_LU</dfn>	(1U &lt;&lt; 1)	/* link up */</u></td></tr>
<tr><th id="459">459</th><td><u>#define	<dfn class="macro" id="_M/STATUS_TCKOK" data-ref="_M/STATUS_TCKOK">STATUS_TCKOK</dfn>	(1U &lt;&lt; 2)	/* Tx clock running */</u></td></tr>
<tr><th id="460">460</th><td><u>#define	<dfn class="macro" id="_M/STATUS_RBCOK" data-ref="_M/STATUS_RBCOK">STATUS_RBCOK</dfn>	(1U &lt;&lt; 3)	/* Rx clock running */</u></td></tr>
<tr><th id="461">461</th><td><u>#define	<dfn class="macro" id="_M/STATUS_FUNCID_SHIFT" data-ref="_M/STATUS_FUNCID_SHIFT">STATUS_FUNCID_SHIFT</dfn> 2		/* 82546 function ID */</u></td></tr>
<tr><th id="462">462</th><td><u>#define	<dfn class="macro" id="_M/STATUS_FUNCID_MASK" data-ref="_M/STATUS_FUNCID_MASK">STATUS_FUNCID_MASK</dfn>  3		/* ... */</u></td></tr>
<tr><th id="463">463</th><td><u>#define	<dfn class="macro" id="_M/STATUS_TXOFF" data-ref="_M/STATUS_TXOFF">STATUS_TXOFF</dfn>	(1U &lt;&lt; 4)	/* Tx paused */</u></td></tr>
<tr><th id="464">464</th><td><u>#define	<dfn class="macro" id="_M/STATUS_TBIMODE" data-ref="_M/STATUS_TBIMODE">STATUS_TBIMODE</dfn>	(1U &lt;&lt; 5)	/* fiber mode (Livengood) */</u></td></tr>
<tr><th id="465">465</th><td><u>#define	<dfn class="macro" id="_M/STATUS_SPEED" data-ref="_M/STATUS_SPEED">STATUS_SPEED</dfn>	__BITS(7, 6)	/* speed indication */</u></td></tr>
<tr><th id="466">466</th><td><u>#define	<dfn class="macro" id="_M/STATUS_SPEED_10" data-ref="_M/STATUS_SPEED_10">STATUS_SPEED_10</dfn>	  0</u></td></tr>
<tr><th id="467">467</th><td><u>#define	<dfn class="macro" id="_M/STATUS_SPEED_100" data-ref="_M/STATUS_SPEED_100">STATUS_SPEED_100</dfn>  1</u></td></tr>
<tr><th id="468">468</th><td><u>#define	<dfn class="macro" id="_M/STATUS_SPEED_1000" data-ref="_M/STATUS_SPEED_1000">STATUS_SPEED_1000</dfn> 2</u></td></tr>
<tr><th id="469">469</th><td><u>#define	<dfn class="macro" id="_M/STATUS_ASDV" data-ref="_M/STATUS_ASDV">STATUS_ASDV</dfn>(x)	((x) &lt;&lt; 8)	/* auto speed det. val. (Livengood) */</u></td></tr>
<tr><th id="470">470</th><td><u>#define	<dfn class="macro" id="_M/STATUS_LAN_INIT_DONE" data-ref="_M/STATUS_LAN_INIT_DONE">STATUS_LAN_INIT_DONE</dfn> (1U &lt;&lt; 9)	/* Lan Init Completion by NVM */</u></td></tr>
<tr><th id="471">471</th><td><u>#define	<dfn class="macro" id="_M/STATUS_MTXCKOK" data-ref="_M/STATUS_MTXCKOK">STATUS_MTXCKOK</dfn>	(1U &lt;&lt; 10)	/* MTXD clock running */</u></td></tr>
<tr><th id="472">472</th><td><u>#define	<dfn class="macro" id="_M/STATUS_PHYRA" data-ref="_M/STATUS_PHYRA">STATUS_PHYRA</dfn>	(1U &lt;&lt; 10)	/* PHY Reset Asserted (PCH) */</u></td></tr>
<tr><th id="473">473</th><td><u>#define	<dfn class="macro" id="_M/STATUS_PCI66" data-ref="_M/STATUS_PCI66">STATUS_PCI66</dfn>	(1U &lt;&lt; 11)	/* 66MHz bus (Livengood) */</u></td></tr>
<tr><th id="474">474</th><td><u>#define	<dfn class="macro" id="_M/STATUS_BUS64" data-ref="_M/STATUS_BUS64">STATUS_BUS64</dfn>	(1U &lt;&lt; 12)	/* 64-bit bus (Livengood) */</u></td></tr>
<tr><th id="475">475</th><td><u>#define	<dfn class="macro" id="_M/STATUS_2P5_SKU" data-ref="_M/STATUS_2P5_SKU">STATUS_2P5_SKU</dfn>	__BIT(12)	/* Value of the 2.5GBE SKU strap */</u></td></tr>
<tr><th id="476">476</th><td><u>#define	<dfn class="macro" id="_M/STATUS_PCIX_MODE" data-ref="_M/STATUS_PCIX_MODE">STATUS_PCIX_MODE</dfn> (1U &lt;&lt; 13)	/* PCIX mode (Cordova) */</u></td></tr>
<tr><th id="477">477</th><td><u>#define	<dfn class="macro" id="_M/STATUS_2P5_SKU_OVER" data-ref="_M/STATUS_2P5_SKU_OVER">STATUS_2P5_SKU_OVER</dfn> __BIT(13)	/* Value of the 2.5GBE SKU override */</u></td></tr>
<tr><th id="478">478</th><td><u>#define	<dfn class="macro" id="_M/STATUS_PCIXSPD" data-ref="_M/STATUS_PCIXSPD">STATUS_PCIXSPD</dfn>(x) ((x) &lt;&lt; 14)	/* PCIX speed indication (Cordova) */</u></td></tr>
<tr><th id="479">479</th><td><u>#define	<dfn class="macro" id="_M/STATUS_PCIXSPD_50_66" data-ref="_M/STATUS_PCIXSPD_50_66">STATUS_PCIXSPD_50_66</dfn>   STATUS_PCIXSPD(0)</u></td></tr>
<tr><th id="480">480</th><td><u>#define	<dfn class="macro" id="_M/STATUS_PCIXSPD_66_100" data-ref="_M/STATUS_PCIXSPD_66_100">STATUS_PCIXSPD_66_100</dfn>  STATUS_PCIXSPD(1)</u></td></tr>
<tr><th id="481">481</th><td><u>#define	<dfn class="macro" id="_M/STATUS_PCIXSPD_100_133" data-ref="_M/STATUS_PCIXSPD_100_133">STATUS_PCIXSPD_100_133</dfn> STATUS_PCIXSPD(2)</u></td></tr>
<tr><th id="482">482</th><td><u>#define	<dfn class="macro" id="_M/STATUS_PCIXSPD_MASK" data-ref="_M/STATUS_PCIXSPD_MASK">STATUS_PCIXSPD_MASK</dfn>    STATUS_PCIXSPD(3)</u></td></tr>
<tr><th id="483">483</th><td><u>#define	<dfn class="macro" id="_M/STATUS_GIO_M_ENA" data-ref="_M/STATUS_GIO_M_ENA">STATUS_GIO_M_ENA</dfn> (1U &lt;&lt; 19)	/* GIO master enable */</u></td></tr>
<tr><th id="484">484</th><td><u>#define	<dfn class="macro" id="_M/STATUS_DEV_RST_SET" data-ref="_M/STATUS_DEV_RST_SET">STATUS_DEV_RST_SET</dfn> (1U &lt;&lt; 20)	/* Device Reset Set */</u></td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td><i>/* Strapping Option Register (PCH_SPT and newer) */</i></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/WMREG_STRAP" data-ref="_M/WMREG_STRAP">WMREG_STRAP</dfn>	0x000c</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/STRAP_NVMSIZE" data-ref="_M/STRAP_NVMSIZE">STRAP_NVMSIZE</dfn>	__BITS(1, 6)</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/STRAP_FREQ" data-ref="_M/STRAP_FREQ">STRAP_FREQ</dfn>	__BITS(12, 13)</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/STRAP_SMBUSADDR" data-ref="_M/STRAP_SMBUSADDR">STRAP_SMBUSADDR</dfn>	__BITS(17, 23)</u></td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td><u>#define	<dfn class="macro" id="_M/WMREG_EECD" data-ref="_M/WMREG_EECD">WMREG_EECD</dfn>	0x0010	/* EEPROM Control Register */</u></td></tr>
<tr><th id="493">493</th><td><u>#define	<dfn class="macro" id="_M/EECD_SK" data-ref="_M/EECD_SK">EECD_SK</dfn>		(1U &lt;&lt; 0)	/* clock */</u></td></tr>
<tr><th id="494">494</th><td><u>#define	<dfn class="macro" id="_M/EECD_CS" data-ref="_M/EECD_CS">EECD_CS</dfn>		(1U &lt;&lt; 1)	/* chip select */</u></td></tr>
<tr><th id="495">495</th><td><u>#define	<dfn class="macro" id="_M/EECD_DI" data-ref="_M/EECD_DI">EECD_DI</dfn>		(1U &lt;&lt; 2)	/* data in */</u></td></tr>
<tr><th id="496">496</th><td><u>#define	<dfn class="macro" id="_M/EECD_DO" data-ref="_M/EECD_DO">EECD_DO</dfn>		(1U &lt;&lt; 3)	/* data out */</u></td></tr>
<tr><th id="497">497</th><td><u>#define	<dfn class="macro" id="_M/EECD_FWE" data-ref="_M/EECD_FWE">EECD_FWE</dfn>(x)	((x) &lt;&lt; 4)	/* flash write enable control */</u></td></tr>
<tr><th id="498">498</th><td><u>#define	<dfn class="macro" id="_M/EECD_FWE_DISABLED" data-ref="_M/EECD_FWE_DISABLED">EECD_FWE_DISABLED</dfn> EECD_FWE(1)</u></td></tr>
<tr><th id="499">499</th><td><u>#define	<dfn class="macro" id="_M/EECD_FWE_ENABLED" data-ref="_M/EECD_FWE_ENABLED">EECD_FWE_ENABLED</dfn>  EECD_FWE(2)</u></td></tr>
<tr><th id="500">500</th><td><u>#define	<dfn class="macro" id="_M/EECD_EE_REQ" data-ref="_M/EECD_EE_REQ">EECD_EE_REQ</dfn>	(1U &lt;&lt; 6)	/* (shared) EEPROM request */</u></td></tr>
<tr><th id="501">501</th><td><u>#define	<dfn class="macro" id="_M/EECD_EE_GNT" data-ref="_M/EECD_EE_GNT">EECD_EE_GNT</dfn>	(1U &lt;&lt; 7)	/* (shared) EEPROM grant */</u></td></tr>
<tr><th id="502">502</th><td><u>#define	<dfn class="macro" id="_M/EECD_EE_PRES" data-ref="_M/EECD_EE_PRES">EECD_EE_PRES</dfn>	(1U &lt;&lt; 8)	/* EEPROM present */</u></td></tr>
<tr><th id="503">503</th><td><u>#define	<dfn class="macro" id="_M/EECD_EE_SIZE" data-ref="_M/EECD_EE_SIZE">EECD_EE_SIZE</dfn>	(1U &lt;&lt; 9)	/* EEPROM size</u></td></tr>
<tr><th id="504">504</th><td><u>					   (0 = 64 word, 1 = 256 word) */</u></td></tr>
<tr><th id="505">505</th><td><u>#define	<dfn class="macro" id="_M/EECD_EE_AUTORD" data-ref="_M/EECD_EE_AUTORD">EECD_EE_AUTORD</dfn>	(1U &lt;&lt; 9)	/* auto read done */</u></td></tr>
<tr><th id="506">506</th><td><u>#define	<dfn class="macro" id="_M/EECD_EE_ABITS" data-ref="_M/EECD_EE_ABITS">EECD_EE_ABITS</dfn>	(1U &lt;&lt; 10)	/* EEPROM address bits</u></td></tr>
<tr><th id="507">507</th><td><u>					   (based on type) */</u></td></tr>
<tr><th id="508">508</th><td><u>#define	<dfn class="macro" id="_M/EECD_EE_SIZE_EX_MASK" data-ref="_M/EECD_EE_SIZE_EX_MASK">EECD_EE_SIZE_EX_MASK</dfn> __BITS(14,11) /* EEPROM size for new devices */</u></td></tr>
<tr><th id="509">509</th><td><u>#define	<dfn class="macro" id="_M/EECD_EE_TYPE" data-ref="_M/EECD_EE_TYPE">EECD_EE_TYPE</dfn>	(1U &lt;&lt; 13)	/* EEPROM type</u></td></tr>
<tr><th id="510">510</th><td><u>					   (0 = Microwire, 1 = SPI) */</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/EECD_SEC1VAL" data-ref="_M/EECD_SEC1VAL">EECD_SEC1VAL</dfn>	(1U &lt;&lt; 22)	/* Sector One Valid */</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/EECD_SEC1VAL_VALMASK" data-ref="_M/EECD_SEC1VAL_VALMASK">EECD_SEC1VAL_VALMASK</dfn> (EECD_EE_AUTORD | EECD_EE_PRES) /* Valid Mask */</u></td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td><u>#define	<dfn class="macro" id="_M/WMREG_FEXTNVM6" data-ref="_M/WMREG_FEXTNVM6">WMREG_FEXTNVM6</dfn>	0x0010	/* Future Extended NVM 6 */</u></td></tr>
<tr><th id="515">515</th><td><u>#define	<dfn class="macro" id="_M/FEXTNVM6_REQ_PLL_CLK" data-ref="_M/FEXTNVM6_REQ_PLL_CLK">FEXTNVM6_REQ_PLL_CLK</dfn>	__BIT(8)</u></td></tr>
<tr><th id="516">516</th><td><u>#define	<dfn class="macro" id="_M/FEXTNVM6_ENABLE_K1_ENTRY_CONDITION" data-ref="_M/FEXTNVM6_ENABLE_K1_ENTRY_CONDITION">FEXTNVM6_ENABLE_K1_ENTRY_CONDITION</dfn> __BIT(9)</u></td></tr>
<tr><th id="517">517</th><td><u>#define	<dfn class="macro" id="_M/FEXTNVM6_K1_OFF_ENABLE" data-ref="_M/FEXTNVM6_K1_OFF_ENABLE">FEXTNVM6_K1_OFF_ENABLE</dfn>	__BIT(31)</u></td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td><u>#define	<dfn class="macro" id="_M/WMREG_EERD" data-ref="_M/WMREG_EERD">WMREG_EERD</dfn>	0x0014	/* EEPROM read */</u></td></tr>
<tr><th id="520">520</th><td><u>#define	<dfn class="macro" id="_M/EERD_DONE" data-ref="_M/EERD_DONE">EERD_DONE</dfn>	0x02    /* done bit */</u></td></tr>
<tr><th id="521">521</th><td><u>#define	<dfn class="macro" id="_M/EERD_START" data-ref="_M/EERD_START">EERD_START</dfn>	0x01	/* First bit for telling part to start operation */</u></td></tr>
<tr><th id="522">522</th><td><u>#define	<dfn class="macro" id="_M/EERD_ADDR_SHIFT" data-ref="_M/EERD_ADDR_SHIFT">EERD_ADDR_SHIFT</dfn>	2	/* Shift to the address bits */</u></td></tr>
<tr><th id="523">523</th><td><u>#define	<dfn class="macro" id="_M/EERD_DATA_SHIFT" data-ref="_M/EERD_DATA_SHIFT">EERD_DATA_SHIFT</dfn>	16	/* Offset to data in EEPROM read/write registers */</u></td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><u>#define	<dfn class="macro" id="_M/WMREG_CTRL_EXT" data-ref="_M/WMREG_CTRL_EXT">WMREG_CTRL_EXT</dfn>	0x0018	/* Extended Device Control Register */</u></td></tr>
<tr><th id="526">526</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_NSICR" data-ref="_M/CTRL_EXT_NSICR">CTRL_EXT_NSICR</dfn>		__BIT(0) /* Non Interrupt clear on read */</u></td></tr>
<tr><th id="527">527</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_GPI_EN" data-ref="_M/CTRL_EXT_GPI_EN">CTRL_EXT_GPI_EN</dfn>(x)	(1U &lt;&lt; (x)) /* gpin interrupt enable */</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/CTRL_EXT_NVMVS" data-ref="_M/CTRL_EXT_NVMVS">CTRL_EXT_NVMVS</dfn>		__BITS(0, 1) /* NVM valid sector */</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/CTRL_EXT_LPCD" data-ref="_M/CTRL_EXT_LPCD">CTRL_EXT_LPCD</dfn>		__BIT(2) /* LCD Power Cycle Done */</u></td></tr>
<tr><th id="530">530</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_SWDPINS_SHIFT" data-ref="_M/CTRL_EXT_SWDPINS_SHIFT">CTRL_EXT_SWDPINS_SHIFT</dfn>	4</u></td></tr>
<tr><th id="531">531</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_SWDPINS_MASK" data-ref="_M/CTRL_EXT_SWDPINS_MASK">CTRL_EXT_SWDPINS_MASK</dfn>	0x0d</u></td></tr>
<tr><th id="532">532</th><td><i>/* The bit order of the SW Definable pin is not 6543 but 3654! */</i></td></tr>
<tr><th id="533">533</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_SWDPIN" data-ref="_M/CTRL_EXT_SWDPIN">CTRL_EXT_SWDPIN</dfn>(x)	(1U &lt;&lt; (CTRL_EXT_SWDPINS_SHIFT \</u></td></tr>
<tr><th id="534">534</th><td><u>		+ ((x) == 3 ? 3 : ((x) - 4))))</u></td></tr>
<tr><th id="535">535</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_SWDPIO_SHIFT" data-ref="_M/CTRL_EXT_SWDPIO_SHIFT">CTRL_EXT_SWDPIO_SHIFT</dfn>	8</u></td></tr>
<tr><th id="536">536</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_SWDPIO_MASK" data-ref="_M/CTRL_EXT_SWDPIO_MASK">CTRL_EXT_SWDPIO_MASK</dfn>	0x0d</u></td></tr>
<tr><th id="537">537</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_SWDPIO" data-ref="_M/CTRL_EXT_SWDPIO">CTRL_EXT_SWDPIO</dfn>(x)	(1U &lt;&lt; (CTRL_EXT_SWDPIO_SHIFT \</u></td></tr>
<tr><th id="538">538</th><td><u>		+ ((x) == 3 ? 3 : ((x) - 4))))</u></td></tr>
<tr><th id="539">539</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_FORCE_SMBUS" data-ref="_M/CTRL_EXT_FORCE_SMBUS">CTRL_EXT_FORCE_SMBUS</dfn>	__BIT(11)  /* Force SMBus mode */</u></td></tr>
<tr><th id="540">540</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_ASDCHK" data-ref="_M/CTRL_EXT_ASDCHK">CTRL_EXT_ASDCHK</dfn>		(1U &lt;&lt; 12) /* ASD check */</u></td></tr>
<tr><th id="541">541</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_EE_RST" data-ref="_M/CTRL_EXT_EE_RST">CTRL_EXT_EE_RST</dfn>		(1U &lt;&lt; 13) /* EEPROM reset */</u></td></tr>
<tr><th id="542">542</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_IPS" data-ref="_M/CTRL_EXT_IPS">CTRL_EXT_IPS</dfn>		(1U &lt;&lt; 14) /* invert power state bit 0 */</u></td></tr>
<tr><th id="543">543</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_SPD_BYPS" data-ref="_M/CTRL_EXT_SPD_BYPS">CTRL_EXT_SPD_BYPS</dfn>	(1U &lt;&lt; 15) /* speed select bypass */</u></td></tr>
<tr><th id="544">544</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_IPS1" data-ref="_M/CTRL_EXT_IPS1">CTRL_EXT_IPS1</dfn>		(1U &lt;&lt; 16) /* invert power state bit 1 */</u></td></tr>
<tr><th id="545">545</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_RO_DIS" data-ref="_M/CTRL_EXT_RO_DIS">CTRL_EXT_RO_DIS</dfn>		(1U &lt;&lt; 17) /* relaxed ordering disabled */</u></td></tr>
<tr><th id="546">546</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_SDLPE" data-ref="_M/CTRL_EXT_SDLPE">CTRL_EXT_SDLPE</dfn>		(1U &lt;&lt; 18) /* SerDes Low Power Enable */</u></td></tr>
<tr><th id="547">547</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_DMA_DYN_CLK" data-ref="_M/CTRL_EXT_DMA_DYN_CLK">CTRL_EXT_DMA_DYN_CLK</dfn>	(1U &lt;&lt; 19) /* DMA Dynamic Gating Enable */</u></td></tr>
<tr><th id="548">548</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_PHYPDEN" data-ref="_M/CTRL_EXT_PHYPDEN">CTRL_EXT_PHYPDEN</dfn>	__BIT(20)</u></td></tr>
<tr><th id="549">549</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_LINK_MODE_MASK" data-ref="_M/CTRL_EXT_LINK_MODE_MASK">CTRL_EXT_LINK_MODE_MASK</dfn>		0x00c00000</u></td></tr>
<tr><th id="550">550</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_LINK_MODE_GMII" data-ref="_M/CTRL_EXT_LINK_MODE_GMII">CTRL_EXT_LINK_MODE_GMII</dfn>		0x00000000</u></td></tr>
<tr><th id="551">551</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_LINK_MODE_KMRN" data-ref="_M/CTRL_EXT_LINK_MODE_KMRN">CTRL_EXT_LINK_MODE_KMRN</dfn>		0x00000000</u></td></tr>
<tr><th id="552">552</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_LINK_MODE_1000KX" data-ref="_M/CTRL_EXT_LINK_MODE_1000KX">CTRL_EXT_LINK_MODE_1000KX</dfn>	0x00400000</u></td></tr>
<tr><th id="553">553</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_LINK_MODE_SGMII" data-ref="_M/CTRL_EXT_LINK_MODE_SGMII">CTRL_EXT_LINK_MODE_SGMII</dfn>	0x00800000</u></td></tr>
<tr><th id="554">554</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_LINK_MODE_PCIX_SERDES" data-ref="_M/CTRL_EXT_LINK_MODE_PCIX_SERDES">CTRL_EXT_LINK_MODE_PCIX_SERDES</dfn>	0x00800000</u></td></tr>
<tr><th id="555">555</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_LINK_MODE_TBI" data-ref="_M/CTRL_EXT_LINK_MODE_TBI">CTRL_EXT_LINK_MODE_TBI</dfn>		0x00c00000</u></td></tr>
<tr><th id="556">556</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_LINK_MODE_PCIE_SERDES" data-ref="_M/CTRL_EXT_LINK_MODE_PCIE_SERDES">CTRL_EXT_LINK_MODE_PCIE_SERDES</dfn>	0x00c00000</u></td></tr>
<tr><th id="557">557</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_EIAME" data-ref="_M/CTRL_EXT_EIAME">CTRL_EXT_EIAME</dfn>		__BIT(24) /* Extended Interrupt Auto Mask En */</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/CTRL_EXT_I2C_ENA" data-ref="_M/CTRL_EXT_I2C_ENA">CTRL_EXT_I2C_ENA</dfn>	0x02000000  /* I2C enable */</u></td></tr>
<tr><th id="559">559</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_DRV_LOAD" data-ref="_M/CTRL_EXT_DRV_LOAD">CTRL_EXT_DRV_LOAD</dfn>	0x10000000</u></td></tr>
<tr><th id="560">560</th><td><u>#define	<dfn class="macro" id="_M/CTRL_EXT_PBA" data-ref="_M/CTRL_EXT_PBA">CTRL_EXT_PBA</dfn>		__BIT(31) /* PBA Support */</u></td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td><u>#define	<dfn class="macro" id="_M/WMREG_MDIC" data-ref="_M/WMREG_MDIC">WMREG_MDIC</dfn>	0x0020	/* MDI Control Register */</u></td></tr>
<tr><th id="563">563</th><td><u>#define	<dfn class="macro" id="_M/MDIC_DATA" data-ref="_M/MDIC_DATA">MDIC_DATA</dfn>(x)	((x) &amp; 0xffff)</u></td></tr>
<tr><th id="564">564</th><td><u>#define	<dfn class="macro" id="_M/MDIC_REGADD" data-ref="_M/MDIC_REGADD">MDIC_REGADD</dfn>(x)	((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="565">565</th><td><u>#define	<dfn class="macro" id="_M/MDIC_PHY_SHIFT" data-ref="_M/MDIC_PHY_SHIFT">MDIC_PHY_SHIFT</dfn>	21</u></td></tr>
<tr><th id="566">566</th><td><u>#define	<dfn class="macro" id="_M/MDIC_PHY_MASK" data-ref="_M/MDIC_PHY_MASK">MDIC_PHY_MASK</dfn>	__BITS(25, 21)</u></td></tr>
<tr><th id="567">567</th><td><u>#define	<dfn class="macro" id="_M/MDIC_PHYADD" data-ref="_M/MDIC_PHYADD">MDIC_PHYADD</dfn>(x)	((x) &lt;&lt; 21)</u></td></tr>
<tr><th id="568">568</th><td><u>#define	<dfn class="macro" id="_M/MDIC_OP_WRITE" data-ref="_M/MDIC_OP_WRITE">MDIC_OP_WRITE</dfn>	(1U &lt;&lt; 26)</u></td></tr>
<tr><th id="569">569</th><td><u>#define	<dfn class="macro" id="_M/MDIC_OP_READ" data-ref="_M/MDIC_OP_READ">MDIC_OP_READ</dfn>	(2U &lt;&lt; 26)</u></td></tr>
<tr><th id="570">570</th><td><u>#define	<dfn class="macro" id="_M/MDIC_READY" data-ref="_M/MDIC_READY">MDIC_READY</dfn>	(1U &lt;&lt; 28)</u></td></tr>
<tr><th id="571">571</th><td><u>#define	<dfn class="macro" id="_M/MDIC_I" data-ref="_M/MDIC_I">MDIC_I</dfn>		(1U &lt;&lt; 29)	/* interrupt on MDI complete */</u></td></tr>
<tr><th id="572">572</th><td><u>#define	<dfn class="macro" id="_M/MDIC_E" data-ref="_M/MDIC_E">MDIC_E</dfn>		(1U &lt;&lt; 30)	/* MDI error */</u></td></tr>
<tr><th id="573">573</th><td><u>#define	<dfn class="macro" id="_M/MDIC_DEST" data-ref="_M/MDIC_DEST">MDIC_DEST</dfn>	(1U &lt;&lt; 31)	/* Destination */</u></td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/WMREG_SCTL" data-ref="_M/WMREG_SCTL">WMREG_SCTL</dfn>	0x0024	/* SerDes Control - RW */</u></td></tr>
<tr><th id="576">576</th><td><i>/*</i></td></tr>
<tr><th id="577">577</th><td><i> * These 4 macros are also used for other 8bit control registers on the</i></td></tr>
<tr><th id="578">578</th><td><i> * 82575</i></td></tr>
<tr><th id="579">579</th><td><i> */</i></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/SCTL_CTL_READY" data-ref="_M/SCTL_CTL_READY">SCTL_CTL_READY</dfn>  (1U &lt;&lt; 31)</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/SCTL_CTL_DATA_MASK" data-ref="_M/SCTL_CTL_DATA_MASK">SCTL_CTL_DATA_MASK</dfn> 0x000000ff</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/SCTL_CTL_ADDR_SHIFT" data-ref="_M/SCTL_CTL_ADDR_SHIFT">SCTL_CTL_ADDR_SHIFT</dfn> 8</u></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/SCTL_CTL_POLL_TIMEOUT" data-ref="_M/SCTL_CTL_POLL_TIMEOUT">SCTL_CTL_POLL_TIMEOUT</dfn> 640</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/SCTL_DISABLE_SERDES_LOOPBACK" data-ref="_M/SCTL_DISABLE_SERDES_LOOPBACK">SCTL_DISABLE_SERDES_LOOPBACK</dfn> 0x0400</u></td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/WMREG_FEXTNVM4" data-ref="_M/WMREG_FEXTNVM4">WMREG_FEXTNVM4</dfn>	0x0024	/* Future Extended NVM 4 - RW */</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/FEXTNVM4_BEACON_DURATION" data-ref="_M/FEXTNVM4_BEACON_DURATION">FEXTNVM4_BEACON_DURATION</dfn>	__BITS(2, 0)</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/FEXTNVM4_BEACON_DURATION_8US" data-ref="_M/FEXTNVM4_BEACON_DURATION_8US">FEXTNVM4_BEACON_DURATION_8US</dfn>	0x7</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/FEXTNVM4_BEACON_DURATION_16US" data-ref="_M/FEXTNVM4_BEACON_DURATION_16US">FEXTNVM4_BEACON_DURATION_16US</dfn>	0x3</u></td></tr>
<tr><th id="590">590</th><td></td></tr>
<tr><th id="591">591</th><td><u>#define	<dfn class="macro" id="_M/WMREG_FCAL" data-ref="_M/WMREG_FCAL">WMREG_FCAL</dfn>	0x0028	/* Flow Control Address Low */</u></td></tr>
<tr><th id="592">592</th><td><u>#define	<dfn class="macro" id="_M/FCAL_CONST" data-ref="_M/FCAL_CONST">FCAL_CONST</dfn>	0x00c28001	/* Flow Control MAC addr low */</u></td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td><u>#define	<dfn class="macro" id="_M/WMREG_FEXTNVM" data-ref="_M/WMREG_FEXTNVM">WMREG_FEXTNVM</dfn>	0x0028	/* Future Extended NVM register */</u></td></tr>
<tr><th id="595">595</th><td><u>#define	<dfn class="macro" id="_M/FEXTNVM_SW_CONFIG" data-ref="_M/FEXTNVM_SW_CONFIG">FEXTNVM_SW_CONFIG</dfn>	__BIT(0)  /* SW PHY Config En (ICH8 B0) */</u></td></tr>
<tr><th id="596">596</th><td><u>#define	<dfn class="macro" id="_M/FEXTNVM_SW_CONFIG_ICH8M" data-ref="_M/FEXTNVM_SW_CONFIG_ICH8M">FEXTNVM_SW_CONFIG_ICH8M</dfn>	__BIT(27) /* SW PHY Config En (&gt;= ICH8 B1) */</u></td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td><u>#define	<dfn class="macro" id="_M/WMREG_FCAH" data-ref="_M/WMREG_FCAH">WMREG_FCAH</dfn>	0x002c	/* Flow Control Address High */</u></td></tr>
<tr><th id="599">599</th><td><u>#define	<dfn class="macro" id="_M/FCAH_CONST" data-ref="_M/FCAH_CONST">FCAH_CONST</dfn>	0x00000100	/* Flow Control MAC addr high */</u></td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td><u>#define	<dfn class="macro" id="_M/WMREG_FCT" data-ref="_M/WMREG_FCT">WMREG_FCT</dfn>	0x0030	/* Flow Control Type */</u></td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td><u>#define	<dfn class="macro" id="_M/WMREG_KUMCTRLSTA" data-ref="_M/WMREG_KUMCTRLSTA">WMREG_KUMCTRLSTA</dfn> 0x0034	/* MAC-PHY interface - RW */</u></td></tr>
<tr><th id="604">604</th><td><u>#define	<dfn class="macro" id="_M/KUMCTRLSTA_MASK" data-ref="_M/KUMCTRLSTA_MASK">KUMCTRLSTA_MASK</dfn>			0x0000ffff</u></td></tr>
<tr><th id="605">605</th><td><u>#define	<dfn class="macro" id="_M/KUMCTRLSTA_OFFSET" data-ref="_M/KUMCTRLSTA_OFFSET">KUMCTRLSTA_OFFSET</dfn>		0x001f0000</u></td></tr>
<tr><th id="606">606</th><td><u>#define	<dfn class="macro" id="_M/KUMCTRLSTA_OFFSET_SHIFT" data-ref="_M/KUMCTRLSTA_OFFSET_SHIFT">KUMCTRLSTA_OFFSET_SHIFT</dfn>		16</u></td></tr>
<tr><th id="607">607</th><td><u>#define	<dfn class="macro" id="_M/KUMCTRLSTA_REN" data-ref="_M/KUMCTRLSTA_REN">KUMCTRLSTA_REN</dfn>			0x00200000</u></td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td><u>#define	<dfn class="macro" id="_M/KUMCTRLSTA_OFFSET_FIFO_CTRL" data-ref="_M/KUMCTRLSTA_OFFSET_FIFO_CTRL">KUMCTRLSTA_OFFSET_FIFO_CTRL</dfn>	0x00000000</u></td></tr>
<tr><th id="610">610</th><td><u>#define	<dfn class="macro" id="_M/KUMCTRLSTA_OFFSET_CTRL" data-ref="_M/KUMCTRLSTA_OFFSET_CTRL">KUMCTRLSTA_OFFSET_CTRL</dfn>		0x00000001</u></td></tr>
<tr><th id="611">611</th><td><u>#define	<dfn class="macro" id="_M/KUMCTRLSTA_OFFSET_INB_CTRL" data-ref="_M/KUMCTRLSTA_OFFSET_INB_CTRL">KUMCTRLSTA_OFFSET_INB_CTRL</dfn>	0x00000002</u></td></tr>
<tr><th id="612">612</th><td><u>#define	<dfn class="macro" id="_M/KUMCTRLSTA_OFFSET_DIAG" data-ref="_M/KUMCTRLSTA_OFFSET_DIAG">KUMCTRLSTA_OFFSET_DIAG</dfn>		0x00000003</u></td></tr>
<tr><th id="613">613</th><td><u>#define	<dfn class="macro" id="_M/KUMCTRLSTA_OFFSET_TIMEOUTS" data-ref="_M/KUMCTRLSTA_OFFSET_TIMEOUTS">KUMCTRLSTA_OFFSET_TIMEOUTS</dfn>	0x00000004</u></td></tr>
<tr><th id="614">614</th><td><u>#define	<dfn class="macro" id="_M/KUMCTRLSTA_OFFSET_K1_CONFIG" data-ref="_M/KUMCTRLSTA_OFFSET_K1_CONFIG">KUMCTRLSTA_OFFSET_K1_CONFIG</dfn>	0x00000007</u></td></tr>
<tr><th id="615">615</th><td><u>#define	<dfn class="macro" id="_M/KUMCTRLSTA_OFFSET_INB_PARAM" data-ref="_M/KUMCTRLSTA_OFFSET_INB_PARAM">KUMCTRLSTA_OFFSET_INB_PARAM</dfn>	0x00000009</u></td></tr>
<tr><th id="616">616</th><td><u>#define	<dfn class="macro" id="_M/KUMCTRLSTA_OFFSET_HD_CTRL" data-ref="_M/KUMCTRLSTA_OFFSET_HD_CTRL">KUMCTRLSTA_OFFSET_HD_CTRL</dfn>	0x00000010</u></td></tr>
<tr><th id="617">617</th><td><u>#define	<dfn class="macro" id="_M/KUMCTRLSTA_OFFSET_M2P_SERDES" data-ref="_M/KUMCTRLSTA_OFFSET_M2P_SERDES">KUMCTRLSTA_OFFSET_M2P_SERDES</dfn>	0x0000001e</u></td></tr>
<tr><th id="618">618</th><td><u>#define	<dfn class="macro" id="_M/KUMCTRLSTA_OFFSET_M2P_MODES" data-ref="_M/KUMCTRLSTA_OFFSET_M2P_MODES">KUMCTRLSTA_OFFSET_M2P_MODES</dfn>	0x0000001f</u></td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td><i>/* FIFO Control */</i></td></tr>
<tr><th id="621">621</th><td><u>#define	<dfn class="macro" id="_M/KUMCTRLSTA_FIFO_CTRL_RX_BYPASS" data-ref="_M/KUMCTRLSTA_FIFO_CTRL_RX_BYPASS">KUMCTRLSTA_FIFO_CTRL_RX_BYPASS</dfn>	0x0008</u></td></tr>
<tr><th id="622">622</th><td><u>#define	<dfn class="macro" id="_M/KUMCTRLSTA_FIFO_CTRL_TX_BYPASS" data-ref="_M/KUMCTRLSTA_FIFO_CTRL_TX_BYPASS">KUMCTRLSTA_FIFO_CTRL_TX_BYPASS</dfn>	0x0800</u></td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td><i>/* In-Band Control */</i></td></tr>
<tr><th id="625">625</th><td><u>#define	<dfn class="macro" id="_M/KUMCTRLSTA_INB_CTRL_LINK_TMOUT_DFLT" data-ref="_M/KUMCTRLSTA_INB_CTRL_LINK_TMOUT_DFLT">KUMCTRLSTA_INB_CTRL_LINK_TMOUT_DFLT</dfn> 0x0500</u></td></tr>
<tr><th id="626">626</th><td><u>#define	<dfn class="macro" id="_M/KUMCTRLSTA_INB_CTRL_DIS_PADDING" data-ref="_M/KUMCTRLSTA_INB_CTRL_DIS_PADDING">KUMCTRLSTA_INB_CTRL_DIS_PADDING</dfn>	0x0010</u></td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td><i>/* Diag */</i></td></tr>
<tr><th id="629">629</th><td><u>#define	<dfn class="macro" id="_M/KUMCTRLSTA_DIAG_NELPBK" data-ref="_M/KUMCTRLSTA_DIAG_NELPBK">KUMCTRLSTA_DIAG_NELPBK</dfn>	0x1000</u></td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td><i>/* K1 Config */</i></td></tr>
<tr><th id="632">632</th><td><u>#define	<dfn class="macro" id="_M/KUMCTRLSTA_K1_ENABLE" data-ref="_M/KUMCTRLSTA_K1_ENABLE">KUMCTRLSTA_K1_ENABLE</dfn>	0x0002</u></td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td><i>/* Half-Duplex Control */</i></td></tr>
<tr><th id="635">635</th><td><u>#define	<dfn class="macro" id="_M/KUMCTRLSTA_HD_CTRL_10_100_DEFAULT" data-ref="_M/KUMCTRLSTA_HD_CTRL_10_100_DEFAULT">KUMCTRLSTA_HD_CTRL_10_100_DEFAULT</dfn> 0x0004</u></td></tr>
<tr><th id="636">636</th><td><u>#define	<dfn class="macro" id="_M/KUMCTRLSTA_HD_CTRL_1000_DEFAULT" data-ref="_M/KUMCTRLSTA_HD_CTRL_1000_DEFAULT">KUMCTRLSTA_HD_CTRL_1000_DEFAULT</dfn>	0x0000</u></td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td><i>/* M2P Modes */</i></td></tr>
<tr><th id="639">639</th><td><u>#define	<dfn class="macro" id="_M/KUMCTRLSTA_OPMODE_MASK" data-ref="_M/KUMCTRLSTA_OPMODE_MASK">KUMCTRLSTA_OPMODE_MASK</dfn>	0x000c</u></td></tr>
<tr><th id="640">640</th><td><u>#define	<dfn class="macro" id="_M/KUMCTRLSTA_OPMODE_INBAND_MDIO" data-ref="_M/KUMCTRLSTA_OPMODE_INBAND_MDIO">KUMCTRLSTA_OPMODE_INBAND_MDIO</dfn> 0x0004</u></td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td><u>#define	<dfn class="macro" id="_M/WMREG_VET" data-ref="_M/WMREG_VET">WMREG_VET</dfn>	0x0038	/* VLAN Ethertype */</u></td></tr>
<tr><th id="643">643</th><td><u>#define	<dfn class="macro" id="_M/WMREG_MDPHYA" data-ref="_M/WMREG_MDPHYA">WMREG_MDPHYA</dfn>	0x003c	/* PHY address - RW */</u></td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/WMREG_FEXTNVM3" data-ref="_M/WMREG_FEXTNVM3">WMREG_FEXTNVM3</dfn>	0x003c	/* Future Extended NVM 3 */</u></td></tr>
<tr><th id="646">646</th><td><u>#define <dfn class="macro" id="_M/FEXTNVM3_PHY_CFG_COUNTER_MASK" data-ref="_M/FEXTNVM3_PHY_CFG_COUNTER_MASK">FEXTNVM3_PHY_CFG_COUNTER_MASK</dfn>	__BITS(27, 26)</u></td></tr>
<tr><th id="647">647</th><td><u>#define <dfn class="macro" id="_M/FEXTNVM3_PHY_CFG_COUNTER_50MS" data-ref="_M/FEXTNVM3_PHY_CFG_COUNTER_50MS">FEXTNVM3_PHY_CFG_COUNTER_50MS</dfn>	__BIT(27)</u></td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td><u>#define	<dfn class="macro" id="_M/WMREG_RAL" data-ref="_M/WMREG_RAL">WMREG_RAL</dfn>(x)		(0x0040	+ ((x) * 8)) /* Receive Address List */</u></td></tr>
<tr><th id="650">650</th><td><u>#define	<dfn class="macro" id="_M/WMREG_RAH" data-ref="_M/WMREG_RAH">WMREG_RAH</dfn>(x)		(WMREG_RAL(x) + 4)</u></td></tr>
<tr><th id="651">651</th><td><u>#define	<dfn class="macro" id="_M/WMREG_CORDOVA_RAL" data-ref="_M/WMREG_CORDOVA_RAL">WMREG_CORDOVA_RAL</dfn>(x)	(((x) &lt;= 15) ? (0x5400 + ((x) * 8)) : \</u></td></tr>
<tr><th id="652">652</th><td><u>	    (0x54e0 + (((x) - 16) * 8)))</u></td></tr>
<tr><th id="653">653</th><td><u>#define	<dfn class="macro" id="_M/WMREG_CORDOVA_RAH" data-ref="_M/WMREG_CORDOVA_RAH">WMREG_CORDOVA_RAH</dfn>(x)	(WMREG_CORDOVA_RAL(x) + 4)</u></td></tr>
<tr><th id="654">654</th><td><u>#define	<dfn class="macro" id="_M/WMREG_SHRAL" data-ref="_M/WMREG_SHRAL">WMREG_SHRAL</dfn>(x)		(0x5438 + ((x) * 8))</u></td></tr>
<tr><th id="655">655</th><td><u>#define	<dfn class="macro" id="_M/WMREG_SHRAH" data-ref="_M/WMREG_SHRAH">WMREG_SHRAH</dfn>(x)		(WMREG_PCH_LPT_SHRAL(x) + 4)</u></td></tr>
<tr><th id="656">656</th><td><u>#define	<dfn class="macro" id="_M/WMREG_PCH_LPT_SHRAL" data-ref="_M/WMREG_PCH_LPT_SHRAL">WMREG_PCH_LPT_SHRAL</dfn>(x)	(0x5408 + ((x) * 8))</u></td></tr>
<tr><th id="657">657</th><td><u>#define	<dfn class="macro" id="_M/WMREG_PCH_LPT_SHRAH" data-ref="_M/WMREG_PCH_LPT_SHRAH">WMREG_PCH_LPT_SHRAH</dfn>(x)	(WMREG_PCH_LPT_SHRAL(x) + 4)</u></td></tr>
<tr><th id="658">658</th><td><u>#define	<dfn class="macro" id="_M/WMREG_RAL_LO" data-ref="_M/WMREG_RAL_LO">WMREG_RAL_LO</dfn>(b, x) ((b) + ((x) &lt;&lt; 3))</u></td></tr>
<tr><th id="659">659</th><td><u>#define	<dfn class="macro" id="_M/WMREG_RAL_HI" data-ref="_M/WMREG_RAL_HI">WMREG_RAL_HI</dfn>(b, x) (WMREG_RAL_LO(b, x) + 4)</u></td></tr>
<tr><th id="660">660</th><td>	<i>/*</i></td></tr>
<tr><th id="661">661</th><td><i>	 * Receive Address List: The LO part is the low-order 32-bits</i></td></tr>
<tr><th id="662">662</th><td><i>	 * of the MAC address.  The HI part is the high-order 16-bits</i></td></tr>
<tr><th id="663">663</th><td><i>	 * along with a few control bits.</i></td></tr>
<tr><th id="664">664</th><td><i>	 */</i></td></tr>
<tr><th id="665">665</th><td><u>#define	<dfn class="macro" id="_M/RAL_AS" data-ref="_M/RAL_AS">RAL_AS</dfn>(x)	((x) &lt;&lt; 16)	/* address select */</u></td></tr>
<tr><th id="666">666</th><td><u>#define	<dfn class="macro" id="_M/RAL_AS_DEST" data-ref="_M/RAL_AS_DEST">RAL_AS_DEST</dfn>	RAL_AS(0)	/* (cordova?) */</u></td></tr>
<tr><th id="667">667</th><td><u>#define	<dfn class="macro" id="_M/RAL_AS_SOURCE" data-ref="_M/RAL_AS_SOURCE">RAL_AS_SOURCE</dfn>	RAL_AS(1)	/* (cordova?) */</u></td></tr>
<tr><th id="668">668</th><td><u>#define	<dfn class="macro" id="_M/RAL_RDR1" data-ref="_M/RAL_RDR1">RAL_RDR1</dfn>	(1U &lt;&lt; 30)	/* put packet in alt. rx ring */</u></td></tr>
<tr><th id="669">669</th><td><u>#define	<dfn class="macro" id="_M/RAL_AV" data-ref="_M/RAL_AV">RAL_AV</dfn>		(1U &lt;&lt; 31)	/* entry is valid */</u></td></tr>
<tr><th id="670">670</th><td></td></tr>
<tr><th id="671">671</th><td><u>#define	<dfn class="macro" id="_M/WM_RAL_TABSIZE" data-ref="_M/WM_RAL_TABSIZE">WM_RAL_TABSIZE</dfn>		15	/* RAL size for old devices */</u></td></tr>
<tr><th id="672">672</th><td><u>#define	<dfn class="macro" id="_M/WM_RAL_TABSIZE_ICH8" data-ref="_M/WM_RAL_TABSIZE_ICH8">WM_RAL_TABSIZE_ICH8</dfn>	7	/* RAL size for ICH* and PCH* */</u></td></tr>
<tr><th id="673">673</th><td><u>#define	<dfn class="macro" id="_M/WM_RAL_TABSIZE_PCH2" data-ref="_M/WM_RAL_TABSIZE_PCH2">WM_RAL_TABSIZE_PCH2</dfn>	5	/* RAL size for PCH2 */</u></td></tr>
<tr><th id="674">674</th><td><u>#define	<dfn class="macro" id="_M/WM_RAL_TABSIZE_PCH_LPT" data-ref="_M/WM_RAL_TABSIZE_PCH_LPT">WM_RAL_TABSIZE_PCH_LPT</dfn>	12	/* RAL size for PCH_LPT */</u></td></tr>
<tr><th id="675">675</th><td><u>#define	<dfn class="macro" id="_M/WM_RAL_TABSIZE_82575" data-ref="_M/WM_RAL_TABSIZE_82575">WM_RAL_TABSIZE_82575</dfn>	16	/* RAL size for 82575 */</u></td></tr>
<tr><th id="676">676</th><td><u>#define	<dfn class="macro" id="_M/WM_RAL_TABSIZE_82576" data-ref="_M/WM_RAL_TABSIZE_82576">WM_RAL_TABSIZE_82576</dfn>	24	/* RAL size for 82576 and 82580 */</u></td></tr>
<tr><th id="677">677</th><td><u>#define	<dfn class="macro" id="_M/WM_RAL_TABSIZE_I350" data-ref="_M/WM_RAL_TABSIZE_I350">WM_RAL_TABSIZE_I350</dfn>	32	/* RAL size for I350 */</u></td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><u>#define	<dfn class="macro" id="_M/WMREG_ICR" data-ref="_M/WMREG_ICR">WMREG_ICR</dfn>	0x00c0	/* Interrupt Cause Register */</u></td></tr>
<tr><th id="680">680</th><td><u>#define	<dfn class="macro" id="_M/ICR_TXDW" data-ref="_M/ICR_TXDW">ICR_TXDW</dfn>	(1U &lt;&lt; 0)	/* Tx desc written back */</u></td></tr>
<tr><th id="681">681</th><td><u>#define	<dfn class="macro" id="_M/ICR_TXQE" data-ref="_M/ICR_TXQE">ICR_TXQE</dfn>	(1U &lt;&lt; 1)	/* Tx queue empty */</u></td></tr>
<tr><th id="682">682</th><td><u>#define	<dfn class="macro" id="_M/ICR_LSC" data-ref="_M/ICR_LSC">ICR_LSC</dfn>		(1U &lt;&lt; 2)	/* link status change */</u></td></tr>
<tr><th id="683">683</th><td><u>#define	<dfn class="macro" id="_M/ICR_RXSEQ" data-ref="_M/ICR_RXSEQ">ICR_RXSEQ</dfn>	(1U &lt;&lt; 3)	/* receive sequence error */</u></td></tr>
<tr><th id="684">684</th><td><u>#define	<dfn class="macro" id="_M/ICR_RXDMT0" data-ref="_M/ICR_RXDMT0">ICR_RXDMT0</dfn>	(1U &lt;&lt; 4)	/* Rx ring 0 nearly empty */</u></td></tr>
<tr><th id="685">685</th><td><u>#define	<dfn class="macro" id="_M/ICR_RXO" data-ref="_M/ICR_RXO">ICR_RXO</dfn>		(1U &lt;&lt; 6)	/* Rx overrun */</u></td></tr>
<tr><th id="686">686</th><td><u>#define	<dfn class="macro" id="_M/ICR_RXT0" data-ref="_M/ICR_RXT0">ICR_RXT0</dfn>	(1U &lt;&lt; 7)	/* Rx ring 0 timer */</u></td></tr>
<tr><th id="687">687</th><td><u>#define	<dfn class="macro" id="_M/ICR_MDAC" data-ref="_M/ICR_MDAC">ICR_MDAC</dfn>	(1U &lt;&lt; 9)	/* MDIO access complete */</u></td></tr>
<tr><th id="688">688</th><td><u>#define	<dfn class="macro" id="_M/ICR_RXCFG" data-ref="_M/ICR_RXCFG">ICR_RXCFG</dfn>	(1U &lt;&lt; 10)	/* Receiving /C/ */</u></td></tr>
<tr><th id="689">689</th><td><u>#define	<dfn class="macro" id="_M/ICR_GPI" data-ref="_M/ICR_GPI">ICR_GPI</dfn>(x)	(1U &lt;&lt; (x))	/* general purpose interrupts */</u></td></tr>
<tr><th id="690">690</th><td><u>#define	<dfn class="macro" id="_M/ICR_RXQ" data-ref="_M/ICR_RXQ">ICR_RXQ</dfn>(x)	__BIT(20+(x))	/* 82574: Rx queue x interrupt x=0,1 */</u></td></tr>
<tr><th id="691">691</th><td><u>#define	<dfn class="macro" id="_M/ICR_TXQ" data-ref="_M/ICR_TXQ">ICR_TXQ</dfn>(x)	__BIT(22+(x))	/* 82574: Tx queue x interrupt x=0,1 */</u></td></tr>
<tr><th id="692">692</th><td><u>#define	<dfn class="macro" id="_M/ICR_OTHER" data-ref="_M/ICR_OTHER">ICR_OTHER</dfn>	__BIT(24)	/* 82574: Other interrupt */</u></td></tr>
<tr><th id="693">693</th><td><u>#define	<dfn class="macro" id="_M/ICR_INT" data-ref="_M/ICR_INT">ICR_INT</dfn>		(1U &lt;&lt; 31)	/* device generated an interrupt */</u></td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/WMREG_ITR" data-ref="_M/WMREG_ITR">WMREG_ITR</dfn>	0x00c4	/* Interrupt Throttling Register */</u></td></tr>
<tr><th id="696">696</th><td><u>#define <dfn class="macro" id="_M/ITR_IVAL_MASK" data-ref="_M/ITR_IVAL_MASK">ITR_IVAL_MASK</dfn>	0xffff		/* Interval mask */</u></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/ITR_IVAL_SHIFT" data-ref="_M/ITR_IVAL_SHIFT">ITR_IVAL_SHIFT</dfn>	0		/* Interval shift */</u></td></tr>
<tr><th id="698">698</th><td></td></tr>
<tr><th id="699">699</th><td><u>#define	<dfn class="macro" id="_M/WMREG_ICS" data-ref="_M/WMREG_ICS">WMREG_ICS</dfn>	0x00c8	/* Interrupt Cause Set Register */</u></td></tr>
<tr><th id="700">700</th><td>	<i>/* See ICR bits. */</i></td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td><u>#define	<dfn class="macro" id="_M/WMREG_IMS" data-ref="_M/WMREG_IMS">WMREG_IMS</dfn>	0x00d0	/* Interrupt Mask Set Register */</u></td></tr>
<tr><th id="703">703</th><td>	<i>/* See ICR bits. */</i></td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td><u>#define	<dfn class="macro" id="_M/WMREG_IMC" data-ref="_M/WMREG_IMC">WMREG_IMC</dfn>	0x00d8	/* Interrupt Mask Clear Register */</u></td></tr>
<tr><th id="706">706</th><td>	<i>/* See ICR bits. */</i></td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td><u>#define	<dfn class="macro" id="_M/WMREG_EIAC_82574" data-ref="_M/WMREG_EIAC_82574">WMREG_EIAC_82574</dfn> 0x00dc	/* Interrupt Auto Clear Register */</u></td></tr>
<tr><th id="709">709</th><td><u>#define	<dfn class="macro" id="_M/WMREG_EIAC_82574_MSIX_MASK" data-ref="_M/WMREG_EIAC_82574_MSIX_MASK">WMREG_EIAC_82574_MSIX_MASK</dfn>	(ICR_RXQ(0) | ICR_RXQ(1)	\</u></td></tr>
<tr><th id="710">710</th><td><u>	    | ICR_TXQ(0) | ICR_TXQ(1) | ICR_OTHER)</u></td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/WMREG_FEXTNVM7" data-ref="_M/WMREG_FEXTNVM7">WMREG_FEXTNVM7</dfn>	0x00e4  /* Future Extended NVM 7 */</u></td></tr>
<tr><th id="713">713</th><td><u>#define <dfn class="macro" id="_M/FEXTNVM7_SIDE_CLK_UNGATE" data-ref="_M/FEXTNVM7_SIDE_CLK_UNGATE">FEXTNVM7_SIDE_CLK_UNGATE</dfn> __BIT(2)</u></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/FEXTNVM7_DIS_SMB_PERST" data-ref="_M/FEXTNVM7_DIS_SMB_PERST">FEXTNVM7_DIS_SMB_PERST</dfn>	__BIT(5)</u></td></tr>
<tr><th id="715">715</th><td><u>#define <dfn class="macro" id="_M/FEXTNVM7_DIS_PB_READ" data-ref="_M/FEXTNVM7_DIS_PB_READ">FEXTNVM7_DIS_PB_READ</dfn>	__BIT(18)</u></td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/WMREG_IVAR" data-ref="_M/WMREG_IVAR">WMREG_IVAR</dfn>	0x00e4  /* Interrupt Vector Allocation Register */</u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/WMREG_IVAR0" data-ref="_M/WMREG_IVAR0">WMREG_IVAR0</dfn>	0x01700 /* Interrupt Vector Allocation */</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/IVAR_ALLOC_MASK" data-ref="_M/IVAR_ALLOC_MASK">IVAR_ALLOC_MASK</dfn>  __BITS(0, 6)	/* Bit 5 and 6 are reserved */</u></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/IVAR_VALID" data-ref="_M/IVAR_VALID">IVAR_VALID</dfn>       __BIT(7)</u></td></tr>
<tr><th id="721">721</th><td><i>/* IVAR definitions for 82580 and newer */</i></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/WMREG_IVAR_Q" data-ref="_M/WMREG_IVAR_Q">WMREG_IVAR_Q</dfn>(x)	(WMREG_IVAR0 + ((x) / 2) * 4)</u></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/IVAR_TX_MASK_Q" data-ref="_M/IVAR_TX_MASK_Q">IVAR_TX_MASK_Q</dfn>(x) (0x000000ffUL &lt;&lt; (((x) % 2) == 0 ? 8 : 24))</u></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/IVAR_RX_MASK_Q" data-ref="_M/IVAR_RX_MASK_Q">IVAR_RX_MASK_Q</dfn>(x) (0x000000ffUL &lt;&lt; (((x) % 2) == 0 ? 0 : 16))</u></td></tr>
<tr><th id="725">725</th><td><i>/* IVAR definitions for 82576 */</i></td></tr>
<tr><th id="726">726</th><td><u>#define <dfn class="macro" id="_M/WMREG_IVAR_Q_82576" data-ref="_M/WMREG_IVAR_Q_82576">WMREG_IVAR_Q_82576</dfn>(x)	(WMREG_IVAR0 + ((x) &amp; 0x7) * 4)</u></td></tr>
<tr><th id="727">727</th><td><u>#define <dfn class="macro" id="_M/IVAR_TX_MASK_Q_82576" data-ref="_M/IVAR_TX_MASK_Q_82576">IVAR_TX_MASK_Q_82576</dfn>(x) (0x000000ffUL &lt;&lt; (((x) / 8) == 0 ? 8 : 24))</u></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/IVAR_RX_MASK_Q_82576" data-ref="_M/IVAR_RX_MASK_Q_82576">IVAR_RX_MASK_Q_82576</dfn>(x) (0x000000ffUL &lt;&lt; (((x) / 8) == 0 ? 0 : 16))</u></td></tr>
<tr><th id="729">729</th><td><i>/* IVAR definitions for 82574 */</i></td></tr>
<tr><th id="730">730</th><td><u>#define <dfn class="macro" id="_M/IVAR_ALLOC_MASK_82574" data-ref="_M/IVAR_ALLOC_MASK_82574">IVAR_ALLOC_MASK_82574</dfn>	__BITS(0, 2)</u></td></tr>
<tr><th id="731">731</th><td><u>#define <dfn class="macro" id="_M/IVAR_VALID_82574" data-ref="_M/IVAR_VALID_82574">IVAR_VALID_82574</dfn>	__BIT(3)</u></td></tr>
<tr><th id="732">732</th><td><u>#define <dfn class="macro" id="_M/IVAR_TX_MASK_Q_82574" data-ref="_M/IVAR_TX_MASK_Q_82574">IVAR_TX_MASK_Q_82574</dfn>(x) (0x0000000fUL &lt;&lt; ((x) == 0 ? 8 : 12))</u></td></tr>
<tr><th id="733">733</th><td><u>#define <dfn class="macro" id="_M/IVAR_RX_MASK_Q_82574" data-ref="_M/IVAR_RX_MASK_Q_82574">IVAR_RX_MASK_Q_82574</dfn>(x) (0x0000000fUL &lt;&lt; ((x) == 0 ? 0 : 4))</u></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/IVAR_OTHER_MASK" data-ref="_M/IVAR_OTHER_MASK">IVAR_OTHER_MASK</dfn>		__BITS(16, 19)</u></td></tr>
<tr><th id="735">735</th><td><u>#define <dfn class="macro" id="_M/IVAR_INT_ON_ALL_WB" data-ref="_M/IVAR_INT_ON_ALL_WB">IVAR_INT_ON_ALL_WB</dfn>	__BIT(31)</u></td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td><u>#define <dfn class="macro" id="_M/WMREG_IVAR_MISC" data-ref="_M/WMREG_IVAR_MISC">WMREG_IVAR_MISC</dfn>	0x01740 /* IVAR for other causes */</u></td></tr>
<tr><th id="738">738</th><td><u>#define <dfn class="macro" id="_M/IVAR_MISC_TCPTIMER" data-ref="_M/IVAR_MISC_TCPTIMER">IVAR_MISC_TCPTIMER</dfn> __BITS(0, 7)</u></td></tr>
<tr><th id="739">739</th><td><u>#define <dfn class="macro" id="_M/IVAR_MISC_OTHER" data-ref="_M/IVAR_MISC_OTHER">IVAR_MISC_OTHER</dfn>	__BITS(8, 15)</u></td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td><u>#define	<dfn class="macro" id="_M/WMREG_SVCR" data-ref="_M/WMREG_SVCR">WMREG_SVCR</dfn>	0x00f0</u></td></tr>
<tr><th id="742">742</th><td><u>#define	<dfn class="macro" id="_M/SVCR_OFF_EN" data-ref="_M/SVCR_OFF_EN">SVCR_OFF_EN</dfn>		__BIT(0)</u></td></tr>
<tr><th id="743">743</th><td><u>#define	<dfn class="macro" id="_M/SVCR_OFF_MASKINT" data-ref="_M/SVCR_OFF_MASKINT">SVCR_OFF_MASKINT</dfn>	__BIT(12)</u></td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td><u>#define	<dfn class="macro" id="_M/WMREG_SVT" data-ref="_M/WMREG_SVT">WMREG_SVT</dfn>	0x00f4</u></td></tr>
<tr><th id="746">746</th><td><u>#define	<dfn class="macro" id="_M/SVT_OFF_HWM" data-ref="_M/SVT_OFF_HWM">SVT_OFF_HWM</dfn>		__BITS(4, 0)</u></td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td><u>#define	<dfn class="macro" id="_M/WMREG_LTRV" data-ref="_M/WMREG_LTRV">WMREG_LTRV</dfn>	0x00f8	/* Latency Tolerance Reporting */</u></td></tr>
<tr><th id="749">749</th><td><u>#define	<dfn class="macro" id="_M/LTRV_VALUE" data-ref="_M/LTRV_VALUE">LTRV_VALUE</dfn>	__BITS(9, 0)</u></td></tr>
<tr><th id="750">750</th><td><u>#define	<dfn class="macro" id="_M/LTRV_SCALE" data-ref="_M/LTRV_SCALE">LTRV_SCALE</dfn>	__BITS(12, 10)</u></td></tr>
<tr><th id="751">751</th><td><u>#define	<dfn class="macro" id="_M/LTRV_SCALE_MAX" data-ref="_M/LTRV_SCALE_MAX">LTRV_SCALE_MAX</dfn>	5</u></td></tr>
<tr><th id="752">752</th><td><u>#define	<dfn class="macro" id="_M/LTRV_SNOOP_REQ" data-ref="_M/LTRV_SNOOP_REQ">LTRV_SNOOP_REQ</dfn>	__BIT(15)</u></td></tr>
<tr><th id="753">753</th><td><u>#define	<dfn class="macro" id="_M/LTRV_SEND" data-ref="_M/LTRV_SEND">LTRV_SEND</dfn>	__BIT(30)</u></td></tr>
<tr><th id="754">754</th><td><u>#define	<dfn class="macro" id="_M/LTRV_NONSNOOP" data-ref="_M/LTRV_NONSNOOP">LTRV_NONSNOOP</dfn>	__BITS(31, 16)</u></td></tr>
<tr><th id="755">755</th><td><u>#define	<dfn class="macro" id="_M/LTRV_NONSNOOP_REQ" data-ref="_M/LTRV_NONSNOOP_REQ">LTRV_NONSNOOP_REQ</dfn> __BIT(31)</u></td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td><u>#define	<dfn class="macro" id="_M/WMREG_RCTL" data-ref="_M/WMREG_RCTL">WMREG_RCTL</dfn>	0x0100	/* Receive Control */</u></td></tr>
<tr><th id="758">758</th><td><u>#define	<dfn class="macro" id="_M/RCTL_EN" data-ref="_M/RCTL_EN">RCTL_EN</dfn>		(1U &lt;&lt; 1)	/* receiver enable */</u></td></tr>
<tr><th id="759">759</th><td><u>#define	<dfn class="macro" id="_M/RCTL_SBP" data-ref="_M/RCTL_SBP">RCTL_SBP</dfn>	(1U &lt;&lt; 2)	/* store bad packets */</u></td></tr>
<tr><th id="760">760</th><td><u>#define	<dfn class="macro" id="_M/RCTL_UPE" data-ref="_M/RCTL_UPE">RCTL_UPE</dfn>	(1U &lt;&lt; 3)	/* unicast promisc. enable */</u></td></tr>
<tr><th id="761">761</th><td><u>#define	<dfn class="macro" id="_M/RCTL_MPE" data-ref="_M/RCTL_MPE">RCTL_MPE</dfn>	(1U &lt;&lt; 4)	/* multicast promisc. enable */</u></td></tr>
<tr><th id="762">762</th><td><u>#define	<dfn class="macro" id="_M/RCTL_LPE" data-ref="_M/RCTL_LPE">RCTL_LPE</dfn>	(1U &lt;&lt; 5)	/* large packet enable */</u></td></tr>
<tr><th id="763">763</th><td><u>#define	<dfn class="macro" id="_M/RCTL_LBM" data-ref="_M/RCTL_LBM">RCTL_LBM</dfn>(x)	((x) &lt;&lt; 6)	/* loopback mode */</u></td></tr>
<tr><th id="764">764</th><td><u>#define	<dfn class="macro" id="_M/RCTL_LBM_NONE" data-ref="_M/RCTL_LBM_NONE">RCTL_LBM_NONE</dfn>	RCTL_LBM(0)</u></td></tr>
<tr><th id="765">765</th><td><u>#define	<dfn class="macro" id="_M/RCTL_LBM_PHY" data-ref="_M/RCTL_LBM_PHY">RCTL_LBM_PHY</dfn>	RCTL_LBM(3)</u></td></tr>
<tr><th id="766">766</th><td><u>#define	<dfn class="macro" id="_M/RCTL_RDMTS" data-ref="_M/RCTL_RDMTS">RCTL_RDMTS</dfn>(x)	((x) &lt;&lt; 8)	/* receive desc. min thresh size */</u></td></tr>
<tr><th id="767">767</th><td><u>#define	<dfn class="macro" id="_M/RCTL_RDMTS_1_2" data-ref="_M/RCTL_RDMTS_1_2">RCTL_RDMTS_1_2</dfn>	RCTL_RDMTS(0)</u></td></tr>
<tr><th id="768">768</th><td><u>#define	<dfn class="macro" id="_M/RCTL_RDMTS_1_4" data-ref="_M/RCTL_RDMTS_1_4">RCTL_RDMTS_1_4</dfn>	RCTL_RDMTS(1)</u></td></tr>
<tr><th id="769">769</th><td><u>#define	<dfn class="macro" id="_M/RCTL_RDMTS_1_8" data-ref="_M/RCTL_RDMTS_1_8">RCTL_RDMTS_1_8</dfn>	RCTL_RDMTS(2)</u></td></tr>
<tr><th id="770">770</th><td><u>#define	<dfn class="macro" id="_M/RCTL_RDMTS_MASK" data-ref="_M/RCTL_RDMTS_MASK">RCTL_RDMTS_MASK</dfn>	RCTL_RDMTS(3)</u></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/RCTL_DTYP_MASK" data-ref="_M/RCTL_DTYP_MASK">RCTL_DTYP_MASK</dfn>	__BITS(11,10)	/* descriptor type. 82574 only */</u></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/RCTL_DTYP" data-ref="_M/RCTL_DTYP">RCTL_DTYP</dfn>(x)	__SHIFTIN(x,RCTL_DTYP_MASK)</u></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/RCTL_DTYP_ONEBUF" data-ref="_M/RCTL_DTYP_ONEBUF">RCTL_DTYP_ONEBUF</dfn> RCTL_DTYP(0)	/* use one buffer(not split header). */</u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/RCTL_DTYP_SPH" data-ref="_M/RCTL_DTYP_SPH">RCTL_DTYP_SPH</dfn>	RCTL_DTYP(1)	/* split header buffer. */</u></td></tr>
<tr><th id="775">775</th><td>					<i>/* RCTL_DTYP(2) and RCTL_DTYP(3) are reserved. */</i></td></tr>
<tr><th id="776">776</th><td><u>#define	<dfn class="macro" id="_M/RCTL_MO" data-ref="_M/RCTL_MO">RCTL_MO</dfn>		__BITS(13, 12)	/* multicast offset */</u></td></tr>
<tr><th id="777">777</th><td><u>#define	<dfn class="macro" id="_M/RCTL_BAM" data-ref="_M/RCTL_BAM">RCTL_BAM</dfn>	(1U &lt;&lt; 15)	/* broadcast accept mode */</u></td></tr>
<tr><th id="778">778</th><td><u>#define	<dfn class="macro" id="_M/RCTL_RDMTS_HEX" data-ref="_M/RCTL_RDMTS_HEX">RCTL_RDMTS_HEX</dfn>	__BIT(16)</u></td></tr>
<tr><th id="779">779</th><td><u>#define	<dfn class="macro" id="_M/RCTL_2k" data-ref="_M/RCTL_2k">RCTL_2k</dfn>		(0 &lt;&lt; 16)	/* 2k Rx buffers */</u></td></tr>
<tr><th id="780">780</th><td><u>#define	<dfn class="macro" id="_M/RCTL_1k" data-ref="_M/RCTL_1k">RCTL_1k</dfn>		(1 &lt;&lt; 16)	/* 1k Rx buffers */</u></td></tr>
<tr><th id="781">781</th><td><u>#define	<dfn class="macro" id="_M/RCTL_512" data-ref="_M/RCTL_512">RCTL_512</dfn>	(2 &lt;&lt; 16)	/* 512 byte Rx buffers */</u></td></tr>
<tr><th id="782">782</th><td><u>#define	<dfn class="macro" id="_M/RCTL_256" data-ref="_M/RCTL_256">RCTL_256</dfn>	(3 &lt;&lt; 16)	/* 256 byte Rx buffers */</u></td></tr>
<tr><th id="783">783</th><td><u>#define	<dfn class="macro" id="_M/RCTL_BSEX_16k" data-ref="_M/RCTL_BSEX_16k">RCTL_BSEX_16k</dfn>	(1 &lt;&lt; 16)	/* 16k Rx buffers (BSEX) */</u></td></tr>
<tr><th id="784">784</th><td><u>#define	<dfn class="macro" id="_M/RCTL_BSEX_8k" data-ref="_M/RCTL_BSEX_8k">RCTL_BSEX_8k</dfn>	(2 &lt;&lt; 16)	/* 8k Rx buffers (BSEX) */</u></td></tr>
<tr><th id="785">785</th><td><u>#define	<dfn class="macro" id="_M/RCTL_BSEX_4k" data-ref="_M/RCTL_BSEX_4k">RCTL_BSEX_4k</dfn>	(3 &lt;&lt; 16)	/* 4k Rx buffers (BSEX) */</u></td></tr>
<tr><th id="786">786</th><td><u>#define	<dfn class="macro" id="_M/RCTL_DPF" data-ref="_M/RCTL_DPF">RCTL_DPF</dfn>	(1U &lt;&lt; 22)	/* discard pause frames */</u></td></tr>
<tr><th id="787">787</th><td><u>#define	<dfn class="macro" id="_M/RCTL_PMCF" data-ref="_M/RCTL_PMCF">RCTL_PMCF</dfn>	(1U &lt;&lt; 23)	/* pass MAC control frames */</u></td></tr>
<tr><th id="788">788</th><td><u>#define	<dfn class="macro" id="_M/RCTL_BSEX" data-ref="_M/RCTL_BSEX">RCTL_BSEX</dfn>	(1U &lt;&lt; 25)	/* buffer size extension (Livengood) */</u></td></tr>
<tr><th id="789">789</th><td><u>#define	<dfn class="macro" id="_M/RCTL_SECRC" data-ref="_M/RCTL_SECRC">RCTL_SECRC</dfn>	(1U &lt;&lt; 26)	/* strip Ethernet CRC */</u></td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td><u>#define	<dfn class="macro" id="_M/WMREG_OLD_RDTR0" data-ref="_M/WMREG_OLD_RDTR0">WMREG_OLD_RDTR0</dfn>	0x0108	/* Receive Delay Timer (ring 0) */</u></td></tr>
<tr><th id="792">792</th><td><u>#define	<dfn class="macro" id="_M/WMREG_RDTR" data-ref="_M/WMREG_RDTR">WMREG_RDTR</dfn>	0x2820</u></td></tr>
<tr><th id="793">793</th><td><u>#define	<dfn class="macro" id="_M/RDTR_FPD" data-ref="_M/RDTR_FPD">RDTR_FPD</dfn>	(1U &lt;&lt; 31)	/* flush partial descriptor */</u></td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td><u>#define <dfn class="macro" id="_M/WMREG_LTRC" data-ref="_M/WMREG_LTRC">WMREG_LTRC</dfn>	0x01a0	/* Latency Tolerance Reportiong Control */</u></td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td><u>#define	<dfn class="macro" id="_M/WMREG_OLD_RDBAL0" data-ref="_M/WMREG_OLD_RDBAL0">WMREG_OLD_RDBAL0</dfn> 0x0110	/* Receive Descriptor Base Low (ring 0) */</u></td></tr>
<tr><th id="798">798</th><td><u>#define	<dfn class="macro" id="_M/WMREG_RDBAL" data-ref="_M/WMREG_RDBAL">WMREG_RDBAL</dfn>(x) \</u></td></tr>
<tr><th id="799">799</th><td><u>	((x) &lt; 4 ? (0x02800 + ((x) * 0x100)) :	\</u></td></tr>
<tr><th id="800">800</th><td><u>	    (0x0c000 + ((x) * 0x40)))</u></td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td><u>#define	<dfn class="macro" id="_M/WMREG_OLD_RDBAH0" data-ref="_M/WMREG_OLD_RDBAH0">WMREG_OLD_RDBAH0</dfn> 0x0114	/* Receive Descriptor Base High (ring 0) */</u></td></tr>
<tr><th id="803">803</th><td><u>#define	<dfn class="macro" id="_M/WMREG_RDBAH" data-ref="_M/WMREG_RDBAH">WMREG_RDBAH</dfn>(x) \</u></td></tr>
<tr><th id="804">804</th><td><u>	((x) &lt; 4 ? (0x02804 + ((x) * 0x100)) :	\</u></td></tr>
<tr><th id="805">805</th><td><u>	    (0x0c004 + ((x) * 0x40)))</u></td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td><u>#define	<dfn class="macro" id="_M/WMREG_OLD_RDLEN0" data-ref="_M/WMREG_OLD_RDLEN0">WMREG_OLD_RDLEN0</dfn> 0x0118	/* Receive Descriptor Length (ring 0) */</u></td></tr>
<tr><th id="808">808</th><td><u>#define	<dfn class="macro" id="_M/WMREG_RDLEN" data-ref="_M/WMREG_RDLEN">WMREG_RDLEN</dfn>(x) \</u></td></tr>
<tr><th id="809">809</th><td><u>	((x) &lt; 4 ? (0x02808 + ((x) * 0x100)) :  \</u></td></tr>
<tr><th id="810">810</th><td><u>	    (0x0c008 + ((x) * 0x40)))</u></td></tr>
<tr><th id="811">811</th><td></td></tr>
<tr><th id="812">812</th><td><u>#define	<dfn class="macro" id="_M/WMREG_SRRCTL" data-ref="_M/WMREG_SRRCTL">WMREG_SRRCTL</dfn>(x) \</u></td></tr>
<tr><th id="813">813</th><td><u>	((x) &lt; 4 ? (0x0280c + ((x) * 0x100)) :	\</u></td></tr>
<tr><th id="814">814</th><td><u>	    (0x0c00c + ((x) * 0x40)))	/* additional recv control used in 82575 ... */</u></td></tr>
<tr><th id="815">815</th><td><u>#define <dfn class="macro" id="_M/SRRCTL_BSIZEPKT_MASK" data-ref="_M/SRRCTL_BSIZEPKT_MASK">SRRCTL_BSIZEPKT_MASK</dfn>		0x0000007f</u></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/SRRCTL_BSIZEPKT_SHIFT" data-ref="_M/SRRCTL_BSIZEPKT_SHIFT">SRRCTL_BSIZEPKT_SHIFT</dfn>		10	/* Shift _right_ */</u></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/SRRCTL_BSIZEHDRSIZE_MASK" data-ref="_M/SRRCTL_BSIZEHDRSIZE_MASK">SRRCTL_BSIZEHDRSIZE_MASK</dfn>	0x00000f00</u></td></tr>
<tr><th id="818">818</th><td><u>#define <dfn class="macro" id="_M/SRRCTL_BSIZEHDRSIZE_SHIFT" data-ref="_M/SRRCTL_BSIZEHDRSIZE_SHIFT">SRRCTL_BSIZEHDRSIZE_SHIFT</dfn>	2	/* Shift _left_ */</u></td></tr>
<tr><th id="819">819</th><td><u>#define <dfn class="macro" id="_M/SRRCTL_DESCTYPE_LEGACY" data-ref="_M/SRRCTL_DESCTYPE_LEGACY">SRRCTL_DESCTYPE_LEGACY</dfn>		0x00000000</u></td></tr>
<tr><th id="820">820</th><td><u>#define <dfn class="macro" id="_M/SRRCTL_DESCTYPE_ADV_ONEBUF" data-ref="_M/SRRCTL_DESCTYPE_ADV_ONEBUF">SRRCTL_DESCTYPE_ADV_ONEBUF</dfn>	(1U &lt;&lt; 25)</u></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/SRRCTL_DESCTYPE_HDR_SPLIT" data-ref="_M/SRRCTL_DESCTYPE_HDR_SPLIT">SRRCTL_DESCTYPE_HDR_SPLIT</dfn>	(2U &lt;&lt; 25)</u></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/SRRCTL_DESCTYPE_HDR_REPLICATION" data-ref="_M/SRRCTL_DESCTYPE_HDR_REPLICATION">SRRCTL_DESCTYPE_HDR_REPLICATION</dfn>	(3U &lt;&lt; 25)</u></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT" data-ref="_M/SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT">SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT</dfn> (4U &lt;&lt; 25)</u></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS" data-ref="_M/SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS">SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS</dfn> (5U &lt;&lt; 25) /* 82575 only */</u></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/SRRCTL_DESCTYPE_MASK" data-ref="_M/SRRCTL_DESCTYPE_MASK">SRRCTL_DESCTYPE_MASK</dfn>		(7U &lt;&lt; 25)</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/SRRCTL_DROP_EN" data-ref="_M/SRRCTL_DROP_EN">SRRCTL_DROP_EN</dfn>			0x80000000</u></td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td><u>#define	<dfn class="macro" id="_M/WMREG_OLD_RDH0" data-ref="_M/WMREG_OLD_RDH0">WMREG_OLD_RDH0</dfn>	0x0120	/* Receive Descriptor Head (ring 0) */</u></td></tr>
<tr><th id="829">829</th><td><u>#define	<dfn class="macro" id="_M/WMREG_RDH" data-ref="_M/WMREG_RDH">WMREG_RDH</dfn>(x) \</u></td></tr>
<tr><th id="830">830</th><td><u>	((x) &lt; 4 ? (0x02810 + ((x) * 0x100)) :  \</u></td></tr>
<tr><th id="831">831</th><td><u>	    (0x0c010 + ((x) * 0x40)))</u></td></tr>
<tr><th id="832">832</th><td></td></tr>
<tr><th id="833">833</th><td><u>#define	<dfn class="macro" id="_M/WMREG_OLD_RDT0" data-ref="_M/WMREG_OLD_RDT0">WMREG_OLD_RDT0</dfn>	0x0128	/* Receive Descriptor Tail (ring 0) */</u></td></tr>
<tr><th id="834">834</th><td><u>#define	<dfn class="macro" id="_M/WMREG_RDT" data-ref="_M/WMREG_RDT">WMREG_RDT</dfn>(x) \</u></td></tr>
<tr><th id="835">835</th><td><u>	((x) &lt; 4 ? (0x02818 + ((x) * 0x100)) :	\</u></td></tr>
<tr><th id="836">836</th><td><u>	    (0x0c018 + ((x) * 0x40)))</u></td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td><u>#define	<dfn class="macro" id="_M/WMREG_RXDCTL" data-ref="_M/WMREG_RXDCTL">WMREG_RXDCTL</dfn>(x) \</u></td></tr>
<tr><th id="839">839</th><td><u>	((x) &lt; 4 ? (0x02828 + ((x) * 0x100)) :	\</u></td></tr>
<tr><th id="840">840</th><td><u>	    (0x0c028 + ((x) * 0x40)))	/* Receive Descriptor Control */</u></td></tr>
<tr><th id="841">841</th><td><u>#define	<dfn class="macro" id="_M/RXDCTL_PTHRESH" data-ref="_M/RXDCTL_PTHRESH">RXDCTL_PTHRESH</dfn>(x) ((x) &lt;&lt; 0)	/* prefetch threshold */</u></td></tr>
<tr><th id="842">842</th><td><u>#define	<dfn class="macro" id="_M/RXDCTL_HTHRESH" data-ref="_M/RXDCTL_HTHRESH">RXDCTL_HTHRESH</dfn>(x) ((x) &lt;&lt; 8)	/* host threshold */</u></td></tr>
<tr><th id="843">843</th><td><u>#define	<dfn class="macro" id="_M/RXDCTL_WTHRESH" data-ref="_M/RXDCTL_WTHRESH">RXDCTL_WTHRESH</dfn>(x) ((x) &lt;&lt; 16)	/* write back threshold */</u></td></tr>
<tr><th id="844">844</th><td><u>#define	<dfn class="macro" id="_M/RXDCTL_GRAN" data-ref="_M/RXDCTL_GRAN">RXDCTL_GRAN</dfn>	(1U &lt;&lt; 24)	/* 0 = cacheline, 1 = descriptor */</u></td></tr>
<tr><th id="845">845</th><td><i>/* flags used starting with 82575 ... */</i></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/RXDCTL_QUEUE_ENABLE" data-ref="_M/RXDCTL_QUEUE_ENABLE">RXDCTL_QUEUE_ENABLE</dfn>  0x02000000 /* Enable specific Tx Queue */</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/RXDCTL_SWFLSH" data-ref="_M/RXDCTL_SWFLSH">RXDCTL_SWFLSH</dfn>        0x04000000 /* Rx Desc. write-back flushing */</u></td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td><u>#define	<dfn class="macro" id="_M/WMREG_OLD_RDTR1" data-ref="_M/WMREG_OLD_RDTR1">WMREG_OLD_RDTR1</dfn>	0x0130	/* Receive Delay Timer (ring 1) */</u></td></tr>
<tr><th id="850">850</th><td><u>#define	<dfn class="macro" id="_M/WMREG_OLD_RDBA1_LO" data-ref="_M/WMREG_OLD_RDBA1_LO">WMREG_OLD_RDBA1_LO</dfn> 0x0138 /* Receive Descriptor Base Low (ring 1) */</u></td></tr>
<tr><th id="851">851</th><td><u>#define	<dfn class="macro" id="_M/WMREG_OLD_RDBA1_HI" data-ref="_M/WMREG_OLD_RDBA1_HI">WMREG_OLD_RDBA1_HI</dfn> 0x013c /* Receive Descriptor Base High (ring 1) */</u></td></tr>
<tr><th id="852">852</th><td><u>#define	<dfn class="macro" id="_M/WMREG_OLD_RDLEN1" data-ref="_M/WMREG_OLD_RDLEN1">WMREG_OLD_RDLEN1</dfn> 0x0140	/* Receive Drscriptor Length (ring 1) */</u></td></tr>
<tr><th id="853">853</th><td><u>#define	<dfn class="macro" id="_M/WMREG_OLD_RDH1" data-ref="_M/WMREG_OLD_RDH1">WMREG_OLD_RDH1</dfn>	0x0148</u></td></tr>
<tr><th id="854">854</th><td><u>#define	<dfn class="macro" id="_M/WMREG_OLD_RDT1" data-ref="_M/WMREG_OLD_RDT1">WMREG_OLD_RDT1</dfn>	0x0150</u></td></tr>
<tr><th id="855">855</th><td><u>#define	<dfn class="macro" id="_M/WMREG_OLD_FCRTH" data-ref="_M/WMREG_OLD_FCRTH">WMREG_OLD_FCRTH</dfn> 0x0160	/* Flow Control Rx Threshold Hi (OLD) */</u></td></tr>
<tr><th id="856">856</th><td><u>#define	<dfn class="macro" id="_M/WMREG_FCRTH" data-ref="_M/WMREG_FCRTH">WMREG_FCRTH</dfn>	0x2168	/* Flow Control Rx Threhsold Hi */</u></td></tr>
<tr><th id="857">857</th><td><u>#define	<dfn class="macro" id="_M/FCRTH_DFLT" data-ref="_M/FCRTH_DFLT">FCRTH_DFLT</dfn>	0x00008000</u></td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td><u>#define	<dfn class="macro" id="_M/WMREG_OLD_FCRTL" data-ref="_M/WMREG_OLD_FCRTL">WMREG_OLD_FCRTL</dfn> 0x0168	/* Flow Control Rx Threshold Lo (OLD) */</u></td></tr>
<tr><th id="860">860</th><td><u>#define	<dfn class="macro" id="_M/WMREG_FCRTL" data-ref="_M/WMREG_FCRTL">WMREG_FCRTL</dfn>	0x2160	/* Flow Control Rx Threshold Lo */</u></td></tr>
<tr><th id="861">861</th><td><u>#define	<dfn class="macro" id="_M/FCRTL_DFLT" data-ref="_M/FCRTL_DFLT">FCRTL_DFLT</dfn>	0x00004000</u></td></tr>
<tr><th id="862">862</th><td><u>#define	<dfn class="macro" id="_M/FCRTL_XONE" data-ref="_M/FCRTL_XONE">FCRTL_XONE</dfn>	0x80000000	/* Enable XON frame transmission */</u></td></tr>
<tr><th id="863">863</th><td></td></tr>
<tr><th id="864">864</th><td><u>#define	<dfn class="macro" id="_M/WMREG_FCTTV" data-ref="_M/WMREG_FCTTV">WMREG_FCTTV</dfn>	0x0170	/* Flow Control Transmit Timer Value */</u></td></tr>
<tr><th id="865">865</th><td><u>#define	<dfn class="macro" id="_M/FCTTV_DFLT" data-ref="_M/FCTTV_DFLT">FCTTV_DFLT</dfn>	0x00000600</u></td></tr>
<tr><th id="866">866</th><td></td></tr>
<tr><th id="867">867</th><td><u>#define	<dfn class="macro" id="_M/WMREG_TXCW" data-ref="_M/WMREG_TXCW">WMREG_TXCW</dfn>	0x0178	/* Transmit Configuration Word (TBI mode) */</u></td></tr>
<tr><th id="868">868</th><td>	<i>/* See MII ANAR_X bits. */</i></td></tr>
<tr><th id="869">869</th><td><u>#define	<dfn class="macro" id="_M/TXCW_FD" data-ref="_M/TXCW_FD">TXCW_FD</dfn>		(1U &lt;&lt; 5)	/* Full Duplex */</u></td></tr>
<tr><th id="870">870</th><td><u>#define	<dfn class="macro" id="_M/TXCW_HD" data-ref="_M/TXCW_HD">TXCW_HD</dfn>		(1U &lt;&lt; 6)	/* Half Duplex */</u></td></tr>
<tr><th id="871">871</th><td><u>#define	<dfn class="macro" id="_M/TXCW_SYM_PAUSE" data-ref="_M/TXCW_SYM_PAUSE">TXCW_SYM_PAUSE</dfn>	(1U &lt;&lt; 7)	/* sym pause request */</u></td></tr>
<tr><th id="872">872</th><td><u>#define	<dfn class="macro" id="_M/TXCW_ASYM_PAUSE" data-ref="_M/TXCW_ASYM_PAUSE">TXCW_ASYM_PAUSE</dfn>	(1U &lt;&lt; 8)	/* asym pause request */</u></td></tr>
<tr><th id="873">873</th><td><u>#define	<dfn class="macro" id="_M/TXCW_TxConfig" data-ref="_M/TXCW_TxConfig">TXCW_TxConfig</dfn>	(1U &lt;&lt; 30)	/* Tx Config */</u></td></tr>
<tr><th id="874">874</th><td><u>#define	<dfn class="macro" id="_M/TXCW_ANE" data-ref="_M/TXCW_ANE">TXCW_ANE</dfn>	(1U &lt;&lt; 31)	/* Autonegotiate */</u></td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td><u>#define	<dfn class="macro" id="_M/WMREG_RXCW" data-ref="_M/WMREG_RXCW">WMREG_RXCW</dfn>	0x0180	/* Receive Configuration Word (TBI mode) */</u></td></tr>
<tr><th id="877">877</th><td>	<i>/* See MII ANLPAR_X bits. */</i></td></tr>
<tr><th id="878">878</th><td><u>#define	<dfn class="macro" id="_M/RXCW_NC" data-ref="_M/RXCW_NC">RXCW_NC</dfn>		(1U &lt;&lt; 26)	/* no carrier */</u></td></tr>
<tr><th id="879">879</th><td><u>#define	<dfn class="macro" id="_M/RXCW_IV" data-ref="_M/RXCW_IV">RXCW_IV</dfn>		(1U &lt;&lt; 27)	/* config invalid */</u></td></tr>
<tr><th id="880">880</th><td><u>#define	<dfn class="macro" id="_M/RXCW_CC" data-ref="_M/RXCW_CC">RXCW_CC</dfn>		(1U &lt;&lt; 28)	/* config change */</u></td></tr>
<tr><th id="881">881</th><td><u>#define	<dfn class="macro" id="_M/RXCW_C" data-ref="_M/RXCW_C">RXCW_C</dfn>		(1U &lt;&lt; 29)	/* /C/ reception */</u></td></tr>
<tr><th id="882">882</th><td><u>#define	<dfn class="macro" id="_M/RXCW_SYNCH" data-ref="_M/RXCW_SYNCH">RXCW_SYNCH</dfn>	(1U &lt;&lt; 30)	/* synchronized */</u></td></tr>
<tr><th id="883">883</th><td><u>#define	<dfn class="macro" id="_M/RXCW_ANC" data-ref="_M/RXCW_ANC">RXCW_ANC</dfn>	(1U &lt;&lt; 31)	/* autonegotiation complete */</u></td></tr>
<tr><th id="884">884</th><td></td></tr>
<tr><th id="885">885</th><td><u>#define	<dfn class="macro" id="_M/WMREG_MTA" data-ref="_M/WMREG_MTA">WMREG_MTA</dfn>	0x0200	/* Multicast Table Array */</u></td></tr>
<tr><th id="886">886</th><td><u>#define	<dfn class="macro" id="_M/WMREG_CORDOVA_MTA" data-ref="_M/WMREG_CORDOVA_MTA">WMREG_CORDOVA_MTA</dfn> 0x5200</u></td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td><u>#define	<dfn class="macro" id="_M/WMREG_TCTL" data-ref="_M/WMREG_TCTL">WMREG_TCTL</dfn>	0x0400	/* Transmit Control Register */</u></td></tr>
<tr><th id="889">889</th><td><u>#define	<dfn class="macro" id="_M/TCTL_EN" data-ref="_M/TCTL_EN">TCTL_EN</dfn>		(1U &lt;&lt; 1)	/* transmitter enable */</u></td></tr>
<tr><th id="890">890</th><td><u>#define	<dfn class="macro" id="_M/TCTL_PSP" data-ref="_M/TCTL_PSP">TCTL_PSP</dfn>	(1U &lt;&lt; 3)	/* pad short packets */</u></td></tr>
<tr><th id="891">891</th><td><u>#define	<dfn class="macro" id="_M/TCTL_CT" data-ref="_M/TCTL_CT">TCTL_CT</dfn>(x)	(((x) &amp; 0xff) &lt;&lt; 4)   /* 4:11 - collision threshold */</u></td></tr>
<tr><th id="892">892</th><td><u>#define	<dfn class="macro" id="_M/TCTL_COLD" data-ref="_M/TCTL_COLD">TCTL_COLD</dfn>(x)	(((x) &amp; 0x3ff) &lt;&lt; 12) /* 12:21 - collision distance */</u></td></tr>
<tr><th id="893">893</th><td><u>#define	<dfn class="macro" id="_M/TCTL_SWXOFF" data-ref="_M/TCTL_SWXOFF">TCTL_SWXOFF</dfn>	(1U &lt;&lt; 22)	/* software XOFF */</u></td></tr>
<tr><th id="894">894</th><td><u>#define	<dfn class="macro" id="_M/TCTL_RTLC" data-ref="_M/TCTL_RTLC">TCTL_RTLC</dfn>	(1U &lt;&lt; 24)	/* retransmit on late collision */</u></td></tr>
<tr><th id="895">895</th><td><u>#define	<dfn class="macro" id="_M/TCTL_NRTU" data-ref="_M/TCTL_NRTU">TCTL_NRTU</dfn>	(1U &lt;&lt; 25)	/* no retransmit on underrun */</u></td></tr>
<tr><th id="896">896</th><td><u>#define	<dfn class="macro" id="_M/TCTL_MULR" data-ref="_M/TCTL_MULR">TCTL_MULR</dfn>	(1U &lt;&lt; 28)	/* multiple request */</u></td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td><u>#define	<dfn class="macro" id="_M/TX_COLLISION_THRESHOLD" data-ref="_M/TX_COLLISION_THRESHOLD">TX_COLLISION_THRESHOLD</dfn>		15</u></td></tr>
<tr><th id="899">899</th><td><u>#define	<dfn class="macro" id="_M/TX_COLLISION_DISTANCE_HDX" data-ref="_M/TX_COLLISION_DISTANCE_HDX">TX_COLLISION_DISTANCE_HDX</dfn>	512</u></td></tr>
<tr><th id="900">900</th><td><u>#define	<dfn class="macro" id="_M/TX_COLLISION_DISTANCE_FDX" data-ref="_M/TX_COLLISION_DISTANCE_FDX">TX_COLLISION_DISTANCE_FDX</dfn>	64</u></td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td><u>#define	<dfn class="macro" id="_M/WMREG_TCTL_EXT" data-ref="_M/WMREG_TCTL_EXT">WMREG_TCTL_EXT</dfn>	0x0404	/* Transmit Control Register */</u></td></tr>
<tr><th id="903">903</th><td><u>#define	<dfn class="macro" id="_M/TCTL_EXT_BST_MASK" data-ref="_M/TCTL_EXT_BST_MASK">TCTL_EXT_BST_MASK</dfn>	0x000003ff /* Backoff Slot Time */</u></td></tr>
<tr><th id="904">904</th><td><u>#define	<dfn class="macro" id="_M/TCTL_EXT_GCEX_MASK" data-ref="_M/TCTL_EXT_GCEX_MASK">TCTL_EXT_GCEX_MASK</dfn>	0x000ffc00 /* Gigabit Carry Extend Padding */</u></td></tr>
<tr><th id="905">905</th><td></td></tr>
<tr><th id="906">906</th><td><u>#define	<dfn class="macro" id="_M/DEFAULT_80003ES2LAN_TCTL_EXT_GCEX" data-ref="_M/DEFAULT_80003ES2LAN_TCTL_EXT_GCEX">DEFAULT_80003ES2LAN_TCTL_EXT_GCEX</dfn> 0x00010000</u></td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td><u>#define	<dfn class="macro" id="_M/WMREG_TIPG" data-ref="_M/WMREG_TIPG">WMREG_TIPG</dfn>	0x0410	/* Transmit IPG Register */</u></td></tr>
<tr><th id="909">909</th><td><u>#define	<dfn class="macro" id="_M/TIPG_IPGT_MASK" data-ref="_M/TIPG_IPGT_MASK">TIPG_IPGT_MASK</dfn>	__BITS(0, 9)	/* IPG transmit time MASK */</u></td></tr>
<tr><th id="910">910</th><td><u>#define	<dfn class="macro" id="_M/TIPG_IPGT" data-ref="_M/TIPG_IPGT">TIPG_IPGT</dfn>(x)	__SHIFTIN((x), TIPG_IPGT_MASK) /* IPG transmit time */</u></td></tr>
<tr><th id="911">911</th><td><u>#define	<dfn class="macro" id="_M/TIPG_IPGR1" data-ref="_M/TIPG_IPGR1">TIPG_IPGR1</dfn>(x)	((x) &lt;&lt; 10)	/* IPG receive time 1 */</u></td></tr>
<tr><th id="912">912</th><td><u>#define	<dfn class="macro" id="_M/TIPG_IPGR2" data-ref="_M/TIPG_IPGR2">TIPG_IPGR2</dfn>(x)	((x) &lt;&lt; 20)	/* IPG receive time 2 */</u></td></tr>
<tr><th id="913">913</th><td><u>#define	<dfn class="macro" id="_M/TIPG_WM_DFLT" data-ref="_M/TIPG_WM_DFLT">TIPG_WM_DFLT</dfn>	(TIPG_IPGT(0x0a) | TIPG_IPGR1(0x02) | TIPG_IPGR2(0x0a))</u></td></tr>
<tr><th id="914">914</th><td><u>#define	<dfn class="macro" id="_M/TIPG_LG_DFLT" data-ref="_M/TIPG_LG_DFLT">TIPG_LG_DFLT</dfn>	(TIPG_IPGT(0x06) | TIPG_IPGR1(0x08) | TIPG_IPGR2(0x06))</u></td></tr>
<tr><th id="915">915</th><td><u>#define	<dfn class="macro" id="_M/TIPG_1000T_DFLT" data-ref="_M/TIPG_1000T_DFLT">TIPG_1000T_DFLT</dfn>	(TIPG_IPGT(0x08) | TIPG_IPGR1(0x08) | TIPG_IPGR2(0x06))</u></td></tr>
<tr><th id="916">916</th><td><u>#define	<dfn class="macro" id="_M/TIPG_1000T_80003_DFLT" data-ref="_M/TIPG_1000T_80003_DFLT">TIPG_1000T_80003_DFLT</dfn> \</u></td></tr>
<tr><th id="917">917</th><td><u>    (TIPG_IPGT(0x08) | TIPG_IPGR1(0x02) | TIPG_IPGR2(0x07))</u></td></tr>
<tr><th id="918">918</th><td><u>#define	<dfn class="macro" id="_M/TIPG_10_100_80003_DFLT" data-ref="_M/TIPG_10_100_80003_DFLT">TIPG_10_100_80003_DFLT</dfn> \</u></td></tr>
<tr><th id="919">919</th><td><u>    (TIPG_IPGT(0x09) | TIPG_IPGR1(0x02) | TIPG_IPGR2(0x07))</u></td></tr>
<tr><th id="920">920</th><td></td></tr>
<tr><th id="921">921</th><td><u>#define	<dfn class="macro" id="_M/WMREG_TQC" data-ref="_M/WMREG_TQC">WMREG_TQC</dfn>	0x0418</u></td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td><u>#define	<dfn class="macro" id="_M/WMREG_OLD_TDBAL" data-ref="_M/WMREG_OLD_TDBAL">WMREG_OLD_TDBAL</dfn>	0x0420	/* Transmit Descriptor Base Lo */</u></td></tr>
<tr><th id="924">924</th><td><u>#define	<dfn class="macro" id="_M/WMREG_TDBAL" data-ref="_M/WMREG_TDBAL">WMREG_TDBAL</dfn>(x) \</u></td></tr>
<tr><th id="925">925</th><td><u>	((x) &lt; 4 ? (0x03800 + ((x) * 0x100)) :	\</u></td></tr>
<tr><th id="926">926</th><td><u>	    (0x0e000 + ((x) * 0x40)))</u></td></tr>
<tr><th id="927">927</th><td></td></tr>
<tr><th id="928">928</th><td><u>#define	<dfn class="macro" id="_M/WMREG_OLD_TDBAH" data-ref="_M/WMREG_OLD_TDBAH">WMREG_OLD_TDBAH</dfn>	0x0424	/* Transmit Descriptor Base Hi */</u></td></tr>
<tr><th id="929">929</th><td><u>#define	<dfn class="macro" id="_M/WMREG_TDBAH" data-ref="_M/WMREG_TDBAH">WMREG_TDBAH</dfn>(x)\</u></td></tr>
<tr><th id="930">930</th><td><u>	((x) &lt; 4 ? (0x03804 + ((x) * 0x100)) :	\</u></td></tr>
<tr><th id="931">931</th><td><u>	    (0x0e004 + ((x) * 0x40)))</u></td></tr>
<tr><th id="932">932</th><td></td></tr>
<tr><th id="933">933</th><td><u>#define	<dfn class="macro" id="_M/WMREG_OLD_TDLEN" data-ref="_M/WMREG_OLD_TDLEN">WMREG_OLD_TDLEN</dfn>	0x0428	/* Transmit Descriptor Length */</u></td></tr>
<tr><th id="934">934</th><td><u>#define	<dfn class="macro" id="_M/WMREG_TDLEN" data-ref="_M/WMREG_TDLEN">WMREG_TDLEN</dfn>(x) \</u></td></tr>
<tr><th id="935">935</th><td><u>	((x) &lt; 4 ? (0x03808 + ((x) * 0x100)) :	\</u></td></tr>
<tr><th id="936">936</th><td><u>	    (0x0e008 + ((x) * 0x40)))</u></td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td><u>#define	<dfn class="macro" id="_M/WMREG_OLD_TDH" data-ref="_M/WMREG_OLD_TDH">WMREG_OLD_TDH</dfn>	0x0430	/* Transmit Descriptor Head */</u></td></tr>
<tr><th id="939">939</th><td><u>#define	<dfn class="macro" id="_M/WMREG_TDH" data-ref="_M/WMREG_TDH">WMREG_TDH</dfn>(x) \</u></td></tr>
<tr><th id="940">940</th><td><u>	((x) &lt; 4 ? (0x03810 + ((x) * 0x100)) :	\</u></td></tr>
<tr><th id="941">941</th><td><u>	    (0x0e010 + ((x) * 0x40)))</u></td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td><u>#define	<dfn class="macro" id="_M/WMREG_OLD_TDT" data-ref="_M/WMREG_OLD_TDT">WMREG_OLD_TDT</dfn>	0x0438	/* Transmit Descriptor Tail */</u></td></tr>
<tr><th id="944">944</th><td><u>#define <dfn class="macro" id="_M/WMREG_TDT" data-ref="_M/WMREG_TDT">WMREG_TDT</dfn>(x) \</u></td></tr>
<tr><th id="945">945</th><td><u>	((x) &lt; 4 ? (0x03818 + ((x) * 0x100)) :	\</u></td></tr>
<tr><th id="946">946</th><td><u>	    (0x0e018 + ((x) * 0x40)))</u></td></tr>
<tr><th id="947">947</th><td></td></tr>
<tr><th id="948">948</th><td><u>#define	<dfn class="macro" id="_M/WMREG_OLD_TIDV" data-ref="_M/WMREG_OLD_TIDV">WMREG_OLD_TIDV</dfn>	0x0440	/* Transmit Delay Interrupt Value */</u></td></tr>
<tr><th id="949">949</th><td><u>#define	<dfn class="macro" id="_M/WMREG_TIDV" data-ref="_M/WMREG_TIDV">WMREG_TIDV</dfn>	0x3820</u></td></tr>
<tr><th id="950">950</th><td></td></tr>
<tr><th id="951">951</th><td><u>#define	<dfn class="macro" id="_M/WMREG_AIT" data-ref="_M/WMREG_AIT">WMREG_AIT</dfn>	0x0458	/* Adaptive IFS Throttle */</u></td></tr>
<tr><th id="952">952</th><td><u>#define	<dfn class="macro" id="_M/WMREG_VFTA" data-ref="_M/WMREG_VFTA">WMREG_VFTA</dfn>	0x0600</u></td></tr>
<tr><th id="953">953</th><td></td></tr>
<tr><th id="954">954</th><td><u>#define	<dfn class="macro" id="_M/WMREG_LEDCTL" data-ref="_M/WMREG_LEDCTL">WMREG_LEDCTL</dfn>	0x0e00	/* LED Control - RW */</u></td></tr>
<tr><th id="955">955</th><td></td></tr>
<tr><th id="956">956</th><td><u>#define	<dfn class="macro" id="_M/WMREG_MDICNFG" data-ref="_M/WMREG_MDICNFG">WMREG_MDICNFG</dfn>	0x0e04	/* MDC/MDIO Configuration Register */</u></td></tr>
<tr><th id="957">957</th><td><u>#define <dfn class="macro" id="_M/MDICNFG_PHY_SHIFT" data-ref="_M/MDICNFG_PHY_SHIFT">MDICNFG_PHY_SHIFT</dfn>	21</u></td></tr>
<tr><th id="958">958</th><td><u>#define <dfn class="macro" id="_M/MDICNFG_PHY_MASK" data-ref="_M/MDICNFG_PHY_MASK">MDICNFG_PHY_MASK</dfn>	__BITS(25, 21)</u></td></tr>
<tr><th id="959">959</th><td><u>#define <dfn class="macro" id="_M/MDICNFG_COM_MDIO" data-ref="_M/MDICNFG_COM_MDIO">MDICNFG_COM_MDIO</dfn>	__BIT(30)</u></td></tr>
<tr><th id="960">960</th><td><u>#define <dfn class="macro" id="_M/MDICNFG_DEST" data-ref="_M/MDICNFG_DEST">MDICNFG_DEST</dfn>		__BIT(31)</u></td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td><u>#define	<dfn class="macro" id="_M/WM_MC_TABSIZE" data-ref="_M/WM_MC_TABSIZE">WM_MC_TABSIZE</dfn>	128</u></td></tr>
<tr><th id="963">963</th><td><u>#define	<dfn class="macro" id="_M/WM_ICH8_MC_TABSIZE" data-ref="_M/WM_ICH8_MC_TABSIZE">WM_ICH8_MC_TABSIZE</dfn> 32</u></td></tr>
<tr><th id="964">964</th><td><u>#define	<dfn class="macro" id="_M/WM_VLAN_TABSIZE" data-ref="_M/WM_VLAN_TABSIZE">WM_VLAN_TABSIZE</dfn>	128</u></td></tr>
<tr><th id="965">965</th><td></td></tr>
<tr><th id="966">966</th><td><u>#define	<dfn class="macro" id="_M/WMREG_PHPM" data-ref="_M/WMREG_PHPM">WMREG_PHPM</dfn>	0x0e14	/* PHY Power Management */</u></td></tr>
<tr><th id="967">967</th><td><u>#define	<dfn class="macro" id="_M/PHPM_SPD_EN" data-ref="_M/PHPM_SPD_EN">PHPM_SPD_EN</dfn>		__BIT(0)	/* Smart Power Down */</u></td></tr>
<tr><th id="968">968</th><td><u>#define	<dfn class="macro" id="_M/PHPM_D0A_LPLU" data-ref="_M/PHPM_D0A_LPLU">PHPM_D0A_LPLU</dfn>		__BIT(1)	/* D0 Low Power Link Up */</u></td></tr>
<tr><th id="969">969</th><td><u>#define	<dfn class="macro" id="_M/PHPM_NOND0A_LPLU" data-ref="_M/PHPM_NOND0A_LPLU">PHPM_NOND0A_LPLU</dfn>	__BIT(2)	/* D0 Low Power Link Up */</u></td></tr>
<tr><th id="970">970</th><td><u>#define	<dfn class="macro" id="_M/PHPM_NOND0A_GBE_DIS" data-ref="_M/PHPM_NOND0A_GBE_DIS">PHPM_NOND0A_GBE_DIS</dfn>	__BIT(3)	/* D0 Low Power Link Up */</u></td></tr>
<tr><th id="971">971</th><td><u>#define	<dfn class="macro" id="_M/PHPM_GO_LINK_D" data-ref="_M/PHPM_GO_LINK_D">PHPM_GO_LINK_D</dfn>		__BIT(5)	/* Go Link Disconnect */</u></td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td><u>#define <dfn class="macro" id="_M/WMREG_EEER" data-ref="_M/WMREG_EEER">WMREG_EEER</dfn>	0x0e30	/* Energy Efficiency Ethernet "EEE" */</u></td></tr>
<tr><th id="974">974</th><td><u>#define <dfn class="macro" id="_M/EEER_TX_LPI_EN" data-ref="_M/EEER_TX_LPI_EN">EEER_TX_LPI_EN</dfn>		0x00010000 /* EEER Tx LPI Enable */</u></td></tr>
<tr><th id="975">975</th><td><u>#define <dfn class="macro" id="_M/EEER_RX_LPI_EN" data-ref="_M/EEER_RX_LPI_EN">EEER_RX_LPI_EN</dfn>		0x00020000 /* EEER Rx LPI Enable */</u></td></tr>
<tr><th id="976">976</th><td><u>#define <dfn class="macro" id="_M/EEER_LPI_FC" data-ref="_M/EEER_LPI_FC">EEER_LPI_FC</dfn>		0x00040000 /* EEER Ena on Flow Cntrl */</u></td></tr>
<tr><th id="977">977</th><td><u>#define <dfn class="macro" id="_M/EEER_EEER_NEG" data-ref="_M/EEER_EEER_NEG">EEER_EEER_NEG</dfn>		0x20000000 /* EEER capability nego */</u></td></tr>
<tr><th id="978">978</th><td><u>#define <dfn class="macro" id="_M/EEER_EEER_RX_LPI_STATUS" data-ref="_M/EEER_EEER_RX_LPI_STATUS">EEER_EEER_RX_LPI_STATUS</dfn>	0x40000000 /* EEER Rx in LPI state */</u></td></tr>
<tr><th id="979">979</th><td><u>#define <dfn class="macro" id="_M/EEER_EEER_TX_LPI_STATUS" data-ref="_M/EEER_EEER_TX_LPI_STATUS">EEER_EEER_TX_LPI_STATUS</dfn>	0x80000000 /* EEER Tx in LPI state */</u></td></tr>
<tr><th id="980">980</th><td><u>#define <dfn class="macro" id="_M/WMREG_EEE_SU" data-ref="_M/WMREG_EEE_SU">WMREG_EEE_SU</dfn>	0x0e34	/* EEE Setup */</u></td></tr>
<tr><th id="981">981</th><td><u>#define <dfn class="macro" id="_M/WMREG_IPCNFG" data-ref="_M/WMREG_IPCNFG">WMREG_IPCNFG</dfn>	0x0e38	/* Internal PHY Configuration */</u></td></tr>
<tr><th id="982">982</th><td><u>#define <dfn class="macro" id="_M/IPCNFG_10BASE_TE" data-ref="_M/IPCNFG_10BASE_TE">IPCNFG_10BASE_TE</dfn>	0x00000002 /* IPCNFG 10BASE-Te low power op. */</u></td></tr>
<tr><th id="983">983</th><td><u>#define <dfn class="macro" id="_M/IPCNFG_EEE_100M_AN" data-ref="_M/IPCNFG_EEE_100M_AN">IPCNFG_EEE_100M_AN</dfn>	0x00000004 /* IPCNFG EEE Ena 100M AN */</u></td></tr>
<tr><th id="984">984</th><td><u>#define <dfn class="macro" id="_M/IPCNFG_EEE_1G_AN" data-ref="_M/IPCNFG_EEE_1G_AN">IPCNFG_EEE_1G_AN</dfn>	0x00000008 /* IPCNFG EEE Ena 1G AN */</u></td></tr>
<tr><th id="985">985</th><td></td></tr>
<tr><th id="986">986</th><td><u>#define <dfn class="macro" id="_M/WMREG_EXTCNFCTR" data-ref="_M/WMREG_EXTCNFCTR">WMREG_EXTCNFCTR</dfn>	0x0f00  /* Extended Configuration Control */</u></td></tr>
<tr><th id="987">987</th><td><u>#define <dfn class="macro" id="_M/EXTCNFCTR_PCIE_WRITE_ENABLE" data-ref="_M/EXTCNFCTR_PCIE_WRITE_ENABLE">EXTCNFCTR_PCIE_WRITE_ENABLE</dfn>	0x00000001</u></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/EXTCNFCTR_OEM_WRITE_ENABLE" data-ref="_M/EXTCNFCTR_OEM_WRITE_ENABLE">EXTCNFCTR_OEM_WRITE_ENABLE</dfn>	0x00000008</u></td></tr>
<tr><th id="989">989</th><td><u>#define <dfn class="macro" id="_M/EXTCNFCTR_MDIO_SW_OWNERSHIP" data-ref="_M/EXTCNFCTR_MDIO_SW_OWNERSHIP">EXTCNFCTR_MDIO_SW_OWNERSHIP</dfn>	0x00000020</u></td></tr>
<tr><th id="990">990</th><td><u>#define <dfn class="macro" id="_M/EXTCNFCTR_MDIO_HW_OWNERSHIP" data-ref="_M/EXTCNFCTR_MDIO_HW_OWNERSHIP">EXTCNFCTR_MDIO_HW_OWNERSHIP</dfn>	0x00000040</u></td></tr>
<tr><th id="991">991</th><td><u>#define <dfn class="macro" id="_M/EXTCNFCTR_GATE_PHY_CFG" data-ref="_M/EXTCNFCTR_GATE_PHY_CFG">EXTCNFCTR_GATE_PHY_CFG</dfn>		0x00000080</u></td></tr>
<tr><th id="992">992</th><td><u>#define <dfn class="macro" id="_M/EXTCNFCTR_EXT_CNF_POINTER" data-ref="_M/EXTCNFCTR_EXT_CNF_POINTER">EXTCNFCTR_EXT_CNF_POINTER</dfn>	0x0fff0000</u></td></tr>
<tr><th id="993">993</th><td></td></tr>
<tr><th id="994">994</th><td><u>#define <dfn class="macro" id="_M/WMREG_EXTCNFSIZE" data-ref="_M/WMREG_EXTCNFSIZE">WMREG_EXTCNFSIZE</dfn> 0x0f08  /* Extended Configuration Size */</u></td></tr>
<tr><th id="995">995</th><td><u>#define <dfn class="macro" id="_M/EXTCNFSIZE_LENGTH" data-ref="_M/EXTCNFSIZE_LENGTH">EXTCNFSIZE_LENGTH</dfn>	__BITS(23, 16)</u></td></tr>
<tr><th id="996">996</th><td></td></tr>
<tr><th id="997">997</th><td><u>#define	<dfn class="macro" id="_M/WMREG_PHY_CTRL" data-ref="_M/WMREG_PHY_CTRL">WMREG_PHY_CTRL</dfn>	0x0f10	/* PHY control */</u></td></tr>
<tr><th id="998">998</th><td><u>#define	<dfn class="macro" id="_M/PHY_CTRL_SPD_EN" data-ref="_M/PHY_CTRL_SPD_EN">PHY_CTRL_SPD_EN</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="999">999</th><td><u>#define	<dfn class="macro" id="_M/PHY_CTRL_D0A_LPLU" data-ref="_M/PHY_CTRL_D0A_LPLU">PHY_CTRL_D0A_LPLU</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="1000">1000</th><td><u>#define	<dfn class="macro" id="_M/PHY_CTRL_NOND0A_LPLU" data-ref="_M/PHY_CTRL_NOND0A_LPLU">PHY_CTRL_NOND0A_LPLU</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="1001">1001</th><td><u>#define	<dfn class="macro" id="_M/PHY_CTRL_NOND0A_GBE_DIS" data-ref="_M/PHY_CTRL_NOND0A_GBE_DIS">PHY_CTRL_NOND0A_GBE_DIS</dfn>	(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="1002">1002</th><td><u>#define	<dfn class="macro" id="_M/PHY_CTRL_GBE_DIS" data-ref="_M/PHY_CTRL_GBE_DIS">PHY_CTRL_GBE_DIS</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="1003">1003</th><td></td></tr>
<tr><th id="1004">1004</th><td><u>#define	<dfn class="macro" id="_M/WMREG_PCIEANACFG" data-ref="_M/WMREG_PCIEANACFG">WMREG_PCIEANACFG</dfn> 0x0f18	/* PCIE Analog Config */</u></td></tr>
<tr><th id="1005">1005</th><td></td></tr>
<tr><th id="1006">1006</th><td><u>#define	<dfn class="macro" id="_M/WMREG_IOSFPC" data-ref="_M/WMREG_IOSFPC">WMREG_IOSFPC</dfn>	0x0f28	/* Tx corrupted data */</u></td></tr>
<tr><th id="1007">1007</th><td></td></tr>
<tr><th id="1008">1008</th><td><u>#define	<dfn class="macro" id="_M/WMREG_PBA" data-ref="_M/WMREG_PBA">WMREG_PBA</dfn>	0x1000	/* Packet Buffer Allocation */</u></td></tr>
<tr><th id="1009">1009</th><td><u>#define	<dfn class="macro" id="_M/PBA_BYTE_SHIFT" data-ref="_M/PBA_BYTE_SHIFT">PBA_BYTE_SHIFT</dfn>	10		/* KB -&gt; bytes */</u></td></tr>
<tr><th id="1010">1010</th><td><u>#define	<dfn class="macro" id="_M/PBA_ADDR_SHIFT" data-ref="_M/PBA_ADDR_SHIFT">PBA_ADDR_SHIFT</dfn>	7		/* KB -&gt; quadwords */</u></td></tr>
<tr><th id="1011">1011</th><td><u>#define	<dfn class="macro" id="_M/PBA_8K" data-ref="_M/PBA_8K">PBA_8K</dfn>		0x0008</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define	<dfn class="macro" id="_M/PBA_10K" data-ref="_M/PBA_10K">PBA_10K</dfn>		0x000a</u></td></tr>
<tr><th id="1013">1013</th><td><u>#define	<dfn class="macro" id="_M/PBA_12K" data-ref="_M/PBA_12K">PBA_12K</dfn>		0x000c</u></td></tr>
<tr><th id="1014">1014</th><td><u>#define	<dfn class="macro" id="_M/PBA_14K" data-ref="_M/PBA_14K">PBA_14K</dfn>		0x000e</u></td></tr>
<tr><th id="1015">1015</th><td><u>#define	<dfn class="macro" id="_M/PBA_16K" data-ref="_M/PBA_16K">PBA_16K</dfn>		0x0010		/* 16K, default Tx allocation */</u></td></tr>
<tr><th id="1016">1016</th><td><u>#define	<dfn class="macro" id="_M/PBA_20K" data-ref="_M/PBA_20K">PBA_20K</dfn>		0x0014</u></td></tr>
<tr><th id="1017">1017</th><td><u>#define	<dfn class="macro" id="_M/PBA_22K" data-ref="_M/PBA_22K">PBA_22K</dfn>		0x0016</u></td></tr>
<tr><th id="1018">1018</th><td><u>#define	<dfn class="macro" id="_M/PBA_24K" data-ref="_M/PBA_24K">PBA_24K</dfn>		0x0018</u></td></tr>
<tr><th id="1019">1019</th><td><u>#define	<dfn class="macro" id="_M/PBA_26K" data-ref="_M/PBA_26K">PBA_26K</dfn>		0x001a</u></td></tr>
<tr><th id="1020">1020</th><td><u>#define	<dfn class="macro" id="_M/PBA_30K" data-ref="_M/PBA_30K">PBA_30K</dfn>		0x001e</u></td></tr>
<tr><th id="1021">1021</th><td><u>#define	<dfn class="macro" id="_M/PBA_32K" data-ref="_M/PBA_32K">PBA_32K</dfn>		0x0020</u></td></tr>
<tr><th id="1022">1022</th><td><u>#define	<dfn class="macro" id="_M/PBA_34K" data-ref="_M/PBA_34K">PBA_34K</dfn>		0x0022</u></td></tr>
<tr><th id="1023">1023</th><td><u>#define	<dfn class="macro" id="_M/PBA_35K" data-ref="_M/PBA_35K">PBA_35K</dfn>		0x0023</u></td></tr>
<tr><th id="1024">1024</th><td><u>#define	<dfn class="macro" id="_M/PBA_40K" data-ref="_M/PBA_40K">PBA_40K</dfn>		0x0028</u></td></tr>
<tr><th id="1025">1025</th><td><u>#define	<dfn class="macro" id="_M/PBA_48K" data-ref="_M/PBA_48K">PBA_48K</dfn>		0x0030		/* 48K, default Rx allocation */</u></td></tr>
<tr><th id="1026">1026</th><td><u>#define	<dfn class="macro" id="_M/PBA_64K" data-ref="_M/PBA_64K">PBA_64K</dfn>		0x0040</u></td></tr>
<tr><th id="1027">1027</th><td><u>#define	<dfn class="macro" id="_M/PBA_RXA_MASK" data-ref="_M/PBA_RXA_MASK">PBA_RXA_MASK</dfn>	__BITS(15, 0)</u></td></tr>
<tr><th id="1028">1028</th><td></td></tr>
<tr><th id="1029">1029</th><td><u>#define	<dfn class="macro" id="_M/WMREG_PBS" data-ref="_M/WMREG_PBS">WMREG_PBS</dfn>	0x1008	/* Packet Buffer Size (ICH) */</u></td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td><u>#define	<dfn class="macro" id="_M/WMREG_PBECCSTS" data-ref="_M/WMREG_PBECCSTS">WMREG_PBECCSTS</dfn>	0x100c	/* Packet Buffer ECC Status (PCH_LPT) */</u></td></tr>
<tr><th id="1032">1032</th><td><u>#define	<dfn class="macro" id="_M/PBECCSTS_CORR_ERR_CNT_MASK" data-ref="_M/PBECCSTS_CORR_ERR_CNT_MASK">PBECCSTS_CORR_ERR_CNT_MASK</dfn>	0x000000ff</u></td></tr>
<tr><th id="1033">1033</th><td><u>#define	<dfn class="macro" id="_M/PBECCSTS_UNCORR_ERR_CNT_MASK" data-ref="_M/PBECCSTS_UNCORR_ERR_CNT_MASK">PBECCSTS_UNCORR_ERR_CNT_MASK</dfn>	0x0000ff00</u></td></tr>
<tr><th id="1034">1034</th><td><u>#define	<dfn class="macro" id="_M/PBECCSTS_UNCORR_ECC_ENABLE" data-ref="_M/PBECCSTS_UNCORR_ECC_ENABLE">PBECCSTS_UNCORR_ECC_ENABLE</dfn>	0x00010000</u></td></tr>
<tr><th id="1035">1035</th><td></td></tr>
<tr><th id="1036">1036</th><td><u>#define <dfn class="macro" id="_M/WMREG_EEMNGCTL" data-ref="_M/WMREG_EEMNGCTL">WMREG_EEMNGCTL</dfn>	0x1010	/* MNG EEprom Control */</u></td></tr>
<tr><th id="1037">1037</th><td><u>#define <dfn class="macro" id="_M/EEMNGCTL_CFGDONE_0" data-ref="_M/EEMNGCTL_CFGDONE_0">EEMNGCTL_CFGDONE_0</dfn> 0x040000	/* MNG config cycle done */</u></td></tr>
<tr><th id="1038">1038</th><td><u>#define <dfn class="macro" id="_M/EEMNGCTL_CFGDONE_1" data-ref="_M/EEMNGCTL_CFGDONE_1">EEMNGCTL_CFGDONE_1</dfn> 0x080000	/*  2nd port */</u></td></tr>
<tr><th id="1039">1039</th><td></td></tr>
<tr><th id="1040">1040</th><td><u>#define <dfn class="macro" id="_M/WMREG_I2CCMD" data-ref="_M/WMREG_I2CCMD">WMREG_I2CCMD</dfn>	0x1028	/* SFPI2C Command Register - RW */</u></td></tr>
<tr><th id="1041">1041</th><td><u>#define <dfn class="macro" id="_M/I2CCMD_REG_ADDR_SHIFT" data-ref="_M/I2CCMD_REG_ADDR_SHIFT">I2CCMD_REG_ADDR_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1042">1042</th><td><u>#define <dfn class="macro" id="_M/I2CCMD_REG_ADDR" data-ref="_M/I2CCMD_REG_ADDR">I2CCMD_REG_ADDR</dfn>		0x00ff0000</u></td></tr>
<tr><th id="1043">1043</th><td><u>#define <dfn class="macro" id="_M/I2CCMD_PHY_ADDR_SHIFT" data-ref="_M/I2CCMD_PHY_ADDR_SHIFT">I2CCMD_PHY_ADDR_SHIFT</dfn>	24</u></td></tr>
<tr><th id="1044">1044</th><td><u>#define <dfn class="macro" id="_M/I2CCMD_PHY_ADDR" data-ref="_M/I2CCMD_PHY_ADDR">I2CCMD_PHY_ADDR</dfn>		0x07000000</u></td></tr>
<tr><th id="1045">1045</th><td><u>#define <dfn class="macro" id="_M/I2CCMD_OPCODE_READ" data-ref="_M/I2CCMD_OPCODE_READ">I2CCMD_OPCODE_READ</dfn>	0x08000000</u></td></tr>
<tr><th id="1046">1046</th><td><u>#define <dfn class="macro" id="_M/I2CCMD_OPCODE_WRITE" data-ref="_M/I2CCMD_OPCODE_WRITE">I2CCMD_OPCODE_WRITE</dfn>	0x00000000</u></td></tr>
<tr><th id="1047">1047</th><td><u>#define <dfn class="macro" id="_M/I2CCMD_RESET" data-ref="_M/I2CCMD_RESET">I2CCMD_RESET</dfn>		0x10000000</u></td></tr>
<tr><th id="1048">1048</th><td><u>#define <dfn class="macro" id="_M/I2CCMD_READY" data-ref="_M/I2CCMD_READY">I2CCMD_READY</dfn>		0x20000000</u></td></tr>
<tr><th id="1049">1049</th><td><u>#define <dfn class="macro" id="_M/I2CCMD_INTERRUPT_ENA" data-ref="_M/I2CCMD_INTERRUPT_ENA">I2CCMD_INTERRUPT_ENA</dfn>	0x40000000</u></td></tr>
<tr><th id="1050">1050</th><td><u>#define <dfn class="macro" id="_M/I2CCMD_ERROR" data-ref="_M/I2CCMD_ERROR">I2CCMD_ERROR</dfn>		0x80000000</u></td></tr>
<tr><th id="1051">1051</th><td><u>#define <dfn class="macro" id="_M/MAX_SGMII_PHY_REG_ADDR" data-ref="_M/MAX_SGMII_PHY_REG_ADDR">MAX_SGMII_PHY_REG_ADDR</dfn>	255</u></td></tr>
<tr><th id="1052">1052</th><td><u>#define <dfn class="macro" id="_M/I2CCMD_PHY_TIMEOUT" data-ref="_M/I2CCMD_PHY_TIMEOUT">I2CCMD_PHY_TIMEOUT</dfn>	200</u></td></tr>
<tr><th id="1053">1053</th><td></td></tr>
<tr><th id="1054">1054</th><td><u>#define	<dfn class="macro" id="_M/WMREG_EEWR" data-ref="_M/WMREG_EEWR">WMREG_EEWR</dfn>	0x102c	/* EEPROM write */</u></td></tr>
<tr><th id="1055">1055</th><td></td></tr>
<tr><th id="1056">1056</th><td><u>#define <dfn class="macro" id="_M/WMREG_PBA_ECC" data-ref="_M/WMREG_PBA_ECC">WMREG_PBA_ECC</dfn>	0x01100	/* PBA ECC */</u></td></tr>
<tr><th id="1057">1057</th><td><u>#define <dfn class="macro" id="_M/PBA_ECC_COUNTER_MASK" data-ref="_M/PBA_ECC_COUNTER_MASK">PBA_ECC_COUNTER_MASK</dfn>	0xfff00000 /* ECC counter mask */</u></td></tr>
<tr><th id="1058">1058</th><td><u>#define <dfn class="macro" id="_M/PBA_ECC_COUNTER_SHIFT" data-ref="_M/PBA_ECC_COUNTER_SHIFT">PBA_ECC_COUNTER_SHIFT</dfn>	20	   /* ECC counter shift value */</u></td></tr>
<tr><th id="1059">1059</th><td><u>#define	<dfn class="macro" id="_M/PBA_ECC_CORR_EN" data-ref="_M/PBA_ECC_CORR_EN">PBA_ECC_CORR_EN</dfn>		0x00000001 /* Enable ECC error correction */</u></td></tr>
<tr><th id="1060">1060</th><td><u>#define	<dfn class="macro" id="_M/PBA_ECC_STAT_CLR" data-ref="_M/PBA_ECC_STAT_CLR">PBA_ECC_STAT_CLR</dfn>	0x00000002 /* Clear ECC error counter */</u></td></tr>
<tr><th id="1061">1061</th><td><u>#define	<dfn class="macro" id="_M/PBA_ECC_INT_EN" data-ref="_M/PBA_ECC_INT_EN">PBA_ECC_INT_EN</dfn>		0x00000004 /* Enable ICR bit 5 on ECC error */</u></td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td><u>#define <dfn class="macro" id="_M/WMREG_GPIE" data-ref="_M/WMREG_GPIE">WMREG_GPIE</dfn>	0x01514 /* General Purpose Interrupt Enable */</u></td></tr>
<tr><th id="1064">1064</th><td><u>#define <dfn class="macro" id="_M/GPIE_NSICR" data-ref="_M/GPIE_NSICR">GPIE_NSICR</dfn>	__BIT(0)	/* Non Selective Interrupt Clear */</u></td></tr>
<tr><th id="1065">1065</th><td><u>#define <dfn class="macro" id="_M/GPIE_MULTI_MSIX" data-ref="_M/GPIE_MULTI_MSIX">GPIE_MULTI_MSIX</dfn>	__BIT(4)	/* Multiple MSIX */</u></td></tr>
<tr><th id="1066">1066</th><td><u>#define <dfn class="macro" id="_M/GPIE_EIAME" data-ref="_M/GPIE_EIAME">GPIE_EIAME</dfn>	__BIT(30)	/* Extended Interrupt Auto Mask Ena. */</u></td></tr>
<tr><th id="1067">1067</th><td><u>#define <dfn class="macro" id="_M/GPIE_PBA" data-ref="_M/GPIE_PBA">GPIE_PBA</dfn>	__BIT(31)	/* PBA support */</u></td></tr>
<tr><th id="1068">1068</th><td></td></tr>
<tr><th id="1069">1069</th><td><u>#define <dfn class="macro" id="_M/WMREG_EICS" data-ref="_M/WMREG_EICS">WMREG_EICS</dfn>	0x01520  /* Ext. Interrupt Cause Set - WO */</u></td></tr>
<tr><th id="1070">1070</th><td><u>#define <dfn class="macro" id="_M/WMREG_EIMS" data-ref="_M/WMREG_EIMS">WMREG_EIMS</dfn>	0x01524  /* Ext. Interrupt Mask Set/Read - RW */</u></td></tr>
<tr><th id="1071">1071</th><td><u>#define <dfn class="macro" id="_M/WMREG_EIMC" data-ref="_M/WMREG_EIMC">WMREG_EIMC</dfn>	0x01528  /* Ext. Interrupt Mask Clear - WO */</u></td></tr>
<tr><th id="1072">1072</th><td><u>#define <dfn class="macro" id="_M/WMREG_EIAC" data-ref="_M/WMREG_EIAC">WMREG_EIAC</dfn>	0x0152c  /* Ext. Interrupt Auto Clear - RW */</u></td></tr>
<tr><th id="1073">1073</th><td><u>#define <dfn class="macro" id="_M/WMREG_EIAM" data-ref="_M/WMREG_EIAM">WMREG_EIAM</dfn>	0x01530  /* Ext. Interrupt Ack Auto Clear Mask - RW */</u></td></tr>
<tr><th id="1074">1074</th><td></td></tr>
<tr><th id="1075">1075</th><td><u>#define <dfn class="macro" id="_M/WMREG_EICR" data-ref="_M/WMREG_EICR">WMREG_EICR</dfn>	0x01580  /* Ext. Interrupt Cause Read - R/clr */</u></td></tr>
<tr><th id="1076">1076</th><td></td></tr>
<tr><th id="1077">1077</th><td><u>#define <dfn class="macro" id="_M/WMREG_MSIXBM" data-ref="_M/WMREG_MSIXBM">WMREG_MSIXBM</dfn>(x)	(0x1600 + (x) * 4) /* MSI-X Allocation */</u></td></tr>
<tr><th id="1078">1078</th><td></td></tr>
<tr><th id="1079">1079</th><td><u>#define <dfn class="macro" id="_M/EITR_RX_QUEUE" data-ref="_M/EITR_RX_QUEUE">EITR_RX_QUEUE</dfn>(x)	__BIT(0+(x)) /* Rx Queue x Interrupt x=[0-3] */</u></td></tr>
<tr><th id="1080">1080</th><td><u>#define <dfn class="macro" id="_M/EITR_TX_QUEUE" data-ref="_M/EITR_TX_QUEUE">EITR_TX_QUEUE</dfn>(x)	__BIT(8+(x)) /* Tx Queue x Interrupt x=[0-3] */</u></td></tr>
<tr><th id="1081">1081</th><td><u>#define <dfn class="macro" id="_M/EITR_TCP_TIMER" data-ref="_M/EITR_TCP_TIMER">EITR_TCP_TIMER</dfn>	0x40000000 /* TCP Timer */</u></td></tr>
<tr><th id="1082">1082</th><td><u>#define <dfn class="macro" id="_M/EITR_OTHER" data-ref="_M/EITR_OTHER">EITR_OTHER</dfn>	0x80000000 /* Interrupt Cause Active */</u></td></tr>
<tr><th id="1083">1083</th><td></td></tr>
<tr><th id="1084">1084</th><td><u>#define <dfn class="macro" id="_M/WMREG_EITR" data-ref="_M/WMREG_EITR">WMREG_EITR</dfn>(x)	(0x01680 + (0x4 * (x)))</u></td></tr>
<tr><th id="1085">1085</th><td><u>#define <dfn class="macro" id="_M/EITR_ITR_INT_MASK" data-ref="_M/EITR_ITR_INT_MASK">EITR_ITR_INT_MASK</dfn>	__BITS(14,2)</u></td></tr>
<tr><th id="1086">1086</th><td><u>#define <dfn class="macro" id="_M/EITR_COUNTER_MASK_82575" data-ref="_M/EITR_COUNTER_MASK_82575">EITR_COUNTER_MASK_82575</dfn>	__BITS(31,16)</u></td></tr>
<tr><th id="1087">1087</th><td><u>#define <dfn class="macro" id="_M/EITR_CNT_INGR" data-ref="_M/EITR_CNT_INGR">EITR_CNT_INGR</dfn>		__BIT(31) /* does not overwrite counter */</u></td></tr>
<tr><th id="1088">1088</th><td></td></tr>
<tr><th id="1089">1089</th><td><u>#define <dfn class="macro" id="_M/WMREG_EITR_82574" data-ref="_M/WMREG_EITR_82574">WMREG_EITR_82574</dfn>(x)	(0x000e8 + (0x4 * (x)))</u></td></tr>
<tr><th id="1090">1090</th><td><u>#define <dfn class="macro" id="_M/EITR_ITR_INT_MASK_82574" data-ref="_M/EITR_ITR_INT_MASK_82574">EITR_ITR_INT_MASK_82574</dfn>	__BITS(15, 0)</u></td></tr>
<tr><th id="1091">1091</th><td></td></tr>
<tr><th id="1092">1092</th><td><u>#define	<dfn class="macro" id="_M/WMREG_RXPBS" data-ref="_M/WMREG_RXPBS">WMREG_RXPBS</dfn>	0x2404	/* Rx Packet Buffer Size  */</u></td></tr>
<tr><th id="1093">1093</th><td><u>#define <dfn class="macro" id="_M/RXPBS_SIZE_MASK_82576" data-ref="_M/RXPBS_SIZE_MASK_82576">RXPBS_SIZE_MASK_82576</dfn>	0x0000007f</u></td></tr>
<tr><th id="1094">1094</th><td></td></tr>
<tr><th id="1095">1095</th><td><u>#define	<dfn class="macro" id="_M/WMREG_RDFH" data-ref="_M/WMREG_RDFH">WMREG_RDFH</dfn>	0x2410	/* Receive Data FIFO Head */</u></td></tr>
<tr><th id="1096">1096</th><td><u>#define	<dfn class="macro" id="_M/WMREG_RDFT" data-ref="_M/WMREG_RDFT">WMREG_RDFT</dfn>	0x2418	/* Receive Data FIFO Tail */</u></td></tr>
<tr><th id="1097">1097</th><td><u>#define	<dfn class="macro" id="_M/WMREG_RDFHS" data-ref="_M/WMREG_RDFHS">WMREG_RDFHS</dfn>	0x2420	/* Receive Data FIFO Head Saved */</u></td></tr>
<tr><th id="1098">1098</th><td><u>#define	<dfn class="macro" id="_M/WMREG_RDFTS" data-ref="_M/WMREG_RDFTS">WMREG_RDFTS</dfn>	0x2428	/* Receive Data FIFO Tail Saved */</u></td></tr>
<tr><th id="1099">1099</th><td><u>#define	<dfn class="macro" id="_M/WMREG_RADV" data-ref="_M/WMREG_RADV">WMREG_RADV</dfn>	0x282c	/* Receive Interrupt Absolute Delay Timer */</u></td></tr>
<tr><th id="1100">1100</th><td></td></tr>
<tr><th id="1101">1101</th><td><u>#define	<dfn class="macro" id="_M/WMREG_TXDMAC" data-ref="_M/WMREG_TXDMAC">WMREG_TXDMAC</dfn>	0x3000	/* Transfer DMA Control */</u></td></tr>
<tr><th id="1102">1102</th><td><u>#define	<dfn class="macro" id="_M/TXDMAC_DPP" data-ref="_M/TXDMAC_DPP">TXDMAC_DPP</dfn>	(1U &lt;&lt; 0)	/* disable packet prefetch */</u></td></tr>
<tr><th id="1103">1103</th><td></td></tr>
<tr><th id="1104">1104</th><td><u>#define <dfn class="macro" id="_M/WMREG_KABGTXD" data-ref="_M/WMREG_KABGTXD">WMREG_KABGTXD</dfn>	0x3004	/* AFE and Gap Transmit Ref Data */</u></td></tr>
<tr><th id="1105">1105</th><td><u>#define	<dfn class="macro" id="_M/KABGTXD_BGSQLBIAS" data-ref="_M/KABGTXD_BGSQLBIAS">KABGTXD_BGSQLBIAS</dfn> 0x00050000</u></td></tr>
<tr><th id="1106">1106</th><td></td></tr>
<tr><th id="1107">1107</th><td><u>#define	<dfn class="macro" id="_M/WMREG_TDFH" data-ref="_M/WMREG_TDFH">WMREG_TDFH</dfn>	0x3410	/* Transmit Data FIFO Head */</u></td></tr>
<tr><th id="1108">1108</th><td><u>#define	<dfn class="macro" id="_M/WMREG_TDFT" data-ref="_M/WMREG_TDFT">WMREG_TDFT</dfn>	0x3418	/* Transmit Data FIFO Tail */</u></td></tr>
<tr><th id="1109">1109</th><td><u>#define	<dfn class="macro" id="_M/WMREG_TDFHS" data-ref="_M/WMREG_TDFHS">WMREG_TDFHS</dfn>	0x3420	/* Transmit Data FIFO Head Saved */</u></td></tr>
<tr><th id="1110">1110</th><td><u>#define	<dfn class="macro" id="_M/WMREG_TDFTS" data-ref="_M/WMREG_TDFTS">WMREG_TDFTS</dfn>	0x3428	/* Transmit Data FIFO Tail Saved */</u></td></tr>
<tr><th id="1111">1111</th><td><u>#define	<dfn class="macro" id="_M/WMREG_TDFPC" data-ref="_M/WMREG_TDFPC">WMREG_TDFPC</dfn>	0x3430	/* Transmit Data FIFO Packet Count */</u></td></tr>
<tr><th id="1112">1112</th><td></td></tr>
<tr><th id="1113">1113</th><td><u>#define	<dfn class="macro" id="_M/WMREG_TXDCTL" data-ref="_M/WMREG_TXDCTL">WMREG_TXDCTL</dfn>(n)		/* Trandmit Descriptor Control */ \</u></td></tr>
<tr><th id="1114">1114</th><td><u>	(((n) &lt; 4) ? (0x3828 + ((n) * 0x100)) : (0xe028 + ((n) * 0x40)))</u></td></tr>
<tr><th id="1115">1115</th><td><u>#define	<dfn class="macro" id="_M/TXDCTL_PTHRESH" data-ref="_M/TXDCTL_PTHRESH">TXDCTL_PTHRESH</dfn>(x) ((x) &lt;&lt; 0)	/* prefetch threshold */</u></td></tr>
<tr><th id="1116">1116</th><td><u>#define	<dfn class="macro" id="_M/TXDCTL_HTHRESH" data-ref="_M/TXDCTL_HTHRESH">TXDCTL_HTHRESH</dfn>(x) ((x) &lt;&lt; 8)	/* host threshold */</u></td></tr>
<tr><th id="1117">1117</th><td><u>#define	<dfn class="macro" id="_M/TXDCTL_WTHRESH" data-ref="_M/TXDCTL_WTHRESH">TXDCTL_WTHRESH</dfn>(x) ((x) &lt;&lt; 16)	/* write back threshold */</u></td></tr>
<tr><th id="1118">1118</th><td><i>/* flags used starting with 82575 ... */</i></td></tr>
<tr><th id="1119">1119</th><td><u>#define <dfn class="macro" id="_M/TXDCTL_COUNT_DESC" data-ref="_M/TXDCTL_COUNT_DESC">TXDCTL_COUNT_DESC</dfn>	__BIT(22) /* Enable the counting of desc.</u></td></tr>
<tr><th id="1120">1120</th><td><u>					   still to be processed. */</u></td></tr>
<tr><th id="1121">1121</th><td><u>#define <dfn class="macro" id="_M/TXDCTL_QUEUE_ENABLE" data-ref="_M/TXDCTL_QUEUE_ENABLE">TXDCTL_QUEUE_ENABLE</dfn>  0x02000000 /* Enable specific Tx Queue */</u></td></tr>
<tr><th id="1122">1122</th><td><u>#define <dfn class="macro" id="_M/TXDCTL_SWFLSH" data-ref="_M/TXDCTL_SWFLSH">TXDCTL_SWFLSH</dfn>        0x04000000 /* Tx Desc. write-back flushing */</u></td></tr>
<tr><th id="1123">1123</th><td><u>#define <dfn class="macro" id="_M/TXDCTL_PRIORITY" data-ref="_M/TXDCTL_PRIORITY">TXDCTL_PRIORITY</dfn>      0x08000000</u></td></tr>
<tr><th id="1124">1124</th><td></td></tr>
<tr><th id="1125">1125</th><td><u>#define	<dfn class="macro" id="_M/WMREG_TADV" data-ref="_M/WMREG_TADV">WMREG_TADV</dfn>	0x382c	/* Transmit Absolute Interrupt Delay Timer */</u></td></tr>
<tr><th id="1126">1126</th><td><u>#define	<dfn class="macro" id="_M/WMREG_TSPMT" data-ref="_M/WMREG_TSPMT">WMREG_TSPMT</dfn>	0x3830	/* TCP Segmentation Pad and Minimum</u></td></tr>
<tr><th id="1127">1127</th><td><u>				   Threshold (Cordova) */</u></td></tr>
<tr><th id="1128">1128</th><td><u>#define	<dfn class="macro" id="_M/TSPMT_TSMT" data-ref="_M/TSPMT_TSMT">TSPMT_TSMT</dfn>(x)	(x)		/* TCP seg min transfer */</u></td></tr>
<tr><th id="1129">1129</th><td><u>#define	<dfn class="macro" id="_M/TSPMT_TSPBP" data-ref="_M/TSPMT_TSPBP">TSPMT_TSPBP</dfn>(x)	((x) &lt;&lt; 16)	/* TCP seg pkt buf padding */</u></td></tr>
<tr><th id="1130">1130</th><td></td></tr>
<tr><th id="1131">1131</th><td><u>#define	<dfn class="macro" id="_M/WMREG_TARC0" data-ref="_M/WMREG_TARC0">WMREG_TARC0</dfn>	0x3840	/* Tx arbitration count (0) */</u></td></tr>
<tr><th id="1132">1132</th><td><u>#define	<dfn class="macro" id="_M/WMREG_TARC1" data-ref="_M/WMREG_TARC1">WMREG_TARC1</dfn>	0x3940	/* Tx arbitration count (1) */</u></td></tr>
<tr><th id="1133">1133</th><td></td></tr>
<tr><th id="1134">1134</th><td><u>#define	<dfn class="macro" id="_M/WMREG_CRCERRS" data-ref="_M/WMREG_CRCERRS">WMREG_CRCERRS</dfn>	0x4000	/* CRC Error Count */</u></td></tr>
<tr><th id="1135">1135</th><td><u>#define	<dfn class="macro" id="_M/WMREG_ALGNERRC" data-ref="_M/WMREG_ALGNERRC">WMREG_ALGNERRC</dfn>	0x4004	/* Alignment Error Count */</u></td></tr>
<tr><th id="1136">1136</th><td><u>#define	<dfn class="macro" id="_M/WMREG_SYMERRC" data-ref="_M/WMREG_SYMERRC">WMREG_SYMERRC</dfn>	0x4008	/* Symbol Error Count */</u></td></tr>
<tr><th id="1137">1137</th><td><u>#define	<dfn class="macro" id="_M/WMREG_RXERRC" data-ref="_M/WMREG_RXERRC">WMREG_RXERRC</dfn>	0x400c	/* receive error Count - R/clr */</u></td></tr>
<tr><th id="1138">1138</th><td><u>#define	<dfn class="macro" id="_M/WMREG_MPC" data-ref="_M/WMREG_MPC">WMREG_MPC</dfn>	0x4010	/* Missed Packets Count - R/clr */</u></td></tr>
<tr><th id="1139">1139</th><td><u>#define	<dfn class="macro" id="_M/WMREG_COLC" data-ref="_M/WMREG_COLC">WMREG_COLC</dfn>	0x4028	/* collision Count - R/clr */</u></td></tr>
<tr><th id="1140">1140</th><td><u>#define	<dfn class="macro" id="_M/WMREG_SEC" data-ref="_M/WMREG_SEC">WMREG_SEC</dfn>	0x4038	/* Sequence Error Count */</u></td></tr>
<tr><th id="1141">1141</th><td><u>#define	<dfn class="macro" id="_M/WMREG_CEXTERR" data-ref="_M/WMREG_CEXTERR">WMREG_CEXTERR</dfn>	0x403c	/* Carrier Extension Error Count */</u></td></tr>
<tr><th id="1142">1142</th><td><u>#define	<dfn class="macro" id="_M/WMREG_RLEC" data-ref="_M/WMREG_RLEC">WMREG_RLEC</dfn>	0x4040	/* Receive Length Error Count */</u></td></tr>
<tr><th id="1143">1143</th><td><u>#define	<dfn class="macro" id="_M/WMREG_XONRXC" data-ref="_M/WMREG_XONRXC">WMREG_XONRXC</dfn>	0x4048	/* XON Rx Count - R/clr */</u></td></tr>
<tr><th id="1144">1144</th><td><u>#define	<dfn class="macro" id="_M/WMREG_XONTXC" data-ref="_M/WMREG_XONTXC">WMREG_XONTXC</dfn>	0x404c	/* XON Tx Count - R/clr */</u></td></tr>
<tr><th id="1145">1145</th><td><u>#define	<dfn class="macro" id="_M/WMREG_XOFFRXC" data-ref="_M/WMREG_XOFFRXC">WMREG_XOFFRXC</dfn>	0x4050	/* XOFF Rx Count - R/clr */</u></td></tr>
<tr><th id="1146">1146</th><td><u>#define	<dfn class="macro" id="_M/WMREG_XOFFTXC" data-ref="_M/WMREG_XOFFTXC">WMREG_XOFFTXC</dfn>	0x4054	/* XOFF Tx Count - R/clr */</u></td></tr>
<tr><th id="1147">1147</th><td><u>#define	<dfn class="macro" id="_M/WMREG_FCRUC" data-ref="_M/WMREG_FCRUC">WMREG_FCRUC</dfn>	0x4058	/* Flow Control Rx Unsupported Count - R/clr */</u></td></tr>
<tr><th id="1148">1148</th><td><u>#define <dfn class="macro" id="_M/WMREG_RNBC" data-ref="_M/WMREG_RNBC">WMREG_RNBC</dfn>	0x40a0	/* Receive No Buffers Count */</u></td></tr>
<tr><th id="1149">1149</th><td><u>#define <dfn class="macro" id="_M/WMREG_TLPIC" data-ref="_M/WMREG_TLPIC">WMREG_TLPIC</dfn>	0x4148	/* EEE Tx LPI Count */</u></td></tr>
<tr><th id="1150">1150</th><td><u>#define <dfn class="macro" id="_M/WMREG_RLPIC" data-ref="_M/WMREG_RLPIC">WMREG_RLPIC</dfn>	0x414c	/* EEE Rx LPI Count */</u></td></tr>
<tr><th id="1151">1151</th><td></td></tr>
<tr><th id="1152">1152</th><td><u>#define	<dfn class="macro" id="_M/WMREG_PCS_CFG" data-ref="_M/WMREG_PCS_CFG">WMREG_PCS_CFG</dfn>	0x4200	/* PCS Configuration */</u></td></tr>
<tr><th id="1153">1153</th><td><u>#define	<dfn class="macro" id="_M/PCS_CFG_PCS_EN" data-ref="_M/PCS_CFG_PCS_EN">PCS_CFG_PCS_EN</dfn>	__BIT(3)</u></td></tr>
<tr><th id="1154">1154</th><td></td></tr>
<tr><th id="1155">1155</th><td><u>#define	<dfn class="macro" id="_M/WMREG_PCS_LCTL" data-ref="_M/WMREG_PCS_LCTL">WMREG_PCS_LCTL</dfn>	0x4208	/* PCS Link Control */</u></td></tr>
<tr><th id="1156">1156</th><td><u>#define	<dfn class="macro" id="_M/PCS_LCTL_FSV_1000" data-ref="_M/PCS_LCTL_FSV_1000">PCS_LCTL_FSV_1000</dfn> __BIT(2)	/* AN Timeout Enable */</u></td></tr>
<tr><th id="1157">1157</th><td><u>#define	<dfn class="macro" id="_M/PCS_LCTL_FDV_FULL" data-ref="_M/PCS_LCTL_FDV_FULL">PCS_LCTL_FDV_FULL</dfn> __BIT(3)	/* AN Timeout Enable */</u></td></tr>
<tr><th id="1158">1158</th><td><u>#define	<dfn class="macro" id="_M/PCS_LCTL_FSD" data-ref="_M/PCS_LCTL_FSD">PCS_LCTL_FSD</dfn> __BIT(4)	/* AN Timeout Enable */</u></td></tr>
<tr><th id="1159">1159</th><td><u>#define	<dfn class="macro" id="_M/PCS_LCTL_FORCE_FC" data-ref="_M/PCS_LCTL_FORCE_FC">PCS_LCTL_FORCE_FC</dfn> __BIT(7)	/* AN Timeout Enable */</u></td></tr>
<tr><th id="1160">1160</th><td><u>#define	<dfn class="macro" id="_M/PCS_LCTL_AN_ENABLE" data-ref="_M/PCS_LCTL_AN_ENABLE">PCS_LCTL_AN_ENABLE</dfn> __BIT(16)	/* AN Timeout Enable */</u></td></tr>
<tr><th id="1161">1161</th><td><u>#define	<dfn class="macro" id="_M/PCS_LCTL_AN_RESTART" data-ref="_M/PCS_LCTL_AN_RESTART">PCS_LCTL_AN_RESTART</dfn> __BIT(17)	/* AN Timeout Enable */</u></td></tr>
<tr><th id="1162">1162</th><td><u>#define	<dfn class="macro" id="_M/PCS_LCTL_AN_TIMEOUT" data-ref="_M/PCS_LCTL_AN_TIMEOUT">PCS_LCTL_AN_TIMEOUT</dfn> __BIT(18)	/* AN Timeout Enable */</u></td></tr>
<tr><th id="1163">1163</th><td></td></tr>
<tr><th id="1164">1164</th><td><u>#define	<dfn class="macro" id="_M/WMREG_PCS_LSTS" data-ref="_M/WMREG_PCS_LSTS">WMREG_PCS_LSTS</dfn>	0x420c	/* PCS Link Status */</u></td></tr>
<tr><th id="1165">1165</th><td><u>#define <dfn class="macro" id="_M/PCS_LSTS_LINKOK" data-ref="_M/PCS_LSTS_LINKOK">PCS_LSTS_LINKOK</dfn>	__BIT(0)</u></td></tr>
<tr><th id="1166">1166</th><td><u>#define <dfn class="macro" id="_M/PCS_LSTS_SPEED" data-ref="_M/PCS_LSTS_SPEED">PCS_LSTS_SPEED</dfn>	__BITS(2, 1)</u></td></tr>
<tr><th id="1167">1167</th><td><u>#define <dfn class="macro" id="_M/PCS_LSTS_SPEED_10" data-ref="_M/PCS_LSTS_SPEED_10">PCS_LSTS_SPEED_10</dfn>	0</u></td></tr>
<tr><th id="1168">1168</th><td><u>#define <dfn class="macro" id="_M/PCS_LSTS_SPEED_100" data-ref="_M/PCS_LSTS_SPEED_100">PCS_LSTS_SPEED_100</dfn>	1</u></td></tr>
<tr><th id="1169">1169</th><td><u>#define <dfn class="macro" id="_M/PCS_LSTS_SPEED_1000" data-ref="_M/PCS_LSTS_SPEED_1000">PCS_LSTS_SPEED_1000</dfn>	2</u></td></tr>
<tr><th id="1170">1170</th><td><u>#define <dfn class="macro" id="_M/PCS_LSTS_FDX" data-ref="_M/PCS_LSTS_FDX">PCS_LSTS_FDX</dfn>	__BIT(3)</u></td></tr>
<tr><th id="1171">1171</th><td><u>#define <dfn class="macro" id="_M/PCS_LSTS_AN_COMP" data-ref="_M/PCS_LSTS_AN_COMP">PCS_LSTS_AN_COMP</dfn> __BIT(16)</u></td></tr>
<tr><th id="1172">1172</th><td></td></tr>
<tr><th id="1173">1173</th><td><u>#define	<dfn class="macro" id="_M/WMREG_PCS_ANADV" data-ref="_M/WMREG_PCS_ANADV">WMREG_PCS_ANADV</dfn>	0x4218	/* AN Advertsement */</u></td></tr>
<tr><th id="1174">1174</th><td><u>#define	<dfn class="macro" id="_M/WMREG_PCS_LPAB" data-ref="_M/WMREG_PCS_LPAB">WMREG_PCS_LPAB</dfn>	0x421c	/* Link Partnet Ability */</u></td></tr>
<tr><th id="1175">1175</th><td></td></tr>
<tr><th id="1176">1176</th><td><u>#define	<dfn class="macro" id="_M/WMREG_RXCSUM" data-ref="_M/WMREG_RXCSUM">WMREG_RXCSUM</dfn>	0x5000	/* Receive Checksum register */</u></td></tr>
<tr><th id="1177">1177</th><td><u>#define	<dfn class="macro" id="_M/RXCSUM_PCSS" data-ref="_M/RXCSUM_PCSS">RXCSUM_PCSS</dfn>	0x000000ff	/* Packet Checksum Start */</u></td></tr>
<tr><th id="1178">1178</th><td><u>#define	<dfn class="macro" id="_M/RXCSUM_IPOFL" data-ref="_M/RXCSUM_IPOFL">RXCSUM_IPOFL</dfn>	(1U &lt;&lt; 8)	/* IP checksum offload */</u></td></tr>
<tr><th id="1179">1179</th><td><u>#define	<dfn class="macro" id="_M/RXCSUM_TUOFL" data-ref="_M/RXCSUM_TUOFL">RXCSUM_TUOFL</dfn>	(1U &lt;&lt; 9)	/* TCP/UDP checksum offload */</u></td></tr>
<tr><th id="1180">1180</th><td><u>#define	<dfn class="macro" id="_M/RXCSUM_IPV6OFL" data-ref="_M/RXCSUM_IPV6OFL">RXCSUM_IPV6OFL</dfn>	(1U &lt;&lt; 10)	/* IPv6 checksum offload */</u></td></tr>
<tr><th id="1181">1181</th><td><u>#define	<dfn class="macro" id="_M/RXCSUM_CRCOFL" data-ref="_M/RXCSUM_CRCOFL">RXCSUM_CRCOFL</dfn>	(1U &lt;&lt; 11)	/* SCTP CRC32 checksum offload */</u></td></tr>
<tr><th id="1182">1182</th><td><u>#define	<dfn class="macro" id="_M/RXCSUM_IPPCSE" data-ref="_M/RXCSUM_IPPCSE">RXCSUM_IPPCSE</dfn>	(1U &lt;&lt; 12)	/* IP payload checksum enable */</u></td></tr>
<tr><th id="1183">1183</th><td><u>#define	<dfn class="macro" id="_M/RXCSUM_PCSD" data-ref="_M/RXCSUM_PCSD">RXCSUM_PCSD</dfn>	(1U &lt;&lt; 13)	/* packet checksum disabled */</u></td></tr>
<tr><th id="1184">1184</th><td></td></tr>
<tr><th id="1185">1185</th><td><u>#define <dfn class="macro" id="_M/WMREG_RLPML" data-ref="_M/WMREG_RLPML">WMREG_RLPML</dfn>	0x5004	/* Rx Long Packet Max Length */</u></td></tr>
<tr><th id="1186">1186</th><td></td></tr>
<tr><th id="1187">1187</th><td><u>#define <dfn class="macro" id="_M/WMREG_RFCTL" data-ref="_M/WMREG_RFCTL">WMREG_RFCTL</dfn>	0x5008	/* Receive Filter Control */</u></td></tr>
<tr><th id="1188">1188</th><td><u>#define <dfn class="macro" id="_M/WMREG_RFCTL_NFSWDIS" data-ref="_M/WMREG_RFCTL_NFSWDIS">WMREG_RFCTL_NFSWDIS</dfn>	__BIT(6)  /* NFS Write Disable */</u></td></tr>
<tr><th id="1189">1189</th><td><u>#define <dfn class="macro" id="_M/WMREG_RFCTL_NFSRDIS" data-ref="_M/WMREG_RFCTL_NFSRDIS">WMREG_RFCTL_NFSRDIS</dfn>	__BIT(7)  /* NFS Read Disable */</u></td></tr>
<tr><th id="1190">1190</th><td><u>#define <dfn class="macro" id="_M/WMREG_RFCTL_ACKDIS" data-ref="_M/WMREG_RFCTL_ACKDIS">WMREG_RFCTL_ACKDIS</dfn>	__BIT(12) /* ACK Accelerate Disable */</u></td></tr>
<tr><th id="1191">1191</th><td><u>#define <dfn class="macro" id="_M/WMREG_RFCTL_ACKD_DIS" data-ref="_M/WMREG_RFCTL_ACKD_DIS">WMREG_RFCTL_ACKD_DIS</dfn>	__BIT(13) /* ACK data Disable */</u></td></tr>
<tr><th id="1192">1192</th><td><u>#define <dfn class="macro" id="_M/WMREG_RFCTL_EXSTEN" data-ref="_M/WMREG_RFCTL_EXSTEN">WMREG_RFCTL_EXSTEN</dfn>	__BIT(15) /* Extended status Enable. 82574 only. */</u></td></tr>
<tr><th id="1193">1193</th><td><u>#define <dfn class="macro" id="_M/WMREG_RFCTL_IPV6EXDIS" data-ref="_M/WMREG_RFCTL_IPV6EXDIS">WMREG_RFCTL_IPV6EXDIS</dfn>	__BIT(16) /* IPv6 Extension Header Disable */</u></td></tr>
<tr><th id="1194">1194</th><td><u>#define <dfn class="macro" id="_M/WMREG_RFCTL_NEWIPV6EXDIS" data-ref="_M/WMREG_RFCTL_NEWIPV6EXDIS">WMREG_RFCTL_NEWIPV6EXDIS</dfn> __BIT(17) /* New IPv6 Extension Header */</u></td></tr>
<tr><th id="1195">1195</th><td></td></tr>
<tr><th id="1196">1196</th><td><u>#define	<dfn class="macro" id="_M/WMREG_WUC" data-ref="_M/WMREG_WUC">WMREG_WUC</dfn>	0x5800	/* Wakeup Control */</u></td></tr>
<tr><th id="1197">1197</th><td><u>#define	<dfn class="macro" id="_M/WUC_APME" data-ref="_M/WUC_APME">WUC_APME</dfn>		0x00000001 /* APM Enable */</u></td></tr>
<tr><th id="1198">1198</th><td><u>#define	<dfn class="macro" id="_M/WUC_PME_EN" data-ref="_M/WUC_PME_EN">WUC_PME_EN</dfn>		0x00000002 /* PME Enable */</u></td></tr>
<tr><th id="1199">1199</th><td><u>#define <dfn class="macro" id="_M/WUC_PME_STATUS" data-ref="_M/WUC_PME_STATUS">WUC_PME_STATUS</dfn>		0x00000004 /* PME Status */</u></td></tr>
<tr><th id="1200">1200</th><td><u>#define <dfn class="macro" id="_M/WUC_APMPME" data-ref="_M/WUC_APMPME">WUC_APMPME</dfn>		0x00000008 /* Assert PME on APM Wakeup */</u></td></tr>
<tr><th id="1201">1201</th><td><u>#define <dfn class="macro" id="_M/WUC_PHY_WAKE" data-ref="_M/WUC_PHY_WAKE">WUC_PHY_WAKE</dfn>		0x00000100 /* if PHY supports wakeup */</u></td></tr>
<tr><th id="1202">1202</th><td></td></tr>
<tr><th id="1203">1203</th><td><u>#define	<dfn class="macro" id="_M/WMREG_WUFC" data-ref="_M/WMREG_WUFC">WMREG_WUFC</dfn>	0x5808	/* Wakeup Filter Control */</u></td></tr>
<tr><th id="1204">1204</th><td><u>#define <dfn class="macro" id="_M/WUFC_LNKC" data-ref="_M/WUFC_LNKC">WUFC_LNKC</dfn>	__BIT(0)	/* Link Status Change Wakeup Enable */</u></td></tr>
<tr><th id="1205">1205</th><td><u>#define <dfn class="macro" id="_M/WUFC_MAG" data-ref="_M/WUFC_MAG">WUFC_MAG</dfn>	__BIT(1)	/* Magic Packet Wakeup Enable */</u></td></tr>
<tr><th id="1206">1206</th><td><u>#define <dfn class="macro" id="_M/WUFC_EX" data-ref="_M/WUFC_EX">WUFC_EX</dfn>		__BIT(2)	/* Directed Exact Wakeup Enable */</u></td></tr>
<tr><th id="1207">1207</th><td><u>#define <dfn class="macro" id="_M/WUFC_MC" data-ref="_M/WUFC_MC">WUFC_MC</dfn>		__BIT(3)	/* Directed Multicast Wakeup En */</u></td></tr>
<tr><th id="1208">1208</th><td><u>#define <dfn class="macro" id="_M/WUFC_BC" data-ref="_M/WUFC_BC">WUFC_BC</dfn>		__BIT(4)	/* Broadcast Wakeup Enable */</u></td></tr>
<tr><th id="1209">1209</th><td><u>#define <dfn class="macro" id="_M/WUFC_ARPDIR" data-ref="_M/WUFC_ARPDIR">WUFC_ARPDIR</dfn>	__BIT(5)	/* ARP Request Packet Wakeup En */</u></td></tr>
<tr><th id="1210">1210</th><td><u>#define <dfn class="macro" id="_M/WUFC_IPV4" data-ref="_M/WUFC_IPV4">WUFC_IPV4</dfn>	__BIT(6)	/* Directed IPv4 Packet Wakeup En */</u></td></tr>
<tr><th id="1211">1211</th><td><u>#define <dfn class="macro" id="_M/WUFC_IPV6" data-ref="_M/WUFC_IPV6">WUFC_IPV6</dfn>	__BIT(7)	/* Directed IPv6 Packet Wakeup En */</u></td></tr>
<tr><th id="1212">1212</th><td><u>#define <dfn class="macro" id="_M/WUFC_NS" data-ref="_M/WUFC_NS">WUFC_NS</dfn>		__BIT(9)	/* NS Wakeup En */</u></td></tr>
<tr><th id="1213">1213</th><td><u>#define <dfn class="macro" id="_M/WUFC_NSDIR" data-ref="_M/WUFC_NSDIR">WUFC_NSDIR</dfn>	__BIT(10)	/* NS Directed En */</u></td></tr>
<tr><th id="1214">1214</th><td><u>#define <dfn class="macro" id="_M/WUFC_ARP" data-ref="_M/WUFC_ARP">WUFC_ARP</dfn>	__BIT(11)	/* ARP request En */</u></td></tr>
<tr><th id="1215">1215</th><td><u>#define <dfn class="macro" id="_M/WUFC_FLEX_HQ" data-ref="_M/WUFC_FLEX_HQ">WUFC_FLEX_HQ</dfn>	__BIT(14)	/* Flex Filters Host Queueing En */</u></td></tr>
<tr><th id="1216">1216</th><td><u>#define <dfn class="macro" id="_M/WUFC_NOTCO" data-ref="_M/WUFC_NOTCO">WUFC_NOTCO</dfn>	__BIT(15)	/* ? */</u></td></tr>
<tr><th id="1217">1217</th><td><u>#define <dfn class="macro" id="_M/WUFC_FLX" data-ref="_M/WUFC_FLX">WUFC_FLX</dfn>	__BITS(23, 16)	/* Flexible Filter [0-7] En */</u></td></tr>
<tr><th id="1218">1218</th><td><u>#define <dfn class="macro" id="_M/WUFC_FLXACT" data-ref="_M/WUFC_FLXACT">WUFC_FLXACT</dfn>	__BITS(27, 24)	/* Flexible Filter [0-3] Action */</u></td></tr>
<tr><th id="1219">1219</th><td><u>#define <dfn class="macro" id="_M/WUFC_FW_RST_WK" data-ref="_M/WUFC_FW_RST_WK">WUFC_FW_RST_WK</dfn>	__BIT(31)	/* Wake on Firmware Reset Assert En */</u></td></tr>
<tr><th id="1220">1220</th><td></td></tr>
<tr><th id="1221">1221</th><td><u>#define	<dfn class="macro" id="_M/WMREG_WUS" data-ref="_M/WMREG_WUS">WMREG_WUS</dfn>	0x5810	/* Wakeup Status (R/W1C) */</u></td></tr>
<tr><th id="1222">1222</th><td>	<i>/* Bit 30-24 and 15-12 are reserved */</i></td></tr>
<tr><th id="1223">1223</th><td><u>#define <dfn class="macro" id="_M/WUS_MNG" data-ref="_M/WUS_MNG">WUS_MNG</dfn>		__BIT(8)	/* Manageability event */</u></td></tr>
<tr><th id="1224">1224</th><td><u>#define <dfn class="macro" id="_M/WUS_FLAGS" data-ref="_M/WUS_FLAGS">WUS_FLAGS</dfn>	"\20"						\</u></td></tr>
<tr><th id="1225">1225</th><td><u>	"\1LINKC"	"\2MAG"		"\3EX"		"\4MC"		\</u></td></tr>
<tr><th id="1226">1226</th><td><u>	"\5BC"		"\6ARPDIR"	"\7IPV4"	"\10IPV6"	\</u></td></tr>
<tr><th id="1227">1227</th><td><u>	"\11MNG"	"\12NS"		"\13NSDIR"	"\14ARP"	\</u></td></tr>
<tr><th id="1228">1228</th><td><u>	"\21FLX0"	"\22FLX1"	"\23FLX2"	"\24FLX3"	\</u></td></tr>
<tr><th id="1229">1229</th><td><u>	"\25FLX4"	"\26FLX5"	"\27FLX6"	"\30FLX7"	\</u></td></tr>
<tr><th id="1230">1230</th><td><u>							"\40FW_RST_WK"</u></td></tr>
<tr><th id="1231">1231</th><td></td></tr>
<tr><th id="1232">1232</th><td><u>#define <dfn class="macro" id="_M/WMREG_MRQC" data-ref="_M/WMREG_MRQC">WMREG_MRQC</dfn>	0x5818	/* Multiple Receive Queues Command */</u></td></tr>
<tr><th id="1233">1233</th><td><u>#define <dfn class="macro" id="_M/MRQC_DISABLE_RSS" data-ref="_M/MRQC_DISABLE_RSS">MRQC_DISABLE_RSS</dfn>	0x00000000</u></td></tr>
<tr><th id="1234">1234</th><td><u>#define <dfn class="macro" id="_M/MRQC_ENABLE_RSS_MQ_82574" data-ref="_M/MRQC_ENABLE_RSS_MQ_82574">MRQC_ENABLE_RSS_MQ_82574</dfn>	__BIT(0) /* enable RSS for 82574 */</u></td></tr>
<tr><th id="1235">1235</th><td><u>#define <dfn class="macro" id="_M/MRQC_ENABLE_RSS_MQ" data-ref="_M/MRQC_ENABLE_RSS_MQ">MRQC_ENABLE_RSS_MQ</dfn>	__BIT(1) /* enable hardware max RSS without VMDq */</u></td></tr>
<tr><th id="1236">1236</th><td><u>#define <dfn class="macro" id="_M/MRQC_ENABLE_RSS_VMDQ" data-ref="_M/MRQC_ENABLE_RSS_VMDQ">MRQC_ENABLE_RSS_VMDQ</dfn>	__BITS(1, 0) /* enable RSS with VMDq */</u></td></tr>
<tr><th id="1237">1237</th><td><u>#define <dfn class="macro" id="_M/MRQC_DEFQ_MASK" data-ref="_M/MRQC_DEFQ_MASK">MRQC_DEFQ_MASK</dfn>		__BITS(5, 3)</u></td></tr>
<tr><th id="1238">1238</th><td>				<i>/*</i></td></tr>
<tr><th id="1239">1239</th><td><i>				 * Defines the default queue in non VMDq</i></td></tr>
<tr><th id="1240">1240</th><td><i>				 * mode according to value of the Multiple Receive</i></td></tr>
<tr><th id="1241">1241</th><td><i>				 * Queues Enable field.</i></td></tr>
<tr><th id="1242">1242</th><td><i>				 */</i></td></tr>
<tr><th id="1243">1243</th><td><u>#define <dfn class="macro" id="_M/MRQC_DEFQ_NOT_RSS_FLT" data-ref="_M/MRQC_DEFQ_NOT_RSS_FLT">MRQC_DEFQ_NOT_RSS_FLT</dfn>	__SHFTIN(__BIT(1), MRQC_DEFQ_MASK)</u></td></tr>
<tr><th id="1244">1244</th><td>				<i>/*</i></td></tr>
<tr><th id="1245">1245</th><td><i>				 * the destination of all packets</i></td></tr>
<tr><th id="1246">1246</th><td><i>				 * not forwarded by RSS or filters</i></td></tr>
<tr><th id="1247">1247</th><td><i>				 */</i></td></tr>
<tr><th id="1248">1248</th><td><u>#define <dfn class="macro" id="_M/MRQC_DEFQ_NOT_MAC_ETH" data-ref="_M/MRQC_DEFQ_NOT_MAC_ETH">MRQC_DEFQ_NOT_MAC_ETH</dfn>	__SHFTIN(__BITS(1, 0), MRQC_DEFQ_MASK)</u></td></tr>
<tr><th id="1249">1249</th><td>				<i>/*</i></td></tr>
<tr><th id="1250">1250</th><td><i>				 * Def_Q field is ignored. Queueing</i></td></tr>
<tr><th id="1251">1251</th><td><i>				 * decision of all packets not forwarded</i></td></tr>
<tr><th id="1252">1252</th><td><i>				 * by MAC address and Ether-type filters</i></td></tr>
<tr><th id="1253">1253</th><td><i>				 * is according to VT_CTL.DEF_PL field.</i></td></tr>
<tr><th id="1254">1254</th><td><i>				 */</i></td></tr>
<tr><th id="1255">1255</th><td><u>#define <dfn class="macro" id="_M/MRQC_DEFQ_IGNORED1" data-ref="_M/MRQC_DEFQ_IGNORED1">MRQC_DEFQ_IGNORED1</dfn>	__SHFTIN(__BIT(2), MRQC_DEFQ_MASK)</u></td></tr>
<tr><th id="1256">1256</th><td>				<i>/* Def_Q field is ignored */</i></td></tr>
<tr><th id="1257">1257</th><td><u>#define <dfn class="macro" id="_M/MRQC_DEFQ_IGNORED2" data-ref="_M/MRQC_DEFQ_IGNORED2">MRQC_DEFQ_IGNORED2</dfn>	__SHFTIN(__BIT(2)|__BIT(0), MRQC_DEFQ_MASK)</u></td></tr>
<tr><th id="1258">1258</th><td>				<i>/* Def_Q field is ignored */</i></td></tr>
<tr><th id="1259">1259</th><td><u>#define <dfn class="macro" id="_M/MRQC_DEFQ_VMDQ" data-ref="_M/MRQC_DEFQ_VMDQ">MRQC_DEFQ_VMDQ</dfn>		__SHFTIN(__BITS(2, 1), MRQC_DEFQ_MASK)</u></td></tr>
<tr><th id="1260">1260</th><td>				<i>/* for VMDq mode */</i></td></tr>
<tr><th id="1261">1261</th><td><u>#define <dfn class="macro" id="_M/MRQC_RSS_FIELD_IPV4_TCP" data-ref="_M/MRQC_RSS_FIELD_IPV4_TCP">MRQC_RSS_FIELD_IPV4_TCP</dfn>		__BIT(16)</u></td></tr>
<tr><th id="1262">1262</th><td><u>#define <dfn class="macro" id="_M/MRQC_RSS_FIELD_IPV4" data-ref="_M/MRQC_RSS_FIELD_IPV4">MRQC_RSS_FIELD_IPV4</dfn>		__BIT(17)</u></td></tr>
<tr><th id="1263">1263</th><td><u>#define <dfn class="macro" id="_M/MRQC_RSS_FIELD_IPV6_TCP_EX" data-ref="_M/MRQC_RSS_FIELD_IPV6_TCP_EX">MRQC_RSS_FIELD_IPV6_TCP_EX</dfn>	__BIT(18)</u></td></tr>
<tr><th id="1264">1264</th><td><u>#define <dfn class="macro" id="_M/MRQC_RSS_FIELD_IPV6_EX" data-ref="_M/MRQC_RSS_FIELD_IPV6_EX">MRQC_RSS_FIELD_IPV6_EX</dfn>		__BIT(19)</u></td></tr>
<tr><th id="1265">1265</th><td><u>#define <dfn class="macro" id="_M/MRQC_RSS_FIELD_IPV6" data-ref="_M/MRQC_RSS_FIELD_IPV6">MRQC_RSS_FIELD_IPV6</dfn>		__BIT(20)</u></td></tr>
<tr><th id="1266">1266</th><td><u>#define <dfn class="macro" id="_M/MRQC_RSS_FIELD_IPV6_TCP" data-ref="_M/MRQC_RSS_FIELD_IPV6_TCP">MRQC_RSS_FIELD_IPV6_TCP</dfn>		__BIT(21)</u></td></tr>
<tr><th id="1267">1267</th><td><u>#define <dfn class="macro" id="_M/MRQC_RSS_FIELD_IPV4_UDP" data-ref="_M/MRQC_RSS_FIELD_IPV4_UDP">MRQC_RSS_FIELD_IPV4_UDP</dfn>		__BIT(22)</u></td></tr>
<tr><th id="1268">1268</th><td><u>#define <dfn class="macro" id="_M/MRQC_RSS_FIELD_IPV6_UDP" data-ref="_M/MRQC_RSS_FIELD_IPV6_UDP">MRQC_RSS_FIELD_IPV6_UDP</dfn>		__BIT(23)</u></td></tr>
<tr><th id="1269">1269</th><td><u>#define <dfn class="macro" id="_M/MRQC_RSS_FIELD_IPV6_UDP_EX" data-ref="_M/MRQC_RSS_FIELD_IPV6_UDP_EX">MRQC_RSS_FIELD_IPV6_UDP_EX</dfn>	__BIT(24)</u></td></tr>
<tr><th id="1270">1270</th><td></td></tr>
<tr><th id="1271">1271</th><td><u>#define <dfn class="macro" id="_M/WMREG_RETA_Q" data-ref="_M/WMREG_RETA_Q">WMREG_RETA_Q</dfn>(x)		(0x5c00 + ((x) &gt;&gt; 2) * 4) /* Redirection Table */</u></td></tr>
<tr><th id="1272">1272</th><td><u>#define <dfn class="macro" id="_M/RETA_NUM_ENTRIES" data-ref="_M/RETA_NUM_ENTRIES">RETA_NUM_ENTRIES</dfn>	128</u></td></tr>
<tr><th id="1273">1273</th><td><u>#define <dfn class="macro" id="_M/RETA_ENTRY_MASK_Q" data-ref="_M/RETA_ENTRY_MASK_Q">RETA_ENTRY_MASK_Q</dfn>(x)	(0x000000ff &lt;&lt; (((x) % 4) * 8)) /* Redirection Table */</u></td></tr>
<tr><th id="1274">1274</th><td><u>#define <dfn class="macro" id="_M/RETA_ENT_QINDEX_MASK" data-ref="_M/RETA_ENT_QINDEX_MASK">RETA_ENT_QINDEX_MASK</dfn>		__BITS(3,0) /*queue index for 82580 and newer */</u></td></tr>
<tr><th id="1275">1275</th><td><u>#define <dfn class="macro" id="_M/RETA_ENT_QINDEX0_MASK_82575" data-ref="_M/RETA_ENT_QINDEX0_MASK_82575">RETA_ENT_QINDEX0_MASK_82575</dfn>	__BITS(3,2) /*queue index for pool0 */</u></td></tr>
<tr><th id="1276">1276</th><td><u>#define <dfn class="macro" id="_M/RETA_ENT_QINDEX1_MASK_82575" data-ref="_M/RETA_ENT_QINDEX1_MASK_82575">RETA_ENT_QINDEX1_MASK_82575</dfn>	__BITS(7,6) /*queue index for pool1 and regular RSS */</u></td></tr>
<tr><th id="1277">1277</th><td><u>#define <dfn class="macro" id="_M/RETA_ENT_QINDEX_MASK_82574" data-ref="_M/RETA_ENT_QINDEX_MASK_82574">RETA_ENT_QINDEX_MASK_82574</dfn>	__BIT(7) /*queue index for 82574 */</u></td></tr>
<tr><th id="1278">1278</th><td></td></tr>
<tr><th id="1279">1279</th><td><u>#define <dfn class="macro" id="_M/WMREG_RSSRK" data-ref="_M/WMREG_RSSRK">WMREG_RSSRK</dfn>(x)		(0x5c80 + (x) * 4) /* RSS Random Key Register */</u></td></tr>
<tr><th id="1280">1280</th><td><u>#define <dfn class="macro" id="_M/RSSRK_NUM_REGS" data-ref="_M/RSSRK_NUM_REGS">RSSRK_NUM_REGS</dfn>		10</u></td></tr>
<tr><th id="1281">1281</th><td></td></tr>
<tr><th id="1282">1282</th><td><u>#define	<dfn class="macro" id="_M/WMREG_MANC" data-ref="_M/WMREG_MANC">WMREG_MANC</dfn>	0x5820	/* Management Control */</u></td></tr>
<tr><th id="1283">1283</th><td><u>#define	<dfn class="macro" id="_M/MANC_SMBUS_EN" data-ref="_M/MANC_SMBUS_EN">MANC_SMBUS_EN</dfn>		0x00000001</u></td></tr>
<tr><th id="1284">1284</th><td><u>#define	<dfn class="macro" id="_M/MANC_ASF_EN" data-ref="_M/MANC_ASF_EN">MANC_ASF_EN</dfn>		0x00000002</u></td></tr>
<tr><th id="1285">1285</th><td><u>#define	<dfn class="macro" id="_M/MANC_ARP_EN" data-ref="_M/MANC_ARP_EN">MANC_ARP_EN</dfn>		0x00002000</u></td></tr>
<tr><th id="1286">1286</th><td><u>#define	<dfn class="macro" id="_M/MANC_RECV_TCO_RESET" data-ref="_M/MANC_RECV_TCO_RESET">MANC_RECV_TCO_RESET</dfn>	0x00010000</u></td></tr>
<tr><th id="1287">1287</th><td><u>#define	<dfn class="macro" id="_M/MANC_RECV_TCO_EN" data-ref="_M/MANC_RECV_TCO_EN">MANC_RECV_TCO_EN</dfn>	0x00020000</u></td></tr>
<tr><th id="1288">1288</th><td><u>#define	<dfn class="macro" id="_M/MANC_BLK_PHY_RST_ON_IDE" data-ref="_M/MANC_BLK_PHY_RST_ON_IDE">MANC_BLK_PHY_RST_ON_IDE</dfn>	0x00040000</u></td></tr>
<tr><th id="1289">1289</th><td><u>#define	<dfn class="macro" id="_M/MANC_RECV_ALL" data-ref="_M/MANC_RECV_ALL">MANC_RECV_ALL</dfn>		0x00080000</u></td></tr>
<tr><th id="1290">1290</th><td><u>#define	<dfn class="macro" id="_M/MANC_EN_MAC_ADDR_FILTER" data-ref="_M/MANC_EN_MAC_ADDR_FILTER">MANC_EN_MAC_ADDR_FILTER</dfn>	0x00100000</u></td></tr>
<tr><th id="1291">1291</th><td><u>#define	<dfn class="macro" id="_M/MANC_EN_MNG2HOST" data-ref="_M/MANC_EN_MNG2HOST">MANC_EN_MNG2HOST</dfn>	0x00200000</u></td></tr>
<tr><th id="1292">1292</th><td></td></tr>
<tr><th id="1293">1293</th><td><u>#define	<dfn class="macro" id="_M/WMREG_MANC2H" data-ref="_M/WMREG_MANC2H">WMREG_MANC2H</dfn>	0x5860	/* Management Control To Host - RW */</u></td></tr>
<tr><th id="1294">1294</th><td><u>#define <dfn class="macro" id="_M/MANC2H_PORT_623" data-ref="_M/MANC2H_PORT_623">MANC2H_PORT_623</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="1295">1295</th><td><u>#define <dfn class="macro" id="_M/MANC2H_PORT_624" data-ref="_M/MANC2H_PORT_624">MANC2H_PORT_624</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="1296">1296</th><td></td></tr>
<tr><th id="1297">1297</th><td><u>#define <dfn class="macro" id="_M/WMREG_GCR" data-ref="_M/WMREG_GCR">WMREG_GCR</dfn>	0x5b00	/* PCIe Control */</u></td></tr>
<tr><th id="1298">1298</th><td><u>#define <dfn class="macro" id="_M/GCR_RXD_NO_SNOOP" data-ref="_M/GCR_RXD_NO_SNOOP">GCR_RXD_NO_SNOOP</dfn>	0x00000001</u></td></tr>
<tr><th id="1299">1299</th><td><u>#define <dfn class="macro" id="_M/GCR_RXDSCW_NO_SNOOP" data-ref="_M/GCR_RXDSCW_NO_SNOOP">GCR_RXDSCW_NO_SNOOP</dfn>	0x00000002</u></td></tr>
<tr><th id="1300">1300</th><td><u>#define <dfn class="macro" id="_M/GCR_RXDSCR_NO_SNOOP" data-ref="_M/GCR_RXDSCR_NO_SNOOP">GCR_RXDSCR_NO_SNOOP</dfn>	0x00000004</u></td></tr>
<tr><th id="1301">1301</th><td><u>#define <dfn class="macro" id="_M/GCR_TXD_NO_SNOOP" data-ref="_M/GCR_TXD_NO_SNOOP">GCR_TXD_NO_SNOOP</dfn>	0x00000008</u></td></tr>
<tr><th id="1302">1302</th><td><u>#define <dfn class="macro" id="_M/GCR_TXDSCW_NO_SNOOP" data-ref="_M/GCR_TXDSCW_NO_SNOOP">GCR_TXDSCW_NO_SNOOP</dfn>	0x00000010</u></td></tr>
<tr><th id="1303">1303</th><td><u>#define <dfn class="macro" id="_M/GCR_TXDSCR_NO_SNOOP" data-ref="_M/GCR_TXDSCR_NO_SNOOP">GCR_TXDSCR_NO_SNOOP</dfn>	0x00000020</u></td></tr>
<tr><th id="1304">1304</th><td><u>#define <dfn class="macro" id="_M/GCR_CMPL_TMOUT_MASK" data-ref="_M/GCR_CMPL_TMOUT_MASK">GCR_CMPL_TMOUT_MASK</dfn>	0x0000f000</u></td></tr>
<tr><th id="1305">1305</th><td><u>#define <dfn class="macro" id="_M/GCR_CMPL_TMOUT_10MS" data-ref="_M/GCR_CMPL_TMOUT_10MS">GCR_CMPL_TMOUT_10MS</dfn>	0x00001000</u></td></tr>
<tr><th id="1306">1306</th><td><u>#define <dfn class="macro" id="_M/GCR_CMPL_TMOUT_RESEND" data-ref="_M/GCR_CMPL_TMOUT_RESEND">GCR_CMPL_TMOUT_RESEND</dfn>	0x00010000</u></td></tr>
<tr><th id="1307">1307</th><td><u>#define <dfn class="macro" id="_M/GCR_CAP_VER2" data-ref="_M/GCR_CAP_VER2">GCR_CAP_VER2</dfn>		0x00040000</u></td></tr>
<tr><th id="1308">1308</th><td><u>#define <dfn class="macro" id="_M/GCR_L1_ACT_WITHOUT_L0S_RX" data-ref="_M/GCR_L1_ACT_WITHOUT_L0S_RX">GCR_L1_ACT_WITHOUT_L0S_RX</dfn> 0x08000000</u></td></tr>
<tr><th id="1309">1309</th><td><u>#define <dfn class="macro" id="_M/GCR_NO_SNOOP_ALL" data-ref="_M/GCR_NO_SNOOP_ALL">GCR_NO_SNOOP_ALL</dfn> (GCR_RXD_NO_SNOOP | \</u></td></tr>
<tr><th id="1310">1310</th><td><u>	    GCR_RXDSCW_NO_SNOOP |	     \</u></td></tr>
<tr><th id="1311">1311</th><td><u>	    GCR_RXDSCR_NO_SNOOP |	     \</u></td></tr>
<tr><th id="1312">1312</th><td><u>	    GCR_TXD_NO_SNOOP |		     \</u></td></tr>
<tr><th id="1313">1313</th><td><u>	    GCR_TXDSCW_NO_SNOOP |	     \</u></td></tr>
<tr><th id="1314">1314</th><td><u>	    GCR_TXDSCR_NO_SNOOP)</u></td></tr>
<tr><th id="1315">1315</th><td></td></tr>
<tr><th id="1316">1316</th><td><u>#define <dfn class="macro" id="_M/WMREG_FACTPS" data-ref="_M/WMREG_FACTPS">WMREG_FACTPS</dfn>	0x5b30	/* Function Active and Power State to MNG */</u></td></tr>
<tr><th id="1317">1317</th><td><u>#define <dfn class="macro" id="_M/FACTPS_MNGCG" data-ref="_M/FACTPS_MNGCG">FACTPS_MNGCG</dfn>		0x20000000</u></td></tr>
<tr><th id="1318">1318</th><td><u>#define <dfn class="macro" id="_M/FACTPS_LFS" data-ref="_M/FACTPS_LFS">FACTPS_LFS</dfn>		0x40000000	/* LAN Function Select */</u></td></tr>
<tr><th id="1319">1319</th><td></td></tr>
<tr><th id="1320">1320</th><td><u>#define <dfn class="macro" id="_M/WMREG_GIOCTL" data-ref="_M/WMREG_GIOCTL">WMREG_GIOCTL</dfn>	0x5b44	/* GIO Analog Control Register */</u></td></tr>
<tr><th id="1321">1321</th><td><u>#define <dfn class="macro" id="_M/WMREG_CCMCTL" data-ref="_M/WMREG_CCMCTL">WMREG_CCMCTL</dfn>	0x5b48	/* CCM Control Register */</u></td></tr>
<tr><th id="1322">1322</th><td><u>#define <dfn class="macro" id="_M/WMREG_SCCTL" data-ref="_M/WMREG_SCCTL">WMREG_SCCTL</dfn>	0x5b4c	/* PCIc PLL Configuration Register */</u></td></tr>
<tr><th id="1323">1323</th><td></td></tr>
<tr><th id="1324">1324</th><td><u>#define	<dfn class="macro" id="_M/WMREG_SWSM" data-ref="_M/WMREG_SWSM">WMREG_SWSM</dfn>	0x5b50	/* SW Semaphore */</u></td></tr>
<tr><th id="1325">1325</th><td><u>#define	<dfn class="macro" id="_M/SWSM_SMBI" data-ref="_M/SWSM_SMBI">SWSM_SMBI</dfn>	0x00000001	/* Driver Semaphore bit */</u></td></tr>
<tr><th id="1326">1326</th><td><u>#define	<dfn class="macro" id="_M/SWSM_SWESMBI" data-ref="_M/SWSM_SWESMBI">SWSM_SWESMBI</dfn>	0x00000002	/* FW Semaphore bit */</u></td></tr>
<tr><th id="1327">1327</th><td><u>#define	<dfn class="macro" id="_M/SWSM_WMNG" data-ref="_M/SWSM_WMNG">SWSM_WMNG</dfn>	0x00000004	/* Wake MNG Clock */</u></td></tr>
<tr><th id="1328">1328</th><td><u>#define	<dfn class="macro" id="_M/SWSM_DRV_LOAD" data-ref="_M/SWSM_DRV_LOAD">SWSM_DRV_LOAD</dfn>	0x00000008	/* Driver Loaded Bit */</u></td></tr>
<tr><th id="1329">1329</th><td><i>/* Intel driver defines H2ME register at 0x5b50 */</i></td></tr>
<tr><th id="1330">1330</th><td><u>#define	<dfn class="macro" id="_M/WMREG_H2ME" data-ref="_M/WMREG_H2ME">WMREG_H2ME</dfn>	0x5b50	/* SW Semaphore */</u></td></tr>
<tr><th id="1331">1331</th><td><u>#define <dfn class="macro" id="_M/H2ME_ULP" data-ref="_M/H2ME_ULP">H2ME_ULP</dfn>		__BIT(11)</u></td></tr>
<tr><th id="1332">1332</th><td><u>#define <dfn class="macro" id="_M/H2ME_ENFORCE_SETTINGS" data-ref="_M/H2ME_ENFORCE_SETTINGS">H2ME_ENFORCE_SETTINGS</dfn>	__BIT(12)</u></td></tr>
<tr><th id="1333">1333</th><td></td></tr>
<tr><th id="1334">1334</th><td><u>#define	<dfn class="macro" id="_M/WMREG_FWSM" data-ref="_M/WMREG_FWSM">WMREG_FWSM</dfn>	0x5b54	/* FW Semaphore */</u></td></tr>
<tr><th id="1335">1335</th><td><u>#define	<dfn class="macro" id="_M/FWSM_MODE" data-ref="_M/FWSM_MODE">FWSM_MODE</dfn>		__BITS(1, 3)</u></td></tr>
<tr><th id="1336">1336</th><td><u>#define	<dfn class="macro" id="_M/MNG_ICH_IAMT_MODE" data-ref="_M/MNG_ICH_IAMT_MODE">MNG_ICH_IAMT_MODE</dfn>	0x2	/* PT mode? */</u></td></tr>
<tr><th id="1337">1337</th><td><u>#define	<dfn class="macro" id="_M/MNG_IAMT_MODE" data-ref="_M/MNG_IAMT_MODE">MNG_IAMT_MODE</dfn>		0x3</u></td></tr>
<tr><th id="1338">1338</th><td><u>#define <dfn class="macro" id="_M/FWSM_RSPCIPHY" data-ref="_M/FWSM_RSPCIPHY">FWSM_RSPCIPHY</dfn>		__BIT(6)  /* Reset PHY on PCI reset */</u></td></tr>
<tr><th id="1339">1339</th><td><u>#define <dfn class="macro" id="_M/FWSM_WLOCK_MAC" data-ref="_M/FWSM_WLOCK_MAC">FWSM_WLOCK_MAC</dfn>		__BITS(7, 9)</u></td></tr>
<tr><th id="1340">1340</th><td><u>#define <dfn class="macro" id="_M/FWSM_ULP_CFG_DONE" data-ref="_M/FWSM_ULP_CFG_DONE">FWSM_ULP_CFG_DONE</dfn>	__BIT(10)</u></td></tr>
<tr><th id="1341">1341</th><td><u>#define <dfn class="macro" id="_M/FWSM_FW_VALID" data-ref="_M/FWSM_FW_VALID">FWSM_FW_VALID</dfn>		__BIT(15) /* FW established a valid mode */</u></td></tr>
<tr><th id="1342">1342</th><td></td></tr>
<tr><th id="1343">1343</th><td><u>#define	<dfn class="macro" id="_M/WMREG_SWSM2" data-ref="_M/WMREG_SWSM2">WMREG_SWSM2</dfn>	0x5b58	/* SW Semaphore 2 */</u></td></tr>
<tr><th id="1344">1344</th><td><u>#define <dfn class="macro" id="_M/SWSM2_LOCK" data-ref="_M/SWSM2_LOCK">SWSM2_LOCK</dfn>		0x00000002 /* Secondary driver semaphore bit */</u></td></tr>
<tr><th id="1345">1345</th><td></td></tr>
<tr><th id="1346">1346</th><td><u>#define	<dfn class="macro" id="_M/WMREG_SW_FW_SYNC" data-ref="_M/WMREG_SW_FW_SYNC">WMREG_SW_FW_SYNC</dfn> 0x5b5c	/* software-firmware semaphore */</u></td></tr>
<tr><th id="1347">1347</th><td><u>#define	<dfn class="macro" id="_M/SWFW_EEP_SM" data-ref="_M/SWFW_EEP_SM">SWFW_EEP_SM</dfn>		0x0001 /* eeprom access */</u></td></tr>
<tr><th id="1348">1348</th><td><u>#define	<dfn class="macro" id="_M/SWFW_PHY0_SM" data-ref="_M/SWFW_PHY0_SM">SWFW_PHY0_SM</dfn>		0x0002 /* first ctrl phy access */</u></td></tr>
<tr><th id="1349">1349</th><td><u>#define	<dfn class="macro" id="_M/SWFW_PHY1_SM" data-ref="_M/SWFW_PHY1_SM">SWFW_PHY1_SM</dfn>		0x0004 /* second ctrl phy access */</u></td></tr>
<tr><th id="1350">1350</th><td><u>#define	<dfn class="macro" id="_M/SWFW_MAC_CSR_SM" data-ref="_M/SWFW_MAC_CSR_SM">SWFW_MAC_CSR_SM</dfn>		0x0008</u></td></tr>
<tr><th id="1351">1351</th><td><u>#define	<dfn class="macro" id="_M/SWFW_PHY2_SM" data-ref="_M/SWFW_PHY2_SM">SWFW_PHY2_SM</dfn>		0x0020 /* first ctrl phy access */</u></td></tr>
<tr><th id="1352">1352</th><td><u>#define	<dfn class="macro" id="_M/SWFW_PHY3_SM" data-ref="_M/SWFW_PHY3_SM">SWFW_PHY3_SM</dfn>		0x0040 /* first ctrl phy access */</u></td></tr>
<tr><th id="1353">1353</th><td><u>#define	<dfn class="macro" id="_M/SWFW_SOFT_SHIFT" data-ref="_M/SWFW_SOFT_SHIFT">SWFW_SOFT_SHIFT</dfn>		0	/* software semaphores */</u></td></tr>
<tr><th id="1354">1354</th><td><u>#define	<dfn class="macro" id="_M/SWFW_FIRM_SHIFT" data-ref="_M/SWFW_FIRM_SHIFT">SWFW_FIRM_SHIFT</dfn>		16	/* firmware semaphores */</u></td></tr>
<tr><th id="1355">1355</th><td></td></tr>
<tr><th id="1356">1356</th><td><u>#define <dfn class="macro" id="_M/WMREG_GCR2" data-ref="_M/WMREG_GCR2">WMREG_GCR2</dfn>	0x5b64	/* 3GPIO Control Register 2 */</u></td></tr>
<tr><th id="1357">1357</th><td><u>#define <dfn class="macro" id="_M/WMREG_FEXTNVM9" data-ref="_M/WMREG_FEXTNVM9">WMREG_FEXTNVM9</dfn>	0x5bb4	/* Future Extended NVM 9 */</u></td></tr>
<tr><th id="1358">1358</th><td><u>#define <dfn class="macro" id="_M/FEXTNVM9_IOSFSB_CLKGATE_DIS" data-ref="_M/FEXTNVM9_IOSFSB_CLKGATE_DIS">FEXTNVM9_IOSFSB_CLKGATE_DIS</dfn> __BIT(11)</u></td></tr>
<tr><th id="1359">1359</th><td><u>#define <dfn class="macro" id="_M/FEXTNVM9_IOSFSB_CLKREQ_DIS" data-ref="_M/FEXTNVM9_IOSFSB_CLKREQ_DIS">FEXTNVM9_IOSFSB_CLKREQ_DIS</dfn> __BIT(12)</u></td></tr>
<tr><th id="1360">1360</th><td><u>#define <dfn class="macro" id="_M/WMREG_FEXTNVM11" data-ref="_M/WMREG_FEXTNVM11">WMREG_FEXTNVM11</dfn>	0x5bbc	/* Future Extended NVM 11 */</u></td></tr>
<tr><th id="1361">1361</th><td><u>#define <dfn class="macro" id="_M/FEXTNVM11_DIS_MULRFIX" data-ref="_M/FEXTNVM11_DIS_MULRFIX">FEXTNVM11_DIS_MULRFIX</dfn>	__BIT(13)	/* Disable MULR fix */</u></td></tr>
<tr><th id="1362">1362</th><td></td></tr>
<tr><th id="1363">1363</th><td><u>#define <dfn class="macro" id="_M/WMREG_CRC_OFFSET" data-ref="_M/WMREG_CRC_OFFSET">WMREG_CRC_OFFSET</dfn> 0x5f50</u></td></tr>
<tr><th id="1364">1364</th><td></td></tr>
<tr><th id="1365">1365</th><td><u>#define <dfn class="macro" id="_M/WMREG_EEC" data-ref="_M/WMREG_EEC">WMREG_EEC</dfn>	0x12010</u></td></tr>
<tr><th id="1366">1366</th><td><u>#define <dfn class="macro" id="_M/EEC_FLASH_DETECTED" data-ref="_M/EEC_FLASH_DETECTED">EEC_FLASH_DETECTED</dfn> (1U &lt;&lt; 19)	/* FLASH */</u></td></tr>
<tr><th id="1367">1367</th><td><u>#define <dfn class="macro" id="_M/EEC_FLUPD" data-ref="_M/EEC_FLUPD">EEC_FLUPD</dfn>	(1U &lt;&lt; 23)	/* Update FLASH */</u></td></tr>
<tr><th id="1368">1368</th><td></td></tr>
<tr><th id="1369">1369</th><td><u>#define <dfn class="macro" id="_M/WMREG_EEARBC_I210" data-ref="_M/WMREG_EEARBC_I210">WMREG_EEARBC_I210</dfn> 0x12024</u></td></tr>
<tr><th id="1370">1370</th><td></td></tr>
<tr><th id="1371">1371</th><td><i>/*</i></td></tr>
<tr><th id="1372">1372</th><td><i> * NVM related values.</i></td></tr>
<tr><th id="1373">1373</th><td><i> *  Microwire, SPI, and flash</i></td></tr>
<tr><th id="1374">1374</th><td><i> */</i></td></tr>
<tr><th id="1375">1375</th><td><u>#define	<dfn class="macro" id="_M/UWIRE_OPC_ERASE" data-ref="_M/UWIRE_OPC_ERASE">UWIRE_OPC_ERASE</dfn>	0x04		/* MicroWire "erase" opcode */</u></td></tr>
<tr><th id="1376">1376</th><td><u>#define	<dfn class="macro" id="_M/UWIRE_OPC_WRITE" data-ref="_M/UWIRE_OPC_WRITE">UWIRE_OPC_WRITE</dfn>	0x05		/* MicroWire "write" opcode */</u></td></tr>
<tr><th id="1377">1377</th><td><u>#define	<dfn class="macro" id="_M/UWIRE_OPC_READ" data-ref="_M/UWIRE_OPC_READ">UWIRE_OPC_READ</dfn>	0x06		/* MicroWire "read" opcode */</u></td></tr>
<tr><th id="1378">1378</th><td></td></tr>
<tr><th id="1379">1379</th><td><u>#define	<dfn class="macro" id="_M/SPI_OPC_WRITE" data-ref="_M/SPI_OPC_WRITE">SPI_OPC_WRITE</dfn>	0x02		/* SPI "write" opcode */</u></td></tr>
<tr><th id="1380">1380</th><td><u>#define	<dfn class="macro" id="_M/SPI_OPC_READ" data-ref="_M/SPI_OPC_READ">SPI_OPC_READ</dfn>	0x03		/* SPI "read" opcode */</u></td></tr>
<tr><th id="1381">1381</th><td><u>#define	<dfn class="macro" id="_M/SPI_OPC_A8" data-ref="_M/SPI_OPC_A8">SPI_OPC_A8</dfn>	0x08		/* opcode bit 3 == address bit 8 */</u></td></tr>
<tr><th id="1382">1382</th><td><u>#define	<dfn class="macro" id="_M/SPI_OPC_WREN" data-ref="_M/SPI_OPC_WREN">SPI_OPC_WREN</dfn>	0x06		/* SPI "set write enable" opcode */</u></td></tr>
<tr><th id="1383">1383</th><td><u>#define	<dfn class="macro" id="_M/SPI_OPC_WRDI" data-ref="_M/SPI_OPC_WRDI">SPI_OPC_WRDI</dfn>	0x04		/* SPI "clear write enable" opcode */</u></td></tr>
<tr><th id="1384">1384</th><td><u>#define	<dfn class="macro" id="_M/SPI_OPC_RDSR" data-ref="_M/SPI_OPC_RDSR">SPI_OPC_RDSR</dfn>	0x05		/* SPI "read status" opcode */</u></td></tr>
<tr><th id="1385">1385</th><td><u>#define	<dfn class="macro" id="_M/SPI_OPC_WRSR" data-ref="_M/SPI_OPC_WRSR">SPI_OPC_WRSR</dfn>	0x01		/* SPI "write status" opcode */</u></td></tr>
<tr><th id="1386">1386</th><td><u>#define	<dfn class="macro" id="_M/SPI_MAX_RETRIES" data-ref="_M/SPI_MAX_RETRIES">SPI_MAX_RETRIES</dfn>	5000		/* max wait of 5ms for RDY signal */</u></td></tr>
<tr><th id="1387">1387</th><td></td></tr>
<tr><th id="1388">1388</th><td><u>#define	<dfn class="macro" id="_M/SPI_SR_RDY" data-ref="_M/SPI_SR_RDY">SPI_SR_RDY</dfn>	0x01</u></td></tr>
<tr><th id="1389">1389</th><td><u>#define	<dfn class="macro" id="_M/SPI_SR_WEN" data-ref="_M/SPI_SR_WEN">SPI_SR_WEN</dfn>	0x02</u></td></tr>
<tr><th id="1390">1390</th><td><u>#define	<dfn class="macro" id="_M/SPI_SR_BP0" data-ref="_M/SPI_SR_BP0">SPI_SR_BP0</dfn>	0x04</u></td></tr>
<tr><th id="1391">1391</th><td><u>#define	<dfn class="macro" id="_M/SPI_SR_BP1" data-ref="_M/SPI_SR_BP1">SPI_SR_BP1</dfn>	0x08</u></td></tr>
<tr><th id="1392">1392</th><td><u>#define	<dfn class="macro" id="_M/SPI_SR_WPEN" data-ref="_M/SPI_SR_WPEN">SPI_SR_WPEN</dfn>	0x80</u></td></tr>
<tr><th id="1393">1393</th><td></td></tr>
<tr><th id="1394">1394</th><td><u>#define <dfn class="macro" id="_M/NVM_CHECKSUM" data-ref="_M/NVM_CHECKSUM">NVM_CHECKSUM</dfn>		0xBABA</u></td></tr>
<tr><th id="1395">1395</th><td><u>#define <dfn class="macro" id="_M/NVM_SIZE" data-ref="_M/NVM_SIZE">NVM_SIZE</dfn>		0x0040</u></td></tr>
<tr><th id="1396">1396</th><td><u>#define <dfn class="macro" id="_M/NVM_WORD_SIZE_BASE_SHIFT" data-ref="_M/NVM_WORD_SIZE_BASE_SHIFT">NVM_WORD_SIZE_BASE_SHIFT</dfn> 6</u></td></tr>
<tr><th id="1397">1397</th><td></td></tr>
<tr><th id="1398">1398</th><td><u>#define	<dfn class="macro" id="_M/NVM_OFF_MACADDR" data-ref="_M/NVM_OFF_MACADDR">NVM_OFF_MACADDR</dfn>		0x0000	/* MAC address offset 0 */</u></td></tr>
<tr><th id="1399">1399</th><td><u>#define	<dfn class="macro" id="_M/NVM_OFF_MACADDR1" data-ref="_M/NVM_OFF_MACADDR1">NVM_OFF_MACADDR1</dfn>	0x0001	/* MAC address offset 1 */</u></td></tr>
<tr><th id="1400">1400</th><td><u>#define	<dfn class="macro" id="_M/NVM_OFF_MACADDR2" data-ref="_M/NVM_OFF_MACADDR2">NVM_OFF_MACADDR2</dfn>	0x0002	/* MAC address offset 2 */</u></td></tr>
<tr><th id="1401">1401</th><td><u>#define <dfn class="macro" id="_M/NVM_OFF_COMPAT" data-ref="_M/NVM_OFF_COMPAT">NVM_OFF_COMPAT</dfn>		0x0003</u></td></tr>
<tr><th id="1402">1402</th><td><u>#define <dfn class="macro" id="_M/NVM_OFF_ID_LED_SETTINGS" data-ref="_M/NVM_OFF_ID_LED_SETTINGS">NVM_OFF_ID_LED_SETTINGS</dfn>	0x0004</u></td></tr>
<tr><th id="1403">1403</th><td><u>#define <dfn class="macro" id="_M/NVM_OFF_VERSION" data-ref="_M/NVM_OFF_VERSION">NVM_OFF_VERSION</dfn>		0x0005</u></td></tr>
<tr><th id="1404">1404</th><td><u>#define	<dfn class="macro" id="_M/NVM_OFF_CFG1" data-ref="_M/NVM_OFF_CFG1">NVM_OFF_CFG1</dfn>		0x000a	/* config word 1 */</u></td></tr>
<tr><th id="1405">1405</th><td><u>#define	<dfn class="macro" id="_M/NVM_OFF_CFG2" data-ref="_M/NVM_OFF_CFG2">NVM_OFF_CFG2</dfn>		0x000f	/* config word 2 */</u></td></tr>
<tr><th id="1406">1406</th><td><u>#define	<dfn class="macro" id="_M/NVM_OFF_EEPROM_SIZE" data-ref="_M/NVM_OFF_EEPROM_SIZE">NVM_OFF_EEPROM_SIZE</dfn>	0x0012	/* NVM SIZE */</u></td></tr>
<tr><th id="1407">1407</th><td><u>#define	<dfn class="macro" id="_M/NVM_OFF_CFG4" data-ref="_M/NVM_OFF_CFG4">NVM_OFF_CFG4</dfn>		0x0013	/* config word 4 */</u></td></tr>
<tr><th id="1408">1408</th><td><u>#define	<dfn class="macro" id="_M/NVM_OFF_CFG3_PORTB" data-ref="_M/NVM_OFF_CFG3_PORTB">NVM_OFF_CFG3_PORTB</dfn>	0x0014	/* config word 3 */</u></td></tr>
<tr><th id="1409">1409</th><td><u>#define <dfn class="macro" id="_M/NVM_OFF_FUTURE_INIT_WORD1" data-ref="_M/NVM_OFF_FUTURE_INIT_WORD1">NVM_OFF_FUTURE_INIT_WORD1</dfn> 0x0019</u></td></tr>
<tr><th id="1410">1410</th><td><u>#define	<dfn class="macro" id="_M/NVM_OFF_INIT_3GIO_3" data-ref="_M/NVM_OFF_INIT_3GIO_3">NVM_OFF_INIT_3GIO_3</dfn>	0x001a	/* PCIe Initial Configuration Word 3 */</u></td></tr>
<tr><th id="1411">1411</th><td><u>#define	<dfn class="macro" id="_M/NVM_OFF_K1_CONFIG" data-ref="_M/NVM_OFF_K1_CONFIG">NVM_OFF_K1_CONFIG</dfn>	0x001b	/* NVM K1 Config */</u></td></tr>
<tr><th id="1412">1412</th><td><u>#define	<dfn class="macro" id="_M/NVM_OFF_LED_1_CFG" data-ref="_M/NVM_OFF_LED_1_CFG">NVM_OFF_LED_1_CFG</dfn>	0x001c</u></td></tr>
<tr><th id="1413">1413</th><td><u>#define	<dfn class="macro" id="_M/NVM_OFF_LED_0_2_CFG" data-ref="_M/NVM_OFF_LED_0_2_CFG">NVM_OFF_LED_0_2_CFG</dfn>	0x001f</u></td></tr>
<tr><th id="1414">1414</th><td><u>#define	<dfn class="macro" id="_M/NVM_OFF_SWDPIN" data-ref="_M/NVM_OFF_SWDPIN">NVM_OFF_SWDPIN</dfn>		0x0020	/* SWD Pins (Cordova) */</u></td></tr>
<tr><th id="1415">1415</th><td><u>#define	<dfn class="macro" id="_M/NVM_OFF_CFG3_PORTA" data-ref="_M/NVM_OFF_CFG3_PORTA">NVM_OFF_CFG3_PORTA</dfn>	0x0024	/* config word 3 */</u></td></tr>
<tr><th id="1416">1416</th><td><u>#define <dfn class="macro" id="_M/NVM_OFF_ALT_MAC_ADDR_PTR" data-ref="_M/NVM_OFF_ALT_MAC_ADDR_PTR">NVM_OFF_ALT_MAC_ADDR_PTR</dfn> 0x0037	/* to the alternative MAC addresses */</u></td></tr>
<tr><th id="1417">1417</th><td><u>#define <dfn class="macro" id="_M/NVM_OFF_COMB_VER_PTR" data-ref="_M/NVM_OFF_COMB_VER_PTR">NVM_OFF_COMB_VER_PTR</dfn>	0x003d</u></td></tr>
<tr><th id="1418">1418</th><td><u>#define <dfn class="macro" id="_M/NVM_OFF_IMAGE_UID0" data-ref="_M/NVM_OFF_IMAGE_UID0">NVM_OFF_IMAGE_UID0</dfn>	0x0042</u></td></tr>
<tr><th id="1419">1419</th><td><u>#define <dfn class="macro" id="_M/NVM_OFF_IMAGE_UID1" data-ref="_M/NVM_OFF_IMAGE_UID1">NVM_OFF_IMAGE_UID1</dfn>	0x0043</u></td></tr>
<tr><th id="1420">1420</th><td></td></tr>
<tr><th id="1421">1421</th><td><u>#define <dfn class="macro" id="_M/NVM_COMPAT_VALID_CHECKSUM" data-ref="_M/NVM_COMPAT_VALID_CHECKSUM">NVM_COMPAT_VALID_CHECKSUM</dfn>	0x0001</u></td></tr>
<tr><th id="1422">1422</th><td></td></tr>
<tr><th id="1423">1423</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG1_LVDID" data-ref="_M/NVM_CFG1_LVDID">NVM_CFG1_LVDID</dfn>		(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="1424">1424</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG1_LSSID" data-ref="_M/NVM_CFG1_LSSID">NVM_CFG1_LSSID</dfn>		(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="1425">1425</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG1_PME_CLOCK" data-ref="_M/NVM_CFG1_PME_CLOCK">NVM_CFG1_PME_CLOCK</dfn>	(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="1426">1426</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG1_PM" data-ref="_M/NVM_CFG1_PM">NVM_CFG1_PM</dfn>		(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="1427">1427</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG1_ILOS" data-ref="_M/NVM_CFG1_ILOS">NVM_CFG1_ILOS</dfn>		(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="1428">1428</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG1_SWDPIO_SHIFT" data-ref="_M/NVM_CFG1_SWDPIO_SHIFT">NVM_CFG1_SWDPIO_SHIFT</dfn>	5</u></td></tr>
<tr><th id="1429">1429</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG1_SWDPIO_MASK" data-ref="_M/NVM_CFG1_SWDPIO_MASK">NVM_CFG1_SWDPIO_MASK</dfn>	(0xf &lt;&lt; NVM_CFG1_SWDPIO_SHIFT)</u></td></tr>
<tr><th id="1430">1430</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG1_IPS1" data-ref="_M/NVM_CFG1_IPS1">NVM_CFG1_IPS1</dfn>		(1U &lt;&lt; 8)</u></td></tr>
<tr><th id="1431">1431</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG1_LRST" data-ref="_M/NVM_CFG1_LRST">NVM_CFG1_LRST</dfn>		(1U &lt;&lt; 9)</u></td></tr>
<tr><th id="1432">1432</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG1_FD" data-ref="_M/NVM_CFG1_FD">NVM_CFG1_FD</dfn>		(1U &lt;&lt; 10)</u></td></tr>
<tr><th id="1433">1433</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG1_FRCSPD" data-ref="_M/NVM_CFG1_FRCSPD">NVM_CFG1_FRCSPD</dfn>		(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="1434">1434</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG1_IPS0" data-ref="_M/NVM_CFG1_IPS0">NVM_CFG1_IPS0</dfn>		(1U &lt;&lt; 12)</u></td></tr>
<tr><th id="1435">1435</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG1_64_32_BAR" data-ref="_M/NVM_CFG1_64_32_BAR">NVM_CFG1_64_32_BAR</dfn>	(1U &lt;&lt; 13)</u></td></tr>
<tr><th id="1436">1436</th><td></td></tr>
<tr><th id="1437">1437</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG2_CSR_RD_SPLIT" data-ref="_M/NVM_CFG2_CSR_RD_SPLIT">NVM_CFG2_CSR_RD_SPLIT</dfn>	(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="1438">1438</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG2_82544_APM_EN" data-ref="_M/NVM_CFG2_82544_APM_EN">NVM_CFG2_82544_APM_EN</dfn>	(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="1439">1439</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG2_64_BIT" data-ref="_M/NVM_CFG2_64_BIT">NVM_CFG2_64_BIT</dfn>		(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="1440">1440</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG2_MAX_READ" data-ref="_M/NVM_CFG2_MAX_READ">NVM_CFG2_MAX_READ</dfn>	(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="1441">1441</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG2_DMCR_MAP" data-ref="_M/NVM_CFG2_DMCR_MAP">NVM_CFG2_DMCR_MAP</dfn>	(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="1442">1442</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG2_133_CAP" data-ref="_M/NVM_CFG2_133_CAP">NVM_CFG2_133_CAP</dfn>	(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="1443">1443</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG2_MSI_DIS" data-ref="_M/NVM_CFG2_MSI_DIS">NVM_CFG2_MSI_DIS</dfn>	(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="1444">1444</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG2_FLASH_DIS" data-ref="_M/NVM_CFG2_FLASH_DIS">NVM_CFG2_FLASH_DIS</dfn>	(1U &lt;&lt; 8)</u></td></tr>
<tr><th id="1445">1445</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG2_FLASH_SIZE" data-ref="_M/NVM_CFG2_FLASH_SIZE">NVM_CFG2_FLASH_SIZE</dfn>(x)	(((x) &amp; 3) &gt;&gt; 9)</u></td></tr>
<tr><th id="1446">1446</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG2_APM_EN" data-ref="_M/NVM_CFG2_APM_EN">NVM_CFG2_APM_EN</dfn>		(1U &lt;&lt; 10)</u></td></tr>
<tr><th id="1447">1447</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG2_ANE" data-ref="_M/NVM_CFG2_ANE">NVM_CFG2_ANE</dfn>		(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="1448">1448</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG2_PAUSE" data-ref="_M/NVM_CFG2_PAUSE">NVM_CFG2_PAUSE</dfn>(x)	(((x) &amp; 3) &gt;&gt; 12)</u></td></tr>
<tr><th id="1449">1449</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG2_ASDE" data-ref="_M/NVM_CFG2_ASDE">NVM_CFG2_ASDE</dfn>		(1U &lt;&lt; 14)</u></td></tr>
<tr><th id="1450">1450</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG2_APM_PME" data-ref="_M/NVM_CFG2_APM_PME">NVM_CFG2_APM_PME</dfn>	(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="1451">1451</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG2_SWDPIO_SHIFT" data-ref="_M/NVM_CFG2_SWDPIO_SHIFT">NVM_CFG2_SWDPIO_SHIFT</dfn>	4</u></td></tr>
<tr><th id="1452">1452</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG2_SWDPIO_MASK" data-ref="_M/NVM_CFG2_SWDPIO_MASK">NVM_CFG2_SWDPIO_MASK</dfn>	(0xf &lt;&lt; NVM_CFG2_SWDPIO_SHIFT)</u></td></tr>
<tr><th id="1453">1453</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG2_MNGM_SHIFT" data-ref="_M/NVM_CFG2_MNGM_SHIFT">NVM_CFG2_MNGM_SHIFT</dfn>	13	/* Manageability Operation mode */</u></td></tr>
<tr><th id="1454">1454</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG2_MNGM_MASK" data-ref="_M/NVM_CFG2_MNGM_MASK">NVM_CFG2_MNGM_MASK</dfn>	(3U &lt;&lt; NVM_CFG2_MNGM_SHIFT)</u></td></tr>
<tr><th id="1455">1455</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG2_MNGM_DIS" data-ref="_M/NVM_CFG2_MNGM_DIS">NVM_CFG2_MNGM_DIS</dfn>	0</u></td></tr>
<tr><th id="1456">1456</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG2_MNGM_NCSI" data-ref="_M/NVM_CFG2_MNGM_NCSI">NVM_CFG2_MNGM_NCSI</dfn>	1</u></td></tr>
<tr><th id="1457">1457</th><td><u>#define	<dfn class="macro" id="_M/NVM_CFG2_MNGM_PT" data-ref="_M/NVM_CFG2_MNGM_PT">NVM_CFG2_MNGM_PT</dfn>	2</u></td></tr>
<tr><th id="1458">1458</th><td></td></tr>
<tr><th id="1459">1459</th><td><u>#define	<dfn class="macro" id="_M/NVM_COMPAT_SERDES_FORCE_MODE" data-ref="_M/NVM_COMPAT_SERDES_FORCE_MODE">NVM_COMPAT_SERDES_FORCE_MODE</dfn>	__BIT(14) /* Don't use autonego */</u></td></tr>
<tr><th id="1460">1460</th><td></td></tr>
<tr><th id="1461">1461</th><td><u>#define <dfn class="macro" id="_M/NVM_FUTURE_INIT_WORD1_VALID_CHECKSUM" data-ref="_M/NVM_FUTURE_INIT_WORD1_VALID_CHECKSUM">NVM_FUTURE_INIT_WORD1_VALID_CHECKSUM</dfn>	0x0040</u></td></tr>
<tr><th id="1462">1462</th><td></td></tr>
<tr><th id="1463">1463</th><td><u>#define	<dfn class="macro" id="_M/NVM_K1_CONFIG_ENABLE" data-ref="_M/NVM_K1_CONFIG_ENABLE">NVM_K1_CONFIG_ENABLE</dfn>	0x01</u></td></tr>
<tr><th id="1464">1464</th><td></td></tr>
<tr><th id="1465">1465</th><td><u>#define	<dfn class="macro" id="_M/NVM_SWDPIN_MASK" data-ref="_M/NVM_SWDPIN_MASK">NVM_SWDPIN_MASK</dfn>		0xdf</u></td></tr>
<tr><th id="1466">1466</th><td><u>#define	<dfn class="macro" id="_M/NVM_SWDPIN_SWDPIN_SHIFT" data-ref="_M/NVM_SWDPIN_SWDPIN_SHIFT">NVM_SWDPIN_SWDPIN_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1467">1467</th><td><u>#define	<dfn class="macro" id="_M/NVM_SWDPIN_SWDPIO_SHIFT" data-ref="_M/NVM_SWDPIN_SWDPIO_SHIFT">NVM_SWDPIN_SWDPIO_SHIFT</dfn> 8</u></td></tr>
<tr><th id="1468">1468</th><td></td></tr>
<tr><th id="1469">1469</th><td><u>#define <dfn class="macro" id="_M/NVM_3GIO_3_ASPM_MASK" data-ref="_M/NVM_3GIO_3_ASPM_MASK">NVM_3GIO_3_ASPM_MASK</dfn>	(0x3 &lt;&lt; 2)	/* Active State PM Support */</u></td></tr>
<tr><th id="1470">1470</th><td></td></tr>
<tr><th id="1471">1471</th><td><u>#define <dfn class="macro" id="_M/NVM_CFG3_APME" data-ref="_M/NVM_CFG3_APME">NVM_CFG3_APME</dfn>		(1U &lt;&lt; 10)</u>	</td></tr>
<tr><th id="1472">1472</th><td><u>#define <dfn class="macro" id="_M/NVM_CFG3_PORTA_EXT_MDIO" data-ref="_M/NVM_CFG3_PORTA_EXT_MDIO">NVM_CFG3_PORTA_EXT_MDIO</dfn>	(1U &lt;&lt; 2)	/* External MDIO Interface */</u></td></tr>
<tr><th id="1473">1473</th><td><u>#define <dfn class="macro" id="_M/NVM_CFG3_PORTA_COM_MDIO" data-ref="_M/NVM_CFG3_PORTA_COM_MDIO">NVM_CFG3_PORTA_COM_MDIO</dfn>	(1U &lt;&lt; 3)	/* MDIO Interface is shared */</u></td></tr>
<tr><th id="1474">1474</th><td></td></tr>
<tr><th id="1475">1475</th><td><u>#define	<dfn class="macro" id="_M/NVM_OFF_MACADDR_82571" data-ref="_M/NVM_OFF_MACADDR_82571">NVM_OFF_MACADDR_82571</dfn>(x)	(3 * (x))</u></td></tr>
<tr><th id="1476">1476</th><td></td></tr>
<tr><th id="1477">1477</th><td><i>/*</i></td></tr>
<tr><th id="1478">1478</th><td><i> * EEPROM Partitioning. See Table 6-1, "EEPROM Top Level Partitioning"</i></td></tr>
<tr><th id="1479">1479</th><td><i> * in 82580's datasheet.</i></td></tr>
<tr><th id="1480">1480</th><td><i> */</i></td></tr>
<tr><th id="1481">1481</th><td><u>#define <dfn class="macro" id="_M/NVM_OFF_LAN_FUNC_82580" data-ref="_M/NVM_OFF_LAN_FUNC_82580">NVM_OFF_LAN_FUNC_82580</dfn>(x)	((x) ? (0x40 + (0x40 * (x))) : 0)</u></td></tr>
<tr><th id="1482">1482</th><td></td></tr>
<tr><th id="1483">1483</th><td><u>#define <dfn class="macro" id="_M/NVM_COMBO_VER_OFF" data-ref="_M/NVM_COMBO_VER_OFF">NVM_COMBO_VER_OFF</dfn>	0x0083</u></td></tr>
<tr><th id="1484">1484</th><td></td></tr>
<tr><th id="1485">1485</th><td><u>#define <dfn class="macro" id="_M/NVM_MAJOR_MASK" data-ref="_M/NVM_MAJOR_MASK">NVM_MAJOR_MASK</dfn>		0xf000</u></td></tr>
<tr><th id="1486">1486</th><td><u>#define <dfn class="macro" id="_M/NVM_MAJOR_SHIFT" data-ref="_M/NVM_MAJOR_SHIFT">NVM_MAJOR_SHIFT</dfn>		12</u></td></tr>
<tr><th id="1487">1487</th><td><u>#define <dfn class="macro" id="_M/NVM_MINOR_MASK" data-ref="_M/NVM_MINOR_MASK">NVM_MINOR_MASK</dfn>		0x0ff0</u></td></tr>
<tr><th id="1488">1488</th><td><u>#define <dfn class="macro" id="_M/NVM_MINOR_SHIFT" data-ref="_M/NVM_MINOR_SHIFT">NVM_MINOR_SHIFT</dfn>		4</u></td></tr>
<tr><th id="1489">1489</th><td><u>#define <dfn class="macro" id="_M/NVM_BUILD_MASK" data-ref="_M/NVM_BUILD_MASK">NVM_BUILD_MASK</dfn>		0x000f</u></td></tr>
<tr><th id="1490">1490</th><td><u>#define <dfn class="macro" id="_M/NVM_UID_VALID" data-ref="_M/NVM_UID_VALID">NVM_UID_VALID</dfn>		0x8000</u></td></tr>
<tr><th id="1491">1491</th><td></td></tr>
<tr><th id="1492">1492</th><td><i>/* iNVM Registers for i21[01] */</i></td></tr>
<tr><th id="1493">1493</th><td><u>#define <dfn class="macro" id="_M/WM_INVM_DATA_REG" data-ref="_M/WM_INVM_DATA_REG">WM_INVM_DATA_REG</dfn>(reg)	(0x12120 + 4*(reg))</u></td></tr>
<tr><th id="1494">1494</th><td><u>#define <dfn class="macro" id="_M/INVM_SIZE" data-ref="_M/INVM_SIZE">INVM_SIZE</dfn>			64 /* Number of INVM Data Registers */</u></td></tr>
<tr><th id="1495">1495</th><td></td></tr>
<tr><th id="1496">1496</th><td><i>/* iNVM default value */</i></td></tr>
<tr><th id="1497">1497</th><td><u>#define <dfn class="macro" id="_M/NVM_INIT_CTRL_2_DEFAULT_I211" data-ref="_M/NVM_INIT_CTRL_2_DEFAULT_I211">NVM_INIT_CTRL_2_DEFAULT_I211</dfn>	0x7243</u></td></tr>
<tr><th id="1498">1498</th><td><u>#define <dfn class="macro" id="_M/NVM_INIT_CTRL_4_DEFAULT_I211" data-ref="_M/NVM_INIT_CTRL_4_DEFAULT_I211">NVM_INIT_CTRL_4_DEFAULT_I211</dfn>	0x00c1</u></td></tr>
<tr><th id="1499">1499</th><td><u>#define <dfn class="macro" id="_M/NVM_LED_1_CFG_DEFAULT_I211" data-ref="_M/NVM_LED_1_CFG_DEFAULT_I211">NVM_LED_1_CFG_DEFAULT_I211</dfn>	0x0184</u></td></tr>
<tr><th id="1500">1500</th><td><u>#define <dfn class="macro" id="_M/NVM_LED_0_2_CFG_DEFAULT_I211" data-ref="_M/NVM_LED_0_2_CFG_DEFAULT_I211">NVM_LED_0_2_CFG_DEFAULT_I211</dfn>	0x200c</u></td></tr>
<tr><th id="1501">1501</th><td><u>#define <dfn class="macro" id="_M/NVM_RESERVED_WORD" data-ref="_M/NVM_RESERVED_WORD">NVM_RESERVED_WORD</dfn>		0xffff</u></td></tr>
<tr><th id="1502">1502</th><td></td></tr>
<tr><th id="1503">1503</th><td><u>#define <dfn class="macro" id="_M/INVM_DWORD_TO_RECORD_TYPE" data-ref="_M/INVM_DWORD_TO_RECORD_TYPE">INVM_DWORD_TO_RECORD_TYPE</dfn>(dword)	((dword) &amp; 0x7)</u></td></tr>
<tr><th id="1504">1504</th><td><u>#define <dfn class="macro" id="_M/INVM_DWORD_TO_WORD_ADDRESS" data-ref="_M/INVM_DWORD_TO_WORD_ADDRESS">INVM_DWORD_TO_WORD_ADDRESS</dfn>(dword)	(((dword) &amp; 0x0000FE00) &gt;&gt; 9)</u></td></tr>
<tr><th id="1505">1505</th><td><u>#define <dfn class="macro" id="_M/INVM_DWORD_TO_WORD_DATA" data-ref="_M/INVM_DWORD_TO_WORD_DATA">INVM_DWORD_TO_WORD_DATA</dfn>(dword)		(((dword) &amp; 0xFFFF0000) &gt;&gt; 16)</u></td></tr>
<tr><th id="1506">1506</th><td></td></tr>
<tr><th id="1507">1507</th><td><u>#define <dfn class="macro" id="_M/INVM_UNINITIALIZED_STRUCTURE" data-ref="_M/INVM_UNINITIALIZED_STRUCTURE">INVM_UNINITIALIZED_STRUCTURE</dfn>		0x0</u></td></tr>
<tr><th id="1508">1508</th><td><u>#define <dfn class="macro" id="_M/INVM_WORD_AUTOLOAD_STRUCTURE" data-ref="_M/INVM_WORD_AUTOLOAD_STRUCTURE">INVM_WORD_AUTOLOAD_STRUCTURE</dfn>		0x1</u></td></tr>
<tr><th id="1509">1509</th><td><u>#define <dfn class="macro" id="_M/INVM_CSR_AUTOLOAD_STRUCTURE" data-ref="_M/INVM_CSR_AUTOLOAD_STRUCTURE">INVM_CSR_AUTOLOAD_STRUCTURE</dfn>		0x2</u></td></tr>
<tr><th id="1510">1510</th><td><u>#define <dfn class="macro" id="_M/INVM_PHY_REGISTER_AUTOLOAD_STRUCTURE" data-ref="_M/INVM_PHY_REGISTER_AUTOLOAD_STRUCTURE">INVM_PHY_REGISTER_AUTOLOAD_STRUCTURE</dfn>	0x3</u></td></tr>
<tr><th id="1511">1511</th><td><u>#define <dfn class="macro" id="_M/INVM_RSA_KEY_SHA256_STRUCTURE" data-ref="_M/INVM_RSA_KEY_SHA256_STRUCTURE">INVM_RSA_KEY_SHA256_STRUCTURE</dfn>		0x4</u></td></tr>
<tr><th id="1512">1512</th><td><u>#define <dfn class="macro" id="_M/INVM_INVALIDATED_STRUCTURE" data-ref="_M/INVM_INVALIDATED_STRUCTURE">INVM_INVALIDATED_STRUCTURE</dfn>		0xf</u></td></tr>
<tr><th id="1513">1513</th><td></td></tr>
<tr><th id="1514">1514</th><td><u>#define <dfn class="macro" id="_M/INVM_RSA_KEY_SHA256_DATA_SIZE_IN_DWORDS" data-ref="_M/INVM_RSA_KEY_SHA256_DATA_SIZE_IN_DWORDS">INVM_RSA_KEY_SHA256_DATA_SIZE_IN_DWORDS</dfn>	8</u></td></tr>
<tr><th id="1515">1515</th><td><u>#define <dfn class="macro" id="_M/INVM_CSR_AUTOLOAD_DATA_SIZE_IN_DWORDS" data-ref="_M/INVM_CSR_AUTOLOAD_DATA_SIZE_IN_DWORDS">INVM_CSR_AUTOLOAD_DATA_SIZE_IN_DWORDS</dfn>	1</u></td></tr>
<tr><th id="1516">1516</th><td></td></tr>
<tr><th id="1517">1517</th><td><u>#define <dfn class="macro" id="_M/INVM_DEFAULT_AL" data-ref="_M/INVM_DEFAULT_AL">INVM_DEFAULT_AL</dfn>		0x202f</u></td></tr>
<tr><th id="1518">1518</th><td><u>#define <dfn class="macro" id="_M/INVM_AUTOLOAD" data-ref="_M/INVM_AUTOLOAD">INVM_AUTOLOAD</dfn>		0x0a</u></td></tr>
<tr><th id="1519">1519</th><td><u>#define <dfn class="macro" id="_M/INVM_PLL_WO_VAL" data-ref="_M/INVM_PLL_WO_VAL">INVM_PLL_WO_VAL</dfn>		0x0010</u></td></tr>
<tr><th id="1520">1520</th><td></td></tr>
<tr><th id="1521">1521</th><td><i>/* Version and Image Type field */</i></td></tr>
<tr><th id="1522">1522</th><td><u>#define <dfn class="macro" id="_M/INVM_VER_1" data-ref="_M/INVM_VER_1">INVM_VER_1</dfn>	__BITS(12,3)</u></td></tr>
<tr><th id="1523">1523</th><td><u>#define <dfn class="macro" id="_M/INVM_VER_2" data-ref="_M/INVM_VER_2">INVM_VER_2</dfn>	__BITS(22,13)</u></td></tr>
<tr><th id="1524">1524</th><td><u>#define <dfn class="macro" id="_M/INVM_IMGTYPE" data-ref="_M/INVM_IMGTYPE">INVM_IMGTYPE</dfn>	__BITS(28,23)</u></td></tr>
<tr><th id="1525">1525</th><td><u>#define <dfn class="macro" id="_M/INVM_MINOR" data-ref="_M/INVM_MINOR">INVM_MINOR</dfn>	__BITS(3,0)</u></td></tr>
<tr><th id="1526">1526</th><td><u>#define <dfn class="macro" id="_M/INVM_MAJOR" data-ref="_M/INVM_MAJOR">INVM_MAJOR</dfn>	__BITS(9,4)</u></td></tr>
<tr><th id="1527">1527</th><td></td></tr>
<tr><th id="1528">1528</th><td><i>/* Word definitions for ID LED Settings */</i></td></tr>
<tr><th id="1529">1529</th><td><u>#define <dfn class="macro" id="_M/ID_LED_RESERVED_FFFF" data-ref="_M/ID_LED_RESERVED_FFFF">ID_LED_RESERVED_FFFF</dfn> 0xffff</u></td></tr>
<tr><th id="1530">1530</th><td></td></tr>
<tr><th id="1531">1531</th><td><i>/* ich8 flash control */</i></td></tr>
<tr><th id="1532">1532</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_COMMAND_TIMEOUT" data-ref="_M/ICH_FLASH_COMMAND_TIMEOUT">ICH_FLASH_COMMAND_TIMEOUT</dfn>            5000    /* 5000 uSecs - adjusted */</u></td></tr>
<tr><th id="1533">1533</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_ERASE_TIMEOUT" data-ref="_M/ICH_FLASH_ERASE_TIMEOUT">ICH_FLASH_ERASE_TIMEOUT</dfn>              3000000 /* Up to 3 seconds - worst case */</u></td></tr>
<tr><th id="1534">1534</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_CYCLE_REPEAT_COUNT" data-ref="_M/ICH_FLASH_CYCLE_REPEAT_COUNT">ICH_FLASH_CYCLE_REPEAT_COUNT</dfn>         10      /* 10 cycles */</u></td></tr>
<tr><th id="1535">1535</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_SEG_SIZE_256" data-ref="_M/ICH_FLASH_SEG_SIZE_256">ICH_FLASH_SEG_SIZE_256</dfn>               256</u></td></tr>
<tr><th id="1536">1536</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_SEG_SIZE_4K" data-ref="_M/ICH_FLASH_SEG_SIZE_4K">ICH_FLASH_SEG_SIZE_4K</dfn>                4096</u></td></tr>
<tr><th id="1537">1537</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_SEG_SIZE_64K" data-ref="_M/ICH_FLASH_SEG_SIZE_64K">ICH_FLASH_SEG_SIZE_64K</dfn>               65536</u></td></tr>
<tr><th id="1538">1538</th><td></td></tr>
<tr><th id="1539">1539</th><td><u>#define <dfn class="macro" id="_M/ICH_CYCLE_READ" data-ref="_M/ICH_CYCLE_READ">ICH_CYCLE_READ</dfn>                       0x0</u></td></tr>
<tr><th id="1540">1540</th><td><u>#define <dfn class="macro" id="_M/ICH_CYCLE_RESERVED" data-ref="_M/ICH_CYCLE_RESERVED">ICH_CYCLE_RESERVED</dfn>                   0x1</u></td></tr>
<tr><th id="1541">1541</th><td><u>#define <dfn class="macro" id="_M/ICH_CYCLE_WRITE" data-ref="_M/ICH_CYCLE_WRITE">ICH_CYCLE_WRITE</dfn>                      0x2</u></td></tr>
<tr><th id="1542">1542</th><td><u>#define <dfn class="macro" id="_M/ICH_CYCLE_ERASE" data-ref="_M/ICH_CYCLE_ERASE">ICH_CYCLE_ERASE</dfn>                      0x3</u></td></tr>
<tr><th id="1543">1543</th><td></td></tr>
<tr><th id="1544">1544</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_GFPREG" data-ref="_M/ICH_FLASH_GFPREG">ICH_FLASH_GFPREG</dfn>   0x0000</u></td></tr>
<tr><th id="1545">1545</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_HSFSTS" data-ref="_M/ICH_FLASH_HSFSTS">ICH_FLASH_HSFSTS</dfn>   0x0004 /* Flash Status Register */</u></td></tr>
<tr><th id="1546">1546</th><td><u>#define <dfn class="macro" id="_M/HSFSTS_DONE" data-ref="_M/HSFSTS_DONE">HSFSTS_DONE</dfn>		0x0001 /* Flash Cycle Done */</u></td></tr>
<tr><th id="1547">1547</th><td><u>#define <dfn class="macro" id="_M/HSFSTS_ERR" data-ref="_M/HSFSTS_ERR">HSFSTS_ERR</dfn>		0x0002 /* Flash Cycle Error */</u></td></tr>
<tr><th id="1548">1548</th><td><u>#define <dfn class="macro" id="_M/HSFSTS_DAEL" data-ref="_M/HSFSTS_DAEL">HSFSTS_DAEL</dfn>		0x0004 /* Direct Access error Log */</u></td></tr>
<tr><th id="1549">1549</th><td><u>#define <dfn class="macro" id="_M/HSFSTS_ERSZ_MASK" data-ref="_M/HSFSTS_ERSZ_MASK">HSFSTS_ERSZ_MASK</dfn>	0x0018 /* Block/Sector Erase Size */</u></td></tr>
<tr><th id="1550">1550</th><td><u>#define <dfn class="macro" id="_M/HSFSTS_ERSZ_SHIFT" data-ref="_M/HSFSTS_ERSZ_SHIFT">HSFSTS_ERSZ_SHIFT</dfn>	3</u></td></tr>
<tr><th id="1551">1551</th><td><u>#define <dfn class="macro" id="_M/HSFSTS_FLINPRO" data-ref="_M/HSFSTS_FLINPRO">HSFSTS_FLINPRO</dfn>		0x0020 /* flash SPI cycle in Progress */</u></td></tr>
<tr><th id="1552">1552</th><td><u>#define <dfn class="macro" id="_M/HSFSTS_FLDVAL" data-ref="_M/HSFSTS_FLDVAL">HSFSTS_FLDVAL</dfn>		0x4000 /* Flash Descriptor Valid */</u></td></tr>
<tr><th id="1553">1553</th><td><u>#define <dfn class="macro" id="_M/HSFSTS_FLLK" data-ref="_M/HSFSTS_FLLK">HSFSTS_FLLK</dfn>		0x8000 /* Flash Configuration Lock-Down */</u></td></tr>
<tr><th id="1554">1554</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_HSFCTL" data-ref="_M/ICH_FLASH_HSFCTL">ICH_FLASH_HSFCTL</dfn>   0x0006 /* Flash control Register */</u></td></tr>
<tr><th id="1555">1555</th><td><u>#define <dfn class="macro" id="_M/HSFCTL_GO" data-ref="_M/HSFCTL_GO">HSFCTL_GO</dfn>		0x0001 /* Flash Cycle Go */</u></td></tr>
<tr><th id="1556">1556</th><td><u>#define <dfn class="macro" id="_M/HSFCTL_CYCLE_MASK" data-ref="_M/HSFCTL_CYCLE_MASK">HSFCTL_CYCLE_MASK</dfn>	0x0006 /* Flash Cycle */</u></td></tr>
<tr><th id="1557">1557</th><td><u>#define <dfn class="macro" id="_M/HSFCTL_CYCLE_SHIFT" data-ref="_M/HSFCTL_CYCLE_SHIFT">HSFCTL_CYCLE_SHIFT</dfn>	1</u></td></tr>
<tr><th id="1558">1558</th><td><u>#define <dfn class="macro" id="_M/HSFCTL_BCOUNT_MASK" data-ref="_M/HSFCTL_BCOUNT_MASK">HSFCTL_BCOUNT_MASK</dfn>	0x0300 /* Data Byte Count */</u></td></tr>
<tr><th id="1559">1559</th><td><u>#define <dfn class="macro" id="_M/HSFCTL_BCOUNT_SHIFT" data-ref="_M/HSFCTL_BCOUNT_SHIFT">HSFCTL_BCOUNT_SHIFT</dfn>	8</u></td></tr>
<tr><th id="1560">1560</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_FADDR" data-ref="_M/ICH_FLASH_FADDR">ICH_FLASH_FADDR</dfn>    0x0008</u></td></tr>
<tr><th id="1561">1561</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_FDATA0" data-ref="_M/ICH_FLASH_FDATA0">ICH_FLASH_FDATA0</dfn>   0x0010</u></td></tr>
<tr><th id="1562">1562</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_FRACC" data-ref="_M/ICH_FLASH_FRACC">ICH_FLASH_FRACC</dfn>    0x0050</u></td></tr>
<tr><th id="1563">1563</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_FREG0" data-ref="_M/ICH_FLASH_FREG0">ICH_FLASH_FREG0</dfn>    0x0054</u></td></tr>
<tr><th id="1564">1564</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_FREG1" data-ref="_M/ICH_FLASH_FREG1">ICH_FLASH_FREG1</dfn>    0x0058</u></td></tr>
<tr><th id="1565">1565</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_FREG2" data-ref="_M/ICH_FLASH_FREG2">ICH_FLASH_FREG2</dfn>    0x005c</u></td></tr>
<tr><th id="1566">1566</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_FREG3" data-ref="_M/ICH_FLASH_FREG3">ICH_FLASH_FREG3</dfn>    0x0060</u></td></tr>
<tr><th id="1567">1567</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_FPR0" data-ref="_M/ICH_FLASH_FPR0">ICH_FLASH_FPR0</dfn>     0x0074</u></td></tr>
<tr><th id="1568">1568</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_FPR1" data-ref="_M/ICH_FLASH_FPR1">ICH_FLASH_FPR1</dfn>     0x0078</u></td></tr>
<tr><th id="1569">1569</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_SSFSTS" data-ref="_M/ICH_FLASH_SSFSTS">ICH_FLASH_SSFSTS</dfn>   0x0090</u></td></tr>
<tr><th id="1570">1570</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_SSFCTL" data-ref="_M/ICH_FLASH_SSFCTL">ICH_FLASH_SSFCTL</dfn>   0x0092</u></td></tr>
<tr><th id="1571">1571</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_PREOP" data-ref="_M/ICH_FLASH_PREOP">ICH_FLASH_PREOP</dfn>    0x0094</u></td></tr>
<tr><th id="1572">1572</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_OPTYPE" data-ref="_M/ICH_FLASH_OPTYPE">ICH_FLASH_OPTYPE</dfn>   0x0096</u></td></tr>
<tr><th id="1573">1573</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_OPMENU" data-ref="_M/ICH_FLASH_OPMENU">ICH_FLASH_OPMENU</dfn>   0x0098</u></td></tr>
<tr><th id="1574">1574</th><td></td></tr>
<tr><th id="1575">1575</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_REG_MAPSIZE" data-ref="_M/ICH_FLASH_REG_MAPSIZE">ICH_FLASH_REG_MAPSIZE</dfn>      0x00a0</u></td></tr>
<tr><th id="1576">1576</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_SECTOR_SIZE" data-ref="_M/ICH_FLASH_SECTOR_SIZE">ICH_FLASH_SECTOR_SIZE</dfn>      4096</u></td></tr>
<tr><th id="1577">1577</th><td><u>#define <dfn class="macro" id="_M/ICH_GFPREG_BASE_MASK" data-ref="_M/ICH_GFPREG_BASE_MASK">ICH_GFPREG_BASE_MASK</dfn>       0x1fff</u></td></tr>
<tr><th id="1578">1578</th><td><u>#define <dfn class="macro" id="_M/ICH_FLASH_LINEAR_ADDR_MASK" data-ref="_M/ICH_FLASH_LINEAR_ADDR_MASK">ICH_FLASH_LINEAR_ADDR_MASK</dfn> 0x00ffffff</u></td></tr>
<tr><th id="1579">1579</th><td></td></tr>
<tr><th id="1580">1580</th><td><u>#define <dfn class="macro" id="_M/ICH_NVM_SIG_WORD" data-ref="_M/ICH_NVM_SIG_WORD">ICH_NVM_SIG_WORD</dfn>	0x13</u></td></tr>
<tr><th id="1581">1581</th><td><u>#define <dfn class="macro" id="_M/ICH_NVM_SIG_MASK" data-ref="_M/ICH_NVM_SIG_MASK">ICH_NVM_SIG_MASK</dfn>	0xc000</u></td></tr>
<tr><th id="1582">1582</th><td><u>#define <dfn class="macro" id="_M/ICH_NVM_VALID_SIG_MASK" data-ref="_M/ICH_NVM_VALID_SIG_MASK">ICH_NVM_VALID_SIG_MASK</dfn>	0xc0</u></td></tr>
<tr><th id="1583">1583</th><td><u>#define <dfn class="macro" id="_M/ICH_NVM_SIG_VALUE" data-ref="_M/ICH_NVM_SIG_VALUE">ICH_NVM_SIG_VALUE</dfn>	0x80</u></td></tr>
<tr><th id="1584">1584</th><td></td></tr>
<tr><th id="1585">1585</th><td><u>#define <dfn class="macro" id="_M/NVM_SIZE_MULTIPLIER" data-ref="_M/NVM_SIZE_MULTIPLIER">NVM_SIZE_MULTIPLIER</dfn> 4096	/* multiplier for NVMS field */</u></td></tr>
<tr><th id="1586">1586</th><td><u>#define <dfn class="macro" id="_M/WM_PCH_SPT_FLASHOFFSET" data-ref="_M/WM_PCH_SPT_FLASHOFFSET">WM_PCH_SPT_FLASHOFFSET</dfn>	0xe000	/* offset of NVM access regs(PCH_SPT)*/</u></td></tr>
<tr><th id="1587">1587</th><td></td></tr>
<tr><th id="1588">1588</th><td><i>/* for PCI express Capability registers */</i></td></tr>
<tr><th id="1589">1589</th><td><u>#define	<dfn class="macro" id="_M/WM_PCIE_DCSR2_16MS" data-ref="_M/WM_PCIE_DCSR2_16MS">WM_PCIE_DCSR2_16MS</dfn>	0x00000005</u></td></tr>
<tr><th id="1590">1590</th><td></td></tr>
<tr><th id="1591">1591</th><td><i>/* SFF SFP ROM data */</i></td></tr>
<tr><th id="1592">1592</th><td><u>#define <dfn class="macro" id="_M/SFF_SFP_ID_OFF" data-ref="_M/SFF_SFP_ID_OFF">SFF_SFP_ID_OFF</dfn>		0x00</u></td></tr>
<tr><th id="1593">1593</th><td><u>#define <dfn class="macro" id="_M/SFF_SFP_ID_UNKNOWN" data-ref="_M/SFF_SFP_ID_UNKNOWN">SFF_SFP_ID_UNKNOWN</dfn>	0x00	/* Unknown */</u></td></tr>
<tr><th id="1594">1594</th><td><u>#define <dfn class="macro" id="_M/SFF_SFP_ID_SFF" data-ref="_M/SFF_SFP_ID_SFF">SFF_SFP_ID_SFF</dfn>		0x02	/* Module soldered to motherboard */</u></td></tr>
<tr><th id="1595">1595</th><td><u>#define <dfn class="macro" id="_M/SFF_SFP_ID_SFP" data-ref="_M/SFF_SFP_ID_SFP">SFF_SFP_ID_SFP</dfn>		0x03	/* SFP transceiver */</u></td></tr>
<tr><th id="1596">1596</th><td></td></tr>
<tr><th id="1597">1597</th><td><u>#define <dfn class="macro" id="_M/SFF_SFP_ETH_FLAGS_OFF" data-ref="_M/SFF_SFP_ETH_FLAGS_OFF">SFF_SFP_ETH_FLAGS_OFF</dfn>	0x06</u></td></tr>
<tr><th id="1598">1598</th><td><u>#define <dfn class="macro" id="_M/SFF_SFP_ETH_FLAGS_1000SX" data-ref="_M/SFF_SFP_ETH_FLAGS_1000SX">SFF_SFP_ETH_FLAGS_1000SX</dfn>	0x01</u></td></tr>
<tr><th id="1599">1599</th><td><u>#define <dfn class="macro" id="_M/SFF_SFP_ETH_FLAGS_1000LX" data-ref="_M/SFF_SFP_ETH_FLAGS_1000LX">SFF_SFP_ETH_FLAGS_1000LX</dfn>	0x02</u></td></tr>
<tr><th id="1600">1600</th><td><u>#define <dfn class="macro" id="_M/SFF_SFP_ETH_FLAGS_1000CX" data-ref="_M/SFF_SFP_ETH_FLAGS_1000CX">SFF_SFP_ETH_FLAGS_1000CX</dfn>	0x04</u></td></tr>
<tr><th id="1601">1601</th><td><u>#define <dfn class="macro" id="_M/SFF_SFP_ETH_FLAGS_1000T" data-ref="_M/SFF_SFP_ETH_FLAGS_1000T">SFF_SFP_ETH_FLAGS_1000T</dfn>		0x08</u></td></tr>
<tr><th id="1602">1602</th><td><u>#define <dfn class="macro" id="_M/SFF_SFP_ETH_FLAGS_100FX" data-ref="_M/SFF_SFP_ETH_FLAGS_100FX">SFF_SFP_ETH_FLAGS_100FX</dfn>		0x10</u></td></tr>
<tr><th id="1603">1603</th><td></td></tr>
<tr><th id="1604">1604</th><td><i>/* I21[01] PHY related definitions */</i></td></tr>
<tr><th id="1605">1605</th><td><u>#define <dfn class="macro" id="_M/GS40G_PAGE_SELECT" data-ref="_M/GS40G_PAGE_SELECT">GS40G_PAGE_SELECT</dfn>	0x16</u></td></tr>
<tr><th id="1606">1606</th><td><u>#define <dfn class="macro" id="_M/GS40G_PAGE_SHIFT" data-ref="_M/GS40G_PAGE_SHIFT">GS40G_PAGE_SHIFT</dfn>	16</u></td></tr>
<tr><th id="1607">1607</th><td><u>#define <dfn class="macro" id="_M/GS40G_OFFSET_MASK" data-ref="_M/GS40G_OFFSET_MASK">GS40G_OFFSET_MASK</dfn>	0xffff</u></td></tr>
<tr><th id="1608">1608</th><td><u>#define <dfn class="macro" id="_M/GS40G_PHY_PLL_FREQ_PAGE" data-ref="_M/GS40G_PHY_PLL_FREQ_PAGE">GS40G_PHY_PLL_FREQ_PAGE</dfn>	0xfc0000</u></td></tr>
<tr><th id="1609">1609</th><td><u>#define <dfn class="macro" id="_M/GS40G_PHY_PLL_FREQ_REG" data-ref="_M/GS40G_PHY_PLL_FREQ_REG">GS40G_PHY_PLL_FREQ_REG</dfn>	0x000e</u></td></tr>
<tr><th id="1610">1610</th><td><u>#define <dfn class="macro" id="_M/GS40G_PHY_PLL_UNCONF" data-ref="_M/GS40G_PHY_PLL_UNCONF">GS40G_PHY_PLL_UNCONF</dfn>	0xff</u></td></tr>
<tr><th id="1611">1611</th><td></td></tr>
<tr><th id="1612">1612</th><td><i>/* advanced TX descriptor for 82575 and newer */</i></td></tr>
<tr><th id="1613">1613</th><td><b>typedef</b> <b>union</b> <dfn class="type def" id="nq_txdesc" title='nq_txdesc' data-ref="nq_txdesc" data-ref-filename="nq_txdesc"><a class="type" href="#nq_txdesc" title='nq_txdesc' data-ref="nq_txdesc" data-ref-filename="nq_txdesc">nq_txdesc</a></dfn> {</td></tr>
<tr><th id="1614">1614</th><td>	<b>struct</b> {</td></tr>
<tr><th id="1615">1615</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="decl field" id="nq_txdesc::(anonymous)::nqtxd_addr" title='nq_txdesc::(anonymous struct)::nqtxd_addr' data-ref="nq_txdesc::(anonymous)::nqtxd_addr" data-ref-filename="nq_txdesc..(anonymous)..nqtxd_addr">nqtxd_addr</dfn>;</td></tr>
<tr><th id="1616">1616</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="nq_txdesc::(anonymous)::nqtxd_cmdlen" title='nq_txdesc::(anonymous struct)::nqtxd_cmdlen' data-ref="nq_txdesc::(anonymous)::nqtxd_cmdlen" data-ref-filename="nq_txdesc..(anonymous)..nqtxd_cmdlen">nqtxd_cmdlen</dfn>;</td></tr>
<tr><th id="1617">1617</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="nq_txdesc::(anonymous)::nqtxd_fields" title='nq_txdesc::(anonymous struct)::nqtxd_fields' data-ref="nq_txdesc::(anonymous)::nqtxd_fields" data-ref-filename="nq_txdesc..(anonymous)..nqtxd_fields">nqtxd_fields</dfn>;</td></tr>
<tr><th id="1618">1618</th><td>	} <dfn class="decl field" id="nq_txdesc::nqtx_data" title='nq_txdesc::nqtx_data' data-ref="nq_txdesc::nqtx_data" data-ref-filename="nq_txdesc..nqtx_data">nqtx_data</dfn>;</td></tr>
<tr><th id="1619">1619</th><td>	<b>struct</b> {</td></tr>
<tr><th id="1620">1620</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="nq_txdesc::(anonymous)::nqtxc_vl_len" title='nq_txdesc::(anonymous struct)::nqtxc_vl_len' data-ref="nq_txdesc::(anonymous)::nqtxc_vl_len" data-ref-filename="nq_txdesc..(anonymous)..nqtxc_vl_len">nqtxc_vl_len</dfn>;</td></tr>
<tr><th id="1621">1621</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="nq_txdesc::(anonymous)::nqtxc_sn" title='nq_txdesc::(anonymous struct)::nqtxc_sn' data-ref="nq_txdesc::(anonymous)::nqtxc_sn" data-ref-filename="nq_txdesc..(anonymous)..nqtxc_sn">nqtxc_sn</dfn>;</td></tr>
<tr><th id="1622">1622</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="nq_txdesc::(anonymous)::nqtxc_cmd" title='nq_txdesc::(anonymous struct)::nqtxc_cmd' data-ref="nq_txdesc::(anonymous)::nqtxc_cmd" data-ref-filename="nq_txdesc..(anonymous)..nqtxc_cmd">nqtxc_cmd</dfn>;</td></tr>
<tr><th id="1623">1623</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="nq_txdesc::(anonymous)::nqtxc_mssidx" title='nq_txdesc::(anonymous struct)::nqtxc_mssidx' data-ref="nq_txdesc::(anonymous)::nqtxc_mssidx" data-ref-filename="nq_txdesc..(anonymous)..nqtxc_mssidx">nqtxc_mssidx</dfn>;</td></tr>
<tr><th id="1624">1624</th><td>	} <dfn class="decl field" id="nq_txdesc::nqrx_ctx" title='nq_txdesc::nqrx_ctx' data-ref="nq_txdesc::nqrx_ctx" data-ref-filename="nq_txdesc..nqrx_ctx">nqrx_ctx</dfn>;</td></tr>
<tr><th id="1625">1625</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <dfn class="typedef" id="nq_txdesc_t" title='nq_txdesc_t' data-type='union nq_txdesc' data-ref="nq_txdesc_t" data-ref-filename="nq_txdesc_t">nq_txdesc_t</dfn>;</td></tr>
<tr><th id="1626">1626</th><td></td></tr>
<tr><th id="1627">1627</th><td></td></tr>
<tr><th id="1628">1628</th><td><i>/* Commands for nqtxd_cmdlen and nqtxc_cmd */</i></td></tr>
<tr><th id="1629">1629</th><td><u>#define	<dfn class="macro" id="_M/NQTX_CMD_EOP" data-ref="_M/NQTX_CMD_EOP">NQTX_CMD_EOP</dfn>	(1U &lt;&lt; 24)	/* end of packet */</u></td></tr>
<tr><th id="1630">1630</th><td><u>#define	<dfn class="macro" id="_M/NQTX_CMD_IFCS" data-ref="_M/NQTX_CMD_IFCS">NQTX_CMD_IFCS</dfn>	(1U &lt;&lt; 25)	/* insert FCS */</u></td></tr>
<tr><th id="1631">1631</th><td><u>#define	<dfn class="macro" id="_M/NQTX_CMD_RS" data-ref="_M/NQTX_CMD_RS">NQTX_CMD_RS</dfn>	(1U &lt;&lt; 27)	/* report status */</u></td></tr>
<tr><th id="1632">1632</th><td><u>#define	<dfn class="macro" id="_M/NQTX_CMD_DEXT" data-ref="_M/NQTX_CMD_DEXT">NQTX_CMD_DEXT</dfn>	(1U &lt;&lt; 29)	/* descriptor extension */</u></td></tr>
<tr><th id="1633">1633</th><td><u>#define	<dfn class="macro" id="_M/NQTX_CMD_VLE" data-ref="_M/NQTX_CMD_VLE">NQTX_CMD_VLE</dfn>	(1U &lt;&lt; 30)	/* VLAN enable */</u></td></tr>
<tr><th id="1634">1634</th><td><u>#define	<dfn class="macro" id="_M/NQTX_CMD_TSE" data-ref="_M/NQTX_CMD_TSE">NQTX_CMD_TSE</dfn>	(1U &lt;&lt; 31)	/* TCP segmentation enable */</u></td></tr>
<tr><th id="1635">1635</th><td></td></tr>
<tr><th id="1636">1636</th><td><i>/* Descriptor types (if DEXT is set) */</i></td></tr>
<tr><th id="1637">1637</th><td><u>#define	<dfn class="macro" id="_M/NQTX_DTYP_C" data-ref="_M/NQTX_DTYP_C">NQTX_DTYP_C</dfn>	(2U &lt;&lt; 20)	/* context */</u></td></tr>
<tr><th id="1638">1638</th><td><u>#define	<dfn class="macro" id="_M/NQTX_DTYP_D" data-ref="_M/NQTX_DTYP_D">NQTX_DTYP_D</dfn>	(3U &lt;&lt; 20)	/* data */</u></td></tr>
<tr><th id="1639">1639</th><td></td></tr>
<tr><th id="1640">1640</th><td><u>#define <dfn class="macro" id="_M/NQTXD_FIELDS_IDX_SHIFT" data-ref="_M/NQTXD_FIELDS_IDX_SHIFT">NQTXD_FIELDS_IDX_SHIFT</dfn>		4	/* context index shift */</u></td></tr>
<tr><th id="1641">1641</th><td><u>#define <dfn class="macro" id="_M/NQTXD_FIELDS_IDX_MASK" data-ref="_M/NQTXD_FIELDS_IDX_MASK">NQTXD_FIELDS_IDX_MASK</dfn>		0xf</u></td></tr>
<tr><th id="1642">1642</th><td><u>#define <dfn class="macro" id="_M/NQTXD_FIELDS_PAYLEN_SHIFT" data-ref="_M/NQTXD_FIELDS_PAYLEN_SHIFT">NQTXD_FIELDS_PAYLEN_SHIFT</dfn>	14	/* payload len shift */</u></td></tr>
<tr><th id="1643">1643</th><td><u>#define <dfn class="macro" id="_M/NQTXD_FIELDS_PAYLEN_MASK" data-ref="_M/NQTXD_FIELDS_PAYLEN_MASK">NQTXD_FIELDS_PAYLEN_MASK</dfn>	0x3ffff</u></td></tr>
<tr><th id="1644">1644</th><td></td></tr>
<tr><th id="1645">1645</th><td><u>#define <dfn class="macro" id="_M/NQTXD_FIELDS_IXSM" data-ref="_M/NQTXD_FIELDS_IXSM">NQTXD_FIELDS_IXSM</dfn>		(1U &lt;&lt; 8) /* do IP checksum */</u></td></tr>
<tr><th id="1646">1646</th><td><u>#define <dfn class="macro" id="_M/NQTXD_FIELDS_TUXSM" data-ref="_M/NQTXD_FIELDS_TUXSM">NQTXD_FIELDS_TUXSM</dfn>		(1U &lt;&lt; 9) /* do TCP/UDP checksum */</u></td></tr>
<tr><th id="1647">1647</th><td></td></tr>
<tr><th id="1648">1648</th><td><u>#define <dfn class="macro" id="_M/NQTXC_VLLEN_IPLEN_SHIFT" data-ref="_M/NQTXC_VLLEN_IPLEN_SHIFT">NQTXC_VLLEN_IPLEN_SHIFT</dfn>		0	/* IP header len */</u></td></tr>
<tr><th id="1649">1649</th><td><u>#define <dfn class="macro" id="_M/NQTXC_VLLEN_IPLEN_MASK" data-ref="_M/NQTXC_VLLEN_IPLEN_MASK">NQTXC_VLLEN_IPLEN_MASK</dfn>		0x1ff</u></td></tr>
<tr><th id="1650">1650</th><td><u>#define <dfn class="macro" id="_M/NQTXC_VLLEN_MACLEN_SHIFT" data-ref="_M/NQTXC_VLLEN_MACLEN_SHIFT">NQTXC_VLLEN_MACLEN_SHIFT</dfn>	9	/* MAC header len */</u></td></tr>
<tr><th id="1651">1651</th><td><u>#define <dfn class="macro" id="_M/NQTXC_VLLEN_MACLEN_MASK" data-ref="_M/NQTXC_VLLEN_MACLEN_MASK">NQTXC_VLLEN_MACLEN_MASK</dfn>		0x7f</u></td></tr>
<tr><th id="1652">1652</th><td><u>#define <dfn class="macro" id="_M/NQTXC_VLLEN_VLAN_SHIFT" data-ref="_M/NQTXC_VLLEN_VLAN_SHIFT">NQTXC_VLLEN_VLAN_SHIFT</dfn>		16	/* vlan number */</u></td></tr>
<tr><th id="1653">1653</th><td><u>#define <dfn class="macro" id="_M/NQTXC_VLLEN_VLAN_MASK" data-ref="_M/NQTXC_VLLEN_VLAN_MASK">NQTXC_VLLEN_VLAN_MASK</dfn>		0xffff</u></td></tr>
<tr><th id="1654">1654</th><td></td></tr>
<tr><th id="1655">1655</th><td><u>#define <dfn class="macro" id="_M/NQTXC_CMD_MKRLOC_SHIFT" data-ref="_M/NQTXC_CMD_MKRLOC_SHIFT">NQTXC_CMD_MKRLOC_SHIFT</dfn>		0	/* IP checksum offset */</u></td></tr>
<tr><th id="1656">1656</th><td><u>#define <dfn class="macro" id="_M/NQTXC_CMD_MKRLOC_MASK" data-ref="_M/NQTXC_CMD_MKRLOC_MASK">NQTXC_CMD_MKRLOC_MASK</dfn>		0x1ff</u></td></tr>
<tr><th id="1657">1657</th><td><u>#define <dfn class="macro" id="_M/NQTXC_CMD_SNAP" data-ref="_M/NQTXC_CMD_SNAP">NQTXC_CMD_SNAP</dfn>			(1U &lt;&lt; 9)</u></td></tr>
<tr><th id="1658">1658</th><td><u>#define <dfn class="macro" id="_M/NQTXC_CMD_IP4" data-ref="_M/NQTXC_CMD_IP4">NQTXC_CMD_IP4</dfn>			(1U &lt;&lt; 10)</u></td></tr>
<tr><th id="1659">1659</th><td><u>#define <dfn class="macro" id="_M/NQTXC_CMD_IP6" data-ref="_M/NQTXC_CMD_IP6">NQTXC_CMD_IP6</dfn>			(0U &lt;&lt; 10)</u></td></tr>
<tr><th id="1660">1660</th><td><u>#define <dfn class="macro" id="_M/NQTXC_CMD_TCP" data-ref="_M/NQTXC_CMD_TCP">NQTXC_CMD_TCP</dfn>			(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="1661">1661</th><td><u>#define <dfn class="macro" id="_M/NQTXC_CMD_UDP" data-ref="_M/NQTXC_CMD_UDP">NQTXC_CMD_UDP</dfn>			(0U &lt;&lt; 11)</u></td></tr>
<tr><th id="1662">1662</th><td><u>#define <dfn class="macro" id="_M/NQTXC_MSSIDX_IDX_SHIFT" data-ref="_M/NQTXC_MSSIDX_IDX_SHIFT">NQTXC_MSSIDX_IDX_SHIFT</dfn>		4	/* context index shift */</u></td></tr>
<tr><th id="1663">1663</th><td><u>#define <dfn class="macro" id="_M/NQTXC_MSSIDX_IDX_MASK" data-ref="_M/NQTXC_MSSIDX_IDX_MASK">NQTXC_MSSIDX_IDX_MASK</dfn>		0xf</u></td></tr>
<tr><th id="1664">1664</th><td><u>#define <dfn class="macro" id="_M/NQTXC_MSSIDX_L4LEN_SHIFT" data-ref="_M/NQTXC_MSSIDX_L4LEN_SHIFT">NQTXC_MSSIDX_L4LEN_SHIFT</dfn>	8	/* L4 header len shift */</u></td></tr>
<tr><th id="1665">1665</th><td><u>#define <dfn class="macro" id="_M/NQTXC_MSSIDX_L4LEN_MASK" data-ref="_M/NQTXC_MSSIDX_L4LEN_MASK">NQTXC_MSSIDX_L4LEN_MASK</dfn>		0xff</u></td></tr>
<tr><th id="1666">1666</th><td><u>#define <dfn class="macro" id="_M/NQTXC_MSSIDX_MSS_SHIFT" data-ref="_M/NQTXC_MSSIDX_MSS_SHIFT">NQTXC_MSSIDX_MSS_SHIFT</dfn>		16	/* MSS */</u></td></tr>
<tr><th id="1667">1667</th><td><u>#define <dfn class="macro" id="_M/NQTXC_MSSIDX_MSS_MASK" data-ref="_M/NQTXC_MSSIDX_MSS_MASK">NQTXC_MSSIDX_MSS_MASK</dfn>		0xffff</u></td></tr>
<tr><th id="1668">1668</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_wm.c.html'>netbsd/sys/dev/pci/if_wm.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
