
---------- Begin Simulation Statistics ----------
final_tick                                 3354496500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 640687                       # Simulator instruction rate (inst/s)
host_mem_usage                                 863896                       # Number of bytes of host memory used
host_op_rate                                  1092320                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.47                       # Real time elapsed on the host
host_tick_rate                             1357524500                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1583065                       # Number of instructions simulated
sim_ops                                       2699143                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003354                       # Number of seconds simulated
sim_ticks                                  3354496500                       # Number of ticks simulated
system.cpu.Branches                            270897                       # Number of branches fetched
system.cpu.committedInsts                     1583065                       # Number of instructions committed
system.cpu.committedOps                       2699143                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      368991                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           764                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      144861                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            67                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     2095576                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           265                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                          6708993                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                    6708993                       # Number of busy cycles
system.cpu.num_cc_register_reads              1685786                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1339350                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       240689                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  77511                       # Number of float alu accesses
system.cpu.num_fp_insts                         77511                       # number of float instructions
system.cpu.num_fp_register_reads               102852                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               63657                       # number of times the floating registers were written
system.cpu.num_func_calls                       20205                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               2635657                       # Number of integer alu accesses
system.cpu.num_int_insts                      2635657                       # number of integer instructions
system.cpu.num_int_register_reads             5354333                       # number of times the integer registers were read
system.cpu.num_int_register_writes            2282855                       # number of times the integer registers were written
system.cpu.num_load_insts                      368987                       # Number of load instructions
system.cpu.num_mem_refs                        513845                       # number of memory refs
system.cpu.num_store_insts                     144858                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 17160      0.64%      0.64% # Class of executed instruction
system.cpu.op_class::IntAlu                   2106002     78.02%     78.66% # Class of executed instruction
system.cpu.op_class::IntMult                     1913      0.07%     78.73% # Class of executed instruction
system.cpu.op_class::IntDiv                     24008      0.89%     79.62% # Class of executed instruction
system.cpu.op_class::FloatAdd                    6618      0.25%     79.86% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.86% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1232      0.05%     79.91% # Class of executed instruction
system.cpu.op_class::FloatMult                   4000      0.15%     80.05% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.05% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.05% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.05% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.05% # Class of executed instruction
system.cpu.op_class::SimdAdd                       16      0.00%     80.05% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.05% # Class of executed instruction
system.cpu.op_class::SimdAlu                     4186      0.16%     80.21% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     80.21% # Class of executed instruction
system.cpu.op_class::SimdCvt                      170      0.01%     80.22% # Class of executed instruction
system.cpu.op_class::SimdMisc                    4161      0.15%     80.37% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.37% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.37% # Class of executed instruction
system.cpu.op_class::SimdShift                     24      0.00%     80.37% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.37% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.37% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.37% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                6000      0.22%     80.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                4000      0.15%     80.74% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                2000      0.07%     80.82% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.82% # Class of executed instruction
system.cpu.op_class::SimdFloatMult               4000      0.15%     80.96% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.96% # Class of executed instruction
system.cpu.op_class::MemRead                   352353     13.05%     94.02% # Class of executed instruction
system.cpu.op_class::MemWrite                  132393      4.90%     98.92% # Class of executed instruction
system.cpu.op_class::FloatMemRead               16634      0.62%     99.54% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              12465      0.46%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    2699335                       # Class of executed instruction
system.cpu.workload.numSyscalls                    58                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8753                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        10257                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        22045                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               7235                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1518                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1518                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7235                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        17506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        17506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  17506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       560192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       560192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  560192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8753                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8753    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8753                       # Request fanout histogram
system.membus.reqLayer2.occupancy             8791500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46881750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3354496500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              9898                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2196                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          743                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7318                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1890                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1890                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1250                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8648                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        30590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 33833                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       127552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       814976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 942528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            11788                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000085                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009210                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  11787     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              11788                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           13961500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          15807000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1875000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3354496500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2994                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3035                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  41                       # number of overall hits
system.l2.overall_hits::.cpu.data                2994                       # number of overall hits
system.l2.overall_hits::total                    3035                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1209                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7544                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8753                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1209                       # number of overall misses
system.l2.overall_misses::.cpu.data              7544                       # number of overall misses
system.l2.overall_misses::total                  8753                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     92756500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    602980500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        695737000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     92756500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    602980500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       695737000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1250                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            10538                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11788                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1250                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           10538                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11788                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.967200                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.715885                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.742535                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.967200                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.715885                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.742535                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76721.670802                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79928.486214                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79485.547812                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76721.670802                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79928.486214                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79485.547812                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7544                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8753                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7544                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8753                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     80666500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    527540500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    608207000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80666500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    527540500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    608207000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.967200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.715885                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.742535                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.967200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.715885                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.742535                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66721.670802                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69928.486214                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69485.547812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66721.670802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69928.486214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69485.547812                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2196                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2196                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2196                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2196                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          743                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              743                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          743                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          743                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               372                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   372                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1518                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1518                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    119384500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     119384500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.803175                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.803175                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78645.915679                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78645.915679                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1518                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1518                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    104204500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    104204500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.803175                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.803175                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68645.915679                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68645.915679                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1209                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1209                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     92756500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     92756500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1250                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1250                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.967200                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.967200                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76721.670802                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76721.670802                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1209                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1209                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80666500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80666500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.967200                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.967200                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66721.670802                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66721.670802                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2622                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2622                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6026                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6026                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    483596000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    483596000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         8648                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8648                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.696809                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.696809                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80251.576502                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80251.576502                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6026                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6026                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    423336000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    423336000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.696809                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.696809                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70251.576502                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70251.576502                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3354496500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5174.697477                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       655.428902                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4519.268575                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.020002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.137917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.157919                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8753                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2583                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6135                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.267120                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    185105                       # Number of tag accesses
system.l2.tags.data_accesses                   185105                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3354496500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          77376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         482816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             560192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        77376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         77376                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1209                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8753                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          23066353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         143930989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             166997342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     23066353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23066353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         23066353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        143930989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            166997342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1209.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18366                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8753                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8753                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     86436500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   43765000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               250555250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9875.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28625.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5590                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8753                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3161                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    177.138880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.965292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   218.746530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1646     52.07%     52.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          919     29.07%     81.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          254      8.04%     89.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          102      3.23%     92.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           50      1.58%     93.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           23      0.73%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           27      0.85%     95.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           21      0.66%     96.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          119      3.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3161                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 560192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  560192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       167.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    167.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3354424000                       # Total gap between requests
system.mem_ctrls.avgGap                     383231.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        77376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       482816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 23066352.878889575601                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 143930989.345196813345                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1209                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7544                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     31291750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    219263500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25882.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29064.62                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    63.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             12209400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6485655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            32108580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     264295200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1297559970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        195444960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1808103765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.008988                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    495973250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    111800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2746723250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             10374420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              5510340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            30387840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     264295200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1184060430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        291023520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1785651750                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        532.315878                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    745661250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    111800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2497035250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3354496500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      2094252                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2094252                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2094252                       # number of overall hits
system.cpu.icache.overall_hits::total         2094252                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1250                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1250                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1250                       # number of overall misses
system.cpu.icache.overall_misses::total          1250                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     96319500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     96319500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     96319500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     96319500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2095502                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2095502                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2095502                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2095502                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000597                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000597                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000597                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000597                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77055.600000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77055.600000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77055.600000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77055.600000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          743                       # number of writebacks
system.cpu.icache.writebacks::total               743                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1250                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1250                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1250                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1250                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     95069500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95069500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     95069500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95069500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000597                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000597                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000597                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000597                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76055.600000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76055.600000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76055.600000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76055.600000                       # average overall mshr miss latency
system.cpu.icache.replacements                    743                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2094252                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2094252                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1250                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1250                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     96319500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     96319500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2095502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2095502                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000597                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000597                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77055.600000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77055.600000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1250                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     95069500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95069500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000597                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000597                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76055.600000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76055.600000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3354496500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           433.435917                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              626038                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               743                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            842.581427                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   433.435917                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.846555                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.846555                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          422                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           83                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4192254                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4192254                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3354496500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3354496500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3354496500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3354496500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3354496500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3354496500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3354496500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       503122                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           503122                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       503122                       # number of overall hits
system.cpu.dcache.overall_hits::total          503122                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        10538                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10538                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10538                       # number of overall misses
system.cpu.dcache.overall_misses::total         10538                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    660809000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    660809000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    660809000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    660809000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       513660                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       513660                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       513660                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       513660                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020516                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020516                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020516                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020516                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62707.249953                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62707.249953                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62707.249953                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62707.249953                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2196                       # number of writebacks
system.cpu.dcache.writebacks::total              2196                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        10538                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10538                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10538                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10538                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    650271000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    650271000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    650271000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    650271000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020516                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020516                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020516                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020516                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61707.249953                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61707.249953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61707.249953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61707.249953                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9514                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       360175                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          360175                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8648                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8648                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    532787000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    532787000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       368823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       368823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023448                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023448                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61608.117484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61608.117484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8648                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8648                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    524139000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    524139000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023448                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023448                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60608.117484                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60608.117484                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       142947                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         142947                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1890                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1890                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    128022000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    128022000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       144837                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       144837                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013049                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67736.507937                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67736.507937                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1890                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1890                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    126132000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    126132000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013049                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013049                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66736.507937                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66736.507937                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3354496500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           979.939925                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              420596                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9514                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.208114                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   979.939925                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.956973                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.956973                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          952                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1037858                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1037858                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3354496500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   3354496500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3369581500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              100005195                       # Simulator instruction rate (inst/s)
host_mem_usage                                 864296                       # Number of bytes of host memory used
host_op_rate                                169439419                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.02                       # Real time elapsed on the host
host_tick_rate                              941319273                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1590073                       # Number of instructions simulated
sim_ops                                       2712159                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000015                       # Number of seconds simulated
sim_ticks                                    15085000                       # Number of ticks simulated
system.cpu.Branches                              1002                       # Number of branches fetched
system.cpu.committedInsts                        7008                       # Number of instructions committed
system.cpu.committedOps                         13016                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                        2002                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        1001                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       12011                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                            30170                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                      30170                       # Number of busy cycles
system.cpu.num_cc_register_reads                 5003                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                4006                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         1000                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   6002                       # Number of float alu accesses
system.cpu.num_fp_insts                          6002                       # number of float instructions
system.cpu.num_fp_register_reads                 7000                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                5002                       # number of times the floating registers were written
system.cpu.num_func_calls                           2                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                 10014                       # Number of integer alu accesses
system.cpu.num_int_insts                        10014                       # number of integer instructions
system.cpu.num_int_register_reads               17027                       # number of times the integer registers were read
system.cpu.num_int_register_writes               6009                       # number of times the integer registers were written
system.cpu.num_load_insts                        2002                       # Number of load instructions
system.cpu.num_mem_refs                          3003                       # number of memory refs
system.cpu.num_store_insts                       1001                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     1      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                      7011     53.86%     53.87% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     53.87% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     53.87% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1001      7.69%     61.56% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     61.56% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                1000      7.68%     69.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.25% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMult               1000      7.68%     76.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     76.93% # Class of executed instruction
system.cpu.op_class::MemRead                        1      0.01%     76.94% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      0.01%     76.94% # Class of executed instruction
system.cpu.op_class::FloatMemRead                2001     15.37%     92.32% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1000      7.68%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      13016                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             1                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            2                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                  1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                      2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                      64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 1                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       1    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   1                       # Request fanout histogram
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy               5250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     15085000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                 1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            3                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                     3                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                    128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples                1                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                nan                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      1    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                  1                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy               2000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              1500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     15085000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::total                      1                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::total                     1                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst        69500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total            69500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst        69500                       # number of overall miss cycles
system.l2.overall_miss_latency::total           69500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                    1                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                   1                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst        69500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        69500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst        69500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        69500                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 1                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                1                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst        59500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total        59500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst        59500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total        59500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst        59500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        59500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst        59500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        59500                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks            1                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                1                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            1                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst        69500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total        69500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst        69500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        69500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst        59500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total        59500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst        59500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        59500                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     15085000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8753.995194                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1209.995194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data             7544                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.036926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.230225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.267151                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8754                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2576                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6148                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.267151                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                        17                       # Number of tag accesses
system.l2.tags.data_accesses                       17                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     15085000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                 64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total            64                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   1                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           4242625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4242625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      4242625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4242625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          4242625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4242625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000018750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   6                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           1                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         1                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   18750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                         0.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                18750.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                100.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     1                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            2                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.767344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    45.254834                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-143            1     50.00%     50.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-207            1     50.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            2                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                     64                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                      64                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         4.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      4.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                         84500                       # Total gap between requests
system.mem_ctrls.avgGap                      84500.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 4242625.124295657501                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst        18750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18750.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                   100.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                 3795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy           852150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          5075040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy            7160265                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        474.661253                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     13174000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      1391000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                 3795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                7140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1229280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy           852150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          5075040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy            7167405                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        475.134571                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     13174000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      1391000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     15085000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      2106262                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2106262                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2106262                       # number of overall hits
system.cpu.icache.overall_hits::total         2106262                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1251                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1251                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1251                       # number of overall misses
system.cpu.icache.overall_misses::total          1251                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     96391500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     96391500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     96391500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     96391500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2107513                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2107513                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2107513                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2107513                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000594                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000594                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000594                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000594                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77051.558753                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77051.558753                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77051.558753                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77051.558753                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          744                       # number of writebacks
system.cpu.icache.writebacks::total               744                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1251                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1251                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1251                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1251                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     95140500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95140500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     95140500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95140500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000594                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000594                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000594                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000594                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76051.558753                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76051.558753                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76051.558753                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76051.558753                       # average overall mshr miss latency
system.cpu.icache.replacements                    744                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2106262                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2106262                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1251                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1251                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     96391500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     96391500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2107513                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2107513                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000594                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000594                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77051.558753                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77051.558753                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1251                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1251                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     95140500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95140500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000594                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000594                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76051.558753                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76051.558753                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3369581500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           433.765250                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              626058                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               744                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            841.475806                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   433.765250                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.847198                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.847198                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          422                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4216277                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4216277                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3369581500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3369581500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3369581500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3369581500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3369581500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3369581500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3369581500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       506125                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           506125                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       506125                       # number of overall hits
system.cpu.dcache.overall_hits::total          506125                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        10538                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10538                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10538                       # number of overall misses
system.cpu.dcache.overall_misses::total         10538                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    660809000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    660809000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    660809000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    660809000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       516663                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       516663                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       516663                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       516663                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020396                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020396                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020396                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020396                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62707.249953                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62707.249953                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62707.249953                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62707.249953                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2196                       # number of writebacks
system.cpu.dcache.writebacks::total              2196                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        10538                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10538                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10538                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10538                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    650271000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    650271000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    650271000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    650271000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020396                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020396                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020396                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020396                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61707.249953                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61707.249953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61707.249953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61707.249953                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9514                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       362177                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          362177                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8648                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8648                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    532787000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    532787000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       370825                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       370825                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023321                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61608.117484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61608.117484                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8648                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8648                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    524139000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    524139000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023321                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023321                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60608.117484                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60608.117484                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       143948                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         143948                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1890                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1890                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    128022000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    128022000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       145838                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       145838                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012960                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012960                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67736.507937                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67736.507937                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1890                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1890                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    126132000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    126132000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012960                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012960                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66736.507937                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66736.507937                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3369581500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           980.137173                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              420596                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9514                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.208114                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   980.137173                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.957165                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.957165                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          958                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1043864                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1043864                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3369581500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   3369581500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3453985500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               24659460                       # Simulator instruction rate (inst/s)
host_mem_usage                                 874468                       # Number of bytes of host memory used
host_op_rate                                 42068757                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.07                       # Real time elapsed on the host
host_tick_rate                             1284624742                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1616716                       # Number of instructions simulated
sim_ops                                       2763219                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000084                       # Number of seconds simulated
sim_ticks                                    84404000                       # Number of ticks simulated
system.cpu.Branches                              5636                       # Number of branches fetched
system.cpu.committedInsts                       26643                       # Number of instructions committed
system.cpu.committedOps                         51060                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                        7916                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           111                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        3794                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             5                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       33452                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           101                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                           168808                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               168807.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads                29863                       # number of times the CC registers were read
system.cpu.num_cc_register_writes               20326                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts         4782                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   3575                       # Number of float alu accesses
system.cpu.num_fp_insts                          3575                       # number of float instructions
system.cpu.num_fp_register_reads                 4024                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                2785                       # number of times the floating registers were written
system.cpu.num_func_calls                         621                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                 49694                       # Number of integer alu accesses
system.cpu.num_int_insts                        49694                       # number of integer instructions
system.cpu.num_int_register_reads               98969                       # number of times the integer registers were read
system.cpu.num_int_register_writes              39311                       # number of times the integer registers were written
system.cpu.num_load_insts                        7912                       # Number of load instructions
system.cpu.num_mem_refs                         11702                       # number of memory refs
system.cpu.num_store_insts                       3790                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                   242      0.47%      0.47% # Class of executed instruction
system.cpu.op_class::IntAlu                     37309     73.06%     73.54% # Class of executed instruction
system.cpu.op_class::IntMult                       11      0.02%     73.56% # Class of executed instruction
system.cpu.op_class::IntDiv                       299      0.59%     74.14% # Class of executed instruction
system.cpu.op_class::FloatAdd                     129      0.25%     74.40% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     74.40% # Class of executed instruction
system.cpu.op_class::FloatCvt                     240      0.47%     74.87% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     74.87% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     74.87% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     74.87% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     74.87% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     74.87% # Class of executed instruction
system.cpu.op_class::SimdAdd                        2      0.00%     74.87% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     74.87% # Class of executed instruction
system.cpu.op_class::SimdAlu                       11      0.02%     74.89% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     74.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                       48      0.09%     74.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                      69      0.14%     75.12% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.12% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.12% # Class of executed instruction
system.cpu.op_class::SimdShift                      3      0.01%     75.13% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.13% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.13% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.13% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                1000      1.96%     77.08% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.08% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.08% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     77.08% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     77.08% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     77.08% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     77.08% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.08% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     77.08% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.08% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.08% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.08% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.08% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.08% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.08% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.08% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.08% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.08% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.08% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.08% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.08% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.08% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.08% # Class of executed instruction
system.cpu.op_class::MemRead                     6349     12.43%     89.52% # Class of executed instruction
system.cpu.op_class::MemWrite                    3289      6.44%     95.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead                1563      3.06%     99.02% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                501      0.98%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      51065                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           442                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          790                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1585                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                416                       # Transaction distribution
system.membus.trans_dist::ReadExReq                26                       # Transaction distribution
system.membus.trans_dist::ReadExResp               26                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           416                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        28288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        28288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   28288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               442                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     442    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 442                       # Request fanout histogram
system.membus.reqLayer2.occupancy              460000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2357500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     84404000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               753                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          146                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          420                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             224                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               42                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              42                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           425                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          328                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        54080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        33024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  87104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              795                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    795    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                795                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1358500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            555000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            637500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     84404000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   52                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  301                       # number of demand (read+write) hits
system.l2.demand_hits::total                      353                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  52                       # number of overall hits
system.l2.overall_hits::.cpu.data                 301                       # number of overall hits
system.l2.overall_hits::total                     353                       # number of overall hits
system.l2.demand_misses::.cpu.inst                373                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                 69                       # number of demand (read+write) misses
system.l2.demand_misses::total                    442                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               373                       # number of overall misses
system.l2.overall_misses::.cpu.data                69                       # number of overall misses
system.l2.overall_misses::total                   442                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     28763000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data      5601000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         34364000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     28763000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data      5601000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        34364000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              425                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              370                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  795                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             425                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             370                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 795                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.877647                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.186486                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.555975                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.877647                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.186486                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.555975                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77112.600536                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81173.913043                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77746.606335                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77112.600536                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81173.913043                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77746.606335                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data            69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               442                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              442                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25033000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      4911000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     29944000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25033000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      4911000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     29944000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.877647                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.186486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.555975                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.877647                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.186486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.555975                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67112.600536                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71173.913043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67746.606335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67112.600536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71173.913043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67746.606335                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          146                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              146                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          146                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          146                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          420                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              420                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          420                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          420                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    16                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              26                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  26                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      1877500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1877500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            42                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                42                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.619048                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.619048                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72211.538462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72211.538462                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           26                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             26                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      1617500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1617500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.619048                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.619048                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62211.538462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62211.538462                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 52                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     28763000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28763000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          425                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            425                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.877647                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.877647                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77112.600536                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77112.600536                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          373                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          373                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25033000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25033000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.877647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.877647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67112.600536                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67112.600536                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      3723500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      3723500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           328                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.131098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.131098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86593.023256                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86593.023256                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      3293500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      3293500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.131098                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.131098                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76593.023256                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76593.023256                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     84404000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8958.934425                       # Cycle average of tags in use
system.l2.tags.total_refs                       23631                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9196                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.569704                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1375.212664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7583.721761                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.041968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.231437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.273405                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          9196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          383                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2320                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6431                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.280640                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     13122                       # Number of tag accesses
system.l2.tags.data_accesses                    13122                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     84404000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          23872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              28288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        23872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23872                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 442                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         282830198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          52319795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             335149993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    282830198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        282830198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        282830198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         52319795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            335149993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       373.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        69.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 906                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         442                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       442                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      3590000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    2210000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                11877500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8122.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26872.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      321                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.62                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   442                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    241.142857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.696684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.249160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           43     38.39%     38.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           29     25.89%     64.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           14     12.50%     76.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      8.93%     85.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      6.25%     91.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      1.79%     93.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      1.79%     95.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            5      4.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          112                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  28288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   28288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       335.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    335.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      99402000                       # Total gap between requests
system.mem_ctrls.avgGap                     224891.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        23872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         4416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 282830197.620965838432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 52319795.270366333425                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          373                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           69                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      9793000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      2084500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26254.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30210.14                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    72.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               471240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               220110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1349460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         28778730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy          8176320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           45756900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.117672                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     20988750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     60555250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               392700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               204930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             1806420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6761040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         33861990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          3895680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           46922760                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.930525                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      9811250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     71732750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     84404000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      2139258                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2139258                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2139258                       # number of overall hits
system.cpu.icache.overall_hits::total         2139258                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1676                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1676                       # number of overall misses
system.cpu.icache.overall_misses::total          1676                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    126769000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    126769000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    126769000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    126769000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2140934                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2140934                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2140934                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2140934                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000783                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000783                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000783                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000783                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75637.828162                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75637.828162                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75637.828162                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75637.828162                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1164                       # number of writebacks
system.cpu.icache.writebacks::total              1164                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1676                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1676                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1676                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1676                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    125093000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    125093000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    125093000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    125093000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000783                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000783                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000783                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000783                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 74637.828162                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74637.828162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 74637.828162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74637.828162                       # average overall mshr miss latency
system.cpu.icache.replacements                   1164                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2139258                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2139258                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1676                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    126769000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    126769000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2140934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2140934                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000783                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000783                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75637.828162                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75637.828162                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    125093000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    125093000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000783                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000783                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 74637.828162                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74637.828162                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3453985500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           435.602849                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2140934                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1676                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1277.406921                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   435.602849                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.850787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.850787                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          159                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4283544                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4283544                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3453985500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3453985500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3453985500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3453985500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3453985500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3453985500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3453985500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       517460                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           517460                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       517460                       # number of overall hits
system.cpu.dcache.overall_hits::total          517460                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        10908                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          10908                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        10908                       # number of overall misses
system.cpu.dcache.overall_misses::total         10908                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    670509500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    670509500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    670509500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    670509500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       528368                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       528368                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       528368                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       528368                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020645                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020645                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020645                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020645                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61469.517785                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61469.517785                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61469.517785                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61469.517785                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2342                       # number of writebacks
system.cpu.dcache.writebacks::total              2342                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        10908                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        10908                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        10908                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        10908                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    659601500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    659601500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    659601500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    659601500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020645                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020645                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020645                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020645                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60469.517785                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60469.517785                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60469.517785                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60469.517785                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9884                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       369762                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          369762                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8976                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8976                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    540337000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    540337000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       378738                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       378738                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023700                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023700                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60197.972371                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60197.972371                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8976                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8976                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    531361000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    531361000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023700                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023700                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59197.972371                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59197.972371                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147698                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147698                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1932                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1932                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    130172500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    130172500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       149630                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       149630                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012912                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012912                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67377.070393                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67377.070393                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1932                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1932                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    128240500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    128240500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012912                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012912                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66377.070393                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66377.070393                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3453985500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           981.209036                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              528368                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             10908                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.438577                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   981.209036                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.958212                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.958212                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          699                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1067644                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1067644                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3453985500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   3453985500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
