#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x563b8c398470 .scope module, "DivisionTestbench" "DivisionTestbench" 2 1;
 .timescale 0 0;
v0x563b8c3b9080_0 .var "clk", 0 0;
v0x563b8c3b9140_0 .net "qres", 31 0, L_0x563b8c383d40;  1 drivers
v0x563b8c3b9210_0 .net "rres", 31 0, L_0x563b8c383c60;  1 drivers
v0x563b8c3b9310_0 .var "s", 0 0;
S_0x563b8c3985f0 .scope module, "divider" "Division" 2 19, 3 1 0, S_0x563b8c398470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "start"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "b"
    .port_info 4 /OUTPUT 32 "q"
    .port_info 5 /OUTPUT 32 "r"
P_0x563b8c395de0 .param/l "temp" 0 3 14, +C4<00000000000000000000000000011111>;
P_0x563b8c395e20 .param/l "width" 0 3 14, +C4<00000000000000000000000000100000>;
L_0x563b8c383c60 .functor BUFZ 32, v0x563b8c3b89c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563b8c383d40 .functor BUFZ 32, v0x563b8c3b8800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f645cd88018 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x563b8c3988f0_0 .net "a", 31 0, L_0x7f645cd88018;  1 drivers
L_0x7f645cd88060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x563b8c3b82b0_0 .net "b", 31 0, L_0x7f645cd88060;  1 drivers
v0x563b8c3b8390_0 .net "clock", 0 0, v0x563b8c3b9080_0;  1 drivers
v0x563b8c3b8430_0 .var/i "count", 31 0;
v0x563b8c3b8510_0 .var/i "i", 31 0;
v0x563b8c3b8640_0 .net "q", 31 0, L_0x563b8c383d40;  alias, 1 drivers
v0x563b8c3b8720_0 .var "qq", 31 0;
v0x563b8c3b8800_0 .var "quot", 31 0;
v0x563b8c3b88e0_0 .net "r", 31 0, L_0x563b8c383c60;  alias, 1 drivers
v0x563b8c3b89c0_0 .var "rest", 31 0;
v0x563b8c3b8aa0_0 .var "rr", 31 0;
v0x563b8c3b8b80_0 .var/i "rt", 31 0;
v0x563b8c3b8c60_0 .net "start", 0 0, v0x563b8c3b9310_0;  1 drivers
v0x563b8c3b8d20_0 .var "tempa", 31 0;
v0x563b8c3b8e00_0 .var "tempb", 31 0;
v0x563b8c3b8ee0_0 .var/i "tempstart", 31 0;
E_0x563b8c384150 .event posedge, v0x563b8c3b8390_0;
E_0x563b8c3842a0 .event edge, v0x563b8c3b8c60_0;
    .scope S_0x563b8c3985f0;
T_0 ;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x563b8c3b8510_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x563b8c3985f0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563b8c3b8430_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0x563b8c3985f0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563b8c3b8ee0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x563b8c3985f0;
T_3 ;
    %wait E_0x563b8c3842a0;
    %load/vec4 v0x563b8c3b8390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x563b8c3b8ee0_0, 0, 32;
    %load/vec4 v0x563b8c3988f0_0;
    %store/vec4 v0x563b8c3b8d20_0, 0, 32;
    %load/vec4 v0x563b8c3b82b0_0;
    %store/vec4 v0x563b8c3b8e00_0, 0, 32;
    %load/vec4 v0x563b8c3988f0_0;
    %store/vec4 v0x563b8c3b8800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563b8c3b89c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563b8c3b8aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563b8c3b8b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563b8c3b8720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563b8c3b8430_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x563b8c3b8ee0_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x563b8c3985f0;
T_4 ;
    %wait E_0x563b8c384150;
    %load/vec4 v0x563b8c3b8ee0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x563b8c3b8c60_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x563b8c3b8510_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %pushi/vec4 31, 0, 32;
    %load/vec4 v0x563b8c3b8430_0;
    %cmp/s;
    %flag_get/vec4 5;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_4.2, 9;
    %load/vec4 v0x563b8c3b89c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x563b8c3b8aa0_0, 0, 32;
    %load/vec4 v0x563b8c3b8aa0_0;
    %load/vec4 v0x563b8c3b8d20_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %add;
    %store/vec4 v0x563b8c3b8b80_0, 0, 32;
    %load/vec4 v0x563b8c3b8d20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x563b8c3b8d20_0, 0, 32;
    %load/vec4 v0x563b8c3b8b80_0;
    %load/vec4 v0x563b8c3b8e00_0;
    %cmp/u;
    %jmp/0xz  T_4.4, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563b8c3b8720_0, 0, 32;
    %load/vec4 v0x563b8c3b8b80_0;
    %store/vec4 v0x563b8c3b89c0_0, 0, 32;
    %load/vec4 v0x563b8c3b8800_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x563b8c3b8800_0, 0, 32;
    %load/vec4 v0x563b8c3b8720_0;
    %pad/u 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563b8c3b8800_0, 4, 1;
    %load/vec4 v0x563b8c3b8430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563b8c3b8430_0, 0, 32;
    %load/vec4 v0x563b8c3b8510_0;
    %subi 1, 0, 32;
    %store/vec4 v0x563b8c3b8510_0, 0, 32;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x563b8c3b8720_0, 0, 32;
    %load/vec4 v0x563b8c3b8b80_0;
    %load/vec4 v0x563b8c3b8e00_0;
    %sub;
    %store/vec4 v0x563b8c3b89c0_0, 0, 32;
    %load/vec4 v0x563b8c3b8800_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x563b8c3b8800_0, 0, 32;
    %load/vec4 v0x563b8c3b8720_0;
    %pad/u 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563b8c3b8800_0, 4, 1;
    %load/vec4 v0x563b8c3b8430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563b8c3b8430_0, 0, 32;
    %load/vec4 v0x563b8c3b8510_0;
    %subi 1, 0, 32;
    %store/vec4 v0x563b8c3b8510_0, 0, 32;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563b8c3b8ee0_0, 0, 32;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563b8c3b8ee0_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x563b8c398470;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563b8c3b9310_0, 0;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563b8c3b9310_0, 0;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563b8c3b9310_0, 0;
    %delay 160, 0;
    %vpi_call 2 10 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x563b8c398470;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563b8c3b9080_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563b8c3b9080_0, 0;
    %delay 2, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_0x563b8c398470;
T_7 ;
    %vpi_call 2 32 "$dumpfile", "divsim.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars" {0 0 0};
    %delay 133, 0;
    %load/vec4 v0x563b8c3b9140_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x563b8c3b9210_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call 2 36 "$display", "Simulation succeeded" {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call 2 38 "$display", "Simulation failed" {0 0 0};
T_7.1 ;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "DivisionTestbench.v";
    "DivisionsSchaltwerk.v";
