// Seed: 2288467594
module module_0 (
    output id_0,
    input logic id_1,
    output wor id_2,
    input logic id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input id_7,
    input logic id_8,
    input logic id_9
);
  logic id_10 = 1;
  logic id_11;
  logic id_12;
  type_23(
      id_10 != id_0, 1, 1'h0
  );
  assign id_2[1] = 1;
  assign id_0 = id_6;
  type_24(
      id_11, 1, 1
  );
  logic id_13;
  always @(*) id_12 = id_5;
  logic id_14;
endmodule
