Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Nov 25 20:42:08 2021
| Host         : hp6g4-mlab-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  7           
TIMING-20  Warning           Non-clocked latch            296         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (458)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (352)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (39)

1. checking no_clock (458)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/comblock_0/U0/comblock_i/regs_out_reg[4][0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/comblock_0/U0/comblock_i/regs_out_reg[7][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/a_in_1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/a_in_1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/a_in_1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/a_in_1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/a_in_1_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/ack_in_1_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/done_s_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/flag_s_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/logic/valid_aux_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_1/nexts_out_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_2/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_3/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_4/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_5/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_6/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_7/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_8/logic/valid_aux_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/FSM_onehot_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/acks_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/done_aux_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/top_nqueens_0/U0/fsm_9/logic/valid_aux_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (352)
--------------------------------------------------
 There are 352 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (39)
-----------------------------
 There are 39 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.835        0.000                      0                 2121        0.101        0.000                      0                 2121        4.020        0.000                       0                  1079  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.835        0.000                      0                 2121        0.101        0.000                      0                 2121        4.020        0.000                       0                  1079  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.055ns  (logic 2.568ns (36.402%)  route 4.487ns (63.598%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.700     2.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.917     4.389    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y102        LUT3 (Prop_lut3_I1_O)        0.301     4.690 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.739     5.429    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.553 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.362     6.915    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y101        LUT3 (Prop_lut3_I2_O)        0.150     7.065 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.791     7.856    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y101        LUT4 (Prop_lut4_I3_O)        0.328     8.184 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.184    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.734 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.068 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.678     9.746    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X31Y103        LUT3 (Prop_lut3_I0_O)        0.303    10.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000    10.049    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X31Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.699    12.878    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X31Y103        FDRE (Setup_fdre_C_D)        0.031    12.884    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -10.049    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.905ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.029ns  (logic 2.578ns (36.679%)  route 4.451ns (63.321%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.700     2.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.917     4.389    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y102        LUT3 (Prop_lut3_I1_O)        0.301     4.690 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.739     5.429    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.553 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.362     6.915    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y101        LUT3 (Prop_lut3_I2_O)        0.150     7.065 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.791     7.856    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y101        LUT4 (Prop_lut4_I3_O)        0.328     8.184 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.184    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.734 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.047 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.642     9.689    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X31Y103        LUT3 (Prop_lut3_I0_O)        0.334    10.023 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000    10.023    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X31Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.699    12.878    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X31Y103        FDRE (Setup_fdre_C_D)        0.075    12.928    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                  2.905    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.946ns  (logic 2.498ns (35.966%)  route 4.448ns (64.034%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.700     2.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.917     4.389    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y102        LUT3 (Prop_lut3_I1_O)        0.301     4.690 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.739     5.429    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.553 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.362     6.915    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y101        LUT3 (Prop_lut3_I2_O)        0.150     7.065 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.791     7.856    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y101        LUT4 (Prop_lut4_I3_O)        0.328     8.184 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.184    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.734 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.973 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.639     9.612    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X31Y103        LUT3 (Prop_lut3_I0_O)        0.328     9.940 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.940    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X31Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.699    12.878    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X31Y103        FDRE (Setup_fdre_C_D)        0.075    12.928    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 2.132ns (31.370%)  route 4.664ns (68.630%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.700     2.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.917     4.389    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y102        LUT3 (Prop_lut3_I1_O)        0.301     4.690 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.739     5.429    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.553 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.362     6.915    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y101        LUT3 (Prop_lut3_I2_O)        0.150     7.065 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.787     7.852    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y101        LUT4 (Prop_lut4_I3_O)        0.328     8.180 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.180    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.604 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.859     9.463    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.327     9.790 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     9.790    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.700    12.879    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y100        FDRE (Setup_fdre_C_D)        0.118    12.972    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.972    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 2.452ns (36.785%)  route 4.214ns (63.215%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.700     2.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.917     4.389    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y102        LUT3 (Prop_lut3_I1_O)        0.301     4.690 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.739     5.429    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.553 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.362     6.915    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y101        LUT3 (Prop_lut3_I2_O)        0.150     7.065 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.791     7.856    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y101        LUT4 (Prop_lut4_I3_O)        0.328     8.184 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.184    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.734 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.734    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.956 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.405     9.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X31Y103        LUT3 (Prop_lut3_I0_O)        0.299     9.660 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.660    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X31Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.699    12.878    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y103        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X31Y103        FDRE (Setup_fdre_C_D)        0.029    12.882    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.756ns  (logic 2.353ns (34.831%)  route 4.403ns (65.169%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.700     2.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.917     4.389    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y102        LUT3 (Prop_lut3_I1_O)        0.301     4.690 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.739     5.429    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.553 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.362     6.915    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y101        LUT3 (Prop_lut3_I2_O)        0.150     7.065 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.791     7.856    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y101        LUT4 (Prop_lut4_I3_O)        0.328     8.184 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.184    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.824 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.594     9.418    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.332     9.750 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.750    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.700    12.879    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y100        FDRE (Setup_fdre_C_D)        0.118    12.972    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.972    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.503ns  (logic 2.263ns (34.802%)  route 4.240ns (65.198%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.700     2.994    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.478     3.472 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=10, routed)          0.917     4.389    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X36Y102        LUT3 (Prop_lut3_I1_O)        0.301     4.690 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.739     5.429    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124     5.553 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.362     6.915    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X36Y101        LUT3 (Prop_lut3_I2_O)        0.150     7.065 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=19, routed)          0.791     7.856    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y101        LUT4 (Prop_lut4_I3_O)        0.328     8.184 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.184    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y101        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.764 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.431     9.195    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.302     9.497 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.497    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.700    12.879    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y100        FDRE (Setup_fdre_C_D)        0.081    12.935    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.935    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_7/dut/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 1.602ns (26.346%)  route 4.479ns (73.654%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.633     2.927    design_1_i/top_nqueens_0/U0/fsm_7/dut/clk
    SLICE_X42Y73         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/dut/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.518     3.445 r  design_1_i/top_nqueens_0/U0/fsm_7/dut/count_reg_reg[0]/Q
                         net (fo=51, routed)          1.296     4.741    design_1_i/top_nqueens_0/U0/fsm_6/logic/Q[0]
    SLICE_X42Y78         LUT6 (Prop_lut6_I3_O)        0.124     4.865 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_46__1/O
                         net (fo=1, routed)           0.662     5.527    design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_46__1_n_0
    SLICE_X42Y77         LUT5 (Prop_lut5_I4_O)        0.148     5.675 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_25__1/O
                         net (fo=1, routed)           0.469     6.144    design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_25__1_n_0
    SLICE_X42Y77         LUT4 (Prop_lut4_I3_O)        0.328     6.472 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_11__1/O
                         net (fo=1, routed)           1.032     7.504    design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[0]_3
    SLICE_X39Y75         LUT5 (Prop_lut5_I4_O)        0.152     7.656 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_4__1/O
                         net (fo=1, routed)           0.521     8.177    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_4__1_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I3_O)        0.332     8.509 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_1__2/O
                         net (fo=5, routed)           0.499     9.008    design_1_i/top_nqueens_0/U0/fsm_7/logic/count
    SLICE_X38Y73         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.464    12.643    design_1_i/top_nqueens_0/U0/fsm_7/logic/clk
    SLICE_X38Y73         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[0]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X38Y73         FDCE (Setup_fdce_C_CE)      -0.169    12.549    design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_7/dut/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 1.602ns (26.346%)  route 4.479ns (73.654%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.633     2.927    design_1_i/top_nqueens_0/U0/fsm_7/dut/clk
    SLICE_X42Y73         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/dut/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.518     3.445 r  design_1_i/top_nqueens_0/U0/fsm_7/dut/count_reg_reg[0]/Q
                         net (fo=51, routed)          1.296     4.741    design_1_i/top_nqueens_0/U0/fsm_6/logic/Q[0]
    SLICE_X42Y78         LUT6 (Prop_lut6_I3_O)        0.124     4.865 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_46__1/O
                         net (fo=1, routed)           0.662     5.527    design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_46__1_n_0
    SLICE_X42Y77         LUT5 (Prop_lut5_I4_O)        0.148     5.675 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_25__1/O
                         net (fo=1, routed)           0.469     6.144    design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_25__1_n_0
    SLICE_X42Y77         LUT4 (Prop_lut4_I3_O)        0.328     6.472 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_11__1/O
                         net (fo=1, routed)           1.032     7.504    design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[0]_3
    SLICE_X39Y75         LUT5 (Prop_lut5_I4_O)        0.152     7.656 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_4__1/O
                         net (fo=1, routed)           0.521     8.177    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_4__1_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I3_O)        0.332     8.509 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_1__2/O
                         net (fo=5, routed)           0.499     9.008    design_1_i/top_nqueens_0/U0/fsm_7/logic/count
    SLICE_X38Y73         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.464    12.643    design_1_i/top_nqueens_0/U0/fsm_7/logic/clk
    SLICE_X38Y73         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[1]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X38Y73         FDCE (Setup_fdce_C_CE)      -0.169    12.549    design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 design_1_i/top_nqueens_0/U0/fsm_7/dut/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 1.602ns (26.346%)  route 4.479ns (73.654%))
  Logic Levels:           5  (LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 12.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.927ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.633     2.927    design_1_i/top_nqueens_0/U0/fsm_7/dut/clk
    SLICE_X42Y73         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/dut/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.518     3.445 r  design_1_i/top_nqueens_0/U0/fsm_7/dut/count_reg_reg[0]/Q
                         net (fo=51, routed)          1.296     4.741    design_1_i/top_nqueens_0/U0/fsm_6/logic/Q[0]
    SLICE_X42Y78         LUT6 (Prop_lut6_I3_O)        0.124     4.865 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_46__1/O
                         net (fo=1, routed)           0.662     5.527    design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_46__1_n_0
    SLICE_X42Y77         LUT5 (Prop_lut5_I4_O)        0.148     5.675 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_25__1/O
                         net (fo=1, routed)           0.469     6.144    design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_25__1_n_0
    SLICE_X42Y77         LUT4 (Prop_lut4_I3_O)        0.328     6.472 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_11__1/O
                         net (fo=1, routed)           1.032     7.504    design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[0]_3
    SLICE_X39Y75         LUT5 (Prop_lut5_I4_O)        0.152     7.656 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_4__1/O
                         net (fo=1, routed)           0.521     8.177    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_4__1_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I3_O)        0.332     8.509 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_1__2/O
                         net (fo=5, routed)           0.499     9.008    design_1_i/top_nqueens_0/U0/fsm_7/logic/count
    SLICE_X38Y73         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.464    12.643    design_1_i/top_nqueens_0/U0/fsm_7/logic/clk
    SLICE_X38Y73         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[2]/C
                         clock pessimism              0.229    12.872    
                         clock uncertainty           -0.154    12.718    
    SLICE_X38Y73         FDCE (Setup_fdce_C_CE)      -0.169    12.549    design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.549    
                         arrival time                          -9.008    
  -------------------------------------------------------------------
                         slack                                  3.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.327%)  route 0.177ns (55.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.556     0.892    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X39Y93         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.177     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X27Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[34]/Q
                         net (fo=1, routed)           0.054     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[34]
    SLICE_X26Y93         LUT3 (Prop_lut3_I2_O)        0.045     1.149 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[34]_i_1__1/O
                         net (fo=1, routed)           0.000     1.149    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[34]_i_1__1_n_0
    SLICE_X26Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X26Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]/C
                         clock pessimism             -0.287     0.922    
    SLICE_X26Y93         FDRE (Hold_fdre_C_D)         0.121     1.043    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.115     1.169    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.055    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.644%)  route 0.117ns (45.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.117     1.171    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.054    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.640     0.976    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y105        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.173    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X35Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.911     1.277    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y105        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.301     0.976    
    SLICE_X35Y105        FDRE (Hold_fdre_C_D)         0.075     1.051    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.640     0.976    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y106        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.141     1.117 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.173    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X33Y106        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.911     1.277    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y106        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.301     0.976    
    SLICE_X33Y106        FDRE (Hold_fdre_C_D)         0.075     1.051    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.185ns (31.986%)  route 0.393ns (68.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[6]/Q
                         net (fo=1, routed)           0.393     1.447    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[6]
    SLICE_X29Y100        LUT3 (Prop_lut3_I2_O)        0.044     1.491 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[6]_i_1/O
                         net (fo=1, routed)           0.000     1.491    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[6]
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X29Y100        FDRE (Hold_fdre_C_D)         0.107     1.369    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.228%)  route 0.176ns (51.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.559     0.895    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X32Y97         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.176     1.235    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.924%)  route 0.201ns (55.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.558     0.894    design_1_i/comblock_0/U0/AXIL_inst/axil_aclk
    SLICE_X32Y94         FDRE                                         r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_1_i/comblock_0/U0/AXIL_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.201     1.259    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X30Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.129    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.112     1.245    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.114    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y100   design_1_i/comblock_0/U0/AXIL_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y90    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y90    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[2]_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y90    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y90    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[3]_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y90    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y89    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y89    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[6]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y89    design_1_i/comblock_0/U0/AXIL_inst/axi_araddr_reg[7]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.964ns  (logic 0.124ns (6.314%)  route 1.840ns (93.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.840     1.840    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X33Y106        LUT1 (Prop_lut1_I0_O)        0.124     1.964 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.964    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X33Y106        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.653     2.832    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y106        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.778ns  (logic 0.045ns (5.786%)  route 0.733ns (94.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.733     0.733    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X33Y106        LUT1 (Prop_lut1_I0_O)        0.045     0.778 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.778    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X33Y106        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.911     1.277    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X33Y106        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           226 Endpoints
Min Delay           226 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/counter_s_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/counter_s_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.105ns  (logic 2.321ns (45.463%)  route 2.784ns (54.537%))
  Logic Levels:           9  (CARRY4=7 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/G
    SLICE_X44Y91         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/Q
                         net (fo=3, routed)           0.977     1.536    design_1_i/top_nqueens_0/U0/counter[0]
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.173 r  design_1_i/top_nqueens_0/U0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.173    design_1_i/top_nqueens_0/U0/plusOp_carry_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.290 r  design_1_i/top_nqueens_0/U0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.290    design_1_i/top_nqueens_0/U0/plusOp_carry__0_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.407 r  design_1_i/top_nqueens_0/U0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.407    design_1_i/top_nqueens_0/U0/plusOp_carry__1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.524 r  design_1_i/top_nqueens_0/U0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.524    design_1_i/top_nqueens_0/U0/plusOp_carry__2_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.641 r  design_1_i/top_nqueens_0/U0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.641    design_1_i/top_nqueens_0/U0/plusOp_carry__3_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.758 r  design_1_i/top_nqueens_0/U0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.758    design_1_i/top_nqueens_0/U0/plusOp_carry__4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.997 r  design_1_i/top_nqueens_0/U0/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.962     3.959    design_1_i/top_nqueens_0/U0/fsm_9/plusOp_9[26]
    SLICE_X41Y98         LUT2 (Prop_lut2_I0_O)        0.301     4.260 r  design_1_i/top_nqueens_0/U0/fsm_9/counter_s_reg[26]_i_1/O
                         net (fo=1, routed)           0.846     5.105    design_1_i/top_nqueens_0/U0/fsm_9_n_21
    SLICE_X41Y98         LDCE                                         r  design_1_i/top_nqueens_0/U0/counter_s_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/counter_s_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/counter_s_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.926ns  (logic 2.433ns (49.391%)  route 2.493ns (50.609%))
  Logic Levels:           9  (CARRY4=7 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/G
    SLICE_X44Y91         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/Q
                         net (fo=3, routed)           0.977     1.536    design_1_i/top_nqueens_0/U0/counter[0]
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.173 r  design_1_i/top_nqueens_0/U0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.173    design_1_i/top_nqueens_0/U0/plusOp_carry_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.290 r  design_1_i/top_nqueens_0/U0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.290    design_1_i/top_nqueens_0/U0/plusOp_carry__0_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.407 r  design_1_i/top_nqueens_0/U0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.407    design_1_i/top_nqueens_0/U0/plusOp_carry__1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.524 r  design_1_i/top_nqueens_0/U0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.524    design_1_i/top_nqueens_0/U0/plusOp_carry__2_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.641 r  design_1_i/top_nqueens_0/U0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.641    design_1_i/top_nqueens_0/U0/plusOp_carry__3_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.758 r  design_1_i/top_nqueens_0/U0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.758    design_1_i/top_nqueens_0/U0/plusOp_carry__4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.073 r  design_1_i/top_nqueens_0/U0/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.803     3.876    design_1_i/top_nqueens_0/U0/fsm_9/plusOp_9[27]
    SLICE_X41Y98         LUT2 (Prop_lut2_I0_O)        0.337     4.213 r  design_1_i/top_nqueens_0/U0/fsm_9/counter_s_reg[27]_i_1/O
                         net (fo=1, routed)           0.713     4.926    design_1_i/top_nqueens_0/U0/fsm_9_n_20
    SLICE_X41Y98         LDCE                                         r  design_1_i/top_nqueens_0/U0/counter_s_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/counter_s_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/counter_s_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.843ns  (logic 2.412ns (49.808%)  route 2.431ns (50.192%))
  Logic Levels:           10  (CARRY4=8 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/G
    SLICE_X44Y91         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/Q
                         net (fo=3, routed)           0.977     1.536    design_1_i/top_nqueens_0/U0/counter[0]
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.173 r  design_1_i/top_nqueens_0/U0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.173    design_1_i/top_nqueens_0/U0/plusOp_carry_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.290 r  design_1_i/top_nqueens_0/U0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.290    design_1_i/top_nqueens_0/U0/plusOp_carry__0_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.407 r  design_1_i/top_nqueens_0/U0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.407    design_1_i/top_nqueens_0/U0/plusOp_carry__1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.524 r  design_1_i/top_nqueens_0/U0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.524    design_1_i/top_nqueens_0/U0/plusOp_carry__2_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.641 r  design_1_i/top_nqueens_0/U0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.641    design_1_i/top_nqueens_0/U0/plusOp_carry__3_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.758 r  design_1_i/top_nqueens_0/U0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.758    design_1_i/top_nqueens_0/U0/plusOp_carry__4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.875 r  design_1_i/top_nqueens_0/U0/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.875    design_1_i/top_nqueens_0/U0/plusOp_carry__5_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.094 r  design_1_i/top_nqueens_0/U0/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.745     3.839    design_1_i/top_nqueens_0/U0/fsm_9/plusOp_9[28]
    SLICE_X43Y98         LUT2 (Prop_lut2_I0_O)        0.295     4.134 r  design_1_i/top_nqueens_0/U0/fsm_9/counter_s_reg[28]_i_1/O
                         net (fo=1, routed)           0.708     4.843    design_1_i/top_nqueens_0/U0/fsm_9_n_19
    SLICE_X43Y98         LDCE                                         r  design_1_i/top_nqueens_0/U0/counter_s_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/counter_s_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/counter_s_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.832ns  (logic 2.548ns (52.729%)  route 2.284ns (47.271%))
  Logic Levels:           10  (CARRY4=8 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/G
    SLICE_X44Y91         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/Q
                         net (fo=3, routed)           0.977     1.536    design_1_i/top_nqueens_0/U0/counter[0]
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.173 r  design_1_i/top_nqueens_0/U0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.173    design_1_i/top_nqueens_0/U0/plusOp_carry_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.290 r  design_1_i/top_nqueens_0/U0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.290    design_1_i/top_nqueens_0/U0/plusOp_carry__0_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.407 r  design_1_i/top_nqueens_0/U0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.407    design_1_i/top_nqueens_0/U0/plusOp_carry__1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.524 r  design_1_i/top_nqueens_0/U0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.524    design_1_i/top_nqueens_0/U0/plusOp_carry__2_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.641 r  design_1_i/top_nqueens_0/U0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.641    design_1_i/top_nqueens_0/U0/plusOp_carry__3_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.758 r  design_1_i/top_nqueens_0/U0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.758    design_1_i/top_nqueens_0/U0/plusOp_carry__4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.875 r  design_1_i/top_nqueens_0/U0/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.875    design_1_i/top_nqueens_0/U0/plusOp_carry__5_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.190 r  design_1_i/top_nqueens_0/U0/plusOp_carry__6/O[3]
                         net (fo=1, routed)           0.658     3.849    design_1_i/top_nqueens_0/U0/fsm_9/plusOp_9[31]
    SLICE_X43Y99         LUT2 (Prop_lut2_I0_O)        0.335     4.184 r  design_1_i/top_nqueens_0/U0/fsm_9/counter_s_reg[31]_i_1/O
                         net (fo=1, routed)           0.649     4.832    design_1_i/top_nqueens_0/U0/fsm_9_n_16
    SLICE_X43Y99         LDCE                                         r  design_1_i/top_nqueens_0/U0/counter_s_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/counter_s_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/counter_s_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.677ns  (logic 2.082ns (44.518%)  route 2.595ns (55.482%))
  Logic Levels:           6  (CARRY4=4 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/G
    SLICE_X44Y91         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/Q
                         net (fo=3, routed)           0.977     1.536    design_1_i/top_nqueens_0/U0/counter[0]
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.173 r  design_1_i/top_nqueens_0/U0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.173    design_1_i/top_nqueens_0/U0/plusOp_carry_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.290 r  design_1_i/top_nqueens_0/U0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.290    design_1_i/top_nqueens_0/U0/plusOp_carry__0_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.407 r  design_1_i/top_nqueens_0/U0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.407    design_1_i/top_nqueens_0/U0/plusOp_carry__1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.722 r  design_1_i/top_nqueens_0/U0/plusOp_carry__2/O[3]
                         net (fo=1, routed)           1.001     3.723    design_1_i/top_nqueens_0/U0/fsm_9/plusOp_9[15]
    SLICE_X43Y96         LUT2 (Prop_lut2_I0_O)        0.337     4.060 r  design_1_i/top_nqueens_0/U0/fsm_9/counter_s_reg[15]_i_1/O
                         net (fo=1, routed)           0.616     4.677    design_1_i/top_nqueens_0/U0/fsm_9_n_32
    SLICE_X43Y96         LDCE                                         r  design_1_i/top_nqueens_0/U0/counter_s_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/counter_s_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/counter_s_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.667ns  (logic 2.438ns (52.241%)  route 2.229ns (47.759%))
  Logic Levels:           10  (CARRY4=8 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/G
    SLICE_X44Y91         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/Q
                         net (fo=3, routed)           0.977     1.536    design_1_i/top_nqueens_0/U0/counter[0]
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.173 r  design_1_i/top_nqueens_0/U0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.173    design_1_i/top_nqueens_0/U0/plusOp_carry_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.290 r  design_1_i/top_nqueens_0/U0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.290    design_1_i/top_nqueens_0/U0/plusOp_carry__0_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.407 r  design_1_i/top_nqueens_0/U0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.407    design_1_i/top_nqueens_0/U0/plusOp_carry__1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.524 r  design_1_i/top_nqueens_0/U0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.524    design_1_i/top_nqueens_0/U0/plusOp_carry__2_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.641 r  design_1_i/top_nqueens_0/U0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.641    design_1_i/top_nqueens_0/U0/plusOp_carry__3_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.758 r  design_1_i/top_nqueens_0/U0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.758    design_1_i/top_nqueens_0/U0/plusOp_carry__4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.875 r  design_1_i/top_nqueens_0/U0/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.875    design_1_i/top_nqueens_0/U0/plusOp_carry__5_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.114 r  design_1_i/top_nqueens_0/U0/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.501     3.615    design_1_i/top_nqueens_0/U0/fsm_9/plusOp_9[30]
    SLICE_X43Y99         LUT2 (Prop_lut2_I0_O)        0.301     3.916 r  design_1_i/top_nqueens_0/U0/fsm_9/counter_s_reg[30]_i_1/O
                         net (fo=1, routed)           0.750     4.667    design_1_i/top_nqueens_0/U0/fsm_9_n_17
    SLICE_X43Y99         LDCE                                         r  design_1_i/top_nqueens_0/U0/counter_s_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/counter_s_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/counter_s_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.660ns  (logic 2.178ns (46.738%)  route 2.482ns (53.262%))
  Logic Levels:           8  (CARRY4=6 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/G
    SLICE_X44Y91         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/Q
                         net (fo=3, routed)           0.977     1.536    design_1_i/top_nqueens_0/U0/counter[0]
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.173 r  design_1_i/top_nqueens_0/U0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.173    design_1_i/top_nqueens_0/U0/plusOp_carry_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.290 r  design_1_i/top_nqueens_0/U0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.290    design_1_i/top_nqueens_0/U0/plusOp_carry__0_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.407 r  design_1_i/top_nqueens_0/U0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.407    design_1_i/top_nqueens_0/U0/plusOp_carry__1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.524 r  design_1_i/top_nqueens_0/U0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.524    design_1_i/top_nqueens_0/U0/plusOp_carry__2_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.641 r  design_1_i/top_nqueens_0/U0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.641    design_1_i/top_nqueens_0/U0/plusOp_carry__3_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.860 r  design_1_i/top_nqueens_0/U0/plusOp_carry__4/O[0]
                         net (fo=1, routed)           0.659     3.519    design_1_i/top_nqueens_0/U0/fsm_9/plusOp_9[20]
    SLICE_X43Y97         LUT2 (Prop_lut2_I0_O)        0.295     3.814 r  design_1_i/top_nqueens_0/U0/fsm_9/counter_s_reg[20]_i_1/O
                         net (fo=1, routed)           0.846     4.660    design_1_i/top_nqueens_0/U0/fsm_9_n_27
    SLICE_X43Y97         LDCE                                         r  design_1_i/top_nqueens_0/U0/counter_s_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/counter_s_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/counter_s_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.599ns  (logic 2.438ns (53.014%)  route 2.161ns (46.986%))
  Logic Levels:           9  (CARRY4=7 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/G
    SLICE_X44Y91         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/Q
                         net (fo=3, routed)           0.977     1.536    design_1_i/top_nqueens_0/U0/counter[0]
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.173 r  design_1_i/top_nqueens_0/U0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.173    design_1_i/top_nqueens_0/U0/plusOp_carry_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.290 r  design_1_i/top_nqueens_0/U0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.290    design_1_i/top_nqueens_0/U0/plusOp_carry__0_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.407 r  design_1_i/top_nqueens_0/U0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.407    design_1_i/top_nqueens_0/U0/plusOp_carry__1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.524 r  design_1_i/top_nqueens_0/U0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.524    design_1_i/top_nqueens_0/U0/plusOp_carry__2_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.641 r  design_1_i/top_nqueens_0/U0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.641    design_1_i/top_nqueens_0/U0/plusOp_carry__3_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.758 r  design_1_i/top_nqueens_0/U0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.758    design_1_i/top_nqueens_0/U0/plusOp_carry__4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.081 r  design_1_i/top_nqueens_0/U0/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.801     3.882    design_1_i/top_nqueens_0/U0/fsm_9/plusOp_9[25]
    SLICE_X43Y99         LUT2 (Prop_lut2_I0_O)        0.334     4.216 r  design_1_i/top_nqueens_0/U0/fsm_9/counter_s_reg[25]_i_1/O
                         net (fo=1, routed)           0.382     4.599    design_1_i/top_nqueens_0/U0/fsm_9_n_22
    SLICE_X43Y99         LDCE                                         r  design_1_i/top_nqueens_0/U0/counter_s_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/counter_s_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/counter_s_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.515ns  (logic 2.205ns (48.839%)  route 2.310ns (51.161%))
  Logic Levels:           7  (CARRY4=5 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/G
    SLICE_X44Y91         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/Q
                         net (fo=3, routed)           0.977     1.536    design_1_i/top_nqueens_0/U0/counter[0]
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.173 r  design_1_i/top_nqueens_0/U0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.173    design_1_i/top_nqueens_0/U0/plusOp_carry_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.290 r  design_1_i/top_nqueens_0/U0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.290    design_1_i/top_nqueens_0/U0/plusOp_carry__0_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.407 r  design_1_i/top_nqueens_0/U0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.407    design_1_i/top_nqueens_0/U0/plusOp_carry__1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.524 r  design_1_i/top_nqueens_0/U0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.524    design_1_i/top_nqueens_0/U0/plusOp_carry__2_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.847 r  design_1_i/top_nqueens_0/U0/plusOp_carry__3/O[1]
                         net (fo=1, routed)           0.809     3.656    design_1_i/top_nqueens_0/U0/fsm_9/plusOp_9[17]
    SLICE_X44Y96         LUT2 (Prop_lut2_I0_O)        0.335     3.991 r  design_1_i/top_nqueens_0/U0/fsm_9/counter_s_reg[17]_i_1/O
                         net (fo=1, routed)           0.524     4.515    design_1_i/top_nqueens_0/U0/fsm_9_n_30
    SLICE_X44Y96         LDCE                                         r  design_1_i/top_nqueens_0/U0/counter_s_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/counter_s_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/counter_s_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.442ns  (logic 1.848ns (41.602%)  route 2.594ns (58.398%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/G
    SLICE_X44Y91         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/Q
                         net (fo=3, routed)           0.977     1.536    design_1_i/top_nqueens_0/U0/counter[0]
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     2.173 r  design_1_i/top_nqueens_0/U0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.173    design_1_i/top_nqueens_0/U0/plusOp_carry_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.488 r  design_1_i/top_nqueens_0/U0/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.859     3.347    design_1_i/top_nqueens_0/U0/fsm_9/plusOp_9[7]
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.337     3.684 r  design_1_i/top_nqueens_0/U0/fsm_9/counter_s_reg[7]_i_1/O
                         net (fo=1, routed)           0.758     4.442    design_1_i/top_nqueens_0/U0/fsm_9_n_40
    SLICE_X43Y93         LDCE                                         r  design_1_i/top_nqueens_0/U0/counter_s_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[7][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[8][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.158ns (57.508%)  route 0.117ns (42.492%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[7][1]/G
    SLICE_X43Y78         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[7][1]/Q
                         net (fo=3, routed)           0.117     0.275    design_1_i/top_nqueens_0/U0/fsm_8/a_in_8[36]
    SLICE_X44Y78         LDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[8][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[0][3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.158ns (55.980%)  route 0.124ns (44.020%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[0][3]/G
    SLICE_X45Y74         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[0][3]/Q
                         net (fo=5, routed)           0.124     0.282    design_1_i/top_nqueens_0/U0/fsm_8/a_in_8[3]
    SLICE_X46Y73         LDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[1][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.158ns (54.657%)  route 0.131ns (45.343%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[1][2]/G
    SLICE_X45Y72         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[1][2]/Q
                         net (fo=7, routed)           0.131     0.289    design_1_i/top_nqueens_0/U0/fsm_8/a_in_8[7]
    SLICE_X46Y71         LDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[7][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[8][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.158ns (54.517%)  route 0.132ns (45.483%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[7][2]/G
    SLICE_X43Y78         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[7][2]/Q
                         net (fo=3, routed)           0.132     0.290    design_1_i/top_nqueens_0/U0/fsm_8/a_in_8[37]
    SLICE_X44Y78         LDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[8][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[7][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[8][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.158ns (53.626%)  route 0.137ns (46.374%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[7][0]/G
    SLICE_X43Y78         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[7][0]/Q
                         net (fo=3, routed)           0.137     0.295    design_1_i/top_nqueens_0/U0/fsm_8/a_in_8[35]
    SLICE_X44Y78         LDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[0][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.158ns (53.495%)  route 0.137ns (46.505%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[0][2]/G
    SLICE_X40Y79         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[0][2]/Q
                         net (fo=7, routed)           0.137     0.295    design_1_i/top_nqueens_0/U0/fsm_6/a_in_6[2]
    SLICE_X40Y77         LDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[0][3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.158ns (53.150%)  route 0.139ns (46.850%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[0][3]/G
    SLICE_X40Y79         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/top_nqueens_0/U0/fsm_5/asout_array_reg[0][3]/Q
                         net (fo=5, routed)           0.139     0.297    design_1_i/top_nqueens_0/U0/fsm_6/a_in_6[3]
    SLICE_X40Y77         LDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[1][2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.158ns (52.332%)  route 0.144ns (47.668%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y77         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[1][2]/G
    SLICE_X40Y77         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[1][2]/Q
                         net (fo=7, routed)           0.144     0.302    design_1_i/top_nqueens_0/U0/fsm_7/a_in_7[7]
    SLICE_X43Y77         LDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.158ns (50.447%)  route 0.155ns (49.553%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[2][1]/G
    SLICE_X43Y77         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[2][1]/Q
                         net (fo=7, routed)           0.155     0.313    design_1_i/top_nqueens_0/U0/fsm_8/a_in_8[11]
    SLICE_X44Y78         LDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[6][4]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[7][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.178ns (56.202%)  route 0.139ns (43.798%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[6][4]/G
    SLICE_X38Y76         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[6][4]/Q
                         net (fo=3, routed)           0.139     0.317    design_1_i/top_nqueens_0/U0/fsm_7/a_in_7[34]
    SLICE_X41Y76         LDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[7][4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay           170 Endpoints
Min Delay           170 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/counter_s_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.933ns  (logic 3.103ns (44.760%)  route 3.830ns (55.240%))
  Logic Levels:           9  (CARRY4=7 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.651     2.945    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X44Y94         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=51, routed)          1.045     4.446    design_1_i/top_nqueens_0/U0/nRst
    SLICE_X44Y91         LDCE (SetClr_ldce_CLR_Q)     0.885     5.331 f  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/Q
                         net (fo=3, routed)           0.977     6.308    design_1_i/top_nqueens_0/U0/counter[0]
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.945 r  design_1_i/top_nqueens_0/U0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.945    design_1_i/top_nqueens_0/U0/plusOp_carry_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.062 r  design_1_i/top_nqueens_0/U0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/top_nqueens_0/U0/plusOp_carry__0_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.179 r  design_1_i/top_nqueens_0/U0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.179    design_1_i/top_nqueens_0/U0/plusOp_carry__1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.296 r  design_1_i/top_nqueens_0/U0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.296    design_1_i/top_nqueens_0/U0/plusOp_carry__2_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.413 r  design_1_i/top_nqueens_0/U0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.413    design_1_i/top_nqueens_0/U0/plusOp_carry__3_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.530 r  design_1_i/top_nqueens_0/U0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.530    design_1_i/top_nqueens_0/U0/plusOp_carry__4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.769 r  design_1_i/top_nqueens_0/U0/plusOp_carry__5/O[2]
                         net (fo=1, routed)           0.962     8.731    design_1_i/top_nqueens_0/U0/fsm_9/plusOp_9[26]
    SLICE_X41Y98         LUT2 (Prop_lut2_I0_O)        0.301     9.032 r  design_1_i/top_nqueens_0/U0/fsm_9/counter_s_reg[26]_i_1/O
                         net (fo=1, routed)           0.846     9.878    design_1_i/top_nqueens_0/U0/fsm_9_n_21
    SLICE_X41Y98         LDCE                                         r  design_1_i/top_nqueens_0/U0/counter_s_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/counter_s_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.753ns  (logic 3.215ns (47.607%)  route 3.538ns (52.393%))
  Logic Levels:           9  (CARRY4=7 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.651     2.945    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X44Y94         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=51, routed)          1.045     4.446    design_1_i/top_nqueens_0/U0/nRst
    SLICE_X44Y91         LDCE (SetClr_ldce_CLR_Q)     0.885     5.331 f  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/Q
                         net (fo=3, routed)           0.977     6.308    design_1_i/top_nqueens_0/U0/counter[0]
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.945 r  design_1_i/top_nqueens_0/U0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.945    design_1_i/top_nqueens_0/U0/plusOp_carry_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.062 r  design_1_i/top_nqueens_0/U0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/top_nqueens_0/U0/plusOp_carry__0_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.179 r  design_1_i/top_nqueens_0/U0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.179    design_1_i/top_nqueens_0/U0/plusOp_carry__1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.296 r  design_1_i/top_nqueens_0/U0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.296    design_1_i/top_nqueens_0/U0/plusOp_carry__2_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.413 r  design_1_i/top_nqueens_0/U0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.413    design_1_i/top_nqueens_0/U0/plusOp_carry__3_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.530 r  design_1_i/top_nqueens_0/U0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.530    design_1_i/top_nqueens_0/U0/plusOp_carry__4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.845 r  design_1_i/top_nqueens_0/U0/plusOp_carry__5/O[3]
                         net (fo=1, routed)           0.803     8.648    design_1_i/top_nqueens_0/U0/fsm_9/plusOp_9[27]
    SLICE_X41Y98         LUT2 (Prop_lut2_I0_O)        0.337     8.985 r  design_1_i/top_nqueens_0/U0/fsm_9/counter_s_reg[27]_i_1/O
                         net (fo=1, routed)           0.713     9.698    design_1_i/top_nqueens_0/U0/fsm_9_n_20
    SLICE_X41Y98         LDCE                                         r  design_1_i/top_nqueens_0/U0/counter_s_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/counter_s_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.670ns  (logic 3.194ns (47.887%)  route 3.476ns (52.113%))
  Logic Levels:           10  (CARRY4=8 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.651     2.945    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X44Y94         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=51, routed)          1.045     4.446    design_1_i/top_nqueens_0/U0/nRst
    SLICE_X44Y91         LDCE (SetClr_ldce_CLR_Q)     0.885     5.331 f  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/Q
                         net (fo=3, routed)           0.977     6.308    design_1_i/top_nqueens_0/U0/counter[0]
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.945 r  design_1_i/top_nqueens_0/U0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.945    design_1_i/top_nqueens_0/U0/plusOp_carry_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.062 r  design_1_i/top_nqueens_0/U0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/top_nqueens_0/U0/plusOp_carry__0_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.179 r  design_1_i/top_nqueens_0/U0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.179    design_1_i/top_nqueens_0/U0/plusOp_carry__1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.296 r  design_1_i/top_nqueens_0/U0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.296    design_1_i/top_nqueens_0/U0/plusOp_carry__2_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.413 r  design_1_i/top_nqueens_0/U0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.413    design_1_i/top_nqueens_0/U0/plusOp_carry__3_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.530 r  design_1_i/top_nqueens_0/U0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.530    design_1_i/top_nqueens_0/U0/plusOp_carry__4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.647 r  design_1_i/top_nqueens_0/U0/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.647    design_1_i/top_nqueens_0/U0/plusOp_carry__5_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.866 r  design_1_i/top_nqueens_0/U0/plusOp_carry__6/O[0]
                         net (fo=1, routed)           0.745     8.611    design_1_i/top_nqueens_0/U0/fsm_9/plusOp_9[28]
    SLICE_X43Y98         LUT2 (Prop_lut2_I0_O)        0.295     8.906 r  design_1_i/top_nqueens_0/U0/fsm_9/counter_s_reg[28]_i_1/O
                         net (fo=1, routed)           0.708     9.615    design_1_i/top_nqueens_0/U0/fsm_9_n_19
    SLICE_X43Y98         LDCE                                         r  design_1_i/top_nqueens_0/U0/counter_s_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/counter_s_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.659ns  (logic 3.330ns (50.004%)  route 3.329ns (49.996%))
  Logic Levels:           10  (CARRY4=8 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.651     2.945    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X44Y94         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=51, routed)          1.045     4.446    design_1_i/top_nqueens_0/U0/nRst
    SLICE_X44Y91         LDCE (SetClr_ldce_CLR_Q)     0.885     5.331 f  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/Q
                         net (fo=3, routed)           0.977     6.308    design_1_i/top_nqueens_0/U0/counter[0]
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.945 r  design_1_i/top_nqueens_0/U0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.945    design_1_i/top_nqueens_0/U0/plusOp_carry_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.062 r  design_1_i/top_nqueens_0/U0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/top_nqueens_0/U0/plusOp_carry__0_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.179 r  design_1_i/top_nqueens_0/U0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.179    design_1_i/top_nqueens_0/U0/plusOp_carry__1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.296 r  design_1_i/top_nqueens_0/U0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.296    design_1_i/top_nqueens_0/U0/plusOp_carry__2_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.413 r  design_1_i/top_nqueens_0/U0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.413    design_1_i/top_nqueens_0/U0/plusOp_carry__3_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.530 r  design_1_i/top_nqueens_0/U0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.530    design_1_i/top_nqueens_0/U0/plusOp_carry__4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.647 r  design_1_i/top_nqueens_0/U0/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.647    design_1_i/top_nqueens_0/U0/plusOp_carry__5_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.962 r  design_1_i/top_nqueens_0/U0/plusOp_carry__6/O[3]
                         net (fo=1, routed)           0.658     8.621    design_1_i/top_nqueens_0/U0/fsm_9/plusOp_9[31]
    SLICE_X43Y99         LUT2 (Prop_lut2_I0_O)        0.335     8.956 r  design_1_i/top_nqueens_0/U0/fsm_9/counter_s_reg[31]_i_1/O
                         net (fo=1, routed)           0.649     9.604    design_1_i/top_nqueens_0/U0/fsm_9_n_16
    SLICE_X43Y99         LDCE                                         r  design_1_i/top_nqueens_0/U0/counter_s_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/counter_s_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.504ns  (logic 2.864ns (44.034%)  route 3.640ns (55.966%))
  Logic Levels:           6  (CARRY4=4 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.651     2.945    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X44Y94         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=51, routed)          1.045     4.446    design_1_i/top_nqueens_0/U0/nRst
    SLICE_X44Y91         LDCE (SetClr_ldce_CLR_Q)     0.885     5.331 f  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/Q
                         net (fo=3, routed)           0.977     6.308    design_1_i/top_nqueens_0/U0/counter[0]
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.945 r  design_1_i/top_nqueens_0/U0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.945    design_1_i/top_nqueens_0/U0/plusOp_carry_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.062 r  design_1_i/top_nqueens_0/U0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/top_nqueens_0/U0/plusOp_carry__0_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.179 r  design_1_i/top_nqueens_0/U0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.179    design_1_i/top_nqueens_0/U0/plusOp_carry__1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.494 r  design_1_i/top_nqueens_0/U0/plusOp_carry__2/O[3]
                         net (fo=1, routed)           1.001     8.496    design_1_i/top_nqueens_0/U0/fsm_9/plusOp_9[15]
    SLICE_X43Y96         LUT2 (Prop_lut2_I0_O)        0.337     8.833 r  design_1_i/top_nqueens_0/U0/fsm_9/counter_s_reg[15]_i_1/O
                         net (fo=1, routed)           0.616     9.449    design_1_i/top_nqueens_0/U0/fsm_9_n_32
    SLICE_X43Y96         LDCE                                         r  design_1_i/top_nqueens_0/U0/counter_s_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/counter_s_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.494ns  (logic 3.220ns (49.584%)  route 3.274ns (50.416%))
  Logic Levels:           10  (CARRY4=8 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.651     2.945    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X44Y94         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=51, routed)          1.045     4.446    design_1_i/top_nqueens_0/U0/nRst
    SLICE_X44Y91         LDCE (SetClr_ldce_CLR_Q)     0.885     5.331 f  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/Q
                         net (fo=3, routed)           0.977     6.308    design_1_i/top_nqueens_0/U0/counter[0]
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.945 r  design_1_i/top_nqueens_0/U0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.945    design_1_i/top_nqueens_0/U0/plusOp_carry_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.062 r  design_1_i/top_nqueens_0/U0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/top_nqueens_0/U0/plusOp_carry__0_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.179 r  design_1_i/top_nqueens_0/U0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.179    design_1_i/top_nqueens_0/U0/plusOp_carry__1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.296 r  design_1_i/top_nqueens_0/U0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.296    design_1_i/top_nqueens_0/U0/plusOp_carry__2_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.413 r  design_1_i/top_nqueens_0/U0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.413    design_1_i/top_nqueens_0/U0/plusOp_carry__3_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.530 r  design_1_i/top_nqueens_0/U0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.530    design_1_i/top_nqueens_0/U0/plusOp_carry__4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.647 r  design_1_i/top_nqueens_0/U0/plusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.647    design_1_i/top_nqueens_0/U0/plusOp_carry__5_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.886 r  design_1_i/top_nqueens_0/U0/plusOp_carry__6/O[2]
                         net (fo=1, routed)           0.501     8.388    design_1_i/top_nqueens_0/U0/fsm_9/plusOp_9[30]
    SLICE_X43Y99         LUT2 (Prop_lut2_I0_O)        0.301     8.689 r  design_1_i/top_nqueens_0/U0/fsm_9/counter_s_reg[30]_i_1/O
                         net (fo=1, routed)           0.750     9.439    design_1_i/top_nqueens_0/U0/fsm_9_n_17
    SLICE_X43Y99         LDCE                                         r  design_1_i/top_nqueens_0/U0/counter_s_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/counter_s_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.487ns  (logic 2.960ns (45.628%)  route 3.527ns (54.372%))
  Logic Levels:           8  (CARRY4=6 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.651     2.945    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X44Y94         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=51, routed)          1.045     4.446    design_1_i/top_nqueens_0/U0/nRst
    SLICE_X44Y91         LDCE (SetClr_ldce_CLR_Q)     0.885     5.331 f  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/Q
                         net (fo=3, routed)           0.977     6.308    design_1_i/top_nqueens_0/U0/counter[0]
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.945 r  design_1_i/top_nqueens_0/U0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.945    design_1_i/top_nqueens_0/U0/plusOp_carry_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.062 r  design_1_i/top_nqueens_0/U0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/top_nqueens_0/U0/plusOp_carry__0_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.179 r  design_1_i/top_nqueens_0/U0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.179    design_1_i/top_nqueens_0/U0/plusOp_carry__1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.296 r  design_1_i/top_nqueens_0/U0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.296    design_1_i/top_nqueens_0/U0/plusOp_carry__2_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.413 r  design_1_i/top_nqueens_0/U0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.413    design_1_i/top_nqueens_0/U0/plusOp_carry__3_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.632 r  design_1_i/top_nqueens_0/U0/plusOp_carry__4/O[0]
                         net (fo=1, routed)           0.659     8.292    design_1_i/top_nqueens_0/U0/fsm_9/plusOp_9[20]
    SLICE_X43Y97         LUT2 (Prop_lut2_I0_O)        0.295     8.587 r  design_1_i/top_nqueens_0/U0/fsm_9/counter_s_reg[20]_i_1/O
                         net (fo=1, routed)           0.846     9.432    design_1_i/top_nqueens_0/U0/fsm_9_n_27
    SLICE_X43Y97         LDCE                                         r  design_1_i/top_nqueens_0/U0/counter_s_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/counter_s_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.426ns  (logic 3.220ns (50.109%)  route 3.206ns (49.891%))
  Logic Levels:           9  (CARRY4=7 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.651     2.945    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X44Y94         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=51, routed)          1.045     4.446    design_1_i/top_nqueens_0/U0/nRst
    SLICE_X44Y91         LDCE (SetClr_ldce_CLR_Q)     0.885     5.331 f  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/Q
                         net (fo=3, routed)           0.977     6.308    design_1_i/top_nqueens_0/U0/counter[0]
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.945 r  design_1_i/top_nqueens_0/U0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.945    design_1_i/top_nqueens_0/U0/plusOp_carry_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.062 r  design_1_i/top_nqueens_0/U0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/top_nqueens_0/U0/plusOp_carry__0_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.179 r  design_1_i/top_nqueens_0/U0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.179    design_1_i/top_nqueens_0/U0/plusOp_carry__1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.296 r  design_1_i/top_nqueens_0/U0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.296    design_1_i/top_nqueens_0/U0/plusOp_carry__2_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.413 r  design_1_i/top_nqueens_0/U0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.413    design_1_i/top_nqueens_0/U0/plusOp_carry__3_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.530 r  design_1_i/top_nqueens_0/U0/plusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.530    design_1_i/top_nqueens_0/U0/plusOp_carry__4_n_0
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.853 r  design_1_i/top_nqueens_0/U0/plusOp_carry__5/O[1]
                         net (fo=1, routed)           0.801     8.655    design_1_i/top_nqueens_0/U0/fsm_9/plusOp_9[25]
    SLICE_X43Y99         LUT2 (Prop_lut2_I0_O)        0.334     8.989 r  design_1_i/top_nqueens_0/U0/fsm_9/counter_s_reg[25]_i_1/O
                         net (fo=1, routed)           0.382     9.371    design_1_i/top_nqueens_0/U0/fsm_9_n_22
    SLICE_X43Y99         LDCE                                         r  design_1_i/top_nqueens_0/U0/counter_s_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/counter_s_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.342ns  (logic 2.987ns (47.098%)  route 3.355ns (52.902%))
  Logic Levels:           7  (CARRY4=5 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.651     2.945    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X44Y94         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=51, routed)          1.045     4.446    design_1_i/top_nqueens_0/U0/nRst
    SLICE_X44Y91         LDCE (SetClr_ldce_CLR_Q)     0.885     5.331 f  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/Q
                         net (fo=3, routed)           0.977     6.308    design_1_i/top_nqueens_0/U0/counter[0]
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.945 r  design_1_i/top_nqueens_0/U0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.945    design_1_i/top_nqueens_0/U0/plusOp_carry_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.062 r  design_1_i/top_nqueens_0/U0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.062    design_1_i/top_nqueens_0/U0/plusOp_carry__0_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.179 r  design_1_i/top_nqueens_0/U0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.179    design_1_i/top_nqueens_0/U0/plusOp_carry__1_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.296 r  design_1_i/top_nqueens_0/U0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.296    design_1_i/top_nqueens_0/U0/plusOp_carry__2_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.619 r  design_1_i/top_nqueens_0/U0/plusOp_carry__3/O[1]
                         net (fo=1, routed)           0.809     8.428    design_1_i/top_nqueens_0/U0/fsm_9/plusOp_9[17]
    SLICE_X44Y96         LUT2 (Prop_lut2_I0_O)        0.335     8.763 r  design_1_i/top_nqueens_0/U0/fsm_9/counter_s_reg[17]_i_1/O
                         net (fo=1, routed)           0.524     9.287    design_1_i/top_nqueens_0/U0/fsm_9_n_30
    SLICE_X44Y96         LDCE                                         r  design_1_i/top_nqueens_0/U0/counter_s_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/counter_s_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.269ns  (logic 2.630ns (41.950%)  route 3.639ns (58.050%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.651     2.945    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X44Y94         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=51, routed)          1.045     4.446    design_1_i/top_nqueens_0/U0/nRst
    SLICE_X44Y91         LDCE (SetClr_ldce_CLR_Q)     0.885     5.331 f  design_1_i/top_nqueens_0/U0/counter_s_reg[0]/Q
                         net (fo=3, routed)           0.977     6.308    design_1_i/top_nqueens_0/U0/counter[0]
    SLICE_X42Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.945 r  design_1_i/top_nqueens_0/U0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.945    design_1_i/top_nqueens_0/U0/plusOp_carry_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.260 r  design_1_i/top_nqueens_0/U0/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.859     8.119    design_1_i/top_nqueens_0/U0/fsm_9/plusOp_9[7]
    SLICE_X43Y93         LUT2 (Prop_lut2_I0_O)        0.337     8.456 r  design_1_i/top_nqueens_0/U0/fsm_9/counter_s_reg[7]_i_1/O
                         net (fo=1, routed)           0.758     9.214    design_1_i/top_nqueens_0/U0/fsm_9_n_40
    SLICE_X43Y93         LDCE                                         r  design_1_i/top_nqueens_0/U0/counter_s_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_2/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_2/nexts_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.456%)  route 0.144ns (50.544%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.552     0.888    design_1_i/top_nqueens_0/U0/fsm_2/clk
    SLICE_X41Y85         FDRE                                         r  design_1_i/top_nqueens_0/U0/fsm_2/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/top_nqueens_0/U0/fsm_2/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.144     1.173    design_1_i/top_nqueens_0/U0/fsm_2/nexts_out
    SLICE_X40Y87         LDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_2/nexts_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_8/dut/count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.128ns (43.117%)  route 0.169ns (56.883%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.543     0.879    design_1_i/top_nqueens_0/U0/fsm_8/dut/clk
    SLICE_X44Y74         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/dut/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDCE (Prop_fdce_C_Q)         0.128     1.007 r  design_1_i/top_nqueens_0/U0/fsm_8/dut/count_reg_reg[4]/Q
                         net (fo=30, routed)          0.169     1.175    design_1_i/top_nqueens_0/U0/fsm_8/Q[4]
    SLICE_X48Y74         LDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/asout_array_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_8/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/nexts_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.164ns (54.039%)  route 0.139ns (45.960%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.543     0.879    design_1_i/top_nqueens_0/U0/fsm_8/clk
    SLICE_X46Y74         FDRE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDRE (Prop_fdre_C_Q)         0.164     1.043 r  design_1_i/top_nqueens_0/U0/fsm_8/FSM_onehot_state_reg[4]/Q
                         net (fo=4, routed)           0.139     1.182    design_1_i/top_nqueens_0/U0/fsm_8/nexts_out
    SLICE_X47Y72         LDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/nexts_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_2/dut/count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.573%)  route 0.162ns (53.427%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.552     0.888    design_1_i/top_nqueens_0/U0/fsm_2/dut/clk
    SLICE_X39Y85         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_2/dut/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDCE (Prop_fdce_C_Q)         0.141     1.029 r  design_1_i/top_nqueens_0/U0/fsm_2/dut/count_reg_reg[4]/Q
                         net (fo=12, routed)          0.162     1.190    design_1_i/top_nqueens_0/U0/fsm_2/u_i[4]
    SLICE_X42Y85         LDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_2/asout_array_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/slice_reg_0/U0/j_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.164ns (54.553%)  route 0.137ns (45.447%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.556     0.892    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X38Y94         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[8][0]/Q
                         net (fo=4, routed)           0.137     1.192    design_1_i/slice_reg_0/U0/reset
    SLICE_X40Y94         FDCE                                         f  design_1_i/slice_reg_0/U0/j_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/slice_reg_0/U0/j_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.164ns (54.553%)  route 0.137ns (45.447%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.556     0.892    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X38Y94         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[8][0]/Q
                         net (fo=4, routed)           0.137     1.192    design_1_i/slice_reg_0/U0/reset
    SLICE_X40Y94         FDCE                                         f  design_1_i/slice_reg_0/U0/j_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/slice_reg_0/U0/j_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.164ns (54.553%)  route 0.137ns (45.447%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.556     0.892    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X38Y94         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.164     1.056 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[8][0]/Q
                         net (fo=4, routed)           0.137     1.192    design_1_i/slice_reg_0/U0/reset
    SLICE_X40Y94         FDCE                                         f  design_1_i/slice_reg_0/U0/j_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_9/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/fsm_9/ce_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.732%)  route 0.174ns (55.268%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.545     0.881    design_1_i/top_nqueens_0/U0/fsm_9/clk
    SLICE_X49Y77         FDRE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y77         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_i/top_nqueens_0/U0/fsm_9/FSM_onehot_state_reg[1]/Q
                         net (fo=9, routed)           0.174     1.196    design_1_i/top_nqueens_0/U0/fsm_9/ce__0
    SLICE_X48Y78         LDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_9/ce_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/counter_s_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.513%)  route 0.169ns (54.487%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.556     0.892    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X44Y94         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=51, routed)          0.169     1.201    design_1_i/top_nqueens_0/U0/nRst
    SLICE_X43Y94         LDCE                                         f  design_1_i/top_nqueens_0/U0/counter_s_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/top_nqueens_0/U0/counter_s_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.513%)  route 0.169ns (54.487%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.556     0.892    design_1_i/comblock_0/U0/comblock_i/axil_aclk
    SLICE_X44Y94         FDRE                                         r  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  design_1_i/comblock_0/U0/comblock_i/regs_out_reg[1][0]/Q
                         net (fo=51, routed)          0.169     1.201    design_1_i/top_nqueens_0/U0/nRst
    SLICE_X43Y94         LDCE                                         f  design_1_i/top_nqueens_0/U0/counter_s_reg[13]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           354 Endpoints
Min Delay           354 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.159ns  (logic 1.645ns (26.709%)  route 4.514ns (73.291%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[2][0]/G
    SLICE_X39Y78         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[2][0]/Q
                         net (fo=7, routed)           1.541     2.100    design_1_i/top_nqueens_0/U0/fsm_6/logic/a_in_7[8]
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.224 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_44__1/O
                         net (fo=2, routed)           0.452     2.676    design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_44__1_n_0
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.150     2.826 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_25__1/O
                         net (fo=1, routed)           0.469     3.296    design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_25__1_n_0
    SLICE_X42Y77         LUT4 (Prop_lut4_I3_O)        0.328     3.624 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_11__1/O
                         net (fo=1, routed)           1.032     4.655    design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[0]_3
    SLICE_X39Y75         LUT5 (Prop_lut5_I4_O)        0.152     4.807 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_4__1/O
                         net (fo=1, routed)           0.521     5.328    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_4__1_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I3_O)        0.332     5.660 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_1__2/O
                         net (fo=5, routed)           0.499     6.159    design_1_i/top_nqueens_0/U0/fsm_7/logic/count
    SLICE_X38Y73         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.464     2.643    design_1_i/top_nqueens_0/U0/fsm_7/logic/clk
    SLICE_X38Y73         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.159ns  (logic 1.645ns (26.709%)  route 4.514ns (73.291%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[2][0]/G
    SLICE_X39Y78         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[2][0]/Q
                         net (fo=7, routed)           1.541     2.100    design_1_i/top_nqueens_0/U0/fsm_6/logic/a_in_7[8]
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.224 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_44__1/O
                         net (fo=2, routed)           0.452     2.676    design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_44__1_n_0
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.150     2.826 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_25__1/O
                         net (fo=1, routed)           0.469     3.296    design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_25__1_n_0
    SLICE_X42Y77         LUT4 (Prop_lut4_I3_O)        0.328     3.624 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_11__1/O
                         net (fo=1, routed)           1.032     4.655    design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[0]_3
    SLICE_X39Y75         LUT5 (Prop_lut5_I4_O)        0.152     4.807 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_4__1/O
                         net (fo=1, routed)           0.521     5.328    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_4__1_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I3_O)        0.332     5.660 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_1__2/O
                         net (fo=5, routed)           0.499     6.159    design_1_i/top_nqueens_0/U0/fsm_7/logic/count
    SLICE_X38Y73         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.464     2.643    design_1_i/top_nqueens_0/U0/fsm_7/logic/clk
    SLICE_X38Y73         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.159ns  (logic 1.645ns (26.709%)  route 4.514ns (73.291%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[2][0]/G
    SLICE_X39Y78         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[2][0]/Q
                         net (fo=7, routed)           1.541     2.100    design_1_i/top_nqueens_0/U0/fsm_6/logic/a_in_7[8]
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.224 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_44__1/O
                         net (fo=2, routed)           0.452     2.676    design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_44__1_n_0
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.150     2.826 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_25__1/O
                         net (fo=1, routed)           0.469     3.296    design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_25__1_n_0
    SLICE_X42Y77         LUT4 (Prop_lut4_I3_O)        0.328     3.624 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_11__1/O
                         net (fo=1, routed)           1.032     4.655    design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[0]_3
    SLICE_X39Y75         LUT5 (Prop_lut5_I4_O)        0.152     4.807 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_4__1/O
                         net (fo=1, routed)           0.521     5.328    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_4__1_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I3_O)        0.332     5.660 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_1__2/O
                         net (fo=5, routed)           0.499     6.159    design_1_i/top_nqueens_0/U0/fsm_7/logic/count
    SLICE_X38Y73         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.464     2.643    design_1_i/top_nqueens_0/U0/fsm_7/logic/clk
    SLICE_X38Y73         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.159ns  (logic 1.645ns (26.709%)  route 4.514ns (73.291%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[2][0]/G
    SLICE_X39Y78         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[2][0]/Q
                         net (fo=7, routed)           1.541     2.100    design_1_i/top_nqueens_0/U0/fsm_6/logic/a_in_7[8]
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.224 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_44__1/O
                         net (fo=2, routed)           0.452     2.676    design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_44__1_n_0
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.150     2.826 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_25__1/O
                         net (fo=1, routed)           0.469     3.296    design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_25__1_n_0
    SLICE_X42Y77         LUT4 (Prop_lut4_I3_O)        0.328     3.624 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_11__1/O
                         net (fo=1, routed)           1.032     4.655    design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[0]_3
    SLICE_X39Y75         LUT5 (Prop_lut5_I4_O)        0.152     4.807 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_4__1/O
                         net (fo=1, routed)           0.521     5.328    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_4__1_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I3_O)        0.332     5.660 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_1__2/O
                         net (fo=5, routed)           0.499     6.159    design_1_i/top_nqueens_0/U0/fsm_7/logic/count
    SLICE_X38Y73         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.464     2.643    design_1_i/top_nqueens_0/U0/fsm_7/logic/clk
    SLICE_X38Y73         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.159ns  (logic 1.645ns (26.709%)  route 4.514ns (73.291%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y78         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[2][0]/G
    SLICE_X39Y78         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/top_nqueens_0/U0/fsm_6/asout_array_reg[2][0]/Q
                         net (fo=7, routed)           1.541     2.100    design_1_i/top_nqueens_0/U0/fsm_6/logic/a_in_7[8]
    SLICE_X42Y77         LUT6 (Prop_lut6_I0_O)        0.124     2.224 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_44__1/O
                         net (fo=2, routed)           0.452     2.676    design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_44__1_n_0
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.150     2.826 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_25__1/O
                         net (fo=1, routed)           0.469     3.296    design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_25__1_n_0
    SLICE_X42Y77         LUT4 (Prop_lut4_I3_O)        0.328     3.624 r  design_1_i/top_nqueens_0/U0/fsm_6/logic/count[4]_i_11__1/O
                         net (fo=1, routed)           1.032     4.655    design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[0]_3
    SLICE_X39Y75         LUT5 (Prop_lut5_I4_O)        0.152     4.807 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_4__1/O
                         net (fo=1, routed)           0.521     5.328    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_4__1_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I3_O)        0.332     5.660 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_1__2/O
                         net (fo=5, routed)           0.499     6.159    design_1_i/top_nqueens_0/U0/fsm_7/logic/count
    SLICE_X38Y73         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.464     2.643    design_1_i/top_nqueens_0/U0/fsm_7/logic/clk
    SLICE_X38Y73         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[4][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.883ns  (logic 1.438ns (24.443%)  route 4.445ns (75.557%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[4][1]/G
    SLICE_X37Y74         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[4][1]/Q
                         net (fo=7, routed)           1.835     2.394    design_1_i/top_nqueens_0/U0/fsm_7/logic/a_in_8[16]
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     2.518 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_27__0/O
                         net (fo=2, routed)           0.452     2.970    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_27__0_n_0
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.150     3.120 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_13__0/O
                         net (fo=1, routed)           0.346     3.466    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_13__0_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I3_O)        0.328     3.794 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_5__0/O
                         net (fo=1, routed)           0.714     4.509    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_5__0_n_0
    SLICE_X43Y74         LUT5 (Prop_lut5_I0_O)        0.124     4.633 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_3__0/O
                         net (fo=1, routed)           0.626     5.259    design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[0]_1
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.153     5.412 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_1__0/O
                         net (fo=5, routed)           0.472     5.883    design_1_i/top_nqueens_0/U0/fsm_8/logic/count
    SLICE_X45Y76         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.463     2.642    design_1_i/top_nqueens_0/U0/fsm_8/logic/clk
    SLICE_X45Y76         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[4][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.883ns  (logic 1.438ns (24.443%)  route 4.445ns (75.557%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[4][1]/G
    SLICE_X37Y74         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[4][1]/Q
                         net (fo=7, routed)           1.835     2.394    design_1_i/top_nqueens_0/U0/fsm_7/logic/a_in_8[16]
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     2.518 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_27__0/O
                         net (fo=2, routed)           0.452     2.970    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_27__0_n_0
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.150     3.120 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_13__0/O
                         net (fo=1, routed)           0.346     3.466    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_13__0_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I3_O)        0.328     3.794 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_5__0/O
                         net (fo=1, routed)           0.714     4.509    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_5__0_n_0
    SLICE_X43Y74         LUT5 (Prop_lut5_I0_O)        0.124     4.633 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_3__0/O
                         net (fo=1, routed)           0.626     5.259    design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[0]_1
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.153     5.412 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_1__0/O
                         net (fo=5, routed)           0.472     5.883    design_1_i/top_nqueens_0/U0/fsm_8/logic/count
    SLICE_X45Y76         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.463     2.642    design_1_i/top_nqueens_0/U0/fsm_8/logic/clk
    SLICE_X45Y76         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[4][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.883ns  (logic 1.438ns (24.443%)  route 4.445ns (75.557%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[4][1]/G
    SLICE_X37Y74         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[4][1]/Q
                         net (fo=7, routed)           1.835     2.394    design_1_i/top_nqueens_0/U0/fsm_7/logic/a_in_8[16]
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     2.518 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_27__0/O
                         net (fo=2, routed)           0.452     2.970    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_27__0_n_0
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.150     3.120 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_13__0/O
                         net (fo=1, routed)           0.346     3.466    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_13__0_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I3_O)        0.328     3.794 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_5__0/O
                         net (fo=1, routed)           0.714     4.509    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_5__0_n_0
    SLICE_X43Y74         LUT5 (Prop_lut5_I0_O)        0.124     4.633 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_3__0/O
                         net (fo=1, routed)           0.626     5.259    design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[0]_1
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.153     5.412 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_1__0/O
                         net (fo=5, routed)           0.472     5.883    design_1_i/top_nqueens_0/U0/fsm_8/logic/count
    SLICE_X45Y76         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.463     2.642    design_1_i/top_nqueens_0/U0/fsm_8/logic/clk
    SLICE_X45Y76         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[4][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.883ns  (logic 1.438ns (24.443%)  route 4.445ns (75.557%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[4][1]/G
    SLICE_X37Y74         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[4][1]/Q
                         net (fo=7, routed)           1.835     2.394    design_1_i/top_nqueens_0/U0/fsm_7/logic/a_in_8[16]
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     2.518 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_27__0/O
                         net (fo=2, routed)           0.452     2.970    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_27__0_n_0
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.150     3.120 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_13__0/O
                         net (fo=1, routed)           0.346     3.466    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_13__0_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I3_O)        0.328     3.794 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_5__0/O
                         net (fo=1, routed)           0.714     4.509    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_5__0_n_0
    SLICE_X43Y74         LUT5 (Prop_lut5_I0_O)        0.124     4.633 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_3__0/O
                         net (fo=1, routed)           0.626     5.259    design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[0]_1
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.153     5.412 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_1__0/O
                         net (fo=5, routed)           0.472     5.883    design_1_i/top_nqueens_0/U0/fsm_8/logic/count
    SLICE_X45Y76         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.463     2.642    design_1_i/top_nqueens_0/U0/fsm_8/logic/clk
    SLICE_X45Y76         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[4][1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.883ns  (logic 1.438ns (24.443%)  route 4.445ns (75.557%))
  Logic Levels:           6  (LDCE=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[4][1]/G
    SLICE_X37Y74         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_1_i/top_nqueens_0/U0/fsm_7/asout_array_reg[4][1]/Q
                         net (fo=7, routed)           1.835     2.394    design_1_i/top_nqueens_0/U0/fsm_7/logic/a_in_8[16]
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     2.518 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_27__0/O
                         net (fo=2, routed)           0.452     2.970    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_27__0_n_0
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.150     3.120 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_13__0/O
                         net (fo=1, routed)           0.346     3.466    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_13__0_n_0
    SLICE_X43Y71         LUT4 (Prop_lut4_I3_O)        0.328     3.794 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_5__0/O
                         net (fo=1, routed)           0.714     4.509    design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_5__0_n_0
    SLICE_X43Y74         LUT5 (Prop_lut5_I0_O)        0.124     4.633 r  design_1_i/top_nqueens_0/U0/fsm_7/logic/count[4]_i_3__0/O
                         net (fo=1, routed)           0.626     5.259    design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[0]_1
    SLICE_X45Y75         LUT5 (Prop_lut5_I0_O)        0.153     5.412 r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count[4]_i_1__0/O
                         net (fo=5, routed)           0.472     5.883    design_1_i/top_nqueens_0/U0/fsm_8/logic/count
    SLICE_X45Y76         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        1.463     2.642    design_1_i/top_nqueens_0/U0/fsm_8/logic/clk
    SLICE_X45Y76         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/logic/count_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_8/ce_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/dut/count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.220ns (66.666%)  route 0.110ns (33.334%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_8/ce_reg/G
    SLICE_X45Y73         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/top_nqueens_0/U0/fsm_8/ce_reg/Q
                         net (fo=5, routed)           0.110     0.330    design_1_i/top_nqueens_0/U0/fsm_8/dut/E[0]
    SLICE_X44Y74         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/dut/count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.808     1.174    design_1_i/top_nqueens_0/U0/fsm_8/dut/clk
    SLICE_X44Y74         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/dut/count_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_8/ce_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/dut/count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.220ns (66.666%)  route 0.110ns (33.334%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_8/ce_reg/G
    SLICE_X45Y73         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/top_nqueens_0/U0/fsm_8/ce_reg/Q
                         net (fo=5, routed)           0.110     0.330    design_1_i/top_nqueens_0/U0/fsm_8/dut/E[0]
    SLICE_X44Y74         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/dut/count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.808     1.174    design_1_i/top_nqueens_0/U0/fsm_8/dut/clk
    SLICE_X44Y74         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/dut/count_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_8/ce_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/dut/count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.220ns (66.666%)  route 0.110ns (33.334%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_8/ce_reg/G
    SLICE_X45Y73         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/top_nqueens_0/U0/fsm_8/ce_reg/Q
                         net (fo=5, routed)           0.110     0.330    design_1_i/top_nqueens_0/U0/fsm_8/dut/E[0]
    SLICE_X44Y74         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/dut/count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.808     1.174    design_1_i/top_nqueens_0/U0/fsm_8/dut/clk
    SLICE_X44Y74         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/dut/count_reg_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_8/ce_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/dut/count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.220ns (66.666%)  route 0.110ns (33.334%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_8/ce_reg/G
    SLICE_X45Y73         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/top_nqueens_0/U0/fsm_8/ce_reg/Q
                         net (fo=5, routed)           0.110     0.330    design_1_i/top_nqueens_0/U0/fsm_8/dut/E[0]
    SLICE_X44Y74         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/dut/count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.808     1.174    design_1_i/top_nqueens_0/U0/fsm_8/dut/clk
    SLICE_X44Y74         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/dut/count_reg_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_8/ce_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_8/dut/count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.220ns (66.666%)  route 0.110ns (33.334%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_8/ce_reg/G
    SLICE_X45Y73         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/top_nqueens_0/U0/fsm_8/ce_reg/Q
                         net (fo=5, routed)           0.110     0.330    design_1_i/top_nqueens_0/U0/fsm_8/dut/E[0]
    SLICE_X44Y74         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/dut/count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.808     1.174    design_1_i/top_nqueens_0/U0/fsm_8/dut/clk
    SLICE_X44Y74         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_8/dut/count_reg_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_4/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_5/dut/count_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.158ns (47.548%)  route 0.174ns (52.452%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_4/acks_out_reg/G
    SLICE_X41Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_1_i/top_nqueens_0/U0/fsm_4/acks_out_reg/Q
                         net (fo=6, routed)           0.174     0.332    design_1_i/top_nqueens_0/U0/fsm_5/dut/count_reg_reg[0]_0[0]
    SLICE_X43Y82         FDCE                                         f  design_1_i/top_nqueens_0/U0/fsm_5/dut/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.816     1.182    design_1_i/top_nqueens_0/U0/fsm_5/dut/clk
    SLICE_X43Y82         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_5/dut/count_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_4/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_5/dut/count_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.158ns (47.548%)  route 0.174ns (52.452%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_4/acks_out_reg/G
    SLICE_X41Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_1_i/top_nqueens_0/U0/fsm_4/acks_out_reg/Q
                         net (fo=6, routed)           0.174     0.332    design_1_i/top_nqueens_0/U0/fsm_5/dut/count_reg_reg[0]_0[0]
    SLICE_X43Y82         FDCE                                         f  design_1_i/top_nqueens_0/U0/fsm_5/dut/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.816     1.182    design_1_i/top_nqueens_0/U0/fsm_5/dut/clk
    SLICE_X43Y82         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_5/dut/count_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_4/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_5/dut/count_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.158ns (47.548%)  route 0.174ns (52.452%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_4/acks_out_reg/G
    SLICE_X41Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_1_i/top_nqueens_0/U0/fsm_4/acks_out_reg/Q
                         net (fo=6, routed)           0.174     0.332    design_1_i/top_nqueens_0/U0/fsm_5/dut/count_reg_reg[0]_0[0]
    SLICE_X43Y82         FDCE                                         f  design_1_i/top_nqueens_0/U0/fsm_5/dut/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.816     1.182    design_1_i/top_nqueens_0/U0/fsm_5/dut/clk
    SLICE_X43Y82         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_5/dut/count_reg_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_4/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_5/dut/count_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.158ns (47.548%)  route 0.174ns (52.452%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_4/acks_out_reg/G
    SLICE_X41Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_1_i/top_nqueens_0/U0/fsm_4/acks_out_reg/Q
                         net (fo=6, routed)           0.174     0.332    design_1_i/top_nqueens_0/U0/fsm_5/dut/count_reg_reg[0]_0[0]
    SLICE_X43Y82         FDCE                                         f  design_1_i/top_nqueens_0/U0/fsm_5/dut/count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.816     1.182    design_1_i/top_nqueens_0/U0/fsm_5/dut/clk
    SLICE_X43Y82         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_5/dut/count_reg_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/top_nqueens_0/U0/fsm_4/acks_out_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/top_nqueens_0/U0/fsm_5/dut/count_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.158ns (47.548%)  route 0.174ns (52.452%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         LDCE                         0.000     0.000 r  design_1_i/top_nqueens_0/U0/fsm_4/acks_out_reg/G
    SLICE_X41Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_1_i/top_nqueens_0/U0/fsm_4/acks_out_reg/Q
                         net (fo=6, routed)           0.174     0.332    design_1_i/top_nqueens_0/U0/fsm_5/dut/count_reg_reg[0]_0[0]
    SLICE_X43Y82         FDCE                                         f  design_1_i/top_nqueens_0/U0/fsm_5/dut/count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1079, routed)        0.816     1.182    design_1_i/top_nqueens_0/U0/fsm_5/dut/clk
    SLICE_X43Y82         FDCE                                         r  design_1_i/top_nqueens_0/U0/fsm_5/dut/count_reg_reg[4]/C





