// Seed: 3119193832
module module_0 #(
    parameter id_5 = 32'd53
) (
    input wor  id_0,
    input tri1 id_1,
    input wand id_2
);
  parameter id_4 = 1;
  wire _id_5, id_6, id_7, id_8;
  logic id_9;
  initial begin : LABEL_0
    disable id_10;
  end
  wire [id_5  <=  1 : -1] id_11;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    output uwire id_2,
    input wire id_3,
    input supply1 id_4,
    input tri0 id_5,
    input uwire id_6,
    input uwire id_7
);
  wire id_9;
  xnor primCall (id_0, id_5, id_7, id_9, id_6, id_3);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1
  );
endmodule
