// Seed: 3740447335
module module_0;
  always $display(1'h0, id_1, 1 & "" - id_1);
  wire id_2, id_3;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output tri1 id_2
);
  wire id_4, id_5;
  tri id_6;
  assign id_6 = 1;
  always_comb id_6 = 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  supply1 id_5;
  wire id_6, id_7, id_8;
  always id_7 = id_2 == id_5;
  assign id_1 = 1;
  assign id_1 = id_1;
  module_0();
  assign id_3 = 1;
  id_9(
      1
  );
  xor (id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8);
endmodule
