{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 17:59:48 2017 " "Info: Processing started: Tue Nov 07 17:59:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Audio -c Audio " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Audio -c Audio" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clock " "Info: Found entity 1: audio_clock" {  } { { "audio_clock.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_clock.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_converter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file audio_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_converter " "Info: Found entity 1: audio_converter" {  } { { "audio_converter.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_converter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_7seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hex_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_7seg " "Info: Found entity 1: hex_7seg" {  } { { "hex_7seg.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/hex_7seg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_AV_Config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file I2C_AV_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Info: Found entity 1: I2C_AV_Config" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info: Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Reset_Delay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/Reset_Delay.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Audio_PLL.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file VGA_Audio_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Info: Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/VGA_Audio_PLL.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK audio1.v(54) " "Warning (10236): Verilog HDL Implicit Net warning at audio1.v(54): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK audio1.v(55) " "Warning (10236): Verilog HDL Implicit Net warning at audio1.v(55): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "VGA_CLK audio1.v(56) " "Warning (10236): Verilog HDL Implicit Net warning at audio1.v(56): created implicit net for \"VGA_CLK\"" {  } { { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file audio1.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio1 " "Info: Found entity 1: audio1" {  } { { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "audio1 " "Info: Elaborating entity \"audio1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RST audio1.v(36) " "Warning (10036): Verilog HDL or VHDL warning at audio1.v(36): object \"RST\" assigned a value but never read" {  } { { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "audio1.v" "r0" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Info: Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "audio1.v" "p1" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../../altera/72/quartus/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../../altera/72/quartus/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 476 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/VGA_Audio_PLL.v" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/VGA_Audio_PLL.v" 85 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u3 " "Info: Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u3\"" {  } { { "audio1.v" "u3" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u3\|I2C_Controller:u0 " "Info: Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u3\|I2C_Controller:u0\"" {  } { { "I2C_AV_Config.v" "u0" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clock audio_clock:u4 " "Info: Elaborating entity \"audio_clock\" for hierarchy \"audio_clock:u4\"" {  } { { "audio1.v" "u4" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_converter audio_converter:u5 " "Info: Elaborating entity \"audio_converter\" for hierarchy \"audio_converter:u5\"" {  } { { "audio1.v" "u5" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_7seg hex_7seg:d7 " "Info: Elaborating entity \"hex_7seg\" for hierarchy \"hex_7seg:d7\"" {  } { { "audio1.v" "d7" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u3\|mI2C_DATA\[23\] data_in GND " "Warning (14130): Reduced register \"I2C_AV_Config:u3\|mI2C_DATA\[23\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 111 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u3\|mI2C_DATA\[19\] data_in GND " "Warning (14130): Reduced register \"I2C_AV_Config:u3\|mI2C_DATA\[19\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 111 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u3\|mI2C_DATA\[17\] data_in GND " "Warning (14130): Reduced register \"I2C_AV_Config:u3\|mI2C_DATA\[17\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 111 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u3\|mI2C_DATA\[16\] data_in GND " "Warning (14130): Reduced register \"I2C_AV_Config:u3\|mI2C_DATA\[16\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 111 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[23\] data_in GND " "Warning (14130): Reduced register \"I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[23\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 98 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[19\] data_in GND " "Warning (14130): Reduced register \"I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[19\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 98 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[17\] data_in GND " "Warning (14130): Reduced register \"I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[17\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 98 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[16\] data_in GND " "Warning (14130): Reduced register \"I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[16\]\" with stuck data_in port to stuck value GND" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 98 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "I2C_AV_Config:u3\|mI2C_DATA\[21\] I2C_AV_Config:u3\|mI2C_DATA\[22\] " "Info: Duplicate register \"I2C_AV_Config:u3\|mI2C_DATA\[21\]\" merged to single register \"I2C_AV_Config:u3\|mI2C_DATA\[22\]\", power-up level changed" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 111 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "I2C_AV_Config:u3\|mI2C_DATA\[20\] I2C_AV_Config:u3\|mI2C_DATA\[22\] " "Info: Duplicate register \"I2C_AV_Config:u3\|mI2C_DATA\[20\]\" merged to single register \"I2C_AV_Config:u3\|mI2C_DATA\[22\]\", power-up level changed" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 111 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "I2C_AV_Config:u3\|mI2C_DATA\[18\] I2C_AV_Config:u3\|mI2C_DATA\[22\] " "Info: Duplicate register \"I2C_AV_Config:u3\|mI2C_DATA\[18\]\" merged to single register \"I2C_AV_Config:u3\|mI2C_DATA\[22\]\", power-up level changed" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 111 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[21\] I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[22\] " "Info: Duplicate register \"I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[21\]\" merged to single register \"I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[22\]\", power-up level changed" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[20\] I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[22\] " "Info: Duplicate register \"I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[20\]\" merged to single register \"I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[22\]\", power-up level changed" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[18\] I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[22\] " "Info: Duplicate register \"I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[18\]\" merged to single register \"I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[22\]\", power-up level changed" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 98 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "I2C_AV_Config:u3\|Ram0 " "Info: RAM logic \"I2C_AV_Config:u3\|Ram0\" uninferred due to asynchronous read logic" {  } { { "I2C_AV_Config.v" "Ram0" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 117 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" uninferred due to asynchronous read logic" 0 0 "" 0}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|audio1\|I2C_AV_Config:u3\|mSetup_ST 3 " "Info: State machine \"\|audio1\|I2C_AV_Config:u3\|mSetup_ST\" contains 3 states" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|audio1\|I2C_AV_Config:u3\|mSetup_ST " "Info: Selected Auto state machine encoding method for state machine \"\|audio1\|I2C_AV_Config:u3\|mSetup_ST\"" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|audio1\|I2C_AV_Config:u3\|mSetup_ST " "Info: Encoding result for state machine \"\|audio1\|I2C_AV_Config:u3\|mSetup_ST\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "I2C_AV_Config:u3\|mSetup_ST.0000 " "Info: Encoded state bit \"I2C_AV_Config:u3\|mSetup_ST.0000\"" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "I2C_AV_Config:u3\|mSetup_ST.0010 " "Info: Encoded state bit \"I2C_AV_Config:u3\|mSetup_ST.0010\"" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "I2C_AV_Config:u3\|mSetup_ST.0001 " "Info: Encoded state bit \"I2C_AV_Config:u3\|mSetup_ST.0001\"" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|audio1\|I2C_AV_Config:u3\|mSetup_ST.0000 000 " "Info: State \"\|audio1\|I2C_AV_Config:u3\|mSetup_ST.0000\" uses code string \"000\"" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|audio1\|I2C_AV_Config:u3\|mSetup_ST.0001 101 " "Info: State \"\|audio1\|I2C_AV_Config:u3\|mSetup_ST.0001\" uses code string \"101\"" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|audio1\|I2C_AV_Config:u3\|mSetup_ST.0010 110 " "Info: State \"\|audio1\|I2C_AV_Config:u3\|mSetup_ST.0010\" uses code string \"110\"" {  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "I2C_AV_Config.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 22 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_ROM_INFERRED" "I2C_AV_Config:u3\|Ram0~37 " "Info: Inferred altsyncram megafunction from the following design logic: \"I2C_AV_Config:u3\|Ram0~37\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Info: Parameter WIDTH_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Info: Parameter WIDTHAD_A set to 6" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Info: Parameter NUMWORDS_A set to 64" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE audio10.rtl.mif " "Info: Parameter INIT_FILE set to audio10.rtl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0}  } { { "I2C_AV_Config.v" "Ram0~37" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_AV_Config.v" 117 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../../altera/72/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../../altera/72/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "I2C_AV_Config:u3\|altsyncram:Ram0_rtl_0 " "Info: Elaborated megafunction instantiation \"I2C_AV_Config:u3\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3av.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3av.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3av " "Info: Found entity 1: altsyncram_3av" {  } { { "db/altsyncram_3av.tdf" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/db/altsyncram_3av.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK~0 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus AUD_BCLK~0 that it feeds" {  } { { "audio_clock.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_clock.v" 3 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_BCLK " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"AUD_BCLK\" is moved to its source" {  } { { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 24 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 72 -1 0 } } { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 63 -1 0 } } { "I2C_Controller.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/I2C_Controller.v" 68 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "audio_clock:u4\|BCK_DIV\[3\] data_in GND " "Warning (14130): Reduced register \"audio_clock:u4\|BCK_DIV\[3\]\" with stuck data_in port to stuck value GND" {  } { { "audio_clock.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio_clock.v" 42 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "AUD_BCLK~1 " "Warning: Node \"AUD_BCLK~1\"" {  } { { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 24 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" stuck at GND" {  } { { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" stuck at GND" {  } { { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" stuck at GND" {  } { { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" stuck at GND" {  } { { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" stuck at GND" {  } { { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" stuck at GND" {  } { { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" stuck at GND" {  } { { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" stuck at GND" {  } { { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" stuck at GND" {  } { { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "TD_RESET VCC " "Warning (13410): Pin \"TD_RESET\" stuck at VCC" {  } { { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 2 " "Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_AV_Config:u3\|mSetup_ST~93 " "Info: Register \"I2C_AV_Config:u3\|mSetup_ST~93\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "I2C_AV_Config:u3\|mSetup_ST~94 " "Info: Register \"I2C_AV_Config:u3\|mSetup_ST~94\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Audio " "Warning: Ignored assignments for entity \"Audio\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Audio -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity Audio -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Audio -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Audio -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/Audio.map.smsg " "Info: Generated suppressed messages file C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/Audio.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "audio1.v" "" { Text "C:/Users/Daniel Rios Huerta/Documents/Procesamiento digital/VHDLEqualizer/Test/audio1.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "517 " "Info: Implemented 517 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Info: Implemented 89 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_BIDIRS" "74 " "Info: Implemented 74 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "312 " "Info: Implemented 312 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Allocated 190 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 17:59:50 2017 " "Info: Processing ended: Tue Nov 07 17:59:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
