--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Epp_top_prueba.twx Epp_top_prueba.ncd -o
Epp_top_prueba.twr Epp_top_prueba.pcf -ucf nexys2_prueba.ucf

Design file:              Epp_top_prueba.ncd
Physical constraint file: Epp_top_prueba.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock EppAstb
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DB<0>       |   -0.725(F)|    2.646(F)|EppAstb_IBUF      |   0.000|
DB<1>       |   -1.648(F)|    3.384(F)|EppAstb_IBUF      |   0.000|
DB<2>       |   -1.571(F)|    3.324(F)|EppAstb_IBUF      |   0.000|
DB<3>       |   -1.575(F)|    3.327(F)|EppAstb_IBUF      |   0.000|
DB<4>       |   -1.160(F)|    2.991(F)|EppAstb_IBUF      |   0.000|
DB<5>       |   -0.686(F)|    2.612(F)|EppAstb_IBUF      |   0.000|
DB<6>       |   -0.942(F)|    2.817(F)|EppAstb_IBUF      |   0.000|
DB<7>       |   -0.981(F)|    2.848(F)|EppAstb_IBUF      |   0.000|
EppWr       |    3.422(R)|    1.462(R)|mod2/aux          |   0.000|
            |   -0.182(F)|    2.677(F)|EppAstb_IBUF      |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock EppDstb
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DB<0>       |    0.066(F)|    2.068(F)|EppDstb_IBUF      |   0.000|
DB<1>       |   -0.865(F)|    2.813(F)|EppDstb_IBUF      |   0.000|
DB<2>       |   -0.961(F)|    2.890(F)|EppDstb_IBUF      |   0.000|
DB<3>       |   -0.820(F)|    2.777(F)|EppDstb_IBUF      |   0.000|
DB<4>       |   -1.044(F)|    2.956(F)|EppDstb_IBUF      |   0.000|
DB<5>       |   -0.896(F)|    2.838(F)|EppDstb_IBUF      |   0.000|
DB<6>       |   -0.202(F)|    2.282(F)|EppDstb_IBUF      |   0.000|
DB<7>       |   -0.183(F)|    2.267(F)|EppDstb_IBUF      |   0.000|
EppWr       |    3.386(R)|    1.507(R)|mod2/aux          |   0.000|
            |    2.263(F)|    0.603(F)|EppDstb_IBUF      |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
sw<0>       |    1.990(R)|    0.370(R)|clk_BUFGP         |   0.000|
sw<1>       |    1.648(R)|    0.184(R)|clk_BUFGP         |   0.000|
sw<2>       |    0.938(R)|    0.909(R)|clk_BUFGP         |   0.000|
sw<3>       |    1.349(R)|    0.717(R)|clk_BUFGP         |   0.000|
sw<4>       |    0.877(R)|    1.199(R)|clk_BUFGP         |   0.000|
sw<5>       |    1.002(R)|    1.190(R)|clk_BUFGP         |   0.000|
sw<6>       |    1.722(R)|    0.792(R)|clk_BUFGP         |   0.000|
sw<7>       |    1.451(R)|    0.461(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock EppAstb to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DB<0>       |   12.445(R)|mod2/aux          |   0.000|
            |   14.008(F)|EppAstb_IBUF      |   0.000|
DB<1>       |   12.755(R)|mod2/aux          |   0.000|
            |   14.289(F)|EppAstb_IBUF      |   0.000|
DB<2>       |   12.199(R)|mod2/aux          |   0.000|
            |   13.886(F)|EppAstb_IBUF      |   0.000|
DB<3>       |   12.065(R)|mod2/aux          |   0.000|
            |   13.800(F)|EppAstb_IBUF      |   0.000|
DB<4>       |   12.122(R)|mod2/aux          |   0.000|
            |   13.515(F)|EppAstb_IBUF      |   0.000|
DB<5>       |   12.004(R)|mod2/aux          |   0.000|
            |   12.908(F)|EppAstb_IBUF      |   0.000|
DB<6>       |   11.802(R)|mod2/aux          |   0.000|
            |   13.883(F)|EppAstb_IBUF      |   0.000|
DB<7>       |   11.947(R)|mod2/aux          |   0.000|
            |   14.081(F)|EppAstb_IBUF      |   0.000|
------------+------------+------------------+--------+

Clock EppDstb to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DB<0>       |   12.490(R)|mod2/aux          |   0.000|
            |   14.961(F)|EppDstb_IBUF      |   0.000|
DB<1>       |   12.800(R)|mod2/aux          |   0.000|
            |   14.822(F)|EppDstb_IBUF      |   0.000|
DB<2>       |   12.244(R)|mod2/aux          |   0.000|
            |   14.493(F)|EppDstb_IBUF      |   0.000|
DB<3>       |   12.110(R)|mod2/aux          |   0.000|
            |   14.951(F)|EppDstb_IBUF      |   0.000|
DB<4>       |   12.167(R)|mod2/aux          |   0.000|
            |   14.448(F)|EppDstb_IBUF      |   0.000|
DB<5>       |   12.049(R)|mod2/aux          |   0.000|
            |   14.448(F)|EppDstb_IBUF      |   0.000|
DB<6>       |   11.847(R)|mod2/aux          |   0.000|
            |   15.178(F)|EppDstb_IBUF      |   0.000|
DB<7>       |   11.992(R)|mod2/aux          |   0.000|
            |   15.189(F)|EppDstb_IBUF      |   0.000|
------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Led<0>      |   10.657(R)|clk_BUFGP         |   0.000|
Led<1>      |   10.584(R)|clk_BUFGP         |   0.000|
Led<2>      |   10.053(R)|clk_BUFGP         |   0.000|
Led<3>      |   10.345(R)|clk_BUFGP         |   0.000|
Led<4>      |   11.443(R)|clk_BUFGP         |   0.000|
Led<5>      |   10.240(R)|clk_BUFGP         |   0.000|
Led<6>      |   13.164(R)|clk_BUFGP         |   0.000|
Led<7>      |   12.033(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock EppAstb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
EppAstb        |    5.714|    8.349|         |         |
EppDstb        |    5.714|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock EppDstb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
EppAstb        |    5.714|    8.349|    3.643|    5.195|
EppDstb        |    5.714|         |    3.643|         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
EppAstb        |DB<0>          |    7.930|
EppAstb        |DB<1>          |    8.111|
EppAstb        |DB<2>          |    7.839|
EppAstb        |DB<3>          |    7.963|
EppAstb        |DB<4>          |    8.322|
EppAstb        |DB<5>          |    8.072|
EppAstb        |DB<6>          |    8.909|
EppAstb        |DB<7>          |    8.943|
EppAstb        |EppWait        |    7.891|
EppDstb        |EppWait        |    7.963|
EppWr          |DB<0>          |    5.425|
EppWr          |DB<1>          |    5.702|
EppWr          |DB<2>          |    5.293|
EppWr          |DB<3>          |    5.290|
EppWr          |DB<4>          |    5.854|
EppWr          |DB<5>          |    5.595|
EppWr          |DB<6>          |    6.413|
EppWr          |DB<7>          |    6.252|
---------------+---------------+---------+


Analysis completed Tue Jan 26 19:03:57 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



