<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_merlin_master_translator_171/sim/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_translator_171" />
 <file
   path="altera_merlin_slave_translator_171/sim/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_translator_171" />
 <file
   path="altera_merlin_master_agent_171/sim/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_master_agent_171" />
 <file
   path="altera_merlin_slave_agent_171/sim/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_171" />
 <file
   path="altera_merlin_slave_agent_171/sim/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_slave_agent_171" />
 <file
   path="altera_avalon_sc_fifo_171/sim/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="altera_avalon_sc_fifo_171" />
 <file
   path="altera_merlin_router_171/sim/address_decode_altera_merlin_router_171_w3toeyq.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_171" />
 <file
   path="altera_merlin_router_171/sim/address_decode_altera_merlin_router_171_bqlzivi.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_router_171" />
 <file
   path="altera_merlin_traffic_limiter_171/sim/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_171" />
 <file
   path="altera_merlin_traffic_limiter_171/sim/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_171" />
 <file
   path="altera_merlin_traffic_limiter_171/sim/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_171" />
 <file
   path="altera_merlin_traffic_limiter_171/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="altera_merlin_traffic_limiter_171" />
 <file
   path="altera_merlin_burst_adapter_171/sim/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_171" />
 <file
   path="altera_merlin_burst_adapter_171/sim/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_171" />
 <file
   path="altera_merlin_burst_adapter_171/sim/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_171" />
 <file
   path="altera_merlin_burst_adapter_171/sim/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_171" />
 <file
   path="altera_merlin_burst_adapter_171/sim/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_171" />
 <file
   path="altera_merlin_burst_adapter_171/sim/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_171" />
 <file
   path="altera_merlin_burst_adapter_171/sim/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_171" />
 <file
   path="altera_merlin_burst_adapter_171/sim/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_171" />
 <file
   path="altera_merlin_burst_adapter_171/sim/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_171" />
 <file
   path="altera_merlin_burst_adapter_171/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="altera_merlin_burst_adapter_171" />
 <file
   path="altera_merlin_demultiplexer_171/sim/address_decode_altera_merlin_demultiplexer_171_onh36ji.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_171" />
 <file
   path="altera_merlin_multiplexer_171/sim/address_decode_altera_merlin_multiplexer_171_fakbnaa.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_171" />
 <file
   path="altera_merlin_multiplexer_171/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_171" />
 <file
   path="altera_merlin_demultiplexer_171/sim/address_decode_altera_merlin_demultiplexer_171_7pyrkka.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_demultiplexer_171" />
 <file
   path="altera_merlin_multiplexer_171/sim/address_decode_altera_merlin_multiplexer_171_hwli37a.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_171" />
 <file
   path="altera_merlin_multiplexer_171/sim/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="altera_merlin_multiplexer_171" />
 <file
   path="altera_avalon_st_handshake_clock_crosser_171/sim/altera_avalon_st_handshake_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="altera_avalon_st_handshake_clock_crosser_171" />
 <file
   path="altera_avalon_st_handshake_clock_crosser_171/sim/altera_avalon_st_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="altera_avalon_st_handshake_clock_crosser_171" />
 <file
   path="altera_avalon_st_handshake_clock_crosser_171/sim/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="altera_avalon_st_handshake_clock_crosser_171" />
 <file
   path="altera_avalon_st_handshake_clock_crosser_171/sim/altera_std_synchronizer_nocut.v"
   type="SYSTEM_VERILOG"
   library="altera_avalon_st_handshake_clock_crosser_171" />
 <file
   path="altera_avalon_st_handshake_clock_crosser_171/sim/altera_avalon_st_handshake_clock_crosser.sdc"
   type="SDC_ENTITY"
   library="altera_avalon_st_handshake_clock_crosser_171" />
 <file
   path="error_adapter_171/sim/address_decode_error_adapter_171_nt3czwq.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_171" />
 <file
   path="altera_avalon_st_adapter_171/sim/address_decode_altera_avalon_st_adapter_171_yxzsrmq.v"
   type="VERILOG"
   library="altera_avalon_st_adapter_171"
   hasInlineConfiguration="true" />
 <file
   path="altera_mm_interconnect_171/sim/address_decode_altera_mm_interconnect_171_efl2mvi.v"
   type="VERILOG"
   library="altera_mm_interconnect_171"
   hasInlineConfiguration="true" />
 <file
   path="altera_reset_controller_171/sim/altera_reset_controller.v"
   type="VERILOG"
   library="altera_reset_controller_171" />
 <file
   path="altera_reset_controller_171/sim/altera_reset_synchronizer.v"
   type="VERILOG"
   library="altera_reset_controller_171" />
 <file
   path="altera_reset_controller_171/sim/altera_reset_controller.sdc"
   type="SDC_ENTITY"
   library="altera_reset_controller_171" />
 <file
   path="sim/address_decode.v"
   type="VERILOG"
   library="address_decode"
   hasInlineConfiguration="true" />
 <topLevel name="address_decode.address_decode" />
 <deviceFamily name="arria10" />
</simPackage>
