vlib work
vlog part2.v
vsim part2
log {/*}
add wave {/*}

#simple reset to get registers to 0

force {SW[9]} 0
force {KEY[0]} 0
run 5ns

force {SW[9]} 0
force {KEY[0]} 1
run 5ns