
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.176398                       # Number of seconds simulated
sim_ticks                                1176397947500                       # Number of ticks simulated
final_tick                               1176397947500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 810791                       # Simulator instruction rate (inst/s)
host_op_rate                                  1444167                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2456690570                       # Simulator tick rate (ticks/s)
host_mem_usage                                 678320                       # Number of bytes of host memory used
host_seconds                                   478.85                       # Real time elapsed on the host
sim_insts                                   388250911                       # Number of instructions simulated
sim_ops                                     691546201                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           43200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       281151488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          281194688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     51954560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        51954560                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          4392992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4393667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        811790                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             811790                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              36722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          238993521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             239030244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         36722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            36722                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        44164103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44164103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        44164103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             36722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         238993521                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            283194347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4393667                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     811790                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4393667                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   811790                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              280699328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  495360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51951168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               281194688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             51954560                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   7740                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    36                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            282571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            268107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            271709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            283187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            266532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            270073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            273455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            268689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            269916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            267817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           271206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           273276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           279301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           283335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           276358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           280395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             52098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             51666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             51844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             54378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             50225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             48254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             50199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             48462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             48534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             48148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            48388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            50780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            52169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            52461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            51748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            52383                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1176397764500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4393667                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               811790                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4385927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  47879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  47857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  47867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  47864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  47859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  47866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  47866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  48085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  48012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  47906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  47926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  48034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  47857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  47852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3767480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.295039                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.845978                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   124.521994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3422653     90.85%     90.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       232439      6.17%     97.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        20447      0.54%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12172      0.32%     97.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8693      0.23%     98.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10063      0.27%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9965      0.26%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7295      0.19%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43753      1.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3767480                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        47852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      91.655835                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     48.016243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    152.650166                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         42490     88.79%     88.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         4755      9.94%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          298      0.62%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          156      0.33%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           65      0.14%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           31      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           18      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           11      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            9      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            7      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         47852                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        47852                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.963492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.934383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.995646                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            24237     50.65%     50.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1503      3.14%     53.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            21742     45.44%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              362      0.76%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         47852                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  97878550000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            180114681250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                21929635000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22316.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41066.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       238.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        44.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    239.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1010204                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  419969                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 23.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.74                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     225993.18                       # Average gap between requests
system.mem_ctrls.pageHitRate                    27.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              14182023240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               7738207125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             17037625800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2638118160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          76836296160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         591621946515                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         186869556750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           896923773750                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            762.435084                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 307211263000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   39282360000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  829900018250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              14299913880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               7802532375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             17172417600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2621820960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          76836296160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         591911824860                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         186615277500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           897260083335                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            762.720965                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 306542806500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   39282360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  830568642500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.numCycles                       2352795893                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   388250911                       # Number of instructions committed
system.cpu.committedOps                     691546201                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             688202934                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                     8532383                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     62072668                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    688202934                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1421597812                       # number of times the integer registers were read
system.cpu.num_int_register_writes          553537887                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            367048022                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           204079666                       # number of times the CC registers were written
system.cpu.num_mem_refs                     211684892                       # number of memory refs
system.cpu.num_load_insts                   155894586                       # Number of load instructions
system.cpu.num_store_insts                   55790306                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2352795893                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          79360201                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.14%      0.14% # Class of executed instruction
system.cpu.op_class::IntAlu                 475735215     68.79%     68.93% # Class of executed instruction
system.cpu.op_class::IntMult                   903237      0.13%     69.06% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     69.06% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.33%     69.39% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.39% # Class of executed instruction
system.cpu.op_class::MemRead                155894586     22.54%     91.93% # Class of executed instruction
system.cpu.op_class::MemWrite                55790306      8.07%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  691546201                       # Class of executed instruction
system.cpu.dcache.tags.replacements           6752658                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2047.041424                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           204944314                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6754706                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.340967                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1264620250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2047.041424                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999532                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999532                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          598                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1045                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          311                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         430152748                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        430152748                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    149422229                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       149422229                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     55522085                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       55522085                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     204944314                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        204944314                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    204944314                       # number of overall hits
system.cpu.dcache.overall_hits::total       204944314                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      6486485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       6486485                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       268222                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       268222                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      6754707                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6754707                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      6754707                       # number of overall misses
system.cpu.dcache.overall_misses::total       6754707                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 427339475500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 427339475500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  16829663000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16829663000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 444169138500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 444169138500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 444169138500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 444169138500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    155908714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    155908714                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     55790307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     55790307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    211699021                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    211699021                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    211699021                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    211699021                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.041604                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.041604                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004808                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004808                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031907                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031907                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031907                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031907                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 65881.517571                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65881.517571                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62745.274437                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62745.274437                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 65756.980799                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65756.980799                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 65756.980799                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65756.980799                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1680183                       # number of writebacks
system.cpu.dcache.writebacks::total           1680183                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      6486485                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6486485                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       268222                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       268222                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      6754707                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6754707                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      6754707                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6754707                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 415998778500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 415998778500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  16363288000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16363288000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 432362066500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 432362066500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 432362066500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 432362066500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.041604                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.041604                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.031907                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031907                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.031907                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031907                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 64133.159716                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64133.159716                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 61006.509533                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61006.509533                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 64009.003869                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64009.003869                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 64009.003869                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64009.003869                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                21                       # number of replacements
system.cpu.icache.tags.tagsinuse           604.189522                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           526399353                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               676                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          778697.267751                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   604.189522                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.295014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.295014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          655                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          655                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.319824                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1052800734                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1052800734                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    526399353                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       526399353                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     526399353                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        526399353                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    526399353                       # number of overall hits
system.cpu.icache.overall_hits::total       526399353                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           676                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            676                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          676                       # number of overall misses
system.cpu.icache.overall_misses::total           676                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54555250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54555250                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54555250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54555250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54555250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54555250                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    526400029                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    526400029                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    526400029                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    526400029                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    526400029                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    526400029                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80703.032544                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80703.032544                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 80703.032544                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80703.032544                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 80703.032544                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80703.032544                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          676                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          676                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          676                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          676                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53251750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53251750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53251750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53251750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53251750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53251750                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78774.778107                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78774.778107                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78774.778107                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78774.778107                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78774.778107                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78774.778107                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   4499787                       # number of replacements
system.l2.tags.tagsinuse                 15856.385693                       # Cycle average of tags in use
system.l2.tags.total_refs                     3651085                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4516141                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.808452                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              330390915500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4279.094977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          2.259313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      11575.031403                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.261175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.706484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.967797                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16354                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          404                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3415                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9910                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2566                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998169                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13219929                       # Number of tag accesses
system.l2.tags.data_accesses                 13219929                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                    1                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data              2282971                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2282972                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1680183                       # number of Writeback hits
system.l2.Writeback_hits::total               1680183                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              78743                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 78743                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2361714                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2361715                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              2361714                       # number of overall hits
system.l2.overall_hits::total                 2361715                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                675                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            4203514                       # number of ReadReq misses
system.l2.ReadReq_misses::total               4204189                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data           189479                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              189479                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 675                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             4392993                       # number of demand (read+write) misses
system.l2.demand_misses::total                4393668                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                675                       # number of overall misses
system.l2.overall_misses::cpu.data            4392993                       # number of overall misses
system.l2.overall_misses::total               4393668                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     52565250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data 385541099000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    385593664250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  15268264500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15268264500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      52565250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  400809363500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     400861928750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     52565250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 400809363500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    400861928750                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              676                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          6486485                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             6487161                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1680183                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1680183                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         268222                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            268222                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               676                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           6754707                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6755383                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              676                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          6754707                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6755383                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.998521                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.648042                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.648078                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.706426                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.706426                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998521                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.650360                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.650395                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998521                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.650360                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.650395                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 77874.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 91718.761731                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 91716.538969                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 80580.246360                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80580.246360                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 77874.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91238.334206                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91236.281110                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 77874.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91238.334206                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91236.281110                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               811790                       # number of writebacks
system.l2.writebacks::total                    811790                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           675                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       4203514                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          4204189                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       189479                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         189479                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        4392993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4393668                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       4392993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4393668                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     44093250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data 331868142000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 331912235250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  12895132500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12895132500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     44093250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 344763274500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 344807367750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     44093250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 344763274500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 344807367750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.998521                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.648042                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.648078                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.706426                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.706426                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.650360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.650395                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.650360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.650395                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 65323.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 78950.169311                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 78947.981466                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 68055.734409                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68055.734409                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65323.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 78480.269488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78478.248186                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65323.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 78480.269488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78478.248186                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             4204188                       # Transaction distribution
system.membus.trans_dist::ReadResp            4204188                       # Transaction distribution
system.membus.trans_dist::Writeback            811790                       # Transaction distribution
system.membus.trans_dist::ReadExReq            189479                       # Transaction distribution
system.membus.trans_dist::ReadExResp           189479                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9599124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      9599124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9599124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    333149248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    333149248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               333149248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           5205457                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5205457    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5205457                       # Request fanout histogram
system.membus.reqLayer2.occupancy          8699940000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        24461240750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            6487161                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           6487160                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1680183                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           268222                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          268222                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15189596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15190948                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    539832896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              539876160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          8435566                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                8435566    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8435566                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5897966000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1158750                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10969565500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
