verilog xil_defaultlib --include "D:/XILINX_IDE/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../fir_coe20.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../fir_coe20.gen/sources_1/bd/design_1/ipshared/34f8/hdl" --include "../../../../fir_coe20.gen/sources_1/bd/design_1/ip/design_1_fir_ip_0_0/src/clk_wiz_0_1" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../bd/design_1/ip/design_1_fir_ip_0_0/src/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_fir_ip_0_0/src/clk_wiz_0_1/clk_wiz_0.v" \
"../../../bd/design_1/ipshared/1433/hdl/fir_ctrl.v" \
"../../../bd/design_1/ipshared/1433/hdl/fir_ip_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/1433/hdl/fir_ip_v1_0.v" \
"../../../bd/design_1/ip/design_1_fir_ip_0_0/sim/design_1_fir_ip_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
