{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667950639426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667950639426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 08 20:37:19 2022 " "Processing started: Tue Nov 08 20:37:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667950639426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667950639426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traba_2 -c traba_2_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off traba_2 -c traba_2_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667950639426 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667950639654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667950639654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traba_2_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traba_2_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traba_2_top-traba_2_top " "Found design unit 1: traba_2_top-traba_2_top" {  } { { "traba_2_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2_top.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667950647100 ""} { "Info" "ISGN_ENTITY_NAME" "1 traba_2_top " "Found entity 1: traba_2_top" {  } { { "traba_2_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2_top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667950647100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667950647100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traba_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traba_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traba_2-traba_2 " "Found design unit 1: traba_2-traba_2" {  } { { "traba_2.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667950647101 ""} { "Info" "ISGN_ENTITY_NAME" "1 traba_2 " "Found entity 1: traba_2" {  } { { "traba_2.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667950647101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667950647101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synchro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchro-synchro " "Found design unit 1: synchro-synchro" {  } { { "synchro.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/synchro.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667950647102 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchro " "Found entity 1: synchro" {  } { { "synchro.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/synchro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667950647102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667950647102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-debounce " "Found design unit 1: debounce-debounce" {  } { { "debounce.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/debounce.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667950647103 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/debounce.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667950647103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667950647103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-controle " "Found design unit 1: controle-controle" {  } { { "controle.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/controle.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667950647104 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/controle.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667950647104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667950647104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buzzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buzzer-buzzer " "Found design unit 1: buzzer-buzzer" {  } { { "buzzer.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/buzzer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667950647105 ""} { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/buzzer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667950647105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667950647105 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traba_2_top " "Elaborating entity \"traba_2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667950647125 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "buzzer_en traba_2_top.vhd(40) " "VHDL Signal Declaration warning at traba_2_top.vhd(40): used implicit default value for signal \"buzzer_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "traba_2_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2_top.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667950647126 "|traba_2_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prime_o traba_2_top.vhd(42) " "Verilog HDL or VHDL warning at traba_2_top.vhd(42): object \"prime_o\" assigned a value but never read" {  } { { "traba_2_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2_top.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667950647126 "|traba_2_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid_o traba_2_top.vhd(43) " "Verilog HDL or VHDL warning at traba_2_top.vhd(43): object \"valid_o\" assigned a value but never read" {  } { { "traba_2_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2_top.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1667950647127 "|traba_2_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "div traba_2_top.vhd(53) " "VHDL Signal Declaration warning at traba_2_top.vhd(53): used implicit default value for signal \"div\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "traba_2_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2_top.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667950647127 "|traba_2_top"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "btn1_deb traba_2_top.vhd(145) " "Can't resolve multiple constant drivers for net \"btn1_deb\" at traba_2_top.vhd(145)" {  } { { "traba_2_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2_top.vhd" 145 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667950647129 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "traba_2_top.vhd(69) " "Constant driver at traba_2_top.vhd(69)" {  } { { "traba_2_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2_top.vhd" 69 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667950647129 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "btn2_deb traba_2_top.vhd(153) " "Can't resolve multiple constant drivers for net \"btn2_deb\" at traba_2_top.vhd(153)" {  } { { "traba_2_top.vhd" "" { Text "D:/Projetos vhdl/projetos-vhdl/traba_2/traba_2_top.vhd" 153 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1667950647129 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667950647129 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667950647207 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 08 20:37:27 2022 " "Processing ended: Tue Nov 08 20:37:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667950647207 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667950647207 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667950647207 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667950647207 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667950647815 ""}
