// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
// Date        : Sat Dec  3 17:27:24 2016
// Host        : iaea-gft running 64-bit Ubuntu 16.04.1 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/raph/zed-design/hdmi/hdmi.srcs/sources_1/bd/system/ip/system_image_filter_0_1/system_image_filter_0_1_sim_netlist.v
// Design      : system_image_filter_0_1
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "system_image_filter_0_1,image_filter,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "image_filter,Vivado 2016.3" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module system_image_filter_0_1
   (s_axi_CONTROL_BUS_AWADDR,
    s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_AWREADY,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_WREADY,
    s_axi_CONTROL_BUS_BRESP,
    s_axi_CONTROL_BUS_BVALID,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_ARREADY,
    s_axi_CONTROL_BUS_RDATA,
    s_axi_CONTROL_BUS_RRESP,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    video_in_TVALID,
    video_in_TREADY,
    video_in_TDATA,
    video_in_TKEEP,
    video_in_TSTRB,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TID,
    video_in_TDEST,
    video_out_TVALID,
    video_out_TREADY,
    video_out_TDATA,
    video_out_TKEEP,
    video_out_TSTRB,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TID,
    video_out_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWADDR" *) input [7:0]s_axi_CONTROL_BUS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWVALID" *) input s_axi_CONTROL_BUS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWREADY" *) output s_axi_CONTROL_BUS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WDATA" *) input [31:0]s_axi_CONTROL_BUS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WSTRB" *) input [3:0]s_axi_CONTROL_BUS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WVALID" *) input s_axi_CONTROL_BUS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WREADY" *) output s_axi_CONTROL_BUS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BRESP" *) output [1:0]s_axi_CONTROL_BUS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BVALID" *) output s_axi_CONTROL_BUS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BREADY" *) input s_axi_CONTROL_BUS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARADDR" *) input [7:0]s_axi_CONTROL_BUS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARVALID" *) input s_axi_CONTROL_BUS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARREADY" *) output s_axi_CONTROL_BUS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RDATA" *) output [31:0]s_axi_CONTROL_BUS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RRESP" *) output [1:0]s_axi_CONTROL_BUS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RVALID" *) output s_axi_CONTROL_BUS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RREADY" *) input s_axi_CONTROL_BUS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TVALID" *) input video_in_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TREADY" *) output video_in_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TDATA" *) input [15:0]video_in_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TKEEP" *) input [1:0]video_in_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TSTRB" *) input [1:0]video_in_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TUSER" *) input [0:0]video_in_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TLAST" *) input [0:0]video_in_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TID" *) input [0:0]video_in_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_in TDEST" *) input [0:0]video_in_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TVALID" *) output video_out_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TREADY" *) input video_out_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TDATA" *) output [15:0]video_out_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TKEEP" *) output [1:0]video_out_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TSTRB" *) output [1:0]video_out_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TUSER" *) output [0:0]video_out_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TLAST" *) output [0:0]video_out_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TID" *) output [0:0]video_out_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 video_out TDEST" *) output [0:0]video_out_TDEST;

  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [7:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [7:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWREADY;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire [1:0]s_axi_CONTROL_BUS_BRESP;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire [1:0]s_axi_CONTROL_BUS_RRESP;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire s_axi_CONTROL_BUS_WREADY;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire [15:0]video_in_TDATA;
  wire [0:0]video_in_TDEST;
  wire [0:0]video_in_TID;
  wire [1:0]video_in_TKEEP;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire [1:0]video_in_TSTRB;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [15:0]video_out_TDATA;
  wire [0:0]video_out_TDEST;
  wire [0:0]video_out_TID;
  wire [1:0]video_out_TKEEP;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [1:0]video_out_TSTRB;
  wire [0:0]video_out_TUSER;
  wire video_out_TVALID;

  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_BUS_ADDR_WIDTH = "8" *) 
  (* C_S_AXI_CONTROL_BUS_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* ap_const_int64_8 = "8" *) 
  (* ap_const_lv16_0 = "16'b0000000000000000" *) 
  (* ap_const_lv2_0 = "2'b00" *) 
  system_image_filter_0_1_image_filter inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .s_axi_CONTROL_BUS_ARADDR(s_axi_CONTROL_BUS_ARADDR),
        .s_axi_CONTROL_BUS_ARREADY(s_axi_CONTROL_BUS_ARREADY),
        .s_axi_CONTROL_BUS_ARVALID(s_axi_CONTROL_BUS_ARVALID),
        .s_axi_CONTROL_BUS_AWADDR(s_axi_CONTROL_BUS_AWADDR),
        .s_axi_CONTROL_BUS_AWREADY(s_axi_CONTROL_BUS_AWREADY),
        .s_axi_CONTROL_BUS_AWVALID(s_axi_CONTROL_BUS_AWVALID),
        .s_axi_CONTROL_BUS_BREADY(s_axi_CONTROL_BUS_BREADY),
        .s_axi_CONTROL_BUS_BRESP(s_axi_CONTROL_BUS_BRESP),
        .s_axi_CONTROL_BUS_BVALID(s_axi_CONTROL_BUS_BVALID),
        .s_axi_CONTROL_BUS_RDATA(s_axi_CONTROL_BUS_RDATA),
        .s_axi_CONTROL_BUS_RREADY(s_axi_CONTROL_BUS_RREADY),
        .s_axi_CONTROL_BUS_RRESP(s_axi_CONTROL_BUS_RRESP),
        .s_axi_CONTROL_BUS_RVALID(s_axi_CONTROL_BUS_RVALID),
        .s_axi_CONTROL_BUS_WDATA(s_axi_CONTROL_BUS_WDATA),
        .s_axi_CONTROL_BUS_WREADY(s_axi_CONTROL_BUS_WREADY),
        .s_axi_CONTROL_BUS_WSTRB(s_axi_CONTROL_BUS_WSTRB),
        .s_axi_CONTROL_BUS_WVALID(s_axi_CONTROL_BUS_WVALID),
        .video_in_TDATA(video_in_TDATA),
        .video_in_TDEST(video_in_TDEST),
        .video_in_TID(video_in_TID),
        .video_in_TKEEP(video_in_TKEEP),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TREADY(video_in_TREADY),
        .video_in_TSTRB(video_in_TSTRB),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID),
        .video_out_TDATA(video_out_TDATA),
        .video_out_TDEST(video_out_TDEST),
        .video_out_TID(video_out_TID),
        .video_out_TKEEP(video_out_TKEEP),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TSTRB(video_out_TSTRB),
        .video_out_TUSER(video_out_TUSER),
        .video_out_TVALID(video_out_TVALID));
endmodule

(* ORIG_REF_NAME = "AXIvideo2Mat44" *) 
module system_image_filter_0_1_AXIvideo2Mat44
   (\rdata_reg[3] ,
    CO,
    Q,
    AXIvideo2Mat44_U0_img_0_data_stream_0_write,
    video_in_TREADY,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    D,
    ap_clk,
    ap_rst_n_inv,
    s_axi_CONTROL_BUS_ARADDR,
    video_in_TVALID,
    img_0_data_stream_1_full_n,
    img_0_data_stream_0_full_n,
    ap_rst_n,
    \int_cols_reg[10] ,
    \int_rows_reg[10] ,
    ap_condition_671,
    video_in_TLAST,
    video_in_TUSER,
    video_in_TDATA);
  output \rdata_reg[3] ;
  output [0:0]CO;
  output [1:0]Q;
  output AXIvideo2Mat44_U0_img_0_data_stream_0_write;
  output video_in_TREADY;
  output AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  output [7:0]D;
  input ap_clk;
  input ap_rst_n_inv;
  input [3:0]s_axi_CONTROL_BUS_ARADDR;
  input video_in_TVALID;
  input img_0_data_stream_1_full_n;
  input img_0_data_stream_0_full_n;
  input ap_rst_n;
  input [10:0]\int_cols_reg[10] ;
  input [10:0]\int_rows_reg[10] ;
  input ap_condition_671;
  input [0:0]video_in_TLAST;
  input [0:0]video_in_TUSER;
  input [7:0]video_in_TDATA;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire AXIvideo2Mat44_U0_img_0_data_stream_0_write;
  wire [0:0]CO;
  wire [7:0]D;
  wire [1:0]Q;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state7;
  wire [7:0]ap_NS_fsm;
  wire ap_NS_fsm327_in;
  wire ap_clk;
  wire ap_condition_671;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_0;
  wire ap_enable_reg_pp1_iter0_i_4_n_0;
  wire ap_enable_reg_pp1_iter0_i_5_n_0;
  wire ap_enable_reg_pp1_iter0_i_6_n_0;
  wire ap_enable_reg_pp1_iter0_i_7_n_0;
  wire ap_enable_reg_pp1_iter0_reg_i_2_n_0;
  wire ap_enable_reg_pp1_iter0_reg_i_2_n_1;
  wire ap_enable_reg_pp1_iter0_reg_i_2_n_2;
  wire ap_enable_reg_pp1_iter0_reg_i_2_n_3;
  wire ap_enable_reg_pp1_iter1_i_1_n_0;
  wire ap_enable_reg_pp1_iter1_reg_n_0;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_0;
  wire ap_enable_reg_pp2_iter0_i_2_n_0;
  wire ap_enable_reg_pp2_iter1_i_1_n_0;
  wire ap_enable_reg_pp2_iter1_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]axi_data_V1_i_i_i_i_reg_514;
  wire \axi_data_V1_i_i_i_i_reg_514[0]_i_1_n_0 ;
  wire \axi_data_V1_i_i_i_i_reg_514[1]_i_1_n_0 ;
  wire \axi_data_V1_i_i_i_i_reg_514[2]_i_1_n_0 ;
  wire \axi_data_V1_i_i_i_i_reg_514[3]_i_1_n_0 ;
  wire \axi_data_V1_i_i_i_i_reg_514[4]_i_1_n_0 ;
  wire \axi_data_V1_i_i_i_i_reg_514[5]_i_1_n_0 ;
  wire \axi_data_V1_i_i_i_i_reg_514[6]_i_1_n_0 ;
  wire \axi_data_V1_i_i_i_i_reg_514[7]_i_1_n_0 ;
  wire [7:0]axi_data_V_1_i_i_i_i_reg_569;
  wire \axi_data_V_1_i_i_i_i_reg_569[0]_i_1_n_0 ;
  wire \axi_data_V_1_i_i_i_i_reg_569[1]_i_1_n_0 ;
  wire \axi_data_V_1_i_i_i_i_reg_569[2]_i_1_n_0 ;
  wire \axi_data_V_1_i_i_i_i_reg_569[3]_i_1_n_0 ;
  wire \axi_data_V_1_i_i_i_i_reg_569[4]_i_1_n_0 ;
  wire \axi_data_V_1_i_i_i_i_reg_569[5]_i_1_n_0 ;
  wire \axi_data_V_1_i_i_i_i_reg_569[6]_i_1_n_0 ;
  wire \axi_data_V_1_i_i_i_i_reg_569[7]_i_1_n_0 ;
  wire [7:0]axi_data_V_3_i_i_i_i_reg_628;
  wire axi_last_V1_i_i_i_i_reg_504;
  wire \axi_last_V1_i_i_i_i_reg_504[0]_i_1_n_0 ;
  wire axi_last_V_2_i_i_i_i_phi_fu_585_p4;
  wire axi_last_V_3_i_i_i_i_reg_616;
  wire \axi_last_V_3_i_i_i_i_reg_616[0]_i_1_n_0 ;
  wire brmerge_i_i_i_i_fu_692_p2;
  wire \brmerge_i_i_i_i_reg_767[0]_i_1_n_0 ;
  wire \brmerge_i_i_i_i_reg_767_reg_n_0_[0] ;
  wire \eol_2_i_i_i_i_reg_605[0]_i_1_n_0 ;
  wire \eol_2_i_i_i_i_reg_605[0]_i_2_n_0 ;
  wire \eol_2_i_i_i_i_reg_605_reg_n_0_[0] ;
  wire eol_i_i_i_i_reg_546;
  wire \eol_i_i_i_i_reg_546_reg_n_0_[0] ;
  wire eol_reg_558;
  wire \eol_reg_558[0]_i_2_n_0 ;
  wire \eol_reg_558_reg_n_0_[0] ;
  wire \exitcond_i_i_i_i_reg_758[0]_i_1_n_0 ;
  wire \exitcond_i_i_i_i_reg_758_reg_n_0_[0] ;
  wire [10:0]i_V_fu_672_p2;
  wire [10:0]i_V_reg_753;
  wire \i_V_reg_753[10]_i_2_n_0 ;
  wire img_0_data_stream_0_full_n;
  wire img_0_data_stream_1_full_n;
  wire int_ap_start_i_4_n_0;
  wire int_ap_start_i_5_n_0;
  wire int_ap_start_i_6_n_0;
  wire int_ap_start_i_7_n_0;
  wire int_ap_start_reg_i_2_n_1;
  wire int_ap_start_reg_i_2_n_2;
  wire int_ap_start_reg_i_2_n_3;
  wire [10:0]\int_cols_reg[10] ;
  wire [10:0]\int_rows_reg[10] ;
  wire [10:0]j_V_fu_683_p2;
  wire [7:0]p_1_in;
  wire p_32_in;
  wire p_34_in;
  wire p_3_i_i_i_i_reg_535;
  wire p_3_i_i_i_i_reg_5350;
  wire \p_3_i_i_i_i_reg_535[10]_i_4_n_0 ;
  wire [10:0]p_3_i_i_i_i_reg_535_reg__0;
  wire p_49_in;
  wire [10:0]p_i_i_i_i_reg_524;
  wire \rdata_reg[3] ;
  wire [3:0]s_axi_CONTROL_BUS_ARADDR;
  wire sof_1_i_i_i_i_fu_176;
  wire \sof_1_i_i_i_i_fu_176[0]_i_1_n_0 ;
  wire [7:0]tmp_data_V_reg_729;
  wire tmp_last_V_reg_737;
  wire [7:0]video_in_TDATA;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire video_in_V_data_V_0_ack_in;
  wire video_in_V_data_V_0_ack_out;
  wire [7:0]video_in_V_data_V_0_data_out;
  wire video_in_V_data_V_0_load_A;
  wire video_in_V_data_V_0_load_B;
  wire [7:0]video_in_V_data_V_0_payload_A;
  wire [7:0]video_in_V_data_V_0_payload_B;
  wire video_in_V_data_V_0_sel;
  wire video_in_V_data_V_0_sel326_out;
  wire video_in_V_data_V_0_sel_rd_i_1_n_0;
  wire video_in_V_data_V_0_sel_wr;
  wire video_in_V_data_V_0_sel_wr_i_1_n_0;
  wire \video_in_V_data_V_0_state[0]_i_1_n_0 ;
  wire \video_in_V_data_V_0_state[1]_i_1_n_0 ;
  wire \video_in_V_data_V_0_state_reg_n_0_[0] ;
  wire [0:0]video_in_V_dest_V_0_state;
  wire \video_in_V_dest_V_0_state[0]_i_1_n_0 ;
  wire \video_in_V_dest_V_0_state[1]_i_1_n_0 ;
  wire \video_in_V_dest_V_0_state[1]_i_3_n_0 ;
  wire video_in_V_last_V_0_ack_in;
  wire video_in_V_last_V_0_data_out;
  wire video_in_V_last_V_0_payload_A;
  wire \video_in_V_last_V_0_payload_A[0]_i_1_n_0 ;
  wire video_in_V_last_V_0_payload_B;
  wire \video_in_V_last_V_0_payload_B[0]_i_1_n_0 ;
  wire video_in_V_last_V_0_sel;
  wire video_in_V_last_V_0_sel_rd_i_1_n_0;
  wire video_in_V_last_V_0_sel_wr;
  wire video_in_V_last_V_0_sel_wr_i_1_n_0;
  wire \video_in_V_last_V_0_state[0]_i_1_n_0 ;
  wire \video_in_V_last_V_0_state[1]_i_1_n_0 ;
  wire \video_in_V_last_V_0_state_reg_n_0_[0] ;
  wire video_in_V_user_V_0_ack_in;
  wire video_in_V_user_V_0_payload_A;
  wire \video_in_V_user_V_0_payload_A[0]_i_1_n_0 ;
  wire video_in_V_user_V_0_payload_B;
  wire \video_in_V_user_V_0_payload_B[0]_i_1_n_0 ;
  wire video_in_V_user_V_0_sel;
  wire video_in_V_user_V_0_sel_rd_i_1_n_0;
  wire video_in_V_user_V_0_sel_wr;
  wire video_in_V_user_V_0_sel_wr_i_1_n_0;
  wire \video_in_V_user_V_0_state[0]_i_1_n_0 ;
  wire \video_in_V_user_V_0_state[1]_i_1_n_0 ;
  wire \video_in_V_user_V_0_state_reg_n_0_[0] ;
  wire [3:0]NLW_ap_enable_reg_pp1_iter0_reg_i_2_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_start_reg_i_2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(axi_data_V_1_i_i_i_i_reg_569[0]),
        .I1(\brmerge_i_i_i_i_reg_767_reg_n_0_[0] ),
        .I2(video_in_V_data_V_0_payload_B[0]),
        .I3(video_in_V_data_V_0_sel),
        .I4(video_in_V_data_V_0_payload_A[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(axi_data_V_1_i_i_i_i_reg_569[1]),
        .I1(\brmerge_i_i_i_i_reg_767_reg_n_0_[0] ),
        .I2(video_in_V_data_V_0_payload_B[1]),
        .I3(video_in_V_data_V_0_sel),
        .I4(video_in_V_data_V_0_payload_A[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(axi_data_V_1_i_i_i_i_reg_569[2]),
        .I1(\brmerge_i_i_i_i_reg_767_reg_n_0_[0] ),
        .I2(video_in_V_data_V_0_payload_B[2]),
        .I3(video_in_V_data_V_0_sel),
        .I4(video_in_V_data_V_0_payload_A[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(axi_data_V_1_i_i_i_i_reg_569[3]),
        .I1(\brmerge_i_i_i_i_reg_767_reg_n_0_[0] ),
        .I2(video_in_V_data_V_0_payload_B[3]),
        .I3(video_in_V_data_V_0_sel),
        .I4(video_in_V_data_V_0_payload_A[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(axi_data_V_1_i_i_i_i_reg_569[4]),
        .I1(\brmerge_i_i_i_i_reg_767_reg_n_0_[0] ),
        .I2(video_in_V_data_V_0_payload_B[4]),
        .I3(video_in_V_data_V_0_sel),
        .I4(video_in_V_data_V_0_payload_A[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(axi_data_V_1_i_i_i_i_reg_569[5]),
        .I1(\brmerge_i_i_i_i_reg_767_reg_n_0_[0] ),
        .I2(video_in_V_data_V_0_payload_B[5]),
        .I3(video_in_V_data_V_0_sel),
        .I4(video_in_V_data_V_0_payload_A[5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(axi_data_V_1_i_i_i_i_reg_569[6]),
        .I1(\brmerge_i_i_i_i_reg_767_reg_n_0_[0] ),
        .I2(video_in_V_data_V_0_payload_B[6]),
        .I3(video_in_V_data_V_0_sel),
        .I4(video_in_V_data_V_0_payload_A[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(axi_data_V_1_i_i_i_i_reg_569[7]),
        .I1(\brmerge_i_i_i_i_reg_767_reg_n_0_[0] ),
        .I2(video_in_V_data_V_0_payload_B[7]),
        .I3(video_in_V_data_V_0_sel),
        .I4(video_in_V_data_V_0_payload_A[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(ap_condition_671),
        .I3(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF02A2AAAA)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(video_in_V_user_V_0_payload_A),
        .I2(video_in_V_user_V_0_sel),
        .I3(video_in_V_user_V_0_payload_B),
        .I4(\video_in_V_data_V_0_state_reg_n_0_[0] ),
        .I5(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(Q[0]),
        .I1(ap_condition_671),
        .O(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write));
  LUT5 #(
    .INIT(32'h80888000)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\video_in_V_data_V_0_state_reg_n_0_[0] ),
        .I2(video_in_V_user_V_0_payload_B),
        .I3(video_in_V_user_V_0_sel),
        .I4(video_in_V_user_V_0_payload_A),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state10),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hB0F0FFFFB0F0B0F0)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_NS_fsm327_in),
        .I4(CO),
        .I5(Q[1]),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_NS_fsm327_in),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ap_enable_reg_pp1_iter0),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'hFFFDDDDDDDDDDDDD)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_0),
        .I1(\exitcond_i_i_i_i_reg_758_reg_n_0_[0] ),
        .I2(\brmerge_i_i_i_i_reg_767_reg_n_0_[0] ),
        .I3(\video_in_V_data_V_0_state_reg_n_0_[0] ),
        .I4(img_0_data_stream_1_full_n),
        .I5(img_0_data_stream_0_full_n),
        .O(ap_NS_fsm327_in));
  LUT6 #(
    .INIT(64'hFFFFFFFF8C8C8CCC)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1_reg_n_0),
        .I3(\video_in_V_data_V_0_state_reg_n_0_[0] ),
        .I4(\eol_2_i_i_i_i_reg_605_reg_n_0_[0] ),
        .I5(ap_CS_fsm_state7),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h0000E000)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\eol_2_i_i_i_i_reg_605_reg_n_0_[0] ),
        .I1(\video_in_V_data_V_0_state_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(ap_enable_reg_pp2_iter0),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state10),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[1]),
        .I2(CO),
        .I3(ap_rst_n),
        .I4(ap_enable_reg_pp1_iter0_reg_i_2_n_0),
        .I5(p_34_in),
        .O(ap_enable_reg_pp1_iter0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter0_i_3
       (.I0(ap_NS_fsm327_in),
        .I1(ap_CS_fsm_pp1_stage0),
        .O(p_34_in));
  LUT4 #(
    .INIT(16'h9009)) 
    ap_enable_reg_pp1_iter0_i_4
       (.I0(p_3_i_i_i_i_reg_535_reg__0[9]),
        .I1(\int_cols_reg[10] [9]),
        .I2(\int_cols_reg[10] [10]),
        .I3(p_3_i_i_i_i_reg_535_reg__0[10]),
        .O(ap_enable_reg_pp1_iter0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ap_enable_reg_pp1_iter0_i_5
       (.I0(p_3_i_i_i_i_reg_535_reg__0[7]),
        .I1(\int_cols_reg[10] [7]),
        .I2(p_3_i_i_i_i_reg_535_reg__0[6]),
        .I3(\int_cols_reg[10] [6]),
        .I4(p_3_i_i_i_i_reg_535_reg__0[8]),
        .I5(\int_cols_reg[10] [8]),
        .O(ap_enable_reg_pp1_iter0_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ap_enable_reg_pp1_iter0_i_6
       (.I0(p_3_i_i_i_i_reg_535_reg__0[4]),
        .I1(\int_cols_reg[10] [4]),
        .I2(p_3_i_i_i_i_reg_535_reg__0[3]),
        .I3(\int_cols_reg[10] [3]),
        .I4(p_3_i_i_i_i_reg_535_reg__0[5]),
        .I5(\int_cols_reg[10] [5]),
        .O(ap_enable_reg_pp1_iter0_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ap_enable_reg_pp1_iter0_i_7
       (.I0(p_3_i_i_i_i_reg_535_reg__0[1]),
        .I1(\int_cols_reg[10] [1]),
        .I2(p_3_i_i_i_i_reg_535_reg__0[0]),
        .I3(\int_cols_reg[10] [0]),
        .I4(p_3_i_i_i_i_reg_535_reg__0[2]),
        .I5(\int_cols_reg[10] [2]),
        .O(ap_enable_reg_pp1_iter0_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  CARRY4 ap_enable_reg_pp1_iter0_reg_i_2
       (.CI(1'b0),
        .CO({ap_enable_reg_pp1_iter0_reg_i_2_n_0,ap_enable_reg_pp1_iter0_reg_i_2_n_1,ap_enable_reg_pp1_iter0_reg_i_2_n_2,ap_enable_reg_pp1_iter0_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_enable_reg_pp1_iter0_reg_i_2_O_UNCONNECTED[3:0]),
        .S({ap_enable_reg_pp1_iter0_i_4_n_0,ap_enable_reg_pp1_iter0_i_5_n_0,ap_enable_reg_pp1_iter0_i_6_n_0,ap_enable_reg_pp1_iter0_i_7_n_0}));
  LUT6 #(
    .INIT(64'hC0C0C0C0A000A0A0)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_enable_reg_pp1_iter1_reg_n_0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_rst_n),
        .I3(CO),
        .I4(Q[1]),
        .I5(p_34_in),
        .O(ap_enable_reg_pp1_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter1_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_CS_fsm_state7),
        .I2(ap_enable_reg_pp2_iter0_i_2_n_0),
        .O(ap_enable_reg_pp2_iter0_i_1_n_0));
  LUT6 #(
    .INIT(64'hDDDDD555DDDD5555)) 
    ap_enable_reg_pp2_iter0_i_2
       (.I0(ap_rst_n),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(ap_enable_reg_pp2_iter1_reg_n_0),
        .I3(\video_in_V_data_V_0_state_reg_n_0_[0] ),
        .I4(\eol_2_i_i_i_i_reg_605_reg_n_0_[0] ),
        .I5(video_in_V_last_V_0_data_out),
        .O(ap_enable_reg_pp2_iter0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(ap_enable_reg_pp2_iter1_reg_n_0),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_state7),
        .I4(p_32_in),
        .O(ap_enable_reg_pp2_iter1_i_1_n_0));
  LUT4 #(
    .INIT(16'hAAA2)) 
    ap_enable_reg_pp2_iter1_i_2
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_enable_reg_pp2_iter1_reg_n_0),
        .I2(\video_in_V_data_V_0_state_reg_n_0_[0] ),
        .I3(\eol_2_i_i_i_i_reg_605_reg_n_0_[0] ),
        .O(p_32_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter1_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_i_i_i_reg_514[0]_i_1 
       (.I0(tmp_data_V_reg_729[0]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_i_i_i_reg_628[0]),
        .O(\axi_data_V1_i_i_i_i_reg_514[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_i_i_i_reg_514[1]_i_1 
       (.I0(tmp_data_V_reg_729[1]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_i_i_i_reg_628[1]),
        .O(\axi_data_V1_i_i_i_i_reg_514[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_i_i_i_reg_514[2]_i_1 
       (.I0(tmp_data_V_reg_729[2]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_i_i_i_reg_628[2]),
        .O(\axi_data_V1_i_i_i_i_reg_514[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_i_i_i_reg_514[3]_i_1 
       (.I0(tmp_data_V_reg_729[3]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_i_i_i_reg_628[3]),
        .O(\axi_data_V1_i_i_i_i_reg_514[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_i_i_i_reg_514[4]_i_1 
       (.I0(tmp_data_V_reg_729[4]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_i_i_i_reg_628[4]),
        .O(\axi_data_V1_i_i_i_i_reg_514[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_i_i_i_reg_514[5]_i_1 
       (.I0(tmp_data_V_reg_729[5]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_i_i_i_reg_628[5]),
        .O(\axi_data_V1_i_i_i_i_reg_514[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_i_i_i_reg_514[6]_i_1 
       (.I0(tmp_data_V_reg_729[6]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_i_i_i_reg_628[6]),
        .O(\axi_data_V1_i_i_i_i_reg_514[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_i_i_i_reg_514[7]_i_1 
       (.I0(tmp_data_V_reg_729[7]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_i_i_i_reg_628[7]),
        .O(\axi_data_V1_i_i_i_i_reg_514[7]_i_1_n_0 ));
  FDRE \axi_data_V1_i_i_i_i_reg_514_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_i_i_i_reg_514[0]_i_1_n_0 ),
        .Q(axi_data_V1_i_i_i_i_reg_514[0]),
        .R(1'b0));
  FDRE \axi_data_V1_i_i_i_i_reg_514_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_i_i_i_reg_514[1]_i_1_n_0 ),
        .Q(axi_data_V1_i_i_i_i_reg_514[1]),
        .R(1'b0));
  FDRE \axi_data_V1_i_i_i_i_reg_514_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_i_i_i_reg_514[2]_i_1_n_0 ),
        .Q(axi_data_V1_i_i_i_i_reg_514[2]),
        .R(1'b0));
  FDRE \axi_data_V1_i_i_i_i_reg_514_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_i_i_i_reg_514[3]_i_1_n_0 ),
        .Q(axi_data_V1_i_i_i_i_reg_514[3]),
        .R(1'b0));
  FDRE \axi_data_V1_i_i_i_i_reg_514_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_i_i_i_reg_514[4]_i_1_n_0 ),
        .Q(axi_data_V1_i_i_i_i_reg_514[4]),
        .R(1'b0));
  FDRE \axi_data_V1_i_i_i_i_reg_514_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_i_i_i_reg_514[5]_i_1_n_0 ),
        .Q(axi_data_V1_i_i_i_i_reg_514[5]),
        .R(1'b0));
  FDRE \axi_data_V1_i_i_i_i_reg_514_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_i_i_i_reg_514[6]_i_1_n_0 ),
        .Q(axi_data_V1_i_i_i_i_reg_514[6]),
        .R(1'b0));
  FDRE \axi_data_V1_i_i_i_i_reg_514_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_i_i_i_reg_514[7]_i_1_n_0 ),
        .Q(axi_data_V1_i_i_i_i_reg_514[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_i_i_i_reg_569[0]_i_1 
       (.I0(axi_data_V_1_i_i_i_i_reg_569[0]),
        .I1(\brmerge_i_i_i_i_reg_767_reg_n_0_[0] ),
        .I2(video_in_V_data_V_0_data_out[0]),
        .I3(AXIvideo2Mat44_U0_img_0_data_stream_0_write),
        .I4(axi_data_V1_i_i_i_i_reg_514[0]),
        .O(\axi_data_V_1_i_i_i_i_reg_569[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_i_i_i_reg_569[1]_i_1 
       (.I0(axi_data_V_1_i_i_i_i_reg_569[1]),
        .I1(\brmerge_i_i_i_i_reg_767_reg_n_0_[0] ),
        .I2(video_in_V_data_V_0_data_out[1]),
        .I3(AXIvideo2Mat44_U0_img_0_data_stream_0_write),
        .I4(axi_data_V1_i_i_i_i_reg_514[1]),
        .O(\axi_data_V_1_i_i_i_i_reg_569[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_i_i_i_reg_569[2]_i_1 
       (.I0(axi_data_V_1_i_i_i_i_reg_569[2]),
        .I1(\brmerge_i_i_i_i_reg_767_reg_n_0_[0] ),
        .I2(video_in_V_data_V_0_data_out[2]),
        .I3(AXIvideo2Mat44_U0_img_0_data_stream_0_write),
        .I4(axi_data_V1_i_i_i_i_reg_514[2]),
        .O(\axi_data_V_1_i_i_i_i_reg_569[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_i_i_i_reg_569[3]_i_1 
       (.I0(axi_data_V_1_i_i_i_i_reg_569[3]),
        .I1(\brmerge_i_i_i_i_reg_767_reg_n_0_[0] ),
        .I2(video_in_V_data_V_0_data_out[3]),
        .I3(AXIvideo2Mat44_U0_img_0_data_stream_0_write),
        .I4(axi_data_V1_i_i_i_i_reg_514[3]),
        .O(\axi_data_V_1_i_i_i_i_reg_569[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_i_i_i_reg_569[4]_i_1 
       (.I0(axi_data_V_1_i_i_i_i_reg_569[4]),
        .I1(\brmerge_i_i_i_i_reg_767_reg_n_0_[0] ),
        .I2(video_in_V_data_V_0_data_out[4]),
        .I3(AXIvideo2Mat44_U0_img_0_data_stream_0_write),
        .I4(axi_data_V1_i_i_i_i_reg_514[4]),
        .O(\axi_data_V_1_i_i_i_i_reg_569[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_i_i_i_reg_569[5]_i_1 
       (.I0(axi_data_V_1_i_i_i_i_reg_569[5]),
        .I1(\brmerge_i_i_i_i_reg_767_reg_n_0_[0] ),
        .I2(video_in_V_data_V_0_data_out[5]),
        .I3(AXIvideo2Mat44_U0_img_0_data_stream_0_write),
        .I4(axi_data_V1_i_i_i_i_reg_514[5]),
        .O(\axi_data_V_1_i_i_i_i_reg_569[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_i_i_i_reg_569[6]_i_1 
       (.I0(axi_data_V_1_i_i_i_i_reg_569[6]),
        .I1(\brmerge_i_i_i_i_reg_767_reg_n_0_[0] ),
        .I2(video_in_V_data_V_0_data_out[6]),
        .I3(AXIvideo2Mat44_U0_img_0_data_stream_0_write),
        .I4(axi_data_V1_i_i_i_i_reg_514[6]),
        .O(\axi_data_V_1_i_i_i_i_reg_569[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_1_i_i_i_i_reg_569[7]_i_1 
       (.I0(axi_data_V_1_i_i_i_i_reg_569[7]),
        .I1(\brmerge_i_i_i_i_reg_767_reg_n_0_[0] ),
        .I2(video_in_V_data_V_0_data_out[7]),
        .I3(AXIvideo2Mat44_U0_img_0_data_stream_0_write),
        .I4(axi_data_V1_i_i_i_i_reg_514[7]),
        .O(\axi_data_V_1_i_i_i_i_reg_569[7]_i_1_n_0 ));
  FDRE \axi_data_V_1_i_i_i_i_reg_569_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_558),
        .D(\axi_data_V_1_i_i_i_i_reg_569[0]_i_1_n_0 ),
        .Q(axi_data_V_1_i_i_i_i_reg_569[0]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_i_i_i_reg_569_reg[1] 
       (.C(ap_clk),
        .CE(eol_reg_558),
        .D(\axi_data_V_1_i_i_i_i_reg_569[1]_i_1_n_0 ),
        .Q(axi_data_V_1_i_i_i_i_reg_569[1]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_i_i_i_reg_569_reg[2] 
       (.C(ap_clk),
        .CE(eol_reg_558),
        .D(\axi_data_V_1_i_i_i_i_reg_569[2]_i_1_n_0 ),
        .Q(axi_data_V_1_i_i_i_i_reg_569[2]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_i_i_i_reg_569_reg[3] 
       (.C(ap_clk),
        .CE(eol_reg_558),
        .D(\axi_data_V_1_i_i_i_i_reg_569[3]_i_1_n_0 ),
        .Q(axi_data_V_1_i_i_i_i_reg_569[3]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_i_i_i_reg_569_reg[4] 
       (.C(ap_clk),
        .CE(eol_reg_558),
        .D(\axi_data_V_1_i_i_i_i_reg_569[4]_i_1_n_0 ),
        .Q(axi_data_V_1_i_i_i_i_reg_569[4]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_i_i_i_reg_569_reg[5] 
       (.C(ap_clk),
        .CE(eol_reg_558),
        .D(\axi_data_V_1_i_i_i_i_reg_569[5]_i_1_n_0 ),
        .Q(axi_data_V_1_i_i_i_i_reg_569[5]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_i_i_i_reg_569_reg[6] 
       (.C(ap_clk),
        .CE(eol_reg_558),
        .D(\axi_data_V_1_i_i_i_i_reg_569[6]_i_1_n_0 ),
        .Q(axi_data_V_1_i_i_i_i_reg_569[6]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_i_i_i_reg_569_reg[7] 
       (.C(ap_clk),
        .CE(eol_reg_558),
        .D(\axi_data_V_1_i_i_i_i_reg_569[7]_i_1_n_0 ),
        .Q(axi_data_V_1_i_i_i_i_reg_569[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_i_i_i_reg_628[0]_i_1 
       (.I0(axi_data_V_1_i_i_i_i_reg_569[0]),
        .I1(ap_CS_fsm_state7),
        .I2(video_in_V_data_V_0_payload_B[0]),
        .I3(video_in_V_data_V_0_sel),
        .I4(video_in_V_data_V_0_payload_A[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_i_i_i_reg_628[1]_i_1 
       (.I0(axi_data_V_1_i_i_i_i_reg_569[1]),
        .I1(ap_CS_fsm_state7),
        .I2(video_in_V_data_V_0_payload_B[1]),
        .I3(video_in_V_data_V_0_sel),
        .I4(video_in_V_data_V_0_payload_A[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_i_i_i_reg_628[2]_i_1 
       (.I0(axi_data_V_1_i_i_i_i_reg_569[2]),
        .I1(ap_CS_fsm_state7),
        .I2(video_in_V_data_V_0_payload_B[2]),
        .I3(video_in_V_data_V_0_sel),
        .I4(video_in_V_data_V_0_payload_A[2]),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_i_i_i_reg_628[3]_i_1 
       (.I0(axi_data_V_1_i_i_i_i_reg_569[3]),
        .I1(ap_CS_fsm_state7),
        .I2(video_in_V_data_V_0_payload_B[3]),
        .I3(video_in_V_data_V_0_sel),
        .I4(video_in_V_data_V_0_payload_A[3]),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_i_i_i_reg_628[4]_i_1 
       (.I0(axi_data_V_1_i_i_i_i_reg_569[4]),
        .I1(ap_CS_fsm_state7),
        .I2(video_in_V_data_V_0_payload_B[4]),
        .I3(video_in_V_data_V_0_sel),
        .I4(video_in_V_data_V_0_payload_A[4]),
        .O(p_1_in[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_i_i_i_reg_628[5]_i_1 
       (.I0(axi_data_V_1_i_i_i_i_reg_569[5]),
        .I1(ap_CS_fsm_state7),
        .I2(video_in_V_data_V_0_payload_B[5]),
        .I3(video_in_V_data_V_0_sel),
        .I4(video_in_V_data_V_0_payload_A[5]),
        .O(p_1_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_i_i_i_reg_628[6]_i_1 
       (.I0(axi_data_V_1_i_i_i_i_reg_569[6]),
        .I1(ap_CS_fsm_state7),
        .I2(video_in_V_data_V_0_payload_B[6]),
        .I3(video_in_V_data_V_0_sel),
        .I4(video_in_V_data_V_0_payload_A[6]),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_i_i_i_reg_628[7]_i_1 
       (.I0(axi_data_V_1_i_i_i_i_reg_569[7]),
        .I1(ap_CS_fsm_state7),
        .I2(video_in_V_data_V_0_payload_B[7]),
        .I3(video_in_V_data_V_0_sel),
        .I4(video_in_V_data_V_0_payload_A[7]),
        .O(p_1_in[7]));
  FDRE \axi_data_V_3_i_i_i_i_reg_628_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_i_i_i_reg_605[0]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(axi_data_V_3_i_i_i_i_reg_628[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_i_i_i_reg_628_reg[1] 
       (.C(ap_clk),
        .CE(\eol_2_i_i_i_i_reg_605[0]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(axi_data_V_3_i_i_i_i_reg_628[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_i_i_i_reg_628_reg[2] 
       (.C(ap_clk),
        .CE(\eol_2_i_i_i_i_reg_605[0]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(axi_data_V_3_i_i_i_i_reg_628[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_i_i_i_reg_628_reg[3] 
       (.C(ap_clk),
        .CE(\eol_2_i_i_i_i_reg_605[0]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(axi_data_V_3_i_i_i_i_reg_628[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_i_i_i_reg_628_reg[4] 
       (.C(ap_clk),
        .CE(\eol_2_i_i_i_i_reg_605[0]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(axi_data_V_3_i_i_i_i_reg_628[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_i_i_i_reg_628_reg[5] 
       (.C(ap_clk),
        .CE(\eol_2_i_i_i_i_reg_605[0]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(axi_data_V_3_i_i_i_i_reg_628[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_i_i_i_reg_628_reg[6] 
       (.C(ap_clk),
        .CE(\eol_2_i_i_i_i_reg_605[0]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(axi_data_V_3_i_i_i_i_reg_628[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_i_i_i_reg_628_reg[7] 
       (.C(ap_clk),
        .CE(\eol_2_i_i_i_i_reg_605[0]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(axi_data_V_3_i_i_i_i_reg_628[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V1_i_i_i_i_reg_504[0]_i_1 
       (.I0(tmp_last_V_reg_737),
        .I1(ap_CS_fsm_state3),
        .I2(axi_last_V_3_i_i_i_i_reg_616),
        .O(\axi_last_V1_i_i_i_i_reg_504[0]_i_1_n_0 ));
  FDRE \axi_last_V1_i_i_i_i_reg_504_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_last_V1_i_i_i_i_reg_504[0]_i_1_n_0 ),
        .Q(axi_last_V1_i_i_i_i_reg_504),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_3_i_i_i_i_reg_616[0]_i_1 
       (.I0(\eol_reg_558_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(video_in_V_last_V_0_payload_B),
        .I3(video_in_V_last_V_0_sel),
        .I4(video_in_V_last_V_0_payload_A),
        .O(\axi_last_V_3_i_i_i_i_reg_616[0]_i_1_n_0 ));
  FDRE \axi_last_V_3_i_i_i_i_reg_616_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_i_i_i_reg_605[0]_i_1_n_0 ),
        .D(\axi_last_V_3_i_i_i_i_reg_616[0]_i_1_n_0 ),
        .Q(axi_last_V_3_i_i_i_i_reg_616),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \brmerge_i_i_i_i_reg_767[0]_i_1 
       (.I0(brmerge_i_i_i_i_fu_692_p2),
        .I1(p_34_in),
        .I2(ap_enable_reg_pp1_iter0_reg_i_2_n_0),
        .I3(\brmerge_i_i_i_i_reg_767_reg_n_0_[0] ),
        .O(\brmerge_i_i_i_i_reg_767[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEEEEEAEEEEEE)) 
    \brmerge_i_i_i_i_reg_767[0]_i_2 
       (.I0(sof_1_i_i_i_i_fu_176),
        .I1(\eol_i_i_i_i_reg_546_reg_n_0_[0] ),
        .I2(\exitcond_i_i_i_i_reg_758_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter1_reg_n_0),
        .I5(axi_last_V_2_i_i_i_i_phi_fu_585_p4),
        .O(brmerge_i_i_i_i_fu_692_p2));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \brmerge_i_i_i_i_reg_767[0]_i_3 
       (.I0(\eol_reg_558_reg_n_0_[0] ),
        .I1(\brmerge_i_i_i_i_reg_767_reg_n_0_[0] ),
        .I2(video_in_V_last_V_0_payload_B),
        .I3(video_in_V_last_V_0_sel),
        .I4(video_in_V_last_V_0_payload_A),
        .O(axi_last_V_2_i_i_i_i_phi_fu_585_p4));
  FDRE \brmerge_i_i_i_i_reg_767_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\brmerge_i_i_i_i_reg_767[0]_i_1_n_0 ),
        .Q(\brmerge_i_i_i_i_reg_767_reg_n_0_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \eol_2_i_i_i_i_reg_605[0]_i_1 
       (.I0(\eol_2_i_i_i_i_reg_605_reg_n_0_[0] ),
        .I1(\video_in_V_data_V_0_state_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp2_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp2_stage0),
        .I4(ap_CS_fsm_state7),
        .O(\eol_2_i_i_i_i_reg_605[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \eol_2_i_i_i_i_reg_605[0]_i_2 
       (.I0(\eol_i_i_i_i_reg_546_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(video_in_V_last_V_0_payload_B),
        .I3(video_in_V_last_V_0_sel),
        .I4(video_in_V_last_V_0_payload_A),
        .O(\eol_2_i_i_i_i_reg_605[0]_i_2_n_0 ));
  FDRE \eol_2_i_i_i_i_reg_605_reg[0] 
       (.C(ap_clk),
        .CE(\eol_2_i_i_i_i_reg_605[0]_i_1_n_0 ),
        .D(\eol_2_i_i_i_i_reg_605[0]_i_2_n_0 ),
        .Q(\eol_2_i_i_i_i_reg_605_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \eol_i_i_i_i_reg_546[0]_i_1 
       (.I0(AXIvideo2Mat44_U0_img_0_data_stream_0_write),
        .I1(video_in_V_last_V_0_payload_A),
        .I2(video_in_V_last_V_0_sel),
        .I3(video_in_V_last_V_0_payload_B),
        .I4(\brmerge_i_i_i_i_reg_767_reg_n_0_[0] ),
        .I5(\eol_reg_558_reg_n_0_[0] ),
        .O(eol_i_i_i_i_reg_546));
  FDRE \eol_i_i_i_i_reg_546_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_558),
        .D(eol_i_i_i_i_reg_546),
        .Q(\eol_i_i_i_i_reg_546_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \eol_reg_558[0]_i_1 
       (.I0(AXIvideo2Mat44_U0_img_0_data_stream_0_write),
        .I1(CO),
        .I2(Q[1]),
        .O(eol_reg_558));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \eol_reg_558[0]_i_2 
       (.I0(\eol_reg_558_reg_n_0_[0] ),
        .I1(\brmerge_i_i_i_i_reg_767_reg_n_0_[0] ),
        .I2(video_in_V_last_V_0_data_out),
        .I3(AXIvideo2Mat44_U0_img_0_data_stream_0_write),
        .I4(axi_last_V1_i_i_i_i_reg_504),
        .O(\eol_reg_558[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \eol_reg_558[0]_i_3 
       (.I0(ap_NS_fsm327_in),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\exitcond_i_i_i_i_reg_758_reg_n_0_[0] ),
        .O(AXIvideo2Mat44_U0_img_0_data_stream_0_write));
  FDRE \eol_reg_558_reg[0] 
       (.C(ap_clk),
        .CE(eol_reg_558),
        .D(\eol_reg_558[0]_i_2_n_0 ),
        .Q(\eol_reg_558_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_i_i_i_i_reg_758[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0_reg_i_2_n_0),
        .I1(p_34_in),
        .I2(\exitcond_i_i_i_i_reg_758_reg_n_0_[0] ),
        .O(\exitcond_i_i_i_i_reg_758[0]_i_1_n_0 ));
  FDRE \exitcond_i_i_i_i_reg_758_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_i_i_i_reg_758[0]_i_1_n_0 ),
        .Q(\exitcond_i_i_i_i_reg_758_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_753[0]_i_1 
       (.I0(p_i_i_i_i_reg_524[0]),
        .O(i_V_fu_672_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_V_reg_753[10]_i_1 
       (.I0(p_i_i_i_i_reg_524[8]),
        .I1(p_i_i_i_i_reg_524[6]),
        .I2(\i_V_reg_753[10]_i_2_n_0 ),
        .I3(p_i_i_i_i_reg_524[7]),
        .I4(p_i_i_i_i_reg_524[9]),
        .I5(p_i_i_i_i_reg_524[10]),
        .O(i_V_fu_672_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \i_V_reg_753[10]_i_2 
       (.I0(p_i_i_i_i_reg_524[5]),
        .I1(p_i_i_i_i_reg_524[3]),
        .I2(p_i_i_i_i_reg_524[1]),
        .I3(p_i_i_i_i_reg_524[0]),
        .I4(p_i_i_i_i_reg_524[2]),
        .I5(p_i_i_i_i_reg_524[4]),
        .O(\i_V_reg_753[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_753[1]_i_1 
       (.I0(p_i_i_i_i_reg_524[0]),
        .I1(p_i_i_i_i_reg_524[1]),
        .O(i_V_fu_672_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_V_reg_753[2]_i_1 
       (.I0(p_i_i_i_i_reg_524[0]),
        .I1(p_i_i_i_i_reg_524[1]),
        .I2(p_i_i_i_i_reg_524[2]),
        .O(i_V_fu_672_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_V_reg_753[3]_i_1 
       (.I0(p_i_i_i_i_reg_524[1]),
        .I1(p_i_i_i_i_reg_524[0]),
        .I2(p_i_i_i_i_reg_524[2]),
        .I3(p_i_i_i_i_reg_524[3]),
        .O(i_V_fu_672_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_753[4]_i_1 
       (.I0(p_i_i_i_i_reg_524[2]),
        .I1(p_i_i_i_i_reg_524[0]),
        .I2(p_i_i_i_i_reg_524[1]),
        .I3(p_i_i_i_i_reg_524[3]),
        .I4(p_i_i_i_i_reg_524[4]),
        .O(i_V_fu_672_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_V_reg_753[5]_i_1 
       (.I0(p_i_i_i_i_reg_524[3]),
        .I1(p_i_i_i_i_reg_524[1]),
        .I2(p_i_i_i_i_reg_524[0]),
        .I3(p_i_i_i_i_reg_524[2]),
        .I4(p_i_i_i_i_reg_524[4]),
        .I5(p_i_i_i_i_reg_524[5]),
        .O(i_V_fu_672_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_753[6]_i_1 
       (.I0(\i_V_reg_753[10]_i_2_n_0 ),
        .I1(p_i_i_i_i_reg_524[6]),
        .O(i_V_fu_672_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_V_reg_753[7]_i_1 
       (.I0(\i_V_reg_753[10]_i_2_n_0 ),
        .I1(p_i_i_i_i_reg_524[6]),
        .I2(p_i_i_i_i_reg_524[7]),
        .O(i_V_fu_672_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_V_reg_753[8]_i_1 
       (.I0(p_i_i_i_i_reg_524[6]),
        .I1(\i_V_reg_753[10]_i_2_n_0 ),
        .I2(p_i_i_i_i_reg_524[7]),
        .I3(p_i_i_i_i_reg_524[8]),
        .O(i_V_fu_672_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_753[9]_i_1 
       (.I0(p_i_i_i_i_reg_524[7]),
        .I1(\i_V_reg_753[10]_i_2_n_0 ),
        .I2(p_i_i_i_i_reg_524[6]),
        .I3(p_i_i_i_i_reg_524[8]),
        .I4(p_i_i_i_i_reg_524[9]),
        .O(i_V_fu_672_p2[9]));
  FDRE \i_V_reg_753_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_672_p2[0]),
        .Q(i_V_reg_753[0]),
        .R(1'b0));
  FDRE \i_V_reg_753_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_672_p2[10]),
        .Q(i_V_reg_753[10]),
        .R(1'b0));
  FDRE \i_V_reg_753_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_672_p2[1]),
        .Q(i_V_reg_753[1]),
        .R(1'b0));
  FDRE \i_V_reg_753_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_672_p2[2]),
        .Q(i_V_reg_753[2]),
        .R(1'b0));
  FDRE \i_V_reg_753_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_672_p2[3]),
        .Q(i_V_reg_753[3]),
        .R(1'b0));
  FDRE \i_V_reg_753_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_672_p2[4]),
        .Q(i_V_reg_753[4]),
        .R(1'b0));
  FDRE \i_V_reg_753_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_672_p2[5]),
        .Q(i_V_reg_753[5]),
        .R(1'b0));
  FDRE \i_V_reg_753_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_672_p2[6]),
        .Q(i_V_reg_753[6]),
        .R(1'b0));
  FDRE \i_V_reg_753_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_672_p2[7]),
        .Q(i_V_reg_753[7]),
        .R(1'b0));
  FDRE \i_V_reg_753_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_672_p2[8]),
        .Q(i_V_reg_753[8]),
        .R(1'b0));
  FDRE \i_V_reg_753_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_672_p2[9]),
        .Q(i_V_reg_753[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_start_i_4
       (.I0(p_i_i_i_i_reg_524[9]),
        .I1(\int_rows_reg[10] [9]),
        .I2(\int_rows_reg[10] [10]),
        .I3(p_i_i_i_i_reg_524[10]),
        .O(int_ap_start_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_5
       (.I0(p_i_i_i_i_reg_524[7]),
        .I1(\int_rows_reg[10] [7]),
        .I2(p_i_i_i_i_reg_524[6]),
        .I3(\int_rows_reg[10] [6]),
        .I4(\int_rows_reg[10] [8]),
        .I5(p_i_i_i_i_reg_524[8]),
        .O(int_ap_start_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_6
       (.I0(p_i_i_i_i_reg_524[4]),
        .I1(\int_rows_reg[10] [4]),
        .I2(p_i_i_i_i_reg_524[3]),
        .I3(\int_rows_reg[10] [3]),
        .I4(\int_rows_reg[10] [5]),
        .I5(p_i_i_i_i_reg_524[5]),
        .O(int_ap_start_i_6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_start_i_7
       (.I0(p_i_i_i_i_reg_524[1]),
        .I1(\int_rows_reg[10] [1]),
        .I2(p_i_i_i_i_reg_524[0]),
        .I3(\int_rows_reg[10] [0]),
        .I4(\int_rows_reg[10] [2]),
        .I5(p_i_i_i_i_reg_524[2]),
        .O(int_ap_start_i_7_n_0));
  CARRY4 int_ap_start_reg_i_2
       (.CI(1'b0),
        .CO({CO,int_ap_start_reg_i_2_n_1,int_ap_start_reg_i_2_n_2,int_ap_start_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_start_reg_i_2_O_UNCONNECTED[3:0]),
        .S({int_ap_start_i_4_n_0,int_ap_start_i_5_n_0,int_ap_start_i_6_n_0,int_ap_start_i_7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    \p_3_i_i_i_i_reg_535[0]_i_1 
       (.I0(p_3_i_i_i_i_reg_535_reg__0[0]),
        .O(j_V_fu_683_p2[0]));
  LUT5 #(
    .INIT(32'h00BF0000)) 
    \p_3_i_i_i_i_reg_535[10]_i_1 
       (.I0(ap_enable_reg_pp1_iter0_reg_i_2_n_0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(p_34_in),
        .I3(CO),
        .I4(Q[1]),
        .O(p_3_i_i_i_i_reg_535));
  LUT3 #(
    .INIT(8'h40)) 
    \p_3_i_i_i_i_reg_535[10]_i_2 
       (.I0(ap_enable_reg_pp1_iter0_reg_i_2_n_0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(p_34_in),
        .O(p_3_i_i_i_i_reg_5350));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \p_3_i_i_i_i_reg_535[10]_i_3 
       (.I0(p_3_i_i_i_i_reg_535_reg__0[8]),
        .I1(p_3_i_i_i_i_reg_535_reg__0[6]),
        .I2(\p_3_i_i_i_i_reg_535[10]_i_4_n_0 ),
        .I3(p_3_i_i_i_i_reg_535_reg__0[7]),
        .I4(p_3_i_i_i_i_reg_535_reg__0[9]),
        .I5(p_3_i_i_i_i_reg_535_reg__0[10]),
        .O(j_V_fu_683_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \p_3_i_i_i_i_reg_535[10]_i_4 
       (.I0(p_3_i_i_i_i_reg_535_reg__0[5]),
        .I1(p_3_i_i_i_i_reg_535_reg__0[3]),
        .I2(p_3_i_i_i_i_reg_535_reg__0[1]),
        .I3(p_3_i_i_i_i_reg_535_reg__0[0]),
        .I4(p_3_i_i_i_i_reg_535_reg__0[2]),
        .I5(p_3_i_i_i_i_reg_535_reg__0[4]),
        .O(\p_3_i_i_i_i_reg_535[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_3_i_i_i_i_reg_535[1]_i_1 
       (.I0(p_3_i_i_i_i_reg_535_reg__0[0]),
        .I1(p_3_i_i_i_i_reg_535_reg__0[1]),
        .O(j_V_fu_683_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \p_3_i_i_i_i_reg_535[2]_i_1 
       (.I0(p_3_i_i_i_i_reg_535_reg__0[0]),
        .I1(p_3_i_i_i_i_reg_535_reg__0[1]),
        .I2(p_3_i_i_i_i_reg_535_reg__0[2]),
        .O(j_V_fu_683_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_3_i_i_i_i_reg_535[3]_i_1 
       (.I0(p_3_i_i_i_i_reg_535_reg__0[1]),
        .I1(p_3_i_i_i_i_reg_535_reg__0[0]),
        .I2(p_3_i_i_i_i_reg_535_reg__0[2]),
        .I3(p_3_i_i_i_i_reg_535_reg__0[3]),
        .O(j_V_fu_683_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p_3_i_i_i_i_reg_535[4]_i_1 
       (.I0(p_3_i_i_i_i_reg_535_reg__0[2]),
        .I1(p_3_i_i_i_i_reg_535_reg__0[0]),
        .I2(p_3_i_i_i_i_reg_535_reg__0[1]),
        .I3(p_3_i_i_i_i_reg_535_reg__0[3]),
        .I4(p_3_i_i_i_i_reg_535_reg__0[4]),
        .O(j_V_fu_683_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \p_3_i_i_i_i_reg_535[5]_i_1 
       (.I0(p_3_i_i_i_i_reg_535_reg__0[3]),
        .I1(p_3_i_i_i_i_reg_535_reg__0[1]),
        .I2(p_3_i_i_i_i_reg_535_reg__0[0]),
        .I3(p_3_i_i_i_i_reg_535_reg__0[2]),
        .I4(p_3_i_i_i_i_reg_535_reg__0[4]),
        .I5(p_3_i_i_i_i_reg_535_reg__0[5]),
        .O(j_V_fu_683_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_3_i_i_i_i_reg_535[6]_i_1 
       (.I0(\p_3_i_i_i_i_reg_535[10]_i_4_n_0 ),
        .I1(p_3_i_i_i_i_reg_535_reg__0[6]),
        .O(j_V_fu_683_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \p_3_i_i_i_i_reg_535[7]_i_1 
       (.I0(\p_3_i_i_i_i_reg_535[10]_i_4_n_0 ),
        .I1(p_3_i_i_i_i_reg_535_reg__0[6]),
        .I2(p_3_i_i_i_i_reg_535_reg__0[7]),
        .O(j_V_fu_683_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_3_i_i_i_i_reg_535[8]_i_1 
       (.I0(p_3_i_i_i_i_reg_535_reg__0[6]),
        .I1(\p_3_i_i_i_i_reg_535[10]_i_4_n_0 ),
        .I2(p_3_i_i_i_i_reg_535_reg__0[7]),
        .I3(p_3_i_i_i_i_reg_535_reg__0[8]),
        .O(j_V_fu_683_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p_3_i_i_i_i_reg_535[9]_i_1 
       (.I0(p_3_i_i_i_i_reg_535_reg__0[7]),
        .I1(\p_3_i_i_i_i_reg_535[10]_i_4_n_0 ),
        .I2(p_3_i_i_i_i_reg_535_reg__0[6]),
        .I3(p_3_i_i_i_i_reg_535_reg__0[8]),
        .I4(p_3_i_i_i_i_reg_535_reg__0[9]),
        .O(j_V_fu_683_p2[9]));
  FDRE \p_3_i_i_i_i_reg_535_reg[0] 
       (.C(ap_clk),
        .CE(p_3_i_i_i_i_reg_5350),
        .D(j_V_fu_683_p2[0]),
        .Q(p_3_i_i_i_i_reg_535_reg__0[0]),
        .R(p_3_i_i_i_i_reg_535));
  FDRE \p_3_i_i_i_i_reg_535_reg[10] 
       (.C(ap_clk),
        .CE(p_3_i_i_i_i_reg_5350),
        .D(j_V_fu_683_p2[10]),
        .Q(p_3_i_i_i_i_reg_535_reg__0[10]),
        .R(p_3_i_i_i_i_reg_535));
  FDRE \p_3_i_i_i_i_reg_535_reg[1] 
       (.C(ap_clk),
        .CE(p_3_i_i_i_i_reg_5350),
        .D(j_V_fu_683_p2[1]),
        .Q(p_3_i_i_i_i_reg_535_reg__0[1]),
        .R(p_3_i_i_i_i_reg_535));
  FDRE \p_3_i_i_i_i_reg_535_reg[2] 
       (.C(ap_clk),
        .CE(p_3_i_i_i_i_reg_5350),
        .D(j_V_fu_683_p2[2]),
        .Q(p_3_i_i_i_i_reg_535_reg__0[2]),
        .R(p_3_i_i_i_i_reg_535));
  FDRE \p_3_i_i_i_i_reg_535_reg[3] 
       (.C(ap_clk),
        .CE(p_3_i_i_i_i_reg_5350),
        .D(j_V_fu_683_p2[3]),
        .Q(p_3_i_i_i_i_reg_535_reg__0[3]),
        .R(p_3_i_i_i_i_reg_535));
  FDRE \p_3_i_i_i_i_reg_535_reg[4] 
       (.C(ap_clk),
        .CE(p_3_i_i_i_i_reg_5350),
        .D(j_V_fu_683_p2[4]),
        .Q(p_3_i_i_i_i_reg_535_reg__0[4]),
        .R(p_3_i_i_i_i_reg_535));
  FDRE \p_3_i_i_i_i_reg_535_reg[5] 
       (.C(ap_clk),
        .CE(p_3_i_i_i_i_reg_5350),
        .D(j_V_fu_683_p2[5]),
        .Q(p_3_i_i_i_i_reg_535_reg__0[5]),
        .R(p_3_i_i_i_i_reg_535));
  FDRE \p_3_i_i_i_i_reg_535_reg[6] 
       (.C(ap_clk),
        .CE(p_3_i_i_i_i_reg_5350),
        .D(j_V_fu_683_p2[6]),
        .Q(p_3_i_i_i_i_reg_535_reg__0[6]),
        .R(p_3_i_i_i_i_reg_535));
  FDRE \p_3_i_i_i_i_reg_535_reg[7] 
       (.C(ap_clk),
        .CE(p_3_i_i_i_i_reg_5350),
        .D(j_V_fu_683_p2[7]),
        .Q(p_3_i_i_i_i_reg_535_reg__0[7]),
        .R(p_3_i_i_i_i_reg_535));
  FDRE \p_3_i_i_i_i_reg_535_reg[8] 
       (.C(ap_clk),
        .CE(p_3_i_i_i_i_reg_5350),
        .D(j_V_fu_683_p2[8]),
        .Q(p_3_i_i_i_i_reg_535_reg__0[8]),
        .R(p_3_i_i_i_i_reg_535));
  FDRE \p_3_i_i_i_i_reg_535_reg[9] 
       (.C(ap_clk),
        .CE(p_3_i_i_i_i_reg_5350),
        .D(j_V_fu_683_p2[9]),
        .Q(p_3_i_i_i_i_reg_535_reg__0[9]),
        .R(p_3_i_i_i_i_reg_535));
  FDRE \p_i_i_i_i_reg_524_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_753[0]),
        .Q(p_i_i_i_i_reg_524[0]),
        .R(ap_CS_fsm_state3));
  FDRE \p_i_i_i_i_reg_524_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_753[10]),
        .Q(p_i_i_i_i_reg_524[10]),
        .R(ap_CS_fsm_state3));
  FDRE \p_i_i_i_i_reg_524_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_753[1]),
        .Q(p_i_i_i_i_reg_524[1]),
        .R(ap_CS_fsm_state3));
  FDRE \p_i_i_i_i_reg_524_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_753[2]),
        .Q(p_i_i_i_i_reg_524[2]),
        .R(ap_CS_fsm_state3));
  FDRE \p_i_i_i_i_reg_524_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_753[3]),
        .Q(p_i_i_i_i_reg_524[3]),
        .R(ap_CS_fsm_state3));
  FDRE \p_i_i_i_i_reg_524_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_753[4]),
        .Q(p_i_i_i_i_reg_524[4]),
        .R(ap_CS_fsm_state3));
  FDRE \p_i_i_i_i_reg_524_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_753[5]),
        .Q(p_i_i_i_i_reg_524[5]),
        .R(ap_CS_fsm_state3));
  FDRE \p_i_i_i_i_reg_524_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_753[6]),
        .Q(p_i_i_i_i_reg_524[6]),
        .R(ap_CS_fsm_state3));
  FDRE \p_i_i_i_i_reg_524_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_753[7]),
        .Q(p_i_i_i_i_reg_524[7]),
        .R(ap_CS_fsm_state3));
  FDRE \p_i_i_i_i_reg_524_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_753[8]),
        .Q(p_i_i_i_i_reg_524[8]),
        .R(ap_CS_fsm_state3));
  FDRE \p_i_i_i_i_reg_524_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_753[9]),
        .Q(p_i_i_i_i_reg_524[9]),
        .R(ap_CS_fsm_state3));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rdata[3]_i_2 
       (.I0(CO),
        .I1(Q[1]),
        .I2(s_axi_CONTROL_BUS_ARADDR[1]),
        .I3(s_axi_CONTROL_BUS_ARADDR[0]),
        .I4(s_axi_CONTROL_BUS_ARADDR[2]),
        .I5(s_axi_CONTROL_BUS_ARADDR[3]),
        .O(\rdata_reg[3] ));
  LUT5 #(
    .INIT(32'hBFBFBF00)) 
    \sof_1_i_i_i_i_fu_176[0]_i_1 
       (.I0(ap_enable_reg_pp1_iter0_reg_i_2_n_0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(p_34_in),
        .I3(sof_1_i_i_i_i_fu_176),
        .I4(ap_CS_fsm_state3),
        .O(\sof_1_i_i_i_i_fu_176[0]_i_1_n_0 ));
  FDRE \sof_1_i_i_i_i_fu_176_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_1_i_i_i_i_fu_176[0]_i_1_n_0 ),
        .Q(sof_1_i_i_i_i_fu_176),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_729[0]_i_1 
       (.I0(video_in_V_data_V_0_payload_B[0]),
        .I1(video_in_V_data_V_0_sel),
        .I2(video_in_V_data_V_0_payload_A[0]),
        .O(video_in_V_data_V_0_data_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_729[1]_i_1 
       (.I0(video_in_V_data_V_0_payload_B[1]),
        .I1(video_in_V_data_V_0_sel),
        .I2(video_in_V_data_V_0_payload_A[1]),
        .O(video_in_V_data_V_0_data_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_729[2]_i_1 
       (.I0(video_in_V_data_V_0_payload_B[2]),
        .I1(video_in_V_data_V_0_sel),
        .I2(video_in_V_data_V_0_payload_A[2]),
        .O(video_in_V_data_V_0_data_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_729[3]_i_1 
       (.I0(video_in_V_data_V_0_payload_B[3]),
        .I1(video_in_V_data_V_0_sel),
        .I2(video_in_V_data_V_0_payload_A[3]),
        .O(video_in_V_data_V_0_data_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_729[4]_i_1 
       (.I0(video_in_V_data_V_0_payload_B[4]),
        .I1(video_in_V_data_V_0_sel),
        .I2(video_in_V_data_V_0_payload_A[4]),
        .O(video_in_V_data_V_0_data_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_729[5]_i_1 
       (.I0(video_in_V_data_V_0_payload_B[5]),
        .I1(video_in_V_data_V_0_sel),
        .I2(video_in_V_data_V_0_payload_A[5]),
        .O(video_in_V_data_V_0_data_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_729[6]_i_1 
       (.I0(video_in_V_data_V_0_payload_B[6]),
        .I1(video_in_V_data_V_0_sel),
        .I2(video_in_V_data_V_0_payload_A[6]),
        .O(video_in_V_data_V_0_data_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_729[7]_i_1 
       (.I0(video_in_V_data_V_0_payload_B[7]),
        .I1(video_in_V_data_V_0_sel),
        .I2(video_in_V_data_V_0_payload_A[7]),
        .O(video_in_V_data_V_0_data_out[7]));
  FDRE \tmp_data_V_reg_729_reg[0] 
       (.C(ap_clk),
        .CE(video_in_V_data_V_0_sel326_out),
        .D(video_in_V_data_V_0_data_out[0]),
        .Q(tmp_data_V_reg_729[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_729_reg[1] 
       (.C(ap_clk),
        .CE(video_in_V_data_V_0_sel326_out),
        .D(video_in_V_data_V_0_data_out[1]),
        .Q(tmp_data_V_reg_729[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_729_reg[2] 
       (.C(ap_clk),
        .CE(video_in_V_data_V_0_sel326_out),
        .D(video_in_V_data_V_0_data_out[2]),
        .Q(tmp_data_V_reg_729[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_729_reg[3] 
       (.C(ap_clk),
        .CE(video_in_V_data_V_0_sel326_out),
        .D(video_in_V_data_V_0_data_out[3]),
        .Q(tmp_data_V_reg_729[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_729_reg[4] 
       (.C(ap_clk),
        .CE(video_in_V_data_V_0_sel326_out),
        .D(video_in_V_data_V_0_data_out[4]),
        .Q(tmp_data_V_reg_729[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_729_reg[5] 
       (.C(ap_clk),
        .CE(video_in_V_data_V_0_sel326_out),
        .D(video_in_V_data_V_0_data_out[5]),
        .Q(tmp_data_V_reg_729[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_729_reg[6] 
       (.C(ap_clk),
        .CE(video_in_V_data_V_0_sel326_out),
        .D(video_in_V_data_V_0_data_out[6]),
        .Q(tmp_data_V_reg_729[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_729_reg[7] 
       (.C(ap_clk),
        .CE(video_in_V_data_V_0_sel326_out),
        .D(video_in_V_data_V_0_data_out[7]),
        .Q(tmp_data_V_reg_729[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_last_V_reg_737[0]_i_1 
       (.I0(\video_in_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state2),
        .O(video_in_V_data_V_0_sel326_out));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_last_V_reg_737[0]_i_2 
       (.I0(video_in_V_last_V_0_payload_B),
        .I1(video_in_V_last_V_0_sel),
        .I2(video_in_V_last_V_0_payload_A),
        .O(video_in_V_last_V_0_data_out));
  FDRE \tmp_last_V_reg_737_reg[0] 
       (.C(ap_clk),
        .CE(video_in_V_data_V_0_sel326_out),
        .D(video_in_V_last_V_0_data_out),
        .Q(tmp_last_V_reg_737),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0D)) 
    \video_in_V_data_V_0_payload_A[7]_i_1 
       (.I0(\video_in_V_data_V_0_state_reg_n_0_[0] ),
        .I1(video_in_V_data_V_0_ack_in),
        .I2(video_in_V_data_V_0_sel_wr),
        .O(video_in_V_data_V_0_load_A));
  FDRE \video_in_V_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(video_in_V_data_V_0_load_A),
        .D(video_in_TDATA[0]),
        .Q(video_in_V_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \video_in_V_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(video_in_V_data_V_0_load_A),
        .D(video_in_TDATA[1]),
        .Q(video_in_V_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \video_in_V_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(video_in_V_data_V_0_load_A),
        .D(video_in_TDATA[2]),
        .Q(video_in_V_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \video_in_V_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(video_in_V_data_V_0_load_A),
        .D(video_in_TDATA[3]),
        .Q(video_in_V_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \video_in_V_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(video_in_V_data_V_0_load_A),
        .D(video_in_TDATA[4]),
        .Q(video_in_V_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \video_in_V_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(video_in_V_data_V_0_load_A),
        .D(video_in_TDATA[5]),
        .Q(video_in_V_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \video_in_V_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(video_in_V_data_V_0_load_A),
        .D(video_in_TDATA[6]),
        .Q(video_in_V_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \video_in_V_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(video_in_V_data_V_0_load_A),
        .D(video_in_TDATA[7]),
        .Q(video_in_V_data_V_0_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \video_in_V_data_V_0_payload_B[7]_i_1 
       (.I0(video_in_V_data_V_0_sel_wr),
        .I1(\video_in_V_data_V_0_state_reg_n_0_[0] ),
        .I2(video_in_V_data_V_0_ack_in),
        .O(video_in_V_data_V_0_load_B));
  FDRE \video_in_V_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(video_in_V_data_V_0_load_B),
        .D(video_in_TDATA[0]),
        .Q(video_in_V_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \video_in_V_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(video_in_V_data_V_0_load_B),
        .D(video_in_TDATA[1]),
        .Q(video_in_V_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \video_in_V_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(video_in_V_data_V_0_load_B),
        .D(video_in_TDATA[2]),
        .Q(video_in_V_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \video_in_V_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(video_in_V_data_V_0_load_B),
        .D(video_in_TDATA[3]),
        .Q(video_in_V_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \video_in_V_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(video_in_V_data_V_0_load_B),
        .D(video_in_TDATA[4]),
        .Q(video_in_V_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \video_in_V_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(video_in_V_data_V_0_load_B),
        .D(video_in_TDATA[5]),
        .Q(video_in_V_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \video_in_V_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(video_in_V_data_V_0_load_B),
        .D(video_in_TDATA[6]),
        .Q(video_in_V_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \video_in_V_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(video_in_V_data_V_0_load_B),
        .D(video_in_TDATA[7]),
        .Q(video_in_V_data_V_0_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h78)) 
    video_in_V_data_V_0_sel_rd_i_1
       (.I0(video_in_V_data_V_0_ack_out),
        .I1(\video_in_V_data_V_0_state_reg_n_0_[0] ),
        .I2(video_in_V_data_V_0_sel),
        .O(video_in_V_data_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    video_in_V_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(video_in_V_data_V_0_sel_rd_i_1_n_0),
        .Q(video_in_V_data_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h78)) 
    video_in_V_data_V_0_sel_wr_i_1
       (.I0(video_in_TVALID),
        .I1(video_in_V_data_V_0_ack_in),
        .I2(video_in_V_data_V_0_sel_wr),
        .O(video_in_V_data_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    video_in_V_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(video_in_V_data_V_0_sel_wr_i_1_n_0),
        .Q(video_in_V_data_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2A0AA00)) 
    \video_in_V_data_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(video_in_V_data_V_0_ack_out),
        .I2(video_in_TVALID),
        .I3(\video_in_V_data_V_0_state_reg_n_0_[0] ),
        .I4(video_in_V_data_V_0_ack_in),
        .O(\video_in_V_data_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hFF73)) 
    \video_in_V_data_V_0_state[1]_i_1 
       (.I0(video_in_TVALID),
        .I1(\video_in_V_data_V_0_state_reg_n_0_[0] ),
        .I2(video_in_V_data_V_0_ack_in),
        .I3(video_in_V_data_V_0_ack_out),
        .O(\video_in_V_data_V_0_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \video_in_V_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\video_in_V_data_V_0_state[0]_i_1_n_0 ),
        .Q(\video_in_V_data_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \video_in_V_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\video_in_V_data_V_0_state[1]_i_1_n_0 ),
        .Q(video_in_V_data_V_0_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2A0AA00)) 
    \video_in_V_dest_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(video_in_V_data_V_0_ack_out),
        .I2(video_in_TVALID),
        .I3(video_in_V_dest_V_0_state),
        .I4(video_in_TREADY),
        .O(\video_in_V_dest_V_0_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDFCF)) 
    \video_in_V_dest_V_0_state[1]_i_1 
       (.I0(video_in_TVALID),
        .I1(video_in_V_data_V_0_ack_out),
        .I2(video_in_V_dest_V_0_state),
        .I3(video_in_TREADY),
        .O(\video_in_V_dest_V_0_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8F8FFF8F8F8)) 
    \video_in_V_dest_V_0_state[1]_i_2 
       (.I0(\video_in_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state2),
        .I2(\video_in_V_dest_V_0_state[1]_i_3_n_0 ),
        .I3(ap_NS_fsm327_in),
        .I4(p_49_in),
        .I5(\brmerge_i_i_i_i_reg_767_reg_n_0_[0] ),
        .O(video_in_V_data_V_0_ack_out));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \video_in_V_dest_V_0_state[1]_i_3 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(ap_enable_reg_pp2_iter1_reg_n_0),
        .I2(\video_in_V_data_V_0_state_reg_n_0_[0] ),
        .I3(\eol_2_i_i_i_i_reg_605_reg_n_0_[0] ),
        .O(\video_in_V_dest_V_0_state[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \video_in_V_dest_V_0_state[1]_i_4 
       (.I0(\exitcond_i_i_i_i_reg_758_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .O(p_49_in));
  FDRE #(
    .INIT(1'b0)) 
    \video_in_V_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\video_in_V_dest_V_0_state[0]_i_1_n_0 ),
        .Q(video_in_V_dest_V_0_state),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \video_in_V_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\video_in_V_dest_V_0_state[1]_i_1_n_0 ),
        .Q(video_in_TREADY),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \video_in_V_last_V_0_payload_A[0]_i_1 
       (.I0(video_in_TLAST),
        .I1(\video_in_V_last_V_0_state_reg_n_0_[0] ),
        .I2(video_in_V_last_V_0_ack_in),
        .I3(video_in_V_last_V_0_sel_wr),
        .I4(video_in_V_last_V_0_payload_A),
        .O(\video_in_V_last_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \video_in_V_last_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\video_in_V_last_V_0_payload_A[0]_i_1_n_0 ),
        .Q(video_in_V_last_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \video_in_V_last_V_0_payload_B[0]_i_1 
       (.I0(video_in_TLAST),
        .I1(video_in_V_last_V_0_sel_wr),
        .I2(\video_in_V_last_V_0_state_reg_n_0_[0] ),
        .I3(video_in_V_last_V_0_ack_in),
        .I4(video_in_V_last_V_0_payload_B),
        .O(\video_in_V_last_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \video_in_V_last_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\video_in_V_last_V_0_payload_B[0]_i_1_n_0 ),
        .Q(video_in_V_last_V_0_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h78)) 
    video_in_V_last_V_0_sel_rd_i_1
       (.I0(video_in_V_data_V_0_ack_out),
        .I1(\video_in_V_last_V_0_state_reg_n_0_[0] ),
        .I2(video_in_V_last_V_0_sel),
        .O(video_in_V_last_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    video_in_V_last_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(video_in_V_last_V_0_sel_rd_i_1_n_0),
        .Q(video_in_V_last_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h78)) 
    video_in_V_last_V_0_sel_wr_i_1
       (.I0(video_in_TVALID),
        .I1(video_in_V_last_V_0_ack_in),
        .I2(video_in_V_last_V_0_sel_wr),
        .O(video_in_V_last_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    video_in_V_last_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(video_in_V_last_V_0_sel_wr_i_1_n_0),
        .Q(video_in_V_last_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \video_in_V_last_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\video_in_V_last_V_0_state_reg_n_0_[0] ),
        .I2(video_in_V_last_V_0_ack_in),
        .I3(video_in_V_data_V_0_ack_out),
        .I4(video_in_TVALID),
        .O(\video_in_V_last_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hFF73)) 
    \video_in_V_last_V_0_state[1]_i_1 
       (.I0(video_in_TVALID),
        .I1(\video_in_V_last_V_0_state_reg_n_0_[0] ),
        .I2(video_in_V_last_V_0_ack_in),
        .I3(video_in_V_data_V_0_ack_out),
        .O(\video_in_V_last_V_0_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \video_in_V_last_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\video_in_V_last_V_0_state[0]_i_1_n_0 ),
        .Q(\video_in_V_last_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \video_in_V_last_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\video_in_V_last_V_0_state[1]_i_1_n_0 ),
        .Q(video_in_V_last_V_0_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \video_in_V_user_V_0_payload_A[0]_i_1 
       (.I0(video_in_TUSER),
        .I1(\video_in_V_user_V_0_state_reg_n_0_[0] ),
        .I2(video_in_V_user_V_0_ack_in),
        .I3(video_in_V_user_V_0_sel_wr),
        .I4(video_in_V_user_V_0_payload_A),
        .O(\video_in_V_user_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \video_in_V_user_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\video_in_V_user_V_0_payload_A[0]_i_1_n_0 ),
        .Q(video_in_V_user_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \video_in_V_user_V_0_payload_B[0]_i_1 
       (.I0(video_in_TUSER),
        .I1(video_in_V_user_V_0_sel_wr),
        .I2(\video_in_V_user_V_0_state_reg_n_0_[0] ),
        .I3(video_in_V_user_V_0_ack_in),
        .I4(video_in_V_user_V_0_payload_B),
        .O(\video_in_V_user_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \video_in_V_user_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\video_in_V_user_V_0_payload_B[0]_i_1_n_0 ),
        .Q(video_in_V_user_V_0_payload_B),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    video_in_V_user_V_0_sel_rd_i_1
       (.I0(video_in_V_data_V_0_ack_out),
        .I1(\video_in_V_user_V_0_state_reg_n_0_[0] ),
        .I2(video_in_V_user_V_0_sel),
        .O(video_in_V_user_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    video_in_V_user_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(video_in_V_user_V_0_sel_rd_i_1_n_0),
        .Q(video_in_V_user_V_0_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h78)) 
    video_in_V_user_V_0_sel_wr_i_1
       (.I0(video_in_TVALID),
        .I1(video_in_V_user_V_0_ack_in),
        .I2(video_in_V_user_V_0_sel_wr),
        .O(video_in_V_user_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    video_in_V_user_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(video_in_V_user_V_0_sel_wr_i_1_n_0),
        .Q(video_in_V_user_V_0_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA8A80888)) 
    \video_in_V_user_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\video_in_V_user_V_0_state_reg_n_0_[0] ),
        .I2(video_in_V_user_V_0_ack_in),
        .I3(video_in_V_data_V_0_ack_out),
        .I4(video_in_TVALID),
        .O(\video_in_V_user_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hFF73)) 
    \video_in_V_user_V_0_state[1]_i_1 
       (.I0(video_in_TVALID),
        .I1(\video_in_V_user_V_0_state_reg_n_0_[0] ),
        .I2(video_in_V_user_V_0_ack_in),
        .I3(video_in_V_data_V_0_ack_out),
        .O(\video_in_V_user_V_0_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \video_in_V_user_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\video_in_V_user_V_0_state[0]_i_1_n_0 ),
        .Q(\video_in_V_user_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \video_in_V_user_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\video_in_V_user_V_0_state[1]_i_1_n_0 ),
        .Q(video_in_V_user_V_0_ack_in),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "Mat2AXIvideo" *) 
module system_image_filter_0_1_Mat2AXIvideo
   (\rdata_reg[2] ,
    Q,
    CO,
    i_V_reg_2630,
    Mat2AXIvideo_U0_ap_done,
    video_out_TVALID,
    Mat2AXIvideo_U0_img_1_data_stream_1_read,
    \p_1_i_i_reg_162_reg[10]_0 ,
    S,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TDATA,
    ap_clk,
    ap_rst_n_inv,
    \ap_CS_fsm_reg[0]_0 ,
    AXIvideo2Mat44_U0_ap_start,
    \ap_CS_fsm_reg[0]_1 ,
    \s_axi_CONTROL_BUS_ARADDR[5] ,
    s_axi_CONTROL_BUS_ARADDR,
    video_out_TREADY,
    img_1_data_stream_1_empty_n,
    img_1_data_stream_0_empty_n,
    \int_cols_reg[10] ,
    \int_rows_reg[10] ,
    \int_cols_reg[4] ,
    ap_rst_n,
    \int_cols_reg[9] ,
    SR,
    D);
  output \rdata_reg[2] ;
  output [0:0]Q;
  output [0:0]CO;
  output i_V_reg_2630;
  output Mat2AXIvideo_U0_ap_done;
  output video_out_TVALID;
  output Mat2AXIvideo_U0_img_1_data_stream_1_read;
  output [7:0]\p_1_i_i_reg_162_reg[10]_0 ;
  output [0:0]S;
  output [0:0]video_out_TUSER;
  output [0:0]video_out_TLAST;
  output [7:0]video_out_TDATA;
  input ap_clk;
  input ap_rst_n_inv;
  input [0:0]\ap_CS_fsm_reg[0]_0 ;
  input AXIvideo2Mat44_U0_ap_start;
  input [0:0]\ap_CS_fsm_reg[0]_1 ;
  input \s_axi_CONTROL_BUS_ARADDR[5] ;
  input [0:0]s_axi_CONTROL_BUS_ARADDR;
  input video_out_TREADY;
  input img_1_data_stream_1_empty_n;
  input img_1_data_stream_0_empty_n;
  input [7:0]\int_cols_reg[10] ;
  input [10:0]\int_rows_reg[10] ;
  input [0:0]\int_cols_reg[4] ;
  input ap_rst_n;
  input [0:0]\int_cols_reg[9] ;
  input [0:0]SR;
  input [7:0]D;

  wire AXIvideo2Mat44_U0_ap_start;
  wire [0:0]CO;
  wire [7:0]D;
  wire Mat2AXIvideo_U0_ap_done;
  wire Mat2AXIvideo_U0_img_1_data_stream_1_read;
  wire [0:0]Q;
  wire [0:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm[3]_i_3_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[0]_1 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm2;
  wire ap_NS_fsm3;
  wire ap_NS_fsm6;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter0_i_3_n_0;
  wire ap_enable_reg_pp0_iter0_i_4_n_0;
  wire ap_enable_reg_pp0_iter0_i_5_n_0;
  wire ap_enable_reg_pp0_iter0_i_7_n_0;
  wire ap_enable_reg_pp0_iter0_reg_i_2_n_0;
  wire ap_enable_reg_pp0_iter0_reg_i_2_n_1;
  wire ap_enable_reg_pp0_iter0_reg_i_2_n_2;
  wire ap_enable_reg_pp0_iter0_reg_i_2_n_3;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire \ap_pipeline_reg_pp0_iter1_exitcond_i_i_reg_268[0]_i_1_n_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_reg_277;
  wire \axi_last_V_reg_277[0]_i_1_n_0 ;
  wire \exitcond_i_i_reg_268[0]_i_1_n_0 ;
  wire \exitcond_i_i_reg_268_reg_n_0_[0] ;
  wire [10:0]i_V_fu_197_p2;
  wire [10:0]i_V_reg_263;
  wire i_V_reg_2630;
  wire \i_V_reg_263[10]_i_3_n_0 ;
  wire \i_V_reg_263[10]_i_4_n_0 ;
  wire img_1_data_stream_0_empty_n;
  wire img_1_data_stream_1_empty_n;
  wire [7:0]\int_cols_reg[10] ;
  wire [0:0]\int_cols_reg[4] ;
  wire [0:0]\int_cols_reg[9] ;
  wire \int_isr[0]_i_5_n_0 ;
  wire \int_isr[0]_i_6_n_0 ;
  wire \int_isr[0]_i_7_n_0 ;
  wire \int_isr[0]_i_8_n_0 ;
  wire \int_isr_reg[0]_i_3_n_1 ;
  wire \int_isr_reg[0]_i_3_n_2 ;
  wire \int_isr_reg[0]_i_3_n_3 ;
  wire [10:0]\int_rows_reg[10] ;
  wire [10:0]j_V_fu_208_p2;
  wire [1:0]p_0_in;
  wire p_1_i_i_reg_162;
  wire p_1_i_i_reg_1620;
  wire \p_1_i_i_reg_162[10]_i_4_n_0 ;
  wire [7:0]\p_1_i_i_reg_162_reg[10]_0 ;
  wire [2:0]p_1_i_i_reg_162_reg__0;
  wire [10:0]p_i_i_reg_151;
  wire \rdata_reg[2] ;
  wire [0:0]s_axi_CONTROL_BUS_ARADDR;
  wire \s_axi_CONTROL_BUS_ARADDR[5] ;
  wire tmp_user_V_fu_94;
  wire \tmp_user_V_fu_94[0]_i_1_n_0 ;
  wire [7:0]video_out_TDATA;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;
  wire video_out_TVALID;
  wire video_out_V_data_V_1_ack_in;
  wire video_out_V_data_V_1_load_A;
  wire video_out_V_data_V_1_load_B;
  wire [7:0]video_out_V_data_V_1_payload_A;
  wire [7:0]video_out_V_data_V_1_payload_B;
  wire video_out_V_data_V_1_sel;
  wire video_out_V_data_V_1_sel_rd_i_1_n_0;
  wire video_out_V_data_V_1_sel_wr;
  wire video_out_V_data_V_1_sel_wr_i_1_n_0;
  wire [1:1]video_out_V_data_V_1_state;
  wire \video_out_V_data_V_1_state[0]_i_1_n_0 ;
  wire \video_out_V_data_V_1_state_reg_n_0_[0] ;
  wire video_out_V_dest_V_1_ack_in;
  wire [1:1]video_out_V_dest_V_1_state;
  wire \video_out_V_dest_V_1_state[0]_i_1_n_0 ;
  wire video_out_V_id_V_1_ack_in;
  wire [1:1]video_out_V_id_V_1_state;
  wire \video_out_V_id_V_1_state[0]_i_1_n_0 ;
  wire \video_out_V_id_V_1_state_reg_n_0_[0] ;
  wire video_out_V_keep_V_1_ack_in;
  wire [1:1]video_out_V_keep_V_1_state;
  wire \video_out_V_keep_V_1_state[0]_i_1_n_0 ;
  wire \video_out_V_keep_V_1_state_reg_n_0_[0] ;
  wire video_out_V_last_V_1_ack_in;
  wire video_out_V_last_V_1_payload_A;
  wire \video_out_V_last_V_1_payload_A[0]_i_1_n_0 ;
  wire video_out_V_last_V_1_payload_B;
  wire \video_out_V_last_V_1_payload_B[0]_i_1_n_0 ;
  wire video_out_V_last_V_1_sel;
  wire video_out_V_last_V_1_sel_rd_i_1_n_0;
  wire video_out_V_last_V_1_sel_wr;
  wire video_out_V_last_V_1_sel_wr_i_1_n_0;
  wire [1:1]video_out_V_last_V_1_state;
  wire \video_out_V_last_V_1_state[0]_i_1_n_0 ;
  wire \video_out_V_last_V_1_state_reg_n_0_[0] ;
  wire video_out_V_strb_V_1_ack_in;
  wire [1:1]video_out_V_strb_V_1_state;
  wire \video_out_V_strb_V_1_state[0]_i_1_n_0 ;
  wire \video_out_V_strb_V_1_state_reg_n_0_[0] ;
  wire video_out_V_user_V_1_ack_in;
  wire video_out_V_user_V_1_payload_A;
  wire \video_out_V_user_V_1_payload_A[0]_i_1_n_0 ;
  wire video_out_V_user_V_1_payload_B;
  wire \video_out_V_user_V_1_payload_B[0]_i_1_n_0 ;
  wire video_out_V_user_V_1_sel;
  wire video_out_V_user_V_1_sel_rd_i_1_n_0;
  wire video_out_V_user_V_1_sel_wr;
  wire video_out_V_user_V_1_sel_wr_i_1_n_0;
  wire [1:1]video_out_V_user_V_1_state;
  wire \video_out_V_user_V_1_state[0]_i_1_n_0 ;
  wire \video_out_V_user_V_1_state_reg_n_0_[0] ;
  wire [3:0]NLW_ap_enable_reg_pp0_iter0_reg_i_2_O_UNCONNECTED;
  wire [3:0]\NLW_int_isr_reg[0]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(CO),
        .I1(i_V_reg_2630),
        .I2(AXIvideo2Mat44_U0_ap_start),
        .I3(Q),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hEAFFEAEA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_state6),
        .I1(Q),
        .I2(AXIvideo2Mat44_U0_ap_start),
        .I3(ap_NS_fsm2),
        .I4(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\i_V_reg_263[10]_i_3_n_0 ),
        .I1(video_out_V_dest_V_1_ack_in),
        .I2(video_out_V_id_V_1_ack_in),
        .I3(video_out_V_strb_V_1_ack_in),
        .O(ap_NS_fsm2));
  LUT6 #(
    .INIT(64'hFFFFFFFF54550000)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_NS_fsm3),
        .I1(ap_NS_fsm6),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(p_0_in[1]),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_enable_reg_pp0_iter00),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter0_reg_i_2_n_0),
        .I3(ap_NS_fsm6),
        .O(ap_NS_fsm3));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(i_V_reg_2630),
        .I1(CO),
        .O(ap_enable_reg_pp0_iter00));
  LUT6 #(
    .INIT(64'h000000000C080808)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(p_0_in[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter0_reg_i_2_n_0),
        .I5(ap_NS_fsm6),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h5510FF10FF10FF10)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(video_out_V_data_V_1_ack_in),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(\ap_CS_fsm[3]_i_3_n_0 ),
        .I4(img_1_data_stream_1_empty_n),
        .I5(img_1_data_stream_0_empty_n),
        .O(ap_NS_fsm6));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\exitcond_i_i_reg_268_reg_n_0_[0] ),
        .O(\ap_CS_fsm[3]_i_3_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAE00AE000000AE00)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(i_V_reg_2630),
        .I2(CO),
        .I3(ap_rst_n),
        .I4(ap_enable_reg_pp0_iter0_reg_i_2_n_0),
        .I5(ap_enable_reg_pp0_iter0_i_3_n_0),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter0_i_3
       (.I0(ap_NS_fsm6),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ap_enable_reg_pp0_iter0_i_4
       (.I0(\p_1_i_i_reg_162_reg[10]_0 [6]),
        .I1(\int_cols_reg[10] [6]),
        .I2(\p_1_i_i_reg_162_reg[10]_0 [7]),
        .I3(\int_cols_reg[10] [7]),
        .O(ap_enable_reg_pp0_iter0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ap_enable_reg_pp0_iter0_i_5
       (.I0(\p_1_i_i_reg_162_reg[10]_0 [3]),
        .I1(\int_cols_reg[10] [3]),
        .I2(\int_cols_reg[10] [4]),
        .I3(\p_1_i_i_reg_162_reg[10]_0 [4]),
        .I4(\p_1_i_i_reg_162_reg[10]_0 [5]),
        .I5(\int_cols_reg[10] [5]),
        .O(ap_enable_reg_pp0_iter0_i_5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ap_enable_reg_pp0_iter0_i_7
       (.I0(p_1_i_i_reg_162_reg__0[0]),
        .I1(\int_cols_reg[10] [0]),
        .I2(\int_cols_reg[10] [1]),
        .I3(p_1_i_i_reg_162_reg__0[1]),
        .I4(p_1_i_i_reg_162_reg__0[2]),
        .I5(\int_cols_reg[10] [2]),
        .O(ap_enable_reg_pp0_iter0_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  CARRY4 ap_enable_reg_pp0_iter0_reg_i_2
       (.CI(1'b0),
        .CO({ap_enable_reg_pp0_iter0_reg_i_2_n_0,ap_enable_reg_pp0_iter0_reg_i_2_n_1,ap_enable_reg_pp0_iter0_reg_i_2_n_2,ap_enable_reg_pp0_iter0_reg_i_2_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ap_enable_reg_pp0_iter0_reg_i_2_O_UNCONNECTED[3:0]),
        .S({ap_enable_reg_pp0_iter0_i_4_n_0,ap_enable_reg_pp0_iter0_i_5_n_0,\int_cols_reg[4] ,ap_enable_reg_pp0_iter0_i_7_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hCF550055)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter0_reg_i_2_n_0),
        .I1(CO),
        .I2(i_V_reg_2630),
        .I3(ap_enable_reg_pp0_iter0_i_3_n_0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hC000C0C0A0A0A0A0)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(p_0_in[1]),
        .I2(ap_rst_n),
        .I3(CO),
        .I4(i_V_reg_2630),
        .I5(ap_NS_fsm6),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(p_0_in[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    \ap_pipeline_reg_pp0_iter1_exitcond_i_i_reg_268[0]_i_1 
       (.I0(\exitcond_i_i_reg_268_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter0_i_3_n_0),
        .I2(p_0_in[0]),
        .O(\ap_pipeline_reg_pp0_iter1_exitcond_i_i_reg_268[0]_i_1_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter1_exitcond_i_i_reg_268_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_pipeline_reg_pp0_iter1_exitcond_i_i_reg_268[0]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \axi_last_V_reg_277[0]_i_1 
       (.I0(axi_last_V_reg_277),
        .I1(ap_enable_reg_pp0_iter0_i_3_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_i_2_n_0),
        .I3(\int_cols_reg[9] ),
        .O(\axi_last_V_reg_277[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4100004100822800)) 
    \axi_last_V_reg_277[0]_i_6 
       (.I0(p_1_i_i_reg_162_reg__0[0]),
        .I1(\int_cols_reg[10] [2]),
        .I2(p_1_i_i_reg_162_reg__0[2]),
        .I3(p_1_i_i_reg_162_reg__0[1]),
        .I4(\int_cols_reg[10] [1]),
        .I5(\int_cols_reg[10] [0]),
        .O(S));
  FDRE \axi_last_V_reg_277_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_reg_277[0]_i_1_n_0 ),
        .Q(axi_last_V_reg_277),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \exitcond_i_i_reg_268[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg_i_2_n_0),
        .I1(ap_enable_reg_pp0_iter0_i_3_n_0),
        .I2(\exitcond_i_i_reg_268_reg_n_0_[0] ),
        .O(\exitcond_i_i_reg_268[0]_i_1_n_0 ));
  FDRE \exitcond_i_i_reg_268_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_i_reg_268[0]_i_1_n_0 ),
        .Q(\exitcond_i_i_reg_268_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_263[0]_i_1 
       (.I0(p_i_i_reg_151[0]),
        .O(i_V_fu_197_p2[0]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_V_reg_263[10]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(video_out_V_strb_V_1_ack_in),
        .I2(video_out_V_id_V_1_ack_in),
        .I3(video_out_V_dest_V_1_ack_in),
        .I4(\i_V_reg_263[10]_i_3_n_0 ),
        .O(i_V_reg_2630));
  LUT6 #(
    .INIT(64'hFF7FFFFF00800000)) 
    \i_V_reg_263[10]_i_2 
       (.I0(p_i_i_reg_151[9]),
        .I1(p_i_i_reg_151[7]),
        .I2(p_i_i_reg_151[6]),
        .I3(\i_V_reg_263[10]_i_4_n_0 ),
        .I4(p_i_i_reg_151[8]),
        .I5(p_i_i_reg_151[10]),
        .O(i_V_fu_197_p2[10]));
  LUT4 #(
    .INIT(16'h8000)) 
    \i_V_reg_263[10]_i_3 
       (.I0(video_out_V_data_V_1_ack_in),
        .I1(video_out_V_user_V_1_ack_in),
        .I2(video_out_V_last_V_1_ack_in),
        .I3(video_out_V_keep_V_1_ack_in),
        .O(\i_V_reg_263[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_V_reg_263[10]_i_4 
       (.I0(p_i_i_reg_151[2]),
        .I1(p_i_i_reg_151[1]),
        .I2(p_i_i_reg_151[0]),
        .I3(p_i_i_reg_151[3]),
        .I4(p_i_i_reg_151[4]),
        .I5(p_i_i_reg_151[5]),
        .O(\i_V_reg_263[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_263[1]_i_1 
       (.I0(p_i_i_reg_151[0]),
        .I1(p_i_i_reg_151[1]),
        .O(i_V_fu_197_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \i_V_reg_263[2]_i_1 
       (.I0(p_i_i_reg_151[0]),
        .I1(p_i_i_reg_151[1]),
        .I2(p_i_i_reg_151[2]),
        .O(i_V_fu_197_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \i_V_reg_263[3]_i_1 
       (.I0(p_i_i_reg_151[2]),
        .I1(p_i_i_reg_151[1]),
        .I2(p_i_i_reg_151[0]),
        .I3(p_i_i_reg_151[3]),
        .O(i_V_fu_197_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \i_V_reg_263[4]_i_1 
       (.I0(p_i_i_reg_151[3]),
        .I1(p_i_i_reg_151[0]),
        .I2(p_i_i_reg_151[1]),
        .I3(p_i_i_reg_151[2]),
        .I4(p_i_i_reg_151[4]),
        .O(i_V_fu_197_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \i_V_reg_263[5]_i_1 
       (.I0(p_i_i_reg_151[2]),
        .I1(p_i_i_reg_151[1]),
        .I2(p_i_i_reg_151[0]),
        .I3(p_i_i_reg_151[3]),
        .I4(p_i_i_reg_151[4]),
        .I5(p_i_i_reg_151[5]),
        .O(i_V_fu_197_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \i_V_reg_263[6]_i_1 
       (.I0(\i_V_reg_263[10]_i_4_n_0 ),
        .I1(p_i_i_reg_151[6]),
        .O(i_V_fu_197_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \i_V_reg_263[7]_i_1 
       (.I0(\i_V_reg_263[10]_i_4_n_0 ),
        .I1(p_i_i_reg_151[6]),
        .I2(p_i_i_reg_151[7]),
        .O(i_V_fu_197_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \i_V_reg_263[8]_i_1 
       (.I0(p_i_i_reg_151[7]),
        .I1(p_i_i_reg_151[6]),
        .I2(\i_V_reg_263[10]_i_4_n_0 ),
        .I3(p_i_i_reg_151[8]),
        .O(i_V_fu_197_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hDFFF2000)) 
    \i_V_reg_263[9]_i_1 
       (.I0(p_i_i_reg_151[8]),
        .I1(\i_V_reg_263[10]_i_4_n_0 ),
        .I2(p_i_i_reg_151[6]),
        .I3(p_i_i_reg_151[7]),
        .I4(p_i_i_reg_151[9]),
        .O(i_V_fu_197_p2[9]));
  FDRE \i_V_reg_263_reg[0] 
       (.C(ap_clk),
        .CE(i_V_reg_2630),
        .D(i_V_fu_197_p2[0]),
        .Q(i_V_reg_263[0]),
        .R(1'b0));
  FDRE \i_V_reg_263_reg[10] 
       (.C(ap_clk),
        .CE(i_V_reg_2630),
        .D(i_V_fu_197_p2[10]),
        .Q(i_V_reg_263[10]),
        .R(1'b0));
  FDRE \i_V_reg_263_reg[1] 
       (.C(ap_clk),
        .CE(i_V_reg_2630),
        .D(i_V_fu_197_p2[1]),
        .Q(i_V_reg_263[1]),
        .R(1'b0));
  FDRE \i_V_reg_263_reg[2] 
       (.C(ap_clk),
        .CE(i_V_reg_2630),
        .D(i_V_fu_197_p2[2]),
        .Q(i_V_reg_263[2]),
        .R(1'b0));
  FDRE \i_V_reg_263_reg[3] 
       (.C(ap_clk),
        .CE(i_V_reg_2630),
        .D(i_V_fu_197_p2[3]),
        .Q(i_V_reg_263[3]),
        .R(1'b0));
  FDRE \i_V_reg_263_reg[4] 
       (.C(ap_clk),
        .CE(i_V_reg_2630),
        .D(i_V_fu_197_p2[4]),
        .Q(i_V_reg_263[4]),
        .R(1'b0));
  FDRE \i_V_reg_263_reg[5] 
       (.C(ap_clk),
        .CE(i_V_reg_2630),
        .D(i_V_fu_197_p2[5]),
        .Q(i_V_reg_263[5]),
        .R(1'b0));
  FDRE \i_V_reg_263_reg[6] 
       (.C(ap_clk),
        .CE(i_V_reg_2630),
        .D(i_V_fu_197_p2[6]),
        .Q(i_V_reg_263[6]),
        .R(1'b0));
  FDRE \i_V_reg_263_reg[7] 
       (.C(ap_clk),
        .CE(i_V_reg_2630),
        .D(i_V_fu_197_p2[7]),
        .Q(i_V_reg_263[7]),
        .R(1'b0));
  FDRE \i_V_reg_263_reg[8] 
       (.C(ap_clk),
        .CE(i_V_reg_2630),
        .D(i_V_fu_197_p2[8]),
        .Q(i_V_reg_263[8]),
        .R(1'b0));
  FDRE \i_V_reg_263_reg[9] 
       (.C(ap_clk),
        .CE(i_V_reg_2630),
        .D(i_V_fu_197_p2[9]),
        .Q(i_V_reg_263[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h8)) 
    int_ap_done_i_3
       (.I0(i_V_reg_2630),
        .I1(CO),
        .O(Mat2AXIvideo_U0_ap_done));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_5 
       (.I0(p_i_i_reg_151[9]),
        .I1(\int_rows_reg[10] [9]),
        .I2(\int_rows_reg[10] [10]),
        .I3(p_i_i_reg_151[10]),
        .O(\int_isr[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_6 
       (.I0(p_i_i_reg_151[6]),
        .I1(\int_rows_reg[10] [6]),
        .I2(p_i_i_reg_151[7]),
        .I3(\int_rows_reg[10] [7]),
        .I4(\int_rows_reg[10] [8]),
        .I5(p_i_i_reg_151[8]),
        .O(\int_isr[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_7 
       (.I0(p_i_i_reg_151[3]),
        .I1(\int_rows_reg[10] [3]),
        .I2(p_i_i_reg_151[4]),
        .I3(\int_rows_reg[10] [4]),
        .I4(\int_rows_reg[10] [5]),
        .I5(p_i_i_reg_151[5]),
        .O(\int_isr[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_8 
       (.I0(p_i_i_reg_151[0]),
        .I1(\int_rows_reg[10] [0]),
        .I2(p_i_i_reg_151[1]),
        .I3(\int_rows_reg[10] [1]),
        .I4(\int_rows_reg[10] [2]),
        .I5(p_i_i_reg_151[2]),
        .O(\int_isr[0]_i_8_n_0 ));
  CARRY4 \int_isr_reg[0]_i_3 
       (.CI(1'b0),
        .CO({CO,\int_isr_reg[0]_i_3_n_1 ,\int_isr_reg[0]_i_3_n_2 ,\int_isr_reg[0]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_int_isr_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\int_isr[0]_i_5_n_0 ,\int_isr[0]_i_6_n_0 ,\int_isr[0]_i_7_n_0 ,\int_isr[0]_i_8_n_0 }));
  LUT1 #(
    .INIT(2'h1)) 
    \p_1_i_i_reg_162[0]_i_1 
       (.I0(p_1_i_i_reg_162_reg__0[0]),
        .O(j_V_fu_208_p2[0]));
  LUT5 #(
    .INIT(32'h00FD0000)) 
    \p_1_i_i_reg_162[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter0_i_3_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_i_2_n_0),
        .I3(CO),
        .I4(i_V_reg_2630),
        .O(p_1_i_i_reg_162));
  LUT3 #(
    .INIT(8'h02)) 
    \p_1_i_i_reg_162[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter0_i_3_n_0),
        .I2(ap_enable_reg_pp0_iter0_reg_i_2_n_0),
        .O(p_1_i_i_reg_1620));
  LUT6 #(
    .INIT(64'hF7FFFFFF08000000)) 
    \p_1_i_i_reg_162[10]_i_3 
       (.I0(\p_1_i_i_reg_162_reg[10]_0 [6]),
        .I1(\p_1_i_i_reg_162_reg[10]_0 [3]),
        .I2(\p_1_i_i_reg_162[10]_i_4_n_0 ),
        .I3(\p_1_i_i_reg_162_reg[10]_0 [4]),
        .I4(\p_1_i_i_reg_162_reg[10]_0 [5]),
        .I5(\p_1_i_i_reg_162_reg[10]_0 [7]),
        .O(j_V_fu_208_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \p_1_i_i_reg_162[10]_i_4 
       (.I0(\p_1_i_i_reg_162_reg[10]_0 [2]),
        .I1(p_1_i_i_reg_162_reg__0[2]),
        .I2(p_1_i_i_reg_162_reg__0[1]),
        .I3(p_1_i_i_reg_162_reg__0[0]),
        .I4(\p_1_i_i_reg_162_reg[10]_0 [0]),
        .I5(\p_1_i_i_reg_162_reg[10]_0 [1]),
        .O(\p_1_i_i_reg_162[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \p_1_i_i_reg_162[1]_i_1 
       (.I0(p_1_i_i_reg_162_reg__0[0]),
        .I1(p_1_i_i_reg_162_reg__0[1]),
        .O(j_V_fu_208_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \p_1_i_i_reg_162[2]_i_1 
       (.I0(p_1_i_i_reg_162_reg__0[0]),
        .I1(p_1_i_i_reg_162_reg__0[1]),
        .I2(p_1_i_i_reg_162_reg__0[2]),
        .O(j_V_fu_208_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \p_1_i_i_reg_162[3]_i_1 
       (.I0(p_1_i_i_reg_162_reg__0[2]),
        .I1(p_1_i_i_reg_162_reg__0[1]),
        .I2(p_1_i_i_reg_162_reg__0[0]),
        .I3(\p_1_i_i_reg_162_reg[10]_0 [0]),
        .O(j_V_fu_208_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \p_1_i_i_reg_162[4]_i_1 
       (.I0(\p_1_i_i_reg_162_reg[10]_0 [0]),
        .I1(p_1_i_i_reg_162_reg__0[0]),
        .I2(p_1_i_i_reg_162_reg__0[1]),
        .I3(p_1_i_i_reg_162_reg__0[2]),
        .I4(\p_1_i_i_reg_162_reg[10]_0 [1]),
        .O(j_V_fu_208_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \p_1_i_i_reg_162[5]_i_1 
       (.I0(p_1_i_i_reg_162_reg__0[2]),
        .I1(p_1_i_i_reg_162_reg__0[1]),
        .I2(p_1_i_i_reg_162_reg__0[0]),
        .I3(\p_1_i_i_reg_162_reg[10]_0 [0]),
        .I4(\p_1_i_i_reg_162_reg[10]_0 [1]),
        .I5(\p_1_i_i_reg_162_reg[10]_0 [2]),
        .O(j_V_fu_208_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \p_1_i_i_reg_162[6]_i_1 
       (.I0(\p_1_i_i_reg_162[10]_i_4_n_0 ),
        .I1(\p_1_i_i_reg_162_reg[10]_0 [3]),
        .O(j_V_fu_208_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \p_1_i_i_reg_162[7]_i_1 
       (.I0(\p_1_i_i_reg_162[10]_i_4_n_0 ),
        .I1(\p_1_i_i_reg_162_reg[10]_0 [3]),
        .I2(\p_1_i_i_reg_162_reg[10]_0 [4]),
        .O(j_V_fu_208_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \p_1_i_i_reg_162[8]_i_1 
       (.I0(\p_1_i_i_reg_162_reg[10]_0 [3]),
        .I1(\p_1_i_i_reg_162[10]_i_4_n_0 ),
        .I2(\p_1_i_i_reg_162_reg[10]_0 [4]),
        .I3(\p_1_i_i_reg_162_reg[10]_0 [5]),
        .O(j_V_fu_208_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hF7FF0800)) 
    \p_1_i_i_reg_162[9]_i_1 
       (.I0(\p_1_i_i_reg_162_reg[10]_0 [5]),
        .I1(\p_1_i_i_reg_162_reg[10]_0 [4]),
        .I2(\p_1_i_i_reg_162[10]_i_4_n_0 ),
        .I3(\p_1_i_i_reg_162_reg[10]_0 [3]),
        .I4(\p_1_i_i_reg_162_reg[10]_0 [6]),
        .O(j_V_fu_208_p2[9]));
  FDRE \p_1_i_i_reg_162_reg[0] 
       (.C(ap_clk),
        .CE(p_1_i_i_reg_1620),
        .D(j_V_fu_208_p2[0]),
        .Q(p_1_i_i_reg_162_reg__0[0]),
        .R(p_1_i_i_reg_162));
  FDRE \p_1_i_i_reg_162_reg[10] 
       (.C(ap_clk),
        .CE(p_1_i_i_reg_1620),
        .D(j_V_fu_208_p2[10]),
        .Q(\p_1_i_i_reg_162_reg[10]_0 [7]),
        .R(p_1_i_i_reg_162));
  FDRE \p_1_i_i_reg_162_reg[1] 
       (.C(ap_clk),
        .CE(p_1_i_i_reg_1620),
        .D(j_V_fu_208_p2[1]),
        .Q(p_1_i_i_reg_162_reg__0[1]),
        .R(p_1_i_i_reg_162));
  FDRE \p_1_i_i_reg_162_reg[2] 
       (.C(ap_clk),
        .CE(p_1_i_i_reg_1620),
        .D(j_V_fu_208_p2[2]),
        .Q(p_1_i_i_reg_162_reg__0[2]),
        .R(p_1_i_i_reg_162));
  FDRE \p_1_i_i_reg_162_reg[3] 
       (.C(ap_clk),
        .CE(p_1_i_i_reg_1620),
        .D(j_V_fu_208_p2[3]),
        .Q(\p_1_i_i_reg_162_reg[10]_0 [0]),
        .R(p_1_i_i_reg_162));
  FDRE \p_1_i_i_reg_162_reg[4] 
       (.C(ap_clk),
        .CE(p_1_i_i_reg_1620),
        .D(j_V_fu_208_p2[4]),
        .Q(\p_1_i_i_reg_162_reg[10]_0 [1]),
        .R(p_1_i_i_reg_162));
  FDRE \p_1_i_i_reg_162_reg[5] 
       (.C(ap_clk),
        .CE(p_1_i_i_reg_1620),
        .D(j_V_fu_208_p2[5]),
        .Q(\p_1_i_i_reg_162_reg[10]_0 [2]),
        .R(p_1_i_i_reg_162));
  FDRE \p_1_i_i_reg_162_reg[6] 
       (.C(ap_clk),
        .CE(p_1_i_i_reg_1620),
        .D(j_V_fu_208_p2[6]),
        .Q(\p_1_i_i_reg_162_reg[10]_0 [3]),
        .R(p_1_i_i_reg_162));
  FDRE \p_1_i_i_reg_162_reg[7] 
       (.C(ap_clk),
        .CE(p_1_i_i_reg_1620),
        .D(j_V_fu_208_p2[7]),
        .Q(\p_1_i_i_reg_162_reg[10]_0 [4]),
        .R(p_1_i_i_reg_162));
  FDRE \p_1_i_i_reg_162_reg[8] 
       (.C(ap_clk),
        .CE(p_1_i_i_reg_1620),
        .D(j_V_fu_208_p2[8]),
        .Q(\p_1_i_i_reg_162_reg[10]_0 [5]),
        .R(p_1_i_i_reg_162));
  FDRE \p_1_i_i_reg_162_reg[9] 
       (.C(ap_clk),
        .CE(p_1_i_i_reg_1620),
        .D(j_V_fu_208_p2[9]),
        .Q(\p_1_i_i_reg_162_reg[10]_0 [6]),
        .R(p_1_i_i_reg_162));
  FDRE \p_i_i_reg_151_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_263[0]),
        .Q(p_i_i_reg_151[0]),
        .R(SR));
  FDRE \p_i_i_reg_151_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_263[10]),
        .Q(p_i_i_reg_151[10]),
        .R(SR));
  FDRE \p_i_i_reg_151_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_263[1]),
        .Q(p_i_i_reg_151[1]),
        .R(SR));
  FDRE \p_i_i_reg_151_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_263[2]),
        .Q(p_i_i_reg_151[2]),
        .R(SR));
  FDRE \p_i_i_reg_151_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_263[3]),
        .Q(p_i_i_reg_151[3]),
        .R(SR));
  FDRE \p_i_i_reg_151_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_263[4]),
        .Q(p_i_i_reg_151[4]),
        .R(SR));
  FDRE \p_i_i_reg_151_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_263[5]),
        .Q(p_i_i_reg_151[5]),
        .R(SR));
  FDRE \p_i_i_reg_151_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_263[6]),
        .Q(p_i_i_reg_151[6]),
        .R(SR));
  FDRE \p_i_i_reg_151_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_263[7]),
        .Q(p_i_i_reg_151[7]),
        .R(SR));
  FDRE \p_i_i_reg_151_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_263[8]),
        .Q(p_i_i_reg_151[8]),
        .R(SR));
  FDRE \p_i_i_reg_151_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_263[9]),
        .Q(p_i_i_reg_151[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \rdata[2]_i_2 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(AXIvideo2Mat44_U0_ap_start),
        .I3(\ap_CS_fsm_reg[0]_1 ),
        .I4(\s_axi_CONTROL_BUS_ARADDR[5] ),
        .I5(s_axi_CONTROL_BUS_ARADDR),
        .O(\rdata_reg[2] ));
  LUT4 #(
    .INIT(16'h00EA)) 
    \tmp_user_V_fu_94[0]_i_1 
       (.I0(tmp_user_V_fu_94),
        .I1(AXIvideo2Mat44_U0_ap_start),
        .I2(Q),
        .I3(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .O(\tmp_user_V_fu_94[0]_i_1_n_0 ));
  FDRE \tmp_user_V_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_fu_94[0]_i_1_n_0 ),
        .Q(tmp_user_V_fu_94),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[0]_INST_0 
       (.I0(video_out_V_data_V_1_payload_B[0]),
        .I1(video_out_V_data_V_1_payload_A[0]),
        .I2(video_out_V_data_V_1_sel),
        .O(video_out_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[1]_INST_0 
       (.I0(video_out_V_data_V_1_payload_B[1]),
        .I1(video_out_V_data_V_1_payload_A[1]),
        .I2(video_out_V_data_V_1_sel),
        .O(video_out_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[2]_INST_0 
       (.I0(video_out_V_data_V_1_payload_B[2]),
        .I1(video_out_V_data_V_1_payload_A[2]),
        .I2(video_out_V_data_V_1_sel),
        .O(video_out_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[3]_INST_0 
       (.I0(video_out_V_data_V_1_payload_B[3]),
        .I1(video_out_V_data_V_1_payload_A[3]),
        .I2(video_out_V_data_V_1_sel),
        .O(video_out_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[4]_INST_0 
       (.I0(video_out_V_data_V_1_payload_B[4]),
        .I1(video_out_V_data_V_1_payload_A[4]),
        .I2(video_out_V_data_V_1_sel),
        .O(video_out_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[5]_INST_0 
       (.I0(video_out_V_data_V_1_payload_B[5]),
        .I1(video_out_V_data_V_1_payload_A[5]),
        .I2(video_out_V_data_V_1_sel),
        .O(video_out_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[6]_INST_0 
       (.I0(video_out_V_data_V_1_payload_B[6]),
        .I1(video_out_V_data_V_1_payload_A[6]),
        .I2(video_out_V_data_V_1_sel),
        .O(video_out_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \video_out_TDATA[7]_INST_0 
       (.I0(video_out_V_data_V_1_payload_B[7]),
        .I1(video_out_V_data_V_1_payload_A[7]),
        .I2(video_out_V_data_V_1_sel),
        .O(video_out_TDATA[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \video_out_TLAST[0]_INST_0 
       (.I0(video_out_V_last_V_1_payload_B),
        .I1(video_out_V_last_V_1_sel),
        .I2(video_out_V_last_V_1_payload_A),
        .O(video_out_TLAST));
  LUT3 #(
    .INIT(8'hB8)) 
    \video_out_TUSER[0]_INST_0 
       (.I0(video_out_V_user_V_1_payload_B),
        .I1(video_out_V_user_V_1_sel),
        .I2(video_out_V_user_V_1_payload_A),
        .O(video_out_TUSER));
  LUT3 #(
    .INIT(8'h0D)) 
    \video_out_V_data_V_1_payload_A[7]_i_1 
       (.I0(\video_out_V_data_V_1_state_reg_n_0_[0] ),
        .I1(video_out_V_data_V_1_ack_in),
        .I2(video_out_V_data_V_1_sel_wr),
        .O(video_out_V_data_V_1_load_A));
  FDRE \video_out_V_data_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(video_out_V_data_V_1_load_A),
        .D(D[0]),
        .Q(video_out_V_data_V_1_payload_A[0]),
        .R(1'b0));
  FDRE \video_out_V_data_V_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(video_out_V_data_V_1_load_A),
        .D(D[1]),
        .Q(video_out_V_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \video_out_V_data_V_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(video_out_V_data_V_1_load_A),
        .D(D[2]),
        .Q(video_out_V_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \video_out_V_data_V_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(video_out_V_data_V_1_load_A),
        .D(D[3]),
        .Q(video_out_V_data_V_1_payload_A[3]),
        .R(1'b0));
  FDRE \video_out_V_data_V_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(video_out_V_data_V_1_load_A),
        .D(D[4]),
        .Q(video_out_V_data_V_1_payload_A[4]),
        .R(1'b0));
  FDRE \video_out_V_data_V_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(video_out_V_data_V_1_load_A),
        .D(D[5]),
        .Q(video_out_V_data_V_1_payload_A[5]),
        .R(1'b0));
  FDRE \video_out_V_data_V_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(video_out_V_data_V_1_load_A),
        .D(D[6]),
        .Q(video_out_V_data_V_1_payload_A[6]),
        .R(1'b0));
  FDRE \video_out_V_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(video_out_V_data_V_1_load_A),
        .D(D[7]),
        .Q(video_out_V_data_V_1_payload_A[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \video_out_V_data_V_1_payload_B[7]_i_1 
       (.I0(\video_out_V_data_V_1_state_reg_n_0_[0] ),
        .I1(video_out_V_data_V_1_ack_in),
        .I2(video_out_V_data_V_1_sel_wr),
        .O(video_out_V_data_V_1_load_B));
  FDRE \video_out_V_data_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(video_out_V_data_V_1_load_B),
        .D(D[0]),
        .Q(video_out_V_data_V_1_payload_B[0]),
        .R(1'b0));
  FDRE \video_out_V_data_V_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(video_out_V_data_V_1_load_B),
        .D(D[1]),
        .Q(video_out_V_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \video_out_V_data_V_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(video_out_V_data_V_1_load_B),
        .D(D[2]),
        .Q(video_out_V_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \video_out_V_data_V_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(video_out_V_data_V_1_load_B),
        .D(D[3]),
        .Q(video_out_V_data_V_1_payload_B[3]),
        .R(1'b0));
  FDRE \video_out_V_data_V_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(video_out_V_data_V_1_load_B),
        .D(D[4]),
        .Q(video_out_V_data_V_1_payload_B[4]),
        .R(1'b0));
  FDRE \video_out_V_data_V_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(video_out_V_data_V_1_load_B),
        .D(D[5]),
        .Q(video_out_V_data_V_1_payload_B[5]),
        .R(1'b0));
  FDRE \video_out_V_data_V_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(video_out_V_data_V_1_load_B),
        .D(D[6]),
        .Q(video_out_V_data_V_1_payload_B[6]),
        .R(1'b0));
  FDRE \video_out_V_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(video_out_V_data_V_1_load_B),
        .D(D[7]),
        .Q(video_out_V_data_V_1_payload_B[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h78)) 
    video_out_V_data_V_1_sel_rd_i_1
       (.I0(video_out_TREADY),
        .I1(\video_out_V_data_V_1_state_reg_n_0_[0] ),
        .I2(video_out_V_data_V_1_sel),
        .O(video_out_V_data_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    video_out_V_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(video_out_V_data_V_1_sel_rd_i_1_n_0),
        .Q(video_out_V_data_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h78)) 
    video_out_V_data_V_1_sel_wr_i_1
       (.I0(video_out_V_data_V_1_ack_in),
        .I1(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .I2(video_out_V_data_V_1_sel_wr),
        .O(video_out_V_data_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    video_out_V_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(video_out_V_data_V_1_sel_wr_i_1_n_0),
        .Q(video_out_V_data_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE4EC0000)) 
    \video_out_V_data_V_1_state[0]_i_1 
       (.I0(video_out_V_data_V_1_ack_in),
        .I1(\video_out_V_data_V_1_state_reg_n_0_[0] ),
        .I2(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .I3(video_out_TREADY),
        .I4(ap_rst_n),
        .O(\video_out_V_data_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \video_out_V_data_V_1_state[1]_i_1 
       (.I0(\video_out_V_data_V_1_state_reg_n_0_[0] ),
        .I1(video_out_V_data_V_1_ack_in),
        .I2(video_out_TREADY),
        .I3(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .O(video_out_V_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \video_out_V_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\video_out_V_data_V_1_state[0]_i_1_n_0 ),
        .Q(\video_out_V_data_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \video_out_V_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(video_out_V_data_V_1_state),
        .Q(video_out_V_data_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE4EC0000)) 
    \video_out_V_dest_V_1_state[0]_i_1 
       (.I0(video_out_V_dest_V_1_ack_in),
        .I1(video_out_TVALID),
        .I2(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .I3(video_out_TREADY),
        .I4(ap_rst_n),
        .O(\video_out_V_dest_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \video_out_V_dest_V_1_state[0]_i_2 
       (.I0(\exitcond_i_i_reg_268_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_NS_fsm6),
        .O(Mat2AXIvideo_U0_img_1_data_stream_1_read));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \video_out_V_dest_V_1_state[1]_i_1 
       (.I0(video_out_TVALID),
        .I1(video_out_V_dest_V_1_ack_in),
        .I2(video_out_TREADY),
        .I3(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .O(video_out_V_dest_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \video_out_V_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\video_out_V_dest_V_1_state[0]_i_1_n_0 ),
        .Q(video_out_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \video_out_V_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(video_out_V_dest_V_1_state),
        .Q(video_out_V_dest_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE4EC0000)) 
    \video_out_V_id_V_1_state[0]_i_1 
       (.I0(video_out_V_id_V_1_ack_in),
        .I1(\video_out_V_id_V_1_state_reg_n_0_[0] ),
        .I2(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .I3(video_out_TREADY),
        .I4(ap_rst_n),
        .O(\video_out_V_id_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \video_out_V_id_V_1_state[1]_i_1 
       (.I0(\video_out_V_id_V_1_state_reg_n_0_[0] ),
        .I1(video_out_V_id_V_1_ack_in),
        .I2(video_out_TREADY),
        .I3(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .O(video_out_V_id_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \video_out_V_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\video_out_V_id_V_1_state[0]_i_1_n_0 ),
        .Q(\video_out_V_id_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \video_out_V_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(video_out_V_id_V_1_state),
        .Q(video_out_V_id_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE4EC0000)) 
    \video_out_V_keep_V_1_state[0]_i_1 
       (.I0(video_out_V_keep_V_1_ack_in),
        .I1(\video_out_V_keep_V_1_state_reg_n_0_[0] ),
        .I2(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .I3(video_out_TREADY),
        .I4(ap_rst_n),
        .O(\video_out_V_keep_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \video_out_V_keep_V_1_state[1]_i_1 
       (.I0(\video_out_V_keep_V_1_state_reg_n_0_[0] ),
        .I1(video_out_V_keep_V_1_ack_in),
        .I2(video_out_TREADY),
        .I3(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .O(video_out_V_keep_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \video_out_V_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\video_out_V_keep_V_1_state[0]_i_1_n_0 ),
        .Q(\video_out_V_keep_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \video_out_V_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(video_out_V_keep_V_1_state),
        .Q(video_out_V_keep_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \video_out_V_last_V_1_payload_A[0]_i_1 
       (.I0(axi_last_V_reg_277),
        .I1(\video_out_V_last_V_1_state_reg_n_0_[0] ),
        .I2(video_out_V_last_V_1_ack_in),
        .I3(video_out_V_last_V_1_sel_wr),
        .I4(video_out_V_last_V_1_payload_A),
        .O(\video_out_V_last_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \video_out_V_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\video_out_V_last_V_1_payload_A[0]_i_1_n_0 ),
        .Q(video_out_V_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \video_out_V_last_V_1_payload_B[0]_i_1 
       (.I0(axi_last_V_reg_277),
        .I1(\video_out_V_last_V_1_state_reg_n_0_[0] ),
        .I2(video_out_V_last_V_1_ack_in),
        .I3(video_out_V_last_V_1_sel_wr),
        .I4(video_out_V_last_V_1_payload_B),
        .O(\video_out_V_last_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \video_out_V_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\video_out_V_last_V_1_payload_B[0]_i_1_n_0 ),
        .Q(video_out_V_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h78)) 
    video_out_V_last_V_1_sel_rd_i_1
       (.I0(video_out_TREADY),
        .I1(\video_out_V_last_V_1_state_reg_n_0_[0] ),
        .I2(video_out_V_last_V_1_sel),
        .O(video_out_V_last_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    video_out_V_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(video_out_V_last_V_1_sel_rd_i_1_n_0),
        .Q(video_out_V_last_V_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    video_out_V_last_V_1_sel_wr_i_1
       (.I0(video_out_V_last_V_1_ack_in),
        .I1(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .I2(video_out_V_last_V_1_sel_wr),
        .O(video_out_V_last_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    video_out_V_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(video_out_V_last_V_1_sel_wr_i_1_n_0),
        .Q(video_out_V_last_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE4EC0000)) 
    \video_out_V_last_V_1_state[0]_i_1 
       (.I0(video_out_V_last_V_1_ack_in),
        .I1(\video_out_V_last_V_1_state_reg_n_0_[0] ),
        .I2(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .I3(video_out_TREADY),
        .I4(ap_rst_n),
        .O(\video_out_V_last_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \video_out_V_last_V_1_state[1]_i_1 
       (.I0(\video_out_V_last_V_1_state_reg_n_0_[0] ),
        .I1(video_out_V_last_V_1_ack_in),
        .I2(video_out_TREADY),
        .I3(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .O(video_out_V_last_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \video_out_V_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\video_out_V_last_V_1_state[0]_i_1_n_0 ),
        .Q(\video_out_V_last_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \video_out_V_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(video_out_V_last_V_1_state),
        .Q(video_out_V_last_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE4EC0000)) 
    \video_out_V_strb_V_1_state[0]_i_1 
       (.I0(video_out_V_strb_V_1_ack_in),
        .I1(\video_out_V_strb_V_1_state_reg_n_0_[0] ),
        .I2(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .I3(video_out_TREADY),
        .I4(ap_rst_n),
        .O(\video_out_V_strb_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \video_out_V_strb_V_1_state[1]_i_1 
       (.I0(\video_out_V_strb_V_1_state_reg_n_0_[0] ),
        .I1(video_out_V_strb_V_1_ack_in),
        .I2(video_out_TREADY),
        .I3(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .O(video_out_V_strb_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \video_out_V_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\video_out_V_strb_V_1_state[0]_i_1_n_0 ),
        .Q(\video_out_V_strb_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \video_out_V_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(video_out_V_strb_V_1_state),
        .Q(video_out_V_strb_V_1_ack_in),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \video_out_V_user_V_1_payload_A[0]_i_1 
       (.I0(tmp_user_V_fu_94),
        .I1(\video_out_V_user_V_1_state_reg_n_0_[0] ),
        .I2(video_out_V_user_V_1_ack_in),
        .I3(video_out_V_user_V_1_sel_wr),
        .I4(video_out_V_user_V_1_payload_A),
        .O(\video_out_V_user_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \video_out_V_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\video_out_V_user_V_1_payload_A[0]_i_1_n_0 ),
        .Q(video_out_V_user_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \video_out_V_user_V_1_payload_B[0]_i_1 
       (.I0(tmp_user_V_fu_94),
        .I1(\video_out_V_user_V_1_state_reg_n_0_[0] ),
        .I2(video_out_V_user_V_1_ack_in),
        .I3(video_out_V_user_V_1_sel_wr),
        .I4(video_out_V_user_V_1_payload_B),
        .O(\video_out_V_user_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \video_out_V_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\video_out_V_user_V_1_payload_B[0]_i_1_n_0 ),
        .Q(video_out_V_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h78)) 
    video_out_V_user_V_1_sel_rd_i_1
       (.I0(\video_out_V_user_V_1_state_reg_n_0_[0] ),
        .I1(video_out_TREADY),
        .I2(video_out_V_user_V_1_sel),
        .O(video_out_V_user_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    video_out_V_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(video_out_V_user_V_1_sel_rd_i_1_n_0),
        .Q(video_out_V_user_V_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h78)) 
    video_out_V_user_V_1_sel_wr_i_1
       (.I0(video_out_V_user_V_1_ack_in),
        .I1(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .I2(video_out_V_user_V_1_sel_wr),
        .O(video_out_V_user_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    video_out_V_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(video_out_V_user_V_1_sel_wr_i_1_n_0),
        .Q(video_out_V_user_V_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE4EC0000)) 
    \video_out_V_user_V_1_state[0]_i_1 
       (.I0(video_out_V_user_V_1_ack_in),
        .I1(\video_out_V_user_V_1_state_reg_n_0_[0] ),
        .I2(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .I3(video_out_TREADY),
        .I4(ap_rst_n),
        .O(\video_out_V_user_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \video_out_V_user_V_1_state[1]_i_1 
       (.I0(\video_out_V_user_V_1_state_reg_n_0_[0] ),
        .I1(video_out_V_user_V_1_ack_in),
        .I2(video_out_TREADY),
        .I3(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .O(video_out_V_user_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \video_out_V_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\video_out_V_user_V_1_state[0]_i_1_n_0 ),
        .Q(\video_out_V_user_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \video_out_V_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(video_out_V_user_V_1_state),
        .Q(video_out_V_user_V_1_ack_in),
        .R(ap_rst_n_inv));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CONTROL_BUS_ADDR_WIDTH = "8" *) (* C_S_AXI_CONTROL_BUS_DATA_WIDTH = "32" *) 
(* C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* ORIG_REF_NAME = "image_filter" *) (* ap_const_int64_8 = "8" *) (* ap_const_lv16_0 = "16'b0000000000000000" *) 
(* ap_const_lv2_0 = "2'b00" *) (* hls_module = "yes" *) 
module system_image_filter_0_1_image_filter
   (s_axi_CONTROL_BUS_AWVALID,
    s_axi_CONTROL_BUS_AWREADY,
    s_axi_CONTROL_BUS_AWADDR,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_WREADY,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_ARREADY,
    s_axi_CONTROL_BUS_ARADDR,
    s_axi_CONTROL_BUS_RVALID,
    s_axi_CONTROL_BUS_RREADY,
    s_axi_CONTROL_BUS_RDATA,
    s_axi_CONTROL_BUS_RRESP,
    s_axi_CONTROL_BUS_BVALID,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    video_in_TDATA,
    video_in_TKEEP,
    video_in_TSTRB,
    video_in_TUSER,
    video_in_TLAST,
    video_in_TID,
    video_in_TDEST,
    video_out_TDATA,
    video_out_TKEEP,
    video_out_TSTRB,
    video_out_TUSER,
    video_out_TLAST,
    video_out_TID,
    video_out_TDEST,
    video_in_TVALID,
    video_in_TREADY,
    video_out_TVALID,
    video_out_TREADY);
  input s_axi_CONTROL_BUS_AWVALID;
  output s_axi_CONTROL_BUS_AWREADY;
  input [7:0]s_axi_CONTROL_BUS_AWADDR;
  input s_axi_CONTROL_BUS_WVALID;
  output s_axi_CONTROL_BUS_WREADY;
  input [31:0]s_axi_CONTROL_BUS_WDATA;
  input [3:0]s_axi_CONTROL_BUS_WSTRB;
  input s_axi_CONTROL_BUS_ARVALID;
  output s_axi_CONTROL_BUS_ARREADY;
  input [7:0]s_axi_CONTROL_BUS_ARADDR;
  output s_axi_CONTROL_BUS_RVALID;
  input s_axi_CONTROL_BUS_RREADY;
  output [31:0]s_axi_CONTROL_BUS_RDATA;
  output [1:0]s_axi_CONTROL_BUS_RRESP;
  output s_axi_CONTROL_BUS_BVALID;
  input s_axi_CONTROL_BUS_BREADY;
  output [1:0]s_axi_CONTROL_BUS_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [15:0]video_in_TDATA;
  input [1:0]video_in_TKEEP;
  input [1:0]video_in_TSTRB;
  input [0:0]video_in_TUSER;
  input [0:0]video_in_TLAST;
  input [0:0]video_in_TID;
  input [0:0]video_in_TDEST;
  output [15:0]video_out_TDATA;
  output [1:0]video_out_TKEEP;
  output [1:0]video_out_TSTRB;
  output [0:0]video_out_TUSER;
  output [0:0]video_out_TLAST;
  output [0:0]video_out_TID;
  output [0:0]video_out_TDEST;
  input video_in_TVALID;
  output video_in_TREADY;
  output video_out_TVALID;
  input video_out_TREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire AXIvideo2Mat44_U0_ap_start;
  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]AXIvideo2Mat44_U0_img_0_data_stream_0_din;
  wire AXIvideo2Mat44_U0_img_0_data_stream_0_write;
  wire AXIvideo2Mat44_U0_n_0;
  wire AXIvideo2Mat44_U0_n_1;
  wire AXIvideo2Mat44_U0_n_3;
  wire [7:0]C_XR0C0;
  wire C_XR0C0_channel_U_n_0;
  wire C_XR0C0_channel_U_n_1;
  wire [7:0]C_XR0C0_channel_dout;
  wire [7:0]C_XR0C1;
  wire [7:0]C_XR0C1_channel_dout;
  wire C_XR0C1_channel_empty_n;
  wire C_XR0C1_channel_full_n;
  wire [7:0]C_XR0C2;
  wire [7:0]C_XR0C2_channel_dout;
  wire C_XR0C2_channel_empty_n;
  wire C_XR0C2_channel_full_n;
  wire [7:0]C_XR1C0;
  wire [7:0]C_XR1C0_channel_dout;
  wire C_XR1C0_channel_empty_n;
  wire C_XR1C0_channel_full_n;
  wire [7:0]C_XR1C1;
  wire [7:0]C_XR1C1_channel_dout;
  wire C_XR1C1_channel_empty_n;
  wire C_XR1C1_channel_full_n;
  wire [7:0]C_XR1C2;
  wire [7:0]C_XR1C2_channel_dout;
  wire C_XR1C2_channel_empty_n;
  wire C_XR1C2_channel_full_n;
  wire [7:0]C_XR2C0;
  wire [7:0]C_XR2C0_channel_dout;
  wire C_XR2C0_channel_empty_n;
  wire C_XR2C0_channel_full_n;
  wire [7:0]C_XR2C1;
  wire [7:0]C_XR2C1_channel_dout;
  wire C_XR2C1_channel_empty_n;
  wire C_XR2C1_channel_full_n;
  wire [7:0]C_XR2C2;
  wire [7:0]C_XR2C2_channel_dout;
  wire C_XR2C2_channel_empty_n;
  wire C_XR2C2_channel_full_n;
  wire [7:0]C_YR0C0;
  wire [7:0]C_YR0C0_channel_dout;
  wire C_YR0C0_channel_empty_n;
  wire C_YR0C0_channel_full_n;
  wire [7:0]C_YR0C1;
  wire [7:0]C_YR0C1_channel_dout;
  wire C_YR0C1_channel_empty_n;
  wire C_YR0C1_channel_full_n;
  wire [7:0]C_YR0C2;
  wire [7:0]C_YR0C2_channel_dout;
  wire C_YR0C2_channel_empty_n;
  wire C_YR0C2_channel_full_n;
  wire [7:0]C_YR1C0;
  wire C_YR1C0_channel_U_n_0;
  wire C_YR1C0_channel_U_n_1;
  wire [7:0]C_YR1C0_channel_dout;
  wire [7:0]C_YR1C1;
  wire [7:0]C_YR1C1_channel_dout;
  wire C_YR1C1_channel_empty_n;
  wire C_YR1C1_channel_full_n;
  wire [7:0]C_YR1C2;
  wire [7:0]C_YR1C2_channel_dout;
  wire C_YR1C2_channel_empty_n;
  wire C_YR1C2_channel_full_n;
  wire [7:0]C_YR2C0;
  wire [7:0]C_YR2C0_channel_dout;
  wire C_YR2C0_channel_empty_n;
  wire C_YR2C0_channel_full_n;
  wire [7:0]C_YR2C1;
  wire [7:0]C_YR2C1_channel_dout;
  wire Mat2AXIvideo_U0_ap_done;
  wire Mat2AXIvideo_U0_img_1_data_stream_1_read;
  wire Mat2AXIvideo_U0_n_0;
  wire Mat2AXIvideo_U0_n_1;
  wire Mat2AXIvideo_U0_n_15;
  wire Mat2AXIvideo_U0_n_2;
  wire ap_CS_fsm_state4;
  wire ap_clk;
  wire ap_condition_245;
  wire ap_condition_671;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_V_fu_214_p2;
  wire [31:0]c_high_thresh;
  wire [31:0]c_high_thresh_channe_1_dout;
  wire c_high_thresh_channe_1_empty_n;
  wire c_high_thresh_channe_1_full_n;
  wire [31:0]c_invert;
  wire c_invert_channel_U_n_0;
  wire c_invert_channel_U_n_1;
  wire c_invert_channel_empty_n;
  wire c_invert_channel_full_n;
  wire [31:0]c_low_thresh;
  wire [31:0]c_low_thresh_channel_1_dout;
  wire c_low_thresh_channel_1_empty_n;
  wire c_low_thresh_channel_1_full_n;
  wire [7:2]col_reg_1318_reg;
  wire [10:0]cols;
  wire i_V_reg_2630;
  wire image_filter_CONTROL_BUS_s_axi_U_n_260;
  wire image_filter_CONTROL_BUS_s_axi_U_n_261;
  wire image_filter_CONTROL_BUS_s_axi_U_n_262;
  wire image_filter_CONTROL_BUS_s_axi_U_n_263;
  wire image_filter_CONTROL_BUS_s_axi_U_n_264;
  wire image_filter_CONTROL_BUS_s_axi_U_n_265;
  wire image_filter_CONTROL_BUS_s_axi_U_n_266;
  wire image_filter_CONTROL_BUS_s_axi_U_n_267;
  wire image_filter_CONTROL_BUS_s_axi_U_n_268;
  wire image_filter_CONTROL_BUS_s_axi_U_n_271;
  wire image_filter_CONTROL_BUS_s_axi_U_n_272;
  wire image_filter_CONTROL_BUS_s_axi_U_n_273;
  wire image_filter_CONTROL_BUS_s_axi_U_n_276;
  wire image_filter_CONTROL_BUS_s_axi_U_n_3;
  wire [7:0]img_0_data_stream_0_dout;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_0_full_n;
  wire img_0_data_stream_1_empty_n;
  wire img_0_data_stream_1_full_n;
  wire [7:0]img_1_data_stream_0_dout;
  wire img_1_data_stream_0_empty_n;
  wire img_1_data_stream_0_full_n;
  wire img_1_data_stream_1_empty_n;
  wire img_1_data_stream_1_full_n;
  wire interrupt;
  wire [10:3]p_1_i_i_reg_162_reg;
  wire p_i_i_reg_1510;
  wire [10:0]rows;
  wire [7:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [7:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWREADY;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire s_axi_CONTROL_BUS_WREADY;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire [10:0]sel0;
  wire shiftReg_ce;
  wire sobel_filter_core_U0_c_low_thresh_channel_1_read;
  wire sobel_filter_core_U0_dst_data_stream_1_V_write;
  wire sobel_filter_core_U0_n_1;
  wire sobel_filter_core_U0_n_12;
  wire sobel_filter_core_U0_n_2;
  wire sobel_filter_core_U0_n_24;
  wire sobel_filter_core_U0_n_25;
  wire sobel_filter_core_U0_n_26;
  wire sobel_filter_core_U0_n_27;
  wire sobel_filter_core_U0_n_28;
  wire sobel_filter_core_U0_n_29;
  wire sobel_filter_core_U0_n_3;
  wire sobel_filter_core_U0_n_30;
  wire sobel_filter_core_U0_n_31;
  wire sobel_filter_core_U0_n_32;
  wire sobel_filter_core_U0_n_33;
  wire sobel_filter_core_U0_n_34;
  wire sobel_filter_core_U0_n_35;
  wire sobel_filter_core_U0_n_37;
  wire sobel_filter_core_U0_n_38;
  wire sobel_filter_core_U0_n_39;
  wire sobel_filter_core_U0_n_4;
  wire sobel_filter_core_U0_n_40;
  wire sobel_filter_core_U0_n_41;
  wire sobel_filter_core_U0_n_42;
  wire sobel_filter_core_U0_n_43;
  wire sobel_filter_core_U0_n_44;
  wire sobel_filter_core_U0_n_45;
  wire sobel_filter_core_U0_n_46;
  wire sobel_filter_core_U0_n_47;
  wire sobel_filter_core_U0_n_48;
  wire sobel_filter_core_U0_n_49;
  wire sobel_filter_core_U0_n_5;
  wire sobel_filter_core_U0_n_6;
  wire sobel_filter_core_U0_n_7;
  wire sobel_filter_core_U0_src_data_stream_0_V_read;
  wire [10:5]tmp_32_i_i_i_fu_429_p2;
  wire tmp_37_i_i_i_fu_635_p2;
  wire tmp_45_i_i_i_fu_671_p2;
  wire [15:0]video_in_TDATA;
  wire [0:0]video_in_TLAST;
  wire video_in_TREADY;
  wire [0:0]video_in_TUSER;
  wire video_in_TVALID;
  wire [7:0]\^video_out_TDATA ;
  wire [0:0]video_out_TLAST;
  wire video_out_TREADY;
  wire [0:0]video_out_TUSER;
  wire video_out_TVALID;

  assign s_axi_CONTROL_BUS_BRESP[1] = \<const0> ;
  assign s_axi_CONTROL_BUS_BRESP[0] = \<const0> ;
  assign s_axi_CONTROL_BUS_RRESP[1] = \<const0> ;
  assign s_axi_CONTROL_BUS_RRESP[0] = \<const0> ;
  assign video_out_TDATA[15] = \<const1> ;
  assign video_out_TDATA[14] = \<const0> ;
  assign video_out_TDATA[13] = \<const0> ;
  assign video_out_TDATA[12] = \<const0> ;
  assign video_out_TDATA[11] = \<const0> ;
  assign video_out_TDATA[10] = \<const0> ;
  assign video_out_TDATA[9] = \<const0> ;
  assign video_out_TDATA[8] = \<const0> ;
  assign video_out_TDATA[7:0] = \^video_out_TDATA [7:0];
  assign video_out_TDEST[0] = \<const0> ;
  assign video_out_TID[0] = \<const0> ;
  assign video_out_TKEEP[1] = \<const1> ;
  assign video_out_TKEEP[0] = \<const1> ;
  assign video_out_TSTRB[1] = \<const0> ;
  assign video_out_TSTRB[0] = \<const0> ;
  system_image_filter_0_1_AXIvideo2Mat44 AXIvideo2Mat44_U0
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .AXIvideo2Mat44_U0_img_0_data_stream_0_write(AXIvideo2Mat44_U0_img_0_data_stream_0_write),
        .CO(AXIvideo2Mat44_U0_n_1),
        .D(AXIvideo2Mat44_U0_img_0_data_stream_0_din),
        .Q({ap_CS_fsm_state4,AXIvideo2Mat44_U0_n_3}),
        .ap_clk(ap_clk),
        .ap_condition_671(ap_condition_671),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_0_data_stream_0_full_n(img_0_data_stream_0_full_n),
        .img_0_data_stream_1_full_n(img_0_data_stream_1_full_n),
        .\int_cols_reg[10] (cols),
        .\int_rows_reg[10] (rows),
        .\rdata_reg[3] (AXIvideo2Mat44_U0_n_0),
        .s_axi_CONTROL_BUS_ARADDR(s_axi_CONTROL_BUS_ARADDR[6:3]),
        .video_in_TDATA(video_in_TDATA[7:0]),
        .video_in_TLAST(video_in_TLAST),
        .video_in_TREADY(video_in_TREADY),
        .video_in_TUSER(video_in_TUSER),
        .video_in_TVALID(video_in_TVALID));
  system_image_filter_0_1_image_filter_C_XRibs C_XR0C0_channel_U
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(C_XR0C0_channel_dout),
        .C_XR0C1_channel_empty_n(C_XR0C1_channel_empty_n),
        .C_XR0C1_channel_full_n(C_XR0C1_channel_full_n),
        .C_XR0C2_channel_empty_n(C_XR0C2_channel_empty_n),
        .C_XR0C2_channel_full_n(C_XR0C2_channel_full_n),
        .C_XR1C0_channel_empty_n(C_XR1C0_channel_empty_n),
        .C_XR1C0_channel_full_n(C_XR1C0_channel_full_n),
        .C_XR1C1_channel_empty_n(C_XR1C1_channel_empty_n),
        .C_XR1C1_channel_full_n(C_XR1C1_channel_full_n),
        .Q(C_XR0C0),
        .\ap_CS_fsm_reg[0] (C_XR0C0_channel_U_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .c_invert_channel_empty_n(c_invert_channel_empty_n),
        .c_invert_channel_full_n(c_invert_channel_full_n),
        .p(C_XR0C0_channel_U_n_1),
        .sobel_filter_core_U0_c_low_thresh_channel_1_read(sobel_filter_core_U0_c_low_thresh_channel_1_read));
  system_image_filter_0_1_image_filter_C_XRjbC C_XR0C1_channel_U
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(C_XR0C1_channel_dout),
        .C_XR0C1_channel_empty_n(C_XR0C1_channel_empty_n),
        .C_XR0C1_channel_full_n(C_XR0C1_channel_full_n),
        .Q(C_XR0C1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .sobel_filter_core_U0_c_low_thresh_channel_1_read(sobel_filter_core_U0_c_low_thresh_channel_1_read));
  system_image_filter_0_1_image_filter_C_XRkbM C_XR0C2_channel_U
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(C_XR0C2_channel_dout),
        .C_XR0C2_channel_empty_n(C_XR0C2_channel_empty_n),
        .C_XR0C2_channel_full_n(C_XR0C2_channel_full_n),
        .Q(C_XR0C2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .sobel_filter_core_U0_c_low_thresh_channel_1_read(sobel_filter_core_U0_c_low_thresh_channel_1_read));
  system_image_filter_0_1_image_filter_C_XRlbW C_XR1C0_channel_U
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(C_XR1C0_channel_dout),
        .C_XR1C0_channel_empty_n(C_XR1C0_channel_empty_n),
        .C_XR1C0_channel_full_n(C_XR1C0_channel_full_n),
        .Q(C_XR1C0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .sobel_filter_core_U0_c_low_thresh_channel_1_read(sobel_filter_core_U0_c_low_thresh_channel_1_read));
  system_image_filter_0_1_image_filter_C_XRmb6 C_XR1C1_channel_U
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(C_XR1C1_channel_dout),
        .C_XR1C1_channel_empty_n(C_XR1C1_channel_empty_n),
        .C_XR1C1_channel_full_n(C_XR1C1_channel_full_n),
        .Q(C_XR1C1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .sobel_filter_core_U0_c_low_thresh_channel_1_read(sobel_filter_core_U0_c_low_thresh_channel_1_read));
  system_image_filter_0_1_image_filter_C_XRncg C_XR1C2_channel_U
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(C_XR1C2_channel_dout),
        .C_XR1C2_channel_empty_n(C_XR1C2_channel_empty_n),
        .C_XR1C2_channel_full_n(C_XR1C2_channel_full_n),
        .Q(C_XR1C2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .sobel_filter_core_U0_c_low_thresh_channel_1_read(sobel_filter_core_U0_c_low_thresh_channel_1_read));
  system_image_filter_0_1_image_filter_C_XRocq C_XR2C0_channel_U
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(C_XR2C0_channel_dout),
        .C_XR2C0_channel_empty_n(C_XR2C0_channel_empty_n),
        .C_XR2C0_channel_full_n(C_XR2C0_channel_full_n),
        .Q(C_XR2C0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .sobel_filter_core_U0_c_low_thresh_channel_1_read(sobel_filter_core_U0_c_low_thresh_channel_1_read));
  system_image_filter_0_1_image_filter_C_XRpcA C_XR2C1_channel_U
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(C_XR2C1_channel_dout),
        .C_XR2C1_channel_empty_n(C_XR2C1_channel_empty_n),
        .C_XR2C1_channel_full_n(C_XR2C1_channel_full_n),
        .Q(C_XR2C1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .sobel_filter_core_U0_c_low_thresh_channel_1_read(sobel_filter_core_U0_c_low_thresh_channel_1_read));
  system_image_filter_0_1_image_filter_C_XRqcK C_XR2C2_channel_U
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(C_XR2C2_channel_dout),
        .C_XR2C2_channel_empty_n(C_XR2C2_channel_empty_n),
        .C_XR2C2_channel_full_n(C_XR2C2_channel_full_n),
        .Q(C_XR2C2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .sobel_filter_core_U0_c_low_thresh_channel_1_read(sobel_filter_core_U0_c_low_thresh_channel_1_read));
  system_image_filter_0_1_image_filter_C_YRrcU C_YR0C0_channel_U
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(C_YR0C0_channel_dout),
        .C_YR0C0_channel_empty_n(C_YR0C0_channel_empty_n),
        .C_YR0C0_channel_full_n(C_YR0C0_channel_full_n),
        .Q(C_YR0C0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .sobel_filter_core_U0_c_low_thresh_channel_1_read(sobel_filter_core_U0_c_low_thresh_channel_1_read));
  system_image_filter_0_1_image_filter_C_YRsc4 C_YR0C1_channel_U
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(C_YR0C1_channel_dout),
        .C_YR0C1_channel_empty_n(C_YR0C1_channel_empty_n),
        .C_YR0C1_channel_full_n(C_YR0C1_channel_full_n),
        .Q(C_YR0C1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .sobel_filter_core_U0_c_low_thresh_channel_1_read(sobel_filter_core_U0_c_low_thresh_channel_1_read));
  system_image_filter_0_1_image_filter_C_YRtde C_YR0C2_channel_U
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(C_YR0C2_channel_dout),
        .C_YR0C2_channel_empty_n(C_YR0C2_channel_empty_n),
        .C_YR0C2_channel_full_n(C_YR0C2_channel_full_n),
        .Q(C_YR0C2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .sobel_filter_core_U0_c_low_thresh_channel_1_read(sobel_filter_core_U0_c_low_thresh_channel_1_read));
  system_image_filter_0_1_image_filter_C_YRudo C_YR1C0_channel_U
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(C_YR1C0_channel_dout),
        .C_YR0C0_channel_empty_n(C_YR0C0_channel_empty_n),
        .C_YR0C0_channel_full_n(C_YR0C0_channel_full_n),
        .C_YR0C1_channel_empty_n(C_YR0C1_channel_empty_n),
        .C_YR0C1_channel_full_n(C_YR0C1_channel_full_n),
        .C_YR0C2_channel_empty_n(C_YR0C2_channel_empty_n),
        .C_YR0C2_channel_full_n(C_YR0C2_channel_full_n),
        .Q(C_YR1C0),
        .\ap_CS_fsm_reg[0] (C_YR1C0_channel_U_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .p(C_YR1C0_channel_U_n_1),
        .sobel_filter_core_U0_c_low_thresh_channel_1_read(sobel_filter_core_U0_c_low_thresh_channel_1_read));
  system_image_filter_0_1_image_filter_C_YRvdy C_YR1C1_channel_U
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(C_YR1C1_channel_dout),
        .C_YR1C1_channel_empty_n(C_YR1C1_channel_empty_n),
        .C_YR1C1_channel_full_n(C_YR1C1_channel_full_n),
        .Q(C_YR1C1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .sobel_filter_core_U0_c_low_thresh_channel_1_read(sobel_filter_core_U0_c_low_thresh_channel_1_read));
  system_image_filter_0_1_image_filter_C_YRwdI C_YR1C2_channel_U
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(C_YR1C2_channel_dout),
        .C_YR1C2_channel_empty_n(C_YR1C2_channel_empty_n),
        .C_YR1C2_channel_full_n(C_YR1C2_channel_full_n),
        .Q(C_YR1C2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .sobel_filter_core_U0_c_low_thresh_channel_1_read(sobel_filter_core_U0_c_low_thresh_channel_1_read));
  system_image_filter_0_1_image_filter_C_YRxdS C_YR2C0_channel_U
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(C_YR2C0_channel_dout),
        .C_YR2C0_channel_empty_n(C_YR2C0_channel_empty_n),
        .C_YR2C0_channel_full_n(C_YR2C0_channel_full_n),
        .Q(C_YR2C0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .sobel_filter_core_U0_c_low_thresh_channel_1_read(sobel_filter_core_U0_c_low_thresh_channel_1_read));
  system_image_filter_0_1_image_filter_C_YRyd2 C_YR2C1_channel_U
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(C_YR2C1_channel_dout),
        .C_XR2C1_channel_empty_n(C_XR2C1_channel_empty_n),
        .C_XR2C1_channel_full_n(C_XR2C1_channel_full_n),
        .C_XR2C2_channel_empty_n(C_XR2C2_channel_empty_n),
        .C_XR2C2_channel_full_n(C_XR2C2_channel_full_n),
        .C_YR1C1_channel_empty_n(C_YR1C1_channel_empty_n),
        .C_YR1C1_channel_full_n(C_YR1C1_channel_full_n),
        .C_YR1C2_channel_empty_n(C_YR1C2_channel_empty_n),
        .C_YR1C2_channel_full_n(C_YR1C2_channel_full_n),
        .C_YR2C0_channel_empty_n(C_YR2C0_channel_empty_n),
        .C_YR2C0_channel_full_n(C_YR2C0_channel_full_n),
        .Q(C_YR2C1),
        .ap_clk(ap_clk),
        .ap_condition_245(ap_condition_245),
        .ap_condition_671(ap_condition_671),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .int_ap_start_reg(image_filter_CONTROL_BUS_s_axi_U_n_260),
        .int_ap_start_reg_0(image_filter_CONTROL_BUS_s_axi_U_n_261),
        .internal_empty_n_reg_0(C_XR0C0_channel_U_n_1),
        .internal_empty_n_reg_1(C_YR1C0_channel_U_n_1),
        .internal_full_n_reg_0(C_XR0C0_channel_U_n_0),
        .internal_full_n_reg_1(C_YR1C0_channel_U_n_0),
        .sobel_filter_core_U0_c_low_thresh_channel_1_read(sobel_filter_core_U0_c_low_thresh_channel_1_read));
  GND GND
       (.G(\<const0> ));
  system_image_filter_0_1_Mat2AXIvideo Mat2AXIvideo_U0
       (.AXIvideo2Mat44_U0_ap_start(AXIvideo2Mat44_U0_ap_start),
        .CO(Mat2AXIvideo_U0_n_2),
        .D(img_1_data_stream_0_dout),
        .Mat2AXIvideo_U0_ap_done(Mat2AXIvideo_U0_ap_done),
        .Mat2AXIvideo_U0_img_1_data_stream_1_read(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .Q(Mat2AXIvideo_U0_n_1),
        .S(Mat2AXIvideo_U0_n_15),
        .SR(p_i_i_reg_1510),
        .\ap_CS_fsm_reg[0]_0 (AXIvideo2Mat44_U0_n_3),
        .\ap_CS_fsm_reg[0]_1 (sobel_filter_core_U0_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .i_V_reg_2630(i_V_reg_2630),
        .img_1_data_stream_0_empty_n(img_1_data_stream_0_empty_n),
        .img_1_data_stream_1_empty_n(img_1_data_stream_1_empty_n),
        .\int_cols_reg[10] ({cols[10:6],cols[2:0]}),
        .\int_cols_reg[4] (image_filter_CONTROL_BUS_s_axi_U_n_276),
        .\int_cols_reg[9] (axi_last_V_fu_214_p2),
        .\int_rows_reg[10] (rows),
        .\p_1_i_i_reg_162_reg[10]_0 (p_1_i_i_reg_162_reg),
        .\rdata_reg[2] (Mat2AXIvideo_U0_n_0),
        .s_axi_CONTROL_BUS_ARADDR(s_axi_CONTROL_BUS_ARADDR[6]),
        .\s_axi_CONTROL_BUS_ARADDR[5] (image_filter_CONTROL_BUS_s_axi_U_n_3),
        .video_out_TDATA(\^video_out_TDATA ),
        .video_out_TLAST(video_out_TLAST),
        .video_out_TREADY(video_out_TREADY),
        .video_out_TUSER(video_out_TUSER),
        .video_out_TVALID(video_out_TVALID));
  VCC VCC
       (.P(\<const1> ));
  system_image_filter_0_1_image_filter_c_hizec c_high_thresh_channe_1_U
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .D(c_high_thresh_channe_1_dout),
        .Q(c_high_thresh),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .c_high_thresh_channe_1_empty_n(c_high_thresh_channe_1_empty_n),
        .c_high_thresh_channe_1_full_n(c_high_thresh_channe_1_full_n),
        .sobel_filter_core_U0_c_low_thresh_channel_1_read(sobel_filter_core_U0_c_low_thresh_channel_1_read));
  system_image_filter_0_1_image_filter_c_inBew c_invert_channel_U
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .Q(c_invert),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .c_invert_channel_empty_n(c_invert_channel_empty_n),
        .c_invert_channel_full_n(c_invert_channel_full_n),
        .sobel_filter_core_U0_c_low_thresh_channel_1_read(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .\tmp_30_i_i_i_i_reg_1280_reg[0] (c_invert_channel_U_n_0),
        .\tmp_30_i_i_i_i_reg_1280_reg[0]_0 (c_invert_channel_U_n_1));
  system_image_filter_0_1_image_filter_c_loAem c_low_thresh_channel_1_U
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .D(c_low_thresh_channel_1_dout),
        .Q(c_low_thresh),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .c_low_thresh_channel_1_empty_n(c_low_thresh_channel_1_empty_n),
        .c_low_thresh_channel_1_full_n(c_low_thresh_channel_1_full_n),
        .sobel_filter_core_U0_c_low_thresh_channel_1_read(sobel_filter_core_U0_c_low_thresh_channel_1_read));
  system_image_filter_0_1_image_filter_CONTROL_BUS_s_axi image_filter_CONTROL_BUS_s_axi_U
       (.ADDRBWRADDR({sobel_filter_core_U0_n_1,sobel_filter_core_U0_n_2,sobel_filter_core_U0_n_3,sobel_filter_core_U0_n_4,sobel_filter_core_U0_n_5,sobel_filter_core_U0_n_6}),
        .AXIvideo2Mat44_U0_ap_start(AXIvideo2Mat44_U0_ap_start),
        .CO(image_filter_CONTROL_BUS_s_axi_U_n_273),
        .C_XR1C2_channel_empty_n(C_XR1C2_channel_empty_n),
        .C_XR1C2_channel_full_n(C_XR1C2_channel_full_n),
        .C_XR2C0_channel_empty_n(C_XR2C0_channel_empty_n),
        .C_XR2C0_channel_full_n(C_XR2C0_channel_full_n),
        .DI(image_filter_CONTROL_BUS_s_axi_U_n_265),
        .Mat2AXIvideo_U0_ap_done(Mat2AXIvideo_U0_ap_done),
        .O(tmp_45_i_i_i_fu_671_p2),
        .Q(c_invert),
        .S({image_filter_CONTROL_BUS_s_axi_U_n_262,image_filter_CONTROL_BUS_s_axi_U_n_263}),
        .SR(p_i_i_reg_1510),
        .\SRL_SIG_reg[0][31] (c_high_thresh),
        .\SRL_SIG_reg[0][31]_0 (c_low_thresh),
        .\SRL_SIG_reg[0][7] (C_XR0C0),
        .\SRL_SIG_reg[0][7]_0 (C_XR0C1),
        .\SRL_SIG_reg[0][7]_1 (C_XR0C2),
        .\SRL_SIG_reg[0][7]_10 (C_YR0C2),
        .\SRL_SIG_reg[0][7]_11 (C_YR1C0),
        .\SRL_SIG_reg[0][7]_12 (C_YR1C1),
        .\SRL_SIG_reg[0][7]_13 (C_YR1C2),
        .\SRL_SIG_reg[0][7]_14 (C_YR2C0),
        .\SRL_SIG_reg[0][7]_15 (C_YR2C1),
        .\SRL_SIG_reg[0][7]_2 (C_XR1C0),
        .\SRL_SIG_reg[0][7]_3 (C_XR1C1),
        .\SRL_SIG_reg[0][7]_4 (C_XR1C2),
        .\SRL_SIG_reg[0][7]_5 (C_XR2C0),
        .\SRL_SIG_reg[0][7]_6 (C_XR2C1),
        .\SRL_SIG_reg[0][7]_7 (C_XR2C2),
        .\SRL_SIG_reg[0][7]_8 (C_YR0C0),
        .\SRL_SIG_reg[0][7]_9 (C_YR0C1),
        .\ap_CS_fsm_reg[0] (image_filter_CONTROL_BUS_s_axi_U_n_260),
        .\ap_CS_fsm_reg[0]_0 ({image_filter_CONTROL_BUS_s_axi_U_n_266,image_filter_CONTROL_BUS_s_axi_U_n_267}),
        .\ap_CS_fsm_reg[0]_1 (image_filter_CONTROL_BUS_s_axi_U_n_268),
        .\ap_CS_fsm_reg[0]_2 (Mat2AXIvideo_U0_n_0),
        .\ap_CS_fsm_reg[0]_3 (Mat2AXIvideo_U0_n_1),
        .\ap_CS_fsm_reg[2] (sobel_filter_core_U0_n_25),
        .\ap_CS_fsm_reg[3] (AXIvideo2Mat44_U0_n_0),
        .\ap_CS_fsm_reg[3]_0 (ap_CS_fsm_state4),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_last_V_reg_277_reg[0] (axi_last_V_fu_214_p2),
        .c_high_thresh_channe_1_empty_n(c_high_thresh_channe_1_empty_n),
        .c_high_thresh_channe_1_full_n(c_high_thresh_channe_1_full_n),
        .c_low_thresh_channel_1_empty_n(c_low_thresh_channel_1_empty_n),
        .c_low_thresh_channel_1_full_n(c_low_thresh_channel_1_full_n),
        .\col_assign_i_reg_391_reg[11] (sobel_filter_core_U0_n_26),
        .\col_assign_i_reg_391_reg[1] ({sobel_filter_core_U0_n_37,sobel_filter_core_U0_n_38}),
        .\col_assign_i_reg_391_reg[6] (sobel_filter_core_U0_n_7),
        .\col_assign_i_reg_391_reg[7] ({sobel_filter_core_U0_n_28,sobel_filter_core_U0_n_29}),
        .col_reg_1318_reg({col_reg_1318_reg[7],col_reg_1318_reg[2]}),
        .\col_reg_1318_reg[11] ({sobel_filter_core_U0_n_34,sobel_filter_core_U0_n_35}),
        .\col_reg_1318_reg[11]_0 (sobel_filter_core_U0_n_27),
        .\exitcond_i_i_reg_268_reg[0] (image_filter_CONTROL_BUS_s_axi_U_n_276),
        .\exitcond_i_reg_1314_reg[0] (image_filter_CONTROL_BUS_s_axi_U_n_264),
        .i_V_reg_2630(i_V_reg_2630),
        .\int_cols_reg[10]_0 (cols),
        .\int_cols_reg[6]_0 ({sobel_filter_core_U0_n_39,sobel_filter_core_U0_n_40}),
        .\int_rows_reg[10]_0 (rows),
        .interrupt(interrupt),
        .p(image_filter_CONTROL_BUS_s_axi_U_n_261),
        .\p_1_i_i_reg_162_reg[0] (Mat2AXIvideo_U0_n_15),
        .\p_1_i_i_reg_162_reg[10] (p_1_i_i_reg_162_reg),
        .\p_i_i_i_i_reg_524_reg[9] (AXIvideo2Mat44_U0_n_1),
        .\p_i_i_reg_151_reg[9] (Mat2AXIvideo_U0_n_2),
        .\rdata_reg[0]_0 (image_filter_CONTROL_BUS_s_axi_U_n_3),
        .\row_i_i_i_reg_380_reg[11] ({sel0,sobel_filter_core_U0_n_24}),
        .\row_i_i_i_reg_380_reg[11]_0 (sobel_filter_core_U0_n_33),
        .\row_i_i_i_reg_380_reg[7] ({sobel_filter_core_U0_n_30,sobel_filter_core_U0_n_31,sobel_filter_core_U0_n_32}),
        .s_axi_CONTROL_BUS_ARADDR(s_axi_CONTROL_BUS_ARADDR),
        .s_axi_CONTROL_BUS_ARREADY(s_axi_CONTROL_BUS_ARREADY),
        .s_axi_CONTROL_BUS_ARVALID(s_axi_CONTROL_BUS_ARVALID),
        .s_axi_CONTROL_BUS_AWADDR(s_axi_CONTROL_BUS_AWADDR),
        .s_axi_CONTROL_BUS_AWREADY(s_axi_CONTROL_BUS_AWREADY),
        .s_axi_CONTROL_BUS_AWVALID(s_axi_CONTROL_BUS_AWVALID),
        .s_axi_CONTROL_BUS_BREADY(s_axi_CONTROL_BUS_BREADY),
        .s_axi_CONTROL_BUS_BVALID(s_axi_CONTROL_BUS_BVALID),
        .s_axi_CONTROL_BUS_RDATA(s_axi_CONTROL_BUS_RDATA),
        .s_axi_CONTROL_BUS_RREADY(s_axi_CONTROL_BUS_RREADY),
        .s_axi_CONTROL_BUS_RVALID(s_axi_CONTROL_BUS_RVALID),
        .s_axi_CONTROL_BUS_WDATA(s_axi_CONTROL_BUS_WDATA),
        .s_axi_CONTROL_BUS_WREADY(s_axi_CONTROL_BUS_WREADY),
        .s_axi_CONTROL_BUS_WSTRB(s_axi_CONTROL_BUS_WSTRB),
        .s_axi_CONTROL_BUS_WVALID(s_axi_CONTROL_BUS_WVALID),
        .\tmp_37_i_i_i_reg_1309_reg[0] (tmp_37_i_i_i_fu_635_p2),
        .\tmp_45_i_i_i_reg_1350_reg[0] ({tmp_32_i_i_i_fu_429_p2[10],tmp_32_i_i_i_fu_429_p2[5]}),
        .\tmp_45_i_i_i_reg_1350_reg[0]_0 (image_filter_CONTROL_BUS_s_axi_U_n_271),
        .\tmp_45_i_i_i_reg_1350_reg[0]_1 (image_filter_CONTROL_BUS_s_axi_U_n_272));
  system_image_filter_0_1_image_filter_img_g8j img_0_data_stream_0_U
       (.AXIvideo2Mat44_U0_img_0_data_stream_0_write(AXIvideo2Mat44_U0_img_0_data_stream_0_write),
        .D(img_0_data_stream_0_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(AXIvideo2Mat44_U0_img_0_data_stream_0_din),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_0_data_stream_0_full_n(img_0_data_stream_0_full_n),
        .sobel_filter_core_U0_src_data_stream_0_V_read(sobel_filter_core_U0_src_data_stream_0_V_read));
  system_image_filter_0_1_image_filter_img_hbi img_0_data_stream_1_U
       (.AXIvideo2Mat44_U0_img_0_data_stream_0_write(AXIvideo2Mat44_U0_img_0_data_stream_0_write),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_0_data_stream_1_empty_n(img_0_data_stream_1_empty_n),
        .img_0_data_stream_1_full_n(img_0_data_stream_1_full_n),
        .sobel_filter_core_U0_src_data_stream_0_V_read(sobel_filter_core_U0_src_data_stream_0_V_read));
  system_image_filter_0_1_image_filter_img_CeG img_1_data_stream_0_U
       (.D(img_1_data_stream_0_dout),
        .Mat2AXIvideo_U0_img_1_data_stream_1_read(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\icmp_reg_1299_reg[0] (sobel_filter_core_U0_n_41),
        .img_1_data_stream_0_empty_n(img_1_data_stream_0_empty_n),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .shiftReg_ce(shiftReg_ce),
        .sobel_filter_core_U0_dst_data_stream_1_V_write(sobel_filter_core_U0_dst_data_stream_1_V_write),
        .\tmp_27_i_i_i_i_reg_1490_reg[0] (sobel_filter_core_U0_n_49),
        .\tmp_27_i_i_i_i_reg_1490_reg[0]_0 (sobel_filter_core_U0_n_48),
        .\tmp_27_i_i_i_i_reg_1490_reg[0]_1 (sobel_filter_core_U0_n_47),
        .\tmp_27_i_i_i_i_reg_1490_reg[0]_2 (sobel_filter_core_U0_n_46),
        .\tmp_27_i_i_i_i_reg_1490_reg[0]_3 (sobel_filter_core_U0_n_45),
        .\tmp_27_i_i_i_i_reg_1490_reg[0]_4 (sobel_filter_core_U0_n_44),
        .\tmp_27_i_i_i_i_reg_1490_reg[0]_5 (sobel_filter_core_U0_n_43),
        .\tmp_27_i_i_i_i_reg_1490_reg[0]_6 (sobel_filter_core_U0_n_42));
  system_image_filter_0_1_image_filter_img_DeQ img_1_data_stream_1_U
       (.Mat2AXIvideo_U0_img_1_data_stream_1_read(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_1_data_stream_1_empty_n(img_1_data_stream_1_empty_n),
        .img_1_data_stream_1_full_n(img_1_data_stream_1_full_n),
        .sobel_filter_core_U0_dst_data_stream_1_V_write(sobel_filter_core_U0_dst_data_stream_1_V_write));
  system_image_filter_0_1_sobel_filter_core sobel_filter_core_U0
       (.ADDRBWRADDR({sobel_filter_core_U0_n_1,sobel_filter_core_U0_n_2,sobel_filter_core_U0_n_3,sobel_filter_core_U0_n_4,sobel_filter_core_U0_n_5,sobel_filter_core_U0_n_6}),
        .B(C_XR2C2_channel_dout),
        .CO(image_filter_CONTROL_BUS_s_axi_U_n_273),
        .D(img_0_data_stream_0_dout),
        .DI(image_filter_CONTROL_BUS_s_axi_U_n_265),
        .O(tmp_45_i_i_i_fu_671_p2),
        .Q(sobel_filter_core_U0_n_12),
        .S({image_filter_CONTROL_BUS_s_axi_U_n_262,image_filter_CONTROL_BUS_s_axi_U_n_263}),
        .\SRL_SIG_reg[0][0] (sobel_filter_core_U0_n_41),
        .\SRL_SIG_reg[0][0]_0 (sobel_filter_core_U0_n_42),
        .\SRL_SIG_reg[0][1] (sobel_filter_core_U0_n_43),
        .\SRL_SIG_reg[0][21] (c_invert_channel_U_n_0),
        .\SRL_SIG_reg[0][2] (sobel_filter_core_U0_n_44),
        .\SRL_SIG_reg[0][3] (sobel_filter_core_U0_n_45),
        .\SRL_SIG_reg[0][4] (sobel_filter_core_U0_n_46),
        .\SRL_SIG_reg[0][5] (sobel_filter_core_U0_n_47),
        .\SRL_SIG_reg[0][6] (sobel_filter_core_U0_n_48),
        .\SRL_SIG_reg[0][6]_0 (c_invert_channel_U_n_1),
        .\SRL_SIG_reg[0][7] (sobel_filter_core_U0_n_49),
        .\SRL_SIG_reg[1][31] (c_low_thresh_channel_1_dout),
        .\SRL_SIG_reg[1][31]_0 (c_high_thresh_channe_1_dout),
        .\SRL_SIG_reg[1][7] (C_YR0C2_channel_dout),
        .\SRL_SIG_reg[1][7]_0 (C_YR1C0_channel_dout),
        .\SRL_SIG_reg[1][7]_1 (C_YR0C0_channel_dout),
        .\SRL_SIG_reg[1][7]_10 (C_XR0C1_channel_dout),
        .\SRL_SIG_reg[1][7]_11 (C_XR1C1_channel_dout),
        .\SRL_SIG_reg[1][7]_12 (C_XR1C2_channel_dout),
        .\SRL_SIG_reg[1][7]_13 (C_XR2C1_channel_dout),
        .\SRL_SIG_reg[1][7]_14 (C_XR2C0_channel_dout),
        .\SRL_SIG_reg[1][7]_2 (C_YR0C1_channel_dout),
        .\SRL_SIG_reg[1][7]_3 (C_YR1C1_channel_dout),
        .\SRL_SIG_reg[1][7]_4 (C_YR1C2_channel_dout),
        .\SRL_SIG_reg[1][7]_5 (C_YR2C1_channel_dout),
        .\SRL_SIG_reg[1][7]_6 (C_YR2C0_channel_dout),
        .\SRL_SIG_reg[1][7]_7 (C_XR0C2_channel_dout),
        .\SRL_SIG_reg[1][7]_8 (C_XR1C0_channel_dout),
        .\SRL_SIG_reg[1][7]_9 (C_XR0C0_channel_dout),
        .ap_clk(ap_clk),
        .ap_condition_245(ap_condition_245),
        .\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0 ({sobel_filter_core_U0_n_28,sobel_filter_core_U0_n_29}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\col_assign_i_reg_391_reg[7]_0 ({col_reg_1318_reg[7],col_reg_1318_reg[2]}),
        .\exitcond_i_reg_1314_reg[0]_0 (sobel_filter_core_U0_n_26),
        .\icmp_reg_1299_reg[0]_0 ({sel0,sobel_filter_core_U0_n_24}),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_0_data_stream_1_empty_n(img_0_data_stream_1_empty_n),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .img_1_data_stream_1_full_n(img_1_data_stream_1_full_n),
        .\int_cols_reg[10] (cols),
        .\int_cols_reg[4] (image_filter_CONTROL_BUS_s_axi_U_n_271),
        .\int_cols_reg[8] (image_filter_CONTROL_BUS_s_axi_U_n_264),
        .\int_cols_reg[8]_0 (image_filter_CONTROL_BUS_s_axi_U_n_272),
        .\int_cols_reg[9] ({tmp_32_i_i_i_fu_429_p2[10],tmp_32_i_i_i_fu_429_p2[5]}),
        .\int_rows_reg[10] (rows),
        .\int_rows_reg[6] ({image_filter_CONTROL_BUS_s_axi_U_n_266,image_filter_CONTROL_BUS_s_axi_U_n_267}),
        .\int_rows_reg[8] (image_filter_CONTROL_BUS_s_axi_U_n_268),
        .ram_reg(sobel_filter_core_U0_n_7),
        .\row_i_i_i_reg_380_reg[11]_0 (tmp_37_i_i_i_fu_635_p2),
        .shiftReg_ce(shiftReg_ce),
        .sobel_filter_core_U0_c_low_thresh_channel_1_read(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .sobel_filter_core_U0_dst_data_stream_1_V_write(sobel_filter_core_U0_dst_data_stream_1_V_write),
        .sobel_filter_core_U0_src_data_stream_0_V_read(sobel_filter_core_U0_src_data_stream_0_V_read),
        .\tmp_34_i_i_i_reg_1294_reg[0]_0 ({sobel_filter_core_U0_n_30,sobel_filter_core_U0_n_31,sobel_filter_core_U0_n_32}),
        .\tmp_37_i_i_i_reg_1309_reg[0]_0 (sobel_filter_core_U0_n_33),
        .\tmp_39_i_i_i_reg_1323_reg[0]_0 (sobel_filter_core_U0_n_25),
        .\tmp_45_i_i_i_reg_1350_reg[0]_0 (sobel_filter_core_U0_n_27),
        .\tmp_45_i_i_i_reg_1350_reg[0]_1 ({sobel_filter_core_U0_n_34,sobel_filter_core_U0_n_35}),
        .\tmp_45_i_i_i_reg_1350_reg[0]_2 ({sobel_filter_core_U0_n_37,sobel_filter_core_U0_n_38}),
        .\tmp_45_i_i_i_reg_1350_reg[0]_3 ({sobel_filter_core_U0_n_39,sobel_filter_core_U0_n_40}));
endmodule

(* ORIG_REF_NAME = "image_filter_CONTROL_BUS_s_axi" *) 
module system_image_filter_0_1_image_filter_CONTROL_BUS_s_axi
   (s_axi_CONTROL_BUS_RVALID,
    ap_rst_n_inv,
    s_axi_CONTROL_BUS_WREADY,
    \rdata_reg[0]_0 ,
    Q,
    AXIvideo2Mat44_U0_ap_start,
    interrupt,
    \int_rows_reg[10]_0 ,
    \int_cols_reg[10]_0 ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][7]_1 ,
    \SRL_SIG_reg[0][7]_2 ,
    \SRL_SIG_reg[0][7]_3 ,
    \SRL_SIG_reg[0][7]_4 ,
    \SRL_SIG_reg[0][7]_5 ,
    \SRL_SIG_reg[0][7]_6 ,
    \SRL_SIG_reg[0][7]_7 ,
    \SRL_SIG_reg[0][7]_8 ,
    \SRL_SIG_reg[0][7]_9 ,
    \SRL_SIG_reg[0][7]_10 ,
    \SRL_SIG_reg[0][7]_11 ,
    \SRL_SIG_reg[0][7]_12 ,
    \SRL_SIG_reg[0][7]_13 ,
    \SRL_SIG_reg[0][7]_14 ,
    \SRL_SIG_reg[0][7]_15 ,
    \SRL_SIG_reg[0][31] ,
    \SRL_SIG_reg[0][31]_0 ,
    \ap_CS_fsm_reg[0] ,
    p,
    S,
    \exitcond_i_reg_1314_reg[0] ,
    DI,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_1 ,
    \tmp_45_i_i_i_reg_1350_reg[0] ,
    \tmp_45_i_i_i_reg_1350_reg[0]_0 ,
    \tmp_45_i_i_i_reg_1350_reg[0]_1 ,
    CO,
    O,
    \tmp_37_i_i_i_reg_1309_reg[0] ,
    \exitcond_i_i_reg_268_reg[0] ,
    SR,
    \axi_last_V_reg_277_reg[0] ,
    s_axi_CONTROL_BUS_BVALID,
    s_axi_CONTROL_BUS_AWREADY,
    s_axi_CONTROL_BUS_ARREADY,
    s_axi_CONTROL_BUS_RDATA,
    ap_clk,
    s_axi_CONTROL_BUS_RREADY,
    s_axi_CONTROL_BUS_ARVALID,
    s_axi_CONTROL_BUS_BREADY,
    s_axi_CONTROL_BUS_WVALID,
    s_axi_CONTROL_BUS_WSTRB,
    s_axi_CONTROL_BUS_WDATA,
    s_axi_CONTROL_BUS_ARADDR,
    \ap_CS_fsm_reg[0]_2 ,
    \ap_CS_fsm_reg[3] ,
    ap_rst_n,
    s_axi_CONTROL_BUS_AWVALID,
    Mat2AXIvideo_U0_ap_done,
    C_XR1C2_channel_full_n,
    C_XR2C0_channel_full_n,
    c_low_thresh_channel_1_full_n,
    c_high_thresh_channe_1_full_n,
    C_XR1C2_channel_empty_n,
    C_XR2C0_channel_empty_n,
    c_low_thresh_channel_1_empty_n,
    c_high_thresh_channe_1_empty_n,
    \col_assign_i_reg_391_reg[6] ,
    ADDRBWRADDR,
    \row_i_i_i_reg_380_reg[11] ,
    \row_i_i_i_reg_380_reg[7] ,
    \col_assign_i_reg_391_reg[1] ,
    \int_cols_reg[6]_0 ,
    \col_assign_i_reg_391_reg[11] ,
    \col_reg_1318_reg[11] ,
    \col_reg_1318_reg[11]_0 ,
    \row_i_i_i_reg_380_reg[11]_0 ,
    \p_1_i_i_reg_162_reg[10] ,
    \ap_CS_fsm_reg[0]_3 ,
    \p_1_i_i_reg_162_reg[0] ,
    col_reg_1318_reg,
    \ap_CS_fsm_reg[2] ,
    \col_assign_i_reg_391_reg[7] ,
    s_axi_CONTROL_BUS_AWADDR,
    \ap_CS_fsm_reg[3]_0 ,
    \p_i_i_i_i_reg_524_reg[9] ,
    i_V_reg_2630,
    \p_i_i_reg_151_reg[9] );
  output s_axi_CONTROL_BUS_RVALID;
  output ap_rst_n_inv;
  output s_axi_CONTROL_BUS_WREADY;
  output \rdata_reg[0]_0 ;
  output [31:0]Q;
  output AXIvideo2Mat44_U0_ap_start;
  output interrupt;
  output [10:0]\int_rows_reg[10]_0 ;
  output [10:0]\int_cols_reg[10]_0 ;
  output [7:0]\SRL_SIG_reg[0][7] ;
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  output [7:0]\SRL_SIG_reg[0][7]_1 ;
  output [7:0]\SRL_SIG_reg[0][7]_2 ;
  output [7:0]\SRL_SIG_reg[0][7]_3 ;
  output [7:0]\SRL_SIG_reg[0][7]_4 ;
  output [7:0]\SRL_SIG_reg[0][7]_5 ;
  output [7:0]\SRL_SIG_reg[0][7]_6 ;
  output [7:0]\SRL_SIG_reg[0][7]_7 ;
  output [7:0]\SRL_SIG_reg[0][7]_8 ;
  output [7:0]\SRL_SIG_reg[0][7]_9 ;
  output [7:0]\SRL_SIG_reg[0][7]_10 ;
  output [7:0]\SRL_SIG_reg[0][7]_11 ;
  output [7:0]\SRL_SIG_reg[0][7]_12 ;
  output [7:0]\SRL_SIG_reg[0][7]_13 ;
  output [7:0]\SRL_SIG_reg[0][7]_14 ;
  output [7:0]\SRL_SIG_reg[0][7]_15 ;
  output [31:0]\SRL_SIG_reg[0][31] ;
  output [31:0]\SRL_SIG_reg[0][31]_0 ;
  output \ap_CS_fsm_reg[0] ;
  output p;
  output [1:0]S;
  output \exitcond_i_reg_1314_reg[0] ;
  output [0:0]DI;
  output [1:0]\ap_CS_fsm_reg[0]_0 ;
  output \ap_CS_fsm_reg[0]_1 ;
  output [1:0]\tmp_45_i_i_i_reg_1350_reg[0] ;
  output \tmp_45_i_i_i_reg_1350_reg[0]_0 ;
  output \tmp_45_i_i_i_reg_1350_reg[0]_1 ;
  output [0:0]CO;
  output [0:0]O;
  output [0:0]\tmp_37_i_i_i_reg_1309_reg[0] ;
  output [0:0]\exitcond_i_i_reg_268_reg[0] ;
  output [0:0]SR;
  output [0:0]\axi_last_V_reg_277_reg[0] ;
  output s_axi_CONTROL_BUS_BVALID;
  output s_axi_CONTROL_BUS_AWREADY;
  output s_axi_CONTROL_BUS_ARREADY;
  output [31:0]s_axi_CONTROL_BUS_RDATA;
  input ap_clk;
  input s_axi_CONTROL_BUS_RREADY;
  input s_axi_CONTROL_BUS_ARVALID;
  input s_axi_CONTROL_BUS_BREADY;
  input s_axi_CONTROL_BUS_WVALID;
  input [3:0]s_axi_CONTROL_BUS_WSTRB;
  input [31:0]s_axi_CONTROL_BUS_WDATA;
  input [7:0]s_axi_CONTROL_BUS_ARADDR;
  input \ap_CS_fsm_reg[0]_2 ;
  input \ap_CS_fsm_reg[3] ;
  input ap_rst_n;
  input s_axi_CONTROL_BUS_AWVALID;
  input Mat2AXIvideo_U0_ap_done;
  input C_XR1C2_channel_full_n;
  input C_XR2C0_channel_full_n;
  input c_low_thresh_channel_1_full_n;
  input c_high_thresh_channe_1_full_n;
  input C_XR1C2_channel_empty_n;
  input C_XR2C0_channel_empty_n;
  input c_low_thresh_channel_1_empty_n;
  input c_high_thresh_channe_1_empty_n;
  input \col_assign_i_reg_391_reg[6] ;
  input [5:0]ADDRBWRADDR;
  input [11:0]\row_i_i_i_reg_380_reg[11] ;
  input [2:0]\row_i_i_i_reg_380_reg[7] ;
  input [1:0]\col_assign_i_reg_391_reg[1] ;
  input [1:0]\int_cols_reg[6]_0 ;
  input [0:0]\col_assign_i_reg_391_reg[11] ;
  input [1:0]\col_reg_1318_reg[11] ;
  input [0:0]\col_reg_1318_reg[11]_0 ;
  input [0:0]\row_i_i_i_reg_380_reg[11]_0 ;
  input [7:0]\p_1_i_i_reg_162_reg[10] ;
  input [0:0]\ap_CS_fsm_reg[0]_3 ;
  input [0:0]\p_1_i_i_reg_162_reg[0] ;
  input [1:0]col_reg_1318_reg;
  input \ap_CS_fsm_reg[2] ;
  input [1:0]\col_assign_i_reg_391_reg[7] ;
  input [7:0]s_axi_CONTROL_BUS_AWADDR;
  input [0:0]\ap_CS_fsm_reg[3]_0 ;
  input [0:0]\p_i_i_i_i_reg_524_reg[9] ;
  input i_V_reg_2630;
  input [0:0]\p_i_i_reg_151_reg[9] ;

  wire [5:0]ADDRBWRADDR;
  wire AXIvideo2Mat44_U0_ap_start;
  wire [0:0]CO;
  wire C_XR1C2_channel_empty_n;
  wire C_XR1C2_channel_full_n;
  wire C_XR2C0_channel_empty_n;
  wire C_XR2C0_channel_full_n;
  wire [0:0]DI;
  wire Mat2AXIvideo_U0_ap_done;
  wire [0:0]O;
  wire [31:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7]_1 ;
  wire [7:0]\SRL_SIG_reg[0][7]_10 ;
  wire [7:0]\SRL_SIG_reg[0][7]_11 ;
  wire [7:0]\SRL_SIG_reg[0][7]_12 ;
  wire [7:0]\SRL_SIG_reg[0][7]_13 ;
  wire [7:0]\SRL_SIG_reg[0][7]_14 ;
  wire [7:0]\SRL_SIG_reg[0][7]_15 ;
  wire [7:0]\SRL_SIG_reg[0][7]_2 ;
  wire [7:0]\SRL_SIG_reg[0][7]_3 ;
  wire [7:0]\SRL_SIG_reg[0][7]_4 ;
  wire [7:0]\SRL_SIG_reg[0][7]_5 ;
  wire [7:0]\SRL_SIG_reg[0][7]_6 ;
  wire [7:0]\SRL_SIG_reg[0][7]_7 ;
  wire [7:0]\SRL_SIG_reg[0][7]_8 ;
  wire [7:0]\SRL_SIG_reg[0][7]_9 ;
  wire \ap_CS_fsm_reg[0] ;
  wire [1:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[0]_2 ;
  wire [0:0]\ap_CS_fsm_reg[0]_3 ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \axi_last_V_reg_277[0]_i_10_n_0 ;
  wire \axi_last_V_reg_277[0]_i_11_n_0 ;
  wire \axi_last_V_reg_277[0]_i_3_n_0 ;
  wire \axi_last_V_reg_277[0]_i_4_n_0 ;
  wire \axi_last_V_reg_277[0]_i_5_n_0 ;
  wire \axi_last_V_reg_277[0]_i_7_n_0 ;
  wire \axi_last_V_reg_277[0]_i_8_n_0 ;
  wire \axi_last_V_reg_277[0]_i_9_n_0 ;
  wire [0:0]\axi_last_V_reg_277_reg[0] ;
  wire \axi_last_V_reg_277_reg[0]_i_2_n_1 ;
  wire \axi_last_V_reg_277_reg[0]_i_2_n_2 ;
  wire \axi_last_V_reg_277_reg[0]_i_2_n_3 ;
  wire c_high_thresh_channe_1_empty_n;
  wire c_high_thresh_channe_1_full_n;
  wire c_low_thresh_channel_1_empty_n;
  wire c_low_thresh_channel_1_full_n;
  wire \col_assign_i_reg_391[11]_i_10_n_0 ;
  wire \col_assign_i_reg_391[11]_i_11_n_0 ;
  wire \col_assign_i_reg_391[11]_i_12_n_0 ;
  wire \col_assign_i_reg_391[11]_i_9_n_0 ;
  wire [0:0]\col_assign_i_reg_391_reg[11] ;
  wire [1:0]\col_assign_i_reg_391_reg[1] ;
  wire \col_assign_i_reg_391_reg[6] ;
  wire [1:0]\col_assign_i_reg_391_reg[7] ;
  wire [1:0]col_reg_1318_reg;
  wire [1:0]\col_reg_1318_reg[11] ;
  wire [0:0]\col_reg_1318_reg[11]_0 ;
  wire [0:0]\exitcond_i_i_reg_268_reg[0] ;
  wire \exitcond_i_reg_1314[0]_i_10_n_0 ;
  wire \exitcond_i_reg_1314[0]_i_11_n_0 ;
  wire \exitcond_i_reg_1314[0]_i_12_n_0 ;
  wire \exitcond_i_reg_1314[0]_i_9_n_0 ;
  wire \exitcond_i_reg_1314_reg[0] ;
  wire i_V_reg_2630;
  wire [31:0]int_C_XR0C00;
  wire \int_C_XR0C0[31]_i_1_n_0 ;
  wire \int_C_XR0C0_reg_n_0_[10] ;
  wire \int_C_XR0C0_reg_n_0_[11] ;
  wire \int_C_XR0C0_reg_n_0_[12] ;
  wire \int_C_XR0C0_reg_n_0_[13] ;
  wire \int_C_XR0C0_reg_n_0_[14] ;
  wire \int_C_XR0C0_reg_n_0_[15] ;
  wire \int_C_XR0C0_reg_n_0_[16] ;
  wire \int_C_XR0C0_reg_n_0_[17] ;
  wire \int_C_XR0C0_reg_n_0_[18] ;
  wire \int_C_XR0C0_reg_n_0_[19] ;
  wire \int_C_XR0C0_reg_n_0_[20] ;
  wire \int_C_XR0C0_reg_n_0_[21] ;
  wire \int_C_XR0C0_reg_n_0_[22] ;
  wire \int_C_XR0C0_reg_n_0_[23] ;
  wire \int_C_XR0C0_reg_n_0_[24] ;
  wire \int_C_XR0C0_reg_n_0_[25] ;
  wire \int_C_XR0C0_reg_n_0_[26] ;
  wire \int_C_XR0C0_reg_n_0_[27] ;
  wire \int_C_XR0C0_reg_n_0_[28] ;
  wire \int_C_XR0C0_reg_n_0_[29] ;
  wire \int_C_XR0C0_reg_n_0_[30] ;
  wire \int_C_XR0C0_reg_n_0_[31] ;
  wire \int_C_XR0C0_reg_n_0_[8] ;
  wire \int_C_XR0C0_reg_n_0_[9] ;
  wire [31:0]int_C_XR0C10;
  wire \int_C_XR0C1[31]_i_1_n_0 ;
  wire \int_C_XR0C1_reg_n_0_[10] ;
  wire \int_C_XR0C1_reg_n_0_[11] ;
  wire \int_C_XR0C1_reg_n_0_[12] ;
  wire \int_C_XR0C1_reg_n_0_[13] ;
  wire \int_C_XR0C1_reg_n_0_[14] ;
  wire \int_C_XR0C1_reg_n_0_[15] ;
  wire \int_C_XR0C1_reg_n_0_[16] ;
  wire \int_C_XR0C1_reg_n_0_[17] ;
  wire \int_C_XR0C1_reg_n_0_[18] ;
  wire \int_C_XR0C1_reg_n_0_[19] ;
  wire \int_C_XR0C1_reg_n_0_[20] ;
  wire \int_C_XR0C1_reg_n_0_[21] ;
  wire \int_C_XR0C1_reg_n_0_[22] ;
  wire \int_C_XR0C1_reg_n_0_[23] ;
  wire \int_C_XR0C1_reg_n_0_[24] ;
  wire \int_C_XR0C1_reg_n_0_[25] ;
  wire \int_C_XR0C1_reg_n_0_[26] ;
  wire \int_C_XR0C1_reg_n_0_[27] ;
  wire \int_C_XR0C1_reg_n_0_[28] ;
  wire \int_C_XR0C1_reg_n_0_[29] ;
  wire \int_C_XR0C1_reg_n_0_[30] ;
  wire \int_C_XR0C1_reg_n_0_[31] ;
  wire \int_C_XR0C1_reg_n_0_[8] ;
  wire \int_C_XR0C1_reg_n_0_[9] ;
  wire [31:0]int_C_XR0C20;
  wire \int_C_XR0C2[31]_i_1_n_0 ;
  wire \int_C_XR0C2_reg_n_0_[10] ;
  wire \int_C_XR0C2_reg_n_0_[11] ;
  wire \int_C_XR0C2_reg_n_0_[12] ;
  wire \int_C_XR0C2_reg_n_0_[13] ;
  wire \int_C_XR0C2_reg_n_0_[14] ;
  wire \int_C_XR0C2_reg_n_0_[15] ;
  wire \int_C_XR0C2_reg_n_0_[16] ;
  wire \int_C_XR0C2_reg_n_0_[17] ;
  wire \int_C_XR0C2_reg_n_0_[18] ;
  wire \int_C_XR0C2_reg_n_0_[19] ;
  wire \int_C_XR0C2_reg_n_0_[20] ;
  wire \int_C_XR0C2_reg_n_0_[21] ;
  wire \int_C_XR0C2_reg_n_0_[22] ;
  wire \int_C_XR0C2_reg_n_0_[23] ;
  wire \int_C_XR0C2_reg_n_0_[24] ;
  wire \int_C_XR0C2_reg_n_0_[25] ;
  wire \int_C_XR0C2_reg_n_0_[26] ;
  wire \int_C_XR0C2_reg_n_0_[27] ;
  wire \int_C_XR0C2_reg_n_0_[28] ;
  wire \int_C_XR0C2_reg_n_0_[29] ;
  wire \int_C_XR0C2_reg_n_0_[30] ;
  wire \int_C_XR0C2_reg_n_0_[31] ;
  wire \int_C_XR0C2_reg_n_0_[8] ;
  wire \int_C_XR0C2_reg_n_0_[9] ;
  wire [31:0]int_C_XR1C00;
  wire \int_C_XR1C0[31]_i_1_n_0 ;
  wire \int_C_XR1C0_reg_n_0_[10] ;
  wire \int_C_XR1C0_reg_n_0_[11] ;
  wire \int_C_XR1C0_reg_n_0_[12] ;
  wire \int_C_XR1C0_reg_n_0_[13] ;
  wire \int_C_XR1C0_reg_n_0_[14] ;
  wire \int_C_XR1C0_reg_n_0_[15] ;
  wire \int_C_XR1C0_reg_n_0_[16] ;
  wire \int_C_XR1C0_reg_n_0_[17] ;
  wire \int_C_XR1C0_reg_n_0_[18] ;
  wire \int_C_XR1C0_reg_n_0_[19] ;
  wire \int_C_XR1C0_reg_n_0_[20] ;
  wire \int_C_XR1C0_reg_n_0_[21] ;
  wire \int_C_XR1C0_reg_n_0_[22] ;
  wire \int_C_XR1C0_reg_n_0_[23] ;
  wire \int_C_XR1C0_reg_n_0_[24] ;
  wire \int_C_XR1C0_reg_n_0_[25] ;
  wire \int_C_XR1C0_reg_n_0_[26] ;
  wire \int_C_XR1C0_reg_n_0_[27] ;
  wire \int_C_XR1C0_reg_n_0_[28] ;
  wire \int_C_XR1C0_reg_n_0_[29] ;
  wire \int_C_XR1C0_reg_n_0_[30] ;
  wire \int_C_XR1C0_reg_n_0_[31] ;
  wire \int_C_XR1C0_reg_n_0_[8] ;
  wire \int_C_XR1C0_reg_n_0_[9] ;
  wire [31:0]int_C_XR1C10;
  wire \int_C_XR1C1[31]_i_1_n_0 ;
  wire \int_C_XR1C1_reg_n_0_[10] ;
  wire \int_C_XR1C1_reg_n_0_[11] ;
  wire \int_C_XR1C1_reg_n_0_[12] ;
  wire \int_C_XR1C1_reg_n_0_[13] ;
  wire \int_C_XR1C1_reg_n_0_[14] ;
  wire \int_C_XR1C1_reg_n_0_[15] ;
  wire \int_C_XR1C1_reg_n_0_[16] ;
  wire \int_C_XR1C1_reg_n_0_[17] ;
  wire \int_C_XR1C1_reg_n_0_[18] ;
  wire \int_C_XR1C1_reg_n_0_[19] ;
  wire \int_C_XR1C1_reg_n_0_[20] ;
  wire \int_C_XR1C1_reg_n_0_[21] ;
  wire \int_C_XR1C1_reg_n_0_[22] ;
  wire \int_C_XR1C1_reg_n_0_[23] ;
  wire \int_C_XR1C1_reg_n_0_[24] ;
  wire \int_C_XR1C1_reg_n_0_[25] ;
  wire \int_C_XR1C1_reg_n_0_[26] ;
  wire \int_C_XR1C1_reg_n_0_[27] ;
  wire \int_C_XR1C1_reg_n_0_[28] ;
  wire \int_C_XR1C1_reg_n_0_[29] ;
  wire \int_C_XR1C1_reg_n_0_[30] ;
  wire \int_C_XR1C1_reg_n_0_[31] ;
  wire \int_C_XR1C1_reg_n_0_[8] ;
  wire \int_C_XR1C1_reg_n_0_[9] ;
  wire [31:0]int_C_XR1C20;
  wire \int_C_XR1C2[31]_i_1_n_0 ;
  wire \int_C_XR1C2_reg_n_0_[10] ;
  wire \int_C_XR1C2_reg_n_0_[11] ;
  wire \int_C_XR1C2_reg_n_0_[12] ;
  wire \int_C_XR1C2_reg_n_0_[13] ;
  wire \int_C_XR1C2_reg_n_0_[14] ;
  wire \int_C_XR1C2_reg_n_0_[15] ;
  wire \int_C_XR1C2_reg_n_0_[16] ;
  wire \int_C_XR1C2_reg_n_0_[17] ;
  wire \int_C_XR1C2_reg_n_0_[18] ;
  wire \int_C_XR1C2_reg_n_0_[19] ;
  wire \int_C_XR1C2_reg_n_0_[20] ;
  wire \int_C_XR1C2_reg_n_0_[21] ;
  wire \int_C_XR1C2_reg_n_0_[22] ;
  wire \int_C_XR1C2_reg_n_0_[23] ;
  wire \int_C_XR1C2_reg_n_0_[24] ;
  wire \int_C_XR1C2_reg_n_0_[25] ;
  wire \int_C_XR1C2_reg_n_0_[26] ;
  wire \int_C_XR1C2_reg_n_0_[27] ;
  wire \int_C_XR1C2_reg_n_0_[28] ;
  wire \int_C_XR1C2_reg_n_0_[29] ;
  wire \int_C_XR1C2_reg_n_0_[30] ;
  wire \int_C_XR1C2_reg_n_0_[31] ;
  wire \int_C_XR1C2_reg_n_0_[8] ;
  wire \int_C_XR1C2_reg_n_0_[9] ;
  wire [31:0]int_C_XR2C00;
  wire \int_C_XR2C0[31]_i_1_n_0 ;
  wire \int_C_XR2C0_reg_n_0_[10] ;
  wire \int_C_XR2C0_reg_n_0_[11] ;
  wire \int_C_XR2C0_reg_n_0_[12] ;
  wire \int_C_XR2C0_reg_n_0_[13] ;
  wire \int_C_XR2C0_reg_n_0_[14] ;
  wire \int_C_XR2C0_reg_n_0_[15] ;
  wire \int_C_XR2C0_reg_n_0_[16] ;
  wire \int_C_XR2C0_reg_n_0_[17] ;
  wire \int_C_XR2C0_reg_n_0_[18] ;
  wire \int_C_XR2C0_reg_n_0_[19] ;
  wire \int_C_XR2C0_reg_n_0_[20] ;
  wire \int_C_XR2C0_reg_n_0_[21] ;
  wire \int_C_XR2C0_reg_n_0_[22] ;
  wire \int_C_XR2C0_reg_n_0_[23] ;
  wire \int_C_XR2C0_reg_n_0_[24] ;
  wire \int_C_XR2C0_reg_n_0_[25] ;
  wire \int_C_XR2C0_reg_n_0_[26] ;
  wire \int_C_XR2C0_reg_n_0_[27] ;
  wire \int_C_XR2C0_reg_n_0_[28] ;
  wire \int_C_XR2C0_reg_n_0_[29] ;
  wire \int_C_XR2C0_reg_n_0_[30] ;
  wire \int_C_XR2C0_reg_n_0_[31] ;
  wire \int_C_XR2C0_reg_n_0_[8] ;
  wire \int_C_XR2C0_reg_n_0_[9] ;
  wire [31:0]int_C_XR2C10;
  wire \int_C_XR2C1[31]_i_1_n_0 ;
  wire \int_C_XR2C1_reg_n_0_[10] ;
  wire \int_C_XR2C1_reg_n_0_[11] ;
  wire \int_C_XR2C1_reg_n_0_[12] ;
  wire \int_C_XR2C1_reg_n_0_[13] ;
  wire \int_C_XR2C1_reg_n_0_[14] ;
  wire \int_C_XR2C1_reg_n_0_[15] ;
  wire \int_C_XR2C1_reg_n_0_[16] ;
  wire \int_C_XR2C1_reg_n_0_[17] ;
  wire \int_C_XR2C1_reg_n_0_[18] ;
  wire \int_C_XR2C1_reg_n_0_[19] ;
  wire \int_C_XR2C1_reg_n_0_[20] ;
  wire \int_C_XR2C1_reg_n_0_[21] ;
  wire \int_C_XR2C1_reg_n_0_[22] ;
  wire \int_C_XR2C1_reg_n_0_[23] ;
  wire \int_C_XR2C1_reg_n_0_[24] ;
  wire \int_C_XR2C1_reg_n_0_[25] ;
  wire \int_C_XR2C1_reg_n_0_[26] ;
  wire \int_C_XR2C1_reg_n_0_[27] ;
  wire \int_C_XR2C1_reg_n_0_[28] ;
  wire \int_C_XR2C1_reg_n_0_[29] ;
  wire \int_C_XR2C1_reg_n_0_[30] ;
  wire \int_C_XR2C1_reg_n_0_[31] ;
  wire \int_C_XR2C1_reg_n_0_[8] ;
  wire \int_C_XR2C1_reg_n_0_[9] ;
  wire [31:0]int_C_XR2C20;
  wire \int_C_XR2C2[31]_i_1_n_0 ;
  wire \int_C_XR2C2_reg_n_0_[10] ;
  wire \int_C_XR2C2_reg_n_0_[11] ;
  wire \int_C_XR2C2_reg_n_0_[12] ;
  wire \int_C_XR2C2_reg_n_0_[13] ;
  wire \int_C_XR2C2_reg_n_0_[14] ;
  wire \int_C_XR2C2_reg_n_0_[15] ;
  wire \int_C_XR2C2_reg_n_0_[16] ;
  wire \int_C_XR2C2_reg_n_0_[17] ;
  wire \int_C_XR2C2_reg_n_0_[18] ;
  wire \int_C_XR2C2_reg_n_0_[19] ;
  wire \int_C_XR2C2_reg_n_0_[20] ;
  wire \int_C_XR2C2_reg_n_0_[21] ;
  wire \int_C_XR2C2_reg_n_0_[22] ;
  wire \int_C_XR2C2_reg_n_0_[23] ;
  wire \int_C_XR2C2_reg_n_0_[24] ;
  wire \int_C_XR2C2_reg_n_0_[25] ;
  wire \int_C_XR2C2_reg_n_0_[26] ;
  wire \int_C_XR2C2_reg_n_0_[27] ;
  wire \int_C_XR2C2_reg_n_0_[28] ;
  wire \int_C_XR2C2_reg_n_0_[29] ;
  wire \int_C_XR2C2_reg_n_0_[30] ;
  wire \int_C_XR2C2_reg_n_0_[31] ;
  wire \int_C_XR2C2_reg_n_0_[8] ;
  wire \int_C_XR2C2_reg_n_0_[9] ;
  wire [31:0]int_C_YR0C00;
  wire \int_C_YR0C0[31]_i_1_n_0 ;
  wire \int_C_YR0C0_reg_n_0_[10] ;
  wire \int_C_YR0C0_reg_n_0_[11] ;
  wire \int_C_YR0C0_reg_n_0_[12] ;
  wire \int_C_YR0C0_reg_n_0_[13] ;
  wire \int_C_YR0C0_reg_n_0_[14] ;
  wire \int_C_YR0C0_reg_n_0_[15] ;
  wire \int_C_YR0C0_reg_n_0_[16] ;
  wire \int_C_YR0C0_reg_n_0_[17] ;
  wire \int_C_YR0C0_reg_n_0_[18] ;
  wire \int_C_YR0C0_reg_n_0_[19] ;
  wire \int_C_YR0C0_reg_n_0_[20] ;
  wire \int_C_YR0C0_reg_n_0_[21] ;
  wire \int_C_YR0C0_reg_n_0_[22] ;
  wire \int_C_YR0C0_reg_n_0_[23] ;
  wire \int_C_YR0C0_reg_n_0_[24] ;
  wire \int_C_YR0C0_reg_n_0_[25] ;
  wire \int_C_YR0C0_reg_n_0_[26] ;
  wire \int_C_YR0C0_reg_n_0_[27] ;
  wire \int_C_YR0C0_reg_n_0_[28] ;
  wire \int_C_YR0C0_reg_n_0_[29] ;
  wire \int_C_YR0C0_reg_n_0_[30] ;
  wire \int_C_YR0C0_reg_n_0_[31] ;
  wire \int_C_YR0C0_reg_n_0_[8] ;
  wire \int_C_YR0C0_reg_n_0_[9] ;
  wire [31:0]int_C_YR0C10;
  wire \int_C_YR0C1[31]_i_1_n_0 ;
  wire \int_C_YR0C1_reg_n_0_[10] ;
  wire \int_C_YR0C1_reg_n_0_[11] ;
  wire \int_C_YR0C1_reg_n_0_[12] ;
  wire \int_C_YR0C1_reg_n_0_[13] ;
  wire \int_C_YR0C1_reg_n_0_[14] ;
  wire \int_C_YR0C1_reg_n_0_[15] ;
  wire \int_C_YR0C1_reg_n_0_[16] ;
  wire \int_C_YR0C1_reg_n_0_[17] ;
  wire \int_C_YR0C1_reg_n_0_[18] ;
  wire \int_C_YR0C1_reg_n_0_[19] ;
  wire \int_C_YR0C1_reg_n_0_[20] ;
  wire \int_C_YR0C1_reg_n_0_[21] ;
  wire \int_C_YR0C1_reg_n_0_[22] ;
  wire \int_C_YR0C1_reg_n_0_[23] ;
  wire \int_C_YR0C1_reg_n_0_[24] ;
  wire \int_C_YR0C1_reg_n_0_[25] ;
  wire \int_C_YR0C1_reg_n_0_[26] ;
  wire \int_C_YR0C1_reg_n_0_[27] ;
  wire \int_C_YR0C1_reg_n_0_[28] ;
  wire \int_C_YR0C1_reg_n_0_[29] ;
  wire \int_C_YR0C1_reg_n_0_[30] ;
  wire \int_C_YR0C1_reg_n_0_[31] ;
  wire \int_C_YR0C1_reg_n_0_[8] ;
  wire \int_C_YR0C1_reg_n_0_[9] ;
  wire [31:0]int_C_YR0C20;
  wire \int_C_YR0C2[31]_i_1_n_0 ;
  wire \int_C_YR0C2_reg_n_0_[10] ;
  wire \int_C_YR0C2_reg_n_0_[11] ;
  wire \int_C_YR0C2_reg_n_0_[12] ;
  wire \int_C_YR0C2_reg_n_0_[13] ;
  wire \int_C_YR0C2_reg_n_0_[14] ;
  wire \int_C_YR0C2_reg_n_0_[15] ;
  wire \int_C_YR0C2_reg_n_0_[16] ;
  wire \int_C_YR0C2_reg_n_0_[17] ;
  wire \int_C_YR0C2_reg_n_0_[18] ;
  wire \int_C_YR0C2_reg_n_0_[19] ;
  wire \int_C_YR0C2_reg_n_0_[20] ;
  wire \int_C_YR0C2_reg_n_0_[21] ;
  wire \int_C_YR0C2_reg_n_0_[22] ;
  wire \int_C_YR0C2_reg_n_0_[23] ;
  wire \int_C_YR0C2_reg_n_0_[24] ;
  wire \int_C_YR0C2_reg_n_0_[25] ;
  wire \int_C_YR0C2_reg_n_0_[26] ;
  wire \int_C_YR0C2_reg_n_0_[27] ;
  wire \int_C_YR0C2_reg_n_0_[28] ;
  wire \int_C_YR0C2_reg_n_0_[29] ;
  wire \int_C_YR0C2_reg_n_0_[30] ;
  wire \int_C_YR0C2_reg_n_0_[31] ;
  wire \int_C_YR0C2_reg_n_0_[8] ;
  wire \int_C_YR0C2_reg_n_0_[9] ;
  wire [31:0]int_C_YR1C00;
  wire \int_C_YR1C0[31]_i_1_n_0 ;
  wire \int_C_YR1C0_reg_n_0_[10] ;
  wire \int_C_YR1C0_reg_n_0_[11] ;
  wire \int_C_YR1C0_reg_n_0_[12] ;
  wire \int_C_YR1C0_reg_n_0_[13] ;
  wire \int_C_YR1C0_reg_n_0_[14] ;
  wire \int_C_YR1C0_reg_n_0_[15] ;
  wire \int_C_YR1C0_reg_n_0_[16] ;
  wire \int_C_YR1C0_reg_n_0_[17] ;
  wire \int_C_YR1C0_reg_n_0_[18] ;
  wire \int_C_YR1C0_reg_n_0_[19] ;
  wire \int_C_YR1C0_reg_n_0_[20] ;
  wire \int_C_YR1C0_reg_n_0_[21] ;
  wire \int_C_YR1C0_reg_n_0_[22] ;
  wire \int_C_YR1C0_reg_n_0_[23] ;
  wire \int_C_YR1C0_reg_n_0_[24] ;
  wire \int_C_YR1C0_reg_n_0_[25] ;
  wire \int_C_YR1C0_reg_n_0_[26] ;
  wire \int_C_YR1C0_reg_n_0_[27] ;
  wire \int_C_YR1C0_reg_n_0_[28] ;
  wire \int_C_YR1C0_reg_n_0_[29] ;
  wire \int_C_YR1C0_reg_n_0_[30] ;
  wire \int_C_YR1C0_reg_n_0_[31] ;
  wire \int_C_YR1C0_reg_n_0_[8] ;
  wire \int_C_YR1C0_reg_n_0_[9] ;
  wire [31:0]int_C_YR1C10;
  wire \int_C_YR1C1[31]_i_1_n_0 ;
  wire \int_C_YR1C1_reg_n_0_[10] ;
  wire \int_C_YR1C1_reg_n_0_[11] ;
  wire \int_C_YR1C1_reg_n_0_[12] ;
  wire \int_C_YR1C1_reg_n_0_[13] ;
  wire \int_C_YR1C1_reg_n_0_[14] ;
  wire \int_C_YR1C1_reg_n_0_[15] ;
  wire \int_C_YR1C1_reg_n_0_[16] ;
  wire \int_C_YR1C1_reg_n_0_[17] ;
  wire \int_C_YR1C1_reg_n_0_[18] ;
  wire \int_C_YR1C1_reg_n_0_[19] ;
  wire \int_C_YR1C1_reg_n_0_[20] ;
  wire \int_C_YR1C1_reg_n_0_[21] ;
  wire \int_C_YR1C1_reg_n_0_[22] ;
  wire \int_C_YR1C1_reg_n_0_[23] ;
  wire \int_C_YR1C1_reg_n_0_[24] ;
  wire \int_C_YR1C1_reg_n_0_[25] ;
  wire \int_C_YR1C1_reg_n_0_[26] ;
  wire \int_C_YR1C1_reg_n_0_[27] ;
  wire \int_C_YR1C1_reg_n_0_[28] ;
  wire \int_C_YR1C1_reg_n_0_[29] ;
  wire \int_C_YR1C1_reg_n_0_[30] ;
  wire \int_C_YR1C1_reg_n_0_[31] ;
  wire \int_C_YR1C1_reg_n_0_[8] ;
  wire \int_C_YR1C1_reg_n_0_[9] ;
  wire [31:0]int_C_YR1C20;
  wire \int_C_YR1C2[31]_i_1_n_0 ;
  wire \int_C_YR1C2_reg_n_0_[10] ;
  wire \int_C_YR1C2_reg_n_0_[11] ;
  wire \int_C_YR1C2_reg_n_0_[12] ;
  wire \int_C_YR1C2_reg_n_0_[13] ;
  wire \int_C_YR1C2_reg_n_0_[14] ;
  wire \int_C_YR1C2_reg_n_0_[15] ;
  wire \int_C_YR1C2_reg_n_0_[16] ;
  wire \int_C_YR1C2_reg_n_0_[17] ;
  wire \int_C_YR1C2_reg_n_0_[18] ;
  wire \int_C_YR1C2_reg_n_0_[19] ;
  wire \int_C_YR1C2_reg_n_0_[20] ;
  wire \int_C_YR1C2_reg_n_0_[21] ;
  wire \int_C_YR1C2_reg_n_0_[22] ;
  wire \int_C_YR1C2_reg_n_0_[23] ;
  wire \int_C_YR1C2_reg_n_0_[24] ;
  wire \int_C_YR1C2_reg_n_0_[25] ;
  wire \int_C_YR1C2_reg_n_0_[26] ;
  wire \int_C_YR1C2_reg_n_0_[27] ;
  wire \int_C_YR1C2_reg_n_0_[28] ;
  wire \int_C_YR1C2_reg_n_0_[29] ;
  wire \int_C_YR1C2_reg_n_0_[30] ;
  wire \int_C_YR1C2_reg_n_0_[31] ;
  wire \int_C_YR1C2_reg_n_0_[8] ;
  wire \int_C_YR1C2_reg_n_0_[9] ;
  wire [31:0]int_C_YR2C00;
  wire \int_C_YR2C0[31]_i_1_n_0 ;
  wire \int_C_YR2C0_reg_n_0_[10] ;
  wire \int_C_YR2C0_reg_n_0_[11] ;
  wire \int_C_YR2C0_reg_n_0_[12] ;
  wire \int_C_YR2C0_reg_n_0_[13] ;
  wire \int_C_YR2C0_reg_n_0_[14] ;
  wire \int_C_YR2C0_reg_n_0_[15] ;
  wire \int_C_YR2C0_reg_n_0_[16] ;
  wire \int_C_YR2C0_reg_n_0_[17] ;
  wire \int_C_YR2C0_reg_n_0_[18] ;
  wire \int_C_YR2C0_reg_n_0_[19] ;
  wire \int_C_YR2C0_reg_n_0_[20] ;
  wire \int_C_YR2C0_reg_n_0_[21] ;
  wire \int_C_YR2C0_reg_n_0_[22] ;
  wire \int_C_YR2C0_reg_n_0_[23] ;
  wire \int_C_YR2C0_reg_n_0_[24] ;
  wire \int_C_YR2C0_reg_n_0_[25] ;
  wire \int_C_YR2C0_reg_n_0_[26] ;
  wire \int_C_YR2C0_reg_n_0_[27] ;
  wire \int_C_YR2C0_reg_n_0_[28] ;
  wire \int_C_YR2C0_reg_n_0_[29] ;
  wire \int_C_YR2C0_reg_n_0_[30] ;
  wire \int_C_YR2C0_reg_n_0_[31] ;
  wire \int_C_YR2C0_reg_n_0_[8] ;
  wire \int_C_YR2C0_reg_n_0_[9] ;
  wire [31:0]int_C_YR2C10;
  wire \int_C_YR2C1[31]_i_1_n_0 ;
  wire \int_C_YR2C1_reg_n_0_[10] ;
  wire \int_C_YR2C1_reg_n_0_[11] ;
  wire \int_C_YR2C1_reg_n_0_[12] ;
  wire \int_C_YR2C1_reg_n_0_[13] ;
  wire \int_C_YR2C1_reg_n_0_[14] ;
  wire \int_C_YR2C1_reg_n_0_[15] ;
  wire \int_C_YR2C1_reg_n_0_[16] ;
  wire \int_C_YR2C1_reg_n_0_[17] ;
  wire \int_C_YR2C1_reg_n_0_[18] ;
  wire \int_C_YR2C1_reg_n_0_[19] ;
  wire \int_C_YR2C1_reg_n_0_[20] ;
  wire \int_C_YR2C1_reg_n_0_[21] ;
  wire \int_C_YR2C1_reg_n_0_[22] ;
  wire \int_C_YR2C1_reg_n_0_[23] ;
  wire \int_C_YR2C1_reg_n_0_[24] ;
  wire \int_C_YR2C1_reg_n_0_[25] ;
  wire \int_C_YR2C1_reg_n_0_[26] ;
  wire \int_C_YR2C1_reg_n_0_[27] ;
  wire \int_C_YR2C1_reg_n_0_[28] ;
  wire \int_C_YR2C1_reg_n_0_[29] ;
  wire \int_C_YR2C1_reg_n_0_[30] ;
  wire \int_C_YR2C1_reg_n_0_[31] ;
  wire \int_C_YR2C1_reg_n_0_[8] ;
  wire \int_C_YR2C1_reg_n_0_[9] ;
  wire [31:0]int_C_YR2C20;
  wire \int_C_YR2C2[31]_i_1_n_0 ;
  wire \int_C_YR2C2_reg_n_0_[0] ;
  wire \int_C_YR2C2_reg_n_0_[10] ;
  wire \int_C_YR2C2_reg_n_0_[11] ;
  wire \int_C_YR2C2_reg_n_0_[12] ;
  wire \int_C_YR2C2_reg_n_0_[13] ;
  wire \int_C_YR2C2_reg_n_0_[14] ;
  wire \int_C_YR2C2_reg_n_0_[15] ;
  wire \int_C_YR2C2_reg_n_0_[16] ;
  wire \int_C_YR2C2_reg_n_0_[17] ;
  wire \int_C_YR2C2_reg_n_0_[18] ;
  wire \int_C_YR2C2_reg_n_0_[19] ;
  wire \int_C_YR2C2_reg_n_0_[1] ;
  wire \int_C_YR2C2_reg_n_0_[20] ;
  wire \int_C_YR2C2_reg_n_0_[21] ;
  wire \int_C_YR2C2_reg_n_0_[22] ;
  wire \int_C_YR2C2_reg_n_0_[23] ;
  wire \int_C_YR2C2_reg_n_0_[24] ;
  wire \int_C_YR2C2_reg_n_0_[25] ;
  wire \int_C_YR2C2_reg_n_0_[26] ;
  wire \int_C_YR2C2_reg_n_0_[27] ;
  wire \int_C_YR2C2_reg_n_0_[28] ;
  wire \int_C_YR2C2_reg_n_0_[29] ;
  wire \int_C_YR2C2_reg_n_0_[2] ;
  wire \int_C_YR2C2_reg_n_0_[30] ;
  wire \int_C_YR2C2_reg_n_0_[31] ;
  wire \int_C_YR2C2_reg_n_0_[3] ;
  wire \int_C_YR2C2_reg_n_0_[4] ;
  wire \int_C_YR2C2_reg_n_0_[5] ;
  wire \int_C_YR2C2_reg_n_0_[6] ;
  wire \int_C_YR2C2_reg_n_0_[7] ;
  wire \int_C_YR2C2_reg_n_0_[8] ;
  wire \int_C_YR2C2_reg_n_0_[9] ;
  wire int_ap_done;
  wire int_ap_done_i_1_n_0;
  wire int_ap_done_i_2_n_0;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_ap_start_i_8_n_0;
  wire int_ap_start_i_9_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_auto_restart_i_2_n_0;
  wire int_auto_restart_reg_n_0;
  wire [31:0]int_c_high_thresh0;
  wire \int_c_high_thresh[31]_i_1_n_0 ;
  wire [31:0]int_c_invert0;
  wire \int_c_invert[31]_i_1_n_0 ;
  wire [31:0]int_c_low_thresh0;
  wire \int_c_low_thresh[31]_i_1_n_0 ;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_0 ;
  wire [10:0]\int_cols_reg[10]_0 ;
  wire [1:0]\int_cols_reg[6]_0 ;
  wire \int_cols_reg_n_0_[11] ;
  wire \int_cols_reg_n_0_[12] ;
  wire \int_cols_reg_n_0_[13] ;
  wire \int_cols_reg_n_0_[14] ;
  wire \int_cols_reg_n_0_[15] ;
  wire \int_cols_reg_n_0_[16] ;
  wire \int_cols_reg_n_0_[17] ;
  wire \int_cols_reg_n_0_[18] ;
  wire \int_cols_reg_n_0_[19] ;
  wire \int_cols_reg_n_0_[20] ;
  wire \int_cols_reg_n_0_[21] ;
  wire \int_cols_reg_n_0_[22] ;
  wire \int_cols_reg_n_0_[23] ;
  wire \int_cols_reg_n_0_[24] ;
  wire \int_cols_reg_n_0_[25] ;
  wire \int_cols_reg_n_0_[26] ;
  wire \int_cols_reg_n_0_[27] ;
  wire \int_cols_reg_n_0_[28] ;
  wire \int_cols_reg_n_0_[29] ;
  wire \int_cols_reg_n_0_[30] ;
  wire \int_cols_reg_n_0_[31] ;
  wire int_gie_i_1_n_0;
  wire int_gie_i_2_n_0;
  wire int_gie_reg_n_0;
  wire int_ier9_out;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[0]_i_4_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_3_n_0 ;
  wire [10:0]\int_rows_reg[10]_0 ;
  wire \int_rows_reg_n_0_[11] ;
  wire \int_rows_reg_n_0_[12] ;
  wire \int_rows_reg_n_0_[13] ;
  wire \int_rows_reg_n_0_[14] ;
  wire \int_rows_reg_n_0_[15] ;
  wire \int_rows_reg_n_0_[16] ;
  wire \int_rows_reg_n_0_[17] ;
  wire \int_rows_reg_n_0_[18] ;
  wire \int_rows_reg_n_0_[19] ;
  wire \int_rows_reg_n_0_[20] ;
  wire \int_rows_reg_n_0_[21] ;
  wire \int_rows_reg_n_0_[22] ;
  wire \int_rows_reg_n_0_[23] ;
  wire \int_rows_reg_n_0_[24] ;
  wire \int_rows_reg_n_0_[25] ;
  wire \int_rows_reg_n_0_[26] ;
  wire \int_rows_reg_n_0_[27] ;
  wire \int_rows_reg_n_0_[28] ;
  wire \int_rows_reg_n_0_[29] ;
  wire \int_rows_reg_n_0_[30] ;
  wire \int_rows_reg_n_0_[31] ;
  wire interrupt;
  wire p;
  wire p_0_in;
  wire p_0_in0;
  wire [0:0]\p_1_i_i_reg_162_reg[0] ;
  wire [7:0]\p_1_i_i_reg_162_reg[10] ;
  wire p_1_in;
  wire [0:0]\p_i_i_i_i_reg_524_reg[9] ;
  wire [0:0]\p_i_i_reg_151_reg[9] ;
  wire \rdata[0]_i_10_n_0 ;
  wire \rdata[0]_i_11_n_0 ;
  wire \rdata[0]_i_12_n_0 ;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_7_n_0 ;
  wire \rdata[0]_i_8_n_0 ;
  wire \rdata[0]_i_9_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[10]_i_3_n_0 ;
  wire \rdata[10]_i_4_n_0 ;
  wire \rdata[10]_i_5_n_0 ;
  wire \rdata[10]_i_6_n_0 ;
  wire \rdata[10]_i_7_n_0 ;
  wire \rdata[10]_i_8_n_0 ;
  wire \rdata[10]_i_9_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[11]_i_3_n_0 ;
  wire \rdata[11]_i_4_n_0 ;
  wire \rdata[11]_i_5_n_0 ;
  wire \rdata[11]_i_6_n_0 ;
  wire \rdata[11]_i_7_n_0 ;
  wire \rdata[11]_i_8_n_0 ;
  wire \rdata[11]_i_9_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[12]_i_3_n_0 ;
  wire \rdata[12]_i_4_n_0 ;
  wire \rdata[12]_i_5_n_0 ;
  wire \rdata[12]_i_6_n_0 ;
  wire \rdata[12]_i_7_n_0 ;
  wire \rdata[12]_i_8_n_0 ;
  wire \rdata[12]_i_9_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[13]_i_3_n_0 ;
  wire \rdata[13]_i_4_n_0 ;
  wire \rdata[13]_i_5_n_0 ;
  wire \rdata[13]_i_6_n_0 ;
  wire \rdata[13]_i_7_n_0 ;
  wire \rdata[13]_i_8_n_0 ;
  wire \rdata[13]_i_9_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[14]_i_3_n_0 ;
  wire \rdata[14]_i_4_n_0 ;
  wire \rdata[14]_i_5_n_0 ;
  wire \rdata[14]_i_6_n_0 ;
  wire \rdata[14]_i_7_n_0 ;
  wire \rdata[14]_i_8_n_0 ;
  wire \rdata[14]_i_9_n_0 ;
  wire \rdata[15]_i_10_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[15]_i_5_n_0 ;
  wire \rdata[15]_i_6_n_0 ;
  wire \rdata[15]_i_7_n_0 ;
  wire \rdata[15]_i_8_n_0 ;
  wire \rdata[15]_i_9_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[16]_i_3_n_0 ;
  wire \rdata[16]_i_4_n_0 ;
  wire \rdata[16]_i_5_n_0 ;
  wire \rdata[16]_i_6_n_0 ;
  wire \rdata[16]_i_7_n_0 ;
  wire \rdata[16]_i_8_n_0 ;
  wire \rdata[16]_i_9_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[17]_i_3_n_0 ;
  wire \rdata[17]_i_4_n_0 ;
  wire \rdata[17]_i_5_n_0 ;
  wire \rdata[17]_i_6_n_0 ;
  wire \rdata[17]_i_7_n_0 ;
  wire \rdata[17]_i_8_n_0 ;
  wire \rdata[17]_i_9_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[18]_i_3_n_0 ;
  wire \rdata[18]_i_4_n_0 ;
  wire \rdata[18]_i_5_n_0 ;
  wire \rdata[18]_i_6_n_0 ;
  wire \rdata[18]_i_7_n_0 ;
  wire \rdata[18]_i_8_n_0 ;
  wire \rdata[18]_i_9_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[19]_i_3_n_0 ;
  wire \rdata[19]_i_4_n_0 ;
  wire \rdata[19]_i_5_n_0 ;
  wire \rdata[19]_i_6_n_0 ;
  wire \rdata[19]_i_7_n_0 ;
  wire \rdata[19]_i_8_n_0 ;
  wire \rdata[19]_i_9_n_0 ;
  wire \rdata[1]_i_10_n_0 ;
  wire \rdata[1]_i_11_n_0 ;
  wire \rdata[1]_i_12_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_7_n_0 ;
  wire \rdata[1]_i_8_n_0 ;
  wire \rdata[1]_i_9_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[20]_i_3_n_0 ;
  wire \rdata[20]_i_4_n_0 ;
  wire \rdata[20]_i_5_n_0 ;
  wire \rdata[20]_i_6_n_0 ;
  wire \rdata[20]_i_7_n_0 ;
  wire \rdata[20]_i_8_n_0 ;
  wire \rdata[20]_i_9_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[21]_i_3_n_0 ;
  wire \rdata[21]_i_4_n_0 ;
  wire \rdata[21]_i_5_n_0 ;
  wire \rdata[21]_i_6_n_0 ;
  wire \rdata[21]_i_7_n_0 ;
  wire \rdata[21]_i_8_n_0 ;
  wire \rdata[21]_i_9_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[22]_i_3_n_0 ;
  wire \rdata[22]_i_4_n_0 ;
  wire \rdata[22]_i_5_n_0 ;
  wire \rdata[22]_i_6_n_0 ;
  wire \rdata[22]_i_7_n_0 ;
  wire \rdata[22]_i_8_n_0 ;
  wire \rdata[22]_i_9_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[23]_i_3_n_0 ;
  wire \rdata[23]_i_4_n_0 ;
  wire \rdata[23]_i_5_n_0 ;
  wire \rdata[23]_i_6_n_0 ;
  wire \rdata[23]_i_7_n_0 ;
  wire \rdata[23]_i_8_n_0 ;
  wire \rdata[23]_i_9_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[24]_i_3_n_0 ;
  wire \rdata[24]_i_4_n_0 ;
  wire \rdata[24]_i_5_n_0 ;
  wire \rdata[24]_i_6_n_0 ;
  wire \rdata[24]_i_7_n_0 ;
  wire \rdata[24]_i_8_n_0 ;
  wire \rdata[24]_i_9_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[25]_i_3_n_0 ;
  wire \rdata[25]_i_4_n_0 ;
  wire \rdata[25]_i_5_n_0 ;
  wire \rdata[25]_i_6_n_0 ;
  wire \rdata[25]_i_7_n_0 ;
  wire \rdata[25]_i_8_n_0 ;
  wire \rdata[25]_i_9_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[26]_i_3_n_0 ;
  wire \rdata[26]_i_4_n_0 ;
  wire \rdata[26]_i_5_n_0 ;
  wire \rdata[26]_i_6_n_0 ;
  wire \rdata[26]_i_7_n_0 ;
  wire \rdata[26]_i_8_n_0 ;
  wire \rdata[26]_i_9_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[27]_i_3_n_0 ;
  wire \rdata[27]_i_4_n_0 ;
  wire \rdata[27]_i_5_n_0 ;
  wire \rdata[27]_i_6_n_0 ;
  wire \rdata[27]_i_7_n_0 ;
  wire \rdata[27]_i_8_n_0 ;
  wire \rdata[27]_i_9_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[28]_i_3_n_0 ;
  wire \rdata[28]_i_4_n_0 ;
  wire \rdata[28]_i_5_n_0 ;
  wire \rdata[28]_i_6_n_0 ;
  wire \rdata[28]_i_7_n_0 ;
  wire \rdata[28]_i_8_n_0 ;
  wire \rdata[28]_i_9_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[29]_i_3_n_0 ;
  wire \rdata[29]_i_4_n_0 ;
  wire \rdata[29]_i_5_n_0 ;
  wire \rdata[29]_i_6_n_0 ;
  wire \rdata[29]_i_7_n_0 ;
  wire \rdata[29]_i_8_n_0 ;
  wire \rdata[29]_i_9_n_0 ;
  wire \rdata[2]_i_10_n_0 ;
  wire \rdata[2]_i_1_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[2]_i_4_n_0 ;
  wire \rdata[2]_i_5_n_0 ;
  wire \rdata[2]_i_6_n_0 ;
  wire \rdata[2]_i_7_n_0 ;
  wire \rdata[2]_i_8_n_0 ;
  wire \rdata[2]_i_9_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[30]_i_3_n_0 ;
  wire \rdata[30]_i_4_n_0 ;
  wire \rdata[30]_i_5_n_0 ;
  wire \rdata[30]_i_6_n_0 ;
  wire \rdata[30]_i_7_n_0 ;
  wire \rdata[30]_i_8_n_0 ;
  wire \rdata[30]_i_9_n_0 ;
  wire \rdata[31]_i_10_n_0 ;
  wire \rdata[31]_i_11_n_0 ;
  wire \rdata[31]_i_12_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_2_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[31]_i_6_n_0 ;
  wire \rdata[31]_i_7_n_0 ;
  wire \rdata[31]_i_8_n_0 ;
  wire \rdata[31]_i_9_n_0 ;
  wire \rdata[3]_i_10_n_0 ;
  wire \rdata[3]_i_1_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[3]_i_4_n_0 ;
  wire \rdata[3]_i_5_n_0 ;
  wire \rdata[3]_i_6_n_0 ;
  wire \rdata[3]_i_7_n_0 ;
  wire \rdata[3]_i_8_n_0 ;
  wire \rdata[3]_i_9_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[4]_i_4_n_0 ;
  wire \rdata[4]_i_5_n_0 ;
  wire \rdata[4]_i_6_n_0 ;
  wire \rdata[4]_i_7_n_0 ;
  wire \rdata[4]_i_8_n_0 ;
  wire \rdata[4]_i_9_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[5]_i_4_n_0 ;
  wire \rdata[5]_i_5_n_0 ;
  wire \rdata[5]_i_6_n_0 ;
  wire \rdata[5]_i_7_n_0 ;
  wire \rdata[5]_i_8_n_0 ;
  wire \rdata[5]_i_9_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[6]_i_4_n_0 ;
  wire \rdata[6]_i_5_n_0 ;
  wire \rdata[6]_i_6_n_0 ;
  wire \rdata[6]_i_7_n_0 ;
  wire \rdata[6]_i_8_n_0 ;
  wire \rdata[6]_i_9_n_0 ;
  wire \rdata[7]_i_10_n_0 ;
  wire \rdata[7]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[7]_i_4_n_0 ;
  wire \rdata[7]_i_5_n_0 ;
  wire \rdata[7]_i_6_n_0 ;
  wire \rdata[7]_i_7_n_0 ;
  wire \rdata[7]_i_8_n_0 ;
  wire \rdata[7]_i_9_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[8]_i_3_n_0 ;
  wire \rdata[8]_i_4_n_0 ;
  wire \rdata[8]_i_5_n_0 ;
  wire \rdata[8]_i_6_n_0 ;
  wire \rdata[8]_i_7_n_0 ;
  wire \rdata[8]_i_8_n_0 ;
  wire \rdata[8]_i_9_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire \rdata[9]_i_4_n_0 ;
  wire \rdata[9]_i_5_n_0 ;
  wire \rdata[9]_i_6_n_0 ;
  wire \rdata[9]_i_7_n_0 ;
  wire \rdata[9]_i_8_n_0 ;
  wire \rdata[9]_i_9_n_0 ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_i_3_n_0 ;
  wire \rdata_reg[0]_i_5_n_0 ;
  wire \rdata_reg[0]_i_6_n_0 ;
  wire \rdata_reg[1]_i_3_n_0 ;
  wire \rdata_reg[1]_i_5_n_0 ;
  wire \rdata_reg[1]_i_6_n_0 ;
  wire [11:0]\row_i_i_i_reg_380_reg[11] ;
  wire [0:0]\row_i_i_i_reg_380_reg[11]_0 ;
  wire [2:0]\row_i_i_i_reg_380_reg[7] ;
  wire \rstate[0]_i_2_n_0 ;
  wire [7:0]s_axi_CONTROL_BUS_ARADDR;
  wire s_axi_CONTROL_BUS_ARREADY;
  wire s_axi_CONTROL_BUS_ARVALID;
  wire [7:0]s_axi_CONTROL_BUS_AWADDR;
  wire s_axi_CONTROL_BUS_AWREADY;
  wire s_axi_CONTROL_BUS_AWVALID;
  wire s_axi_CONTROL_BUS_BREADY;
  wire s_axi_CONTROL_BUS_BVALID;
  wire [31:0]s_axi_CONTROL_BUS_RDATA;
  wire s_axi_CONTROL_BUS_RREADY;
  wire s_axi_CONTROL_BUS_RVALID;
  wire [31:0]s_axi_CONTROL_BUS_WDATA;
  wire s_axi_CONTROL_BUS_WREADY;
  wire [3:0]s_axi_CONTROL_BUS_WSTRB;
  wire s_axi_CONTROL_BUS_WVALID;
  wire [10:2]\sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2 ;
  wire [9:2]\sobel_filter_core_U0/tmp_32_i_i_i_fu_429_p2 ;
  wire [0:0]\sobel_filter_core_U0/tmp_3_i_fu_439_p2 ;
  wire [0:0]\sobel_filter_core_U0/tmp_6_i_fu_445_p2 ;
  wire \tmp_34_i_i_i_reg_1294[0]_i_10_n_0 ;
  wire \tmp_34_i_i_i_reg_1294[0]_i_11_n_0 ;
  wire \tmp_34_i_i_i_reg_1294[0]_i_15_n_0 ;
  wire \tmp_34_i_i_i_reg_1294[0]_i_8_n_0 ;
  wire \tmp_34_i_i_i_reg_1294[0]_i_9_n_0 ;
  wire \tmp_34_i_i_i_reg_1294_reg[0]_i_3_n_1 ;
  wire \tmp_34_i_i_i_reg_1294_reg[0]_i_3_n_2 ;
  wire \tmp_34_i_i_i_reg_1294_reg[0]_i_3_n_3 ;
  wire \tmp_37_i_i_i_reg_1309[0]_i_10_n_0 ;
  wire \tmp_37_i_i_i_reg_1309[0]_i_11_n_0 ;
  wire \tmp_37_i_i_i_reg_1309[0]_i_12_n_0 ;
  wire \tmp_37_i_i_i_reg_1309[0]_i_18_n_0 ;
  wire \tmp_37_i_i_i_reg_1309[0]_i_19_n_0 ;
  wire \tmp_37_i_i_i_reg_1309[0]_i_20_n_0 ;
  wire \tmp_37_i_i_i_reg_1309[0]_i_21_n_0 ;
  wire \tmp_37_i_i_i_reg_1309[0]_i_22_n_0 ;
  wire \tmp_37_i_i_i_reg_1309[0]_i_23_n_0 ;
  wire \tmp_37_i_i_i_reg_1309[0]_i_26_n_0 ;
  wire \tmp_37_i_i_i_reg_1309[0]_i_28_n_0 ;
  wire \tmp_37_i_i_i_reg_1309[0]_i_29_n_0 ;
  wire \tmp_37_i_i_i_reg_1309[0]_i_30_n_0 ;
  wire \tmp_37_i_i_i_reg_1309[0]_i_31_n_0 ;
  wire \tmp_37_i_i_i_reg_1309[0]_i_9_n_0 ;
  wire [0:0]\tmp_37_i_i_i_reg_1309_reg[0] ;
  wire \tmp_37_i_i_i_reg_1309_reg[0]_i_13_n_0 ;
  wire \tmp_37_i_i_i_reg_1309_reg[0]_i_13_n_1 ;
  wire \tmp_37_i_i_i_reg_1309_reg[0]_i_13_n_2 ;
  wire \tmp_37_i_i_i_reg_1309_reg[0]_i_13_n_3 ;
  wire \tmp_37_i_i_i_reg_1309_reg[0]_i_2_n_3 ;
  wire \tmp_37_i_i_i_reg_1309_reg[0]_i_3_n_0 ;
  wire \tmp_37_i_i_i_reg_1309_reg[0]_i_3_n_1 ;
  wire \tmp_37_i_i_i_reg_1309_reg[0]_i_3_n_2 ;
  wire \tmp_37_i_i_i_reg_1309_reg[0]_i_3_n_3 ;
  wire \tmp_37_i_i_i_reg_1309_reg[0]_i_5_n_0 ;
  wire \tmp_37_i_i_i_reg_1309_reg[0]_i_5_n_1 ;
  wire \tmp_37_i_i_i_reg_1309_reg[0]_i_5_n_2 ;
  wire \tmp_37_i_i_i_reg_1309_reg[0]_i_5_n_3 ;
  wire \tmp_45_i_i_i_reg_1350[0]_i_10_n_0 ;
  wire \tmp_45_i_i_i_reg_1350[0]_i_11_n_0 ;
  wire \tmp_45_i_i_i_reg_1350[0]_i_17_n_0 ;
  wire \tmp_45_i_i_i_reg_1350[0]_i_20_n_0 ;
  wire \tmp_45_i_i_i_reg_1350[0]_i_25_n_0 ;
  wire \tmp_45_i_i_i_reg_1350[0]_i_27_n_0 ;
  wire \tmp_45_i_i_i_reg_1350[0]_i_28_n_0 ;
  wire [1:0]\tmp_45_i_i_i_reg_1350_reg[0] ;
  wire \tmp_45_i_i_i_reg_1350_reg[0]_0 ;
  wire \tmp_45_i_i_i_reg_1350_reg[0]_1 ;
  wire \tmp_45_i_i_i_reg_1350_reg[0]_i_12_n_0 ;
  wire \tmp_45_i_i_i_reg_1350_reg[0]_i_12_n_1 ;
  wire \tmp_45_i_i_i_reg_1350_reg[0]_i_12_n_2 ;
  wire \tmp_45_i_i_i_reg_1350_reg[0]_i_12_n_3 ;
  wire \tmp_45_i_i_i_reg_1350_reg[0]_i_1_n_3 ;
  wire \tmp_45_i_i_i_reg_1350_reg[0]_i_2_n_0 ;
  wire \tmp_45_i_i_i_reg_1350_reg[0]_i_2_n_1 ;
  wire \tmp_45_i_i_i_reg_1350_reg[0]_i_2_n_2 ;
  wire \tmp_45_i_i_i_reg_1350_reg[0]_i_2_n_3 ;
  wire \tmp_45_i_i_i_reg_1350_reg[0]_i_4_n_0 ;
  wire \tmp_45_i_i_i_reg_1350_reg[0]_i_4_n_1 ;
  wire \tmp_45_i_i_i_reg_1350_reg[0]_i_4_n_2 ;
  wire \tmp_45_i_i_i_reg_1350_reg[0]_i_4_n_3 ;
  wire \waddr[7]_i_1_n_0 ;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;
  wire \waddr_reg_n_0_[6] ;
  wire \waddr_reg_n_0_[7] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_0 ;
  wire \wstate[1]_i_1_n_0 ;
  wire [3:0]\NLW_axi_last_V_reg_277_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_34_i_i_i_reg_1294_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_37_i_i_i_reg_1309_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_37_i_i_i_reg_1309_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_37_i_i_i_reg_1309_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_37_i_i_i_reg_1309_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_37_i_i_i_reg_1309_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_45_i_i_i_reg_1350_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_45_i_i_i_reg_1350_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_45_i_i_i_reg_1350_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_45_i_i_i_reg_1350_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_45_i_i_i_reg_1350_reg[0]_i_4_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(AXIvideo2Mat44_U0_ap_start),
        .I1(C_XR1C2_channel_full_n),
        .I2(C_XR2C0_channel_full_n),
        .I3(c_low_thresh_channel_1_full_n),
        .I4(c_high_thresh_channe_1_full_n),
        .O(\ap_CS_fsm_reg[0] ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ap_CS_fsm[0]_i_4__0 
       (.I0(AXIvideo2Mat44_U0_ap_start),
        .I1(C_XR1C2_channel_empty_n),
        .I2(C_XR2C0_channel_empty_n),
        .I3(c_low_thresh_channel_1_empty_n),
        .I4(c_high_thresh_channe_1_empty_n),
        .O(p));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ap_enable_reg_pp0_iter0_i_6
       (.I0(\int_cols_reg[10]_0 [4]),
        .I1(\p_1_i_i_reg_162_reg[10] [1]),
        .I2(\int_cols_reg[10]_0 [5]),
        .I3(\p_1_i_i_reg_162_reg[10] [2]),
        .I4(\p_1_i_i_reg_162_reg[10] [0]),
        .I5(\int_cols_reg[10]_0 [3]),
        .O(\exitcond_i_i_reg_268_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hFE0101FE)) 
    \axi_last_V_reg_277[0]_i_10 
       (.I0(\int_cols_reg[10]_0 [0]),
        .I1(\int_cols_reg[10]_0 [1]),
        .I2(\int_cols_reg[10]_0 [2]),
        .I3(\int_cols_reg[10]_0 [3]),
        .I4(\p_1_i_i_reg_162_reg[10] [0]),
        .O(\axi_last_V_reg_277[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axi_last_V_reg_277[0]_i_11 
       (.I0(\int_cols_reg[10]_0 [2]),
        .I1(\int_cols_reg[10]_0 [1]),
        .I2(\int_cols_reg[10]_0 [0]),
        .I3(\int_cols_reg[10]_0 [3]),
        .O(\axi_last_V_reg_277[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h86101086)) 
    \axi_last_V_reg_277[0]_i_3 
       (.I0(\axi_last_V_reg_277[0]_i_7_n_0 ),
        .I1(\int_cols_reg[10]_0 [9]),
        .I2(\p_1_i_i_reg_162_reg[10] [6]),
        .I3(\p_1_i_i_reg_162_reg[10] [7]),
        .I4(\int_cols_reg[10]_0 [10]),
        .O(\axi_last_V_reg_277[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8200008200822800)) 
    \axi_last_V_reg_277[0]_i_4 
       (.I0(\axi_last_V_reg_277[0]_i_8_n_0 ),
        .I1(\int_cols_reg[10]_0 [8]),
        .I2(\p_1_i_i_reg_162_reg[10] [5]),
        .I3(\p_1_i_i_reg_162_reg[10] [4]),
        .I4(\int_cols_reg[10]_0 [7]),
        .I5(\axi_last_V_reg_277[0]_i_9_n_0 ),
        .O(\axi_last_V_reg_277[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8440000800088440)) 
    \axi_last_V_reg_277[0]_i_5 
       (.I0(\p_1_i_i_reg_162_reg[10] [1]),
        .I1(\axi_last_V_reg_277[0]_i_10_n_0 ),
        .I2(\int_cols_reg[10]_0 [4]),
        .I3(\axi_last_V_reg_277[0]_i_11_n_0 ),
        .I4(\int_cols_reg[10]_0 [5]),
        .I5(\p_1_i_i_reg_162_reg[10] [2]),
        .O(\axi_last_V_reg_277[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_last_V_reg_277[0]_i_7 
       (.I0(\int_cols_reg[10]_0 [7]),
        .I1(\int_cols_reg[10]_0 [5]),
        .I2(\axi_last_V_reg_277[0]_i_11_n_0 ),
        .I3(\int_cols_reg[10]_0 [4]),
        .I4(\int_cols_reg[10]_0 [6]),
        .I5(\int_cols_reg[10]_0 [8]),
        .O(\axi_last_V_reg_277[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \axi_last_V_reg_277[0]_i_8 
       (.I0(\int_cols_reg[10]_0 [6]),
        .I1(\int_cols_reg[10]_0 [4]),
        .I2(\axi_last_V_reg_277[0]_i_11_n_0 ),
        .I3(\int_cols_reg[10]_0 [5]),
        .I4(\p_1_i_i_reg_162_reg[10] [3]),
        .O(\axi_last_V_reg_277[0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axi_last_V_reg_277[0]_i_9 
       (.I0(\int_cols_reg[10]_0 [5]),
        .I1(\axi_last_V_reg_277[0]_i_11_n_0 ),
        .I2(\int_cols_reg[10]_0 [4]),
        .I3(\int_cols_reg[10]_0 [6]),
        .O(\axi_last_V_reg_277[0]_i_9_n_0 ));
  CARRY4 \axi_last_V_reg_277_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\axi_last_V_reg_277_reg[0] ,\axi_last_V_reg_277_reg[0]_i_2_n_1 ,\axi_last_V_reg_277_reg[0]_i_2_n_2 ,\axi_last_V_reg_277_reg[0]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_277_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\axi_last_V_reg_277[0]_i_3_n_0 ,\axi_last_V_reg_277[0]_i_4_n_0 ,\axi_last_V_reg_277[0]_i_5_n_0 ,\p_1_i_i_reg_162_reg[0] }));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h6AAA9555)) 
    \col_assign_i_reg_391[11]_i_10 
       (.I0(\int_rows_reg[10]_0 [8]),
        .I1(\int_rows_reg[10]_0 [7]),
        .I2(\col_assign_i_reg_391[11]_i_9_n_0 ),
        .I3(\int_rows_reg[10]_0 [6]),
        .I4(\row_i_i_i_reg_380_reg[11] [8]),
        .O(\col_assign_i_reg_391[11]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h6AAA9555)) 
    \col_assign_i_reg_391[11]_i_11 
       (.I0(\int_rows_reg[10]_0 [3]),
        .I1(\int_rows_reg[10]_0 [2]),
        .I2(\int_rows_reg[10]_0 [0]),
        .I3(\int_rows_reg[10]_0 [1]),
        .I4(\row_i_i_i_reg_380_reg[11] [3]),
        .O(\col_assign_i_reg_391[11]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \col_assign_i_reg_391[11]_i_12 
       (.I0(\int_rows_reg[10]_0 [3]),
        .I1(\int_rows_reg[10]_0 [1]),
        .I2(\int_rows_reg[10]_0 [0]),
        .I3(\int_rows_reg[10]_0 [2]),
        .O(\col_assign_i_reg_391[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6108086100000000)) 
    \col_assign_i_reg_391[11]_i_5 
       (.I0(\int_rows_reg[10]_0 [6]),
        .I1(\col_assign_i_reg_391[11]_i_9_n_0 ),
        .I2(\row_i_i_i_reg_380_reg[11] [6]),
        .I3(\int_rows_reg[10]_0 [7]),
        .I4(\row_i_i_i_reg_380_reg[11] [7]),
        .I5(\col_assign_i_reg_391[11]_i_10_n_0 ),
        .O(\ap_CS_fsm_reg[0]_0 [1]));
  LUT6 #(
    .INIT(64'h0280802020080802)) 
    \col_assign_i_reg_391[11]_i_6 
       (.I0(\col_assign_i_reg_391[11]_i_11_n_0 ),
        .I1(\row_i_i_i_reg_380_reg[11] [4]),
        .I2(\row_i_i_i_reg_380_reg[11] [5]),
        .I3(\col_assign_i_reg_391[11]_i_12_n_0 ),
        .I4(\int_rows_reg[10]_0 [4]),
        .I5(\int_rows_reg[10]_0 [5]),
        .O(\ap_CS_fsm_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \col_assign_i_reg_391[11]_i_8 
       (.I0(\int_rows_reg[10]_0 [8]),
        .I1(\int_rows_reg[10]_0 [6]),
        .I2(\col_assign_i_reg_391[11]_i_9_n_0 ),
        .I3(\int_rows_reg[10]_0 [7]),
        .O(\ap_CS_fsm_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \col_assign_i_reg_391[11]_i_9 
       (.I0(\int_rows_reg[10]_0 [5]),
        .I1(\int_rows_reg[10]_0 [3]),
        .I2(\int_rows_reg[10]_0 [1]),
        .I3(\int_rows_reg[10]_0 [0]),
        .I4(\int_rows_reg[10]_0 [2]),
        .I5(\int_rows_reg[10]_0 [4]),
        .O(\col_assign_i_reg_391[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h6AAA9555)) 
    \exitcond_i_reg_1314[0]_i_10 
       (.I0(\int_cols_reg[10]_0 [8]),
        .I1(\int_cols_reg[10]_0 [7]),
        .I2(\exitcond_i_reg_1314[0]_i_9_n_0 ),
        .I3(\int_cols_reg[10]_0 [6]),
        .I4(ADDRBWRADDR[4]),
        .O(\exitcond_i_reg_1314[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h6AAA9555)) 
    \exitcond_i_reg_1314[0]_i_11 
       (.I0(\int_cols_reg[10]_0 [3]),
        .I1(\int_cols_reg[10]_0 [2]),
        .I2(\int_cols_reg[10]_0 [0]),
        .I3(\int_cols_reg[10]_0 [1]),
        .I4(ADDRBWRADDR[0]),
        .O(\exitcond_i_reg_1314[0]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \exitcond_i_reg_1314[0]_i_12 
       (.I0(\int_cols_reg[10]_0 [3]),
        .I1(\int_cols_reg[10]_0 [1]),
        .I2(\int_cols_reg[10]_0 [0]),
        .I3(\int_cols_reg[10]_0 [2]),
        .O(\exitcond_i_reg_1314[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h6108086100000000)) 
    \exitcond_i_reg_1314[0]_i_4 
       (.I0(\int_cols_reg[10]_0 [6]),
        .I1(\exitcond_i_reg_1314[0]_i_9_n_0 ),
        .I2(\col_assign_i_reg_391_reg[6] ),
        .I3(\int_cols_reg[10]_0 [7]),
        .I4(ADDRBWRADDR[3]),
        .I5(\exitcond_i_reg_1314[0]_i_10_n_0 ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0280802020080802)) 
    \exitcond_i_reg_1314[0]_i_5 
       (.I0(\exitcond_i_reg_1314[0]_i_11_n_0 ),
        .I1(ADDRBWRADDR[1]),
        .I2(ADDRBWRADDR[2]),
        .I3(\exitcond_i_reg_1314[0]_i_12_n_0 ),
        .I4(\int_cols_reg[10]_0 [4]),
        .I5(\int_cols_reg[10]_0 [5]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \exitcond_i_reg_1314[0]_i_8 
       (.I0(\int_cols_reg[10]_0 [8]),
        .I1(\int_cols_reg[10]_0 [6]),
        .I2(\exitcond_i_reg_1314[0]_i_9_n_0 ),
        .I3(\int_cols_reg[10]_0 [7]),
        .O(\exitcond_i_reg_1314_reg[0] ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \exitcond_i_reg_1314[0]_i_9 
       (.I0(\int_cols_reg[10]_0 [5]),
        .I1(\int_cols_reg[10]_0 [3]),
        .I2(\int_cols_reg[10]_0 [1]),
        .I3(\int_cols_reg[10]_0 [0]),
        .I4(\int_cols_reg[10]_0 [2]),
        .I5(\int_cols_reg[10]_0 [4]),
        .O(\exitcond_i_reg_1314[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7] [0]),
        .O(int_C_XR0C00[0]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR0C0_reg_n_0_[10] ),
        .O(int_C_XR0C00[10]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR0C0_reg_n_0_[11] ),
        .O(int_C_XR0C00[11]));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR0C0_reg_n_0_[12] ),
        .O(int_C_XR0C00[12]));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR0C0_reg_n_0_[13] ),
        .O(int_C_XR0C00[13]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR0C0_reg_n_0_[14] ),
        .O(int_C_XR0C00[14]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR0C0_reg_n_0_[15] ),
        .O(int_C_XR0C00[15]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR0C0_reg_n_0_[16] ),
        .O(int_C_XR0C00[16]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR0C0_reg_n_0_[17] ),
        .O(int_C_XR0C00[17]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR0C0_reg_n_0_[18] ),
        .O(int_C_XR0C00[18]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR0C0_reg_n_0_[19] ),
        .O(int_C_XR0C00[19]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7] [1]),
        .O(int_C_XR0C00[1]));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR0C0_reg_n_0_[20] ),
        .O(int_C_XR0C00[20]));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR0C0_reg_n_0_[21] ),
        .O(int_C_XR0C00[21]));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR0C0_reg_n_0_[22] ),
        .O(int_C_XR0C00[22]));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR0C0_reg_n_0_[23] ),
        .O(int_C_XR0C00[23]));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR0C0_reg_n_0_[24] ),
        .O(int_C_XR0C00[24]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR0C0_reg_n_0_[25] ),
        .O(int_C_XR0C00[25]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR0C0_reg_n_0_[26] ),
        .O(int_C_XR0C00[26]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR0C0_reg_n_0_[27] ),
        .O(int_C_XR0C00[27]));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR0C0_reg_n_0_[28] ),
        .O(int_C_XR0C00[28]));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR0C0_reg_n_0_[29] ),
        .O(int_C_XR0C00[29]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7] [2]),
        .O(int_C_XR0C00[2]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR0C0_reg_n_0_[30] ),
        .O(int_C_XR0C00[30]));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \int_C_XR0C0[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_C_XR0C0[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR0C0_reg_n_0_[31] ),
        .O(int_C_XR0C00[31]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7] [3]),
        .O(int_C_XR0C00[3]));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7] [4]),
        .O(int_C_XR0C00[4]));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7] [5]),
        .O(int_C_XR0C00[5]));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7] [6]),
        .O(int_C_XR0C00[6]));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7] [7]),
        .O(int_C_XR0C00[7]));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR0C0_reg_n_0_[8] ),
        .O(int_C_XR0C00[8]));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C0[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR0C0_reg_n_0_[9] ),
        .O(int_C_XR0C00[9]));
  FDRE \int_C_XR0C0_reg[0] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[0]),
        .Q(\SRL_SIG_reg[0][7] [0]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[10] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[10]),
        .Q(\int_C_XR0C0_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[11] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[11]),
        .Q(\int_C_XR0C0_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[12] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[12]),
        .Q(\int_C_XR0C0_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[13] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[13]),
        .Q(\int_C_XR0C0_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[14] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[14]),
        .Q(\int_C_XR0C0_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[15] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[15]),
        .Q(\int_C_XR0C0_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[16] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[16]),
        .Q(\int_C_XR0C0_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[17] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[17]),
        .Q(\int_C_XR0C0_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[18] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[18]),
        .Q(\int_C_XR0C0_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[19] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[19]),
        .Q(\int_C_XR0C0_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[1] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[1]),
        .Q(\SRL_SIG_reg[0][7] [1]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[20] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[20]),
        .Q(\int_C_XR0C0_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[21] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[21]),
        .Q(\int_C_XR0C0_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[22] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[22]),
        .Q(\int_C_XR0C0_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[23] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[23]),
        .Q(\int_C_XR0C0_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[24] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[24]),
        .Q(\int_C_XR0C0_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[25] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[25]),
        .Q(\int_C_XR0C0_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[26] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[26]),
        .Q(\int_C_XR0C0_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[27] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[27]),
        .Q(\int_C_XR0C0_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[28] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[28]),
        .Q(\int_C_XR0C0_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[29] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[29]),
        .Q(\int_C_XR0C0_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[2] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[2]),
        .Q(\SRL_SIG_reg[0][7] [2]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[30] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[30]),
        .Q(\int_C_XR0C0_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[31] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[31]),
        .Q(\int_C_XR0C0_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[3] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[3]),
        .Q(\SRL_SIG_reg[0][7] [3]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[4] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[4]),
        .Q(\SRL_SIG_reg[0][7] [4]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[5] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[5]),
        .Q(\SRL_SIG_reg[0][7] [5]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[6] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[6]),
        .Q(\SRL_SIG_reg[0][7] [6]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[7] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[7]),
        .Q(\SRL_SIG_reg[0][7] [7]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[8] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[8]),
        .Q(\int_C_XR0C0_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C0_reg[9] 
       (.C(ap_clk),
        .CE(\int_C_XR0C0[31]_i_1_n_0 ),
        .D(int_C_XR0C00[9]),
        .Q(\int_C_XR0C0_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_0 [0]),
        .O(int_C_XR0C10[0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR0C1_reg_n_0_[10] ),
        .O(int_C_XR0C10[10]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR0C1_reg_n_0_[11] ),
        .O(int_C_XR0C10[11]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR0C1_reg_n_0_[12] ),
        .O(int_C_XR0C10[12]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR0C1_reg_n_0_[13] ),
        .O(int_C_XR0C10[13]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR0C1_reg_n_0_[14] ),
        .O(int_C_XR0C10[14]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR0C1_reg_n_0_[15] ),
        .O(int_C_XR0C10[15]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR0C1_reg_n_0_[16] ),
        .O(int_C_XR0C10[16]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR0C1_reg_n_0_[17] ),
        .O(int_C_XR0C10[17]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR0C1_reg_n_0_[18] ),
        .O(int_C_XR0C10[18]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR0C1_reg_n_0_[19] ),
        .O(int_C_XR0C10[19]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_0 [1]),
        .O(int_C_XR0C10[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR0C1_reg_n_0_[20] ),
        .O(int_C_XR0C10[20]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR0C1_reg_n_0_[21] ),
        .O(int_C_XR0C10[21]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR0C1_reg_n_0_[22] ),
        .O(int_C_XR0C10[22]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR0C1_reg_n_0_[23] ),
        .O(int_C_XR0C10[23]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR0C1_reg_n_0_[24] ),
        .O(int_C_XR0C10[24]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR0C1_reg_n_0_[25] ),
        .O(int_C_XR0C10[25]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR0C1_reg_n_0_[26] ),
        .O(int_C_XR0C10[26]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR0C1_reg_n_0_[27] ),
        .O(int_C_XR0C10[27]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR0C1_reg_n_0_[28] ),
        .O(int_C_XR0C10[28]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR0C1_reg_n_0_[29] ),
        .O(int_C_XR0C10[29]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_0 [2]),
        .O(int_C_XR0C10[2]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR0C1_reg_n_0_[30] ),
        .O(int_C_XR0C10[30]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \int_C_XR0C1[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_C_XR0C1[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR0C1_reg_n_0_[31] ),
        .O(int_C_XR0C10[31]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_0 [3]),
        .O(int_C_XR0C10[3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_0 [4]),
        .O(int_C_XR0C10[4]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_0 [5]),
        .O(int_C_XR0C10[5]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_0 [6]),
        .O(int_C_XR0C10[6]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_0 [7]),
        .O(int_C_XR0C10[7]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR0C1_reg_n_0_[8] ),
        .O(int_C_XR0C10[8]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C1[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR0C1_reg_n_0_[9] ),
        .O(int_C_XR0C10[9]));
  FDRE \int_C_XR0C1_reg[0] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[0]),
        .Q(\SRL_SIG_reg[0][7]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[10] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[10]),
        .Q(\int_C_XR0C1_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[11] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[11]),
        .Q(\int_C_XR0C1_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[12] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[12]),
        .Q(\int_C_XR0C1_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[13] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[13]),
        .Q(\int_C_XR0C1_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[14] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[14]),
        .Q(\int_C_XR0C1_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[15] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[15]),
        .Q(\int_C_XR0C1_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[16] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[16]),
        .Q(\int_C_XR0C1_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[17] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[17]),
        .Q(\int_C_XR0C1_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[18] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[18]),
        .Q(\int_C_XR0C1_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[19] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[19]),
        .Q(\int_C_XR0C1_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[1] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[1]),
        .Q(\SRL_SIG_reg[0][7]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[20] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[20]),
        .Q(\int_C_XR0C1_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[21] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[21]),
        .Q(\int_C_XR0C1_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[22] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[22]),
        .Q(\int_C_XR0C1_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[23] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[23]),
        .Q(\int_C_XR0C1_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[24] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[24]),
        .Q(\int_C_XR0C1_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[25] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[25]),
        .Q(\int_C_XR0C1_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[26] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[26]),
        .Q(\int_C_XR0C1_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[27] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[27]),
        .Q(\int_C_XR0C1_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[28] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[28]),
        .Q(\int_C_XR0C1_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[29] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[29]),
        .Q(\int_C_XR0C1_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[2] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[2]),
        .Q(\SRL_SIG_reg[0][7]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[30] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[30]),
        .Q(\int_C_XR0C1_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[31] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[31]),
        .Q(\int_C_XR0C1_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[3] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[3]),
        .Q(\SRL_SIG_reg[0][7]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[4] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[4]),
        .Q(\SRL_SIG_reg[0][7]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[5] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[5]),
        .Q(\SRL_SIG_reg[0][7]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[6] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[6]),
        .Q(\SRL_SIG_reg[0][7]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[7] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[7]),
        .Q(\SRL_SIG_reg[0][7]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[8] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[8]),
        .Q(\int_C_XR0C1_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C1_reg[9] 
       (.C(ap_clk),
        .CE(\int_C_XR0C1[31]_i_1_n_0 ),
        .D(int_C_XR0C10[9]),
        .Q(\int_C_XR0C1_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_1 [0]),
        .O(int_C_XR0C20[0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR0C2_reg_n_0_[10] ),
        .O(int_C_XR0C20[10]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR0C2_reg_n_0_[11] ),
        .O(int_C_XR0C20[11]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR0C2_reg_n_0_[12] ),
        .O(int_C_XR0C20[12]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR0C2_reg_n_0_[13] ),
        .O(int_C_XR0C20[13]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR0C2_reg_n_0_[14] ),
        .O(int_C_XR0C20[14]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR0C2_reg_n_0_[15] ),
        .O(int_C_XR0C20[15]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR0C2_reg_n_0_[16] ),
        .O(int_C_XR0C20[16]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR0C2_reg_n_0_[17] ),
        .O(int_C_XR0C20[17]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR0C2_reg_n_0_[18] ),
        .O(int_C_XR0C20[18]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR0C2_reg_n_0_[19] ),
        .O(int_C_XR0C20[19]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_1 [1]),
        .O(int_C_XR0C20[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR0C2_reg_n_0_[20] ),
        .O(int_C_XR0C20[20]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR0C2_reg_n_0_[21] ),
        .O(int_C_XR0C20[21]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR0C2_reg_n_0_[22] ),
        .O(int_C_XR0C20[22]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR0C2_reg_n_0_[23] ),
        .O(int_C_XR0C20[23]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR0C2_reg_n_0_[24] ),
        .O(int_C_XR0C20[24]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR0C2_reg_n_0_[25] ),
        .O(int_C_XR0C20[25]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR0C2_reg_n_0_[26] ),
        .O(int_C_XR0C20[26]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR0C2_reg_n_0_[27] ),
        .O(int_C_XR0C20[27]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR0C2_reg_n_0_[28] ),
        .O(int_C_XR0C20[28]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR0C2_reg_n_0_[29] ),
        .O(int_C_XR0C20[29]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_1 [2]),
        .O(int_C_XR0C20[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR0C2_reg_n_0_[30] ),
        .O(int_C_XR0C20[30]));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \int_C_XR0C2[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_C_XR0C2[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR0C2_reg_n_0_[31] ),
        .O(int_C_XR0C20[31]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_1 [3]),
        .O(int_C_XR0C20[3]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_1 [4]),
        .O(int_C_XR0C20[4]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_1 [5]),
        .O(int_C_XR0C20[5]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_1 [6]),
        .O(int_C_XR0C20[6]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_1 [7]),
        .O(int_C_XR0C20[7]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR0C2_reg_n_0_[8] ),
        .O(int_C_XR0C20[8]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR0C2[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR0C2_reg_n_0_[9] ),
        .O(int_C_XR0C20[9]));
  FDRE \int_C_XR0C2_reg[0] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[0]),
        .Q(\SRL_SIG_reg[0][7]_1 [0]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[10] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[10]),
        .Q(\int_C_XR0C2_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[11] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[11]),
        .Q(\int_C_XR0C2_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[12] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[12]),
        .Q(\int_C_XR0C2_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[13] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[13]),
        .Q(\int_C_XR0C2_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[14] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[14]),
        .Q(\int_C_XR0C2_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[15] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[15]),
        .Q(\int_C_XR0C2_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[16] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[16]),
        .Q(\int_C_XR0C2_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[17] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[17]),
        .Q(\int_C_XR0C2_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[18] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[18]),
        .Q(\int_C_XR0C2_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[19] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[19]),
        .Q(\int_C_XR0C2_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[1] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[1]),
        .Q(\SRL_SIG_reg[0][7]_1 [1]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[20] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[20]),
        .Q(\int_C_XR0C2_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[21] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[21]),
        .Q(\int_C_XR0C2_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[22] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[22]),
        .Q(\int_C_XR0C2_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[23] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[23]),
        .Q(\int_C_XR0C2_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[24] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[24]),
        .Q(\int_C_XR0C2_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[25] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[25]),
        .Q(\int_C_XR0C2_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[26] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[26]),
        .Q(\int_C_XR0C2_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[27] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[27]),
        .Q(\int_C_XR0C2_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[28] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[28]),
        .Q(\int_C_XR0C2_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[29] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[29]),
        .Q(\int_C_XR0C2_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[2] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[2]),
        .Q(\SRL_SIG_reg[0][7]_1 [2]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[30] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[30]),
        .Q(\int_C_XR0C2_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[31] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[31]),
        .Q(\int_C_XR0C2_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[3] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[3]),
        .Q(\SRL_SIG_reg[0][7]_1 [3]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[4] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[4]),
        .Q(\SRL_SIG_reg[0][7]_1 [4]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[5] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[5]),
        .Q(\SRL_SIG_reg[0][7]_1 [5]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[6] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[6]),
        .Q(\SRL_SIG_reg[0][7]_1 [6]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[7] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[7]),
        .Q(\SRL_SIG_reg[0][7]_1 [7]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[8] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[8]),
        .Q(\int_C_XR0C2_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR0C2_reg[9] 
       (.C(ap_clk),
        .CE(\int_C_XR0C2[31]_i_1_n_0 ),
        .D(int_C_XR0C20[9]),
        .Q(\int_C_XR0C2_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_2 [0]),
        .O(int_C_XR1C00[0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR1C0_reg_n_0_[10] ),
        .O(int_C_XR1C00[10]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR1C0_reg_n_0_[11] ),
        .O(int_C_XR1C00[11]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR1C0_reg_n_0_[12] ),
        .O(int_C_XR1C00[12]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR1C0_reg_n_0_[13] ),
        .O(int_C_XR1C00[13]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR1C0_reg_n_0_[14] ),
        .O(int_C_XR1C00[14]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR1C0_reg_n_0_[15] ),
        .O(int_C_XR1C00[15]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR1C0_reg_n_0_[16] ),
        .O(int_C_XR1C00[16]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR1C0_reg_n_0_[17] ),
        .O(int_C_XR1C00[17]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR1C0_reg_n_0_[18] ),
        .O(int_C_XR1C00[18]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR1C0_reg_n_0_[19] ),
        .O(int_C_XR1C00[19]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_2 [1]),
        .O(int_C_XR1C00[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR1C0_reg_n_0_[20] ),
        .O(int_C_XR1C00[20]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR1C0_reg_n_0_[21] ),
        .O(int_C_XR1C00[21]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR1C0_reg_n_0_[22] ),
        .O(int_C_XR1C00[22]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR1C0_reg_n_0_[23] ),
        .O(int_C_XR1C00[23]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR1C0_reg_n_0_[24] ),
        .O(int_C_XR1C00[24]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR1C0_reg_n_0_[25] ),
        .O(int_C_XR1C00[25]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR1C0_reg_n_0_[26] ),
        .O(int_C_XR1C00[26]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR1C0_reg_n_0_[27] ),
        .O(int_C_XR1C00[27]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR1C0_reg_n_0_[28] ),
        .O(int_C_XR1C00[28]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR1C0_reg_n_0_[29] ),
        .O(int_C_XR1C00[29]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_2 [2]),
        .O(int_C_XR1C00[2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR1C0_reg_n_0_[30] ),
        .O(int_C_XR1C00[30]));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \int_C_XR1C0[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_C_XR1C0[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR1C0_reg_n_0_[31] ),
        .O(int_C_XR1C00[31]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_2 [3]),
        .O(int_C_XR1C00[3]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_2 [4]),
        .O(int_C_XR1C00[4]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_2 [5]),
        .O(int_C_XR1C00[5]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_2 [6]),
        .O(int_C_XR1C00[6]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_2 [7]),
        .O(int_C_XR1C00[7]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR1C0_reg_n_0_[8] ),
        .O(int_C_XR1C00[8]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C0[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR1C0_reg_n_0_[9] ),
        .O(int_C_XR1C00[9]));
  FDRE \int_C_XR1C0_reg[0] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[0]),
        .Q(\SRL_SIG_reg[0][7]_2 [0]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[10] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[10]),
        .Q(\int_C_XR1C0_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[11] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[11]),
        .Q(\int_C_XR1C0_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[12] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[12]),
        .Q(\int_C_XR1C0_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[13] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[13]),
        .Q(\int_C_XR1C0_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[14] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[14]),
        .Q(\int_C_XR1C0_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[15] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[15]),
        .Q(\int_C_XR1C0_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[16] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[16]),
        .Q(\int_C_XR1C0_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[17] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[17]),
        .Q(\int_C_XR1C0_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[18] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[18]),
        .Q(\int_C_XR1C0_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[19] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[19]),
        .Q(\int_C_XR1C0_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[1] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[1]),
        .Q(\SRL_SIG_reg[0][7]_2 [1]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[20] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[20]),
        .Q(\int_C_XR1C0_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[21] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[21]),
        .Q(\int_C_XR1C0_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[22] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[22]),
        .Q(\int_C_XR1C0_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[23] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[23]),
        .Q(\int_C_XR1C0_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[24] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[24]),
        .Q(\int_C_XR1C0_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[25] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[25]),
        .Q(\int_C_XR1C0_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[26] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[26]),
        .Q(\int_C_XR1C0_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[27] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[27]),
        .Q(\int_C_XR1C0_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[28] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[28]),
        .Q(\int_C_XR1C0_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[29] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[29]),
        .Q(\int_C_XR1C0_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[2] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[2]),
        .Q(\SRL_SIG_reg[0][7]_2 [2]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[30] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[30]),
        .Q(\int_C_XR1C0_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[31] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[31]),
        .Q(\int_C_XR1C0_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[3] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[3]),
        .Q(\SRL_SIG_reg[0][7]_2 [3]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[4] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[4]),
        .Q(\SRL_SIG_reg[0][7]_2 [4]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[5] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[5]),
        .Q(\SRL_SIG_reg[0][7]_2 [5]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[6] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[6]),
        .Q(\SRL_SIG_reg[0][7]_2 [6]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[7] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[7]),
        .Q(\SRL_SIG_reg[0][7]_2 [7]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[8] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[8]),
        .Q(\int_C_XR1C0_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C0_reg[9] 
       (.C(ap_clk),
        .CE(\int_C_XR1C0[31]_i_1_n_0 ),
        .D(int_C_XR1C00[9]),
        .Q(\int_C_XR1C0_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_3 [0]),
        .O(int_C_XR1C10[0]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR1C1_reg_n_0_[10] ),
        .O(int_C_XR1C10[10]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR1C1_reg_n_0_[11] ),
        .O(int_C_XR1C10[11]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR1C1_reg_n_0_[12] ),
        .O(int_C_XR1C10[12]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR1C1_reg_n_0_[13] ),
        .O(int_C_XR1C10[13]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR1C1_reg_n_0_[14] ),
        .O(int_C_XR1C10[14]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR1C1_reg_n_0_[15] ),
        .O(int_C_XR1C10[15]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR1C1_reg_n_0_[16] ),
        .O(int_C_XR1C10[16]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR1C1_reg_n_0_[17] ),
        .O(int_C_XR1C10[17]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR1C1_reg_n_0_[18] ),
        .O(int_C_XR1C10[18]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR1C1_reg_n_0_[19] ),
        .O(int_C_XR1C10[19]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_3 [1]),
        .O(int_C_XR1C10[1]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR1C1_reg_n_0_[20] ),
        .O(int_C_XR1C10[20]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR1C1_reg_n_0_[21] ),
        .O(int_C_XR1C10[21]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR1C1_reg_n_0_[22] ),
        .O(int_C_XR1C10[22]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR1C1_reg_n_0_[23] ),
        .O(int_C_XR1C10[23]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR1C1_reg_n_0_[24] ),
        .O(int_C_XR1C10[24]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR1C1_reg_n_0_[25] ),
        .O(int_C_XR1C10[25]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR1C1_reg_n_0_[26] ),
        .O(int_C_XR1C10[26]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR1C1_reg_n_0_[27] ),
        .O(int_C_XR1C10[27]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR1C1_reg_n_0_[28] ),
        .O(int_C_XR1C10[28]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR1C1_reg_n_0_[29] ),
        .O(int_C_XR1C10[29]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_3 [2]),
        .O(int_C_XR1C10[2]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR1C1_reg_n_0_[30] ),
        .O(int_C_XR1C10[30]));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_C_XR1C1[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_C_XR1C1[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR1C1_reg_n_0_[31] ),
        .O(int_C_XR1C10[31]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_3 [3]),
        .O(int_C_XR1C10[3]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_3 [4]),
        .O(int_C_XR1C10[4]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_3 [5]),
        .O(int_C_XR1C10[5]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_3 [6]),
        .O(int_C_XR1C10[6]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_3 [7]),
        .O(int_C_XR1C10[7]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR1C1_reg_n_0_[8] ),
        .O(int_C_XR1C10[8]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C1[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR1C1_reg_n_0_[9] ),
        .O(int_C_XR1C10[9]));
  FDRE \int_C_XR1C1_reg[0] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[0]),
        .Q(\SRL_SIG_reg[0][7]_3 [0]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[10] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[10]),
        .Q(\int_C_XR1C1_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[11] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[11]),
        .Q(\int_C_XR1C1_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[12] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[12]),
        .Q(\int_C_XR1C1_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[13] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[13]),
        .Q(\int_C_XR1C1_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[14] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[14]),
        .Q(\int_C_XR1C1_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[15] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[15]),
        .Q(\int_C_XR1C1_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[16] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[16]),
        .Q(\int_C_XR1C1_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[17] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[17]),
        .Q(\int_C_XR1C1_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[18] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[18]),
        .Q(\int_C_XR1C1_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[19] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[19]),
        .Q(\int_C_XR1C1_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[1] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[1]),
        .Q(\SRL_SIG_reg[0][7]_3 [1]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[20] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[20]),
        .Q(\int_C_XR1C1_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[21] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[21]),
        .Q(\int_C_XR1C1_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[22] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[22]),
        .Q(\int_C_XR1C1_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[23] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[23]),
        .Q(\int_C_XR1C1_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[24] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[24]),
        .Q(\int_C_XR1C1_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[25] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[25]),
        .Q(\int_C_XR1C1_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[26] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[26]),
        .Q(\int_C_XR1C1_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[27] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[27]),
        .Q(\int_C_XR1C1_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[28] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[28]),
        .Q(\int_C_XR1C1_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[29] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[29]),
        .Q(\int_C_XR1C1_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[2] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[2]),
        .Q(\SRL_SIG_reg[0][7]_3 [2]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[30] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[30]),
        .Q(\int_C_XR1C1_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[31] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[31]),
        .Q(\int_C_XR1C1_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[3] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[3]),
        .Q(\SRL_SIG_reg[0][7]_3 [3]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[4] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[4]),
        .Q(\SRL_SIG_reg[0][7]_3 [4]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[5] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[5]),
        .Q(\SRL_SIG_reg[0][7]_3 [5]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[6] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[6]),
        .Q(\SRL_SIG_reg[0][7]_3 [6]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[7] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[7]),
        .Q(\SRL_SIG_reg[0][7]_3 [7]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[8] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[8]),
        .Q(\int_C_XR1C1_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C1_reg[9] 
       (.C(ap_clk),
        .CE(\int_C_XR1C1[31]_i_1_n_0 ),
        .D(int_C_XR1C10[9]),
        .Q(\int_C_XR1C1_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_4 [0]),
        .O(int_C_XR1C20[0]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR1C2_reg_n_0_[10] ),
        .O(int_C_XR1C20[10]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR1C2_reg_n_0_[11] ),
        .O(int_C_XR1C20[11]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR1C2_reg_n_0_[12] ),
        .O(int_C_XR1C20[12]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR1C2_reg_n_0_[13] ),
        .O(int_C_XR1C20[13]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR1C2_reg_n_0_[14] ),
        .O(int_C_XR1C20[14]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR1C2_reg_n_0_[15] ),
        .O(int_C_XR1C20[15]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR1C2_reg_n_0_[16] ),
        .O(int_C_XR1C20[16]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR1C2_reg_n_0_[17] ),
        .O(int_C_XR1C20[17]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR1C2_reg_n_0_[18] ),
        .O(int_C_XR1C20[18]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR1C2_reg_n_0_[19] ),
        .O(int_C_XR1C20[19]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_4 [1]),
        .O(int_C_XR1C20[1]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR1C2_reg_n_0_[20] ),
        .O(int_C_XR1C20[20]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR1C2_reg_n_0_[21] ),
        .O(int_C_XR1C20[21]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR1C2_reg_n_0_[22] ),
        .O(int_C_XR1C20[22]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR1C2_reg_n_0_[23] ),
        .O(int_C_XR1C20[23]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR1C2_reg_n_0_[24] ),
        .O(int_C_XR1C20[24]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR1C2_reg_n_0_[25] ),
        .O(int_C_XR1C20[25]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR1C2_reg_n_0_[26] ),
        .O(int_C_XR1C20[26]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR1C2_reg_n_0_[27] ),
        .O(int_C_XR1C20[27]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR1C2_reg_n_0_[28] ),
        .O(int_C_XR1C20[28]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR1C2_reg_n_0_[29] ),
        .O(int_C_XR1C20[29]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_4 [2]),
        .O(int_C_XR1C20[2]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR1C2_reg_n_0_[30] ),
        .O(int_C_XR1C20[30]));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \int_C_XR1C2[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_C_XR1C2[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR1C2_reg_n_0_[31] ),
        .O(int_C_XR1C20[31]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_4 [3]),
        .O(int_C_XR1C20[3]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_4 [4]),
        .O(int_C_XR1C20[4]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_4 [5]),
        .O(int_C_XR1C20[5]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_4 [6]),
        .O(int_C_XR1C20[6]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_4 [7]),
        .O(int_C_XR1C20[7]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR1C2_reg_n_0_[8] ),
        .O(int_C_XR1C20[8]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR1C2[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR1C2_reg_n_0_[9] ),
        .O(int_C_XR1C20[9]));
  FDRE \int_C_XR1C2_reg[0] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[0]),
        .Q(\SRL_SIG_reg[0][7]_4 [0]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[10] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[10]),
        .Q(\int_C_XR1C2_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[11] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[11]),
        .Q(\int_C_XR1C2_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[12] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[12]),
        .Q(\int_C_XR1C2_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[13] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[13]),
        .Q(\int_C_XR1C2_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[14] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[14]),
        .Q(\int_C_XR1C2_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[15] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[15]),
        .Q(\int_C_XR1C2_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[16] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[16]),
        .Q(\int_C_XR1C2_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[17] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[17]),
        .Q(\int_C_XR1C2_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[18] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[18]),
        .Q(\int_C_XR1C2_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[19] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[19]),
        .Q(\int_C_XR1C2_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[1] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[1]),
        .Q(\SRL_SIG_reg[0][7]_4 [1]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[20] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[20]),
        .Q(\int_C_XR1C2_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[21] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[21]),
        .Q(\int_C_XR1C2_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[22] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[22]),
        .Q(\int_C_XR1C2_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[23] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[23]),
        .Q(\int_C_XR1C2_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[24] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[24]),
        .Q(\int_C_XR1C2_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[25] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[25]),
        .Q(\int_C_XR1C2_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[26] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[26]),
        .Q(\int_C_XR1C2_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[27] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[27]),
        .Q(\int_C_XR1C2_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[28] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[28]),
        .Q(\int_C_XR1C2_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[29] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[29]),
        .Q(\int_C_XR1C2_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[2] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[2]),
        .Q(\SRL_SIG_reg[0][7]_4 [2]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[30] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[30]),
        .Q(\int_C_XR1C2_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[31] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[31]),
        .Q(\int_C_XR1C2_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[3] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[3]),
        .Q(\SRL_SIG_reg[0][7]_4 [3]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[4] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[4]),
        .Q(\SRL_SIG_reg[0][7]_4 [4]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[5] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[5]),
        .Q(\SRL_SIG_reg[0][7]_4 [5]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[6] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[6]),
        .Q(\SRL_SIG_reg[0][7]_4 [6]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[7] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[7]),
        .Q(\SRL_SIG_reg[0][7]_4 [7]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[8] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[8]),
        .Q(\int_C_XR1C2_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR1C2_reg[9] 
       (.C(ap_clk),
        .CE(\int_C_XR1C2[31]_i_1_n_0 ),
        .D(int_C_XR1C20[9]),
        .Q(\int_C_XR1C2_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_5 [0]),
        .O(int_C_XR2C00[0]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR2C0_reg_n_0_[10] ),
        .O(int_C_XR2C00[10]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR2C0_reg_n_0_[11] ),
        .O(int_C_XR2C00[11]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR2C0_reg_n_0_[12] ),
        .O(int_C_XR2C00[12]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR2C0_reg_n_0_[13] ),
        .O(int_C_XR2C00[13]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR2C0_reg_n_0_[14] ),
        .O(int_C_XR2C00[14]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR2C0_reg_n_0_[15] ),
        .O(int_C_XR2C00[15]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR2C0_reg_n_0_[16] ),
        .O(int_C_XR2C00[16]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR2C0_reg_n_0_[17] ),
        .O(int_C_XR2C00[17]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR2C0_reg_n_0_[18] ),
        .O(int_C_XR2C00[18]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR2C0_reg_n_0_[19] ),
        .O(int_C_XR2C00[19]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_5 [1]),
        .O(int_C_XR2C00[1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR2C0_reg_n_0_[20] ),
        .O(int_C_XR2C00[20]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR2C0_reg_n_0_[21] ),
        .O(int_C_XR2C00[21]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR2C0_reg_n_0_[22] ),
        .O(int_C_XR2C00[22]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR2C0_reg_n_0_[23] ),
        .O(int_C_XR2C00[23]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR2C0_reg_n_0_[24] ),
        .O(int_C_XR2C00[24]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR2C0_reg_n_0_[25] ),
        .O(int_C_XR2C00[25]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR2C0_reg_n_0_[26] ),
        .O(int_C_XR2C00[26]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR2C0_reg_n_0_[27] ),
        .O(int_C_XR2C00[27]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR2C0_reg_n_0_[28] ),
        .O(int_C_XR2C00[28]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR2C0_reg_n_0_[29] ),
        .O(int_C_XR2C00[29]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_5 [2]),
        .O(int_C_XR2C00[2]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR2C0_reg_n_0_[30] ),
        .O(int_C_XR2C00[30]));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \int_C_XR2C0[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_C_XR2C0[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR2C0_reg_n_0_[31] ),
        .O(int_C_XR2C00[31]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_5 [3]),
        .O(int_C_XR2C00[3]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_5 [4]),
        .O(int_C_XR2C00[4]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_5 [5]),
        .O(int_C_XR2C00[5]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_5 [6]),
        .O(int_C_XR2C00[6]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_5 [7]),
        .O(int_C_XR2C00[7]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR2C0_reg_n_0_[8] ),
        .O(int_C_XR2C00[8]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C0[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR2C0_reg_n_0_[9] ),
        .O(int_C_XR2C00[9]));
  FDRE \int_C_XR2C0_reg[0] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[0]),
        .Q(\SRL_SIG_reg[0][7]_5 [0]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[10] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[10]),
        .Q(\int_C_XR2C0_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[11] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[11]),
        .Q(\int_C_XR2C0_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[12] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[12]),
        .Q(\int_C_XR2C0_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[13] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[13]),
        .Q(\int_C_XR2C0_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[14] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[14]),
        .Q(\int_C_XR2C0_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[15] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[15]),
        .Q(\int_C_XR2C0_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[16] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[16]),
        .Q(\int_C_XR2C0_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[17] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[17]),
        .Q(\int_C_XR2C0_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[18] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[18]),
        .Q(\int_C_XR2C0_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[19] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[19]),
        .Q(\int_C_XR2C0_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[1] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[1]),
        .Q(\SRL_SIG_reg[0][7]_5 [1]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[20] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[20]),
        .Q(\int_C_XR2C0_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[21] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[21]),
        .Q(\int_C_XR2C0_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[22] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[22]),
        .Q(\int_C_XR2C0_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[23] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[23]),
        .Q(\int_C_XR2C0_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[24] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[24]),
        .Q(\int_C_XR2C0_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[25] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[25]),
        .Q(\int_C_XR2C0_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[26] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[26]),
        .Q(\int_C_XR2C0_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[27] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[27]),
        .Q(\int_C_XR2C0_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[28] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[28]),
        .Q(\int_C_XR2C0_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[29] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[29]),
        .Q(\int_C_XR2C0_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[2] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[2]),
        .Q(\SRL_SIG_reg[0][7]_5 [2]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[30] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[30]),
        .Q(\int_C_XR2C0_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[31] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[31]),
        .Q(\int_C_XR2C0_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[3] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[3]),
        .Q(\SRL_SIG_reg[0][7]_5 [3]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[4] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[4]),
        .Q(\SRL_SIG_reg[0][7]_5 [4]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[5] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[5]),
        .Q(\SRL_SIG_reg[0][7]_5 [5]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[6] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[6]),
        .Q(\SRL_SIG_reg[0][7]_5 [6]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[7] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[7]),
        .Q(\SRL_SIG_reg[0][7]_5 [7]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[8] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[8]),
        .Q(\int_C_XR2C0_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C0_reg[9] 
       (.C(ap_clk),
        .CE(\int_C_XR2C0[31]_i_1_n_0 ),
        .D(int_C_XR2C00[9]),
        .Q(\int_C_XR2C0_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_6 [0]),
        .O(int_C_XR2C10[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR2C1_reg_n_0_[10] ),
        .O(int_C_XR2C10[10]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR2C1_reg_n_0_[11] ),
        .O(int_C_XR2C10[11]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR2C1_reg_n_0_[12] ),
        .O(int_C_XR2C10[12]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR2C1_reg_n_0_[13] ),
        .O(int_C_XR2C10[13]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR2C1_reg_n_0_[14] ),
        .O(int_C_XR2C10[14]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR2C1_reg_n_0_[15] ),
        .O(int_C_XR2C10[15]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR2C1_reg_n_0_[16] ),
        .O(int_C_XR2C10[16]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR2C1_reg_n_0_[17] ),
        .O(int_C_XR2C10[17]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR2C1_reg_n_0_[18] ),
        .O(int_C_XR2C10[18]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR2C1_reg_n_0_[19] ),
        .O(int_C_XR2C10[19]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_6 [1]),
        .O(int_C_XR2C10[1]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR2C1_reg_n_0_[20] ),
        .O(int_C_XR2C10[20]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR2C1_reg_n_0_[21] ),
        .O(int_C_XR2C10[21]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR2C1_reg_n_0_[22] ),
        .O(int_C_XR2C10[22]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR2C1_reg_n_0_[23] ),
        .O(int_C_XR2C10[23]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR2C1_reg_n_0_[24] ),
        .O(int_C_XR2C10[24]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR2C1_reg_n_0_[25] ),
        .O(int_C_XR2C10[25]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR2C1_reg_n_0_[26] ),
        .O(int_C_XR2C10[26]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR2C1_reg_n_0_[27] ),
        .O(int_C_XR2C10[27]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR2C1_reg_n_0_[28] ),
        .O(int_C_XR2C10[28]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR2C1_reg_n_0_[29] ),
        .O(int_C_XR2C10[29]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_6 [2]),
        .O(int_C_XR2C10[2]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR2C1_reg_n_0_[30] ),
        .O(int_C_XR2C10[30]));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \int_C_XR2C1[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_C_XR2C1[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR2C1_reg_n_0_[31] ),
        .O(int_C_XR2C10[31]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_6 [3]),
        .O(int_C_XR2C10[3]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_6 [4]),
        .O(int_C_XR2C10[4]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_6 [5]),
        .O(int_C_XR2C10[5]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_6 [6]),
        .O(int_C_XR2C10[6]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_6 [7]),
        .O(int_C_XR2C10[7]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR2C1_reg_n_0_[8] ),
        .O(int_C_XR2C10[8]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C1[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR2C1_reg_n_0_[9] ),
        .O(int_C_XR2C10[9]));
  FDRE \int_C_XR2C1_reg[0] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[0]),
        .Q(\SRL_SIG_reg[0][7]_6 [0]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[10] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[10]),
        .Q(\int_C_XR2C1_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[11] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[11]),
        .Q(\int_C_XR2C1_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[12] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[12]),
        .Q(\int_C_XR2C1_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[13] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[13]),
        .Q(\int_C_XR2C1_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[14] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[14]),
        .Q(\int_C_XR2C1_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[15] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[15]),
        .Q(\int_C_XR2C1_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[16] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[16]),
        .Q(\int_C_XR2C1_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[17] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[17]),
        .Q(\int_C_XR2C1_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[18] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[18]),
        .Q(\int_C_XR2C1_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[19] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[19]),
        .Q(\int_C_XR2C1_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[1] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[1]),
        .Q(\SRL_SIG_reg[0][7]_6 [1]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[20] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[20]),
        .Q(\int_C_XR2C1_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[21] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[21]),
        .Q(\int_C_XR2C1_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[22] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[22]),
        .Q(\int_C_XR2C1_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[23] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[23]),
        .Q(\int_C_XR2C1_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[24] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[24]),
        .Q(\int_C_XR2C1_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[25] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[25]),
        .Q(\int_C_XR2C1_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[26] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[26]),
        .Q(\int_C_XR2C1_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[27] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[27]),
        .Q(\int_C_XR2C1_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[28] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[28]),
        .Q(\int_C_XR2C1_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[29] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[29]),
        .Q(\int_C_XR2C1_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[2] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[2]),
        .Q(\SRL_SIG_reg[0][7]_6 [2]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[30] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[30]),
        .Q(\int_C_XR2C1_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[31] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[31]),
        .Q(\int_C_XR2C1_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[3] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[3]),
        .Q(\SRL_SIG_reg[0][7]_6 [3]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[4] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[4]),
        .Q(\SRL_SIG_reg[0][7]_6 [4]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[5] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[5]),
        .Q(\SRL_SIG_reg[0][7]_6 [5]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[6] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[6]),
        .Q(\SRL_SIG_reg[0][7]_6 [6]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[7] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[7]),
        .Q(\SRL_SIG_reg[0][7]_6 [7]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[8] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[8]),
        .Q(\int_C_XR2C1_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C1_reg[9] 
       (.C(ap_clk),
        .CE(\int_C_XR2C1[31]_i_1_n_0 ),
        .D(int_C_XR2C10[9]),
        .Q(\int_C_XR2C1_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_7 [0]),
        .O(int_C_XR2C20[0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR2C2_reg_n_0_[10] ),
        .O(int_C_XR2C20[10]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR2C2_reg_n_0_[11] ),
        .O(int_C_XR2C20[11]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR2C2_reg_n_0_[12] ),
        .O(int_C_XR2C20[12]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR2C2_reg_n_0_[13] ),
        .O(int_C_XR2C20[13]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR2C2_reg_n_0_[14] ),
        .O(int_C_XR2C20[14]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR2C2_reg_n_0_[15] ),
        .O(int_C_XR2C20[15]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR2C2_reg_n_0_[16] ),
        .O(int_C_XR2C20[16]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR2C2_reg_n_0_[17] ),
        .O(int_C_XR2C20[17]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR2C2_reg_n_0_[18] ),
        .O(int_C_XR2C20[18]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR2C2_reg_n_0_[19] ),
        .O(int_C_XR2C20[19]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_7 [1]),
        .O(int_C_XR2C20[1]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR2C2_reg_n_0_[20] ),
        .O(int_C_XR2C20[20]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR2C2_reg_n_0_[21] ),
        .O(int_C_XR2C20[21]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR2C2_reg_n_0_[22] ),
        .O(int_C_XR2C20[22]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_XR2C2_reg_n_0_[23] ),
        .O(int_C_XR2C20[23]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR2C2_reg_n_0_[24] ),
        .O(int_C_XR2C20[24]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR2C2_reg_n_0_[25] ),
        .O(int_C_XR2C20[25]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR2C2_reg_n_0_[26] ),
        .O(int_C_XR2C20[26]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR2C2_reg_n_0_[27] ),
        .O(int_C_XR2C20[27]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR2C2_reg_n_0_[28] ),
        .O(int_C_XR2C20[28]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR2C2_reg_n_0_[29] ),
        .O(int_C_XR2C20[29]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_7 [2]),
        .O(int_C_XR2C20[2]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR2C2_reg_n_0_[30] ),
        .O(int_C_XR2C20[30]));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \int_C_XR2C2[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_C_XR2C2[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_XR2C2_reg_n_0_[31] ),
        .O(int_C_XR2C20[31]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_7 [3]),
        .O(int_C_XR2C20[3]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_7 [4]),
        .O(int_C_XR2C20[4]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_7 [5]),
        .O(int_C_XR2C20[5]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_7 [6]),
        .O(int_C_XR2C20[6]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_7 [7]),
        .O(int_C_XR2C20[7]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR2C2_reg_n_0_[8] ),
        .O(int_C_XR2C20[8]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_XR2C2[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_XR2C2_reg_n_0_[9] ),
        .O(int_C_XR2C20[9]));
  FDRE \int_C_XR2C2_reg[0] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[0]),
        .Q(\SRL_SIG_reg[0][7]_7 [0]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[10] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[10]),
        .Q(\int_C_XR2C2_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[11] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[11]),
        .Q(\int_C_XR2C2_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[12] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[12]),
        .Q(\int_C_XR2C2_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[13] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[13]),
        .Q(\int_C_XR2C2_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[14] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[14]),
        .Q(\int_C_XR2C2_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[15] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[15]),
        .Q(\int_C_XR2C2_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[16] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[16]),
        .Q(\int_C_XR2C2_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[17] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[17]),
        .Q(\int_C_XR2C2_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[18] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[18]),
        .Q(\int_C_XR2C2_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[19] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[19]),
        .Q(\int_C_XR2C2_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[1] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[1]),
        .Q(\SRL_SIG_reg[0][7]_7 [1]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[20] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[20]),
        .Q(\int_C_XR2C2_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[21] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[21]),
        .Q(\int_C_XR2C2_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[22] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[22]),
        .Q(\int_C_XR2C2_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[23] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[23]),
        .Q(\int_C_XR2C2_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[24] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[24]),
        .Q(\int_C_XR2C2_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[25] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[25]),
        .Q(\int_C_XR2C2_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[26] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[26]),
        .Q(\int_C_XR2C2_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[27] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[27]),
        .Q(\int_C_XR2C2_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[28] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[28]),
        .Q(\int_C_XR2C2_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[29] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[29]),
        .Q(\int_C_XR2C2_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[2] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[2]),
        .Q(\SRL_SIG_reg[0][7]_7 [2]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[30] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[30]),
        .Q(\int_C_XR2C2_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[31] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[31]),
        .Q(\int_C_XR2C2_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[3] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[3]),
        .Q(\SRL_SIG_reg[0][7]_7 [3]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[4] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[4]),
        .Q(\SRL_SIG_reg[0][7]_7 [4]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[5] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[5]),
        .Q(\SRL_SIG_reg[0][7]_7 [5]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[6] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[6]),
        .Q(\SRL_SIG_reg[0][7]_7 [6]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[7] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[7]),
        .Q(\SRL_SIG_reg[0][7]_7 [7]),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[8] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[8]),
        .Q(\int_C_XR2C2_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_XR2C2_reg[9] 
       (.C(ap_clk),
        .CE(\int_C_XR2C2[31]_i_1_n_0 ),
        .D(int_C_XR2C20[9]),
        .Q(\int_C_XR2C2_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_8 [0]),
        .O(int_C_YR0C00[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR0C0_reg_n_0_[10] ),
        .O(int_C_YR0C00[10]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR0C0_reg_n_0_[11] ),
        .O(int_C_YR0C00[11]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR0C0_reg_n_0_[12] ),
        .O(int_C_YR0C00[12]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR0C0_reg_n_0_[13] ),
        .O(int_C_YR0C00[13]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR0C0_reg_n_0_[14] ),
        .O(int_C_YR0C00[14]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR0C0_reg_n_0_[15] ),
        .O(int_C_YR0C00[15]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR0C0_reg_n_0_[16] ),
        .O(int_C_YR0C00[16]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR0C0_reg_n_0_[17] ),
        .O(int_C_YR0C00[17]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR0C0_reg_n_0_[18] ),
        .O(int_C_YR0C00[18]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR0C0_reg_n_0_[19] ),
        .O(int_C_YR0C00[19]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_8 [1]),
        .O(int_C_YR0C00[1]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR0C0_reg_n_0_[20] ),
        .O(int_C_YR0C00[20]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR0C0_reg_n_0_[21] ),
        .O(int_C_YR0C00[21]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR0C0_reg_n_0_[22] ),
        .O(int_C_YR0C00[22]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR0C0_reg_n_0_[23] ),
        .O(int_C_YR0C00[23]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR0C0_reg_n_0_[24] ),
        .O(int_C_YR0C00[24]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR0C0_reg_n_0_[25] ),
        .O(int_C_YR0C00[25]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR0C0_reg_n_0_[26] ),
        .O(int_C_YR0C00[26]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR0C0_reg_n_0_[27] ),
        .O(int_C_YR0C00[27]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR0C0_reg_n_0_[28] ),
        .O(int_C_YR0C00[28]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR0C0_reg_n_0_[29] ),
        .O(int_C_YR0C00[29]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_8 [2]),
        .O(int_C_YR0C00[2]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR0C0_reg_n_0_[30] ),
        .O(int_C_YR0C00[30]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \int_C_YR0C0[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_C_YR0C0[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR0C0_reg_n_0_[31] ),
        .O(int_C_YR0C00[31]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_8 [3]),
        .O(int_C_YR0C00[3]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_8 [4]),
        .O(int_C_YR0C00[4]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_8 [5]),
        .O(int_C_YR0C00[5]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_8 [6]),
        .O(int_C_YR0C00[6]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_8 [7]),
        .O(int_C_YR0C00[7]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR0C0_reg_n_0_[8] ),
        .O(int_C_YR0C00[8]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C0[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR0C0_reg_n_0_[9] ),
        .O(int_C_YR0C00[9]));
  FDRE \int_C_YR0C0_reg[0] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[0]),
        .Q(\SRL_SIG_reg[0][7]_8 [0]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[10] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[10]),
        .Q(\int_C_YR0C0_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[11] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[11]),
        .Q(\int_C_YR0C0_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[12] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[12]),
        .Q(\int_C_YR0C0_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[13] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[13]),
        .Q(\int_C_YR0C0_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[14] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[14]),
        .Q(\int_C_YR0C0_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[15] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[15]),
        .Q(\int_C_YR0C0_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[16] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[16]),
        .Q(\int_C_YR0C0_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[17] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[17]),
        .Q(\int_C_YR0C0_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[18] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[18]),
        .Q(\int_C_YR0C0_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[19] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[19]),
        .Q(\int_C_YR0C0_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[1] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[1]),
        .Q(\SRL_SIG_reg[0][7]_8 [1]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[20] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[20]),
        .Q(\int_C_YR0C0_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[21] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[21]),
        .Q(\int_C_YR0C0_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[22] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[22]),
        .Q(\int_C_YR0C0_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[23] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[23]),
        .Q(\int_C_YR0C0_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[24] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[24]),
        .Q(\int_C_YR0C0_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[25] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[25]),
        .Q(\int_C_YR0C0_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[26] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[26]),
        .Q(\int_C_YR0C0_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[27] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[27]),
        .Q(\int_C_YR0C0_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[28] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[28]),
        .Q(\int_C_YR0C0_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[29] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[29]),
        .Q(\int_C_YR0C0_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[2] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[2]),
        .Q(\SRL_SIG_reg[0][7]_8 [2]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[30] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[30]),
        .Q(\int_C_YR0C0_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[31] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[31]),
        .Q(\int_C_YR0C0_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[3] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[3]),
        .Q(\SRL_SIG_reg[0][7]_8 [3]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[4] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[4]),
        .Q(\SRL_SIG_reg[0][7]_8 [4]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[5] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[5]),
        .Q(\SRL_SIG_reg[0][7]_8 [5]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[6] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[6]),
        .Q(\SRL_SIG_reg[0][7]_8 [6]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[7] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[7]),
        .Q(\SRL_SIG_reg[0][7]_8 [7]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[8] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[8]),
        .Q(\int_C_YR0C0_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C0_reg[9] 
       (.C(ap_clk),
        .CE(\int_C_YR0C0[31]_i_1_n_0 ),
        .D(int_C_YR0C00[9]),
        .Q(\int_C_YR0C0_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_9 [0]),
        .O(int_C_YR0C10[0]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR0C1_reg_n_0_[10] ),
        .O(int_C_YR0C10[10]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR0C1_reg_n_0_[11] ),
        .O(int_C_YR0C10[11]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR0C1_reg_n_0_[12] ),
        .O(int_C_YR0C10[12]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR0C1_reg_n_0_[13] ),
        .O(int_C_YR0C10[13]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR0C1_reg_n_0_[14] ),
        .O(int_C_YR0C10[14]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR0C1_reg_n_0_[15] ),
        .O(int_C_YR0C10[15]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR0C1_reg_n_0_[16] ),
        .O(int_C_YR0C10[16]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR0C1_reg_n_0_[17] ),
        .O(int_C_YR0C10[17]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR0C1_reg_n_0_[18] ),
        .O(int_C_YR0C10[18]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR0C1_reg_n_0_[19] ),
        .O(int_C_YR0C10[19]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_9 [1]),
        .O(int_C_YR0C10[1]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR0C1_reg_n_0_[20] ),
        .O(int_C_YR0C10[20]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR0C1_reg_n_0_[21] ),
        .O(int_C_YR0C10[21]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR0C1_reg_n_0_[22] ),
        .O(int_C_YR0C10[22]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR0C1_reg_n_0_[23] ),
        .O(int_C_YR0C10[23]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR0C1_reg_n_0_[24] ),
        .O(int_C_YR0C10[24]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR0C1_reg_n_0_[25] ),
        .O(int_C_YR0C10[25]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR0C1_reg_n_0_[26] ),
        .O(int_C_YR0C10[26]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR0C1_reg_n_0_[27] ),
        .O(int_C_YR0C10[27]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR0C1_reg_n_0_[28] ),
        .O(int_C_YR0C10[28]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR0C1_reg_n_0_[29] ),
        .O(int_C_YR0C10[29]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_9 [2]),
        .O(int_C_YR0C10[2]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR0C1_reg_n_0_[30] ),
        .O(int_C_YR0C10[30]));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \int_C_YR0C1[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_C_YR0C1[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR0C1_reg_n_0_[31] ),
        .O(int_C_YR0C10[31]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_9 [3]),
        .O(int_C_YR0C10[3]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_9 [4]),
        .O(int_C_YR0C10[4]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_9 [5]),
        .O(int_C_YR0C10[5]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_9 [6]),
        .O(int_C_YR0C10[6]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_9 [7]),
        .O(int_C_YR0C10[7]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR0C1_reg_n_0_[8] ),
        .O(int_C_YR0C10[8]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C1[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR0C1_reg_n_0_[9] ),
        .O(int_C_YR0C10[9]));
  FDRE \int_C_YR0C1_reg[0] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[0]),
        .Q(\SRL_SIG_reg[0][7]_9 [0]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[10] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[10]),
        .Q(\int_C_YR0C1_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[11] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[11]),
        .Q(\int_C_YR0C1_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[12] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[12]),
        .Q(\int_C_YR0C1_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[13] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[13]),
        .Q(\int_C_YR0C1_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[14] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[14]),
        .Q(\int_C_YR0C1_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[15] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[15]),
        .Q(\int_C_YR0C1_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[16] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[16]),
        .Q(\int_C_YR0C1_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[17] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[17]),
        .Q(\int_C_YR0C1_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[18] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[18]),
        .Q(\int_C_YR0C1_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[19] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[19]),
        .Q(\int_C_YR0C1_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[1] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[1]),
        .Q(\SRL_SIG_reg[0][7]_9 [1]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[20] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[20]),
        .Q(\int_C_YR0C1_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[21] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[21]),
        .Q(\int_C_YR0C1_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[22] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[22]),
        .Q(\int_C_YR0C1_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[23] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[23]),
        .Q(\int_C_YR0C1_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[24] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[24]),
        .Q(\int_C_YR0C1_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[25] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[25]),
        .Q(\int_C_YR0C1_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[26] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[26]),
        .Q(\int_C_YR0C1_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[27] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[27]),
        .Q(\int_C_YR0C1_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[28] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[28]),
        .Q(\int_C_YR0C1_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[29] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[29]),
        .Q(\int_C_YR0C1_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[2] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[2]),
        .Q(\SRL_SIG_reg[0][7]_9 [2]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[30] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[30]),
        .Q(\int_C_YR0C1_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[31] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[31]),
        .Q(\int_C_YR0C1_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[3] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[3]),
        .Q(\SRL_SIG_reg[0][7]_9 [3]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[4] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[4]),
        .Q(\SRL_SIG_reg[0][7]_9 [4]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[5] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[5]),
        .Q(\SRL_SIG_reg[0][7]_9 [5]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[6] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[6]),
        .Q(\SRL_SIG_reg[0][7]_9 [6]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[7] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[7]),
        .Q(\SRL_SIG_reg[0][7]_9 [7]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[8] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[8]),
        .Q(\int_C_YR0C1_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C1_reg[9] 
       (.C(ap_clk),
        .CE(\int_C_YR0C1[31]_i_1_n_0 ),
        .D(int_C_YR0C10[9]),
        .Q(\int_C_YR0C1_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_10 [0]),
        .O(int_C_YR0C20[0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR0C2_reg_n_0_[10] ),
        .O(int_C_YR0C20[10]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR0C2_reg_n_0_[11] ),
        .O(int_C_YR0C20[11]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR0C2_reg_n_0_[12] ),
        .O(int_C_YR0C20[12]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR0C2_reg_n_0_[13] ),
        .O(int_C_YR0C20[13]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR0C2_reg_n_0_[14] ),
        .O(int_C_YR0C20[14]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR0C2_reg_n_0_[15] ),
        .O(int_C_YR0C20[15]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR0C2_reg_n_0_[16] ),
        .O(int_C_YR0C20[16]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR0C2_reg_n_0_[17] ),
        .O(int_C_YR0C20[17]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR0C2_reg_n_0_[18] ),
        .O(int_C_YR0C20[18]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR0C2_reg_n_0_[19] ),
        .O(int_C_YR0C20[19]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_10 [1]),
        .O(int_C_YR0C20[1]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR0C2_reg_n_0_[20] ),
        .O(int_C_YR0C20[20]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR0C2_reg_n_0_[21] ),
        .O(int_C_YR0C20[21]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR0C2_reg_n_0_[22] ),
        .O(int_C_YR0C20[22]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR0C2_reg_n_0_[23] ),
        .O(int_C_YR0C20[23]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR0C2_reg_n_0_[24] ),
        .O(int_C_YR0C20[24]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR0C2_reg_n_0_[25] ),
        .O(int_C_YR0C20[25]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR0C2_reg_n_0_[26] ),
        .O(int_C_YR0C20[26]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR0C2_reg_n_0_[27] ),
        .O(int_C_YR0C20[27]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR0C2_reg_n_0_[28] ),
        .O(int_C_YR0C20[28]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR0C2_reg_n_0_[29] ),
        .O(int_C_YR0C20[29]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_10 [2]),
        .O(int_C_YR0C20[2]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR0C2_reg_n_0_[30] ),
        .O(int_C_YR0C20[30]));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \int_C_YR0C2[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_C_YR0C2[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR0C2_reg_n_0_[31] ),
        .O(int_C_YR0C20[31]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_10 [3]),
        .O(int_C_YR0C20[3]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_10 [4]),
        .O(int_C_YR0C20[4]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_10 [5]),
        .O(int_C_YR0C20[5]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_10 [6]),
        .O(int_C_YR0C20[6]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_10 [7]),
        .O(int_C_YR0C20[7]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR0C2_reg_n_0_[8] ),
        .O(int_C_YR0C20[8]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR0C2[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR0C2_reg_n_0_[9] ),
        .O(int_C_YR0C20[9]));
  FDRE \int_C_YR0C2_reg[0] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[0]),
        .Q(\SRL_SIG_reg[0][7]_10 [0]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[10] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[10]),
        .Q(\int_C_YR0C2_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[11] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[11]),
        .Q(\int_C_YR0C2_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[12] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[12]),
        .Q(\int_C_YR0C2_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[13] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[13]),
        .Q(\int_C_YR0C2_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[14] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[14]),
        .Q(\int_C_YR0C2_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[15] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[15]),
        .Q(\int_C_YR0C2_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[16] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[16]),
        .Q(\int_C_YR0C2_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[17] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[17]),
        .Q(\int_C_YR0C2_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[18] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[18]),
        .Q(\int_C_YR0C2_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[19] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[19]),
        .Q(\int_C_YR0C2_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[1] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[1]),
        .Q(\SRL_SIG_reg[0][7]_10 [1]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[20] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[20]),
        .Q(\int_C_YR0C2_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[21] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[21]),
        .Q(\int_C_YR0C2_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[22] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[22]),
        .Q(\int_C_YR0C2_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[23] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[23]),
        .Q(\int_C_YR0C2_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[24] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[24]),
        .Q(\int_C_YR0C2_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[25] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[25]),
        .Q(\int_C_YR0C2_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[26] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[26]),
        .Q(\int_C_YR0C2_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[27] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[27]),
        .Q(\int_C_YR0C2_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[28] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[28]),
        .Q(\int_C_YR0C2_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[29] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[29]),
        .Q(\int_C_YR0C2_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[2] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[2]),
        .Q(\SRL_SIG_reg[0][7]_10 [2]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[30] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[30]),
        .Q(\int_C_YR0C2_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[31] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[31]),
        .Q(\int_C_YR0C2_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[3] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[3]),
        .Q(\SRL_SIG_reg[0][7]_10 [3]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[4] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[4]),
        .Q(\SRL_SIG_reg[0][7]_10 [4]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[5] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[5]),
        .Q(\SRL_SIG_reg[0][7]_10 [5]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[6] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[6]),
        .Q(\SRL_SIG_reg[0][7]_10 [6]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[7] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[7]),
        .Q(\SRL_SIG_reg[0][7]_10 [7]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[8] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[8]),
        .Q(\int_C_YR0C2_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR0C2_reg[9] 
       (.C(ap_clk),
        .CE(\int_C_YR0C2[31]_i_1_n_0 ),
        .D(int_C_YR0C20[9]),
        .Q(\int_C_YR0C2_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_11 [0]),
        .O(int_C_YR1C00[0]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR1C0_reg_n_0_[10] ),
        .O(int_C_YR1C00[10]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR1C0_reg_n_0_[11] ),
        .O(int_C_YR1C00[11]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR1C0_reg_n_0_[12] ),
        .O(int_C_YR1C00[12]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR1C0_reg_n_0_[13] ),
        .O(int_C_YR1C00[13]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR1C0_reg_n_0_[14] ),
        .O(int_C_YR1C00[14]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR1C0_reg_n_0_[15] ),
        .O(int_C_YR1C00[15]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR1C0_reg_n_0_[16] ),
        .O(int_C_YR1C00[16]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR1C0_reg_n_0_[17] ),
        .O(int_C_YR1C00[17]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR1C0_reg_n_0_[18] ),
        .O(int_C_YR1C00[18]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR1C0_reg_n_0_[19] ),
        .O(int_C_YR1C00[19]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_11 [1]),
        .O(int_C_YR1C00[1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR1C0_reg_n_0_[20] ),
        .O(int_C_YR1C00[20]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR1C0_reg_n_0_[21] ),
        .O(int_C_YR1C00[21]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR1C0_reg_n_0_[22] ),
        .O(int_C_YR1C00[22]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR1C0_reg_n_0_[23] ),
        .O(int_C_YR1C00[23]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR1C0_reg_n_0_[24] ),
        .O(int_C_YR1C00[24]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR1C0_reg_n_0_[25] ),
        .O(int_C_YR1C00[25]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR1C0_reg_n_0_[26] ),
        .O(int_C_YR1C00[26]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR1C0_reg_n_0_[27] ),
        .O(int_C_YR1C00[27]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR1C0_reg_n_0_[28] ),
        .O(int_C_YR1C00[28]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR1C0_reg_n_0_[29] ),
        .O(int_C_YR1C00[29]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_11 [2]),
        .O(int_C_YR1C00[2]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR1C0_reg_n_0_[30] ),
        .O(int_C_YR1C00[30]));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \int_C_YR1C0[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_C_YR1C0[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR1C0_reg_n_0_[31] ),
        .O(int_C_YR1C00[31]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_11 [3]),
        .O(int_C_YR1C00[3]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_11 [4]),
        .O(int_C_YR1C00[4]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_11 [5]),
        .O(int_C_YR1C00[5]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_11 [6]),
        .O(int_C_YR1C00[6]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_11 [7]),
        .O(int_C_YR1C00[7]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR1C0_reg_n_0_[8] ),
        .O(int_C_YR1C00[8]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C0[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR1C0_reg_n_0_[9] ),
        .O(int_C_YR1C00[9]));
  FDRE \int_C_YR1C0_reg[0] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[0]),
        .Q(\SRL_SIG_reg[0][7]_11 [0]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[10] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[10]),
        .Q(\int_C_YR1C0_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[11] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[11]),
        .Q(\int_C_YR1C0_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[12] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[12]),
        .Q(\int_C_YR1C0_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[13] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[13]),
        .Q(\int_C_YR1C0_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[14] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[14]),
        .Q(\int_C_YR1C0_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[15] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[15]),
        .Q(\int_C_YR1C0_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[16] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[16]),
        .Q(\int_C_YR1C0_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[17] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[17]),
        .Q(\int_C_YR1C0_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[18] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[18]),
        .Q(\int_C_YR1C0_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[19] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[19]),
        .Q(\int_C_YR1C0_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[1] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[1]),
        .Q(\SRL_SIG_reg[0][7]_11 [1]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[20] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[20]),
        .Q(\int_C_YR1C0_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[21] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[21]),
        .Q(\int_C_YR1C0_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[22] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[22]),
        .Q(\int_C_YR1C0_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[23] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[23]),
        .Q(\int_C_YR1C0_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[24] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[24]),
        .Q(\int_C_YR1C0_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[25] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[25]),
        .Q(\int_C_YR1C0_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[26] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[26]),
        .Q(\int_C_YR1C0_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[27] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[27]),
        .Q(\int_C_YR1C0_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[28] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[28]),
        .Q(\int_C_YR1C0_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[29] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[29]),
        .Q(\int_C_YR1C0_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[2] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[2]),
        .Q(\SRL_SIG_reg[0][7]_11 [2]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[30] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[30]),
        .Q(\int_C_YR1C0_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[31] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[31]),
        .Q(\int_C_YR1C0_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[3] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[3]),
        .Q(\SRL_SIG_reg[0][7]_11 [3]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[4] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[4]),
        .Q(\SRL_SIG_reg[0][7]_11 [4]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[5] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[5]),
        .Q(\SRL_SIG_reg[0][7]_11 [5]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[6] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[6]),
        .Q(\SRL_SIG_reg[0][7]_11 [6]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[7] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[7]),
        .Q(\SRL_SIG_reg[0][7]_11 [7]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[8] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[8]),
        .Q(\int_C_YR1C0_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C0_reg[9] 
       (.C(ap_clk),
        .CE(\int_C_YR1C0[31]_i_1_n_0 ),
        .D(int_C_YR1C00[9]),
        .Q(\int_C_YR1C0_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_12 [0]),
        .O(int_C_YR1C10[0]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR1C1_reg_n_0_[10] ),
        .O(int_C_YR1C10[10]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR1C1_reg_n_0_[11] ),
        .O(int_C_YR1C10[11]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR1C1_reg_n_0_[12] ),
        .O(int_C_YR1C10[12]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR1C1_reg_n_0_[13] ),
        .O(int_C_YR1C10[13]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR1C1_reg_n_0_[14] ),
        .O(int_C_YR1C10[14]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR1C1_reg_n_0_[15] ),
        .O(int_C_YR1C10[15]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR1C1_reg_n_0_[16] ),
        .O(int_C_YR1C10[16]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR1C1_reg_n_0_[17] ),
        .O(int_C_YR1C10[17]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR1C1_reg_n_0_[18] ),
        .O(int_C_YR1C10[18]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR1C1_reg_n_0_[19] ),
        .O(int_C_YR1C10[19]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_12 [1]),
        .O(int_C_YR1C10[1]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR1C1_reg_n_0_[20] ),
        .O(int_C_YR1C10[20]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR1C1_reg_n_0_[21] ),
        .O(int_C_YR1C10[21]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR1C1_reg_n_0_[22] ),
        .O(int_C_YR1C10[22]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR1C1_reg_n_0_[23] ),
        .O(int_C_YR1C10[23]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR1C1_reg_n_0_[24] ),
        .O(int_C_YR1C10[24]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR1C1_reg_n_0_[25] ),
        .O(int_C_YR1C10[25]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR1C1_reg_n_0_[26] ),
        .O(int_C_YR1C10[26]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR1C1_reg_n_0_[27] ),
        .O(int_C_YR1C10[27]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR1C1_reg_n_0_[28] ),
        .O(int_C_YR1C10[28]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR1C1_reg_n_0_[29] ),
        .O(int_C_YR1C10[29]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_12 [2]),
        .O(int_C_YR1C10[2]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR1C1_reg_n_0_[30] ),
        .O(int_C_YR1C10[30]));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \int_C_YR1C1[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_C_YR1C1[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR1C1_reg_n_0_[31] ),
        .O(int_C_YR1C10[31]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_12 [3]),
        .O(int_C_YR1C10[3]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_12 [4]),
        .O(int_C_YR1C10[4]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_12 [5]),
        .O(int_C_YR1C10[5]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_12 [6]),
        .O(int_C_YR1C10[6]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_12 [7]),
        .O(int_C_YR1C10[7]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR1C1_reg_n_0_[8] ),
        .O(int_C_YR1C10[8]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C1[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR1C1_reg_n_0_[9] ),
        .O(int_C_YR1C10[9]));
  FDRE \int_C_YR1C1_reg[0] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[0]),
        .Q(\SRL_SIG_reg[0][7]_12 [0]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[10] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[10]),
        .Q(\int_C_YR1C1_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[11] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[11]),
        .Q(\int_C_YR1C1_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[12] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[12]),
        .Q(\int_C_YR1C1_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[13] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[13]),
        .Q(\int_C_YR1C1_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[14] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[14]),
        .Q(\int_C_YR1C1_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[15] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[15]),
        .Q(\int_C_YR1C1_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[16] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[16]),
        .Q(\int_C_YR1C1_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[17] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[17]),
        .Q(\int_C_YR1C1_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[18] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[18]),
        .Q(\int_C_YR1C1_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[19] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[19]),
        .Q(\int_C_YR1C1_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[1] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[1]),
        .Q(\SRL_SIG_reg[0][7]_12 [1]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[20] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[20]),
        .Q(\int_C_YR1C1_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[21] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[21]),
        .Q(\int_C_YR1C1_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[22] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[22]),
        .Q(\int_C_YR1C1_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[23] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[23]),
        .Q(\int_C_YR1C1_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[24] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[24]),
        .Q(\int_C_YR1C1_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[25] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[25]),
        .Q(\int_C_YR1C1_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[26] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[26]),
        .Q(\int_C_YR1C1_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[27] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[27]),
        .Q(\int_C_YR1C1_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[28] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[28]),
        .Q(\int_C_YR1C1_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[29] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[29]),
        .Q(\int_C_YR1C1_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[2] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[2]),
        .Q(\SRL_SIG_reg[0][7]_12 [2]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[30] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[30]),
        .Q(\int_C_YR1C1_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[31] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[31]),
        .Q(\int_C_YR1C1_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[3] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[3]),
        .Q(\SRL_SIG_reg[0][7]_12 [3]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[4] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[4]),
        .Q(\SRL_SIG_reg[0][7]_12 [4]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[5] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[5]),
        .Q(\SRL_SIG_reg[0][7]_12 [5]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[6] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[6]),
        .Q(\SRL_SIG_reg[0][7]_12 [6]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[7] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[7]),
        .Q(\SRL_SIG_reg[0][7]_12 [7]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[8] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[8]),
        .Q(\int_C_YR1C1_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C1_reg[9] 
       (.C(ap_clk),
        .CE(\int_C_YR1C1[31]_i_1_n_0 ),
        .D(int_C_YR1C10[9]),
        .Q(\int_C_YR1C1_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_13 [0]),
        .O(int_C_YR1C20[0]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR1C2_reg_n_0_[10] ),
        .O(int_C_YR1C20[10]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR1C2_reg_n_0_[11] ),
        .O(int_C_YR1C20[11]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR1C2_reg_n_0_[12] ),
        .O(int_C_YR1C20[12]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR1C2_reg_n_0_[13] ),
        .O(int_C_YR1C20[13]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR1C2_reg_n_0_[14] ),
        .O(int_C_YR1C20[14]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR1C2_reg_n_0_[15] ),
        .O(int_C_YR1C20[15]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR1C2_reg_n_0_[16] ),
        .O(int_C_YR1C20[16]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR1C2_reg_n_0_[17] ),
        .O(int_C_YR1C20[17]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR1C2_reg_n_0_[18] ),
        .O(int_C_YR1C20[18]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR1C2_reg_n_0_[19] ),
        .O(int_C_YR1C20[19]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_13 [1]),
        .O(int_C_YR1C20[1]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR1C2_reg_n_0_[20] ),
        .O(int_C_YR1C20[20]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR1C2_reg_n_0_[21] ),
        .O(int_C_YR1C20[21]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR1C2_reg_n_0_[22] ),
        .O(int_C_YR1C20[22]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR1C2_reg_n_0_[23] ),
        .O(int_C_YR1C20[23]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR1C2_reg_n_0_[24] ),
        .O(int_C_YR1C20[24]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR1C2_reg_n_0_[25] ),
        .O(int_C_YR1C20[25]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR1C2_reg_n_0_[26] ),
        .O(int_C_YR1C20[26]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR1C2_reg_n_0_[27] ),
        .O(int_C_YR1C20[27]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR1C2_reg_n_0_[28] ),
        .O(int_C_YR1C20[28]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR1C2_reg_n_0_[29] ),
        .O(int_C_YR1C20[29]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_13 [2]),
        .O(int_C_YR1C20[2]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR1C2_reg_n_0_[30] ),
        .O(int_C_YR1C20[30]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \int_C_YR1C2[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_C_YR1C2[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR1C2_reg_n_0_[31] ),
        .O(int_C_YR1C20[31]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_13 [3]),
        .O(int_C_YR1C20[3]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_13 [4]),
        .O(int_C_YR1C20[4]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_13 [5]),
        .O(int_C_YR1C20[5]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_13 [6]),
        .O(int_C_YR1C20[6]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_13 [7]),
        .O(int_C_YR1C20[7]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR1C2_reg_n_0_[8] ),
        .O(int_C_YR1C20[8]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR1C2[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR1C2_reg_n_0_[9] ),
        .O(int_C_YR1C20[9]));
  FDRE \int_C_YR1C2_reg[0] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[0]),
        .Q(\SRL_SIG_reg[0][7]_13 [0]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[10] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[10]),
        .Q(\int_C_YR1C2_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[11] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[11]),
        .Q(\int_C_YR1C2_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[12] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[12]),
        .Q(\int_C_YR1C2_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[13] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[13]),
        .Q(\int_C_YR1C2_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[14] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[14]),
        .Q(\int_C_YR1C2_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[15] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[15]),
        .Q(\int_C_YR1C2_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[16] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[16]),
        .Q(\int_C_YR1C2_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[17] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[17]),
        .Q(\int_C_YR1C2_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[18] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[18]),
        .Q(\int_C_YR1C2_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[19] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[19]),
        .Q(\int_C_YR1C2_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[1] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[1]),
        .Q(\SRL_SIG_reg[0][7]_13 [1]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[20] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[20]),
        .Q(\int_C_YR1C2_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[21] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[21]),
        .Q(\int_C_YR1C2_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[22] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[22]),
        .Q(\int_C_YR1C2_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[23] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[23]),
        .Q(\int_C_YR1C2_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[24] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[24]),
        .Q(\int_C_YR1C2_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[25] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[25]),
        .Q(\int_C_YR1C2_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[26] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[26]),
        .Q(\int_C_YR1C2_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[27] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[27]),
        .Q(\int_C_YR1C2_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[28] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[28]),
        .Q(\int_C_YR1C2_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[29] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[29]),
        .Q(\int_C_YR1C2_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[2] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[2]),
        .Q(\SRL_SIG_reg[0][7]_13 [2]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[30] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[30]),
        .Q(\int_C_YR1C2_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[31] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[31]),
        .Q(\int_C_YR1C2_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[3] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[3]),
        .Q(\SRL_SIG_reg[0][7]_13 [3]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[4] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[4]),
        .Q(\SRL_SIG_reg[0][7]_13 [4]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[5] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[5]),
        .Q(\SRL_SIG_reg[0][7]_13 [5]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[6] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[6]),
        .Q(\SRL_SIG_reg[0][7]_13 [6]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[7] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[7]),
        .Q(\SRL_SIG_reg[0][7]_13 [7]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[8] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[8]),
        .Q(\int_C_YR1C2_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR1C2_reg[9] 
       (.C(ap_clk),
        .CE(\int_C_YR1C2[31]_i_1_n_0 ),
        .D(int_C_YR1C20[9]),
        .Q(\int_C_YR1C2_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_14 [0]),
        .O(int_C_YR2C00[0]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR2C0_reg_n_0_[10] ),
        .O(int_C_YR2C00[10]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR2C0_reg_n_0_[11] ),
        .O(int_C_YR2C00[11]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR2C0_reg_n_0_[12] ),
        .O(int_C_YR2C00[12]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR2C0_reg_n_0_[13] ),
        .O(int_C_YR2C00[13]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR2C0_reg_n_0_[14] ),
        .O(int_C_YR2C00[14]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR2C0_reg_n_0_[15] ),
        .O(int_C_YR2C00[15]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR2C0_reg_n_0_[16] ),
        .O(int_C_YR2C00[16]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR2C0_reg_n_0_[17] ),
        .O(int_C_YR2C00[17]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR2C0_reg_n_0_[18] ),
        .O(int_C_YR2C00[18]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR2C0_reg_n_0_[19] ),
        .O(int_C_YR2C00[19]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_14 [1]),
        .O(int_C_YR2C00[1]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR2C0_reg_n_0_[20] ),
        .O(int_C_YR2C00[20]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR2C0_reg_n_0_[21] ),
        .O(int_C_YR2C00[21]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR2C0_reg_n_0_[22] ),
        .O(int_C_YR2C00[22]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR2C0_reg_n_0_[23] ),
        .O(int_C_YR2C00[23]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR2C0_reg_n_0_[24] ),
        .O(int_C_YR2C00[24]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR2C0_reg_n_0_[25] ),
        .O(int_C_YR2C00[25]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR2C0_reg_n_0_[26] ),
        .O(int_C_YR2C00[26]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR2C0_reg_n_0_[27] ),
        .O(int_C_YR2C00[27]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR2C0_reg_n_0_[28] ),
        .O(int_C_YR2C00[28]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR2C0_reg_n_0_[29] ),
        .O(int_C_YR2C00[29]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_14 [2]),
        .O(int_C_YR2C00[2]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR2C0_reg_n_0_[30] ),
        .O(int_C_YR2C00[30]));
  LUT6 #(
    .INIT(64'h1000000000000000)) 
    \int_C_YR2C0[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_C_YR2C0[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR2C0_reg_n_0_[31] ),
        .O(int_C_YR2C00[31]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_14 [3]),
        .O(int_C_YR2C00[3]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_14 [4]),
        .O(int_C_YR2C00[4]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_14 [5]),
        .O(int_C_YR2C00[5]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_14 [6]),
        .O(int_C_YR2C00[6]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_14 [7]),
        .O(int_C_YR2C00[7]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR2C0_reg_n_0_[8] ),
        .O(int_C_YR2C00[8]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C0[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR2C0_reg_n_0_[9] ),
        .O(int_C_YR2C00[9]));
  FDRE \int_C_YR2C0_reg[0] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[0]),
        .Q(\SRL_SIG_reg[0][7]_14 [0]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[10] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[10]),
        .Q(\int_C_YR2C0_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[11] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[11]),
        .Q(\int_C_YR2C0_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[12] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[12]),
        .Q(\int_C_YR2C0_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[13] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[13]),
        .Q(\int_C_YR2C0_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[14] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[14]),
        .Q(\int_C_YR2C0_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[15] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[15]),
        .Q(\int_C_YR2C0_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[16] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[16]),
        .Q(\int_C_YR2C0_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[17] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[17]),
        .Q(\int_C_YR2C0_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[18] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[18]),
        .Q(\int_C_YR2C0_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[19] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[19]),
        .Q(\int_C_YR2C0_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[1] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[1]),
        .Q(\SRL_SIG_reg[0][7]_14 [1]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[20] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[20]),
        .Q(\int_C_YR2C0_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[21] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[21]),
        .Q(\int_C_YR2C0_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[22] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[22]),
        .Q(\int_C_YR2C0_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[23] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[23]),
        .Q(\int_C_YR2C0_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[24] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[24]),
        .Q(\int_C_YR2C0_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[25] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[25]),
        .Q(\int_C_YR2C0_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[26] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[26]),
        .Q(\int_C_YR2C0_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[27] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[27]),
        .Q(\int_C_YR2C0_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[28] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[28]),
        .Q(\int_C_YR2C0_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[29] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[29]),
        .Q(\int_C_YR2C0_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[2] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[2]),
        .Q(\SRL_SIG_reg[0][7]_14 [2]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[30] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[30]),
        .Q(\int_C_YR2C0_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[31] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[31]),
        .Q(\int_C_YR2C0_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[3] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[3]),
        .Q(\SRL_SIG_reg[0][7]_14 [3]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[4] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[4]),
        .Q(\SRL_SIG_reg[0][7]_14 [4]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[5] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[5]),
        .Q(\SRL_SIG_reg[0][7]_14 [5]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[6] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[6]),
        .Q(\SRL_SIG_reg[0][7]_14 [6]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[7] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[7]),
        .Q(\SRL_SIG_reg[0][7]_14 [7]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[8] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[8]),
        .Q(\int_C_YR2C0_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C0_reg[9] 
       (.C(ap_clk),
        .CE(\int_C_YR2C0[31]_i_1_n_0 ),
        .D(int_C_YR2C00[9]),
        .Q(\int_C_YR2C0_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_15 [0]),
        .O(int_C_YR2C10[0]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR2C1_reg_n_0_[10] ),
        .O(int_C_YR2C10[10]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR2C1_reg_n_0_[11] ),
        .O(int_C_YR2C10[11]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR2C1_reg_n_0_[12] ),
        .O(int_C_YR2C10[12]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR2C1_reg_n_0_[13] ),
        .O(int_C_YR2C10[13]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR2C1_reg_n_0_[14] ),
        .O(int_C_YR2C10[14]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR2C1_reg_n_0_[15] ),
        .O(int_C_YR2C10[15]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR2C1_reg_n_0_[16] ),
        .O(int_C_YR2C10[16]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR2C1_reg_n_0_[17] ),
        .O(int_C_YR2C10[17]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR2C1_reg_n_0_[18] ),
        .O(int_C_YR2C10[18]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR2C1_reg_n_0_[19] ),
        .O(int_C_YR2C10[19]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_15 [1]),
        .O(int_C_YR2C10[1]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR2C1_reg_n_0_[20] ),
        .O(int_C_YR2C10[20]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR2C1_reg_n_0_[21] ),
        .O(int_C_YR2C10[21]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR2C1_reg_n_0_[22] ),
        .O(int_C_YR2C10[22]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR2C1_reg_n_0_[23] ),
        .O(int_C_YR2C10[23]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR2C1_reg_n_0_[24] ),
        .O(int_C_YR2C10[24]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR2C1_reg_n_0_[25] ),
        .O(int_C_YR2C10[25]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR2C1_reg_n_0_[26] ),
        .O(int_C_YR2C10[26]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR2C1_reg_n_0_[27] ),
        .O(int_C_YR2C10[27]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR2C1_reg_n_0_[28] ),
        .O(int_C_YR2C10[28]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR2C1_reg_n_0_[29] ),
        .O(int_C_YR2C10[29]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_15 [2]),
        .O(int_C_YR2C10[2]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR2C1_reg_n_0_[30] ),
        .O(int_C_YR2C10[30]));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \int_C_YR2C1[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_C_YR2C1[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR2C1_reg_n_0_[31] ),
        .O(int_C_YR2C10[31]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_15 [3]),
        .O(int_C_YR2C10[3]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_15 [4]),
        .O(int_C_YR2C10[4]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_15 [5]),
        .O(int_C_YR2C10[5]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_15 [6]),
        .O(int_C_YR2C10[6]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][7]_15 [7]),
        .O(int_C_YR2C10[7]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR2C1_reg_n_0_[8] ),
        .O(int_C_YR2C10[8]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C1[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR2C1_reg_n_0_[9] ),
        .O(int_C_YR2C10[9]));
  FDRE \int_C_YR2C1_reg[0] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[0]),
        .Q(\SRL_SIG_reg[0][7]_15 [0]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[10] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[10]),
        .Q(\int_C_YR2C1_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[11] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[11]),
        .Q(\int_C_YR2C1_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[12] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[12]),
        .Q(\int_C_YR2C1_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[13] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[13]),
        .Q(\int_C_YR2C1_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[14] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[14]),
        .Q(\int_C_YR2C1_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[15] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[15]),
        .Q(\int_C_YR2C1_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[16] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[16]),
        .Q(\int_C_YR2C1_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[17] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[17]),
        .Q(\int_C_YR2C1_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[18] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[18]),
        .Q(\int_C_YR2C1_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[19] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[19]),
        .Q(\int_C_YR2C1_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[1] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[1]),
        .Q(\SRL_SIG_reg[0][7]_15 [1]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[20] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[20]),
        .Q(\int_C_YR2C1_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[21] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[21]),
        .Q(\int_C_YR2C1_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[22] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[22]),
        .Q(\int_C_YR2C1_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[23] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[23]),
        .Q(\int_C_YR2C1_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[24] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[24]),
        .Q(\int_C_YR2C1_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[25] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[25]),
        .Q(\int_C_YR2C1_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[26] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[26]),
        .Q(\int_C_YR2C1_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[27] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[27]),
        .Q(\int_C_YR2C1_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[28] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[28]),
        .Q(\int_C_YR2C1_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[29] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[29]),
        .Q(\int_C_YR2C1_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[2] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[2]),
        .Q(\SRL_SIG_reg[0][7]_15 [2]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[30] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[30]),
        .Q(\int_C_YR2C1_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[31] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[31]),
        .Q(\int_C_YR2C1_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[3] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[3]),
        .Q(\SRL_SIG_reg[0][7]_15 [3]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[4] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[4]),
        .Q(\SRL_SIG_reg[0][7]_15 [4]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[5] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[5]),
        .Q(\SRL_SIG_reg[0][7]_15 [5]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[6] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[6]),
        .Q(\SRL_SIG_reg[0][7]_15 [6]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[7] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[7]),
        .Q(\SRL_SIG_reg[0][7]_15 [7]),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[8] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[8]),
        .Q(\int_C_YR2C1_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C1_reg[9] 
       (.C(ap_clk),
        .CE(\int_C_YR2C1[31]_i_1_n_0 ),
        .D(int_C_YR2C10[9]),
        .Q(\int_C_YR2C1_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_C_YR2C2_reg_n_0_[0] ),
        .O(int_C_YR2C20[0]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR2C2_reg_n_0_[10] ),
        .O(int_C_YR2C20[10]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR2C2_reg_n_0_[11] ),
        .O(int_C_YR2C20[11]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR2C2_reg_n_0_[12] ),
        .O(int_C_YR2C20[12]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR2C2_reg_n_0_[13] ),
        .O(int_C_YR2C20[13]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR2C2_reg_n_0_[14] ),
        .O(int_C_YR2C20[14]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR2C2_reg_n_0_[15] ),
        .O(int_C_YR2C20[15]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR2C2_reg_n_0_[16] ),
        .O(int_C_YR2C20[16]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR2C2_reg_n_0_[17] ),
        .O(int_C_YR2C20[17]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR2C2_reg_n_0_[18] ),
        .O(int_C_YR2C20[18]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR2C2_reg_n_0_[19] ),
        .O(int_C_YR2C20[19]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_C_YR2C2_reg_n_0_[1] ),
        .O(int_C_YR2C20[1]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR2C2_reg_n_0_[20] ),
        .O(int_C_YR2C20[20]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR2C2_reg_n_0_[21] ),
        .O(int_C_YR2C20[21]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR2C2_reg_n_0_[22] ),
        .O(int_C_YR2C20[22]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_C_YR2C2_reg_n_0_[23] ),
        .O(int_C_YR2C20[23]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR2C2_reg_n_0_[24] ),
        .O(int_C_YR2C20[24]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR2C2_reg_n_0_[25] ),
        .O(int_C_YR2C20[25]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR2C2_reg_n_0_[26] ),
        .O(int_C_YR2C20[26]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR2C2_reg_n_0_[27] ),
        .O(int_C_YR2C20[27]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR2C2_reg_n_0_[28] ),
        .O(int_C_YR2C20[28]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR2C2_reg_n_0_[29] ),
        .O(int_C_YR2C20[29]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_C_YR2C2_reg_n_0_[2] ),
        .O(int_C_YR2C20[2]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR2C2_reg_n_0_[30] ),
        .O(int_C_YR2C20[30]));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \int_C_YR2C2[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_C_YR2C2[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_C_YR2C2_reg_n_0_[31] ),
        .O(int_C_YR2C20[31]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_C_YR2C2_reg_n_0_[3] ),
        .O(int_C_YR2C20[3]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_C_YR2C2_reg_n_0_[4] ),
        .O(int_C_YR2C20[4]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_C_YR2C2_reg_n_0_[5] ),
        .O(int_C_YR2C20[5]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_C_YR2C2_reg_n_0_[6] ),
        .O(int_C_YR2C20[6]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_C_YR2C2_reg_n_0_[7] ),
        .O(int_C_YR2C20[7]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR2C2_reg_n_0_[8] ),
        .O(int_C_YR2C20[8]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_C_YR2C2[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_C_YR2C2_reg_n_0_[9] ),
        .O(int_C_YR2C20[9]));
  FDRE \int_C_YR2C2_reg[0] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[0]),
        .Q(\int_C_YR2C2_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[10] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[10]),
        .Q(\int_C_YR2C2_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[11] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[11]),
        .Q(\int_C_YR2C2_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[12] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[12]),
        .Q(\int_C_YR2C2_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[13] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[13]),
        .Q(\int_C_YR2C2_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[14] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[14]),
        .Q(\int_C_YR2C2_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[15] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[15]),
        .Q(\int_C_YR2C2_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[16] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[16]),
        .Q(\int_C_YR2C2_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[17] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[17]),
        .Q(\int_C_YR2C2_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[18] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[18]),
        .Q(\int_C_YR2C2_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[19] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[19]),
        .Q(\int_C_YR2C2_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[1] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[1]),
        .Q(\int_C_YR2C2_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[20] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[20]),
        .Q(\int_C_YR2C2_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[21] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[21]),
        .Q(\int_C_YR2C2_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[22] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[22]),
        .Q(\int_C_YR2C2_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[23] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[23]),
        .Q(\int_C_YR2C2_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[24] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[24]),
        .Q(\int_C_YR2C2_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[25] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[25]),
        .Q(\int_C_YR2C2_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[26] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[26]),
        .Q(\int_C_YR2C2_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[27] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[27]),
        .Q(\int_C_YR2C2_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[28] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[28]),
        .Q(\int_C_YR2C2_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[29] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[29]),
        .Q(\int_C_YR2C2_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[2] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[2]),
        .Q(\int_C_YR2C2_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[30] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[30]),
        .Q(\int_C_YR2C2_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[31] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[31]),
        .Q(\int_C_YR2C2_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[3] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[3]),
        .Q(\int_C_YR2C2_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[4] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[4]),
        .Q(\int_C_YR2C2_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[5] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[5]),
        .Q(\int_C_YR2C2_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[6] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[6]),
        .Q(\int_C_YR2C2_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[7] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[7]),
        .Q(\int_C_YR2C2_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[8] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[8]),
        .Q(\int_C_YR2C2_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \int_C_YR2C2_reg[9] 
       (.C(ap_clk),
        .CE(\int_C_YR2C2[31]_i_1_n_0 ),
        .D(int_C_YR2C20[9]),
        .Q(\int_C_YR2C2_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFF0000)) 
    int_ap_done_i_1
       (.I0(s_axi_CONTROL_BUS_ARADDR[1]),
        .I1(s_axi_CONTROL_BUS_ARADDR[2]),
        .I2(int_ap_done_i_2_n_0),
        .I3(s_axi_CONTROL_BUS_ARADDR[0]),
        .I4(Mat2AXIvideo_U0_ap_done),
        .I5(int_ap_done),
        .O(int_ap_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    int_ap_done_i_2
       (.I0(ap_rst_n),
        .I1(s_axi_CONTROL_BUS_ARVALID),
        .I2(\rdata_reg[0]_0 ),
        .I3(s_axi_CONTROL_BUS_ARADDR[6]),
        .I4(s_axi_CONTROL_BUS_RVALID),
        .I5(s_axi_CONTROL_BUS_ARADDR[7]),
        .O(int_ap_done_i_2_n_0));
  FDRE int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(int_ap_done),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFBFFF80)) 
    int_ap_start_i_1
       (.I0(int_auto_restart_reg_n_0),
        .I1(\ap_CS_fsm_reg[3]_0 ),
        .I2(\p_i_i_i_i_reg_524_reg[9] ),
        .I3(int_ap_start3_out),
        .I4(AXIvideo2Mat44_U0_ap_start),
        .O(int_ap_start_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    int_ap_start_i_3
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(int_ap_start_i_8_n_0),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(s_axi_CONTROL_BUS_WSTRB[0]),
        .O(int_ap_start3_out));
  LUT4 #(
    .INIT(16'h0004)) 
    int_ap_start_i_8
       (.I0(\waddr_reg_n_0_[7] ),
        .I1(int_ap_start_i_9_n_0),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[6] ),
        .O(int_ap_start_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    int_ap_start_i_9
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(wstate[0]),
        .I2(s_axi_CONTROL_BUS_WVALID),
        .I3(wstate[1]),
        .I4(\waddr_reg_n_0_[1] ),
        .O(int_ap_start_i_9_n_0));
  FDRE int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(AXIvideo2Mat44_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBF80)) 
    int_auto_restart_i_1
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(int_auto_restart_i_2_n_0),
        .I2(s_axi_CONTROL_BUS_WSTRB[0]),
        .I3(int_auto_restart_reg_n_0),
        .O(int_auto_restart_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(int_ap_start_i_8_n_0),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[4] ),
        .O(int_auto_restart_i_2_n_0));
  FDRE int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(int_auto_restart_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][31] [0]),
        .O(int_c_high_thresh0[0]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][31] [10]),
        .O(int_c_high_thresh0[10]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][31] [11]),
        .O(int_c_high_thresh0[11]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][31] [12]),
        .O(int_c_high_thresh0[12]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][31] [13]),
        .O(int_c_high_thresh0[13]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][31] [14]),
        .O(int_c_high_thresh0[14]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][31] [15]),
        .O(int_c_high_thresh0[15]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\SRL_SIG_reg[0][31] [16]),
        .O(int_c_high_thresh0[16]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\SRL_SIG_reg[0][31] [17]),
        .O(int_c_high_thresh0[17]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\SRL_SIG_reg[0][31] [18]),
        .O(int_c_high_thresh0[18]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\SRL_SIG_reg[0][31] [19]),
        .O(int_c_high_thresh0[19]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][31] [1]),
        .O(int_c_high_thresh0[1]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\SRL_SIG_reg[0][31] [20]),
        .O(int_c_high_thresh0[20]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\SRL_SIG_reg[0][31] [21]),
        .O(int_c_high_thresh0[21]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\SRL_SIG_reg[0][31] [22]),
        .O(int_c_high_thresh0[22]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\SRL_SIG_reg[0][31] [23]),
        .O(int_c_high_thresh0[23]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\SRL_SIG_reg[0][31] [24]),
        .O(int_c_high_thresh0[24]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\SRL_SIG_reg[0][31] [25]),
        .O(int_c_high_thresh0[25]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\SRL_SIG_reg[0][31] [26]),
        .O(int_c_high_thresh0[26]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\SRL_SIG_reg[0][31] [27]),
        .O(int_c_high_thresh0[27]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\SRL_SIG_reg[0][31] [28]),
        .O(int_c_high_thresh0[28]));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\SRL_SIG_reg[0][31] [29]),
        .O(int_c_high_thresh0[29]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][31] [2]),
        .O(int_c_high_thresh0[2]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\SRL_SIG_reg[0][31] [30]),
        .O(int_c_high_thresh0[30]));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \int_c_high_thresh[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_c_high_thresh[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\SRL_SIG_reg[0][31] [31]),
        .O(int_c_high_thresh0[31]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][31] [3]),
        .O(int_c_high_thresh0[3]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][31] [4]),
        .O(int_c_high_thresh0[4]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][31] [5]),
        .O(int_c_high_thresh0[5]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][31] [6]),
        .O(int_c_high_thresh0[6]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][31] [7]),
        .O(int_c_high_thresh0[7]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][31] [8]),
        .O(int_c_high_thresh0[8]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_high_thresh[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][31] [9]),
        .O(int_c_high_thresh0[9]));
  FDRE \int_c_high_thresh_reg[0] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[0]),
        .Q(\SRL_SIG_reg[0][31] [0]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[10] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[10]),
        .Q(\SRL_SIG_reg[0][31] [10]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[11] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[11]),
        .Q(\SRL_SIG_reg[0][31] [11]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[12] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[12]),
        .Q(\SRL_SIG_reg[0][31] [12]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[13] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[13]),
        .Q(\SRL_SIG_reg[0][31] [13]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[14] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[14]),
        .Q(\SRL_SIG_reg[0][31] [14]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[15] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[15]),
        .Q(\SRL_SIG_reg[0][31] [15]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[16] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[16]),
        .Q(\SRL_SIG_reg[0][31] [16]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[17] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[17]),
        .Q(\SRL_SIG_reg[0][31] [17]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[18] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[18]),
        .Q(\SRL_SIG_reg[0][31] [18]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[19] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[19]),
        .Q(\SRL_SIG_reg[0][31] [19]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[1] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[1]),
        .Q(\SRL_SIG_reg[0][31] [1]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[20] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[20]),
        .Q(\SRL_SIG_reg[0][31] [20]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[21] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[21]),
        .Q(\SRL_SIG_reg[0][31] [21]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[22] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[22]),
        .Q(\SRL_SIG_reg[0][31] [22]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[23] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[23]),
        .Q(\SRL_SIG_reg[0][31] [23]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[24] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[24]),
        .Q(\SRL_SIG_reg[0][31] [24]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[25] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[25]),
        .Q(\SRL_SIG_reg[0][31] [25]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[26] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[26]),
        .Q(\SRL_SIG_reg[0][31] [26]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[27] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[27]),
        .Q(\SRL_SIG_reg[0][31] [27]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[28] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[28]),
        .Q(\SRL_SIG_reg[0][31] [28]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[29] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[29]),
        .Q(\SRL_SIG_reg[0][31] [29]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[2] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[2]),
        .Q(\SRL_SIG_reg[0][31] [2]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[30] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[30]),
        .Q(\SRL_SIG_reg[0][31] [30]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[31] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[31]),
        .Q(\SRL_SIG_reg[0][31] [31]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[3] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[3]),
        .Q(\SRL_SIG_reg[0][31] [3]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[4] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[4]),
        .Q(\SRL_SIG_reg[0][31] [4]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[5] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[5]),
        .Q(\SRL_SIG_reg[0][31] [5]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[6] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[6]),
        .Q(\SRL_SIG_reg[0][31] [6]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[7] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[7]),
        .Q(\SRL_SIG_reg[0][31] [7]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[8] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[8]),
        .Q(\SRL_SIG_reg[0][31] [8]),
        .R(ap_rst_n_inv));
  FDRE \int_c_high_thresh_reg[9] 
       (.C(ap_clk),
        .CE(\int_c_high_thresh[31]_i_1_n_0 ),
        .D(int_c_high_thresh0[9]),
        .Q(\SRL_SIG_reg[0][31] [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[0]),
        .O(int_c_invert0[0]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[10]),
        .O(int_c_invert0[10]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[11]),
        .O(int_c_invert0[11]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[12]),
        .O(int_c_invert0[12]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[13]),
        .O(int_c_invert0[13]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[14]),
        .O(int_c_invert0[14]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[15]),
        .O(int_c_invert0[15]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[16]),
        .O(int_c_invert0[16]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[17]),
        .O(int_c_invert0[17]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[18]),
        .O(int_c_invert0[18]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[19]),
        .O(int_c_invert0[19]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[1]),
        .O(int_c_invert0[1]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[20]),
        .O(int_c_invert0[20]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[21]),
        .O(int_c_invert0[21]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[22]),
        .O(int_c_invert0[22]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(Q[23]),
        .O(int_c_invert0[23]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(Q[24]),
        .O(int_c_invert0[24]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(Q[25]),
        .O(int_c_invert0[25]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(Q[26]),
        .O(int_c_invert0[26]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(Q[27]),
        .O(int_c_invert0[27]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(Q[28]),
        .O(int_c_invert0[28]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(Q[29]),
        .O(int_c_invert0[29]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[2]),
        .O(int_c_invert0[2]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(Q[30]),
        .O(int_c_invert0[30]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \int_c_invert[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_c_invert[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(Q[31]),
        .O(int_c_invert0[31]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[3]),
        .O(int_c_invert0[3]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[4]),
        .O(int_c_invert0[4]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[5]),
        .O(int_c_invert0[5]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[6]),
        .O(int_c_invert0[6]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(Q[7]),
        .O(int_c_invert0[7]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[8]),
        .O(int_c_invert0[8]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_invert[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(Q[9]),
        .O(int_c_invert0[9]));
  FDRE \int_c_invert_reg[0] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[10] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[10]),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[11] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[11]),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[12] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[12]),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[13] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[13]),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[14] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[14]),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[15] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[15]),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[16] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[16]),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[17] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[17]),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[18] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[18]),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[19] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[19]),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[1] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[20] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[20]),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[21] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[21]),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[22] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[22]),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[23] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[23]),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[24] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[24]),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[25] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[25]),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[26] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[26]),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[27] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[27]),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[28] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[28]),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[29] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[29]),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[2] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[30] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[30]),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[31] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[31]),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[3] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[3]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[4] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[4]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[5] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[5]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[6] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[6]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[7] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[7]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[8] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[8]),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE \int_c_invert_reg[9] 
       (.C(ap_clk),
        .CE(\int_c_invert[31]_i_1_n_0 ),
        .D(int_c_invert0[9]),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][31]_0 [0]),
        .O(int_c_low_thresh0[0]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][31]_0 [10]),
        .O(int_c_low_thresh0[10]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][31]_0 [11]),
        .O(int_c_low_thresh0[11]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][31]_0 [12]),
        .O(int_c_low_thresh0[12]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][31]_0 [13]),
        .O(int_c_low_thresh0[13]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][31]_0 [14]),
        .O(int_c_low_thresh0[14]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][31]_0 [15]),
        .O(int_c_low_thresh0[15]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\SRL_SIG_reg[0][31]_0 [16]),
        .O(int_c_low_thresh0[16]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\SRL_SIG_reg[0][31]_0 [17]),
        .O(int_c_low_thresh0[17]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\SRL_SIG_reg[0][31]_0 [18]),
        .O(int_c_low_thresh0[18]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\SRL_SIG_reg[0][31]_0 [19]),
        .O(int_c_low_thresh0[19]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][31]_0 [1]),
        .O(int_c_low_thresh0[1]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\SRL_SIG_reg[0][31]_0 [20]),
        .O(int_c_low_thresh0[20]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\SRL_SIG_reg[0][31]_0 [21]),
        .O(int_c_low_thresh0[21]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\SRL_SIG_reg[0][31]_0 [22]),
        .O(int_c_low_thresh0[22]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\SRL_SIG_reg[0][31]_0 [23]),
        .O(int_c_low_thresh0[23]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\SRL_SIG_reg[0][31]_0 [24]),
        .O(int_c_low_thresh0[24]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\SRL_SIG_reg[0][31]_0 [25]),
        .O(int_c_low_thresh0[25]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\SRL_SIG_reg[0][31]_0 [26]),
        .O(int_c_low_thresh0[26]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\SRL_SIG_reg[0][31]_0 [27]),
        .O(int_c_low_thresh0[27]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\SRL_SIG_reg[0][31]_0 [28]),
        .O(int_c_low_thresh0[28]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\SRL_SIG_reg[0][31]_0 [29]),
        .O(int_c_low_thresh0[29]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][31]_0 [2]),
        .O(int_c_low_thresh0[2]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\SRL_SIG_reg[0][31]_0 [30]),
        .O(int_c_low_thresh0[30]));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \int_c_low_thresh[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_c_low_thresh[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\SRL_SIG_reg[0][31]_0 [31]),
        .O(int_c_low_thresh0[31]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][31]_0 [3]),
        .O(int_c_low_thresh0[3]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][31]_0 [4]),
        .O(int_c_low_thresh0[4]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][31]_0 [5]),
        .O(int_c_low_thresh0[5]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][31]_0 [6]),
        .O(int_c_low_thresh0[6]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\SRL_SIG_reg[0][31]_0 [7]),
        .O(int_c_low_thresh0[7]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][31]_0 [8]),
        .O(int_c_low_thresh0[8]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_c_low_thresh[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\SRL_SIG_reg[0][31]_0 [9]),
        .O(int_c_low_thresh0[9]));
  FDRE \int_c_low_thresh_reg[0] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[0]),
        .Q(\SRL_SIG_reg[0][31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[10] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[10]),
        .Q(\SRL_SIG_reg[0][31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[11] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[11]),
        .Q(\SRL_SIG_reg[0][31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[12] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[12]),
        .Q(\SRL_SIG_reg[0][31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[13] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[13]),
        .Q(\SRL_SIG_reg[0][31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[14] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[14]),
        .Q(\SRL_SIG_reg[0][31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[15] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[15]),
        .Q(\SRL_SIG_reg[0][31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[16] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[16]),
        .Q(\SRL_SIG_reg[0][31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[17] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[17]),
        .Q(\SRL_SIG_reg[0][31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[18] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[18]),
        .Q(\SRL_SIG_reg[0][31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[19] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[19]),
        .Q(\SRL_SIG_reg[0][31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[1] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[1]),
        .Q(\SRL_SIG_reg[0][31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[20] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[20]),
        .Q(\SRL_SIG_reg[0][31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[21] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[21]),
        .Q(\SRL_SIG_reg[0][31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[22] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[22]),
        .Q(\SRL_SIG_reg[0][31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[23] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[23]),
        .Q(\SRL_SIG_reg[0][31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[24] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[24]),
        .Q(\SRL_SIG_reg[0][31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[25] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[25]),
        .Q(\SRL_SIG_reg[0][31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[26] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[26]),
        .Q(\SRL_SIG_reg[0][31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[27] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[27]),
        .Q(\SRL_SIG_reg[0][31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[28] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[28]),
        .Q(\SRL_SIG_reg[0][31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[29] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[29]),
        .Q(\SRL_SIG_reg[0][31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[2] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[2]),
        .Q(\SRL_SIG_reg[0][31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[30] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[30]),
        .Q(\SRL_SIG_reg[0][31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[31] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[31]),
        .Q(\SRL_SIG_reg[0][31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[3] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[3]),
        .Q(\SRL_SIG_reg[0][31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[4] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[4]),
        .Q(\SRL_SIG_reg[0][31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[5] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[5]),
        .Q(\SRL_SIG_reg[0][31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[6] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[6]),
        .Q(\SRL_SIG_reg[0][31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[7] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[7]),
        .Q(\SRL_SIG_reg[0][31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[8] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[8]),
        .Q(\SRL_SIG_reg[0][31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \int_c_low_thresh_reg[9] 
       (.C(ap_clk),
        .CE(\int_c_low_thresh[31]_i_1_n_0 ),
        .D(int_c_low_thresh0[9]),
        .Q(\SRL_SIG_reg[0][31]_0 [9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[10]_0 [0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg[10]_0 [10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg_n_0_[11] ),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg_n_0_[12] ),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg_n_0_[13] ),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg_n_0_[14] ),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg_n_0_[15] ),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg_n_0_[16] ),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg_n_0_[17] ),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg_n_0_[18] ),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg_n_0_[19] ),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[10]_0 [1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg_n_0_[20] ),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg_n_0_[21] ),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg_n_0_[22] ),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_cols_reg_n_0_[23] ),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg_n_0_[24] ),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg_n_0_[25] ),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg_n_0_[26] ),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg_n_0_[27] ),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg_n_0_[28] ),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg_n_0_[29] ),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[10]_0 [2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg_n_0_[30] ),
        .O(int_cols0[30]));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(\int_cols[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_cols_reg_n_0_[31] ),
        .O(int_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[10]_0 [3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[10]_0 [4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[10]_0 [5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[10]_0 [6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_cols_reg[10]_0 [7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg[10]_0 [8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_cols_reg[10]_0 [9]),
        .O(int_cols0[9]));
  FDRE \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[0]),
        .Q(\int_cols_reg[10]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[10]),
        .Q(\int_cols_reg[10]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[11]),
        .Q(\int_cols_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[12]),
        .Q(\int_cols_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[13]),
        .Q(\int_cols_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[14]),
        .Q(\int_cols_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[15]),
        .Q(\int_cols_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[16]),
        .Q(\int_cols_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[17]),
        .Q(\int_cols_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[18]),
        .Q(\int_cols_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[19]),
        .Q(\int_cols_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[1]),
        .Q(\int_cols_reg[10]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[20]),
        .Q(\int_cols_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[21]),
        .Q(\int_cols_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[22]),
        .Q(\int_cols_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[23]),
        .Q(\int_cols_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[24]),
        .Q(\int_cols_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[25]),
        .Q(\int_cols_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[26]),
        .Q(\int_cols_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[27]),
        .Q(\int_cols_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[28]),
        .Q(\int_cols_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[29]),
        .Q(\int_cols_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[2]),
        .Q(\int_cols_reg[10]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[30]),
        .Q(\int_cols_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[31]),
        .Q(\int_cols_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[3]),
        .Q(\int_cols_reg[10]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[4]),
        .Q(\int_cols_reg[10]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[5]),
        .Q(\int_cols_reg[10]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[6]),
        .Q(\int_cols_reg[10]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[7]),
        .Q(\int_cols_reg[10]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[8]),
        .Q(\int_cols_reg[10]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[9]),
        .Q(\int_cols_reg[10]_0 [9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(int_gie_i_2_n_0),
        .I3(s_axi_CONTROL_BUS_WSTRB[0]),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(int_gie_i_2_n_0));
  FDRE int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(int_ier9_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(int_ier9_out),
        .I2(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(int_ap_start_i_8_n_0),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(s_axi_CONTROL_BUS_WSTRB[0]),
        .O(int_ier9_out));
  FDRE \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(i_V_reg_2630),
        .I3(\p_i_i_reg_151_reg[9] ),
        .I4(\int_ier_reg_n_0_[0] ),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\int_isr[0]_i_4_n_0 ),
        .I2(s_axi_CONTROL_BUS_WSTRB[0]),
        .O(int_isr6_out));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \int_isr[0]_i_4 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[7] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[6] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_isr[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(\p_i_i_i_i_reg_524_reg[9] ),
        .I4(\ap_CS_fsm_reg[3]_0 ),
        .I5(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[0]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[10]_0 [0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[10]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[10]_0 [10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[11]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg_n_0_[11] ),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[12]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg_n_0_[12] ),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[13]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg_n_0_[13] ),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[14]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg_n_0_[14] ),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[15]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg_n_0_[15] ),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[16]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg_n_0_[16] ),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[17]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg_n_0_[17] ),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[18]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg_n_0_[18] ),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[19]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg_n_0_[19] ),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[1]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[10]_0 [1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[20]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg_n_0_[20] ),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[21]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg_n_0_[21] ),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[22]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg_n_0_[22] ),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[23]),
        .I1(s_axi_CONTROL_BUS_WSTRB[2]),
        .I2(\int_rows_reg_n_0_[23] ),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[24]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg_n_0_[24] ),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[25]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg_n_0_[25] ),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[26]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg_n_0_[26] ),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[27]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg_n_0_[27] ),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[28]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg_n_0_[28] ),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[29]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg_n_0_[29] ),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[2]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[10]_0 [2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[30]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg_n_0_[30] ),
        .O(int_rows0[30]));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \int_rows[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[6] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[7] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\waddr_reg_n_0_[4] ),
        .O(p_0_in0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_WDATA[31]),
        .I1(s_axi_CONTROL_BUS_WSTRB[3]),
        .I2(\int_rows_reg_n_0_[31] ),
        .O(int_rows0[31]));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \int_rows[31]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(wstate[1]),
        .I2(s_axi_CONTROL_BUS_WVALID),
        .I3(wstate[0]),
        .I4(\waddr_reg_n_0_[0] ),
        .I5(\waddr_reg_n_0_[2] ),
        .O(\int_rows[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[3]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[10]_0 [3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[4]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[10]_0 [4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[5]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[10]_0 [5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[6]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[10]_0 [6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[7]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[7]),
        .I1(s_axi_CONTROL_BUS_WSTRB[0]),
        .I2(\int_rows_reg[10]_0 [7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[8]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[10]_0 [8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_WDATA[9]),
        .I1(s_axi_CONTROL_BUS_WSTRB[1]),
        .I2(\int_rows_reg[10]_0 [9]),
        .O(int_rows0[9]));
  FDRE \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[0]),
        .Q(\int_rows_reg[10]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[10]),
        .Q(\int_rows_reg[10]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[11]),
        .Q(\int_rows_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[12]),
        .Q(\int_rows_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[13]),
        .Q(\int_rows_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[14]),
        .Q(\int_rows_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[15]),
        .Q(\int_rows_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[16]),
        .Q(\int_rows_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[17]),
        .Q(\int_rows_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[18]),
        .Q(\int_rows_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[19]),
        .Q(\int_rows_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[1]),
        .Q(\int_rows_reg[10]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[20]),
        .Q(\int_rows_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[21]),
        .Q(\int_rows_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[22]),
        .Q(\int_rows_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[23]),
        .Q(\int_rows_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[24]),
        .Q(\int_rows_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[25]),
        .Q(\int_rows_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[26]),
        .Q(\int_rows_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[27]),
        .Q(\int_rows_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[28]),
        .Q(\int_rows_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[29]),
        .Q(\int_rows_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[2]),
        .Q(\int_rows_reg[10]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[30]),
        .Q(\int_rows_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[31]),
        .Q(\int_rows_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[3]),
        .Q(\int_rows_reg[10]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[4]),
        .Q(\int_rows_reg[10]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[5]),
        .Q(\int_rows_reg[10]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[6]),
        .Q(\int_rows_reg[10]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[7]),
        .Q(\int_rows_reg[10]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[8]),
        .Q(\int_rows_reg[10]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[9]),
        .Q(\int_rows_reg[10]_0 [9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(p_1_in),
        .I2(int_gie_reg_n_0),
        .O(interrupt));
  LUT2 #(
    .INIT(4'h8)) 
    \p_i_i_reg_151[10]_i_1 
       (.I0(AXIvideo2Mat44_U0_ap_start),
        .I1(\ap_CS_fsm_reg[0]_3 ),
        .O(SR));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[7]),
        .I1(\rdata[0]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[2]),
        .I3(\rdata_reg[0]_i_3_n_0 ),
        .I4(\rdata[0]_i_4_n_0 ),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_10 
       (.I0(\SRL_SIG_reg[0][7]_2 [0]),
        .I1(\SRL_SIG_reg[0][7]_1 [0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_0 [0]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7] [0]),
        .O(\rdata[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_11 
       (.I0(\SRL_SIG_reg[0][7]_6 [0]),
        .I1(\SRL_SIG_reg[0][7]_5 [0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_4 [0]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_3 [0]),
        .O(\rdata[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_12 
       (.I0(\SRL_SIG_reg[0][7]_10 [0]),
        .I1(\SRL_SIG_reg[0][7]_9 [0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_8 [0]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_7 [0]),
        .O(\rdata[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000230020)) 
    \rdata[0]_i_2 
       (.I0(\int_ier_reg_n_0_[0] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(s_axi_CONTROL_BUS_ARADDR[5]),
        .I4(AXIvideo2Mat44_U0_ap_start),
        .I5(s_axi_CONTROL_BUS_ARADDR[6]),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \rdata[0]_i_4 
       (.I0(\rdata_reg[0]_0 ),
        .I1(Q[0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[0]_i_7_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[0]_i_8_n_0 ),
        .O(\rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_7 
       (.I0(\SRL_SIG_reg[0][31]_0 [0]),
        .I1(\SRL_SIG_reg[0][31] [0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[0] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_15 [0]),
        .O(\rdata[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_8 
       (.I0(\SRL_SIG_reg[0][7]_14 [0]),
        .I1(\SRL_SIG_reg[0][7]_13 [0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_12 [0]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_11 [0]),
        .O(\rdata[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_9 
       (.I0(\int_cols_reg[10]_0 [0]),
        .I1(\int_rows_reg[10]_0 [0]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_isr_reg_n_0_[0] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(int_gie_reg_n_0),
        .O(\rdata[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[10]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[10]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[10]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \rdata[10]_i_2 
       (.I0(\rdata_reg[0]_0 ),
        .I1(Q[10]),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[10]_i_4_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[10]_i_5_n_0 ),
        .O(\rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_3 
       (.I0(\rdata[10]_i_6_n_0 ),
        .I1(\rdata[10]_i_7_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[10]_i_8_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[10]_i_9_n_0 ),
        .O(\rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_4 
       (.I0(\SRL_SIG_reg[0][31]_0 [10]),
        .I1(\SRL_SIG_reg[0][31] [10]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[10] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR2C1_reg_n_0_[10] ),
        .O(\rdata[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_5 
       (.I0(\int_C_YR2C0_reg_n_0_[10] ),
        .I1(\int_C_YR1C2_reg_n_0_[10] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR1C1_reg_n_0_[10] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR1C0_reg_n_0_[10] ),
        .O(\rdata[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_6 
       (.I0(\int_C_YR0C2_reg_n_0_[10] ),
        .I1(\int_C_YR0C1_reg_n_0_[10] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR0C0_reg_n_0_[10] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR2C2_reg_n_0_[10] ),
        .O(\rdata[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_7 
       (.I0(\int_C_XR2C1_reg_n_0_[10] ),
        .I1(\int_C_XR2C0_reg_n_0_[10] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR1C2_reg_n_0_[10] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR1C1_reg_n_0_[10] ),
        .O(\rdata[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_8 
       (.I0(\int_C_XR1C0_reg_n_0_[10] ),
        .I1(\int_C_XR0C2_reg_n_0_[10] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR0C1_reg_n_0_[10] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR0C0_reg_n_0_[10] ),
        .O(\rdata[10]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[10]_i_9 
       (.I0(\int_rows_reg[10]_0 [10]),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg[10]_0 [10]),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[10]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[11]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[11]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[11]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \rdata[11]_i_2 
       (.I0(\rdata_reg[0]_0 ),
        .I1(Q[11]),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[11]_i_4_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[11]_i_5_n_0 ),
        .O(\rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_3 
       (.I0(\rdata[11]_i_6_n_0 ),
        .I1(\rdata[11]_i_7_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[11]_i_8_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[11]_i_9_n_0 ),
        .O(\rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_4 
       (.I0(\SRL_SIG_reg[0][31]_0 [11]),
        .I1(\SRL_SIG_reg[0][31] [11]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[11] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR2C1_reg_n_0_[11] ),
        .O(\rdata[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_5 
       (.I0(\int_C_YR2C0_reg_n_0_[11] ),
        .I1(\int_C_YR1C2_reg_n_0_[11] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR1C1_reg_n_0_[11] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR1C0_reg_n_0_[11] ),
        .O(\rdata[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_6 
       (.I0(\int_C_YR0C2_reg_n_0_[11] ),
        .I1(\int_C_YR0C1_reg_n_0_[11] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR0C0_reg_n_0_[11] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR2C2_reg_n_0_[11] ),
        .O(\rdata[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_7 
       (.I0(\int_C_XR2C1_reg_n_0_[11] ),
        .I1(\int_C_XR2C0_reg_n_0_[11] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR1C2_reg_n_0_[11] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR1C1_reg_n_0_[11] ),
        .O(\rdata[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_8 
       (.I0(\int_C_XR1C0_reg_n_0_[11] ),
        .I1(\int_C_XR0C2_reg_n_0_[11] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR0C1_reg_n_0_[11] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR0C0_reg_n_0_[11] ),
        .O(\rdata[11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[11]_i_9 
       (.I0(\int_rows_reg_n_0_[11] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg_n_0_[11] ),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[11]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[12]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[12]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[12]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \rdata[12]_i_2 
       (.I0(\rdata_reg[0]_0 ),
        .I1(Q[12]),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[12]_i_4_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[12]_i_5_n_0 ),
        .O(\rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_3 
       (.I0(\rdata[12]_i_6_n_0 ),
        .I1(\rdata[12]_i_7_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[12]_i_8_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[12]_i_9_n_0 ),
        .O(\rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_4 
       (.I0(\SRL_SIG_reg[0][31]_0 [12]),
        .I1(\SRL_SIG_reg[0][31] [12]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[12] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR2C1_reg_n_0_[12] ),
        .O(\rdata[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_5 
       (.I0(\int_C_YR2C0_reg_n_0_[12] ),
        .I1(\int_C_YR1C2_reg_n_0_[12] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR1C1_reg_n_0_[12] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR1C0_reg_n_0_[12] ),
        .O(\rdata[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_6 
       (.I0(\int_C_YR0C2_reg_n_0_[12] ),
        .I1(\int_C_YR0C1_reg_n_0_[12] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR0C0_reg_n_0_[12] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR2C2_reg_n_0_[12] ),
        .O(\rdata[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_7 
       (.I0(\int_C_XR2C1_reg_n_0_[12] ),
        .I1(\int_C_XR2C0_reg_n_0_[12] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR1C2_reg_n_0_[12] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR1C1_reg_n_0_[12] ),
        .O(\rdata[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_8 
       (.I0(\int_C_XR1C0_reg_n_0_[12] ),
        .I1(\int_C_XR0C2_reg_n_0_[12] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR0C1_reg_n_0_[12] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR0C0_reg_n_0_[12] ),
        .O(\rdata[12]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[12]_i_9 
       (.I0(\int_rows_reg_n_0_[12] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg_n_0_[12] ),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[12]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[13]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[13]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[13]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \rdata[13]_i_2 
       (.I0(\rdata_reg[0]_0 ),
        .I1(Q[13]),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[13]_i_4_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[13]_i_5_n_0 ),
        .O(\rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_3 
       (.I0(\rdata[13]_i_6_n_0 ),
        .I1(\rdata[13]_i_7_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[13]_i_8_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[13]_i_9_n_0 ),
        .O(\rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_4 
       (.I0(\SRL_SIG_reg[0][31]_0 [13]),
        .I1(\SRL_SIG_reg[0][31] [13]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[13] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR2C1_reg_n_0_[13] ),
        .O(\rdata[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_5 
       (.I0(\int_C_YR2C0_reg_n_0_[13] ),
        .I1(\int_C_YR1C2_reg_n_0_[13] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR1C1_reg_n_0_[13] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR1C0_reg_n_0_[13] ),
        .O(\rdata[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_6 
       (.I0(\int_C_YR0C2_reg_n_0_[13] ),
        .I1(\int_C_YR0C1_reg_n_0_[13] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR0C0_reg_n_0_[13] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR2C2_reg_n_0_[13] ),
        .O(\rdata[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_7 
       (.I0(\int_C_XR2C1_reg_n_0_[13] ),
        .I1(\int_C_XR2C0_reg_n_0_[13] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR1C2_reg_n_0_[13] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR1C1_reg_n_0_[13] ),
        .O(\rdata[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_8 
       (.I0(\int_C_XR1C0_reg_n_0_[13] ),
        .I1(\int_C_XR0C2_reg_n_0_[13] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR0C1_reg_n_0_[13] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR0C0_reg_n_0_[13] ),
        .O(\rdata[13]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[13]_i_9 
       (.I0(\int_rows_reg_n_0_[13] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg_n_0_[13] ),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[13]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[14]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[14]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[14]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \rdata[14]_i_2 
       (.I0(\rdata_reg[0]_0 ),
        .I1(Q[14]),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[14]_i_4_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[14]_i_5_n_0 ),
        .O(\rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_3 
       (.I0(\rdata[14]_i_6_n_0 ),
        .I1(\rdata[14]_i_7_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[14]_i_8_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[14]_i_9_n_0 ),
        .O(\rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_4 
       (.I0(\SRL_SIG_reg[0][31]_0 [14]),
        .I1(\SRL_SIG_reg[0][31] [14]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[14] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR2C1_reg_n_0_[14] ),
        .O(\rdata[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_5 
       (.I0(\int_C_YR2C0_reg_n_0_[14] ),
        .I1(\int_C_YR1C2_reg_n_0_[14] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR1C1_reg_n_0_[14] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR1C0_reg_n_0_[14] ),
        .O(\rdata[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_6 
       (.I0(\int_C_YR0C2_reg_n_0_[14] ),
        .I1(\int_C_YR0C1_reg_n_0_[14] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR0C0_reg_n_0_[14] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR2C2_reg_n_0_[14] ),
        .O(\rdata[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_7 
       (.I0(\int_C_XR2C1_reg_n_0_[14] ),
        .I1(\int_C_XR2C0_reg_n_0_[14] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR1C2_reg_n_0_[14] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR1C1_reg_n_0_[14] ),
        .O(\rdata[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_8 
       (.I0(\int_C_XR1C0_reg_n_0_[14] ),
        .I1(\int_C_XR0C2_reg_n_0_[14] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR0C1_reg_n_0_[14] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR0C0_reg_n_0_[14] ),
        .O(\rdata[14]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[14]_i_9 
       (.I0(\int_rows_reg_n_0_[14] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg_n_0_[14] ),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[14]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[15]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[15]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[15]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[15]_i_10 
       (.I0(\int_rows_reg_n_0_[15] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg_n_0_[15] ),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \rdata[15]_i_2 
       (.I0(\rdata_reg[0]_0 ),
        .I1(Q[15]),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[15]_i_5_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[15]_i_6_n_0 ),
        .O(\rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_3 
       (.I0(\rdata[15]_i_7_n_0 ),
        .I1(\rdata[15]_i_8_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[15]_i_9_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[15]_i_10_n_0 ),
        .O(\rdata[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[15]_i_4 
       (.I0(s_axi_CONTROL_BUS_ARADDR[4]),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(s_axi_CONTROL_BUS_ARADDR[5]),
        .O(\rdata_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_5 
       (.I0(\SRL_SIG_reg[0][31]_0 [15]),
        .I1(\SRL_SIG_reg[0][31] [15]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[15] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR2C1_reg_n_0_[15] ),
        .O(\rdata[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_6 
       (.I0(\int_C_YR2C0_reg_n_0_[15] ),
        .I1(\int_C_YR1C2_reg_n_0_[15] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR1C1_reg_n_0_[15] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR1C0_reg_n_0_[15] ),
        .O(\rdata[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_7 
       (.I0(\int_C_YR0C2_reg_n_0_[15] ),
        .I1(\int_C_YR0C1_reg_n_0_[15] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR0C0_reg_n_0_[15] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR2C2_reg_n_0_[15] ),
        .O(\rdata[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_8 
       (.I0(\int_C_XR2C1_reg_n_0_[15] ),
        .I1(\int_C_XR2C0_reg_n_0_[15] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR1C2_reg_n_0_[15] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR1C1_reg_n_0_[15] ),
        .O(\rdata[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_9 
       (.I0(\int_C_XR1C0_reg_n_0_[15] ),
        .I1(\int_C_XR0C2_reg_n_0_[15] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR0C1_reg_n_0_[15] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR0C0_reg_n_0_[15] ),
        .O(\rdata[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[16]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[16]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[16]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
    \rdata[16]_i_2 
       (.I0(Q[16]),
        .I1(\rdata[31]_i_6_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[16]_i_4_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[16]_i_5_n_0 ),
        .O(\rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_3 
       (.I0(\rdata[16]_i_6_n_0 ),
        .I1(\rdata[16]_i_7_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[16]_i_8_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[16]_i_9_n_0 ),
        .O(\rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_4 
       (.I0(\SRL_SIG_reg[0][31]_0 [16]),
        .I1(\SRL_SIG_reg[0][31] [16]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[16] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR2C1_reg_n_0_[16] ),
        .O(\rdata[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_5 
       (.I0(\int_C_YR2C0_reg_n_0_[16] ),
        .I1(\int_C_YR1C2_reg_n_0_[16] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR1C1_reg_n_0_[16] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR1C0_reg_n_0_[16] ),
        .O(\rdata[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_6 
       (.I0(\int_C_YR0C2_reg_n_0_[16] ),
        .I1(\int_C_YR0C1_reg_n_0_[16] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR0C0_reg_n_0_[16] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR2C2_reg_n_0_[16] ),
        .O(\rdata[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_7 
       (.I0(\int_C_XR2C1_reg_n_0_[16] ),
        .I1(\int_C_XR2C0_reg_n_0_[16] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR1C2_reg_n_0_[16] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR1C1_reg_n_0_[16] ),
        .O(\rdata[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_8 
       (.I0(\int_C_XR1C0_reg_n_0_[16] ),
        .I1(\int_C_XR0C2_reg_n_0_[16] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR0C1_reg_n_0_[16] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR0C0_reg_n_0_[16] ),
        .O(\rdata[16]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[16]_i_9 
       (.I0(\int_rows_reg_n_0_[16] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg_n_0_[16] ),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[16]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[17]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[17]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[17]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
    \rdata[17]_i_2 
       (.I0(Q[17]),
        .I1(\rdata[31]_i_6_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[17]_i_4_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[17]_i_5_n_0 ),
        .O(\rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_3 
       (.I0(\rdata[17]_i_6_n_0 ),
        .I1(\rdata[17]_i_7_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[17]_i_8_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[17]_i_9_n_0 ),
        .O(\rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_4 
       (.I0(\SRL_SIG_reg[0][31]_0 [17]),
        .I1(\SRL_SIG_reg[0][31] [17]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[17] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR2C1_reg_n_0_[17] ),
        .O(\rdata[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_5 
       (.I0(\int_C_YR2C0_reg_n_0_[17] ),
        .I1(\int_C_YR1C2_reg_n_0_[17] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR1C1_reg_n_0_[17] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR1C0_reg_n_0_[17] ),
        .O(\rdata[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_6 
       (.I0(\int_C_YR0C2_reg_n_0_[17] ),
        .I1(\int_C_YR0C1_reg_n_0_[17] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR0C0_reg_n_0_[17] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR2C2_reg_n_0_[17] ),
        .O(\rdata[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_7 
       (.I0(\int_C_XR2C1_reg_n_0_[17] ),
        .I1(\int_C_XR2C0_reg_n_0_[17] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR1C2_reg_n_0_[17] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR1C1_reg_n_0_[17] ),
        .O(\rdata[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_8 
       (.I0(\int_C_XR1C0_reg_n_0_[17] ),
        .I1(\int_C_XR0C2_reg_n_0_[17] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR0C1_reg_n_0_[17] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR0C0_reg_n_0_[17] ),
        .O(\rdata[17]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[17]_i_9 
       (.I0(\int_rows_reg_n_0_[17] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg_n_0_[17] ),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[17]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[18]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[18]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[18]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
    \rdata[18]_i_2 
       (.I0(Q[18]),
        .I1(\rdata[31]_i_6_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[18]_i_4_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[18]_i_5_n_0 ),
        .O(\rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_3 
       (.I0(\rdata[18]_i_6_n_0 ),
        .I1(\rdata[18]_i_7_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[18]_i_8_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[18]_i_9_n_0 ),
        .O(\rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_4 
       (.I0(\SRL_SIG_reg[0][31]_0 [18]),
        .I1(\SRL_SIG_reg[0][31] [18]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[18] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR2C1_reg_n_0_[18] ),
        .O(\rdata[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_5 
       (.I0(\int_C_YR2C0_reg_n_0_[18] ),
        .I1(\int_C_YR1C2_reg_n_0_[18] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR1C1_reg_n_0_[18] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR1C0_reg_n_0_[18] ),
        .O(\rdata[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_6 
       (.I0(\int_C_YR0C2_reg_n_0_[18] ),
        .I1(\int_C_YR0C1_reg_n_0_[18] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR0C0_reg_n_0_[18] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR2C2_reg_n_0_[18] ),
        .O(\rdata[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_7 
       (.I0(\int_C_XR2C1_reg_n_0_[18] ),
        .I1(\int_C_XR2C0_reg_n_0_[18] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR1C2_reg_n_0_[18] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR1C1_reg_n_0_[18] ),
        .O(\rdata[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_8 
       (.I0(\int_C_XR1C0_reg_n_0_[18] ),
        .I1(\int_C_XR0C2_reg_n_0_[18] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR0C1_reg_n_0_[18] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR0C0_reg_n_0_[18] ),
        .O(\rdata[18]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[18]_i_9 
       (.I0(\int_rows_reg_n_0_[18] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg_n_0_[18] ),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[18]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[19]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[19]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[19]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
    \rdata[19]_i_2 
       (.I0(Q[19]),
        .I1(\rdata[31]_i_6_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[19]_i_4_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[19]_i_5_n_0 ),
        .O(\rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_3 
       (.I0(\rdata[19]_i_6_n_0 ),
        .I1(\rdata[19]_i_7_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[19]_i_8_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[19]_i_9_n_0 ),
        .O(\rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_4 
       (.I0(\SRL_SIG_reg[0][31]_0 [19]),
        .I1(\SRL_SIG_reg[0][31] [19]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[19] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR2C1_reg_n_0_[19] ),
        .O(\rdata[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_5 
       (.I0(\int_C_YR2C0_reg_n_0_[19] ),
        .I1(\int_C_YR1C2_reg_n_0_[19] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR1C1_reg_n_0_[19] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR1C0_reg_n_0_[19] ),
        .O(\rdata[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_6 
       (.I0(\int_C_YR0C2_reg_n_0_[19] ),
        .I1(\int_C_YR0C1_reg_n_0_[19] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR0C0_reg_n_0_[19] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR2C2_reg_n_0_[19] ),
        .O(\rdata[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_7 
       (.I0(\int_C_XR2C1_reg_n_0_[19] ),
        .I1(\int_C_XR2C0_reg_n_0_[19] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR1C2_reg_n_0_[19] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR1C1_reg_n_0_[19] ),
        .O(\rdata[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_8 
       (.I0(\int_C_XR1C0_reg_n_0_[19] ),
        .I1(\int_C_XR0C2_reg_n_0_[19] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR0C1_reg_n_0_[19] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR0C0_reg_n_0_[19] ),
        .O(\rdata[19]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[19]_i_9 
       (.I0(\int_rows_reg_n_0_[19] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg_n_0_[19] ),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[19]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[7]),
        .I1(\rdata[1]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[2]),
        .I3(\rdata_reg[1]_i_3_n_0 ),
        .I4(\rdata[1]_i_4_n_0 ),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_10 
       (.I0(\SRL_SIG_reg[0][7]_2 [1]),
        .I1(\SRL_SIG_reg[0][7]_1 [1]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_0 [1]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7] [1]),
        .O(\rdata[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_11 
       (.I0(\SRL_SIG_reg[0][7]_6 [1]),
        .I1(\SRL_SIG_reg[0][7]_5 [1]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_4 [1]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_3 [1]),
        .O(\rdata[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_12 
       (.I0(\SRL_SIG_reg[0][7]_10 [1]),
        .I1(\SRL_SIG_reg[0][7]_9 [1]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_8 [1]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_7 [1]),
        .O(\rdata[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000230020)) 
    \rdata[1]_i_2 
       (.I0(p_0_in),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(s_axi_CONTROL_BUS_ARADDR[5]),
        .I4(int_ap_done),
        .I5(s_axi_CONTROL_BUS_ARADDR[6]),
        .O(\rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \rdata[1]_i_4 
       (.I0(\rdata_reg[0]_0 ),
        .I1(Q[1]),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[1]_i_7_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[1]_i_8_n_0 ),
        .O(\rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_7 
       (.I0(\SRL_SIG_reg[0][31]_0 [1]),
        .I1(\SRL_SIG_reg[0][31] [1]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[1] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_15 [1]),
        .O(\rdata[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_8 
       (.I0(\SRL_SIG_reg[0][7]_14 [1]),
        .I1(\SRL_SIG_reg[0][7]_13 [1]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_12 [1]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_11 [1]),
        .O(\rdata[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata[1]_i_9 
       (.I0(\int_cols_reg[10]_0 [1]),
        .I1(\int_rows_reg[10]_0 [1]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(p_1_in),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .O(\rdata[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[20]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[20]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[20]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
    \rdata[20]_i_2 
       (.I0(Q[20]),
        .I1(\rdata[31]_i_6_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[20]_i_4_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[20]_i_5_n_0 ),
        .O(\rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_3 
       (.I0(\rdata[20]_i_6_n_0 ),
        .I1(\rdata[20]_i_7_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[20]_i_8_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[20]_i_9_n_0 ),
        .O(\rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_4 
       (.I0(\SRL_SIG_reg[0][31]_0 [20]),
        .I1(\SRL_SIG_reg[0][31] [20]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[20] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR2C1_reg_n_0_[20] ),
        .O(\rdata[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_5 
       (.I0(\int_C_YR2C0_reg_n_0_[20] ),
        .I1(\int_C_YR1C2_reg_n_0_[20] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR1C1_reg_n_0_[20] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR1C0_reg_n_0_[20] ),
        .O(\rdata[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_6 
       (.I0(\int_C_YR0C2_reg_n_0_[20] ),
        .I1(\int_C_YR0C1_reg_n_0_[20] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR0C0_reg_n_0_[20] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR2C2_reg_n_0_[20] ),
        .O(\rdata[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_7 
       (.I0(\int_C_XR2C1_reg_n_0_[20] ),
        .I1(\int_C_XR2C0_reg_n_0_[20] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR1C2_reg_n_0_[20] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR1C1_reg_n_0_[20] ),
        .O(\rdata[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_8 
       (.I0(\int_C_XR1C0_reg_n_0_[20] ),
        .I1(\int_C_XR0C2_reg_n_0_[20] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR0C1_reg_n_0_[20] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR0C0_reg_n_0_[20] ),
        .O(\rdata[20]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[20]_i_9 
       (.I0(\int_rows_reg_n_0_[20] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg_n_0_[20] ),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[20]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[21]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[21]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[21]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
    \rdata[21]_i_2 
       (.I0(Q[21]),
        .I1(\rdata[31]_i_6_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[21]_i_4_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[21]_i_5_n_0 ),
        .O(\rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_3 
       (.I0(\rdata[21]_i_6_n_0 ),
        .I1(\rdata[21]_i_7_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[21]_i_8_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[21]_i_9_n_0 ),
        .O(\rdata[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_4 
       (.I0(\SRL_SIG_reg[0][31]_0 [21]),
        .I1(\SRL_SIG_reg[0][31] [21]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[21] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR2C1_reg_n_0_[21] ),
        .O(\rdata[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_5 
       (.I0(\int_C_YR2C0_reg_n_0_[21] ),
        .I1(\int_C_YR1C2_reg_n_0_[21] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR1C1_reg_n_0_[21] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR1C0_reg_n_0_[21] ),
        .O(\rdata[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_6 
       (.I0(\int_C_YR0C2_reg_n_0_[21] ),
        .I1(\int_C_YR0C1_reg_n_0_[21] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR0C0_reg_n_0_[21] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR2C2_reg_n_0_[21] ),
        .O(\rdata[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_7 
       (.I0(\int_C_XR2C1_reg_n_0_[21] ),
        .I1(\int_C_XR2C0_reg_n_0_[21] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR1C2_reg_n_0_[21] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR1C1_reg_n_0_[21] ),
        .O(\rdata[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_8 
       (.I0(\int_C_XR1C0_reg_n_0_[21] ),
        .I1(\int_C_XR0C2_reg_n_0_[21] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR0C1_reg_n_0_[21] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR0C0_reg_n_0_[21] ),
        .O(\rdata[21]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[21]_i_9 
       (.I0(\int_rows_reg_n_0_[21] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg_n_0_[21] ),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[21]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[22]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[22]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[22]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
    \rdata[22]_i_2 
       (.I0(Q[22]),
        .I1(\rdata[31]_i_6_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[22]_i_4_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[22]_i_5_n_0 ),
        .O(\rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_3 
       (.I0(\rdata[22]_i_6_n_0 ),
        .I1(\rdata[22]_i_7_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[22]_i_8_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[22]_i_9_n_0 ),
        .O(\rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_4 
       (.I0(\SRL_SIG_reg[0][31]_0 [22]),
        .I1(\SRL_SIG_reg[0][31] [22]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[22] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR2C1_reg_n_0_[22] ),
        .O(\rdata[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_5 
       (.I0(\int_C_YR2C0_reg_n_0_[22] ),
        .I1(\int_C_YR1C2_reg_n_0_[22] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR1C1_reg_n_0_[22] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR1C0_reg_n_0_[22] ),
        .O(\rdata[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_6 
       (.I0(\int_C_YR0C2_reg_n_0_[22] ),
        .I1(\int_C_YR0C1_reg_n_0_[22] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR0C0_reg_n_0_[22] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR2C2_reg_n_0_[22] ),
        .O(\rdata[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_7 
       (.I0(\int_C_XR2C1_reg_n_0_[22] ),
        .I1(\int_C_XR2C0_reg_n_0_[22] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR1C2_reg_n_0_[22] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR1C1_reg_n_0_[22] ),
        .O(\rdata[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_8 
       (.I0(\int_C_XR1C0_reg_n_0_[22] ),
        .I1(\int_C_XR0C2_reg_n_0_[22] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR0C1_reg_n_0_[22] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR0C0_reg_n_0_[22] ),
        .O(\rdata[22]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[22]_i_9 
       (.I0(\int_rows_reg_n_0_[22] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg_n_0_[22] ),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[22]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[23]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[23]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[23]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
    \rdata[23]_i_2 
       (.I0(Q[23]),
        .I1(\rdata[31]_i_6_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[23]_i_4_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[23]_i_5_n_0 ),
        .O(\rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_3 
       (.I0(\rdata[23]_i_6_n_0 ),
        .I1(\rdata[23]_i_7_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[23]_i_8_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[23]_i_9_n_0 ),
        .O(\rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_4 
       (.I0(\SRL_SIG_reg[0][31]_0 [23]),
        .I1(\SRL_SIG_reg[0][31] [23]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[23] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR2C1_reg_n_0_[23] ),
        .O(\rdata[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_5 
       (.I0(\int_C_YR2C0_reg_n_0_[23] ),
        .I1(\int_C_YR1C2_reg_n_0_[23] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR1C1_reg_n_0_[23] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR1C0_reg_n_0_[23] ),
        .O(\rdata[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_6 
       (.I0(\int_C_YR0C2_reg_n_0_[23] ),
        .I1(\int_C_YR0C1_reg_n_0_[23] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR0C0_reg_n_0_[23] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR2C2_reg_n_0_[23] ),
        .O(\rdata[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_7 
       (.I0(\int_C_XR2C1_reg_n_0_[23] ),
        .I1(\int_C_XR2C0_reg_n_0_[23] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR1C2_reg_n_0_[23] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR1C1_reg_n_0_[23] ),
        .O(\rdata[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_8 
       (.I0(\int_C_XR1C0_reg_n_0_[23] ),
        .I1(\int_C_XR0C2_reg_n_0_[23] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR0C1_reg_n_0_[23] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR0C0_reg_n_0_[23] ),
        .O(\rdata[23]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[23]_i_9 
       (.I0(\int_rows_reg_n_0_[23] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg_n_0_[23] ),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[24]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[24]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[24]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
    \rdata[24]_i_2 
       (.I0(Q[24]),
        .I1(\rdata[31]_i_6_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[24]_i_4_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[24]_i_5_n_0 ),
        .O(\rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_3 
       (.I0(\rdata[24]_i_6_n_0 ),
        .I1(\rdata[24]_i_7_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[24]_i_8_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[24]_i_9_n_0 ),
        .O(\rdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_4 
       (.I0(\SRL_SIG_reg[0][31]_0 [24]),
        .I1(\SRL_SIG_reg[0][31] [24]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[24] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR2C1_reg_n_0_[24] ),
        .O(\rdata[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_5 
       (.I0(\int_C_YR2C0_reg_n_0_[24] ),
        .I1(\int_C_YR1C2_reg_n_0_[24] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR1C1_reg_n_0_[24] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR1C0_reg_n_0_[24] ),
        .O(\rdata[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_6 
       (.I0(\int_C_YR0C2_reg_n_0_[24] ),
        .I1(\int_C_YR0C1_reg_n_0_[24] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR0C0_reg_n_0_[24] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR2C2_reg_n_0_[24] ),
        .O(\rdata[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_7 
       (.I0(\int_C_XR2C1_reg_n_0_[24] ),
        .I1(\int_C_XR2C0_reg_n_0_[24] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR1C2_reg_n_0_[24] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR1C1_reg_n_0_[24] ),
        .O(\rdata[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_8 
       (.I0(\int_C_XR1C0_reg_n_0_[24] ),
        .I1(\int_C_XR0C2_reg_n_0_[24] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR0C1_reg_n_0_[24] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR0C0_reg_n_0_[24] ),
        .O(\rdata[24]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[24]_i_9 
       (.I0(\int_rows_reg_n_0_[24] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg_n_0_[24] ),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[24]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[25]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[25]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[25]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
    \rdata[25]_i_2 
       (.I0(Q[25]),
        .I1(\rdata[31]_i_6_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[25]_i_4_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[25]_i_5_n_0 ),
        .O(\rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_3 
       (.I0(\rdata[25]_i_6_n_0 ),
        .I1(\rdata[25]_i_7_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[25]_i_8_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[25]_i_9_n_0 ),
        .O(\rdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_4 
       (.I0(\SRL_SIG_reg[0][31]_0 [25]),
        .I1(\SRL_SIG_reg[0][31] [25]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[25] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR2C1_reg_n_0_[25] ),
        .O(\rdata[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_5 
       (.I0(\int_C_YR2C0_reg_n_0_[25] ),
        .I1(\int_C_YR1C2_reg_n_0_[25] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR1C1_reg_n_0_[25] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR1C0_reg_n_0_[25] ),
        .O(\rdata[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_6 
       (.I0(\int_C_YR0C2_reg_n_0_[25] ),
        .I1(\int_C_YR0C1_reg_n_0_[25] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR0C0_reg_n_0_[25] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR2C2_reg_n_0_[25] ),
        .O(\rdata[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_7 
       (.I0(\int_C_XR2C1_reg_n_0_[25] ),
        .I1(\int_C_XR2C0_reg_n_0_[25] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR1C2_reg_n_0_[25] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR1C1_reg_n_0_[25] ),
        .O(\rdata[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_8 
       (.I0(\int_C_XR1C0_reg_n_0_[25] ),
        .I1(\int_C_XR0C2_reg_n_0_[25] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR0C1_reg_n_0_[25] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR0C0_reg_n_0_[25] ),
        .O(\rdata[25]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[25]_i_9 
       (.I0(\int_rows_reg_n_0_[25] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg_n_0_[25] ),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[25]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[26]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[26]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[26]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
    \rdata[26]_i_2 
       (.I0(Q[26]),
        .I1(\rdata[31]_i_6_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[26]_i_4_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[26]_i_5_n_0 ),
        .O(\rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_3 
       (.I0(\rdata[26]_i_6_n_0 ),
        .I1(\rdata[26]_i_7_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[26]_i_8_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[26]_i_9_n_0 ),
        .O(\rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_4 
       (.I0(\SRL_SIG_reg[0][31]_0 [26]),
        .I1(\SRL_SIG_reg[0][31] [26]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[26] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR2C1_reg_n_0_[26] ),
        .O(\rdata[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_5 
       (.I0(\int_C_YR2C0_reg_n_0_[26] ),
        .I1(\int_C_YR1C2_reg_n_0_[26] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR1C1_reg_n_0_[26] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR1C0_reg_n_0_[26] ),
        .O(\rdata[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_6 
       (.I0(\int_C_YR0C2_reg_n_0_[26] ),
        .I1(\int_C_YR0C1_reg_n_0_[26] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR0C0_reg_n_0_[26] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR2C2_reg_n_0_[26] ),
        .O(\rdata[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_7 
       (.I0(\int_C_XR2C1_reg_n_0_[26] ),
        .I1(\int_C_XR2C0_reg_n_0_[26] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR1C2_reg_n_0_[26] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR1C1_reg_n_0_[26] ),
        .O(\rdata[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_8 
       (.I0(\int_C_XR1C0_reg_n_0_[26] ),
        .I1(\int_C_XR0C2_reg_n_0_[26] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR0C1_reg_n_0_[26] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR0C0_reg_n_0_[26] ),
        .O(\rdata[26]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[26]_i_9 
       (.I0(\int_rows_reg_n_0_[26] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg_n_0_[26] ),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[26]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[27]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[27]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[27]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
    \rdata[27]_i_2 
       (.I0(Q[27]),
        .I1(\rdata[31]_i_6_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[27]_i_4_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[27]_i_5_n_0 ),
        .O(\rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_3 
       (.I0(\rdata[27]_i_6_n_0 ),
        .I1(\rdata[27]_i_7_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[27]_i_8_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[27]_i_9_n_0 ),
        .O(\rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_4 
       (.I0(\SRL_SIG_reg[0][31]_0 [27]),
        .I1(\SRL_SIG_reg[0][31] [27]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[27] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR2C1_reg_n_0_[27] ),
        .O(\rdata[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_5 
       (.I0(\int_C_YR2C0_reg_n_0_[27] ),
        .I1(\int_C_YR1C2_reg_n_0_[27] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR1C1_reg_n_0_[27] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR1C0_reg_n_0_[27] ),
        .O(\rdata[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_6 
       (.I0(\int_C_YR0C2_reg_n_0_[27] ),
        .I1(\int_C_YR0C1_reg_n_0_[27] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR0C0_reg_n_0_[27] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR2C2_reg_n_0_[27] ),
        .O(\rdata[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_7 
       (.I0(\int_C_XR2C1_reg_n_0_[27] ),
        .I1(\int_C_XR2C0_reg_n_0_[27] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR1C2_reg_n_0_[27] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR1C1_reg_n_0_[27] ),
        .O(\rdata[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_8 
       (.I0(\int_C_XR1C0_reg_n_0_[27] ),
        .I1(\int_C_XR0C2_reg_n_0_[27] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR0C1_reg_n_0_[27] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR0C0_reg_n_0_[27] ),
        .O(\rdata[27]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[27]_i_9 
       (.I0(\int_rows_reg_n_0_[27] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg_n_0_[27] ),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[27]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[28]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[28]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[28]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
    \rdata[28]_i_2 
       (.I0(Q[28]),
        .I1(\rdata[31]_i_6_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[28]_i_4_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[28]_i_5_n_0 ),
        .O(\rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_3 
       (.I0(\rdata[28]_i_6_n_0 ),
        .I1(\rdata[28]_i_7_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[28]_i_8_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[28]_i_9_n_0 ),
        .O(\rdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_4 
       (.I0(\SRL_SIG_reg[0][31]_0 [28]),
        .I1(\SRL_SIG_reg[0][31] [28]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[28] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR2C1_reg_n_0_[28] ),
        .O(\rdata[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_5 
       (.I0(\int_C_YR2C0_reg_n_0_[28] ),
        .I1(\int_C_YR1C2_reg_n_0_[28] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR1C1_reg_n_0_[28] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR1C0_reg_n_0_[28] ),
        .O(\rdata[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_6 
       (.I0(\int_C_YR0C2_reg_n_0_[28] ),
        .I1(\int_C_YR0C1_reg_n_0_[28] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR0C0_reg_n_0_[28] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR2C2_reg_n_0_[28] ),
        .O(\rdata[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_7 
       (.I0(\int_C_XR2C1_reg_n_0_[28] ),
        .I1(\int_C_XR2C0_reg_n_0_[28] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR1C2_reg_n_0_[28] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR1C1_reg_n_0_[28] ),
        .O(\rdata[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_8 
       (.I0(\int_C_XR1C0_reg_n_0_[28] ),
        .I1(\int_C_XR0C2_reg_n_0_[28] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR0C1_reg_n_0_[28] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR0C0_reg_n_0_[28] ),
        .O(\rdata[28]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[28]_i_9 
       (.I0(\int_rows_reg_n_0_[28] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg_n_0_[28] ),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[28]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[29]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[29]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[29]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
    \rdata[29]_i_2 
       (.I0(Q[29]),
        .I1(\rdata[31]_i_6_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[29]_i_4_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[29]_i_5_n_0 ),
        .O(\rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_3 
       (.I0(\rdata[29]_i_6_n_0 ),
        .I1(\rdata[29]_i_7_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[29]_i_8_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[29]_i_9_n_0 ),
        .O(\rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_4 
       (.I0(\SRL_SIG_reg[0][31]_0 [29]),
        .I1(\SRL_SIG_reg[0][31] [29]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[29] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR2C1_reg_n_0_[29] ),
        .O(\rdata[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_5 
       (.I0(\int_C_YR2C0_reg_n_0_[29] ),
        .I1(\int_C_YR1C2_reg_n_0_[29] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR1C1_reg_n_0_[29] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR1C0_reg_n_0_[29] ),
        .O(\rdata[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_6 
       (.I0(\int_C_YR0C2_reg_n_0_[29] ),
        .I1(\int_C_YR0C1_reg_n_0_[29] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR0C0_reg_n_0_[29] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR2C2_reg_n_0_[29] ),
        .O(\rdata[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_7 
       (.I0(\int_C_XR2C1_reg_n_0_[29] ),
        .I1(\int_C_XR2C0_reg_n_0_[29] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR1C2_reg_n_0_[29] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR1C1_reg_n_0_[29] ),
        .O(\rdata[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_8 
       (.I0(\int_C_XR1C0_reg_n_0_[29] ),
        .I1(\int_C_XR0C2_reg_n_0_[29] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR0C1_reg_n_0_[29] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR0C0_reg_n_0_[29] ),
        .O(\rdata[29]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[29]_i_9 
       (.I0(\int_rows_reg_n_0_[29] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg_n_0_[29] ),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[29]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[2]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[7]),
        .I1(\ap_CS_fsm_reg[0]_2 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[2]),
        .I3(\rdata[2]_i_3_n_0 ),
        .I4(\rdata[2]_i_4_n_0 ),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_10 
       (.I0(\SRL_SIG_reg[0][7]_14 [2]),
        .I1(\SRL_SIG_reg[0][7]_13 [2]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_12 [2]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_11 [2]),
        .O(\rdata[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_3 
       (.I0(\rdata[2]_i_5_n_0 ),
        .I1(\rdata[2]_i_6_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[2]_i_7_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[2]_i_8_n_0 ),
        .O(\rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \rdata[2]_i_4 
       (.I0(\rdata_reg[0]_0 ),
        .I1(Q[2]),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[2]_i_9_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[2]_i_10_n_0 ),
        .O(\rdata[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_5 
       (.I0(\SRL_SIG_reg[0][7]_10 [2]),
        .I1(\SRL_SIG_reg[0][7]_9 [2]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_8 [2]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_7 [2]),
        .O(\rdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_6 
       (.I0(\SRL_SIG_reg[0][7]_6 [2]),
        .I1(\SRL_SIG_reg[0][7]_5 [2]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_4 [2]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_3 [2]),
        .O(\rdata[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_7 
       (.I0(\SRL_SIG_reg[0][7]_2 [2]),
        .I1(\SRL_SIG_reg[0][7]_1 [2]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_0 [2]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7] [2]),
        .O(\rdata[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[2]_i_8 
       (.I0(\int_rows_reg[10]_0 [2]),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg[10]_0 [2]),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_9 
       (.I0(\SRL_SIG_reg[0][31]_0 [2]),
        .I1(\SRL_SIG_reg[0][31] [2]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[2] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_15 [2]),
        .O(\rdata[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[30]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[30]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[30]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
    \rdata[30]_i_2 
       (.I0(Q[30]),
        .I1(\rdata[31]_i_6_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[30]_i_4_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[30]_i_5_n_0 ),
        .O(\rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_3 
       (.I0(\rdata[30]_i_6_n_0 ),
        .I1(\rdata[30]_i_7_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[30]_i_8_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[30]_i_9_n_0 ),
        .O(\rdata[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_4 
       (.I0(\SRL_SIG_reg[0][31]_0 [30]),
        .I1(\SRL_SIG_reg[0][31] [30]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[30] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR2C1_reg_n_0_[30] ),
        .O(\rdata[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_5 
       (.I0(\int_C_YR2C0_reg_n_0_[30] ),
        .I1(\int_C_YR1C2_reg_n_0_[30] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR1C1_reg_n_0_[30] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR1C0_reg_n_0_[30] ),
        .O(\rdata[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_6 
       (.I0(\int_C_YR0C2_reg_n_0_[30] ),
        .I1(\int_C_YR0C1_reg_n_0_[30] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR0C0_reg_n_0_[30] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR2C2_reg_n_0_[30] ),
        .O(\rdata[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_7 
       (.I0(\int_C_XR2C1_reg_n_0_[30] ),
        .I1(\int_C_XR2C0_reg_n_0_[30] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR1C2_reg_n_0_[30] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR1C1_reg_n_0_[30] ),
        .O(\rdata[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_8 
       (.I0(\int_C_XR1C0_reg_n_0_[30] ),
        .I1(\int_C_XR0C2_reg_n_0_[30] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR0C1_reg_n_0_[30] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR0C0_reg_n_0_[30] ),
        .O(\rdata[30]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[30]_i_9 
       (.I0(\int_rows_reg_n_0_[30] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg_n_0_[30] ),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[30]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \rdata[31]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[1]),
        .I1(ap_rst_n),
        .I2(s_axi_CONTROL_BUS_ARVALID),
        .I3(s_axi_CONTROL_BUS_RVALID),
        .O(\rdata[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_10 
       (.I0(\int_C_XR2C1_reg_n_0_[31] ),
        .I1(\int_C_XR2C0_reg_n_0_[31] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR1C2_reg_n_0_[31] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR1C1_reg_n_0_[31] ),
        .O(\rdata[31]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_11 
       (.I0(\int_C_XR1C0_reg_n_0_[31] ),
        .I1(\int_C_XR0C2_reg_n_0_[31] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR0C1_reg_n_0_[31] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR0C0_reg_n_0_[31] ),
        .O(\rdata[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[31]_i_12 
       (.I0(\int_rows_reg_n_0_[31] ),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg_n_0_[31] ),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \rdata[31]_i_2 
       (.I0(s_axi_CONTROL_BUS_RVALID),
        .I1(s_axi_CONTROL_BUS_ARVALID),
        .I2(ap_rst_n),
        .O(\rdata[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[31]_i_3 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[31]_i_4_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[31]_i_5_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0F008F8F0F008080)) 
    \rdata[31]_i_4 
       (.I0(Q[31]),
        .I1(\rdata[31]_i_6_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[31]_i_7_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[31]_i_8_n_0 ),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_5 
       (.I0(\rdata[31]_i_9_n_0 ),
        .I1(\rdata[31]_i_10_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[31]_i_11_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[31]_i_12_n_0 ),
        .O(\rdata[31]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[31]_i_6 
       (.I0(s_axi_CONTROL_BUS_ARADDR[3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_7 
       (.I0(\SRL_SIG_reg[0][31]_0 [31]),
        .I1(\SRL_SIG_reg[0][31] [31]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[31] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR2C1_reg_n_0_[31] ),
        .O(\rdata[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_8 
       (.I0(\int_C_YR2C0_reg_n_0_[31] ),
        .I1(\int_C_YR1C2_reg_n_0_[31] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR1C1_reg_n_0_[31] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR1C0_reg_n_0_[31] ),
        .O(\rdata[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_9 
       (.I0(\int_C_YR0C2_reg_n_0_[31] ),
        .I1(\int_C_YR0C1_reg_n_0_[31] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR0C0_reg_n_0_[31] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR2C2_reg_n_0_[31] ),
        .O(\rdata[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[3]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[7]),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[2]),
        .I3(\rdata[3]_i_3_n_0 ),
        .I4(\rdata[3]_i_4_n_0 ),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_10 
       (.I0(\SRL_SIG_reg[0][7]_14 [3]),
        .I1(\SRL_SIG_reg[0][7]_13 [3]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_12 [3]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_11 [3]),
        .O(\rdata[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_3 
       (.I0(\rdata[3]_i_5_n_0 ),
        .I1(\rdata[3]_i_6_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[3]_i_7_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[3]_i_8_n_0 ),
        .O(\rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \rdata[3]_i_4 
       (.I0(\rdata_reg[0]_0 ),
        .I1(Q[3]),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[3]_i_9_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[3]_i_10_n_0 ),
        .O(\rdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_5 
       (.I0(\SRL_SIG_reg[0][7]_10 [3]),
        .I1(\SRL_SIG_reg[0][7]_9 [3]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_8 [3]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_7 [3]),
        .O(\rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_6 
       (.I0(\SRL_SIG_reg[0][7]_6 [3]),
        .I1(\SRL_SIG_reg[0][7]_5 [3]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_4 [3]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_3 [3]),
        .O(\rdata[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_7 
       (.I0(\SRL_SIG_reg[0][7]_2 [3]),
        .I1(\SRL_SIG_reg[0][7]_1 [3]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_0 [3]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7] [3]),
        .O(\rdata[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[3]_i_8 
       (.I0(\int_rows_reg[10]_0 [3]),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg[10]_0 [3]),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_9 
       (.I0(\SRL_SIG_reg[0][31]_0 [3]),
        .I1(\SRL_SIG_reg[0][31] [3]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[3] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_15 [3]),
        .O(\rdata[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[4]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[4]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[4]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \rdata[4]_i_2 
       (.I0(\rdata_reg[0]_0 ),
        .I1(Q[4]),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[4]_i_4_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[4]_i_5_n_0 ),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_3 
       (.I0(\rdata[4]_i_6_n_0 ),
        .I1(\rdata[4]_i_7_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[4]_i_8_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[4]_i_9_n_0 ),
        .O(\rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_4 
       (.I0(\SRL_SIG_reg[0][31]_0 [4]),
        .I1(\SRL_SIG_reg[0][31] [4]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[4] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_15 [4]),
        .O(\rdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_5 
       (.I0(\SRL_SIG_reg[0][7]_14 [4]),
        .I1(\SRL_SIG_reg[0][7]_13 [4]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_12 [4]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_11 [4]),
        .O(\rdata[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_6 
       (.I0(\SRL_SIG_reg[0][7]_10 [4]),
        .I1(\SRL_SIG_reg[0][7]_9 [4]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_8 [4]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_7 [4]),
        .O(\rdata[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_7 
       (.I0(\SRL_SIG_reg[0][7]_6 [4]),
        .I1(\SRL_SIG_reg[0][7]_5 [4]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_4 [4]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_3 [4]),
        .O(\rdata[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_8 
       (.I0(\SRL_SIG_reg[0][7]_2 [4]),
        .I1(\SRL_SIG_reg[0][7]_1 [4]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_0 [4]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7] [4]),
        .O(\rdata[4]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[4]_i_9 
       (.I0(\int_rows_reg[10]_0 [4]),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg[10]_0 [4]),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[5]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[5]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[5]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \rdata[5]_i_2 
       (.I0(\rdata_reg[0]_0 ),
        .I1(Q[5]),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[5]_i_4_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[5]_i_5_n_0 ),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_3 
       (.I0(\rdata[5]_i_6_n_0 ),
        .I1(\rdata[5]_i_7_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[5]_i_8_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[5]_i_9_n_0 ),
        .O(\rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_4 
       (.I0(\SRL_SIG_reg[0][31]_0 [5]),
        .I1(\SRL_SIG_reg[0][31] [5]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[5] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_15 [5]),
        .O(\rdata[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_5 
       (.I0(\SRL_SIG_reg[0][7]_14 [5]),
        .I1(\SRL_SIG_reg[0][7]_13 [5]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_12 [5]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_11 [5]),
        .O(\rdata[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_6 
       (.I0(\SRL_SIG_reg[0][7]_10 [5]),
        .I1(\SRL_SIG_reg[0][7]_9 [5]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_8 [5]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_7 [5]),
        .O(\rdata[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_7 
       (.I0(\SRL_SIG_reg[0][7]_6 [5]),
        .I1(\SRL_SIG_reg[0][7]_5 [5]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_4 [5]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_3 [5]),
        .O(\rdata[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_8 
       (.I0(\SRL_SIG_reg[0][7]_2 [5]),
        .I1(\SRL_SIG_reg[0][7]_1 [5]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_0 [5]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7] [5]),
        .O(\rdata[5]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[5]_i_9 
       (.I0(\int_rows_reg[10]_0 [5]),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg[10]_0 [5]),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[6]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[6]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[6]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \rdata[6]_i_2 
       (.I0(\rdata_reg[0]_0 ),
        .I1(Q[6]),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[6]_i_4_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[6]_i_5_n_0 ),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_3 
       (.I0(\rdata[6]_i_6_n_0 ),
        .I1(\rdata[6]_i_7_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[6]_i_8_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[6]_i_9_n_0 ),
        .O(\rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_4 
       (.I0(\SRL_SIG_reg[0][31]_0 [6]),
        .I1(\SRL_SIG_reg[0][31] [6]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[6] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_15 [6]),
        .O(\rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_5 
       (.I0(\SRL_SIG_reg[0][7]_14 [6]),
        .I1(\SRL_SIG_reg[0][7]_13 [6]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_12 [6]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_11 [6]),
        .O(\rdata[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_6 
       (.I0(\SRL_SIG_reg[0][7]_10 [6]),
        .I1(\SRL_SIG_reg[0][7]_9 [6]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_8 [6]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_7 [6]),
        .O(\rdata[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_7 
       (.I0(\SRL_SIG_reg[0][7]_6 [6]),
        .I1(\SRL_SIG_reg[0][7]_5 [6]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_4 [6]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_3 [6]),
        .O(\rdata[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_8 
       (.I0(\SRL_SIG_reg[0][7]_2 [6]),
        .I1(\SRL_SIG_reg[0][7]_1 [6]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_0 [6]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7] [6]),
        .O(\rdata[6]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[6]_i_9 
       (.I0(\int_rows_reg[10]_0 [6]),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg[10]_0 [6]),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \rdata[7]_i_1 
       (.I0(\rdata[7]_i_2_n_0 ),
        .I1(s_axi_CONTROL_BUS_ARADDR[2]),
        .I2(\rdata[7]_i_3_n_0 ),
        .I3(s_axi_CONTROL_BUS_ARADDR[7]),
        .I4(\rdata[7]_i_4_n_0 ),
        .I5(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_10 
       (.I0(\SRL_SIG_reg[0][7]_14 [7]),
        .I1(\SRL_SIG_reg[0][7]_13 [7]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_12 [7]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_11 [7]),
        .O(\rdata[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \rdata[7]_i_2 
       (.I0(s_axi_CONTROL_BUS_ARADDR[6]),
        .I1(s_axi_CONTROL_BUS_ARADDR[5]),
        .I2(s_axi_CONTROL_BUS_ARADDR[3]),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .I4(int_auto_restart_reg_n_0),
        .I5(s_axi_CONTROL_BUS_ARADDR[7]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_3 
       (.I0(\rdata[7]_i_5_n_0 ),
        .I1(\rdata[7]_i_6_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[7]_i_7_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[7]_i_8_n_0 ),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \rdata[7]_i_4 
       (.I0(\rdata_reg[0]_0 ),
        .I1(Q[7]),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[7]_i_9_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[7]_i_10_n_0 ),
        .O(\rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_5 
       (.I0(\SRL_SIG_reg[0][7]_10 [7]),
        .I1(\SRL_SIG_reg[0][7]_9 [7]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_8 [7]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_7 [7]),
        .O(\rdata[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_6 
       (.I0(\SRL_SIG_reg[0][7]_6 [7]),
        .I1(\SRL_SIG_reg[0][7]_5 [7]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_4 [7]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_3 [7]),
        .O(\rdata[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_7 
       (.I0(\SRL_SIG_reg[0][7]_2 [7]),
        .I1(\SRL_SIG_reg[0][7]_1 [7]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\SRL_SIG_reg[0][7]_0 [7]),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7] [7]),
        .O(\rdata[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[7]_i_8 
       (.I0(\int_rows_reg[10]_0 [7]),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg[10]_0 [7]),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_9 
       (.I0(\SRL_SIG_reg[0][31]_0 [7]),
        .I1(\SRL_SIG_reg[0][31] [7]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[7] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\SRL_SIG_reg[0][7]_15 [7]),
        .O(\rdata[7]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[8]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[8]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[8]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \rdata[8]_i_2 
       (.I0(\rdata_reg[0]_0 ),
        .I1(Q[8]),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[8]_i_4_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[8]_i_5_n_0 ),
        .O(\rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_3 
       (.I0(\rdata[8]_i_6_n_0 ),
        .I1(\rdata[8]_i_7_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[8]_i_8_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[8]_i_9_n_0 ),
        .O(\rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_4 
       (.I0(\SRL_SIG_reg[0][31]_0 [8]),
        .I1(\SRL_SIG_reg[0][31] [8]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[8] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR2C1_reg_n_0_[8] ),
        .O(\rdata[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_5 
       (.I0(\int_C_YR2C0_reg_n_0_[8] ),
        .I1(\int_C_YR1C2_reg_n_0_[8] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR1C1_reg_n_0_[8] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR1C0_reg_n_0_[8] ),
        .O(\rdata[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_6 
       (.I0(\int_C_YR0C2_reg_n_0_[8] ),
        .I1(\int_C_YR0C1_reg_n_0_[8] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR0C0_reg_n_0_[8] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR2C2_reg_n_0_[8] ),
        .O(\rdata[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_7 
       (.I0(\int_C_XR2C1_reg_n_0_[8] ),
        .I1(\int_C_XR2C0_reg_n_0_[8] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR1C2_reg_n_0_[8] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR1C1_reg_n_0_[8] ),
        .O(\rdata[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_8 
       (.I0(\int_C_XR1C0_reg_n_0_[8] ),
        .I1(\int_C_XR0C2_reg_n_0_[8] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR0C1_reg_n_0_[8] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR0C0_reg_n_0_[8] ),
        .O(\rdata[8]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[8]_i_9 
       (.I0(\int_rows_reg[10]_0 [8]),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg[10]_0 [8]),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \rdata[9]_i_1 
       (.I0(s_axi_CONTROL_BUS_ARADDR[2]),
        .I1(\rdata[9]_i_2_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[7]),
        .I3(\rdata[9]_i_3_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[0]),
        .O(\rdata[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8F808F8F8F808080)) 
    \rdata[9]_i_2 
       (.I0(\rdata_reg[0]_0 ),
        .I1(Q[9]),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[9]_i_4_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[9]_i_5_n_0 ),
        .O(\rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_3 
       (.I0(\rdata[9]_i_6_n_0 ),
        .I1(\rdata[9]_i_7_n_0 ),
        .I2(s_axi_CONTROL_BUS_ARADDR[6]),
        .I3(\rdata[9]_i_8_n_0 ),
        .I4(s_axi_CONTROL_BUS_ARADDR[5]),
        .I5(\rdata[9]_i_9_n_0 ),
        .O(\rdata[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_4 
       (.I0(\SRL_SIG_reg[0][31]_0 [9]),
        .I1(\SRL_SIG_reg[0][31] [9]),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR2C2_reg_n_0_[9] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR2C1_reg_n_0_[9] ),
        .O(\rdata[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_5 
       (.I0(\int_C_YR2C0_reg_n_0_[9] ),
        .I1(\int_C_YR1C2_reg_n_0_[9] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR1C1_reg_n_0_[9] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_YR1C0_reg_n_0_[9] ),
        .O(\rdata[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_6 
       (.I0(\int_C_YR0C2_reg_n_0_[9] ),
        .I1(\int_C_YR0C1_reg_n_0_[9] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_YR0C0_reg_n_0_[9] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR2C2_reg_n_0_[9] ),
        .O(\rdata[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_7 
       (.I0(\int_C_XR2C1_reg_n_0_[9] ),
        .I1(\int_C_XR2C0_reg_n_0_[9] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR1C2_reg_n_0_[9] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR1C1_reg_n_0_[9] ),
        .O(\rdata[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_8 
       (.I0(\int_C_XR1C0_reg_n_0_[9] ),
        .I1(\int_C_XR0C2_reg_n_0_[9] ),
        .I2(s_axi_CONTROL_BUS_ARADDR[4]),
        .I3(\int_C_XR0C1_reg_n_0_[9] ),
        .I4(s_axi_CONTROL_BUS_ARADDR[3]),
        .I5(\int_C_XR0C0_reg_n_0_[9] ),
        .O(\rdata[9]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hE200)) 
    \rdata[9]_i_9 
       (.I0(\int_rows_reg[10]_0 [9]),
        .I1(s_axi_CONTROL_BUS_ARADDR[3]),
        .I2(\int_cols_reg[10]_0 [9]),
        .I3(s_axi_CONTROL_BUS_ARADDR[4]),
        .O(\rdata[9]_i_9_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[0]),
        .R(\rdata[31]_i_1_n_0 ));
  MUXF8 \rdata_reg[0]_i_3 
       (.I0(\rdata_reg[0]_i_5_n_0 ),
        .I1(\rdata_reg[0]_i_6_n_0 ),
        .O(\rdata_reg[0]_i_3_n_0 ),
        .S(s_axi_CONTROL_BUS_ARADDR[6]));
  MUXF7 \rdata_reg[0]_i_5 
       (.I0(\rdata[0]_i_9_n_0 ),
        .I1(\rdata[0]_i_10_n_0 ),
        .O(\rdata_reg[0]_i_5_n_0 ),
        .S(s_axi_CONTROL_BUS_ARADDR[5]));
  MUXF7 \rdata_reg[0]_i_6 
       (.I0(\rdata[0]_i_11_n_0 ),
        .I1(\rdata[0]_i_12_n_0 ),
        .O(\rdata_reg[0]_i_6_n_0 ),
        .S(s_axi_CONTROL_BUS_ARADDR[5]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[1]),
        .R(\rdata[31]_i_1_n_0 ));
  MUXF8 \rdata_reg[1]_i_3 
       (.I0(\rdata_reg[1]_i_5_n_0 ),
        .I1(\rdata_reg[1]_i_6_n_0 ),
        .O(\rdata_reg[1]_i_3_n_0 ),
        .S(s_axi_CONTROL_BUS_ARADDR[6]));
  MUXF7 \rdata_reg[1]_i_5 
       (.I0(\rdata[1]_i_9_n_0 ),
        .I1(\rdata[1]_i_10_n_0 ),
        .O(\rdata_reg[1]_i_5_n_0 ),
        .S(s_axi_CONTROL_BUS_ARADDR[5]));
  MUXF7 \rdata_reg[1]_i_6 
       (.I0(\rdata[1]_i_11_n_0 ),
        .I1(\rdata[1]_i_12_n_0 ),
        .O(\rdata_reg[1]_i_6_n_0 ),
        .S(s_axi_CONTROL_BUS_ARADDR[5]));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[2]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[2]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[3]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[3]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[7]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[7]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_CONTROL_BUS_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rstate[0]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \rstate[0]_i_2 
       (.I0(s_axi_CONTROL_BUS_RREADY),
        .I1(s_axi_CONTROL_BUS_RVALID),
        .I2(s_axi_CONTROL_BUS_ARVALID),
        .O(\rstate[0]_i_2_n_0 ));
  FDRE \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_2_n_0 ),
        .Q(s_axi_CONTROL_BUS_RVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CONTROL_BUS_ARREADY_INST_0
       (.I0(ap_rst_n),
        .I1(s_axi_CONTROL_BUS_RVALID),
        .O(s_axi_CONTROL_BUS_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h10)) 
    s_axi_CONTROL_BUS_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(ap_rst_n),
        .O(s_axi_CONTROL_BUS_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CONTROL_BUS_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_CONTROL_BUS_BVALID));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CONTROL_BUS_WREADY_INST_0
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .O(s_axi_CONTROL_BUS_WREADY));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_34_i_i_i_reg_1294[0]_i_10 
       (.I0(\int_rows_reg[10]_0 [2]),
        .I1(\row_i_i_i_reg_380_reg[11] [2]),
        .I2(\row_i_i_i_reg_380_reg[11] [3]),
        .I3(\int_rows_reg[10]_0 [3]),
        .O(\tmp_34_i_i_i_reg_1294[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_34_i_i_i_reg_1294[0]_i_11 
       (.I0(\int_rows_reg[10]_0 [0]),
        .I1(\row_i_i_i_reg_380_reg[11] [0]),
        .I2(\row_i_i_i_reg_380_reg[11] [1]),
        .I3(\int_rows_reg[10]_0 [1]),
        .O(\tmp_34_i_i_i_reg_1294[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_34_i_i_i_reg_1294[0]_i_15 
       (.I0(\int_rows_reg[10]_0 [1]),
        .I1(\row_i_i_i_reg_380_reg[11] [1]),
        .I2(\row_i_i_i_reg_380_reg[11] [0]),
        .I3(\int_rows_reg[10]_0 [0]),
        .O(\tmp_34_i_i_i_reg_1294[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_34_i_i_i_reg_1294[0]_i_5 
       (.I0(\int_rows_reg[10]_0 [8]),
        .I1(\row_i_i_i_reg_380_reg[11] [8]),
        .I2(\row_i_i_i_reg_380_reg[11] [9]),
        .I3(\int_rows_reg[10]_0 [9]),
        .O(DI));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_34_i_i_i_reg_1294[0]_i_8 
       (.I0(\int_rows_reg[10]_0 [6]),
        .I1(\row_i_i_i_reg_380_reg[11] [6]),
        .I2(\row_i_i_i_reg_380_reg[11] [7]),
        .I3(\int_rows_reg[10]_0 [7]),
        .O(\tmp_34_i_i_i_reg_1294[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_34_i_i_i_reg_1294[0]_i_9 
       (.I0(\int_rows_reg[10]_0 [4]),
        .I1(\row_i_i_i_reg_380_reg[11] [4]),
        .I2(\row_i_i_i_reg_380_reg[11] [5]),
        .I3(\int_rows_reg[10]_0 [5]),
        .O(\tmp_34_i_i_i_reg_1294[0]_i_9_n_0 ));
  CARRY4 \tmp_34_i_i_i_reg_1294_reg[0]_i_3 
       (.CI(1'b0),
        .CO({CO,\tmp_34_i_i_i_reg_1294_reg[0]_i_3_n_1 ,\tmp_34_i_i_i_reg_1294_reg[0]_i_3_n_2 ,\tmp_34_i_i_i_reg_1294_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_34_i_i_i_reg_1294[0]_i_8_n_0 ,\tmp_34_i_i_i_reg_1294[0]_i_9_n_0 ,\tmp_34_i_i_i_reg_1294[0]_i_10_n_0 ,\tmp_34_i_i_i_reg_1294[0]_i_11_n_0 }),
        .O(\NLW_tmp_34_i_i_i_reg_1294_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\row_i_i_i_reg_380_reg[7] ,\tmp_34_i_i_i_reg_1294[0]_i_15_n_0 }));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_37_i_i_i_reg_1309[0]_i_10 
       (.I0(\sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2 [10]),
        .I1(\row_i_i_i_reg_380_reg[11] [10]),
        .O(\tmp_37_i_i_i_reg_1309[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    \tmp_37_i_i_i_reg_1309[0]_i_11 
       (.I0(\int_rows_reg[10]_0 [9]),
        .I1(\int_rows_reg[10]_0 [7]),
        .I2(\tmp_37_i_i_i_reg_1309[0]_i_22_n_0 ),
        .I3(\int_rows_reg[10]_0 [6]),
        .I4(\int_rows_reg[10]_0 [8]),
        .I5(\row_i_i_i_reg_380_reg[11] [9]),
        .O(\tmp_37_i_i_i_reg_1309[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \tmp_37_i_i_i_reg_1309[0]_i_12 
       (.I0(\int_rows_reg[10]_0 [8]),
        .I1(\int_rows_reg[10]_0 [6]),
        .I2(\tmp_37_i_i_i_reg_1309[0]_i_22_n_0 ),
        .I3(\int_rows_reg[10]_0 [7]),
        .I4(\row_i_i_i_reg_380_reg[11] [8]),
        .O(\tmp_37_i_i_i_reg_1309[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \tmp_37_i_i_i_reg_1309[0]_i_14 
       (.I0(\int_rows_reg[10]_0 [6]),
        .I1(\tmp_37_i_i_i_reg_1309[0]_i_22_n_0 ),
        .I2(\int_rows_reg[10]_0 [7]),
        .O(\sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2 [7]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_37_i_i_i_reg_1309[0]_i_15 
       (.I0(\tmp_37_i_i_i_reg_1309[0]_i_22_n_0 ),
        .I1(\int_rows_reg[10]_0 [6]),
        .O(\sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2 [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \tmp_37_i_i_i_reg_1309[0]_i_16 
       (.I0(\int_rows_reg[10]_0 [4]),
        .I1(\int_rows_reg[10]_0 [2]),
        .I2(\int_rows_reg[10]_0 [0]),
        .I3(\int_rows_reg[10]_0 [1]),
        .I4(\int_rows_reg[10]_0 [3]),
        .I5(\int_rows_reg[10]_0 [5]),
        .O(\sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2 [5]));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \tmp_37_i_i_i_reg_1309[0]_i_17 
       (.I0(\int_rows_reg[10]_0 [3]),
        .I1(\int_rows_reg[10]_0 [1]),
        .I2(\int_rows_reg[10]_0 [0]),
        .I3(\int_rows_reg[10]_0 [2]),
        .I4(\int_rows_reg[10]_0 [4]),
        .O(\sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2 [4]));
  LUT4 #(
    .INIT(16'hA956)) 
    \tmp_37_i_i_i_reg_1309[0]_i_18 
       (.I0(\int_rows_reg[10]_0 [7]),
        .I1(\tmp_37_i_i_i_reg_1309[0]_i_22_n_0 ),
        .I2(\int_rows_reg[10]_0 [6]),
        .I3(\row_i_i_i_reg_380_reg[11] [7]),
        .O(\tmp_37_i_i_i_reg_1309[0]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_37_i_i_i_reg_1309[0]_i_19 
       (.I0(\int_rows_reg[10]_0 [6]),
        .I1(\tmp_37_i_i_i_reg_1309[0]_i_22_n_0 ),
        .I2(\row_i_i_i_reg_380_reg[11] [6]),
        .O(\tmp_37_i_i_i_reg_1309[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_37_i_i_i_reg_1309[0]_i_20 
       (.I0(\sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2 [5]),
        .I1(\row_i_i_i_reg_380_reg[11] [5]),
        .O(\tmp_37_i_i_i_reg_1309[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    \tmp_37_i_i_i_reg_1309[0]_i_21 
       (.I0(\int_rows_reg[10]_0 [4]),
        .I1(\int_rows_reg[10]_0 [2]),
        .I2(\int_rows_reg[10]_0 [0]),
        .I3(\int_rows_reg[10]_0 [1]),
        .I4(\int_rows_reg[10]_0 [3]),
        .I5(\row_i_i_i_reg_380_reg[11] [4]),
        .O(\tmp_37_i_i_i_reg_1309[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_37_i_i_i_reg_1309[0]_i_22 
       (.I0(\int_rows_reg[10]_0 [4]),
        .I1(\int_rows_reg[10]_0 [2]),
        .I2(\int_rows_reg[10]_0 [0]),
        .I3(\int_rows_reg[10]_0 [1]),
        .I4(\int_rows_reg[10]_0 [3]),
        .I5(\int_rows_reg[10]_0 [5]),
        .O(\tmp_37_i_i_i_reg_1309[0]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_37_i_i_i_reg_1309[0]_i_23 
       (.I0(\int_rows_reg[10]_0 [8]),
        .I1(\int_rows_reg[10]_0 [6]),
        .I2(\tmp_37_i_i_i_reg_1309[0]_i_22_n_0 ),
        .I3(\int_rows_reg[10]_0 [7]),
        .I4(\int_rows_reg[10]_0 [9]),
        .O(\tmp_37_i_i_i_reg_1309[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \tmp_37_i_i_i_reg_1309[0]_i_24 
       (.I0(\int_rows_reg[10]_0 [2]),
        .I1(\int_rows_reg[10]_0 [0]),
        .I2(\int_rows_reg[10]_0 [1]),
        .I3(\int_rows_reg[10]_0 [3]),
        .O(\sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2 [3]));
  LUT3 #(
    .INIT(8'hE1)) 
    \tmp_37_i_i_i_reg_1309[0]_i_25 
       (.I0(\int_rows_reg[10]_0 [1]),
        .I1(\int_rows_reg[10]_0 [0]),
        .I2(\int_rows_reg[10]_0 [2]),
        .O(\sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_37_i_i_i_reg_1309[0]_i_26 
       (.I0(\int_rows_reg[10]_0 [0]),
        .I1(\int_rows_reg[10]_0 [1]),
        .O(\tmp_37_i_i_i_reg_1309[0]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_i_i_i_reg_1309[0]_i_27 
       (.I0(\int_rows_reg[10]_0 [0]),
        .O(\sobel_filter_core_U0/tmp_6_i_fu_445_p2 ));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \tmp_37_i_i_i_reg_1309[0]_i_28 
       (.I0(\int_rows_reg[10]_0 [3]),
        .I1(\int_rows_reg[10]_0 [1]),
        .I2(\int_rows_reg[10]_0 [0]),
        .I3(\int_rows_reg[10]_0 [2]),
        .I4(\row_i_i_i_reg_380_reg[11] [3]),
        .O(\tmp_37_i_i_i_reg_1309[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'hA956)) 
    \tmp_37_i_i_i_reg_1309[0]_i_29 
       (.I0(\int_rows_reg[10]_0 [2]),
        .I1(\int_rows_reg[10]_0 [0]),
        .I2(\int_rows_reg[10]_0 [1]),
        .I3(\row_i_i_i_reg_380_reg[11] [2]),
        .O(\tmp_37_i_i_i_reg_1309[0]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_37_i_i_i_reg_1309[0]_i_30 
       (.I0(\row_i_i_i_reg_380_reg[11] [1]),
        .I1(\int_rows_reg[10]_0 [0]),
        .I2(\int_rows_reg[10]_0 [1]),
        .O(\tmp_37_i_i_i_reg_1309[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_37_i_i_i_reg_1309[0]_i_31 
       (.I0(\int_rows_reg[10]_0 [0]),
        .I1(\row_i_i_i_reg_380_reg[11] [0]),
        .O(\tmp_37_i_i_i_reg_1309[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \tmp_37_i_i_i_reg_1309[0]_i_6 
       (.I0(\int_rows_reg[10]_0 [9]),
        .I1(\int_rows_reg[10]_0 [7]),
        .I2(\tmp_37_i_i_i_reg_1309[0]_i_22_n_0 ),
        .I3(\int_rows_reg[10]_0 [6]),
        .I4(\int_rows_reg[10]_0 [8]),
        .I5(\int_rows_reg[10]_0 [10]),
        .O(\sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2 [10]));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \tmp_37_i_i_i_reg_1309[0]_i_7 
       (.I0(\int_rows_reg[10]_0 [8]),
        .I1(\int_rows_reg[10]_0 [6]),
        .I2(\tmp_37_i_i_i_reg_1309[0]_i_22_n_0 ),
        .I3(\int_rows_reg[10]_0 [7]),
        .I4(\int_rows_reg[10]_0 [9]),
        .O(\sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2 [9]));
  LUT4 #(
    .INIT(16'hFE01)) 
    \tmp_37_i_i_i_reg_1309[0]_i_8 
       (.I0(\int_rows_reg[10]_0 [7]),
        .I1(\tmp_37_i_i_i_reg_1309[0]_i_22_n_0 ),
        .I2(\int_rows_reg[10]_0 [6]),
        .I3(\int_rows_reg[10]_0 [8]),
        .O(\sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2 [8]));
  LUT3 #(
    .INIT(8'h56)) 
    \tmp_37_i_i_i_reg_1309[0]_i_9 
       (.I0(\row_i_i_i_reg_380_reg[11] [11]),
        .I1(\int_rows_reg[10]_0 [10]),
        .I2(\tmp_37_i_i_i_reg_1309[0]_i_23_n_0 ),
        .O(\tmp_37_i_i_i_reg_1309[0]_i_9_n_0 ));
  CARRY4 \tmp_37_i_i_i_reg_1309_reg[0]_i_13 
       (.CI(1'b0),
        .CO({\tmp_37_i_i_i_reg_1309_reg[0]_i_13_n_0 ,\tmp_37_i_i_i_reg_1309_reg[0]_i_13_n_1 ,\tmp_37_i_i_i_reg_1309_reg[0]_i_13_n_2 ,\tmp_37_i_i_i_reg_1309_reg[0]_i_13_n_3 }),
        .CYINIT(1'b1),
        .DI({\sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2 [3:2],\tmp_37_i_i_i_reg_1309[0]_i_26_n_0 ,\sobel_filter_core_U0/tmp_6_i_fu_445_p2 }),
        .O(\NLW_tmp_37_i_i_i_reg_1309_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\tmp_37_i_i_i_reg_1309[0]_i_28_n_0 ,\tmp_37_i_i_i_reg_1309[0]_i_29_n_0 ,\tmp_37_i_i_i_reg_1309[0]_i_30_n_0 ,\tmp_37_i_i_i_reg_1309[0]_i_31_n_0 }));
  CARRY4 \tmp_37_i_i_i_reg_1309_reg[0]_i_2 
       (.CI(\tmp_37_i_i_i_reg_1309_reg[0]_i_3_n_0 ),
        .CO({\NLW_tmp_37_i_i_i_reg_1309_reg[0]_i_2_CO_UNCONNECTED [3:1],\tmp_37_i_i_i_reg_1309_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_37_i_i_i_reg_1309_reg[0]_i_2_O_UNCONNECTED [3:2],\tmp_37_i_i_i_reg_1309_reg[0] ,\NLW_tmp_37_i_i_i_reg_1309_reg[0]_i_2_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\row_i_i_i_reg_380_reg[11]_0 }));
  CARRY4 \tmp_37_i_i_i_reg_1309_reg[0]_i_3 
       (.CI(\tmp_37_i_i_i_reg_1309_reg[0]_i_5_n_0 ),
        .CO({\tmp_37_i_i_i_reg_1309_reg[0]_i_3_n_0 ,\tmp_37_i_i_i_reg_1309_reg[0]_i_3_n_1 ,\tmp_37_i_i_i_reg_1309_reg[0]_i_3_n_2 ,\tmp_37_i_i_i_reg_1309_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\row_i_i_i_reg_380_reg[11] [11],\sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2 [10:8]}),
        .O(\NLW_tmp_37_i_i_i_reg_1309_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_37_i_i_i_reg_1309[0]_i_9_n_0 ,\tmp_37_i_i_i_reg_1309[0]_i_10_n_0 ,\tmp_37_i_i_i_reg_1309[0]_i_11_n_0 ,\tmp_37_i_i_i_reg_1309[0]_i_12_n_0 }));
  CARRY4 \tmp_37_i_i_i_reg_1309_reg[0]_i_5 
       (.CI(\tmp_37_i_i_i_reg_1309_reg[0]_i_13_n_0 ),
        .CO({\tmp_37_i_i_i_reg_1309_reg[0]_i_5_n_0 ,\tmp_37_i_i_i_reg_1309_reg[0]_i_5_n_1 ,\tmp_37_i_i_i_reg_1309_reg[0]_i_5_n_2 ,\tmp_37_i_i_i_reg_1309_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI(\sobel_filter_core_U0/tmp_31_i_i_i_fu_415_p2 [7:4]),
        .O(\NLW_tmp_37_i_i_i_reg_1309_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\tmp_37_i_i_i_reg_1309[0]_i_18_n_0 ,\tmp_37_i_i_i_reg_1309[0]_i_19_n_0 ,\tmp_37_i_i_i_reg_1309[0]_i_20_n_0 ,\tmp_37_i_i_i_reg_1309[0]_i_21_n_0 }));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    \tmp_45_i_i_i_reg_1350[0]_i_10 
       (.I0(\int_cols_reg[10]_0 [9]),
        .I1(\int_cols_reg[10]_0 [7]),
        .I2(\tmp_45_i_i_i_reg_1350_reg[0]_0 ),
        .I3(\int_cols_reg[10]_0 [6]),
        .I4(\int_cols_reg[10]_0 [8]),
        .I5(ADDRBWRADDR[5]),
        .O(\tmp_45_i_i_i_reg_1350[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \tmp_45_i_i_i_reg_1350[0]_i_11 
       (.I0(\int_cols_reg[10]_0 [8]),
        .I1(\int_cols_reg[10]_0 [6]),
        .I2(\tmp_45_i_i_i_reg_1350_reg[0]_0 ),
        .I3(\int_cols_reg[10]_0 [7]),
        .I4(ADDRBWRADDR[4]),
        .O(\tmp_45_i_i_i_reg_1350[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \tmp_45_i_i_i_reg_1350[0]_i_13 
       (.I0(\int_cols_reg[10]_0 [6]),
        .I1(\tmp_45_i_i_i_reg_1350_reg[0]_0 ),
        .I2(\int_cols_reg[10]_0 [7]),
        .O(\sobel_filter_core_U0/tmp_32_i_i_i_fu_429_p2 [7]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_45_i_i_i_reg_1350[0]_i_14 
       (.I0(\tmp_45_i_i_i_reg_1350_reg[0]_0 ),
        .I1(\int_cols_reg[10]_0 [6]),
        .O(\sobel_filter_core_U0/tmp_32_i_i_i_fu_429_p2 [6]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \tmp_45_i_i_i_reg_1350[0]_i_15 
       (.I0(\int_cols_reg[10]_0 [4]),
        .I1(\int_cols_reg[10]_0 [2]),
        .I2(\int_cols_reg[10]_0 [0]),
        .I3(\int_cols_reg[10]_0 [1]),
        .I4(\int_cols_reg[10]_0 [3]),
        .I5(\int_cols_reg[10]_0 [5]),
        .O(\tmp_45_i_i_i_reg_1350_reg[0] [0]));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \tmp_45_i_i_i_reg_1350[0]_i_16 
       (.I0(\int_cols_reg[10]_0 [3]),
        .I1(\int_cols_reg[10]_0 [1]),
        .I2(\int_cols_reg[10]_0 [0]),
        .I3(\int_cols_reg[10]_0 [2]),
        .I4(\int_cols_reg[10]_0 [4]),
        .O(\sobel_filter_core_U0/tmp_32_i_i_i_fu_429_p2 [4]));
  LUT6 #(
    .INIT(64'hA9A9A9565656A956)) 
    \tmp_45_i_i_i_reg_1350[0]_i_17 
       (.I0(\int_cols_reg[10]_0 [7]),
        .I1(\tmp_45_i_i_i_reg_1350_reg[0]_0 ),
        .I2(\int_cols_reg[10]_0 [6]),
        .I3(col_reg_1318_reg[1]),
        .I4(\ap_CS_fsm_reg[2] ),
        .I5(\col_assign_i_reg_391_reg[7] [1]),
        .O(\tmp_45_i_i_i_reg_1350[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA955555556)) 
    \tmp_45_i_i_i_reg_1350[0]_i_20 
       (.I0(\int_cols_reg[10]_0 [4]),
        .I1(\int_cols_reg[10]_0 [2]),
        .I2(\int_cols_reg[10]_0 [0]),
        .I3(\int_cols_reg[10]_0 [1]),
        .I4(\int_cols_reg[10]_0 [3]),
        .I5(ADDRBWRADDR[1]),
        .O(\tmp_45_i_i_i_reg_1350[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_45_i_i_i_reg_1350[0]_i_21 
       (.I0(\int_cols_reg[10]_0 [4]),
        .I1(\int_cols_reg[10]_0 [2]),
        .I2(\int_cols_reg[10]_0 [0]),
        .I3(\int_cols_reg[10]_0 [1]),
        .I4(\int_cols_reg[10]_0 [3]),
        .I5(\int_cols_reg[10]_0 [5]),
        .O(\tmp_45_i_i_i_reg_1350_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_45_i_i_i_reg_1350[0]_i_22 
       (.I0(\int_cols_reg[10]_0 [8]),
        .I1(\int_cols_reg[10]_0 [6]),
        .I2(\tmp_45_i_i_i_reg_1350_reg[0]_0 ),
        .I3(\int_cols_reg[10]_0 [7]),
        .I4(\int_cols_reg[10]_0 [9]),
        .O(\tmp_45_i_i_i_reg_1350_reg[0]_1 ));
  LUT4 #(
    .INIT(16'hFE01)) 
    \tmp_45_i_i_i_reg_1350[0]_i_23 
       (.I0(\int_cols_reg[10]_0 [2]),
        .I1(\int_cols_reg[10]_0 [0]),
        .I2(\int_cols_reg[10]_0 [1]),
        .I3(\int_cols_reg[10]_0 [3]),
        .O(\sobel_filter_core_U0/tmp_32_i_i_i_fu_429_p2 [3]));
  LUT3 #(
    .INIT(8'hE1)) 
    \tmp_45_i_i_i_reg_1350[0]_i_24 
       (.I0(\int_cols_reg[10]_0 [1]),
        .I1(\int_cols_reg[10]_0 [0]),
        .I2(\int_cols_reg[10]_0 [2]),
        .O(\sobel_filter_core_U0/tmp_32_i_i_i_fu_429_p2 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_45_i_i_i_reg_1350[0]_i_25 
       (.I0(\int_cols_reg[10]_0 [0]),
        .I1(\int_cols_reg[10]_0 [1]),
        .O(\tmp_45_i_i_i_reg_1350[0]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_45_i_i_i_reg_1350[0]_i_26 
       (.I0(\int_cols_reg[10]_0 [0]),
        .O(\sobel_filter_core_U0/tmp_3_i_fu_439_p2 ));
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \tmp_45_i_i_i_reg_1350[0]_i_27 
       (.I0(\int_cols_reg[10]_0 [3]),
        .I1(\int_cols_reg[10]_0 [1]),
        .I2(\int_cols_reg[10]_0 [0]),
        .I3(\int_cols_reg[10]_0 [2]),
        .I4(ADDRBWRADDR[0]),
        .O(\tmp_45_i_i_i_reg_1350[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hA9A9A9565656A956)) 
    \tmp_45_i_i_i_reg_1350[0]_i_28 
       (.I0(\int_cols_reg[10]_0 [2]),
        .I1(\int_cols_reg[10]_0 [0]),
        .I2(\int_cols_reg[10]_0 [1]),
        .I3(col_reg_1318_reg[0]),
        .I4(\ap_CS_fsm_reg[2] ),
        .I5(\col_assign_i_reg_391_reg[7] [0]),
        .O(\tmp_45_i_i_i_reg_1350[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \tmp_45_i_i_i_reg_1350[0]_i_5 
       (.I0(\int_cols_reg[10]_0 [9]),
        .I1(\int_cols_reg[10]_0 [7]),
        .I2(\tmp_45_i_i_i_reg_1350_reg[0]_0 ),
        .I3(\int_cols_reg[10]_0 [6]),
        .I4(\int_cols_reg[10]_0 [8]),
        .I5(\int_cols_reg[10]_0 [10]),
        .O(\tmp_45_i_i_i_reg_1350_reg[0] [1]));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \tmp_45_i_i_i_reg_1350[0]_i_6 
       (.I0(\int_cols_reg[10]_0 [8]),
        .I1(\int_cols_reg[10]_0 [6]),
        .I2(\tmp_45_i_i_i_reg_1350_reg[0]_0 ),
        .I3(\int_cols_reg[10]_0 [7]),
        .I4(\int_cols_reg[10]_0 [9]),
        .O(\sobel_filter_core_U0/tmp_32_i_i_i_fu_429_p2 [9]));
  LUT4 #(
    .INIT(16'hFE01)) 
    \tmp_45_i_i_i_reg_1350[0]_i_7 
       (.I0(\int_cols_reg[10]_0 [7]),
        .I1(\tmp_45_i_i_i_reg_1350_reg[0]_0 ),
        .I2(\int_cols_reg[10]_0 [6]),
        .I3(\int_cols_reg[10]_0 [8]),
        .O(\sobel_filter_core_U0/tmp_32_i_i_i_fu_429_p2 [8]));
  CARRY4 \tmp_45_i_i_i_reg_1350_reg[0]_i_1 
       (.CI(\tmp_45_i_i_i_reg_1350_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_45_i_i_i_reg_1350_reg[0]_i_1_CO_UNCONNECTED [3:1],\tmp_45_i_i_i_reg_1350_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_45_i_i_i_reg_1350_reg[0]_i_1_O_UNCONNECTED [3:2],O,\NLW_tmp_45_i_i_i_reg_1350_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\col_reg_1318_reg[11]_0 }));
  CARRY4 \tmp_45_i_i_i_reg_1350_reg[0]_i_12 
       (.CI(1'b0),
        .CO({\tmp_45_i_i_i_reg_1350_reg[0]_i_12_n_0 ,\tmp_45_i_i_i_reg_1350_reg[0]_i_12_n_1 ,\tmp_45_i_i_i_reg_1350_reg[0]_i_12_n_2 ,\tmp_45_i_i_i_reg_1350_reg[0]_i_12_n_3 }),
        .CYINIT(1'b1),
        .DI({\sobel_filter_core_U0/tmp_32_i_i_i_fu_429_p2 [3:2],\tmp_45_i_i_i_reg_1350[0]_i_25_n_0 ,\sobel_filter_core_U0/tmp_3_i_fu_439_p2 }),
        .O(\NLW_tmp_45_i_i_i_reg_1350_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_45_i_i_i_reg_1350[0]_i_27_n_0 ,\tmp_45_i_i_i_reg_1350[0]_i_28_n_0 ,\col_assign_i_reg_391_reg[1] }));
  CARRY4 \tmp_45_i_i_i_reg_1350_reg[0]_i_2 
       (.CI(\tmp_45_i_i_i_reg_1350_reg[0]_i_4_n_0 ),
        .CO({\tmp_45_i_i_i_reg_1350_reg[0]_i_2_n_0 ,\tmp_45_i_i_i_reg_1350_reg[0]_i_2_n_1 ,\tmp_45_i_i_i_reg_1350_reg[0]_i_2_n_2 ,\tmp_45_i_i_i_reg_1350_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\col_assign_i_reg_391_reg[11] ,\tmp_45_i_i_i_reg_1350_reg[0] [1],\sobel_filter_core_U0/tmp_32_i_i_i_fu_429_p2 [9:8]}),
        .O(\NLW_tmp_45_i_i_i_reg_1350_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\col_reg_1318_reg[11] ,\tmp_45_i_i_i_reg_1350[0]_i_10_n_0 ,\tmp_45_i_i_i_reg_1350[0]_i_11_n_0 }));
  CARRY4 \tmp_45_i_i_i_reg_1350_reg[0]_i_4 
       (.CI(\tmp_45_i_i_i_reg_1350_reg[0]_i_12_n_0 ),
        .CO({\tmp_45_i_i_i_reg_1350_reg[0]_i_4_n_0 ,\tmp_45_i_i_i_reg_1350_reg[0]_i_4_n_1 ,\tmp_45_i_i_i_reg_1350_reg[0]_i_4_n_2 ,\tmp_45_i_i_i_reg_1350_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\sobel_filter_core_U0/tmp_32_i_i_i_fu_429_p2 [7:6],\tmp_45_i_i_i_reg_1350_reg[0] [0],\sobel_filter_core_U0/tmp_32_i_i_i_fu_429_p2 [4]}),
        .O(\NLW_tmp_45_i_i_i_reg_1350_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_45_i_i_i_reg_1350[0]_i_17_n_0 ,\int_cols_reg[6]_0 ,\tmp_45_i_i_i_reg_1350[0]_i_20_n_0 }));
  LUT4 #(
    .INIT(16'h0400)) 
    \waddr[7]_i_1 
       (.I0(wstate[1]),
        .I1(s_axi_CONTROL_BUS_AWVALID),
        .I2(wstate[0]),
        .I3(ap_rst_n),
        .O(\waddr[7]_i_1_n_0 ));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(\waddr[7]_i_1_n_0 ),
        .D(s_axi_CONTROL_BUS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(\waddr[7]_i_1_n_0 ),
        .D(s_axi_CONTROL_BUS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(\waddr[7]_i_1_n_0 ),
        .D(s_axi_CONTROL_BUS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(\waddr[7]_i_1_n_0 ),
        .D(s_axi_CONTROL_BUS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(\waddr[7]_i_1_n_0 ),
        .D(s_axi_CONTROL_BUS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(\waddr[7]_i_1_n_0 ),
        .D(s_axi_CONTROL_BUS_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(\waddr[7]_i_1_n_0 ),
        .D(s_axi_CONTROL_BUS_AWADDR[6]),
        .Q(\waddr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(\waddr[7]_i_1_n_0 ),
        .D(s_axi_CONTROL_BUS_AWADDR[7]),
        .Q(\waddr_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h002E)) 
    \wstate[0]_i_1 
       (.I0(s_axi_CONTROL_BUS_AWVALID),
        .I1(wstate[0]),
        .I2(s_axi_CONTROL_BUS_WVALID),
        .I3(wstate[1]),
        .O(\wstate[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h3044)) 
    \wstate[1]_i_1 
       (.I0(s_axi_CONTROL_BUS_BREADY),
        .I1(wstate[1]),
        .I2(s_axi_CONTROL_BUS_WVALID),
        .I3(wstate[0]),
        .O(\wstate[1]_i_1_n_0 ));
  FDRE \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_0 ),
        .Q(wstate[0]),
        .R(ap_rst_n_inv));
  FDRE \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_0 ),
        .Q(wstate[1]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_filter_C_XRibs" *) 
module system_image_filter_0_1_image_filter_C_XRibs
   (\ap_CS_fsm_reg[0] ,
    p,
    B,
    c_invert_channel_full_n,
    C_XR0C1_channel_full_n,
    C_XR0C2_channel_full_n,
    C_XR1C1_channel_full_n,
    C_XR1C0_channel_full_n,
    c_invert_channel_empty_n,
    C_XR0C1_channel_empty_n,
    C_XR0C2_channel_empty_n,
    C_XR1C1_channel_empty_n,
    C_XR1C0_channel_empty_n,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    sobel_filter_core_U0_c_low_thresh_channel_1_read,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Q);
  output \ap_CS_fsm_reg[0] ;
  output p;
  output [7:0]B;
  input c_invert_channel_full_n;
  input C_XR0C1_channel_full_n;
  input C_XR0C2_channel_full_n;
  input C_XR1C1_channel_full_n;
  input C_XR1C0_channel_full_n;
  input c_invert_channel_empty_n;
  input C_XR0C1_channel_empty_n;
  input C_XR0C2_channel_empty_n;
  input C_XR1C1_channel_empty_n;
  input C_XR1C0_channel_empty_n;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input sobel_filter_core_U0_c_low_thresh_channel_1_read;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [7:0]Q;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire C_XR0C0_channel_empty_n;
  wire C_XR0C0_channel_full_n;
  wire C_XR0C1_channel_empty_n;
  wire C_XR0C1_channel_full_n;
  wire C_XR0C2_channel_empty_n;
  wire C_XR0C2_channel_full_n;
  wire C_XR1C0_channel_empty_n;
  wire C_XR1C0_channel_full_n;
  wire C_XR1C1_channel_empty_n;
  wire C_XR1C1_channel_full_n;
  wire [7:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire c_invert_channel_empty_n;
  wire c_invert_channel_full_n;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__1_n_0;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p;
  wire sobel_filter_core_U0_c_low_thresh_channel_1_read;

  system_image_filter_0_1_image_filter_C_XRibs_shiftReg U_image_filter_C_XRibs_ram
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(B),
        .C_XR0C0_channel_full_n(C_XR0C0_channel_full_n),
        .C_XR0C1_channel_full_n(C_XR0C1_channel_full_n),
        .C_XR0C2_channel_full_n(C_XR0C2_channel_full_n),
        .C_XR1C0_channel_full_n(C_XR1C0_channel_full_n),
        .C_XR1C1_channel_full_n(C_XR1C1_channel_full_n),
        .Q(Q),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .ap_clk(ap_clk),
        .c_invert_channel_full_n(c_invert_channel_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ap_CS_fsm[0]_i_5__0 
       (.I0(C_XR0C0_channel_empty_n),
        .I1(c_invert_channel_empty_n),
        .I2(C_XR0C1_channel_empty_n),
        .I3(C_XR0C2_channel_empty_n),
        .I4(C_XR1C1_channel_empty_n),
        .I5(C_XR1C0_channel_empty_n),
        .O(p));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(C_XR0C0_channel_empty_n),
        .I2(C_XR0C0_channel_full_n),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(C_XR0C0_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(C_XR0C0_channel_full_n),
        .I5(C_XR0C0_channel_empty_n),
        .O(internal_full_n_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__1
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(C_XR0C0_channel_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__1 
       (.I0(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I1(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I2(C_XR0C0_channel_empty_n),
        .I3(C_XR0C0_channel_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(C_XR0C0_channel_full_n),
        .I2(C_XR0C0_channel_empty_n),
        .I3(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I4(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_filter_C_XRibs_shiftReg" *) 
module system_image_filter_0_1_image_filter_C_XRibs_shiftReg
   (\ap_CS_fsm_reg[0] ,
    B,
    C_XR0C0_channel_full_n,
    c_invert_channel_full_n,
    C_XR0C1_channel_full_n,
    C_XR0C2_channel_full_n,
    C_XR1C1_channel_full_n,
    C_XR1C0_channel_full_n,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    Q,
    ap_clk);
  output \ap_CS_fsm_reg[0] ;
  output [7:0]B;
  input C_XR0C0_channel_full_n;
  input c_invert_channel_full_n;
  input C_XR0C1_channel_full_n;
  input C_XR0C2_channel_full_n;
  input C_XR1C1_channel_full_n;
  input C_XR1C0_channel_full_n;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]Q;
  input ap_clk;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire C_XR0C0_channel_full_n;
  wire C_XR0C1_channel_full_n;
  wire C_XR0C2_channel_full_n;
  wire C_XR1C0_channel_full_n;
  wire C_XR1C1_channel_full_n;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire c_invert_channel_full_n;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(C_XR0C0_channel_full_n),
        .I1(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ap_CS_fsm[0]_i_5 
       (.I0(C_XR0C0_channel_full_n),
        .I1(c_invert_channel_full_n),
        .I2(C_XR0C1_channel_full_n),
        .I3(C_XR0C2_channel_full_n),
        .I4(C_XR1C1_channel_full_n),
        .I5(C_XR1C0_channel_full_n),
        .O(\ap_CS_fsm_reg[0] ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_0_i_i_i_i_reg_1399_reg_i_1
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_0_i_i_i_i_reg_1399_reg_i_2
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_0_i_i_i_i_reg_1399_reg_i_3
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_0_i_i_i_i_reg_1399_reg_i_4
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_0_i_i_i_i_reg_1399_reg_i_5
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_0_i_i_i_i_reg_1399_reg_i_6
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_0_i_i_i_i_reg_1399_reg_i_7
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_0_i_i_i_i_reg_1399_reg_i_8
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "image_filter_C_XRjbC" *) 
module system_image_filter_0_1_image_filter_C_XRjbC
   (C_XR0C1_channel_empty_n,
    C_XR0C1_channel_full_n,
    B,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    sobel_filter_core_U0_c_low_thresh_channel_1_read,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Q);
  output C_XR0C1_channel_empty_n;
  output C_XR0C1_channel_full_n;
  output [7:0]B;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input sobel_filter_core_U0_c_low_thresh_channel_1_read;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [7:0]Q;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire C_XR0C1_channel_empty_n;
  wire C_XR0C1_channel_full_n;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__2_n_0;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire sobel_filter_core_U0_c_low_thresh_channel_1_read;

  system_image_filter_0_1_image_filter_C_XRjbC_shiftReg U_image_filter_C_XRjbC_ram
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(B),
        .Q(Q),
        .ap_clk(ap_clk),
        .internal_full_n_reg(C_XR0C1_channel_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(C_XR0C1_channel_empty_n),
        .I2(C_XR0C1_channel_full_n),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(C_XR0C1_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(C_XR0C1_channel_full_n),
        .I5(C_XR0C1_channel_empty_n),
        .O(internal_full_n_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(C_XR0C1_channel_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__2 
       (.I0(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I1(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I2(C_XR0C1_channel_empty_n),
        .I3(C_XR0C1_channel_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__2 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(C_XR0C1_channel_full_n),
        .I2(C_XR0C1_channel_empty_n),
        .I3(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I4(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_filter_C_XRjbC_shiftReg" *) 
module system_image_filter_0_1_image_filter_C_XRjbC_shiftReg
   (B,
    internal_full_n_reg,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    Q,
    ap_clk);
  output [7:0]B;
  input internal_full_n_reg;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]Q;
  input ap_clk;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp5_i_reg_1440_reg_i_1
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp5_i_reg_1440_reg_i_2
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp5_i_reg_1440_reg_i_3
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp5_i_reg_1440_reg_i_4
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp5_i_reg_1440_reg_i_5
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp5_i_reg_1440_reg_i_6
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp5_i_reg_1440_reg_i_7
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp5_i_reg_1440_reg_i_8
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "image_filter_C_XRkbM" *) 
module system_image_filter_0_1_image_filter_C_XRkbM
   (C_XR0C2_channel_empty_n,
    C_XR0C2_channel_full_n,
    B,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    sobel_filter_core_U0_c_low_thresh_channel_1_read,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Q);
  output C_XR0C2_channel_empty_n;
  output C_XR0C2_channel_full_n;
  output [7:0]B;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input sobel_filter_core_U0_c_low_thresh_channel_1_read;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [7:0]Q;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire C_XR0C2_channel_empty_n;
  wire C_XR0C2_channel_full_n;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__3_n_0;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire sobel_filter_core_U0_c_low_thresh_channel_1_read;

  system_image_filter_0_1_image_filter_C_XRkbM_shiftReg U_image_filter_C_XRkbM_ram
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(B),
        .Q(Q),
        .ap_clk(ap_clk),
        .internal_full_n_reg(C_XR0C2_channel_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(C_XR0C2_channel_empty_n),
        .I2(C_XR0C2_channel_full_n),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(C_XR0C2_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(C_XR0C2_channel_full_n),
        .I5(C_XR0C2_channel_empty_n),
        .O(internal_full_n_i_1__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__3
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(C_XR0C2_channel_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__3 
       (.I0(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I1(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I2(C_XR0C2_channel_empty_n),
        .I3(C_XR0C2_channel_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(C_XR0C2_channel_full_n),
        .I2(C_XR0C2_channel_empty_n),
        .I3(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I4(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_filter_C_XRkbM_shiftReg" *) 
module system_image_filter_0_1_image_filter_C_XRkbM_shiftReg
   (B,
    internal_full_n_reg,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    Q,
    ap_clk);
  output [7:0]B;
  input internal_full_n_reg;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]Q;
  input ap_clk;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_1
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_2
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_3
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_4
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_5
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_6
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_7
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_8
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "image_filter_C_XRlbW" *) 
module system_image_filter_0_1_image_filter_C_XRlbW
   (C_XR1C0_channel_empty_n,
    C_XR1C0_channel_full_n,
    B,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    sobel_filter_core_U0_c_low_thresh_channel_1_read,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Q);
  output C_XR1C0_channel_empty_n;
  output C_XR1C0_channel_full_n;
  output [7:0]B;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input sobel_filter_core_U0_c_low_thresh_channel_1_read;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [7:0]Q;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire C_XR1C0_channel_empty_n;
  wire C_XR1C0_channel_full_n;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__4_n_0;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire sobel_filter_core_U0_c_low_thresh_channel_1_read;

  system_image_filter_0_1_image_filter_C_XRlbW_shiftReg U_image_filter_C_XRlbW_ram
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(B),
        .Q(Q),
        .ap_clk(ap_clk),
        .internal_full_n_reg(C_XR1C0_channel_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(C_XR1C0_channel_empty_n),
        .I2(C_XR1C0_channel_full_n),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(C_XR1C0_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(C_XR1C0_channel_full_n),
        .I5(C_XR1C0_channel_empty_n),
        .O(internal_full_n_i_1__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__4
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(C_XR1C0_channel_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__4 
       (.I0(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I1(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I2(C_XR1C0_channel_empty_n),
        .I3(C_XR1C0_channel_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(C_XR1C0_channel_full_n),
        .I2(C_XR1C0_channel_empty_n),
        .I3(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I4(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_filter_C_XRlbW_shiftReg" *) 
module system_image_filter_0_1_image_filter_C_XRlbW_shiftReg
   (B,
    internal_full_n_reg,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    Q,
    ap_clk);
  output [7:0]B;
  input internal_full_n_reg;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]Q;
  input ap_clk;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp7_i_reg_1445_reg_i_1
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp7_i_reg_1445_reg_i_2
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp7_i_reg_1445_reg_i_3
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp7_i_reg_1445_reg_i_4
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp7_i_reg_1445_reg_i_5
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp7_i_reg_1445_reg_i_6
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp7_i_reg_1445_reg_i_7
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp7_i_reg_1445_reg_i_8
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "image_filter_C_XRmb6" *) 
module system_image_filter_0_1_image_filter_C_XRmb6
   (C_XR1C1_channel_empty_n,
    C_XR1C1_channel_full_n,
    B,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    sobel_filter_core_U0_c_low_thresh_channel_1_read,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Q);
  output C_XR1C1_channel_empty_n;
  output C_XR1C1_channel_full_n;
  output [7:0]B;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input sobel_filter_core_U0_c_low_thresh_channel_1_read;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [7:0]Q;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire C_XR1C1_channel_empty_n;
  wire C_XR1C1_channel_full_n;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__5_n_0;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire sobel_filter_core_U0_c_low_thresh_channel_1_read;

  system_image_filter_0_1_image_filter_C_XRmb6_shiftReg U_image_filter_C_XRmb6_ram
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(B),
        .Q(Q),
        .ap_clk(ap_clk),
        .internal_full_n_reg(C_XR1C1_channel_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(C_XR1C1_channel_empty_n),
        .I2(C_XR1C1_channel_full_n),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(C_XR1C1_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__5
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(C_XR1C1_channel_full_n),
        .I5(C_XR1C1_channel_empty_n),
        .O(internal_full_n_i_1__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__5
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(C_XR1C1_channel_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__5 
       (.I0(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I1(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I2(C_XR1C1_channel_empty_n),
        .I3(C_XR1C1_channel_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(C_XR1C1_channel_full_n),
        .I2(C_XR1C1_channel_empty_n),
        .I3(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I4(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_filter_C_XRmb6_shiftReg" *) 
module system_image_filter_0_1_image_filter_C_XRmb6_shiftReg
   (B,
    internal_full_n_reg,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    Q,
    ap_clk);
  output [7:0]B;
  input internal_full_n_reg;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]Q;
  input ap_clk;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_1_1_i_i_i_i_reg_1409_reg_i_1
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_1_1_i_i_i_i_reg_1409_reg_i_2
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_1_1_i_i_i_i_reg_1409_reg_i_3
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_1_1_i_i_i_i_reg_1409_reg_i_4
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_1_1_i_i_i_i_reg_1409_reg_i_5
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_1_1_i_i_i_i_reg_1409_reg_i_6
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_1_1_i_i_i_i_reg_1409_reg_i_7
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_1_1_i_i_i_i_reg_1409_reg_i_8
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "image_filter_C_XRncg" *) 
module system_image_filter_0_1_image_filter_C_XRncg
   (C_XR1C2_channel_empty_n,
    C_XR1C2_channel_full_n,
    B,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    sobel_filter_core_U0_c_low_thresh_channel_1_read,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Q);
  output C_XR1C2_channel_empty_n;
  output C_XR1C2_channel_full_n;
  output [7:0]B;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input sobel_filter_core_U0_c_low_thresh_channel_1_read;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [7:0]Q;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire C_XR1C2_channel_empty_n;
  wire C_XR1C2_channel_full_n;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__6_n_0;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire sobel_filter_core_U0_c_low_thresh_channel_1_read;

  system_image_filter_0_1_image_filter_C_XRncg_shiftReg U_image_filter_C_XRncg_ram
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(B),
        .Q(Q),
        .ap_clk(ap_clk),
        .internal_full_n_reg(C_XR1C2_channel_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(C_XR1C2_channel_empty_n),
        .I2(C_XR1C2_channel_full_n),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(C_XR1C2_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__6
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(C_XR1C2_channel_full_n),
        .I5(C_XR1C2_channel_empty_n),
        .O(internal_full_n_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__6
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(C_XR1C2_channel_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__6 
       (.I0(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I1(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I2(C_XR1C2_channel_empty_n),
        .I3(C_XR1C2_channel_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(C_XR1C2_channel_full_n),
        .I2(C_XR1C2_channel_empty_n),
        .I3(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I4(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_filter_C_XRncg_shiftReg" *) 
module system_image_filter_0_1_image_filter_C_XRncg_shiftReg
   (B,
    internal_full_n_reg,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    Q,
    ap_clk);
  output [7:0]B;
  input internal_full_n_reg;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]Q;
  input ap_clk;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__5 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_1__0
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_2__0
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_3__0
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_4__0
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_5__0
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_6__0
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_7__0
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_8__0
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "image_filter_C_XRocq" *) 
module system_image_filter_0_1_image_filter_C_XRocq
   (C_XR2C0_channel_empty_n,
    C_XR2C0_channel_full_n,
    B,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    sobel_filter_core_U0_c_low_thresh_channel_1_read,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Q);
  output C_XR2C0_channel_empty_n;
  output C_XR2C0_channel_full_n;
  output [7:0]B;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input sobel_filter_core_U0_c_low_thresh_channel_1_read;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [7:0]Q;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire C_XR2C0_channel_empty_n;
  wire C_XR2C0_channel_full_n;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__7_n_0;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire sobel_filter_core_U0_c_low_thresh_channel_1_read;

  system_image_filter_0_1_image_filter_C_XRocq_shiftReg U_image_filter_C_XRocq_ram
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(B),
        .Q(Q),
        .ap_clk(ap_clk),
        .internal_full_n_reg(C_XR2C0_channel_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(C_XR2C0_channel_empty_n),
        .I2(C_XR2C0_channel_full_n),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(C_XR2C0_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__7
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(C_XR2C0_channel_full_n),
        .I5(C_XR2C0_channel_empty_n),
        .O(internal_full_n_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__7
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(C_XR2C0_channel_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__7 
       (.I0(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I1(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I2(C_XR2C0_channel_empty_n),
        .I3(C_XR2C0_channel_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(C_XR2C0_channel_full_n),
        .I2(C_XR2C0_channel_empty_n),
        .I3(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I4(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_filter_C_XRocq_shiftReg" *) 
module system_image_filter_0_1_image_filter_C_XRocq_shiftReg
   (B,
    internal_full_n_reg,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    Q,
    ap_clk);
  output [7:0]B;
  input internal_full_n_reg;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]Q;
  input ap_clk;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__6 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_1__1
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_2__1
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_3__1
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_4__1
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_5__1
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_6__1
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_7__1
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_8__1
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "image_filter_C_XRpcA" *) 
module system_image_filter_0_1_image_filter_C_XRpcA
   (C_XR2C1_channel_empty_n,
    C_XR2C1_channel_full_n,
    B,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    sobel_filter_core_U0_c_low_thresh_channel_1_read,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Q);
  output C_XR2C1_channel_empty_n;
  output C_XR2C1_channel_full_n;
  output [7:0]B;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input sobel_filter_core_U0_c_low_thresh_channel_1_read;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [7:0]Q;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire C_XR2C1_channel_empty_n;
  wire C_XR2C1_channel_full_n;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__8_n_0;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire sobel_filter_core_U0_c_low_thresh_channel_1_read;

  system_image_filter_0_1_image_filter_C_XRpcA_shiftReg U_image_filter_C_XRpcA_ram
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(B),
        .Q(Q),
        .ap_clk(ap_clk),
        .internal_full_n_reg(C_XR2C1_channel_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(C_XR2C1_channel_empty_n),
        .I2(C_XR2C1_channel_full_n),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(C_XR2C1_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__8
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(C_XR2C1_channel_full_n),
        .I5(C_XR2C1_channel_empty_n),
        .O(internal_full_n_i_1__8_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__8
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(C_XR2C1_channel_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__8 
       (.I0(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I1(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I2(C_XR2C1_channel_empty_n),
        .I3(C_XR2C1_channel_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(C_XR2C1_channel_full_n),
        .I2(C_XR2C1_channel_empty_n),
        .I3(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I4(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_filter_C_XRpcA_shiftReg" *) 
module system_image_filter_0_1_image_filter_C_XRpcA_shiftReg
   (B,
    internal_full_n_reg,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    Q,
    ap_clk);
  output [7:0]B;
  input internal_full_n_reg;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]Q;
  input ap_clk;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__7 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_2_1_i_i_i_i_reg_1419_reg_i_1
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_2_1_i_i_i_i_reg_1419_reg_i_2
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_2_1_i_i_i_i_reg_1419_reg_i_3
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_2_1_i_i_i_i_reg_1419_reg_i_4
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_2_1_i_i_i_i_reg_1419_reg_i_5
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_2_1_i_i_i_i_reg_1419_reg_i_6
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_2_1_i_i_i_i_reg_1419_reg_i_7
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_2_1_i_i_i_i_reg_1419_reg_i_8
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "image_filter_C_XRqcK" *) 
module system_image_filter_0_1_image_filter_C_XRqcK
   (C_XR2C2_channel_empty_n,
    C_XR2C2_channel_full_n,
    B,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    sobel_filter_core_U0_c_low_thresh_channel_1_read,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Q);
  output C_XR2C2_channel_empty_n;
  output C_XR2C2_channel_full_n;
  output [7:0]B;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input sobel_filter_core_U0_c_low_thresh_channel_1_read;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [7:0]Q;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire C_XR2C2_channel_empty_n;
  wire C_XR2C2_channel_full_n;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__9_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__9_n_0;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire sobel_filter_core_U0_c_low_thresh_channel_1_read;

  system_image_filter_0_1_image_filter_C_XRqcK_shiftReg U_image_filter_C_XRqcK_ram
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(B),
        .Q(Q),
        .ap_clk(ap_clk),
        .internal_full_n_reg(C_XR2C2_channel_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__9
       (.I0(ap_rst_n),
        .I1(C_XR2C2_channel_empty_n),
        .I2(C_XR2C2_channel_full_n),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_0),
        .Q(C_XR2C2_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__9
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(C_XR2C2_channel_full_n),
        .I5(C_XR2C2_channel_empty_n),
        .O(internal_full_n_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__9
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_0),
        .Q(C_XR2C2_channel_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__9 
       (.I0(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I1(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I2(C_XR2C2_channel_empty_n),
        .I3(C_XR2C2_channel_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(C_XR2C2_channel_full_n),
        .I2(C_XR2C2_channel_empty_n),
        .I3(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I4(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_filter_C_XRqcK_shiftReg" *) 
module system_image_filter_0_1_image_filter_C_XRqcK_shiftReg
   (B,
    internal_full_n_reg,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    Q,
    ap_clk);
  output [7:0]B;
  input internal_full_n_reg;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]Q;
  input ap_clk;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__8 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_2_2_i_i_i_i_reg_1429_reg_i_10
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_2_2_i_i_i_i_reg_1429_reg_i_3
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_2_2_i_i_i_i_reg_1429_reg_i_4
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_2_2_i_i_i_i_reg_1429_reg_i_5
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_2_2_i_i_i_i_reg_1429_reg_i_6
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_2_2_i_i_i_i_reg_1429_reg_i_7
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_2_2_i_i_i_i_reg_1429_reg_i_8
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_37_2_2_i_i_i_i_reg_1429_reg_i_9
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[1]));
endmodule

(* ORIG_REF_NAME = "image_filter_C_YRrcU" *) 
module system_image_filter_0_1_image_filter_C_YRrcU
   (C_YR0C0_channel_empty_n,
    C_YR0C0_channel_full_n,
    B,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    sobel_filter_core_U0_c_low_thresh_channel_1_read,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Q);
  output C_YR0C0_channel_empty_n;
  output C_YR0C0_channel_full_n;
  output [7:0]B;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input sobel_filter_core_U0_c_low_thresh_channel_1_read;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [7:0]Q;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire C_YR0C0_channel_empty_n;
  wire C_YR0C0_channel_full_n;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__10_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__10_n_0;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire sobel_filter_core_U0_c_low_thresh_channel_1_read;

  system_image_filter_0_1_image_filter_C_YRrcU_shiftReg U_image_filter_C_YRrcU_ram
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(B),
        .Q(Q),
        .ap_clk(ap_clk),
        .internal_full_n_reg(C_YR0C0_channel_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__10
       (.I0(ap_rst_n),
        .I1(C_YR0C0_channel_empty_n),
        .I2(C_YR0C0_channel_full_n),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_0),
        .Q(C_YR0C0_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__10
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(C_YR0C0_channel_full_n),
        .I5(C_YR0C0_channel_empty_n),
        .O(internal_full_n_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__10
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_0),
        .Q(C_YR0C0_channel_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__10 
       (.I0(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I1(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I2(C_YR0C0_channel_empty_n),
        .I3(C_YR0C0_channel_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(C_YR0C0_channel_full_n),
        .I2(C_YR0C0_channel_empty_n),
        .I3(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I4(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_filter_C_YRrcU_shiftReg" *) 
module system_image_filter_0_1_image_filter_C_YRrcU_shiftReg
   (B,
    internal_full_n_reg,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    Q,
    ap_clk);
  output [7:0]B;
  input internal_full_n_reg;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]Q;
  input ap_clk;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__9 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_39_0_i_i_i_i_reg_1404_reg_i_1
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_39_0_i_i_i_i_reg_1404_reg_i_2
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_39_0_i_i_i_i_reg_1404_reg_i_3
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_39_0_i_i_i_i_reg_1404_reg_i_4
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_39_0_i_i_i_i_reg_1404_reg_i_5
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_39_0_i_i_i_i_reg_1404_reg_i_6
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_39_0_i_i_i_i_reg_1404_reg_i_7
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_39_0_i_i_i_i_reg_1404_reg_i_8
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "image_filter_C_YRsc4" *) 
module system_image_filter_0_1_image_filter_C_YRsc4
   (C_YR0C1_channel_empty_n,
    C_YR0C1_channel_full_n,
    B,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    sobel_filter_core_U0_c_low_thresh_channel_1_read,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Q);
  output C_YR0C1_channel_empty_n;
  output C_YR0C1_channel_full_n;
  output [7:0]B;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input sobel_filter_core_U0_c_low_thresh_channel_1_read;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [7:0]Q;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire C_YR0C1_channel_empty_n;
  wire C_YR0C1_channel_full_n;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__11_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__11_n_0;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__11_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire sobel_filter_core_U0_c_low_thresh_channel_1_read;

  system_image_filter_0_1_image_filter_C_YRsc4_shiftReg U_image_filter_C_YRsc4_ram
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(B),
        .Q(Q),
        .ap_clk(ap_clk),
        .internal_full_n_reg(C_YR0C1_channel_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__11
       (.I0(ap_rst_n),
        .I1(C_YR0C1_channel_empty_n),
        .I2(C_YR0C1_channel_full_n),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_0),
        .Q(C_YR0C1_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__11
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(C_YR0C1_channel_full_n),
        .I5(C_YR0C1_channel_empty_n),
        .O(internal_full_n_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__11
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_0),
        .Q(C_YR0C1_channel_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__11 
       (.I0(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I1(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I2(C_YR0C1_channel_empty_n),
        .I3(C_YR0C1_channel_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__11 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(C_YR0C1_channel_full_n),
        .I2(C_YR0C1_channel_empty_n),
        .I3(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I4(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__11_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_filter_C_YRsc4_shiftReg" *) 
module system_image_filter_0_1_image_filter_C_YRsc4_shiftReg
   (B,
    internal_full_n_reg,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    Q,
    ap_clk);
  output [7:0]B;
  input internal_full_n_reg;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]Q;
  input ap_clk;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__10 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp12_i_reg_1455_reg_i_1
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp12_i_reg_1455_reg_i_2
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp12_i_reg_1455_reg_i_3
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp12_i_reg_1455_reg_i_4
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp12_i_reg_1455_reg_i_5
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp12_i_reg_1455_reg_i_6
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp12_i_reg_1455_reg_i_7
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp12_i_reg_1455_reg_i_8
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "image_filter_C_YRtde" *) 
module system_image_filter_0_1_image_filter_C_YRtde
   (C_YR0C2_channel_empty_n,
    C_YR0C2_channel_full_n,
    B,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    sobel_filter_core_U0_c_low_thresh_channel_1_read,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Q);
  output C_YR0C2_channel_empty_n;
  output C_YR0C2_channel_full_n;
  output [7:0]B;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input sobel_filter_core_U0_c_low_thresh_channel_1_read;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [7:0]Q;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire C_YR0C2_channel_empty_n;
  wire C_YR0C2_channel_full_n;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__12_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__12_n_0;
  wire \mOutPtr[0]_i_1__12_n_0 ;
  wire \mOutPtr[1]_i_1__12_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire sobel_filter_core_U0_c_low_thresh_channel_1_read;

  system_image_filter_0_1_image_filter_C_YRtde_shiftReg U_image_filter_C_YRtde_ram
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(B),
        .Q(Q),
        .ap_clk(ap_clk),
        .internal_full_n_reg(C_YR0C2_channel_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__12
       (.I0(ap_rst_n),
        .I1(C_YR0C2_channel_empty_n),
        .I2(C_YR0C2_channel_full_n),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_0),
        .Q(C_YR0C2_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__12
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(C_YR0C2_channel_full_n),
        .I5(C_YR0C2_channel_empty_n),
        .O(internal_full_n_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__12
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_0),
        .Q(C_YR0C2_channel_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__12 
       (.I0(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I1(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I2(C_YR0C2_channel_empty_n),
        .I3(C_YR0C2_channel_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(C_YR0C2_channel_full_n),
        .I2(C_YR0C2_channel_empty_n),
        .I3(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I4(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__12_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_filter_C_YRtde_shiftReg" *) 
module system_image_filter_0_1_image_filter_C_YRtde_shiftReg
   (B,
    internal_full_n_reg,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    Q,
    ap_clk);
  output [7:0]B;
  input internal_full_n_reg;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]Q;
  input ap_clk;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__11 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_1__2
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_2__2
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_3__2
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_4__2
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_5__2
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_6__2
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_7__2
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_8__2
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "image_filter_C_YRudo" *) 
module system_image_filter_0_1_image_filter_C_YRudo
   (\ap_CS_fsm_reg[0] ,
    p,
    B,
    C_YR0C2_channel_full_n,
    C_YR0C1_channel_full_n,
    C_YR0C0_channel_full_n,
    C_YR0C2_channel_empty_n,
    C_YR0C1_channel_empty_n,
    C_YR0C0_channel_empty_n,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    sobel_filter_core_U0_c_low_thresh_channel_1_read,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Q);
  output \ap_CS_fsm_reg[0] ;
  output p;
  output [7:0]B;
  input C_YR0C2_channel_full_n;
  input C_YR0C1_channel_full_n;
  input C_YR0C0_channel_full_n;
  input C_YR0C2_channel_empty_n;
  input C_YR0C1_channel_empty_n;
  input C_YR0C0_channel_empty_n;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input sobel_filter_core_U0_c_low_thresh_channel_1_read;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [7:0]Q;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire C_YR0C0_channel_empty_n;
  wire C_YR0C0_channel_full_n;
  wire C_YR0C1_channel_empty_n;
  wire C_YR0C1_channel_full_n;
  wire C_YR0C2_channel_empty_n;
  wire C_YR0C2_channel_full_n;
  wire C_YR1C0_channel_empty_n;
  wire C_YR1C0_channel_full_n;
  wire [7:0]Q;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__13_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__13_n_0;
  wire \mOutPtr[0]_i_1__13_n_0 ;
  wire \mOutPtr[1]_i_1__13_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p;
  wire sobel_filter_core_U0_c_low_thresh_channel_1_read;

  system_image_filter_0_1_image_filter_C_YRudo_shiftReg U_image_filter_C_YRudo_ram
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(B),
        .C_YR1C0_channel_full_n(C_YR1C0_channel_full_n),
        .Q(Q),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[0]_i_6 
       (.I0(C_YR1C0_channel_full_n),
        .I1(C_YR0C2_channel_full_n),
        .I2(C_YR0C1_channel_full_n),
        .I3(C_YR0C0_channel_full_n),
        .O(\ap_CS_fsm_reg[0] ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[0]_i_6__0 
       (.I0(C_YR1C0_channel_empty_n),
        .I1(C_YR0C2_channel_empty_n),
        .I2(C_YR0C1_channel_empty_n),
        .I3(C_YR0C0_channel_empty_n),
        .O(p));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__13
       (.I0(ap_rst_n),
        .I1(C_YR1C0_channel_empty_n),
        .I2(C_YR1C0_channel_full_n),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_0),
        .Q(C_YR1C0_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__13
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(C_YR1C0_channel_full_n),
        .I5(C_YR1C0_channel_empty_n),
        .O(internal_full_n_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__13
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_0),
        .Q(C_YR1C0_channel_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__13 
       (.I0(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I1(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I2(C_YR1C0_channel_empty_n),
        .I3(C_YR1C0_channel_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(C_YR1C0_channel_full_n),
        .I2(C_YR1C0_channel_empty_n),
        .I3(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I4(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__13_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_filter_C_YRudo_shiftReg" *) 
module system_image_filter_0_1_image_filter_C_YRudo_shiftReg
   (B,
    C_YR1C0_channel_full_n,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    Q,
    ap_clk);
  output [7:0]B;
  input C_YR1C0_channel_full_n;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]Q;
  input ap_clk;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire C_YR1C0_channel_full_n;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__12 
       (.I0(C_YR1C0_channel_full_n),
        .I1(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp14_i_reg_1460_reg_i_2
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp14_i_reg_1460_reg_i_3
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp14_i_reg_1460_reg_i_4
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp14_i_reg_1460_reg_i_5
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp14_i_reg_1460_reg_i_6
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp14_i_reg_1460_reg_i_7
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp14_i_reg_1460_reg_i_8
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp14_i_reg_1460_reg_i_9
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "image_filter_C_YRvdy" *) 
module system_image_filter_0_1_image_filter_C_YRvdy
   (C_YR1C1_channel_empty_n,
    C_YR1C1_channel_full_n,
    B,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    sobel_filter_core_U0_c_low_thresh_channel_1_read,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Q);
  output C_YR1C1_channel_empty_n;
  output C_YR1C1_channel_full_n;
  output [7:0]B;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input sobel_filter_core_U0_c_low_thresh_channel_1_read;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [7:0]Q;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire C_YR1C1_channel_empty_n;
  wire C_YR1C1_channel_full_n;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__14_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__14_n_0;
  wire \mOutPtr[0]_i_1__14_n_0 ;
  wire \mOutPtr[1]_i_1__14_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire sobel_filter_core_U0_c_low_thresh_channel_1_read;

  system_image_filter_0_1_image_filter_C_YRvdy_shiftReg U_image_filter_C_YRvdy_ram
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(B),
        .Q(Q),
        .ap_clk(ap_clk),
        .internal_full_n_reg(C_YR1C1_channel_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__14
       (.I0(ap_rst_n),
        .I1(C_YR1C1_channel_empty_n),
        .I2(C_YR1C1_channel_full_n),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_0),
        .Q(C_YR1C1_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__14
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(C_YR1C1_channel_full_n),
        .I5(C_YR1C1_channel_empty_n),
        .O(internal_full_n_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__14
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_0),
        .Q(C_YR1C1_channel_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__14 
       (.I0(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I1(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I2(C_YR1C1_channel_empty_n),
        .I3(C_YR1C1_channel_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__14_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__14 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(C_YR1C1_channel_full_n),
        .I2(C_YR1C1_channel_empty_n),
        .I3(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I4(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__14_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__14_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__14_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_filter_C_YRvdy_shiftReg" *) 
module system_image_filter_0_1_image_filter_C_YRvdy_shiftReg
   (B,
    internal_full_n_reg,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    Q,
    ap_clk);
  output [7:0]B;
  input internal_full_n_reg;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]Q;
  input ap_clk;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__13 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_39_1_1_i_i_i_i_reg_1414_reg_i_1
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_39_1_1_i_i_i_i_reg_1414_reg_i_2
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_39_1_1_i_i_i_i_reg_1414_reg_i_3
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_39_1_1_i_i_i_i_reg_1414_reg_i_4
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_39_1_1_i_i_i_i_reg_1414_reg_i_5
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_39_1_1_i_i_i_i_reg_1414_reg_i_6
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_39_1_1_i_i_i_i_reg_1414_reg_i_7
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_39_1_1_i_i_i_i_reg_1414_reg_i_8
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "image_filter_C_YRwdI" *) 
module system_image_filter_0_1_image_filter_C_YRwdI
   (C_YR1C2_channel_empty_n,
    C_YR1C2_channel_full_n,
    B,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    sobel_filter_core_U0_c_low_thresh_channel_1_read,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Q);
  output C_YR1C2_channel_empty_n;
  output C_YR1C2_channel_full_n;
  output [7:0]B;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input sobel_filter_core_U0_c_low_thresh_channel_1_read;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [7:0]Q;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire C_YR1C2_channel_empty_n;
  wire C_YR1C2_channel_full_n;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__15_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__15_n_0;
  wire \mOutPtr[0]_i_1__15_n_0 ;
  wire \mOutPtr[1]_i_1__15_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire sobel_filter_core_U0_c_low_thresh_channel_1_read;

  system_image_filter_0_1_image_filter_C_YRwdI_shiftReg U_image_filter_C_YRwdI_ram
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(B),
        .Q(Q),
        .ap_clk(ap_clk),
        .internal_full_n_reg(C_YR1C2_channel_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__15
       (.I0(ap_rst_n),
        .I1(C_YR1C2_channel_empty_n),
        .I2(C_YR1C2_channel_full_n),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_0),
        .Q(C_YR1C2_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__15
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(C_YR1C2_channel_full_n),
        .I5(C_YR1C2_channel_empty_n),
        .O(internal_full_n_i_1__15_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__15
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_0),
        .Q(C_YR1C2_channel_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__15 
       (.I0(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I1(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I2(C_YR1C2_channel_empty_n),
        .I3(C_YR1C2_channel_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__15_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__15 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(C_YR1C2_channel_full_n),
        .I2(C_YR1C2_channel_empty_n),
        .I3(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I4(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__15_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__15_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__15_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_filter_C_YRwdI_shiftReg" *) 
module system_image_filter_0_1_image_filter_C_YRwdI_shiftReg
   (B,
    internal_full_n_reg,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    Q,
    ap_clk);
  output [7:0]B;
  input internal_full_n_reg;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]Q;
  input ap_clk;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__14 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_1__3
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_2__3
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_3__3
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_4__3
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_5__3
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_6__3
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_7__3
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_8__3
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "image_filter_C_YRxdS" *) 
module system_image_filter_0_1_image_filter_C_YRxdS
   (C_YR2C0_channel_empty_n,
    C_YR2C0_channel_full_n,
    B,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    sobel_filter_core_U0_c_low_thresh_channel_1_read,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Q);
  output C_YR2C0_channel_empty_n;
  output C_YR2C0_channel_full_n;
  output [7:0]B;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input sobel_filter_core_U0_c_low_thresh_channel_1_read;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [7:0]Q;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire C_YR2C0_channel_empty_n;
  wire C_YR2C0_channel_full_n;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__16_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__16_n_0;
  wire \mOutPtr[0]_i_1__16_n_0 ;
  wire \mOutPtr[1]_i_1__16_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire sobel_filter_core_U0_c_low_thresh_channel_1_read;

  system_image_filter_0_1_image_filter_C_YRxdS_shiftReg U_image_filter_C_YRxdS_ram
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(B),
        .Q(Q),
        .ap_clk(ap_clk),
        .internal_full_n_reg(C_YR2C0_channel_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__16
       (.I0(ap_rst_n),
        .I1(C_YR2C0_channel_empty_n),
        .I2(C_YR2C0_channel_full_n),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__16_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_0),
        .Q(C_YR2C0_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__16
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(C_YR2C0_channel_full_n),
        .I5(C_YR2C0_channel_empty_n),
        .O(internal_full_n_i_1__16_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__16
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_0),
        .Q(C_YR2C0_channel_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__16 
       (.I0(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I1(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I2(C_YR2C0_channel_empty_n),
        .I3(C_YR2C0_channel_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__16_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__16 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(C_YR2C0_channel_full_n),
        .I2(C_YR2C0_channel_empty_n),
        .I3(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I4(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__16_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__16_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__16_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_filter_C_YRxdS_shiftReg" *) 
module system_image_filter_0_1_image_filter_C_YRxdS_shiftReg
   (B,
    internal_full_n_reg,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    Q,
    ap_clk);
  output [7:0]B;
  input internal_full_n_reg;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]Q;
  input ap_clk;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__15 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_1__4
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_2__4
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_3__4
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_4__4
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_5__4
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_6__4
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_7__4
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_8__4
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "image_filter_C_YRyd2" *) 
module system_image_filter_0_1_image_filter_C_YRyd2
   (ap_condition_671,
    ap_condition_245,
    B,
    int_ap_start_reg,
    C_XR2C2_channel_full_n,
    C_XR2C1_channel_full_n,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    C_YR2C0_channel_full_n,
    C_YR1C2_channel_full_n,
    C_YR1C1_channel_full_n,
    int_ap_start_reg_0,
    C_XR2C2_channel_empty_n,
    C_XR2C1_channel_empty_n,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    C_YR2C0_channel_empty_n,
    C_YR1C2_channel_empty_n,
    C_YR1C1_channel_empty_n,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    sobel_filter_core_U0_c_low_thresh_channel_1_read,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Q);
  output ap_condition_671;
  output ap_condition_245;
  output [7:0]B;
  input int_ap_start_reg;
  input C_XR2C2_channel_full_n;
  input C_XR2C1_channel_full_n;
  input internal_full_n_reg_0;
  input internal_full_n_reg_1;
  input C_YR2C0_channel_full_n;
  input C_YR1C2_channel_full_n;
  input C_YR1C1_channel_full_n;
  input int_ap_start_reg_0;
  input C_XR2C2_channel_empty_n;
  input C_XR2C1_channel_empty_n;
  input internal_empty_n_reg_0;
  input internal_empty_n_reg_1;
  input C_YR2C0_channel_empty_n;
  input C_YR1C2_channel_empty_n;
  input C_YR1C1_channel_empty_n;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input sobel_filter_core_U0_c_low_thresh_channel_1_read;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [7:0]Q;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire C_XR2C1_channel_empty_n;
  wire C_XR2C1_channel_full_n;
  wire C_XR2C2_channel_empty_n;
  wire C_XR2C2_channel_full_n;
  wire C_YR1C1_channel_empty_n;
  wire C_YR1C1_channel_full_n;
  wire C_YR1C2_channel_empty_n;
  wire C_YR1C2_channel_full_n;
  wire C_YR2C0_channel_empty_n;
  wire C_YR2C0_channel_full_n;
  wire C_YR2C1_channel_empty_n;
  wire C_YR2C1_channel_full_n;
  wire [7:0]Q;
  wire \ap_CS_fsm[0]_i_3__0_n_0 ;
  wire \ap_CS_fsm[0]_i_3_n_0 ;
  wire ap_clk;
  wire ap_condition_245;
  wire ap_condition_671;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire int_ap_start_reg;
  wire int_ap_start_reg_0;
  wire internal_empty_n_i_1__17_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n;
  wire internal_full_n_i_1__17_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire \mOutPtr[0]_i_1__17_n_0 ;
  wire \mOutPtr[1]_i_1__17_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire sobel_filter_core_U0_c_low_thresh_channel_1_read;

  system_image_filter_0_1_image_filter_C_YRyd2_shiftReg U_image_filter_C_YRyd2_ram
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .B(B),
        .C_YR2C1_channel_full_n(C_YR2C1_channel_full_n),
        .Q(Q),
        .ap_clk(ap_clk),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\ap_CS_fsm[0]_i_3_n_0 ),
        .I1(int_ap_start_reg),
        .I2(C_XR2C2_channel_full_n),
        .I3(C_XR2C1_channel_full_n),
        .I4(internal_full_n_reg_0),
        .I5(internal_full_n_reg_1),
        .O(ap_condition_671));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(\ap_CS_fsm[0]_i_3__0_n_0 ),
        .I1(int_ap_start_reg_0),
        .I2(C_XR2C2_channel_empty_n),
        .I3(C_XR2C1_channel_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(internal_empty_n_reg_1),
        .O(ap_condition_245));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(C_YR2C1_channel_full_n),
        .I1(C_YR2C0_channel_full_n),
        .I2(C_YR1C2_channel_full_n),
        .I3(C_YR1C1_channel_full_n),
        .O(\ap_CS_fsm[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \ap_CS_fsm[0]_i_3__0 
       (.I0(C_YR2C1_channel_empty_n),
        .I1(C_YR2C0_channel_empty_n),
        .I2(C_YR1C2_channel_empty_n),
        .I3(C_YR1C1_channel_empty_n),
        .O(\ap_CS_fsm[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__17
       (.I0(ap_rst_n),
        .I1(C_YR2C1_channel_empty_n),
        .I2(C_YR2C1_channel_full_n),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_0),
        .Q(C_YR2C1_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__17
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(C_YR2C1_channel_full_n),
        .I5(C_YR2C1_channel_empty_n),
        .O(internal_full_n_i_1__17_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__17
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_0),
        .Q(C_YR2C1_channel_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__17 
       (.I0(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I1(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I2(C_YR2C1_channel_empty_n),
        .I3(C_YR2C1_channel_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__17 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(C_YR2C1_channel_full_n),
        .I2(C_YR2C1_channel_empty_n),
        .I3(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I4(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__17_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__17_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__17_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_filter_C_YRyd2_shiftReg" *) 
module system_image_filter_0_1_image_filter_C_YRyd2_shiftReg
   (B,
    C_YR2C1_channel_full_n,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    Q,
    ap_clk);
  output [7:0]B;
  input C_YR2C1_channel_full_n;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]Q;
  input ap_clk;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [7:0]B;
  wire C_YR2C1_channel_full_n;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1__16 
       (.I0(C_YR2C1_channel_full_n),
        .I1(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_39_2_1_i_i_i_i_reg_1424_reg_i_1
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_39_2_1_i_i_i_i_reg_1424_reg_i_2
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_39_2_1_i_i_i_i_reg_1424_reg_i_3
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_39_2_1_i_i_i_i_reg_1424_reg_i_4
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_39_2_1_i_i_i_i_reg_1424_reg_i_5
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_39_2_1_i_i_i_i_reg_1424_reg_i_6
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_39_2_1_i_i_i_i_reg_1424_reg_i_7
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    tmp_39_2_1_i_i_i_i_reg_1424_reg_i_8
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "image_filter_c_hizec" *) 
module system_image_filter_0_1_image_filter_c_hizec
   (c_high_thresh_channe_1_empty_n,
    c_high_thresh_channe_1_full_n,
    D,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    sobel_filter_core_U0_c_low_thresh_channel_1_read,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Q);
  output c_high_thresh_channe_1_empty_n;
  output c_high_thresh_channe_1_full_n;
  output [31:0]D;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input sobel_filter_core_U0_c_low_thresh_channel_1_read;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [31:0]Q;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire c_high_thresh_channe_1_empty_n;
  wire c_high_thresh_channe_1_full_n;
  wire internal_empty_n_i_1__18_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__18_n_0;
  wire \mOutPtr[0]_i_1__18_n_0 ;
  wire \mOutPtr[1]_i_1__18_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire sobel_filter_core_U0_c_low_thresh_channel_1_read;

  system_image_filter_0_1_image_filter_c_hizec_shiftReg U_image_filter_c_hizec_ram
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .internal_full_n_reg(c_high_thresh_channe_1_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__18
       (.I0(ap_rst_n),
        .I1(c_high_thresh_channe_1_empty_n),
        .I2(c_high_thresh_channe_1_full_n),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__18_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_0),
        .Q(c_high_thresh_channe_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__18
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(c_high_thresh_channe_1_full_n),
        .I5(c_high_thresh_channe_1_empty_n),
        .O(internal_full_n_i_1__18_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__18
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_0),
        .Q(c_high_thresh_channe_1_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__18 
       (.I0(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I1(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I2(c_high_thresh_channe_1_empty_n),
        .I3(c_high_thresh_channe_1_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__18_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__18 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(c_high_thresh_channe_1_full_n),
        .I2(c_high_thresh_channe_1_empty_n),
        .I3(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I4(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__18_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__18_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__18_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_filter_c_hizec_shiftReg" *) 
module system_image_filter_0_1_image_filter_c_hizec_shiftReg
   (D,
    internal_full_n_reg,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    Q,
    ap_clk);
  output [31:0]D;
  input internal_full_n_reg;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [31:0]Q;
  input ap_clk;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [31:0]D;
  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_high_thresh_channe_1_reg_1155[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "image_filter_c_inBew" *) 
module system_image_filter_0_1_image_filter_c_inBew
   (\tmp_30_i_i_i_i_reg_1280_reg[0] ,
    \tmp_30_i_i_i_i_reg_1280_reg[0]_0 ,
    c_invert_channel_empty_n,
    c_invert_channel_full_n,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    sobel_filter_core_U0_c_low_thresh_channel_1_read,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Q);
  output \tmp_30_i_i_i_i_reg_1280_reg[0] ;
  output \tmp_30_i_i_i_i_reg_1280_reg[0]_0 ;
  output c_invert_channel_empty_n;
  output c_invert_channel_full_n;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input sobel_filter_core_U0_c_low_thresh_channel_1_read;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [31:0]Q;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire c_invert_channel_empty_n;
  wire c_invert_channel_full_n;
  wire internal_empty_n_i_1__20_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__20_n_0;
  wire \mOutPtr[0]_i_1__20_n_0 ;
  wire \mOutPtr[1]_i_1__20_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_addr;
  wire sobel_filter_core_U0_c_low_thresh_channel_1_read;
  wire \tmp_30_i_i_i_i_reg_1280_reg[0] ;
  wire \tmp_30_i_i_i_i_reg_1280_reg[0]_0 ;

  system_image_filter_0_1_image_filter_c_inBew_shiftReg U_image_filter_c_inBew_ram
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .Q(Q),
        .ap_clk(ap_clk),
        .internal_full_n_reg(c_invert_channel_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .shiftReg_addr(shiftReg_addr),
        .\tmp_30_i_i_i_i_reg_1280_reg[0] (\tmp_30_i_i_i_i_reg_1280_reg[0] ),
        .\tmp_30_i_i_i_i_reg_1280_reg[0]_0 (\tmp_30_i_i_i_i_reg_1280_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__20
       (.I0(ap_rst_n),
        .I1(c_invert_channel_empty_n),
        .I2(c_invert_channel_full_n),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__20_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_0),
        .Q(c_invert_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__20
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(c_invert_channel_full_n),
        .I5(c_invert_channel_empty_n),
        .O(internal_full_n_i_1__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__20
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_0),
        .Q(c_invert_channel_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__20 
       (.I0(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I1(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I2(c_invert_channel_empty_n),
        .I3(c_invert_channel_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__20_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__20 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(c_invert_channel_full_n),
        .I2(c_invert_channel_empty_n),
        .I3(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I4(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__20_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__20_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__20_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_30_i_i_i_i_reg_1280[0]_i_16 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(shiftReg_addr));
endmodule

(* ORIG_REF_NAME = "image_filter_c_inBew_shiftReg" *) 
module system_image_filter_0_1_image_filter_c_inBew_shiftReg
   (\tmp_30_i_i_i_i_reg_1280_reg[0] ,
    \tmp_30_i_i_i_i_reg_1280_reg[0]_0 ,
    shiftReg_addr,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[0] ,
    internal_full_n_reg,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    Q,
    ap_clk);
  output \tmp_30_i_i_i_i_reg_1280_reg[0] ;
  output \tmp_30_i_i_i_i_reg_1280_reg[0]_0 ;
  input shiftReg_addr;
  input \mOutPtr_reg[1] ;
  input \mOutPtr_reg[0] ;
  input internal_full_n_reg;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input [31:0]Q;
  input ap_clk;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_addr;
  wire shiftReg_ce;
  wire \tmp_30_i_i_i_i_reg_1280[0]_i_10_n_0 ;
  wire \tmp_30_i_i_i_i_reg_1280[0]_i_11_n_0 ;
  wire \tmp_30_i_i_i_i_reg_1280[0]_i_12_n_0 ;
  wire \tmp_30_i_i_i_i_reg_1280[0]_i_13_n_0 ;
  wire \tmp_30_i_i_i_i_reg_1280[0]_i_14_n_0 ;
  wire \tmp_30_i_i_i_i_reg_1280[0]_i_15_n_0 ;
  wire \tmp_30_i_i_i_i_reg_1280[0]_i_17_n_0 ;
  wire \tmp_30_i_i_i_i_reg_1280[0]_i_18_n_0 ;
  wire \tmp_30_i_i_i_i_reg_1280[0]_i_19_n_0 ;
  wire \tmp_30_i_i_i_i_reg_1280[0]_i_20_n_0 ;
  wire \tmp_30_i_i_i_i_reg_1280[0]_i_4_n_0 ;
  wire \tmp_30_i_i_i_i_reg_1280[0]_i_5_n_0 ;
  wire \tmp_30_i_i_i_i_reg_1280[0]_i_6_n_0 ;
  wire \tmp_30_i_i_i_i_reg_1280[0]_i_7_n_0 ;
  wire \tmp_30_i_i_i_i_reg_1280[0]_i_8_n_0 ;
  wire \tmp_30_i_i_i_i_reg_1280[0]_i_9_n_0 ;
  wire \tmp_30_i_i_i_i_reg_1280_reg[0] ;
  wire \tmp_30_i_i_i_i_reg_1280_reg[0]_0 ;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__1 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \tmp_30_i_i_i_i_reg_1280[0]_i_10 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [7]),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(\tmp_30_i_i_i_i_reg_1280[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \tmp_30_i_i_i_i_reg_1280[0]_i_11 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(\tmp_30_i_i_i_i_reg_1280[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0AA0C00ACAA)) 
    \tmp_30_i_i_i_i_reg_1280[0]_i_12 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(\tmp_30_i_i_i_i_reg_1280[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \tmp_30_i_i_i_i_reg_1280[0]_i_13 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(\tmp_30_i_i_i_i_reg_1280[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0050035300000000)) 
    \tmp_30_i_i_i_i_reg_1280[0]_i_14 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(shiftReg_addr),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .I4(\SRL_SIG_reg[0]_0 [10]),
        .I5(\tmp_30_i_i_i_i_reg_1280[0]_i_19_n_0 ),
        .O(\tmp_30_i_i_i_i_reg_1280[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0050035300000000)) 
    \tmp_30_i_i_i_i_reg_1280[0]_i_15 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(shiftReg_addr),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .I4(\SRL_SIG_reg[0]_0 [14]),
        .I5(\tmp_30_i_i_i_i_reg_1280[0]_i_20_n_0 ),
        .O(\tmp_30_i_i_i_i_reg_1280[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \tmp_30_i_i_i_i_reg_1280[0]_i_17 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(\SRL_SIG_reg[1]_1 [30]),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [31]),
        .I5(\SRL_SIG_reg[1]_1 [31]),
        .O(\tmp_30_i_i_i_i_reg_1280[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \tmp_30_i_i_i_i_reg_1280[0]_i_18 
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(\SRL_SIG_reg[1]_1 [27]),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [26]),
        .I5(\SRL_SIG_reg[1]_1 [26]),
        .O(\tmp_30_i_i_i_i_reg_1280[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \tmp_30_i_i_i_i_reg_1280[0]_i_19 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(\SRL_SIG_reg[1]_1 [8]),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [9]),
        .I5(\SRL_SIG_reg[1]_1 [9]),
        .O(\tmp_30_i_i_i_i_reg_1280[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_30_i_i_i_i_reg_1280[0]_i_2 
       (.I0(\tmp_30_i_i_i_i_reg_1280[0]_i_4_n_0 ),
        .I1(\tmp_30_i_i_i_i_reg_1280[0]_i_5_n_0 ),
        .I2(\tmp_30_i_i_i_i_reg_1280[0]_i_6_n_0 ),
        .I3(\tmp_30_i_i_i_i_reg_1280[0]_i_7_n_0 ),
        .I4(\tmp_30_i_i_i_i_reg_1280[0]_i_8_n_0 ),
        .I5(\tmp_30_i_i_i_i_reg_1280[0]_i_9_n_0 ),
        .O(\tmp_30_i_i_i_i_reg_1280_reg[0] ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \tmp_30_i_i_i_i_reg_1280[0]_i_20 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(\SRL_SIG_reg[1]_1 [12]),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(\tmp_30_i_i_i_i_reg_1280[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \tmp_30_i_i_i_i_reg_1280[0]_i_3 
       (.I0(\tmp_30_i_i_i_i_reg_1280[0]_i_10_n_0 ),
        .I1(\tmp_30_i_i_i_i_reg_1280[0]_i_11_n_0 ),
        .I2(\tmp_30_i_i_i_i_reg_1280[0]_i_12_n_0 ),
        .I3(\tmp_30_i_i_i_i_reg_1280[0]_i_13_n_0 ),
        .I4(\tmp_30_i_i_i_i_reg_1280[0]_i_14_n_0 ),
        .I5(\tmp_30_i_i_i_i_reg_1280[0]_i_15_n_0 ),
        .O(\tmp_30_i_i_i_i_reg_1280_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \tmp_30_i_i_i_i_reg_1280[0]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(\SRL_SIG_reg[1]_1 [21]),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [20]),
        .I5(\SRL_SIG_reg[1]_1 [20]),
        .O(\tmp_30_i_i_i_i_reg_1280[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \tmp_30_i_i_i_i_reg_1280[0]_i_5 
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(\SRL_SIG_reg[1]_1 [23]),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [22]),
        .I5(\SRL_SIG_reg[1]_1 [22]),
        .O(\tmp_30_i_i_i_i_reg_1280[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \tmp_30_i_i_i_i_reg_1280[0]_i_6 
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(\SRL_SIG_reg[1]_1 [17]),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [16]),
        .I5(\SRL_SIG_reg[1]_1 [16]),
        .O(\tmp_30_i_i_i_i_reg_1280[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \tmp_30_i_i_i_i_reg_1280[0]_i_7 
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(\SRL_SIG_reg[1]_1 [19]),
        .I2(\mOutPtr_reg[1] ),
        .I3(\mOutPtr_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [18]),
        .I5(\SRL_SIG_reg[1]_1 [18]),
        .O(\tmp_30_i_i_i_i_reg_1280[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAFFCAC)) 
    \tmp_30_i_i_i_i_reg_1280[0]_i_8 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(shiftReg_addr),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .I4(\SRL_SIG_reg[0]_0 [29]),
        .I5(\tmp_30_i_i_i_i_reg_1280[0]_i_17_n_0 ),
        .O(\tmp_30_i_i_i_i_reg_1280[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFAFFCAC)) 
    \tmp_30_i_i_i_i_reg_1280[0]_i_9 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(shiftReg_addr),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .I4(\SRL_SIG_reg[0]_0 [25]),
        .I5(\tmp_30_i_i_i_i_reg_1280[0]_i_18_n_0 ),
        .O(\tmp_30_i_i_i_i_reg_1280[0]_i_9_n_0 ));
endmodule

(* ORIG_REF_NAME = "image_filter_c_loAem" *) 
module system_image_filter_0_1_image_filter_c_loAem
   (c_low_thresh_channel_1_empty_n,
    c_low_thresh_channel_1_full_n,
    D,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    sobel_filter_core_U0_c_low_thresh_channel_1_read,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    Q);
  output c_low_thresh_channel_1_empty_n;
  output c_low_thresh_channel_1_full_n;
  output [31:0]D;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input sobel_filter_core_U0_c_low_thresh_channel_1_read;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [31:0]Q;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire c_low_thresh_channel_1_empty_n;
  wire c_low_thresh_channel_1_full_n;
  wire internal_empty_n_i_1__19_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__19_n_0;
  wire \mOutPtr[0]_i_1__19_n_0 ;
  wire \mOutPtr[1]_i_1__19_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire sobel_filter_core_U0_c_low_thresh_channel_1_read;

  system_image_filter_0_1_image_filter_c_loAem_shiftReg U_image_filter_c_loAem_ram
       (.AXIvideo2Mat44_U0_c_low_thresh_channel_1_write(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .internal_full_n_reg(c_low_thresh_channel_1_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__19
       (.I0(ap_rst_n),
        .I1(c_low_thresh_channel_1_empty_n),
        .I2(c_low_thresh_channel_1_full_n),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__19_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_0),
        .Q(c_low_thresh_channel_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__19
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I3(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I4(c_low_thresh_channel_1_full_n),
        .I5(c_low_thresh_channel_1_empty_n),
        .O(internal_full_n_i_1__19_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__19
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_0),
        .Q(c_low_thresh_channel_1_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__19 
       (.I0(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I1(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I2(c_low_thresh_channel_1_empty_n),
        .I3(c_low_thresh_channel_1_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__19_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__19 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(c_low_thresh_channel_1_full_n),
        .I2(c_low_thresh_channel_1_empty_n),
        .I3(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I4(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__19_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__19_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__19_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_filter_c_loAem_shiftReg" *) 
module system_image_filter_0_1_image_filter_c_loAem_shiftReg
   (D,
    internal_full_n_reg,
    AXIvideo2Mat44_U0_c_low_thresh_channel_1_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    Q,
    ap_clk);
  output [31:0]D;
  input internal_full_n_reg;
  input AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [31:0]Q;
  input ap_clk;

  wire AXIvideo2Mat44_U0_c_low_thresh_channel_1_write;
  wire [31:0]D;
  wire [31:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat44_U0_c_low_thresh_channel_1_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \c_low_thresh_channel_reg_1160[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "image_filter_img_CeG" *) 
module system_image_filter_0_1_image_filter_img_CeG
   (D,
    img_1_data_stream_0_full_n,
    img_1_data_stream_0_empty_n,
    \icmp_reg_1299_reg[0] ,
    shiftReg_ce,
    \tmp_27_i_i_i_i_reg_1490_reg[0] ,
    ap_clk,
    \tmp_27_i_i_i_i_reg_1490_reg[0]_0 ,
    \tmp_27_i_i_i_i_reg_1490_reg[0]_1 ,
    \tmp_27_i_i_i_i_reg_1490_reg[0]_2 ,
    \tmp_27_i_i_i_i_reg_1490_reg[0]_3 ,
    \tmp_27_i_i_i_i_reg_1490_reg[0]_4 ,
    \tmp_27_i_i_i_i_reg_1490_reg[0]_5 ,
    \tmp_27_i_i_i_i_reg_1490_reg[0]_6 ,
    Mat2AXIvideo_U0_img_1_data_stream_1_read,
    sobel_filter_core_U0_dst_data_stream_1_V_write,
    ap_rst_n_inv,
    ap_rst_n);
  output [7:0]D;
  output img_1_data_stream_0_full_n;
  output img_1_data_stream_0_empty_n;
  input \icmp_reg_1299_reg[0] ;
  input shiftReg_ce;
  input \tmp_27_i_i_i_i_reg_1490_reg[0] ;
  input ap_clk;
  input \tmp_27_i_i_i_i_reg_1490_reg[0]_0 ;
  input \tmp_27_i_i_i_i_reg_1490_reg[0]_1 ;
  input \tmp_27_i_i_i_i_reg_1490_reg[0]_2 ;
  input \tmp_27_i_i_i_i_reg_1490_reg[0]_3 ;
  input \tmp_27_i_i_i_i_reg_1490_reg[0]_4 ;
  input \tmp_27_i_i_i_i_reg_1490_reg[0]_5 ;
  input \tmp_27_i_i_i_i_reg_1490_reg[0]_6 ;
  input Mat2AXIvideo_U0_img_1_data_stream_1_read;
  input sobel_filter_core_U0_dst_data_stream_1_V_write;
  input ap_rst_n_inv;
  input ap_rst_n;

  wire [7:0]D;
  wire Mat2AXIvideo_U0_img_1_data_stream_1_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \icmp_reg_1299_reg[0] ;
  wire img_1_data_stream_0_empty_n;
  wire img_1_data_stream_0_full_n;
  wire internal_empty_n_i_1__21_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__21_n_0;
  wire \mOutPtr[0]_i_1__21_n_0 ;
  wire \mOutPtr[1]_i_1__21_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire sobel_filter_core_U0_dst_data_stream_1_V_write;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0] ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_0 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_1 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_2 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_3 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_4 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_5 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_6 ;

  system_image_filter_0_1_image_filter_img_CeG_shiftReg U_image_filter_img_CeG_ram
       (.D(D),
        .ap_clk(ap_clk),
        .\icmp_reg_1299_reg[0] (\icmp_reg_1299_reg[0] ),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_27_i_i_i_i_reg_1490_reg[0] (\tmp_27_i_i_i_i_reg_1490_reg[0] ),
        .\tmp_27_i_i_i_i_reg_1490_reg[0]_0 (\tmp_27_i_i_i_i_reg_1490_reg[0]_0 ),
        .\tmp_27_i_i_i_i_reg_1490_reg[0]_1 (\tmp_27_i_i_i_i_reg_1490_reg[0]_1 ),
        .\tmp_27_i_i_i_i_reg_1490_reg[0]_2 (\tmp_27_i_i_i_i_reg_1490_reg[0]_2 ),
        .\tmp_27_i_i_i_i_reg_1490_reg[0]_3 (\tmp_27_i_i_i_i_reg_1490_reg[0]_3 ),
        .\tmp_27_i_i_i_i_reg_1490_reg[0]_4 (\tmp_27_i_i_i_i_reg_1490_reg[0]_4 ),
        .\tmp_27_i_i_i_i_reg_1490_reg[0]_5 (\tmp_27_i_i_i_i_reg_1490_reg[0]_5 ),
        .\tmp_27_i_i_i_i_reg_1490_reg[0]_6 (\tmp_27_i_i_i_i_reg_1490_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__21
       (.I0(ap_rst_n),
        .I1(img_1_data_stream_0_empty_n),
        .I2(sobel_filter_core_U0_dst_data_stream_1_V_write),
        .I3(img_1_data_stream_0_full_n),
        .I4(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__21_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__21_n_0),
        .Q(img_1_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7F3FFF37733FF33)) 
    internal_full_n_i_1__21
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .I3(img_1_data_stream_0_full_n),
        .I4(sobel_filter_core_U0_dst_data_stream_1_V_write),
        .I5(img_1_data_stream_0_empty_n),
        .O(internal_full_n_i_1__21_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__21
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__21_n_0),
        .Q(img_1_data_stream_0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__21 
       (.I0(sobel_filter_core_U0_dst_data_stream_1_V_write),
        .I1(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .I2(img_1_data_stream_0_empty_n),
        .I3(img_1_data_stream_0_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__21_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__21 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(img_1_data_stream_0_full_n),
        .I2(img_1_data_stream_0_empty_n),
        .I3(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .I4(sobel_filter_core_U0_dst_data_stream_1_V_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__21_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__21_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__21_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_filter_img_CeG_shiftReg" *) 
module system_image_filter_0_1_image_filter_img_CeG_shiftReg
   (D,
    \icmp_reg_1299_reg[0] ,
    shiftReg_ce,
    \tmp_27_i_i_i_i_reg_1490_reg[0] ,
    ap_clk,
    \tmp_27_i_i_i_i_reg_1490_reg[0]_0 ,
    \tmp_27_i_i_i_i_reg_1490_reg[0]_1 ,
    \tmp_27_i_i_i_i_reg_1490_reg[0]_2 ,
    \tmp_27_i_i_i_i_reg_1490_reg[0]_3 ,
    \tmp_27_i_i_i_i_reg_1490_reg[0]_4 ,
    \tmp_27_i_i_i_i_reg_1490_reg[0]_5 ,
    \tmp_27_i_i_i_i_reg_1490_reg[0]_6 ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] );
  output [7:0]D;
  input \icmp_reg_1299_reg[0] ;
  input shiftReg_ce;
  input \tmp_27_i_i_i_i_reg_1490_reg[0] ;
  input ap_clk;
  input \tmp_27_i_i_i_i_reg_1490_reg[0]_0 ;
  input \tmp_27_i_i_i_i_reg_1490_reg[0]_1 ;
  input \tmp_27_i_i_i_i_reg_1490_reg[0]_2 ;
  input \tmp_27_i_i_i_i_reg_1490_reg[0]_3 ;
  input \tmp_27_i_i_i_i_reg_1490_reg[0]_4 ;
  input \tmp_27_i_i_i_i_reg_1490_reg[0]_5 ;
  input \tmp_27_i_i_i_i_reg_1490_reg[0]_6 ;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \icmp_reg_1299_reg[0] ;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0] ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_0 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_1 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_2 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_3 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_4 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_5 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_6 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_27_i_i_i_i_reg_1490_reg[0]_6 ),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(\icmp_reg_1299_reg[0] ));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_27_i_i_i_i_reg_1490_reg[0]_5 ),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(\icmp_reg_1299_reg[0] ));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_27_i_i_i_i_reg_1490_reg[0]_4 ),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(\icmp_reg_1299_reg[0] ));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_27_i_i_i_i_reg_1490_reg[0]_3 ),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(\icmp_reg_1299_reg[0] ));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_27_i_i_i_i_reg_1490_reg[0]_2 ),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(\icmp_reg_1299_reg[0] ));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_27_i_i_i_i_reg_1490_reg[0]_1 ),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(\icmp_reg_1299_reg[0] ));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_27_i_i_i_i_reg_1490_reg[0]_0 ),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(\icmp_reg_1299_reg[0] ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\tmp_27_i_i_i_i_reg_1490_reg[0] ),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(\icmp_reg_1299_reg[0] ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \video_out_V_data_V_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \video_out_V_data_V_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \video_out_V_data_V_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \video_out_V_data_V_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \video_out_V_data_V_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \video_out_V_data_V_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \video_out_V_data_V_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \video_out_V_data_V_1_payload_A[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "image_filter_img_DeQ" *) 
module system_image_filter_0_1_image_filter_img_DeQ
   (img_1_data_stream_1_full_n,
    img_1_data_stream_1_empty_n,
    Mat2AXIvideo_U0_img_1_data_stream_1_read,
    sobel_filter_core_U0_dst_data_stream_1_V_write,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n);
  output img_1_data_stream_1_full_n;
  output img_1_data_stream_1_empty_n;
  input Mat2AXIvideo_U0_img_1_data_stream_1_read;
  input sobel_filter_core_U0_dst_data_stream_1_V_write;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;

  wire Mat2AXIvideo_U0_img_1_data_stream_1_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_1_data_stream_1_empty_n;
  wire img_1_data_stream_1_full_n;
  wire internal_empty_n_i_1__22_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__22_n_0;
  wire \mOutPtr[0]_i_1__22_n_0 ;
  wire \mOutPtr[1]_i_1__22_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire sobel_filter_core_U0_dst_data_stream_1_V_write;

  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__22
       (.I0(ap_rst_n),
        .I1(img_1_data_stream_1_empty_n),
        .I2(img_1_data_stream_1_full_n),
        .I3(sobel_filter_core_U0_dst_data_stream_1_V_write),
        .I4(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__22_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__22_n_0),
        .Q(img_1_data_stream_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__22
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .I3(sobel_filter_core_U0_dst_data_stream_1_V_write),
        .I4(img_1_data_stream_1_full_n),
        .I5(img_1_data_stream_1_empty_n),
        .O(internal_full_n_i_1__22_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__22
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__22_n_0),
        .Q(img_1_data_stream_1_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__22 
       (.I0(sobel_filter_core_U0_dst_data_stream_1_V_write),
        .I1(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .I2(img_1_data_stream_1_empty_n),
        .I3(img_1_data_stream_1_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__22_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__22 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(img_1_data_stream_1_full_n),
        .I2(img_1_data_stream_1_empty_n),
        .I3(Mat2AXIvideo_U0_img_1_data_stream_1_read),
        .I4(sobel_filter_core_U0_dst_data_stream_1_V_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__22_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__22_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__22_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_filter_img_g8j" *) 
module system_image_filter_0_1_image_filter_img_g8j
   (img_0_data_stream_0_empty_n,
    img_0_data_stream_0_full_n,
    D,
    AXIvideo2Mat44_U0_img_0_data_stream_0_write,
    sobel_filter_core_U0_src_data_stream_0_V_read,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    if_din);
  output img_0_data_stream_0_empty_n;
  output img_0_data_stream_0_full_n;
  output [7:0]D;
  input AXIvideo2Mat44_U0_img_0_data_stream_0_write;
  input sobel_filter_core_U0_src_data_stream_0_V_read;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [7:0]if_din;

  wire AXIvideo2Mat44_U0_img_0_data_stream_0_write;
  wire [7:0]D;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [7:0]if_din;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_0_full_n;
  wire internal_empty_n_i_1_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire sobel_filter_core_U0_src_data_stream_0_V_read;

  system_image_filter_0_1_image_filter_img_g8j_shiftReg U_image_filter_img_g8j_ram
       (.AXIvideo2Mat44_U0_img_0_data_stream_0_write(AXIvideo2Mat44_U0_img_0_data_stream_0_write),
        .D(D),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .internal_full_n_reg(img_0_data_stream_0_full_n),
        .\mOutPtr_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\mOutPtr_reg[1] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(img_0_data_stream_0_empty_n),
        .I2(img_0_data_stream_0_full_n),
        .I3(AXIvideo2Mat44_U0_img_0_data_stream_0_write),
        .I4(sobel_filter_core_U0_src_data_stream_0_V_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(img_0_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(sobel_filter_core_U0_src_data_stream_0_V_read),
        .I3(AXIvideo2Mat44_U0_img_0_data_stream_0_write),
        .I4(img_0_data_stream_0_full_n),
        .I5(img_0_data_stream_0_empty_n),
        .O(internal_full_n_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(img_0_data_stream_0_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1 
       (.I0(AXIvideo2Mat44_U0_img_0_data_stream_0_write),
        .I1(sobel_filter_core_U0_src_data_stream_0_V_read),
        .I2(img_0_data_stream_0_empty_n),
        .I3(img_0_data_stream_0_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(img_0_data_stream_0_full_n),
        .I2(img_0_data_stream_0_empty_n),
        .I3(sobel_filter_core_U0_src_data_stream_0_V_read),
        .I4(AXIvideo2Mat44_U0_img_0_data_stream_0_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_filter_img_g8j_shiftReg" *) 
module system_image_filter_0_1_image_filter_img_g8j_shiftReg
   (D,
    internal_full_n_reg,
    AXIvideo2Mat44_U0_img_0_data_stream_0_write,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    if_din,
    ap_clk);
  output [7:0]D;
  input internal_full_n_reg;
  input AXIvideo2Mat44_U0_img_0_data_stream_0_write;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[1] ;
  input [7:0]if_din;
  input ap_clk;

  wire AXIvideo2Mat44_U0_img_0_data_stream_0_write;
  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]if_din;
  wire internal_full_n_reg;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(internal_full_n_reg),
        .I1(AXIvideo2Mat44_U0_img_0_data_stream_0_write),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_14
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_15
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_16
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_17
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_18
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_19
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_20
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_21
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\mOutPtr_reg[0] ),
        .I3(\mOutPtr_reg[1] ),
        .O(D[0]));
endmodule

(* ORIG_REF_NAME = "image_filter_img_hbi" *) 
module system_image_filter_0_1_image_filter_img_hbi
   (img_0_data_stream_1_full_n,
    img_0_data_stream_1_empty_n,
    sobel_filter_core_U0_src_data_stream_0_V_read,
    AXIvideo2Mat44_U0_img_0_data_stream_0_write,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n);
  output img_0_data_stream_1_full_n;
  output img_0_data_stream_1_empty_n;
  input sobel_filter_core_U0_src_data_stream_0_V_read;
  input AXIvideo2Mat44_U0_img_0_data_stream_0_write;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;

  wire AXIvideo2Mat44_U0_img_0_data_stream_0_write;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire img_0_data_stream_1_empty_n;
  wire img_0_data_stream_1_full_n;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__0_n_0;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire sobel_filter_core_U0_src_data_stream_0_V_read;

  LUT6 #(
    .INIT(64'hA000A888A888A888)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(img_0_data_stream_1_empty_n),
        .I2(img_0_data_stream_1_full_n),
        .I3(AXIvideo2Mat44_U0_img_0_data_stream_0_write),
        .I4(sobel_filter_core_U0_src_data_stream_0_V_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(img_0_data_stream_1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(sobel_filter_core_U0_src_data_stream_0_V_read),
        .I3(AXIvideo2Mat44_U0_img_0_data_stream_0_write),
        .I4(img_0_data_stream_1_full_n),
        .I5(img_0_data_stream_1_empty_n),
        .O(internal_full_n_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__0
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(img_0_data_stream_1_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h953F6AC0)) 
    \mOutPtr[0]_i_1__0 
       (.I0(AXIvideo2Mat44_U0_img_0_data_stream_0_write),
        .I1(sobel_filter_core_U0_src_data_stream_0_V_read),
        .I2(img_0_data_stream_1_empty_n),
        .I3(img_0_data_stream_1_full_n),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hE777AFFF18885000)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(img_0_data_stream_1_full_n),
        .I2(img_0_data_stream_1_empty_n),
        .I3(sobel_filter_core_U0_src_data_stream_0_V_read),
        .I4(AXIvideo2Mat44_U0_img_0_data_stream_0_write),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "image_filter_mac_eOg" *) 
module system_image_filter_0_1_image_filter_mac_eOg
   (PCOUT,
    buff_C_val_0_0_i_i_s_fu_1220,
    buff_C_val_0_0_i_i_1_reg_13740,
    \ap_CS_fsm_reg[0] ,
    ap_clk,
    \SRL_SIG_reg[1][7] ,
    Q,
    P);
  output [47:0]PCOUT;
  input buff_C_val_0_0_i_i_s_fu_1220;
  input buff_C_val_0_0_i_i_1_reg_13740;
  input \ap_CS_fsm_reg[0] ;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [7:0]Q;
  input [15:0]P;

  wire [15:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire buff_C_val_0_0_i_i_1_reg_13740;
  wire buff_C_val_0_0_i_i_s_fu_1220;

  system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_10 image_filter_mac_eOg_DSP48_0_U
       (.P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7] ),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .ap_clk(ap_clk),
        .buff_C_val_0_0_i_i_1_reg_13740(buff_C_val_0_0_i_i_1_reg_13740),
        .buff_C_val_0_0_i_i_s_fu_1220(buff_C_val_0_0_i_i_s_fu_1220));
endmodule

(* ORIG_REF_NAME = "image_filter_mac_eOg" *) 
module system_image_filter_0_1_image_filter_mac_eOg_1
   (PCOUT,
    buff_C_val_0_0_i_i_s_fu_1220,
    buff_C_val_0_0_i_i_1_reg_13740,
    \ap_CS_fsm_reg[0] ,
    ap_clk,
    \SRL_SIG_reg[1][7] ,
    Q,
    tmp_37_2_2_i_i_i_i_reg_1429_reg);
  output [47:0]PCOUT;
  input buff_C_val_0_0_i_i_s_fu_1220;
  input buff_C_val_0_0_i_i_1_reg_13740;
  input \ap_CS_fsm_reg[0] ;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [7:0]Q;
  input [47:0]tmp_37_2_2_i_i_i_i_reg_1429_reg;

  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire buff_C_val_0_0_i_i_1_reg_13740;
  wire buff_C_val_0_0_i_i_s_fu_1220;
  wire [47:0]tmp_37_2_2_i_i_i_i_reg_1429_reg;

  system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_9 image_filter_mac_eOg_DSP48_0_U
       (.PCOUT(PCOUT),
        .Q(Q),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7] ),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .ap_clk(ap_clk),
        .buff_C_val_0_0_i_i_1_reg_13740(buff_C_val_0_0_i_i_1_reg_13740),
        .buff_C_val_0_0_i_i_s_fu_1220(buff_C_val_0_0_i_i_s_fu_1220),
        .tmp_37_2_2_i_i_i_i_reg_1429_reg(tmp_37_2_2_i_i_i_i_reg_1429_reg));
endmodule

(* ORIG_REF_NAME = "image_filter_mac_eOg" *) 
module system_image_filter_0_1_image_filter_mac_eOg_2
   (P,
    buff_C_val_0_0_i_i_s_fu_1220,
    buff_C_val_0_0_i_i_1_reg_13740,
    \ap_CS_fsm_reg[0] ,
    ap_clk,
    \SRL_SIG_reg[1][7] ,
    Q,
    PCOUT,
    ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314,
    ap_enable_reg_pp0_iter3,
    ap_NS_fsm66_out);
  output [15:0]P;
  output buff_C_val_0_0_i_i_s_fu_1220;
  input buff_C_val_0_0_i_i_1_reg_13740;
  input \ap_CS_fsm_reg[0] ;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [7:0]Q;
  input [47:0]PCOUT;
  input ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314;
  input ap_enable_reg_pp0_iter3;
  input ap_NS_fsm66_out;

  wire [15:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_NS_fsm66_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314;
  wire buff_C_val_0_0_i_i_1_reg_13740;
  wire buff_C_val_0_0_i_i_s_fu_1220;

  system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_8 image_filter_mac_eOg_DSP48_0_U
       (.P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7] ),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .ap_NS_fsm66_out(ap_NS_fsm66_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314(ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314),
        .buff_C_val_0_0_i_i_1_reg_13740(buff_C_val_0_0_i_i_1_reg_13740),
        .buff_C_val_0_0_i_i_s_fu_1220(buff_C_val_0_0_i_i_s_fu_1220));
endmodule

(* ORIG_REF_NAME = "image_filter_mac_eOg" *) 
module system_image_filter_0_1_image_filter_mac_eOg_3
   (P,
    buff_C_val_0_0_i_i_s_fu_1220,
    buff_C_val_0_0_i_i_1_reg_13740,
    \ap_CS_fsm_reg[0] ,
    ap_clk,
    \SRL_SIG_reg[1][7] ,
    Q,
    PCOUT);
  output [15:0]P;
  input buff_C_val_0_0_i_i_s_fu_1220;
  input buff_C_val_0_0_i_i_1_reg_13740;
  input \ap_CS_fsm_reg[0] ;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire [15:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire buff_C_val_0_0_i_i_1_reg_13740;
  wire buff_C_val_0_0_i_i_s_fu_1220;

  system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_7 image_filter_mac_eOg_DSP48_0_U
       (.P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7] ),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .ap_clk(ap_clk),
        .buff_C_val_0_0_i_i_1_reg_13740(buff_C_val_0_0_i_i_1_reg_13740),
        .buff_C_val_0_0_i_i_s_fu_1220(buff_C_val_0_0_i_i_s_fu_1220));
endmodule

(* ORIG_REF_NAME = "image_filter_mac_eOg" *) 
module system_image_filter_0_1_image_filter_mac_eOg_4
   (P,
    buff_C_val_0_0_i_i_1_reg_13740,
    p,
    ap_clk,
    \SRL_SIG_reg[1][7] ,
    A,
    PCOUT,
    ap_NS_fsm66_out,
    ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314,
    Q,
    ap_condition_245);
  output [15:0]P;
  output buff_C_val_0_0_i_i_1_reg_13740;
  output p;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [7:0]A;
  input [47:0]PCOUT;
  input ap_NS_fsm66_out;
  input ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314;
  input [0:0]Q;
  input ap_condition_245;

  wire [7:0]A;
  wire [15:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire ap_NS_fsm66_out;
  wire ap_clk;
  wire ap_condition_245;
  wire ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314;
  wire buff_C_val_0_0_i_i_1_reg_13740;
  wire p;

  system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_6 image_filter_mac_eOg_DSP48_0_U
       (.A(A),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7] ),
        .ap_NS_fsm66_out(ap_NS_fsm66_out),
        .ap_clk(ap_clk),
        .ap_condition_245(ap_condition_245),
        .ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314(ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314),
        .buff_C_val_0_0_i_i_1_reg_13740(buff_C_val_0_0_i_i_1_reg_13740),
        .p_0(p));
endmodule

(* ORIG_REF_NAME = "image_filter_mac_eOg" *) 
module system_image_filter_0_1_image_filter_mac_eOg_5
   (P,
    buff_C_val_0_0_i_i_1_reg_13740,
    \ap_CS_fsm_reg[0] ,
    ap_clk,
    \SRL_SIG_reg[1][7] ,
    A,
    PCOUT);
  output [15:0]P;
  input buff_C_val_0_0_i_i_1_reg_13740;
  input \ap_CS_fsm_reg[0] ;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [7:0]A;
  input [47:0]PCOUT;

  wire [7:0]A;
  wire [15:0]P;
  wire [47:0]PCOUT;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire buff_C_val_0_0_i_i_1_reg_13740;

  system_image_filter_0_1_image_filter_mac_eOg_DSP48_0 image_filter_mac_eOg_DSP48_0_U
       (.A(A),
        .P(P),
        .PCOUT(PCOUT),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7] ),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .ap_clk(ap_clk),
        .buff_C_val_0_0_i_i_1_reg_13740(buff_C_val_0_0_i_i_1_reg_13740));
endmodule

(* ORIG_REF_NAME = "image_filter_mac_eOg_DSP48_0" *) 
module system_image_filter_0_1_image_filter_mac_eOg_DSP48_0
   (P,
    buff_C_val_0_0_i_i_1_reg_13740,
    \ap_CS_fsm_reg[0] ,
    ap_clk,
    \SRL_SIG_reg[1][7] ,
    A,
    PCOUT);
  output [15:0]P;
  input buff_C_val_0_0_i_i_1_reg_13740;
  input \ap_CS_fsm_reg[0] ;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [7:0]A;
  input [47:0]PCOUT;

  wire [7:0]A;
  wire [15:0]P;
  wire [47:0]PCOUT;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire buff_C_val_0_0_i_i_1_reg_13740;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(buff_C_val_0_0_i_i_1_reg_13740),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\ap_CS_fsm_reg[0] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:16],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "image_filter_mac_eOg_DSP48_0" *) 
module system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_10
   (PCOUT,
    buff_C_val_0_0_i_i_s_fu_1220,
    buff_C_val_0_0_i_i_1_reg_13740,
    \ap_CS_fsm_reg[0] ,
    ap_clk,
    \SRL_SIG_reg[1][7] ,
    Q,
    P);
  output [47:0]PCOUT;
  input buff_C_val_0_0_i_i_s_fu_1220;
  input buff_C_val_0_0_i_i_1_reg_13740;
  input \ap_CS_fsm_reg[0] ;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [7:0]Q;
  input [15:0]P;

  wire [15:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire buff_C_val_0_0_i_i_1_reg_13740;
  wire buff_C_val_0_0_i_i_s_fu_1220;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P[15],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff_C_val_0_0_i_i_s_fu_1220),
        .CEA2(buff_C_val_0_0_i_i_1_reg_13740),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\ap_CS_fsm_reg[0] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "image_filter_mac_eOg_DSP48_0" *) 
module system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_6
   (P,
    buff_C_val_0_0_i_i_1_reg_13740,
    p_0,
    ap_clk,
    \SRL_SIG_reg[1][7] ,
    A,
    PCOUT,
    ap_NS_fsm66_out,
    ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314,
    Q,
    ap_condition_245);
  output [15:0]P;
  output buff_C_val_0_0_i_i_1_reg_13740;
  output p_0;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [7:0]A;
  input [47:0]PCOUT;
  input ap_NS_fsm66_out;
  input ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314;
  input [0:0]Q;
  input ap_condition_245;

  wire [7:0]A;
  wire [15:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire ap_NS_fsm66_out;
  wire ap_clk;
  wire ap_condition_245;
  wire ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314;
  wire buff_C_val_0_0_i_i_1_reg_13740;
  wire p_0;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(buff_C_val_0_0_i_i_1_reg_13740),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:16],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    tmp_37_2_2_i_i_i_i_reg_1429_reg_i_1
       (.I0(Q),
        .I1(ap_condition_245),
        .O(p_0));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_37_2_2_i_i_i_i_reg_1429_reg_i_2
       (.I0(ap_NS_fsm66_out),
        .I1(ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314),
        .O(buff_C_val_0_0_i_i_1_reg_13740));
endmodule

(* ORIG_REF_NAME = "image_filter_mac_eOg_DSP48_0" *) 
module system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_7
   (P,
    buff_C_val_0_0_i_i_s_fu_1220,
    buff_C_val_0_0_i_i_1_reg_13740,
    \ap_CS_fsm_reg[0] ,
    ap_clk,
    \SRL_SIG_reg[1][7] ,
    Q,
    PCOUT);
  output [15:0]P;
  input buff_C_val_0_0_i_i_s_fu_1220;
  input buff_C_val_0_0_i_i_1_reg_13740;
  input \ap_CS_fsm_reg[0] ;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire [15:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire buff_C_val_0_0_i_i_1_reg_13740;
  wire buff_C_val_0_0_i_i_s_fu_1220;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff_C_val_0_0_i_i_s_fu_1220),
        .CEA2(buff_C_val_0_0_i_i_1_reg_13740),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\ap_CS_fsm_reg[0] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:16],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "image_filter_mac_eOg_DSP48_0" *) 
module system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_8
   (P,
    buff_C_val_0_0_i_i_s_fu_1220,
    buff_C_val_0_0_i_i_1_reg_13740,
    \ap_CS_fsm_reg[0] ,
    ap_clk,
    \SRL_SIG_reg[1][7] ,
    Q,
    PCOUT,
    ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314,
    ap_enable_reg_pp0_iter3,
    ap_NS_fsm66_out);
  output [15:0]P;
  output buff_C_val_0_0_i_i_s_fu_1220;
  input buff_C_val_0_0_i_i_1_reg_13740;
  input \ap_CS_fsm_reg[0] ;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [7:0]Q;
  input [47:0]PCOUT;
  input ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314;
  input ap_enable_reg_pp0_iter3;
  input ap_NS_fsm66_out;

  wire [15:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_NS_fsm66_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314;
  wire buff_C_val_0_0_i_i_1_reg_13740;
  wire buff_C_val_0_0_i_i_s_fu_1220;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'h04)) 
    \buff_C_val_2_0_i_i_s_fu_146[7]_i_1 
       (.I0(ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_NS_fsm66_out),
        .O(buff_C_val_0_0_i_i_s_fu_1220));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff_C_val_0_0_i_i_s_fu_1220),
        .CEA2(buff_C_val_0_0_i_i_1_reg_13740),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\ap_CS_fsm_reg[0] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:16],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "image_filter_mac_eOg_DSP48_0" *) 
module system_image_filter_0_1_image_filter_mac_eOg_DSP48_0_9
   (PCOUT,
    buff_C_val_0_0_i_i_s_fu_1220,
    buff_C_val_0_0_i_i_1_reg_13740,
    \ap_CS_fsm_reg[0] ,
    ap_clk,
    \SRL_SIG_reg[1][7] ,
    Q,
    tmp_37_2_2_i_i_i_i_reg_1429_reg);
  output [47:0]PCOUT;
  input buff_C_val_0_0_i_i_s_fu_1220;
  input buff_C_val_0_0_i_i_1_reg_13740;
  input \ap_CS_fsm_reg[0] ;
  input ap_clk;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [7:0]Q;
  input [47:0]tmp_37_2_2_i_i_i_i_reg_1429_reg;

  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire buff_C_val_0_0_i_i_1_reg_13740;
  wire buff_C_val_0_0_i_i_s_fu_1220;
  wire [47:0]tmp_37_2_2_i_i_i_i_reg_1429_reg;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_P_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] [7],\SRL_SIG_reg[1][7] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff_C_val_0_0_i_i_s_fu_1220),
        .CEA2(buff_C_val_0_0_i_i_1_reg_13740),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\ap_CS_fsm_reg[0] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P(NLW_p_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(tmp_37_2_2_i_i_i_i_reg_1429_reg),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "sobel_filter_core" *) 
module system_image_filter_0_1_sobel_filter_core
   (sobel_filter_core_U0_src_data_stream_0_V_read,
    ADDRBWRADDR,
    ram_reg,
    sobel_filter_core_U0_c_low_thresh_channel_1_read,
    \col_assign_i_reg_391_reg[7]_0 ,
    sobel_filter_core_U0_dst_data_stream_1_V_write,
    Q,
    \icmp_reg_1299_reg[0]_0 ,
    \tmp_39_i_i_i_reg_1323_reg[0]_0 ,
    \exitcond_i_reg_1314_reg[0]_0 ,
    \tmp_45_i_i_i_reg_1350_reg[0]_0 ,
    \ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0 ,
    \tmp_34_i_i_i_reg_1294_reg[0]_0 ,
    \tmp_37_i_i_i_reg_1309_reg[0]_0 ,
    \tmp_45_i_i_i_reg_1350_reg[0]_1 ,
    shiftReg_ce,
    \tmp_45_i_i_i_reg_1350_reg[0]_2 ,
    \tmp_45_i_i_i_reg_1350_reg[0]_3 ,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][7] ,
    ap_clk,
    D,
    ap_rst_n_inv,
    B,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][7]_1 ,
    \SRL_SIG_reg[1][7]_2 ,
    \SRL_SIG_reg[1][7]_3 ,
    \SRL_SIG_reg[1][7]_4 ,
    \SRL_SIG_reg[1][7]_5 ,
    \SRL_SIG_reg[1][7]_6 ,
    \SRL_SIG_reg[1][7]_7 ,
    \SRL_SIG_reg[1][7]_8 ,
    \SRL_SIG_reg[1][7]_9 ,
    \SRL_SIG_reg[1][7]_10 ,
    \SRL_SIG_reg[1][7]_11 ,
    \SRL_SIG_reg[1][7]_12 ,
    \SRL_SIG_reg[1][7]_13 ,
    \SRL_SIG_reg[1][7]_14 ,
    O,
    \row_i_i_i_reg_380_reg[11]_0 ,
    img_1_data_stream_0_full_n,
    img_1_data_stream_1_full_n,
    img_0_data_stream_1_empty_n,
    img_0_data_stream_0_empty_n,
    ap_condition_245,
    \int_rows_reg[10] ,
    \int_cols_reg[10] ,
    \int_cols_reg[8] ,
    \int_rows_reg[8] ,
    S,
    CO,
    DI,
    \int_rows_reg[6] ,
    \int_cols_reg[8]_0 ,
    ap_rst_n,
    \int_cols_reg[9] ,
    \int_cols_reg[4] ,
    \SRL_SIG_reg[0][21] ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[1][31] ,
    \SRL_SIG_reg[1][31]_0 );
  output sobel_filter_core_U0_src_data_stream_0_V_read;
  output [5:0]ADDRBWRADDR;
  output ram_reg;
  output sobel_filter_core_U0_c_low_thresh_channel_1_read;
  output [1:0]\col_assign_i_reg_391_reg[7]_0 ;
  output sobel_filter_core_U0_dst_data_stream_1_V_write;
  output [0:0]Q;
  output [11:0]\icmp_reg_1299_reg[0]_0 ;
  output \tmp_39_i_i_i_reg_1323_reg[0]_0 ;
  output [0:0]\exitcond_i_reg_1314_reg[0]_0 ;
  output [0:0]\tmp_45_i_i_i_reg_1350_reg[0]_0 ;
  output [1:0]\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0 ;
  output [2:0]\tmp_34_i_i_i_reg_1294_reg[0]_0 ;
  output [0:0]\tmp_37_i_i_i_reg_1309_reg[0]_0 ;
  output [1:0]\tmp_45_i_i_i_reg_1350_reg[0]_1 ;
  output shiftReg_ce;
  output [1:0]\tmp_45_i_i_i_reg_1350_reg[0]_2 ;
  output [1:0]\tmp_45_i_i_i_reg_1350_reg[0]_3 ;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][6] ;
  output \SRL_SIG_reg[0][7] ;
  input ap_clk;
  input [7:0]D;
  input ap_rst_n_inv;
  input [7:0]B;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input [7:0]\SRL_SIG_reg[1][7]_0 ;
  input [7:0]\SRL_SIG_reg[1][7]_1 ;
  input [7:0]\SRL_SIG_reg[1][7]_2 ;
  input [7:0]\SRL_SIG_reg[1][7]_3 ;
  input [7:0]\SRL_SIG_reg[1][7]_4 ;
  input [7:0]\SRL_SIG_reg[1][7]_5 ;
  input [7:0]\SRL_SIG_reg[1][7]_6 ;
  input [7:0]\SRL_SIG_reg[1][7]_7 ;
  input [7:0]\SRL_SIG_reg[1][7]_8 ;
  input [7:0]\SRL_SIG_reg[1][7]_9 ;
  input [7:0]\SRL_SIG_reg[1][7]_10 ;
  input [7:0]\SRL_SIG_reg[1][7]_11 ;
  input [7:0]\SRL_SIG_reg[1][7]_12 ;
  input [7:0]\SRL_SIG_reg[1][7]_13 ;
  input [7:0]\SRL_SIG_reg[1][7]_14 ;
  input [0:0]O;
  input [0:0]\row_i_i_i_reg_380_reg[11]_0 ;
  input img_1_data_stream_0_full_n;
  input img_1_data_stream_1_full_n;
  input img_0_data_stream_1_empty_n;
  input img_0_data_stream_0_empty_n;
  input ap_condition_245;
  input [10:0]\int_rows_reg[10] ;
  input [10:0]\int_cols_reg[10] ;
  input \int_cols_reg[8] ;
  input \int_rows_reg[8] ;
  input [1:0]S;
  input [0:0]CO;
  input [0:0]DI;
  input [1:0]\int_rows_reg[6] ;
  input \int_cols_reg[8]_0 ;
  input ap_rst_n;
  input [1:0]\int_cols_reg[9] ;
  input \int_cols_reg[4] ;
  input \SRL_SIG_reg[0][21] ;
  input \SRL_SIG_reg[0][6]_0 ;
  input [31:0]\SRL_SIG_reg[1][31] ;
  input [31:0]\SRL_SIG_reg[1][31]_0 ;

  wire [5:0]ADDRBWRADDR;
  wire [7:0]B;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [0:0]Q;
  wire [1:0]S;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][21] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7] ;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_1 ;
  wire [7:0]\SRL_SIG_reg[1][7]_10 ;
  wire [7:0]\SRL_SIG_reg[1][7]_11 ;
  wire [7:0]\SRL_SIG_reg[1][7]_12 ;
  wire [7:0]\SRL_SIG_reg[1][7]_13 ;
  wire [7:0]\SRL_SIG_reg[1][7]_14 ;
  wire [7:0]\SRL_SIG_reg[1][7]_2 ;
  wire [7:0]\SRL_SIG_reg[1][7]_3 ;
  wire [7:0]\SRL_SIG_reg[1][7]_4 ;
  wire [7:0]\SRL_SIG_reg[1][7]_5 ;
  wire [7:0]\SRL_SIG_reg[1][7]_6 ;
  wire [7:0]\SRL_SIG_reg[1][7]_7 ;
  wire [7:0]\SRL_SIG_reg[1][7]_8 ;
  wire [7:0]\SRL_SIG_reg[1][7]_9 ;
  wire \ap_CS_fsm[3]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state11;
  wire ap_CS_fsm_state2;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm66_out;
  wire ap_clk;
  wire ap_condition_201;
  wire ap_condition_245;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1_n_0;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7_i_1_n_0;
  wire ap_enable_reg_pp0_iter7_reg_n_0;
  wire [1:0]\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0 ;
  wire \ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg_n_0_[0] ;
  wire \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg_n_0_[0] ;
  wire ap_pipeline_reg_pp0_iter1_or_cond3_i_i_i_reg_1355;
  wire ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346;
  wire ap_pipeline_reg_pp0_iter1_tmp_39_i_i_i_reg_1323;
  wire ap_pipeline_reg_pp0_iter1_tmp_45_i_i_i_reg_1350;
  wire ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314;
  wire ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323;
  wire \ap_pipeline_reg_pp0_iter5_icmp6_reg_1369_reg[0]_srl3_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_or_cond3_i_i_i_reg_1355_reg[0]_srl4_n_0 ;
  wire \ap_pipeline_reg_pp0_iter5_tmp_45_i_i_i_reg_1350_reg[0]_srl4_n_0 ;
  wire ap_pipeline_reg_pp0_iter6_icmp6_reg_1369;
  wire ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355;
  wire ap_pipeline_reg_pp0_iter6_tmp_45_i_i_i_reg_1350;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire buff_A_val_0_ce0;
  wire buff_A_val_0_ce1;
  wire [7:0]buff_A_val_0_q0;
  wire buff_A_val_1_U_n_17;
  wire buff_A_val_1_U_n_18;
  wire buff_A_val_1_U_n_19;
  wire buff_A_val_1_U_n_9;
  wire buff_A_val_1_addr_reg_13350;
  wire [7:0]buff_A_val_1_q0;
  wire buff_A_val_1_we1;
  wire [7:0]buff_C_val_0_0_fu_130;
  wire buff_C_val_0_0_i_i_1_reg_13740;
  wire [7:0]buff_C_val_0_0_i_i_s_fu_122;
  wire buff_C_val_0_0_i_i_s_fu_1220;
  wire \buff_C_val_0_0_i_i_s_fu_122[0]_i_1_n_0 ;
  wire \buff_C_val_0_0_i_i_s_fu_122[1]_i_1_n_0 ;
  wire \buff_C_val_0_0_i_i_s_fu_122[2]_i_1_n_0 ;
  wire \buff_C_val_0_0_i_i_s_fu_122[3]_i_1_n_0 ;
  wire \buff_C_val_0_0_i_i_s_fu_122[4]_i_1_n_0 ;
  wire \buff_C_val_0_0_i_i_s_fu_122[5]_i_1_n_0 ;
  wire \buff_C_val_0_0_i_i_s_fu_122[6]_i_1_n_0 ;
  wire \buff_C_val_0_0_i_i_s_fu_122[7]_i_1_n_0 ;
  wire [7:0]buff_C_val_1_0_1_fu_754_p3;
  wire [7:0]buff_C_val_1_0_fu_118;
  wire [7:0]buff_C_val_1_0_i_i_s_fu_134;
  wire [7:0]buff_C_val_1_0_loa_reg_1359;
  wire buff_C_val_1_0_loa_reg_13590;
  wire [7:0]buff_C_val_2_0_1_fu_747_p3;
  wire [7:0]buff_C_val_2_0_i_i_s_fu_146;
  wire [31:0]c_high_thresh_channe_1_reg_1155;
  wire [31:0]c_low_thresh_channel_reg_1160;
  wire col_assign_i_reg_391;
  wire col_assign_i_reg_3910;
  wire \col_assign_i_reg_391[11]_i_4_n_0 ;
  wire \col_assign_i_reg_391[11]_i_7_n_0 ;
  wire \col_assign_i_reg_391_reg[11]_i_3_n_0 ;
  wire \col_assign_i_reg_391_reg[11]_i_3_n_1 ;
  wire \col_assign_i_reg_391_reg[11]_i_3_n_2 ;
  wire \col_assign_i_reg_391_reg[11]_i_3_n_3 ;
  wire [1:0]\col_assign_i_reg_391_reg[7]_0 ;
  wire \col_assign_i_reg_391_reg_n_0_[0] ;
  wire \col_assign_i_reg_391_reg_n_0_[10] ;
  wire \col_assign_i_reg_391_reg_n_0_[11] ;
  wire \col_assign_i_reg_391_reg_n_0_[1] ;
  wire \col_assign_i_reg_391_reg_n_0_[3] ;
  wire \col_assign_i_reg_391_reg_n_0_[4] ;
  wire \col_assign_i_reg_391_reg_n_0_[5] ;
  wire \col_assign_i_reg_391_reg_n_0_[6] ;
  wire \col_assign_i_reg_391_reg_n_0_[8] ;
  wire \col_assign_i_reg_391_reg_n_0_[9] ;
  wire \col_reg_1318[0]_i_2_n_0 ;
  wire \col_reg_1318[0]_i_3_n_0 ;
  wire \col_reg_1318[0]_i_4_n_0 ;
  wire \col_reg_1318[0]_i_5_n_0 ;
  wire \col_reg_1318[4]_i_2_n_0 ;
  wire \col_reg_1318[4]_i_3_n_0 ;
  wire \col_reg_1318[4]_i_4_n_0 ;
  wire \col_reg_1318[4]_i_5_n_0 ;
  wire \col_reg_1318[8]_i_2_n_0 ;
  wire \col_reg_1318[8]_i_3_n_0 ;
  wire \col_reg_1318[8]_i_4_n_0 ;
  wire \col_reg_1318[8]_i_5_n_0 ;
  wire [11:0]col_reg_1318_reg;
  wire \col_reg_1318_reg[0]_i_1_n_0 ;
  wire \col_reg_1318_reg[0]_i_1_n_1 ;
  wire \col_reg_1318_reg[0]_i_1_n_2 ;
  wire \col_reg_1318_reg[0]_i_1_n_3 ;
  wire \col_reg_1318_reg[0]_i_1_n_4 ;
  wire \col_reg_1318_reg[0]_i_1_n_5 ;
  wire \col_reg_1318_reg[0]_i_1_n_6 ;
  wire \col_reg_1318_reg[0]_i_1_n_7 ;
  wire \col_reg_1318_reg[4]_i_1_n_0 ;
  wire \col_reg_1318_reg[4]_i_1_n_1 ;
  wire \col_reg_1318_reg[4]_i_1_n_2 ;
  wire \col_reg_1318_reg[4]_i_1_n_3 ;
  wire \col_reg_1318_reg[4]_i_1_n_4 ;
  wire \col_reg_1318_reg[4]_i_1_n_5 ;
  wire \col_reg_1318_reg[4]_i_1_n_6 ;
  wire \col_reg_1318_reg[4]_i_1_n_7 ;
  wire \col_reg_1318_reg[8]_i_1_n_1 ;
  wire \col_reg_1318_reg[8]_i_1_n_2 ;
  wire \col_reg_1318_reg[8]_i_1_n_3 ;
  wire \col_reg_1318_reg[8]_i_1_n_4 ;
  wire \col_reg_1318_reg[8]_i_1_n_5 ;
  wire \col_reg_1318_reg[8]_i_1_n_6 ;
  wire \col_reg_1318_reg[8]_i_1_n_7 ;
  wire [7:0]edge_val1_i_i_i_i_reg_1485;
  wire \edge_val1_i_i_i_i_reg_1485[0]_i_1_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[1]_i_1_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[2]_i_1_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[3]_i_1_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[3]_i_3_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[3]_i_4_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[3]_i_5_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[3]_i_6_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[4]_i_1_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[5]_i_1_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[6]_i_1_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_10_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_11_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_12_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_13_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_14_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_15_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_16_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_17_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_18_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_19_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_1_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_20_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_21_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_22_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_24_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_25_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_26_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_27_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_2_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_30_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_31_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_32_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_33_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_34_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_35_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_36_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_37_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_38_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_39_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_40_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_41_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_7_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_8_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485[7]_i_9_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[3]_i_2_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[3]_i_2_n_1 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[3]_i_2_n_2 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[3]_i_2_n_3 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_23_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_23_n_1 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_23_n_2 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_23_n_3 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_28_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_28_n_1 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_28_n_2 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_28_n_3 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_29_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_29_n_1 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_29_n_2 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_29_n_3 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_1 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_2 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_3 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_4_n_1 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_4_n_2 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_4_n_3 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_5_n_0 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_5_n_1 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_5_n_2 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_5_n_3 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_6_n_1 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_6_n_2 ;
  wire \edge_val1_i_i_i_i_reg_1485_reg[7]_i_6_n_3 ;
  wire [15:0]edge_weight_fu_943_p2;
  wire exitcond_i_fu_644_p2;
  wire \exitcond_i_reg_1314[0]_i_13_n_0 ;
  wire \exitcond_i_reg_1314[0]_i_3_n_0 ;
  wire \exitcond_i_reg_1314[0]_i_6_n_0 ;
  wire [0:0]\exitcond_i_reg_1314_reg[0]_0 ;
  wire \exitcond_i_reg_1314_reg[0]_i_2_n_1 ;
  wire \exitcond_i_reg_1314_reg[0]_i_2_n_2 ;
  wire \exitcond_i_reg_1314_reg[0]_i_2_n_3 ;
  wire \exitcond_i_reg_1314_reg_n_0_[0] ;
  wire \icmp6_reg_1369[0]_i_1_n_0 ;
  wire \icmp6_reg_1369[0]_i_3_n_0 ;
  wire \icmp6_reg_1369[0]_i_4_n_0 ;
  wire \icmp6_reg_1369_reg_n_0_[0] ;
  wire \icmp_reg_1299[0]_i_1_n_0 ;
  wire \icmp_reg_1299[0]_i_2_n_0 ;
  wire \icmp_reg_1299[0]_i_3_n_0 ;
  wire \icmp_reg_1299[0]_i_4_n_0 ;
  wire [11:0]\icmp_reg_1299_reg[0]_0 ;
  wire \icmp_reg_1299_reg_n_0_[0] ;
  wire image_filter_mac_eOg_U54_n_0;
  wire image_filter_mac_eOg_U54_n_1;
  wire image_filter_mac_eOg_U54_n_10;
  wire image_filter_mac_eOg_U54_n_11;
  wire image_filter_mac_eOg_U54_n_12;
  wire image_filter_mac_eOg_U54_n_13;
  wire image_filter_mac_eOg_U54_n_14;
  wire image_filter_mac_eOg_U54_n_15;
  wire image_filter_mac_eOg_U54_n_16;
  wire image_filter_mac_eOg_U54_n_17;
  wire image_filter_mac_eOg_U54_n_18;
  wire image_filter_mac_eOg_U54_n_19;
  wire image_filter_mac_eOg_U54_n_2;
  wire image_filter_mac_eOg_U54_n_20;
  wire image_filter_mac_eOg_U54_n_21;
  wire image_filter_mac_eOg_U54_n_22;
  wire image_filter_mac_eOg_U54_n_23;
  wire image_filter_mac_eOg_U54_n_24;
  wire image_filter_mac_eOg_U54_n_25;
  wire image_filter_mac_eOg_U54_n_26;
  wire image_filter_mac_eOg_U54_n_27;
  wire image_filter_mac_eOg_U54_n_28;
  wire image_filter_mac_eOg_U54_n_29;
  wire image_filter_mac_eOg_U54_n_3;
  wire image_filter_mac_eOg_U54_n_30;
  wire image_filter_mac_eOg_U54_n_31;
  wire image_filter_mac_eOg_U54_n_32;
  wire image_filter_mac_eOg_U54_n_33;
  wire image_filter_mac_eOg_U54_n_34;
  wire image_filter_mac_eOg_U54_n_35;
  wire image_filter_mac_eOg_U54_n_36;
  wire image_filter_mac_eOg_U54_n_37;
  wire image_filter_mac_eOg_U54_n_38;
  wire image_filter_mac_eOg_U54_n_39;
  wire image_filter_mac_eOg_U54_n_4;
  wire image_filter_mac_eOg_U54_n_40;
  wire image_filter_mac_eOg_U54_n_41;
  wire image_filter_mac_eOg_U54_n_42;
  wire image_filter_mac_eOg_U54_n_43;
  wire image_filter_mac_eOg_U54_n_44;
  wire image_filter_mac_eOg_U54_n_45;
  wire image_filter_mac_eOg_U54_n_46;
  wire image_filter_mac_eOg_U54_n_47;
  wire image_filter_mac_eOg_U54_n_5;
  wire image_filter_mac_eOg_U54_n_6;
  wire image_filter_mac_eOg_U54_n_7;
  wire image_filter_mac_eOg_U54_n_8;
  wire image_filter_mac_eOg_U54_n_9;
  wire image_filter_mac_eOg_U55_n_0;
  wire image_filter_mac_eOg_U55_n_1;
  wire image_filter_mac_eOg_U55_n_10;
  wire image_filter_mac_eOg_U55_n_11;
  wire image_filter_mac_eOg_U55_n_12;
  wire image_filter_mac_eOg_U55_n_13;
  wire image_filter_mac_eOg_U55_n_14;
  wire image_filter_mac_eOg_U55_n_15;
  wire image_filter_mac_eOg_U55_n_16;
  wire image_filter_mac_eOg_U55_n_17;
  wire image_filter_mac_eOg_U55_n_18;
  wire image_filter_mac_eOg_U55_n_19;
  wire image_filter_mac_eOg_U55_n_2;
  wire image_filter_mac_eOg_U55_n_20;
  wire image_filter_mac_eOg_U55_n_21;
  wire image_filter_mac_eOg_U55_n_22;
  wire image_filter_mac_eOg_U55_n_23;
  wire image_filter_mac_eOg_U55_n_24;
  wire image_filter_mac_eOg_U55_n_25;
  wire image_filter_mac_eOg_U55_n_26;
  wire image_filter_mac_eOg_U55_n_27;
  wire image_filter_mac_eOg_U55_n_28;
  wire image_filter_mac_eOg_U55_n_29;
  wire image_filter_mac_eOg_U55_n_3;
  wire image_filter_mac_eOg_U55_n_30;
  wire image_filter_mac_eOg_U55_n_31;
  wire image_filter_mac_eOg_U55_n_32;
  wire image_filter_mac_eOg_U55_n_33;
  wire image_filter_mac_eOg_U55_n_34;
  wire image_filter_mac_eOg_U55_n_35;
  wire image_filter_mac_eOg_U55_n_36;
  wire image_filter_mac_eOg_U55_n_37;
  wire image_filter_mac_eOg_U55_n_38;
  wire image_filter_mac_eOg_U55_n_39;
  wire image_filter_mac_eOg_U55_n_4;
  wire image_filter_mac_eOg_U55_n_40;
  wire image_filter_mac_eOg_U55_n_41;
  wire image_filter_mac_eOg_U55_n_42;
  wire image_filter_mac_eOg_U55_n_43;
  wire image_filter_mac_eOg_U55_n_44;
  wire image_filter_mac_eOg_U55_n_45;
  wire image_filter_mac_eOg_U55_n_46;
  wire image_filter_mac_eOg_U55_n_47;
  wire image_filter_mac_eOg_U55_n_5;
  wire image_filter_mac_eOg_U55_n_6;
  wire image_filter_mac_eOg_U55_n_7;
  wire image_filter_mac_eOg_U55_n_8;
  wire image_filter_mac_eOg_U55_n_9;
  wire image_filter_mac_eOg_U58_n_0;
  wire image_filter_mac_eOg_U58_n_1;
  wire image_filter_mac_eOg_U58_n_10;
  wire image_filter_mac_eOg_U58_n_11;
  wire image_filter_mac_eOg_U58_n_12;
  wire image_filter_mac_eOg_U58_n_13;
  wire image_filter_mac_eOg_U58_n_14;
  wire image_filter_mac_eOg_U58_n_15;
  wire image_filter_mac_eOg_U58_n_2;
  wire image_filter_mac_eOg_U58_n_3;
  wire image_filter_mac_eOg_U58_n_4;
  wire image_filter_mac_eOg_U58_n_5;
  wire image_filter_mac_eOg_U58_n_6;
  wire image_filter_mac_eOg_U58_n_7;
  wire image_filter_mac_eOg_U58_n_8;
  wire image_filter_mac_eOg_U58_n_9;
  wire image_filter_mac_eOg_U59_n_0;
  wire image_filter_mac_eOg_U59_n_1;
  wire image_filter_mac_eOg_U59_n_10;
  wire image_filter_mac_eOg_U59_n_11;
  wire image_filter_mac_eOg_U59_n_12;
  wire image_filter_mac_eOg_U59_n_13;
  wire image_filter_mac_eOg_U59_n_14;
  wire image_filter_mac_eOg_U59_n_15;
  wire image_filter_mac_eOg_U59_n_2;
  wire image_filter_mac_eOg_U59_n_3;
  wire image_filter_mac_eOg_U59_n_4;
  wire image_filter_mac_eOg_U59_n_5;
  wire image_filter_mac_eOg_U59_n_6;
  wire image_filter_mac_eOg_U59_n_7;
  wire image_filter_mac_eOg_U59_n_8;
  wire image_filter_mac_eOg_U59_n_9;
  wire image_filter_mac_eOg_U60_n_0;
  wire image_filter_mac_eOg_U60_n_1;
  wire image_filter_mac_eOg_U60_n_10;
  wire image_filter_mac_eOg_U60_n_11;
  wire image_filter_mac_eOg_U60_n_12;
  wire image_filter_mac_eOg_U60_n_13;
  wire image_filter_mac_eOg_U60_n_14;
  wire image_filter_mac_eOg_U60_n_15;
  wire image_filter_mac_eOg_U60_n_2;
  wire image_filter_mac_eOg_U60_n_3;
  wire image_filter_mac_eOg_U60_n_4;
  wire image_filter_mac_eOg_U60_n_5;
  wire image_filter_mac_eOg_U60_n_6;
  wire image_filter_mac_eOg_U60_n_7;
  wire image_filter_mac_eOg_U60_n_8;
  wire image_filter_mac_eOg_U60_n_9;
  wire image_filter_mac_eOg_U61_n_0;
  wire image_filter_mac_eOg_U61_n_1;
  wire image_filter_mac_eOg_U61_n_10;
  wire image_filter_mac_eOg_U61_n_11;
  wire image_filter_mac_eOg_U61_n_12;
  wire image_filter_mac_eOg_U61_n_13;
  wire image_filter_mac_eOg_U61_n_14;
  wire image_filter_mac_eOg_U61_n_15;
  wire image_filter_mac_eOg_U61_n_2;
  wire image_filter_mac_eOg_U61_n_3;
  wire image_filter_mac_eOg_U61_n_4;
  wire image_filter_mac_eOg_U61_n_5;
  wire image_filter_mac_eOg_U61_n_6;
  wire image_filter_mac_eOg_U61_n_7;
  wire image_filter_mac_eOg_U61_n_8;
  wire image_filter_mac_eOg_U61_n_9;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_1_empty_n;
  wire img_1_data_stream_0_full_n;
  wire img_1_data_stream_1_full_n;
  wire [10:0]\int_cols_reg[10] ;
  wire \int_cols_reg[4] ;
  wire \int_cols_reg[8] ;
  wire \int_cols_reg[8]_0 ;
  wire [1:0]\int_cols_reg[9] ;
  wire [10:0]\int_rows_reg[10] ;
  wire [1:0]\int_rows_reg[6] ;
  wire \int_rows_reg[8] ;
  wire or_cond3_i_i_i_fu_682_p2;
  wire or_cond3_i_i_i_reg_1355;
  wire \or_cond3_i_i_i_reg_1355[0]_i_3_n_0 ;
  wire \or_cond3_i_i_i_reg_1355[0]_i_4_n_0 ;
  wire \or_cond3_i_i_i_reg_1355[0]_i_6_n_0 ;
  wire or_cond_i_i_i_fu_666_p2;
  wire or_cond_i_i_i_reg_1346;
  wire p_0_in;
  wire p_15_in;
  wire p_18_in;
  wire p_20_in;
  wire p_9_in;
  wire ram_reg;
  wire [11:0]row_fu_602_p2;
  wire row_i_i_i_reg_380;
  wire [0:0]\row_i_i_i_reg_380_reg[11]_0 ;
  wire [11:0]row_reg_1289;
  wire \row_reg_1289[11]_i_2_n_0 ;
  wire \row_reg_1289[11]_i_3_n_0 ;
  wire \row_reg_1289[11]_i_4_n_0 ;
  wire \row_reg_1289[4]_i_2_n_0 ;
  wire \row_reg_1289[4]_i_3_n_0 ;
  wire \row_reg_1289[4]_i_4_n_0 ;
  wire \row_reg_1289[4]_i_5_n_0 ;
  wire \row_reg_1289[8]_i_2_n_0 ;
  wire \row_reg_1289[8]_i_3_n_0 ;
  wire \row_reg_1289[8]_i_4_n_0 ;
  wire \row_reg_1289[8]_i_5_n_0 ;
  wire \row_reg_1289_reg[11]_i_1_n_2 ;
  wire \row_reg_1289_reg[11]_i_1_n_3 ;
  wire \row_reg_1289_reg[4]_i_1_n_0 ;
  wire \row_reg_1289_reg[4]_i_1_n_1 ;
  wire \row_reg_1289_reg[4]_i_1_n_2 ;
  wire \row_reg_1289_reg[4]_i_1_n_3 ;
  wire \row_reg_1289_reg[8]_i_1_n_0 ;
  wire \row_reg_1289_reg[8]_i_1_n_1 ;
  wire \row_reg_1289_reg[8]_i_1_n_2 ;
  wire \row_reg_1289_reg[8]_i_1_n_3 ;
  wire [10:10]sel0;
  wire shiftReg_ce;
  wire sobel_filter_core_U0_c_low_thresh_channel_1_read;
  wire sobel_filter_core_U0_dst_data_stream_1_V_write;
  wire sobel_filter_core_U0_src_data_stream_0_V_read;
  wire [15:0]tmp11_i_fu_873_p2;
  wire [15:0]tmp11_i_reg_1450;
  wire \tmp11_i_reg_1450[11]_i_2_n_0 ;
  wire \tmp11_i_reg_1450[11]_i_3_n_0 ;
  wire \tmp11_i_reg_1450[11]_i_4_n_0 ;
  wire \tmp11_i_reg_1450[11]_i_5_n_0 ;
  wire \tmp11_i_reg_1450[15]_i_2_n_0 ;
  wire \tmp11_i_reg_1450[15]_i_3_n_0 ;
  wire \tmp11_i_reg_1450[15]_i_4_n_0 ;
  wire \tmp11_i_reg_1450[15]_i_5_n_0 ;
  wire \tmp11_i_reg_1450[3]_i_2_n_0 ;
  wire \tmp11_i_reg_1450[3]_i_3_n_0 ;
  wire \tmp11_i_reg_1450[3]_i_4_n_0 ;
  wire \tmp11_i_reg_1450[3]_i_5_n_0 ;
  wire \tmp11_i_reg_1450[7]_i_2_n_0 ;
  wire \tmp11_i_reg_1450[7]_i_3_n_0 ;
  wire \tmp11_i_reg_1450[7]_i_4_n_0 ;
  wire \tmp11_i_reg_1450[7]_i_5_n_0 ;
  wire \tmp11_i_reg_1450_reg[11]_i_1_n_0 ;
  wire \tmp11_i_reg_1450_reg[11]_i_1_n_1 ;
  wire \tmp11_i_reg_1450_reg[11]_i_1_n_2 ;
  wire \tmp11_i_reg_1450_reg[11]_i_1_n_3 ;
  wire \tmp11_i_reg_1450_reg[15]_i_1_n_1 ;
  wire \tmp11_i_reg_1450_reg[15]_i_1_n_2 ;
  wire \tmp11_i_reg_1450_reg[15]_i_1_n_3 ;
  wire \tmp11_i_reg_1450_reg[3]_i_1_n_0 ;
  wire \tmp11_i_reg_1450_reg[3]_i_1_n_1 ;
  wire \tmp11_i_reg_1450_reg[3]_i_1_n_2 ;
  wire \tmp11_i_reg_1450_reg[3]_i_1_n_3 ;
  wire \tmp11_i_reg_1450_reg[7]_i_1_n_0 ;
  wire \tmp11_i_reg_1450_reg[7]_i_1_n_1 ;
  wire \tmp11_i_reg_1450_reg[7]_i_1_n_2 ;
  wire \tmp11_i_reg_1450_reg[7]_i_1_n_3 ;
  wire tmp12_i_reg_14550;
  wire tmp12_i_reg_1455_reg_n_100;
  wire tmp12_i_reg_1455_reg_n_101;
  wire tmp12_i_reg_1455_reg_n_102;
  wire tmp12_i_reg_1455_reg_n_103;
  wire tmp12_i_reg_1455_reg_n_104;
  wire tmp12_i_reg_1455_reg_n_105;
  wire tmp12_i_reg_1455_reg_n_90;
  wire tmp12_i_reg_1455_reg_n_91;
  wire tmp12_i_reg_1455_reg_n_92;
  wire tmp12_i_reg_1455_reg_n_93;
  wire tmp12_i_reg_1455_reg_n_94;
  wire tmp12_i_reg_1455_reg_n_95;
  wire tmp12_i_reg_1455_reg_n_96;
  wire tmp12_i_reg_1455_reg_n_97;
  wire tmp12_i_reg_1455_reg_n_98;
  wire tmp12_i_reg_1455_reg_n_99;
  wire tmp14_i_reg_1460_reg_n_100;
  wire tmp14_i_reg_1460_reg_n_101;
  wire tmp14_i_reg_1460_reg_n_102;
  wire tmp14_i_reg_1460_reg_n_103;
  wire tmp14_i_reg_1460_reg_n_104;
  wire tmp14_i_reg_1460_reg_n_105;
  wire tmp14_i_reg_1460_reg_n_90;
  wire tmp14_i_reg_1460_reg_n_91;
  wire tmp14_i_reg_1460_reg_n_92;
  wire tmp14_i_reg_1460_reg_n_93;
  wire tmp14_i_reg_1460_reg_n_94;
  wire tmp14_i_reg_1460_reg_n_95;
  wire tmp14_i_reg_1460_reg_n_96;
  wire tmp14_i_reg_1460_reg_n_97;
  wire tmp14_i_reg_1460_reg_n_98;
  wire tmp14_i_reg_1460_reg_n_99;
  wire [15:0]tmp15_i_fu_886_p2;
  wire [15:0]tmp4_i_fu_869_p2;
  wire [15:0]tmp4_i_reg_1435;
  wire \tmp4_i_reg_1435[11]_i_2_n_0 ;
  wire \tmp4_i_reg_1435[11]_i_3_n_0 ;
  wire \tmp4_i_reg_1435[11]_i_4_n_0 ;
  wire \tmp4_i_reg_1435[11]_i_5_n_0 ;
  wire \tmp4_i_reg_1435[15]_i_2_n_0 ;
  wire \tmp4_i_reg_1435[15]_i_3_n_0 ;
  wire \tmp4_i_reg_1435[15]_i_4_n_0 ;
  wire \tmp4_i_reg_1435[15]_i_5_n_0 ;
  wire \tmp4_i_reg_1435[3]_i_2_n_0 ;
  wire \tmp4_i_reg_1435[3]_i_3_n_0 ;
  wire \tmp4_i_reg_1435[3]_i_4_n_0 ;
  wire \tmp4_i_reg_1435[3]_i_5_n_0 ;
  wire \tmp4_i_reg_1435[7]_i_2_n_0 ;
  wire \tmp4_i_reg_1435[7]_i_3_n_0 ;
  wire \tmp4_i_reg_1435[7]_i_4_n_0 ;
  wire \tmp4_i_reg_1435[7]_i_5_n_0 ;
  wire \tmp4_i_reg_1435_reg[11]_i_1_n_0 ;
  wire \tmp4_i_reg_1435_reg[11]_i_1_n_1 ;
  wire \tmp4_i_reg_1435_reg[11]_i_1_n_2 ;
  wire \tmp4_i_reg_1435_reg[11]_i_1_n_3 ;
  wire \tmp4_i_reg_1435_reg[15]_i_1_n_1 ;
  wire \tmp4_i_reg_1435_reg[15]_i_1_n_2 ;
  wire \tmp4_i_reg_1435_reg[15]_i_1_n_3 ;
  wire \tmp4_i_reg_1435_reg[3]_i_1_n_0 ;
  wire \tmp4_i_reg_1435_reg[3]_i_1_n_1 ;
  wire \tmp4_i_reg_1435_reg[3]_i_1_n_2 ;
  wire \tmp4_i_reg_1435_reg[3]_i_1_n_3 ;
  wire \tmp4_i_reg_1435_reg[7]_i_1_n_0 ;
  wire \tmp4_i_reg_1435_reg[7]_i_1_n_1 ;
  wire \tmp4_i_reg_1435_reg[7]_i_1_n_2 ;
  wire \tmp4_i_reg_1435_reg[7]_i_1_n_3 ;
  wire tmp5_i_reg_1440_reg_n_100;
  wire tmp5_i_reg_1440_reg_n_101;
  wire tmp5_i_reg_1440_reg_n_102;
  wire tmp5_i_reg_1440_reg_n_103;
  wire tmp5_i_reg_1440_reg_n_104;
  wire tmp5_i_reg_1440_reg_n_105;
  wire tmp5_i_reg_1440_reg_n_90;
  wire tmp5_i_reg_1440_reg_n_91;
  wire tmp5_i_reg_1440_reg_n_92;
  wire tmp5_i_reg_1440_reg_n_93;
  wire tmp5_i_reg_1440_reg_n_94;
  wire tmp5_i_reg_1440_reg_n_95;
  wire tmp5_i_reg_1440_reg_n_96;
  wire tmp5_i_reg_1440_reg_n_97;
  wire tmp5_i_reg_1440_reg_n_98;
  wire tmp5_i_reg_1440_reg_n_99;
  wire tmp7_i_reg_1445_reg_n_100;
  wire tmp7_i_reg_1445_reg_n_101;
  wire tmp7_i_reg_1445_reg_n_102;
  wire tmp7_i_reg_1445_reg_n_103;
  wire tmp7_i_reg_1445_reg_n_104;
  wire tmp7_i_reg_1445_reg_n_105;
  wire tmp7_i_reg_1445_reg_n_90;
  wire tmp7_i_reg_1445_reg_n_91;
  wire tmp7_i_reg_1445_reg_n_92;
  wire tmp7_i_reg_1445_reg_n_93;
  wire tmp7_i_reg_1445_reg_n_94;
  wire tmp7_i_reg_1445_reg_n_95;
  wire tmp7_i_reg_1445_reg_n_96;
  wire tmp7_i_reg_1445_reg_n_97;
  wire tmp7_i_reg_1445_reg_n_98;
  wire tmp7_i_reg_1445_reg_n_99;
  wire [15:0]tmp8_i_fu_877_p2;
  wire [15:1]tmp_18_i_i_i_i_fu_901_p2;
  wire [15:0]tmp_19_i_i_i_i_reg_1465;
  wire \tmp_19_i_i_i_i_reg_1465[0]_i_10_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[0]_i_11_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[0]_i_3_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[0]_i_4_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[0]_i_5_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[0]_i_6_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[0]_i_8_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[0]_i_9_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[11]_i_10_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[11]_i_11_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[11]_i_3_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[11]_i_4_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[11]_i_5_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[11]_i_6_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[11]_i_8_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[11]_i_9_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[12]_i_3_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[12]_i_4_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[12]_i_5_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[12]_i_6_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_10_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_11_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_13_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_14_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_15_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_16_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_17_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_18_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_19_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_20_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_22_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_23_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_24_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_25_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_26_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_27_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_28_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_29_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_30_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_31_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_32_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_33_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_5_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_6_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_7_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_8_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[15]_i_9_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[1]_i_3_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[1]_i_4_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[1]_i_5_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[1]_i_6_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[1]_i_7_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[4]_i_10_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[4]_i_11_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[4]_i_3_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[4]_i_4_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[4]_i_5_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[4]_i_6_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[4]_i_8_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[4]_i_9_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[8]_i_3_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[8]_i_4_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[8]_i_5_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465[8]_i_6_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[0]_i_2_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[0]_i_2_n_1 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[0]_i_2_n_2 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[0]_i_2_n_3 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[0]_i_7_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[0]_i_7_n_1 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[0]_i_7_n_2 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[0]_i_7_n_3 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[11]_i_2_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[11]_i_2_n_1 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[11]_i_2_n_2 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[11]_i_2_n_3 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[11]_i_7_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[11]_i_7_n_1 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[11]_i_7_n_2 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[11]_i_7_n_3 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[12]_i_2_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[12]_i_2_n_1 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[12]_i_2_n_2 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[12]_i_2_n_3 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[15]_i_12_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[15]_i_12_n_1 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[15]_i_12_n_2 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[15]_i_12_n_3 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[15]_i_21_n_1 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[15]_i_21_n_2 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[15]_i_21_n_3 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[15]_i_2_n_1 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[15]_i_2_n_2 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[15]_i_2_n_3 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[15]_i_3_n_2 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[15]_i_3_n_3 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_1 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_2 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_3 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[1]_i_2_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[1]_i_2_n_1 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[1]_i_2_n_2 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[1]_i_2_n_3 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[4]_i_2_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[4]_i_2_n_1 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[4]_i_2_n_2 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[4]_i_2_n_3 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[4]_i_7_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[4]_i_7_n_1 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[4]_i_7_n_2 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[4]_i_7_n_3 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[8]_i_2_n_0 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[8]_i_2_n_1 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[8]_i_2_n_2 ;
  wire \tmp_19_i_i_i_i_reg_1465_reg[8]_i_2_n_3 ;
  wire [9:0]tmp_21_fu_710_p4;
  wire [15:1]tmp_21_i_i_i_i_fu_921_p2;
  wire [15:0]tmp_22_fu_935_p1;
  wire [15:0]tmp_22_i_i_i_i_reg_1470;
  wire \tmp_22_i_i_i_i_reg_1470[0]_i_10_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[0]_i_11_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[0]_i_3_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[0]_i_4_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[0]_i_5_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[0]_i_6_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[0]_i_8_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[0]_i_9_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[11]_i_10_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[11]_i_11_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[11]_i_3_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[11]_i_4_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[11]_i_5_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[11]_i_6_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[11]_i_8_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[11]_i_9_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[12]_i_3_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[12]_i_4_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[12]_i_5_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[12]_i_6_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_10_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_11_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_13_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_14_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_15_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_16_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_17_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_18_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_19_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_20_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_22_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_23_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_24_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_25_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_26_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_27_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_28_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_29_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_30_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_31_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_32_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_33_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_5_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_6_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_7_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_8_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[15]_i_9_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[1]_i_3_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[1]_i_4_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[1]_i_5_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[1]_i_6_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[1]_i_7_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[4]_i_10_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[4]_i_11_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[4]_i_3_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[4]_i_4_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[4]_i_5_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[4]_i_6_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[4]_i_8_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[4]_i_9_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[8]_i_3_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[8]_i_4_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[8]_i_5_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470[8]_i_6_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[0]_i_2_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[0]_i_2_n_1 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[0]_i_2_n_2 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[0]_i_2_n_3 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[0]_i_7_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[0]_i_7_n_1 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[0]_i_7_n_2 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[0]_i_7_n_3 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[11]_i_2_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[11]_i_2_n_1 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[11]_i_2_n_2 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[11]_i_2_n_3 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[11]_i_7_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[11]_i_7_n_1 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[11]_i_7_n_2 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[11]_i_7_n_3 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[12]_i_2_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[12]_i_2_n_1 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[12]_i_2_n_2 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[12]_i_2_n_3 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[15]_i_12_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[15]_i_12_n_1 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[15]_i_12_n_2 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[15]_i_12_n_3 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[15]_i_21_n_1 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[15]_i_21_n_2 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[15]_i_21_n_3 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[15]_i_2_n_1 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[15]_i_2_n_2 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[15]_i_2_n_3 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[15]_i_3_n_2 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[15]_i_3_n_3 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[15]_i_4_n_1 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[15]_i_4_n_2 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[15]_i_4_n_3 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[1]_i_2_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[1]_i_2_n_1 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[1]_i_2_n_2 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[1]_i_2_n_3 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[4]_i_2_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[4]_i_2_n_1 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[4]_i_2_n_2 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[4]_i_2_n_3 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[4]_i_7_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[4]_i_7_n_1 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[4]_i_7_n_2 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[4]_i_7_n_3 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[8]_i_2_n_0 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[8]_i_2_n_1 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[8]_i_2_n_2 ;
  wire \tmp_22_i_i_i_i_reg_1470_reg[8]_i_2_n_3 ;
  wire [15:0]tmp_23_fu_939_p1;
  wire [7:0]tmp_25_i_i_i_i_fu_953_p2;
  wire tmp_27_i_i_i_i_fu_975_p2;
  wire tmp_27_i_i_i_i_reg_1490;
  wire \tmp_27_i_i_i_i_reg_1490[0]_i_10_n_0 ;
  wire \tmp_27_i_i_i_i_reg_1490[0]_i_11_n_0 ;
  wire \tmp_27_i_i_i_i_reg_1490[0]_i_13_n_0 ;
  wire \tmp_27_i_i_i_i_reg_1490[0]_i_14_n_0 ;
  wire \tmp_27_i_i_i_i_reg_1490[0]_i_15_n_0 ;
  wire \tmp_27_i_i_i_i_reg_1490[0]_i_16_n_0 ;
  wire \tmp_27_i_i_i_i_reg_1490[0]_i_17_n_0 ;
  wire \tmp_27_i_i_i_i_reg_1490[0]_i_18_n_0 ;
  wire \tmp_27_i_i_i_i_reg_1490[0]_i_19_n_0 ;
  wire \tmp_27_i_i_i_i_reg_1490[0]_i_20_n_0 ;
  wire \tmp_27_i_i_i_i_reg_1490[0]_i_21_n_0 ;
  wire \tmp_27_i_i_i_i_reg_1490[0]_i_22_n_0 ;
  wire \tmp_27_i_i_i_i_reg_1490[0]_i_23_n_0 ;
  wire \tmp_27_i_i_i_i_reg_1490[0]_i_24_n_0 ;
  wire \tmp_27_i_i_i_i_reg_1490[0]_i_3_n_0 ;
  wire \tmp_27_i_i_i_i_reg_1490[0]_i_4_n_0 ;
  wire \tmp_27_i_i_i_i_reg_1490[0]_i_5_n_0 ;
  wire \tmp_27_i_i_i_i_reg_1490[0]_i_6_n_0 ;
  wire \tmp_27_i_i_i_i_reg_1490[0]_i_8_n_0 ;
  wire \tmp_27_i_i_i_i_reg_1490[0]_i_9_n_0 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_i_12_n_0 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_i_12_n_1 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_i_12_n_2 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_i_12_n_3 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_i_1_n_1 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_i_1_n_2 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_i_1_n_3 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_i_2_n_0 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_i_2_n_1 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_i_2_n_2 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_i_2_n_3 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_i_7_n_0 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_i_7_n_1 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_i_7_n_2 ;
  wire \tmp_27_i_i_i_i_reg_1490_reg[0]_i_7_n_3 ;
  wire tmp_28_i_i_i_i_fu_980_p2;
  wire tmp_28_i_i_i_i_reg_1496;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_10_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_12_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_13_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_14_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_15_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_16_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_17_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_18_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_19_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_21_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_22_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_23_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_24_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_25_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_26_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_27_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_28_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_29_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_30_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_31_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_32_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_33_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_34_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_35_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_36_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_3_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_4_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_5_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_6_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_7_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_8_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496[0]_i_9_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496_reg[0]_i_11_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496_reg[0]_i_11_n_1 ;
  wire \tmp_28_i_i_i_i_reg_1496_reg[0]_i_11_n_2 ;
  wire \tmp_28_i_i_i_i_reg_1496_reg[0]_i_11_n_3 ;
  wire \tmp_28_i_i_i_i_reg_1496_reg[0]_i_1_n_1 ;
  wire \tmp_28_i_i_i_i_reg_1496_reg[0]_i_1_n_2 ;
  wire \tmp_28_i_i_i_i_reg_1496_reg[0]_i_1_n_3 ;
  wire \tmp_28_i_i_i_i_reg_1496_reg[0]_i_20_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496_reg[0]_i_20_n_1 ;
  wire \tmp_28_i_i_i_i_reg_1496_reg[0]_i_20_n_2 ;
  wire \tmp_28_i_i_i_i_reg_1496_reg[0]_i_20_n_3 ;
  wire \tmp_28_i_i_i_i_reg_1496_reg[0]_i_2_n_0 ;
  wire \tmp_28_i_i_i_i_reg_1496_reg[0]_i_2_n_1 ;
  wire \tmp_28_i_i_i_i_reg_1496_reg[0]_i_2_n_2 ;
  wire \tmp_28_i_i_i_i_reg_1496_reg[0]_i_2_n_3 ;
  wire \tmp_30_i_i_i_i_reg_1280[0]_i_1_n_0 ;
  wire \tmp_30_i_i_i_i_reg_1280_reg_n_0_[0] ;
  wire tmp_34_i_i_i_fu_608_p2;
  wire tmp_34_i_i_i_reg_1294;
  wire \tmp_34_i_i_i_reg_1294[0]_i_1_n_0 ;
  wire \tmp_34_i_i_i_reg_1294[0]_i_4_n_0 ;
  wire \tmp_34_i_i_i_reg_1294[0]_i_6_n_0 ;
  wire \tmp_34_i_i_i_reg_1294[0]_i_7_n_0 ;
  wire [2:0]\tmp_34_i_i_i_reg_1294_reg[0]_0 ;
  wire \tmp_34_i_i_i_reg_1294_reg[0]_i_2_n_3 ;
  wire tmp_36_i_i_i_fu_629_p2;
  wire tmp_36_i_i_i_reg_1304;
  wire \tmp_36_i_i_i_reg_1304[0]_i_1_n_0 ;
  wire \tmp_36_i_i_i_reg_1304[0]_i_3_n_0 ;
  wire \tmp_36_i_i_i_reg_1304[0]_i_4_n_0 ;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_106;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_107;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_108;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_109;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_110;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_111;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_112;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_113;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_114;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_115;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_116;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_117;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_118;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_119;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_120;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_121;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_122;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_123;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_124;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_125;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_126;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_127;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_128;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_129;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_130;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_131;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_132;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_133;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_134;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_135;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_136;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_137;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_138;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_139;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_140;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_141;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_142;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_143;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_144;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_145;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_146;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_147;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_148;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_149;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_150;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_151;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_152;
  wire tmp_37_0_i_i_i_i_reg_1399_reg_n_153;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_106;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_107;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_108;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_109;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_110;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_111;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_112;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_113;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_114;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_115;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_116;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_117;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_118;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_119;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_120;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_121;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_122;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_123;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_124;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_125;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_126;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_127;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_128;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_129;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_130;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_131;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_132;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_133;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_134;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_135;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_136;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_137;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_138;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_139;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_140;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_141;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_142;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_143;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_144;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_145;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_146;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_147;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_148;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_149;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_150;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_151;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_152;
  wire tmp_37_1_1_i_i_i_i_reg_1409_reg_n_153;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_106;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_107;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_108;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_109;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_110;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_111;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_112;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_113;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_114;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_115;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_116;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_117;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_118;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_119;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_120;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_121;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_122;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_123;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_124;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_125;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_126;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_127;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_128;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_129;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_130;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_131;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_132;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_133;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_134;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_135;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_136;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_137;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_138;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_139;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_140;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_141;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_142;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_143;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_144;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_145;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_146;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_147;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_148;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_149;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_150;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_151;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_152;
  wire tmp_37_2_1_i_i_i_i_reg_1419_reg_n_153;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_100;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_101;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_102;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_103;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_104;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_105;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_106;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_107;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_108;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_109;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_110;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_111;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_112;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_113;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_114;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_115;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_116;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_117;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_118;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_119;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_120;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_121;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_122;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_123;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_124;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_125;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_126;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_127;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_128;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_129;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_130;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_131;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_132;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_133;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_134;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_135;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_136;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_137;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_138;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_139;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_140;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_141;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_142;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_143;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_144;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_145;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_146;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_147;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_148;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_149;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_150;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_151;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_152;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_153;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_90;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_91;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_92;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_93;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_94;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_95;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_96;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_97;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_98;
  wire tmp_37_2_2_i_i_i_i_reg_1429_reg_n_99;
  wire tmp_37_i_i_i_reg_1309;
  wire [0:0]\tmp_37_i_i_i_reg_1309_reg[0]_0 ;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_106;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_107;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_108;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_109;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_110;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_111;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_112;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_113;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_114;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_115;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_116;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_117;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_118;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_119;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_120;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_121;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_122;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_123;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_124;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_125;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_126;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_127;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_128;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_129;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_130;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_131;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_132;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_133;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_134;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_135;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_136;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_137;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_138;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_139;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_140;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_141;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_142;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_143;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_144;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_145;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_146;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_147;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_148;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_149;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_150;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_151;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_152;
  wire tmp_39_0_i_i_i_i_reg_1404_reg_n_153;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_106;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_107;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_108;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_109;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_110;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_111;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_112;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_113;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_114;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_115;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_116;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_117;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_118;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_119;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_120;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_121;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_122;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_123;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_124;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_125;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_126;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_127;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_128;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_129;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_130;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_131;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_132;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_133;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_134;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_135;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_136;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_137;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_138;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_139;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_140;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_141;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_142;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_143;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_144;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_145;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_146;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_147;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_148;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_149;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_150;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_151;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_152;
  wire tmp_39_1_1_i_i_i_i_reg_1414_reg_n_153;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_106;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_107;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_108;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_109;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_110;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_111;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_112;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_113;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_114;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_115;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_116;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_117;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_118;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_119;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_120;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_121;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_122;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_123;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_124;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_125;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_126;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_127;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_128;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_129;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_130;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_131;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_132;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_133;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_134;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_135;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_136;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_137;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_138;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_139;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_140;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_141;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_142;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_143;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_144;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_145;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_146;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_147;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_148;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_149;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_150;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_151;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_152;
  wire tmp_39_2_1_i_i_i_i_reg_1424_reg_n_153;
  wire tmp_39_i_i_i_fu_655_p2;
  wire tmp_39_i_i_i_reg_1323;
  wire \tmp_39_i_i_i_reg_1323[0]_i_10_n_0 ;
  wire \tmp_39_i_i_i_reg_1323[0]_i_11_n_0 ;
  wire \tmp_39_i_i_i_reg_1323[0]_i_12_n_0 ;
  wire \tmp_39_i_i_i_reg_1323[0]_i_13_n_0 ;
  wire \tmp_39_i_i_i_reg_1323[0]_i_14_n_0 ;
  wire \tmp_39_i_i_i_reg_1323[0]_i_3_n_0 ;
  wire \tmp_39_i_i_i_reg_1323[0]_i_4_n_0 ;
  wire \tmp_39_i_i_i_reg_1323[0]_i_5_n_0 ;
  wire \tmp_39_i_i_i_reg_1323[0]_i_6_n_0 ;
  wire \tmp_39_i_i_i_reg_1323[0]_i_7_n_0 ;
  wire \tmp_39_i_i_i_reg_1323[0]_i_8_n_0 ;
  wire \tmp_39_i_i_i_reg_1323[0]_i_9_n_0 ;
  wire \tmp_39_i_i_i_reg_1323_reg[0]_0 ;
  wire \tmp_39_i_i_i_reg_1323_reg[0]_i_1_n_3 ;
  wire \tmp_39_i_i_i_reg_1323_reg[0]_i_2_n_0 ;
  wire \tmp_39_i_i_i_reg_1323_reg[0]_i_2_n_1 ;
  wire \tmp_39_i_i_i_reg_1323_reg[0]_i_2_n_2 ;
  wire \tmp_39_i_i_i_reg_1323_reg[0]_i_2_n_3 ;
  wire \tmp_40_i_i_i_reg_1330_reg_n_0_[0] ;
  wire \tmp_40_i_i_i_reg_1330_reg_n_0_[10] ;
  wire \tmp_40_i_i_i_reg_1330_reg_n_0_[1] ;
  wire \tmp_40_i_i_i_reg_1330_reg_n_0_[2] ;
  wire \tmp_40_i_i_i_reg_1330_reg_n_0_[3] ;
  wire \tmp_40_i_i_i_reg_1330_reg_n_0_[4] ;
  wire \tmp_40_i_i_i_reg_1330_reg_n_0_[5] ;
  wire \tmp_40_i_i_i_reg_1330_reg_n_0_[6] ;
  wire \tmp_40_i_i_i_reg_1330_reg_n_0_[7] ;
  wire \tmp_40_i_i_i_reg_1330_reg_n_0_[8] ;
  wire \tmp_40_i_i_i_reg_1330_reg_n_0_[9] ;
  wire tmp_45_i_i_i_reg_1350;
  wire [0:0]\tmp_45_i_i_i_reg_1350_reg[0]_0 ;
  wire [1:0]\tmp_45_i_i_i_reg_1350_reg[0]_1 ;
  wire [1:0]\tmp_45_i_i_i_reg_1350_reg[0]_2 ;
  wire [1:0]\tmp_45_i_i_i_reg_1350_reg[0]_3 ;
  wire [15:0]x_weight_2_2_2_i_i_i_fu_881_p2;
  wire [15:0]y_weight_2_2_2_i_i_i_fu_890_p2;
  wire [3:0]\NLW_col_assign_i_reg_391_reg[11]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_col_reg_1318_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_edge_val1_i_i_i_i_reg_1485_reg[7]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_edge_val1_i_i_i_i_reg_1485_reg[7]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_edge_val1_i_i_i_i_reg_1485_reg[7]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_exitcond_i_reg_1314_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_row_reg_1289_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_row_reg_1289_reg[11]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp11_i_reg_1450_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp12_i_reg_1455_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp12_i_reg_1455_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp12_i_reg_1455_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp12_i_reg_1455_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp12_i_reg_1455_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp12_i_reg_1455_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp12_i_reg_1455_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp12_i_reg_1455_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp12_i_reg_1455_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_tmp12_i_reg_1455_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp12_i_reg_1455_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp14_i_reg_1460_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp14_i_reg_1460_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp14_i_reg_1460_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp14_i_reg_1460_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp14_i_reg_1460_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp14_i_reg_1460_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp14_i_reg_1460_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp14_i_reg_1460_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp14_i_reg_1460_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_tmp14_i_reg_1460_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp14_i_reg_1460_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_tmp4_i_reg_1435_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp5_i_reg_1440_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp5_i_reg_1440_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp5_i_reg_1440_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp5_i_reg_1440_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp5_i_reg_1440_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp5_i_reg_1440_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp5_i_reg_1440_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp5_i_reg_1440_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp5_i_reg_1440_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_tmp5_i_reg_1440_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp5_i_reg_1440_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp7_i_reg_1445_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp7_i_reg_1445_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp7_i_reg_1445_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp7_i_reg_1445_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp7_i_reg_1445_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp7_i_reg_1445_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp7_i_reg_1445_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp7_i_reg_1445_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp7_i_reg_1445_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_tmp7_i_reg_1445_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp7_i_reg_1445_reg_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_tmp_19_i_i_i_i_reg_1465_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_19_i_i_i_i_reg_1465_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_19_i_i_i_i_reg_1465_reg[15]_i_21_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_19_i_i_i_i_reg_1465_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_19_i_i_i_i_reg_1465_reg[15]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_22_i_i_i_i_reg_1470_reg[15]_i_12_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_22_i_i_i_i_reg_1470_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_22_i_i_i_i_reg_1470_reg[15]_i_21_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_22_i_i_i_i_reg_1470_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_22_i_i_i_i_reg_1470_reg[15]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_22_i_i_i_i_reg_1470_reg[15]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_i_i_i_i_reg_1490_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_i_i_i_i_reg_1490_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_i_i_i_i_reg_1490_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_27_i_i_i_i_reg_1490_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_28_i_i_i_i_reg_1496_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_28_i_i_i_i_reg_1496_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_28_i_i_i_i_reg_1496_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_28_i_i_i_i_reg_1496_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_34_i_i_i_reg_1294_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_34_i_i_i_reg_1294_reg[0]_i_2_O_UNCONNECTED ;
  wire NLW_tmp_37_0_i_i_i_i_reg_1399_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_37_0_i_i_i_i_reg_1399_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_37_0_i_i_i_i_reg_1399_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_37_0_i_i_i_i_reg_1399_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_37_0_i_i_i_i_reg_1399_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_37_0_i_i_i_i_reg_1399_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_37_0_i_i_i_i_reg_1399_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_37_0_i_i_i_i_reg_1399_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_37_0_i_i_i_i_reg_1399_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_37_0_i_i_i_i_reg_1399_reg_P_UNCONNECTED;
  wire NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_P_UNCONNECTED;
  wire NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_P_UNCONNECTED;
  wire NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_P_UNCONNECTED;
  wire NLW_tmp_39_0_i_i_i_i_reg_1404_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_39_0_i_i_i_i_reg_1404_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_39_0_i_i_i_i_reg_1404_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_39_0_i_i_i_i_reg_1404_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_39_0_i_i_i_i_reg_1404_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_39_0_i_i_i_i_reg_1404_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_39_0_i_i_i_i_reg_1404_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_39_0_i_i_i_i_reg_1404_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_39_0_i_i_i_i_reg_1404_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_39_0_i_i_i_i_reg_1404_reg_P_UNCONNECTED;
  wire NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_P_UNCONNECTED;
  wire NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_P_UNCONNECTED;
  wire [3:2]\NLW_tmp_39_i_i_i_reg_1323_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_39_i_i_i_reg_1323_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_39_i_i_i_reg_1323_reg[0]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'h51AE)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(tmp_27_i_i_i_i_reg_1490),
        .I1(edge_val1_i_i_i_i_reg_1485[0]),
        .I2(tmp_28_i_i_i_i_reg_1496),
        .I3(\tmp_30_i_i_i_i_reg_1280_reg_n_0_[0] ),
        .O(\SRL_SIG_reg[0][0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'h51AE)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(tmp_27_i_i_i_i_reg_1490),
        .I1(edge_val1_i_i_i_i_reg_1485[1]),
        .I2(tmp_28_i_i_i_i_reg_1496),
        .I3(\tmp_30_i_i_i_i_reg_1280_reg_n_0_[0] ),
        .O(\SRL_SIG_reg[0][1] ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'h51AE)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(tmp_27_i_i_i_i_reg_1490),
        .I1(edge_val1_i_i_i_i_reg_1485[2]),
        .I2(tmp_28_i_i_i_i_reg_1496),
        .I3(\tmp_30_i_i_i_i_reg_1280_reg_n_0_[0] ),
        .O(\SRL_SIG_reg[0][2] ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'h51AE)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(tmp_27_i_i_i_i_reg_1490),
        .I1(edge_val1_i_i_i_i_reg_1485[3]),
        .I2(tmp_28_i_i_i_i_reg_1496),
        .I3(\tmp_30_i_i_i_i_reg_1280_reg_n_0_[0] ),
        .O(\SRL_SIG_reg[0][3] ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'h51AE)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(tmp_27_i_i_i_i_reg_1490),
        .I1(edge_val1_i_i_i_i_reg_1485[4]),
        .I2(tmp_28_i_i_i_i_reg_1496),
        .I3(\tmp_30_i_i_i_i_reg_1280_reg_n_0_[0] ),
        .O(\SRL_SIG_reg[0][4] ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'h51AE)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(tmp_27_i_i_i_i_reg_1490),
        .I1(edge_val1_i_i_i_i_reg_1485[5]),
        .I2(tmp_28_i_i_i_i_reg_1496),
        .I3(\tmp_30_i_i_i_i_reg_1280_reg_n_0_[0] ),
        .O(\SRL_SIG_reg[0][5] ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'h51AE)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(tmp_27_i_i_i_i_reg_1490),
        .I1(edge_val1_i_i_i_i_reg_1485[6]),
        .I2(tmp_28_i_i_i_i_reg_1496),
        .I3(\tmp_30_i_i_i_i_reg_1280_reg_n_0_[0] ),
        .O(\SRL_SIG_reg[0][6] ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(img_1_data_stream_0_full_n),
        .I1(ap_NS_fsm66_out),
        .I2(ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355),
        .I3(ap_enable_reg_pp0_iter7_reg_n_0),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'h51AE)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(tmp_27_i_i_i_i_reg_1490),
        .I1(edge_val1_i_i_i_i_reg_1485[7]),
        .I2(tmp_28_i_i_i_i_reg_1496),
        .I3(\tmp_30_i_i_i_i_reg_1280_reg_n_0_[0] ),
        .O(\SRL_SIG_reg[0][7] ));
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \U_image_filter_img_CeG_ram/SRL_SIG[0][7]_i_1 
       (.I0(\icmp_reg_1299_reg_n_0_[0] ),
        .I1(tmp_37_i_i_i_reg_1309),
        .I2(ap_pipeline_reg_pp0_iter6_tmp_45_i_i_i_reg_1350),
        .I3(ap_pipeline_reg_pp0_iter6_icmp6_reg_1369),
        .I4(shiftReg_ce),
        .O(\SRL_SIG_reg[0][0] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(\col_assign_i_reg_391_reg[11]_i_3_n_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(ap_condition_245),
        .I3(Q),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I1(ap_CS_fsm_state11),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\col_assign_i_reg_391_reg[11]_i_3_n_0 ),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0010001000FF0010)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_NS_fsm66_out),
        .I4(ap_enable_reg_pp0_iter7_reg_n_0),
        .I5(ap_enable_reg_pp0_iter6),
        .O(\ap_CS_fsm[3]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state11),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000AE00AE00AE00)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_state2),
        .I2(\col_assign_i_reg_391_reg[11]_i_3_n_0 ),
        .I3(ap_rst_n),
        .I4(exitcond_i_fu_644_p2),
        .I5(p_20_in),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC0C0C0C0A000A0A0)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(\col_assign_i_reg_391_reg[11]_i_3_n_0 ),
        .I4(ap_CS_fsm_state2),
        .I5(p_20_in),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_NS_fsm66_out),
        .O(ap_condition_201));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(ap_enable_reg_pp0_iter1_reg_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC0A0C000)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_rst_n),
        .I3(ap_NS_fsm66_out),
        .I4(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hC0A000A0C0A0C0A0)) 
    ap_enable_reg_pp0_iter7_i_1
       (.I0(ap_enable_reg_pp0_iter6),
        .I1(ap_enable_reg_pp0_iter7_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_NS_fsm66_out),
        .I4(\col_assign_i_reg_391_reg[11]_i_3_n_0 ),
        .I5(ap_CS_fsm_state2),
        .O(ap_enable_reg_pp0_iter7_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter7_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter7_reg_n_0),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\col_assign_i_reg_391_reg_n_0_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\col_assign_i_reg_391_reg_n_0_[10] ),
        .Q(tmp_21_fu_710_p4[9]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\col_assign_i_reg_391_reg_n_0_[11] ),
        .Q(sel0),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\col_assign_i_reg_391_reg_n_0_[1] ),
        .Q(tmp_21_fu_710_p4[0]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0 [0]),
        .Q(tmp_21_fu_710_p4[1]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\col_assign_i_reg_391_reg_n_0_[3] ),
        .Q(tmp_21_fu_710_p4[2]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\col_assign_i_reg_391_reg_n_0_[4] ),
        .Q(tmp_21_fu_710_p4[3]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\col_assign_i_reg_391_reg_n_0_[5] ),
        .Q(tmp_21_fu_710_p4[4]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\col_assign_i_reg_391_reg_n_0_[6] ),
        .Q(tmp_21_fu_710_p4[5]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0 [1]),
        .Q(tmp_21_fu_710_p4[6]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\col_assign_i_reg_391_reg_n_0_[8] ),
        .Q(tmp_21_fu_710_p4[7]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\col_assign_i_reg_391_reg_n_0_[9] ),
        .Q(tmp_21_fu_710_p4[8]),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\exitcond_i_reg_1314_reg_n_0_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_or_cond3_i_i_i_reg_1355_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(or_cond3_i_i_i_reg_1355),
        .Q(ap_pipeline_reg_pp0_iter1_or_cond3_i_i_i_reg_1355),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(or_cond_i_i_i_reg_1346),
        .Q(ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_tmp_39_i_i_i_reg_1323_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(tmp_39_i_i_i_reg_1323),
        .Q(ap_pipeline_reg_pp0_iter1_tmp_39_i_i_i_reg_1323),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter1_tmp_45_i_i_i_reg_1350_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(tmp_45_i_i_i_reg_1350),
        .Q(ap_pipeline_reg_pp0_iter1_tmp_45_i_i_i_reg_1350),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg_n_0_[0] ),
        .Q(ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(ap_pipeline_reg_pp0_iter1_tmp_39_i_i_i_reg_1323),
        .Q(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .R(1'b0));
  (* srl_bus_name = "inst/\sobel_filter_core_U0/ap_pipeline_reg_pp0_iter5_icmp6_reg_1369_reg " *) 
  (* srl_name = "inst/\sobel_filter_core_U0/ap_pipeline_reg_pp0_iter5_icmp6_reg_1369_reg[0]_srl3 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_icmp6_reg_1369_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_201),
        .CLK(ap_clk),
        .D(\icmp6_reg_1369_reg_n_0_[0] ),
        .Q(\ap_pipeline_reg_pp0_iter5_icmp6_reg_1369_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "inst/\sobel_filter_core_U0/ap_pipeline_reg_pp0_iter5_or_cond3_i_i_i_reg_1355_reg " *) 
  (* srl_name = "inst/\sobel_filter_core_U0/ap_pipeline_reg_pp0_iter5_or_cond3_i_i_i_reg_1355_reg[0]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_or_cond3_i_i_i_reg_1355_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_201),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_or_cond3_i_i_i_reg_1355),
        .Q(\ap_pipeline_reg_pp0_iter5_or_cond3_i_i_i_reg_1355_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "inst/\sobel_filter_core_U0/ap_pipeline_reg_pp0_iter5_tmp_45_i_i_i_reg_1350_reg " *) 
  (* srl_name = "inst/\sobel_filter_core_U0/ap_pipeline_reg_pp0_iter5_tmp_45_i_i_i_reg_1350_reg[0]_srl4 " *) 
  SRL16E \ap_pipeline_reg_pp0_iter5_tmp_45_i_i_i_reg_1350_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_condition_201),
        .CLK(ap_clk),
        .D(ap_pipeline_reg_pp0_iter1_tmp_45_i_i_i_reg_1350),
        .Q(\ap_pipeline_reg_pp0_iter5_tmp_45_i_i_i_reg_1350_reg[0]_srl4_n_0 ));
  FDRE \ap_pipeline_reg_pp0_iter6_icmp6_reg_1369_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(\ap_pipeline_reg_pp0_iter5_icmp6_reg_1369_reg[0]_srl3_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_icmp6_reg_1369),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(\ap_pipeline_reg_pp0_iter5_or_cond3_i_i_i_reg_1355_reg[0]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355),
        .R(1'b0));
  FDRE \ap_pipeline_reg_pp0_iter6_tmp_45_i_i_i_reg_1350_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(\ap_pipeline_reg_pp0_iter5_tmp_45_i_i_i_reg_1350_reg[0]_srl4_n_0 ),
        .Q(ap_pipeline_reg_pp0_iter6_tmp_45_i_i_i_reg_1350),
        .R(1'b0));
  system_image_filter_0_1_sobel_filter_corebkb buff_A_val_0_U
       (.ADDRBWRADDR({buff_A_val_1_U_n_9,ADDRBWRADDR[5:3],ram_reg,ADDRBWRADDR[2:0],buff_A_val_1_U_n_17,buff_A_val_1_U_n_18,buff_A_val_1_U_n_19}),
        .D(buff_A_val_0_q0),
        .E(sobel_filter_core_U0_src_data_stream_0_V_read),
        .Q({tmp_21_fu_710_p4,\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg_n_0_[0] }),
        .\SRL_SIG_reg[1][7] (D),
        .WEA(buff_A_val_0_ce1),
        .ap_NS_fsm66_out(ap_NS_fsm66_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter7_reg(ap_enable_reg_pp0_iter7_reg_n_0),
        .\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg[0] (\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg_n_0_[0] ),
        .ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346(ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346),
        .ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355(ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355),
        .buff_A_val_0_ce0(buff_A_val_0_ce0),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_0_data_stream_1_empty_n(img_0_data_stream_1_empty_n),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .img_1_data_stream_1_full_n(img_1_data_stream_1_full_n));
  system_image_filter_0_1_sobel_filter_corebkb_0 buff_A_val_1_U
       (.ADDRARDADDR({\tmp_40_i_i_i_reg_1330_reg_n_0_[10] ,\tmp_40_i_i_i_reg_1330_reg_n_0_[9] ,\tmp_40_i_i_i_reg_1330_reg_n_0_[8] ,\tmp_40_i_i_i_reg_1330_reg_n_0_[7] ,\tmp_40_i_i_i_reg_1330_reg_n_0_[6] ,\tmp_40_i_i_i_reg_1330_reg_n_0_[5] ,\tmp_40_i_i_i_reg_1330_reg_n_0_[4] ,\tmp_40_i_i_i_reg_1330_reg_n_0_[3] ,\tmp_40_i_i_i_reg_1330_reg_n_0_[2] ,\tmp_40_i_i_i_reg_1330_reg_n_0_[1] ,\tmp_40_i_i_i_reg_1330_reg_n_0_[0] }),
        .ADDRBWRADDR({buff_A_val_1_U_n_9,ADDRBWRADDR[5:3],ram_reg,ADDRBWRADDR[2:0],buff_A_val_1_U_n_17,buff_A_val_1_U_n_18,buff_A_val_1_U_n_19}),
        .D(buff_A_val_0_q0),
        .DOBDO(buff_A_val_1_q0),
        .E(buff_A_val_1_we1),
        .Q(ap_CS_fsm_pp0_stage0),
        .WEA(p_18_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_0),
        .buff_A_val_0_ce0(buff_A_val_0_ce0),
        .\col_assign_i_reg_391_reg[10] ({\col_assign_i_reg_391_reg_n_0_[10] ,\col_assign_i_reg_391_reg_n_0_[9] ,\col_assign_i_reg_391_reg_n_0_[8] ,\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0 [1],\col_assign_i_reg_391_reg_n_0_[6] ,\col_assign_i_reg_391_reg_n_0_[5] ,\col_assign_i_reg_391_reg_n_0_[4] ,\col_assign_i_reg_391_reg_n_0_[3] ,\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0 [0],\col_assign_i_reg_391_reg_n_0_[1] ,\col_assign_i_reg_391_reg_n_0_[0] }),
        .col_reg_1318_reg({col_reg_1318_reg[10:8],col_reg_1318_reg[6:3],col_reg_1318_reg[1:0]}),
        .\col_reg_1318_reg[7] (\col_assign_i_reg_391_reg[7]_0 ),
        .\exitcond_i_reg_1314_reg[0] (\exitcond_i_reg_1314_reg_n_0_[0] ),
        .p_20_in(p_20_in));
  system_image_filter_0_1_sobel_filter_coredEe buff_A_val_2_U
       (.A(buff_C_val_2_0_1_fu_747_p3),
        .ADDRARDADDR({\tmp_40_i_i_i_reg_1330_reg_n_0_[10] ,\tmp_40_i_i_i_reg_1330_reg_n_0_[9] ,\tmp_40_i_i_i_reg_1330_reg_n_0_[8] ,\tmp_40_i_i_i_reg_1330_reg_n_0_[7] ,\tmp_40_i_i_i_reg_1330_reg_n_0_[6] ,\tmp_40_i_i_i_reg_1330_reg_n_0_[5] ,\tmp_40_i_i_i_reg_1330_reg_n_0_[4] ,\tmp_40_i_i_i_reg_1330_reg_n_0_[3] ,\tmp_40_i_i_i_reg_1330_reg_n_0_[2] ,\tmp_40_i_i_i_reg_1330_reg_n_0_[1] ,\tmp_40_i_i_i_reg_1330_reg_n_0_[0] }),
        .DOBDO(buff_A_val_1_q0),
        .E(buff_A_val_1_we1),
        .Q({tmp_21_fu_710_p4,\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg_n_0_[0] }),
        .WEA(buff_A_val_0_ce1),
        .\ap_CS_fsm_reg[2] (ap_CS_fsm_pp0_stage0),
        .ap_NS_fsm66_out(ap_NS_fsm66_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_n_0),
        .ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .\buff_C_val_2_0_i_i_s_fu_146_reg[7] (buff_C_val_2_0_i_i_s_fu_146),
        .\exitcond_i_reg_1314_reg[0] (\exitcond_i_reg_1314_reg_n_0_[0] ),
        .p_20_in(p_20_in),
        .ram_reg(p_18_in),
        .tmp_39_i_i_i_reg_1323(tmp_39_i_i_i_reg_1323));
  FDRE \buff_C_val_0_0_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_src_data_stream_0_V_read),
        .D(D[0]),
        .Q(buff_C_val_0_0_fu_130[0]),
        .R(1'b0));
  FDRE \buff_C_val_0_0_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_src_data_stream_0_V_read),
        .D(D[1]),
        .Q(buff_C_val_0_0_fu_130[1]),
        .R(1'b0));
  FDRE \buff_C_val_0_0_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_src_data_stream_0_V_read),
        .D(D[2]),
        .Q(buff_C_val_0_0_fu_130[2]),
        .R(1'b0));
  FDRE \buff_C_val_0_0_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_src_data_stream_0_V_read),
        .D(D[3]),
        .Q(buff_C_val_0_0_fu_130[3]),
        .R(1'b0));
  FDRE \buff_C_val_0_0_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_src_data_stream_0_V_read),
        .D(D[4]),
        .Q(buff_C_val_0_0_fu_130[4]),
        .R(1'b0));
  FDRE \buff_C_val_0_0_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_src_data_stream_0_V_read),
        .D(D[5]),
        .Q(buff_C_val_0_0_fu_130[5]),
        .R(1'b0));
  FDRE \buff_C_val_0_0_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_src_data_stream_0_V_read),
        .D(D[6]),
        .Q(buff_C_val_0_0_fu_130[6]),
        .R(1'b0));
  FDRE \buff_C_val_0_0_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_src_data_stream_0_V_read),
        .D(D[7]),
        .Q(buff_C_val_0_0_fu_130[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAC)) 
    \buff_C_val_0_0_i_i_s_fu_122[0]_i_1 
       (.I0(buff_C_val_0_0_fu_130[0]),
        .I1(buff_C_val_0_0_i_i_s_fu_122[0]),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .O(\buff_C_val_0_0_i_i_s_fu_122[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \buff_C_val_0_0_i_i_s_fu_122[1]_i_1 
       (.I0(buff_C_val_0_0_fu_130[1]),
        .I1(buff_C_val_0_0_i_i_s_fu_122[1]),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .O(\buff_C_val_0_0_i_i_s_fu_122[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \buff_C_val_0_0_i_i_s_fu_122[2]_i_1 
       (.I0(buff_C_val_0_0_fu_130[2]),
        .I1(buff_C_val_0_0_i_i_s_fu_122[2]),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .O(\buff_C_val_0_0_i_i_s_fu_122[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \buff_C_val_0_0_i_i_s_fu_122[3]_i_1 
       (.I0(buff_C_val_0_0_fu_130[3]),
        .I1(buff_C_val_0_0_i_i_s_fu_122[3]),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .O(\buff_C_val_0_0_i_i_s_fu_122[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \buff_C_val_0_0_i_i_s_fu_122[4]_i_1 
       (.I0(buff_C_val_0_0_fu_130[4]),
        .I1(buff_C_val_0_0_i_i_s_fu_122[4]),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .O(\buff_C_val_0_0_i_i_s_fu_122[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \buff_C_val_0_0_i_i_s_fu_122[5]_i_1 
       (.I0(buff_C_val_0_0_fu_130[5]),
        .I1(buff_C_val_0_0_i_i_s_fu_122[5]),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .O(\buff_C_val_0_0_i_i_s_fu_122[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \buff_C_val_0_0_i_i_s_fu_122[6]_i_1 
       (.I0(buff_C_val_0_0_fu_130[6]),
        .I1(buff_C_val_0_0_i_i_s_fu_122[6]),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .O(\buff_C_val_0_0_i_i_s_fu_122[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \buff_C_val_0_0_i_i_s_fu_122[7]_i_1 
       (.I0(buff_C_val_0_0_fu_130[7]),
        .I1(buff_C_val_0_0_i_i_s_fu_122[7]),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .O(\buff_C_val_0_0_i_i_s_fu_122[7]_i_1_n_0 ));
  FDRE \buff_C_val_0_0_i_i_s_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(buff_C_val_0_0_i_i_s_fu_1220),
        .D(\buff_C_val_0_0_i_i_s_fu_122[0]_i_1_n_0 ),
        .Q(buff_C_val_0_0_i_i_s_fu_122[0]),
        .R(1'b0));
  FDRE \buff_C_val_0_0_i_i_s_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(buff_C_val_0_0_i_i_s_fu_1220),
        .D(\buff_C_val_0_0_i_i_s_fu_122[1]_i_1_n_0 ),
        .Q(buff_C_val_0_0_i_i_s_fu_122[1]),
        .R(1'b0));
  FDRE \buff_C_val_0_0_i_i_s_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(buff_C_val_0_0_i_i_s_fu_1220),
        .D(\buff_C_val_0_0_i_i_s_fu_122[2]_i_1_n_0 ),
        .Q(buff_C_val_0_0_i_i_s_fu_122[2]),
        .R(1'b0));
  FDRE \buff_C_val_0_0_i_i_s_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(buff_C_val_0_0_i_i_s_fu_1220),
        .D(\buff_C_val_0_0_i_i_s_fu_122[3]_i_1_n_0 ),
        .Q(buff_C_val_0_0_i_i_s_fu_122[3]),
        .R(1'b0));
  FDRE \buff_C_val_0_0_i_i_s_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(buff_C_val_0_0_i_i_s_fu_1220),
        .D(\buff_C_val_0_0_i_i_s_fu_122[4]_i_1_n_0 ),
        .Q(buff_C_val_0_0_i_i_s_fu_122[4]),
        .R(1'b0));
  FDRE \buff_C_val_0_0_i_i_s_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(buff_C_val_0_0_i_i_s_fu_1220),
        .D(\buff_C_val_0_0_i_i_s_fu_122[5]_i_1_n_0 ),
        .Q(buff_C_val_0_0_i_i_s_fu_122[5]),
        .R(1'b0));
  FDRE \buff_C_val_0_0_i_i_s_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(buff_C_val_0_0_i_i_s_fu_1220),
        .D(\buff_C_val_0_0_i_i_s_fu_122[6]_i_1_n_0 ),
        .Q(buff_C_val_0_0_i_i_s_fu_122[6]),
        .R(1'b0));
  FDRE \buff_C_val_0_0_i_i_s_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(buff_C_val_0_0_i_i_s_fu_1220),
        .D(\buff_C_val_0_0_i_i_s_fu_122[7]_i_1_n_0 ),
        .Q(buff_C_val_0_0_i_i_s_fu_122[7]),
        .R(1'b0));
  FDRE \buff_C_val_1_0_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(buff_A_val_1_we1),
        .D(buff_A_val_0_q0[0]),
        .Q(buff_C_val_1_0_fu_118[0]),
        .R(1'b0));
  FDRE \buff_C_val_1_0_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(buff_A_val_1_we1),
        .D(buff_A_val_0_q0[1]),
        .Q(buff_C_val_1_0_fu_118[1]),
        .R(1'b0));
  FDRE \buff_C_val_1_0_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(buff_A_val_1_we1),
        .D(buff_A_val_0_q0[2]),
        .Q(buff_C_val_1_0_fu_118[2]),
        .R(1'b0));
  FDRE \buff_C_val_1_0_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(buff_A_val_1_we1),
        .D(buff_A_val_0_q0[3]),
        .Q(buff_C_val_1_0_fu_118[3]),
        .R(1'b0));
  FDRE \buff_C_val_1_0_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(buff_A_val_1_we1),
        .D(buff_A_val_0_q0[4]),
        .Q(buff_C_val_1_0_fu_118[4]),
        .R(1'b0));
  FDRE \buff_C_val_1_0_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(buff_A_val_1_we1),
        .D(buff_A_val_0_q0[5]),
        .Q(buff_C_val_1_0_fu_118[5]),
        .R(1'b0));
  FDRE \buff_C_val_1_0_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(buff_A_val_1_we1),
        .D(buff_A_val_0_q0[6]),
        .Q(buff_C_val_1_0_fu_118[6]),
        .R(1'b0));
  FDRE \buff_C_val_1_0_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(buff_A_val_1_we1),
        .D(buff_A_val_0_q0[7]),
        .Q(buff_C_val_1_0_fu_118[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hAC)) 
    \buff_C_val_1_0_i_i_s_fu_134[0]_i_1 
       (.I0(buff_C_val_1_0_loa_reg_1359[0]),
        .I1(buff_C_val_1_0_i_i_s_fu_134[0]),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .O(buff_C_val_1_0_1_fu_754_p3[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \buff_C_val_1_0_i_i_s_fu_134[1]_i_1 
       (.I0(buff_C_val_1_0_loa_reg_1359[1]),
        .I1(buff_C_val_1_0_i_i_s_fu_134[1]),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .O(buff_C_val_1_0_1_fu_754_p3[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \buff_C_val_1_0_i_i_s_fu_134[2]_i_1 
       (.I0(buff_C_val_1_0_loa_reg_1359[2]),
        .I1(buff_C_val_1_0_i_i_s_fu_134[2]),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .O(buff_C_val_1_0_1_fu_754_p3[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \buff_C_val_1_0_i_i_s_fu_134[3]_i_1 
       (.I0(buff_C_val_1_0_loa_reg_1359[3]),
        .I1(buff_C_val_1_0_i_i_s_fu_134[3]),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .O(buff_C_val_1_0_1_fu_754_p3[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \buff_C_val_1_0_i_i_s_fu_134[4]_i_1 
       (.I0(buff_C_val_1_0_loa_reg_1359[4]),
        .I1(buff_C_val_1_0_i_i_s_fu_134[4]),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .O(buff_C_val_1_0_1_fu_754_p3[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \buff_C_val_1_0_i_i_s_fu_134[5]_i_1 
       (.I0(buff_C_val_1_0_loa_reg_1359[5]),
        .I1(buff_C_val_1_0_i_i_s_fu_134[5]),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .O(buff_C_val_1_0_1_fu_754_p3[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \buff_C_val_1_0_i_i_s_fu_134[6]_i_1 
       (.I0(buff_C_val_1_0_loa_reg_1359[6]),
        .I1(buff_C_val_1_0_i_i_s_fu_134[6]),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .O(buff_C_val_1_0_1_fu_754_p3[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \buff_C_val_1_0_i_i_s_fu_134[7]_i_1 
       (.I0(buff_C_val_1_0_loa_reg_1359[7]),
        .I1(buff_C_val_1_0_i_i_s_fu_134[7]),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .O(buff_C_val_1_0_1_fu_754_p3[7]));
  FDRE \buff_C_val_1_0_i_i_s_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(buff_C_val_0_0_i_i_s_fu_1220),
        .D(buff_C_val_1_0_1_fu_754_p3[0]),
        .Q(buff_C_val_1_0_i_i_s_fu_134[0]),
        .R(1'b0));
  FDRE \buff_C_val_1_0_i_i_s_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(buff_C_val_0_0_i_i_s_fu_1220),
        .D(buff_C_val_1_0_1_fu_754_p3[1]),
        .Q(buff_C_val_1_0_i_i_s_fu_134[1]),
        .R(1'b0));
  FDRE \buff_C_val_1_0_i_i_s_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(buff_C_val_0_0_i_i_s_fu_1220),
        .D(buff_C_val_1_0_1_fu_754_p3[2]),
        .Q(buff_C_val_1_0_i_i_s_fu_134[2]),
        .R(1'b0));
  FDRE \buff_C_val_1_0_i_i_s_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(buff_C_val_0_0_i_i_s_fu_1220),
        .D(buff_C_val_1_0_1_fu_754_p3[3]),
        .Q(buff_C_val_1_0_i_i_s_fu_134[3]),
        .R(1'b0));
  FDRE \buff_C_val_1_0_i_i_s_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(buff_C_val_0_0_i_i_s_fu_1220),
        .D(buff_C_val_1_0_1_fu_754_p3[4]),
        .Q(buff_C_val_1_0_i_i_s_fu_134[4]),
        .R(1'b0));
  FDRE \buff_C_val_1_0_i_i_s_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(buff_C_val_0_0_i_i_s_fu_1220),
        .D(buff_C_val_1_0_1_fu_754_p3[5]),
        .Q(buff_C_val_1_0_i_i_s_fu_134[5]),
        .R(1'b0));
  FDRE \buff_C_val_1_0_i_i_s_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(buff_C_val_0_0_i_i_s_fu_1220),
        .D(buff_C_val_1_0_1_fu_754_p3[6]),
        .Q(buff_C_val_1_0_i_i_s_fu_134[6]),
        .R(1'b0));
  FDRE \buff_C_val_1_0_i_i_s_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(buff_C_val_0_0_i_i_s_fu_1220),
        .D(buff_C_val_1_0_1_fu_754_p3[7]),
        .Q(buff_C_val_1_0_i_i_s_fu_134[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h10)) 
    \buff_C_val_1_0_loa_reg_1359[7]_i_1 
       (.I0(ap_NS_fsm66_out),
        .I1(\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg_n_0_[0] ),
        .I2(ap_pipeline_reg_pp0_iter1_tmp_39_i_i_i_reg_1323),
        .O(buff_C_val_1_0_loa_reg_13590));
  FDRE \buff_C_val_1_0_loa_reg_1359_reg[0] 
       (.C(ap_clk),
        .CE(buff_C_val_1_0_loa_reg_13590),
        .D(buff_C_val_1_0_fu_118[0]),
        .Q(buff_C_val_1_0_loa_reg_1359[0]),
        .R(1'b0));
  FDRE \buff_C_val_1_0_loa_reg_1359_reg[1] 
       (.C(ap_clk),
        .CE(buff_C_val_1_0_loa_reg_13590),
        .D(buff_C_val_1_0_fu_118[1]),
        .Q(buff_C_val_1_0_loa_reg_1359[1]),
        .R(1'b0));
  FDRE \buff_C_val_1_0_loa_reg_1359_reg[2] 
       (.C(ap_clk),
        .CE(buff_C_val_1_0_loa_reg_13590),
        .D(buff_C_val_1_0_fu_118[2]),
        .Q(buff_C_val_1_0_loa_reg_1359[2]),
        .R(1'b0));
  FDRE \buff_C_val_1_0_loa_reg_1359_reg[3] 
       (.C(ap_clk),
        .CE(buff_C_val_1_0_loa_reg_13590),
        .D(buff_C_val_1_0_fu_118[3]),
        .Q(buff_C_val_1_0_loa_reg_1359[3]),
        .R(1'b0));
  FDRE \buff_C_val_1_0_loa_reg_1359_reg[4] 
       (.C(ap_clk),
        .CE(buff_C_val_1_0_loa_reg_13590),
        .D(buff_C_val_1_0_fu_118[4]),
        .Q(buff_C_val_1_0_loa_reg_1359[4]),
        .R(1'b0));
  FDRE \buff_C_val_1_0_loa_reg_1359_reg[5] 
       (.C(ap_clk),
        .CE(buff_C_val_1_0_loa_reg_13590),
        .D(buff_C_val_1_0_fu_118[5]),
        .Q(buff_C_val_1_0_loa_reg_1359[5]),
        .R(1'b0));
  FDRE \buff_C_val_1_0_loa_reg_1359_reg[6] 
       (.C(ap_clk),
        .CE(buff_C_val_1_0_loa_reg_13590),
        .D(buff_C_val_1_0_fu_118[6]),
        .Q(buff_C_val_1_0_loa_reg_1359[6]),
        .R(1'b0));
  FDRE \buff_C_val_1_0_loa_reg_1359_reg[7] 
       (.C(ap_clk),
        .CE(buff_C_val_1_0_loa_reg_13590),
        .D(buff_C_val_1_0_fu_118[7]),
        .Q(buff_C_val_1_0_loa_reg_1359[7]),
        .R(1'b0));
  FDRE \buff_C_val_2_0_i_i_s_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(buff_C_val_0_0_i_i_s_fu_1220),
        .D(buff_C_val_2_0_1_fu_747_p3[0]),
        .Q(buff_C_val_2_0_i_i_s_fu_146[0]),
        .R(1'b0));
  FDRE \buff_C_val_2_0_i_i_s_fu_146_reg[1] 
       (.C(ap_clk),
        .CE(buff_C_val_0_0_i_i_s_fu_1220),
        .D(buff_C_val_2_0_1_fu_747_p3[1]),
        .Q(buff_C_val_2_0_i_i_s_fu_146[1]),
        .R(1'b0));
  FDRE \buff_C_val_2_0_i_i_s_fu_146_reg[2] 
       (.C(ap_clk),
        .CE(buff_C_val_0_0_i_i_s_fu_1220),
        .D(buff_C_val_2_0_1_fu_747_p3[2]),
        .Q(buff_C_val_2_0_i_i_s_fu_146[2]),
        .R(1'b0));
  FDRE \buff_C_val_2_0_i_i_s_fu_146_reg[3] 
       (.C(ap_clk),
        .CE(buff_C_val_0_0_i_i_s_fu_1220),
        .D(buff_C_val_2_0_1_fu_747_p3[3]),
        .Q(buff_C_val_2_0_i_i_s_fu_146[3]),
        .R(1'b0));
  FDRE \buff_C_val_2_0_i_i_s_fu_146_reg[4] 
       (.C(ap_clk),
        .CE(buff_C_val_0_0_i_i_s_fu_1220),
        .D(buff_C_val_2_0_1_fu_747_p3[4]),
        .Q(buff_C_val_2_0_i_i_s_fu_146[4]),
        .R(1'b0));
  FDRE \buff_C_val_2_0_i_i_s_fu_146_reg[5] 
       (.C(ap_clk),
        .CE(buff_C_val_0_0_i_i_s_fu_1220),
        .D(buff_C_val_2_0_1_fu_747_p3[5]),
        .Q(buff_C_val_2_0_i_i_s_fu_146[5]),
        .R(1'b0));
  FDRE \buff_C_val_2_0_i_i_s_fu_146_reg[6] 
       (.C(ap_clk),
        .CE(buff_C_val_0_0_i_i_s_fu_1220),
        .D(buff_C_val_2_0_1_fu_747_p3[6]),
        .Q(buff_C_val_2_0_i_i_s_fu_146[6]),
        .R(1'b0));
  FDRE \buff_C_val_2_0_i_i_s_fu_146_reg[7] 
       (.C(ap_clk),
        .CE(buff_C_val_0_0_i_i_s_fu_1220),
        .D(buff_C_val_2_0_1_fu_747_p3[7]),
        .Q(buff_C_val_2_0_i_i_s_fu_146[7]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [0]),
        .Q(c_high_thresh_channe_1_reg_1155[0]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[10] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [10]),
        .Q(c_high_thresh_channe_1_reg_1155[10]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[11] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [11]),
        .Q(c_high_thresh_channe_1_reg_1155[11]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[12] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [12]),
        .Q(c_high_thresh_channe_1_reg_1155[12]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[13] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [13]),
        .Q(c_high_thresh_channe_1_reg_1155[13]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[14] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [14]),
        .Q(c_high_thresh_channe_1_reg_1155[14]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[15] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [15]),
        .Q(c_high_thresh_channe_1_reg_1155[15]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[16] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [16]),
        .Q(c_high_thresh_channe_1_reg_1155[16]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[17] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [17]),
        .Q(c_high_thresh_channe_1_reg_1155[17]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[18] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [18]),
        .Q(c_high_thresh_channe_1_reg_1155[18]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[19] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [19]),
        .Q(c_high_thresh_channe_1_reg_1155[19]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [1]),
        .Q(c_high_thresh_channe_1_reg_1155[1]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[20] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [20]),
        .Q(c_high_thresh_channe_1_reg_1155[20]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[21] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [21]),
        .Q(c_high_thresh_channe_1_reg_1155[21]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[22] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [22]),
        .Q(c_high_thresh_channe_1_reg_1155[22]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[23] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [23]),
        .Q(c_high_thresh_channe_1_reg_1155[23]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[24] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [24]),
        .Q(c_high_thresh_channe_1_reg_1155[24]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[25] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [25]),
        .Q(c_high_thresh_channe_1_reg_1155[25]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[26] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [26]),
        .Q(c_high_thresh_channe_1_reg_1155[26]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[27] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [27]),
        .Q(c_high_thresh_channe_1_reg_1155[27]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[28] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [28]),
        .Q(c_high_thresh_channe_1_reg_1155[28]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[29] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [29]),
        .Q(c_high_thresh_channe_1_reg_1155[29]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [2]),
        .Q(c_high_thresh_channe_1_reg_1155[2]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[30] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [30]),
        .Q(c_high_thresh_channe_1_reg_1155[30]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[31] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [31]),
        .Q(c_high_thresh_channe_1_reg_1155[31]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [3]),
        .Q(c_high_thresh_channe_1_reg_1155[3]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [4]),
        .Q(c_high_thresh_channe_1_reg_1155[4]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [5]),
        .Q(c_high_thresh_channe_1_reg_1155[5]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [6]),
        .Q(c_high_thresh_channe_1_reg_1155[6]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [7]),
        .Q(c_high_thresh_channe_1_reg_1155[7]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[8] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [8]),
        .Q(c_high_thresh_channe_1_reg_1155[8]),
        .R(1'b0));
  FDRE \c_high_thresh_channe_1_reg_1155_reg[9] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31]_0 [9]),
        .Q(c_high_thresh_channe_1_reg_1155[9]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[0] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [0]),
        .Q(c_low_thresh_channel_reg_1160[0]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[10] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [10]),
        .Q(c_low_thresh_channel_reg_1160[10]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[11] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [11]),
        .Q(c_low_thresh_channel_reg_1160[11]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[12] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [12]),
        .Q(c_low_thresh_channel_reg_1160[12]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[13] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [13]),
        .Q(c_low_thresh_channel_reg_1160[13]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[14] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [14]),
        .Q(c_low_thresh_channel_reg_1160[14]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[15] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [15]),
        .Q(c_low_thresh_channel_reg_1160[15]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[16] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [16]),
        .Q(c_low_thresh_channel_reg_1160[16]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[17] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [17]),
        .Q(c_low_thresh_channel_reg_1160[17]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[18] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [18]),
        .Q(c_low_thresh_channel_reg_1160[18]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[19] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [19]),
        .Q(c_low_thresh_channel_reg_1160[19]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[1] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [1]),
        .Q(c_low_thresh_channel_reg_1160[1]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[20] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [20]),
        .Q(c_low_thresh_channel_reg_1160[20]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[21] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [21]),
        .Q(c_low_thresh_channel_reg_1160[21]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[22] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [22]),
        .Q(c_low_thresh_channel_reg_1160[22]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[23] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [23]),
        .Q(c_low_thresh_channel_reg_1160[23]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[24] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [24]),
        .Q(c_low_thresh_channel_reg_1160[24]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[25] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [25]),
        .Q(c_low_thresh_channel_reg_1160[25]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[26] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [26]),
        .Q(c_low_thresh_channel_reg_1160[26]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[27] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [27]),
        .Q(c_low_thresh_channel_reg_1160[27]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[28] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [28]),
        .Q(c_low_thresh_channel_reg_1160[28]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[29] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [29]),
        .Q(c_low_thresh_channel_reg_1160[29]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[2] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [2]),
        .Q(c_low_thresh_channel_reg_1160[2]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[30] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [30]),
        .Q(c_low_thresh_channel_reg_1160[30]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[31] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [31]),
        .Q(c_low_thresh_channel_reg_1160[31]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[3] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [3]),
        .Q(c_low_thresh_channel_reg_1160[3]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[4] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [4]),
        .Q(c_low_thresh_channel_reg_1160[4]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[5] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [5]),
        .Q(c_low_thresh_channel_reg_1160[5]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[6] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [6]),
        .Q(c_low_thresh_channel_reg_1160[6]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[7] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [7]),
        .Q(c_low_thresh_channel_reg_1160[7]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[8] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [8]),
        .Q(c_low_thresh_channel_reg_1160[8]),
        .R(1'b0));
  FDRE \c_low_thresh_channel_reg_1160_reg[9] 
       (.C(ap_clk),
        .CE(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .D(\SRL_SIG_reg[1][31] [9]),
        .Q(c_low_thresh_channel_reg_1160[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h44440444)) 
    \col_assign_i_reg_391[11]_i_1 
       (.I0(\col_assign_i_reg_391_reg[11]_i_3_n_0 ),
        .I1(ap_CS_fsm_state2),
        .I2(p_20_in),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\exitcond_i_reg_1314_reg_n_0_[0] ),
        .O(col_assign_i_reg_391));
  LUT3 #(
    .INIT(8'h40)) 
    \col_assign_i_reg_391[11]_i_2 
       (.I0(\exitcond_i_reg_1314_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(p_20_in),
        .O(col_assign_i_reg_3910));
  LUT6 #(
    .INIT(64'h1004080208020401)) 
    \col_assign_i_reg_391[11]_i_4 
       (.I0(\icmp_reg_1299_reg[0]_0 [9]),
        .I1(\icmp_reg_1299_reg[0]_0 [10]),
        .I2(\icmp_reg_1299_reg[0]_0 [11]),
        .I3(\int_rows_reg[10] [10]),
        .I4(\int_rows_reg[8] ),
        .I5(\int_rows_reg[10] [9]),
        .O(\col_assign_i_reg_391[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0180402010080402)) 
    \col_assign_i_reg_391[11]_i_7 
       (.I0(\icmp_reg_1299_reg[0]_0 [0]),
        .I1(\icmp_reg_1299_reg[0]_0 [1]),
        .I2(\icmp_reg_1299_reg[0]_0 [2]),
        .I3(\int_rows_reg[10] [0]),
        .I4(\int_rows_reg[10] [1]),
        .I5(\int_rows_reg[10] [2]),
        .O(\col_assign_i_reg_391[11]_i_7_n_0 ));
  FDRE \col_assign_i_reg_391_reg[0] 
       (.C(ap_clk),
        .CE(col_assign_i_reg_3910),
        .D(col_reg_1318_reg[0]),
        .Q(\col_assign_i_reg_391_reg_n_0_[0] ),
        .R(col_assign_i_reg_391));
  FDRE \col_assign_i_reg_391_reg[10] 
       (.C(ap_clk),
        .CE(col_assign_i_reg_3910),
        .D(col_reg_1318_reg[10]),
        .Q(\col_assign_i_reg_391_reg_n_0_[10] ),
        .R(col_assign_i_reg_391));
  FDRE \col_assign_i_reg_391_reg[11] 
       (.C(ap_clk),
        .CE(col_assign_i_reg_3910),
        .D(col_reg_1318_reg[11]),
        .Q(\col_assign_i_reg_391_reg_n_0_[11] ),
        .R(col_assign_i_reg_391));
  CARRY4 \col_assign_i_reg_391_reg[11]_i_3 
       (.CI(1'b0),
        .CO({\col_assign_i_reg_391_reg[11]_i_3_n_0 ,\col_assign_i_reg_391_reg[11]_i_3_n_1 ,\col_assign_i_reg_391_reg[11]_i_3_n_2 ,\col_assign_i_reg_391_reg[11]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_col_assign_i_reg_391_reg[11]_i_3_O_UNCONNECTED [3:0]),
        .S({\col_assign_i_reg_391[11]_i_4_n_0 ,\int_rows_reg[6] ,\col_assign_i_reg_391[11]_i_7_n_0 }));
  FDRE \col_assign_i_reg_391_reg[1] 
       (.C(ap_clk),
        .CE(col_assign_i_reg_3910),
        .D(col_reg_1318_reg[1]),
        .Q(\col_assign_i_reg_391_reg_n_0_[1] ),
        .R(col_assign_i_reg_391));
  FDRE \col_assign_i_reg_391_reg[2] 
       (.C(ap_clk),
        .CE(col_assign_i_reg_3910),
        .D(\col_assign_i_reg_391_reg[7]_0 [0]),
        .Q(\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0 [0]),
        .R(col_assign_i_reg_391));
  FDRE \col_assign_i_reg_391_reg[3] 
       (.C(ap_clk),
        .CE(col_assign_i_reg_3910),
        .D(col_reg_1318_reg[3]),
        .Q(\col_assign_i_reg_391_reg_n_0_[3] ),
        .R(col_assign_i_reg_391));
  FDRE \col_assign_i_reg_391_reg[4] 
       (.C(ap_clk),
        .CE(col_assign_i_reg_3910),
        .D(col_reg_1318_reg[4]),
        .Q(\col_assign_i_reg_391_reg_n_0_[4] ),
        .R(col_assign_i_reg_391));
  FDRE \col_assign_i_reg_391_reg[5] 
       (.C(ap_clk),
        .CE(col_assign_i_reg_3910),
        .D(col_reg_1318_reg[5]),
        .Q(\col_assign_i_reg_391_reg_n_0_[5] ),
        .R(col_assign_i_reg_391));
  FDRE \col_assign_i_reg_391_reg[6] 
       (.C(ap_clk),
        .CE(col_assign_i_reg_3910),
        .D(col_reg_1318_reg[6]),
        .Q(\col_assign_i_reg_391_reg_n_0_[6] ),
        .R(col_assign_i_reg_391));
  FDRE \col_assign_i_reg_391_reg[7] 
       (.C(ap_clk),
        .CE(col_assign_i_reg_3910),
        .D(\col_assign_i_reg_391_reg[7]_0 [1]),
        .Q(\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0 [1]),
        .R(col_assign_i_reg_391));
  FDRE \col_assign_i_reg_391_reg[8] 
       (.C(ap_clk),
        .CE(col_assign_i_reg_3910),
        .D(col_reg_1318_reg[8]),
        .Q(\col_assign_i_reg_391_reg_n_0_[8] ),
        .R(col_assign_i_reg_391));
  FDRE \col_assign_i_reg_391_reg[9] 
       (.C(ap_clk),
        .CE(col_assign_i_reg_3910),
        .D(col_reg_1318_reg[9]),
        .Q(\col_assign_i_reg_391_reg_n_0_[9] ),
        .R(col_assign_i_reg_391));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \col_reg_1318[0]_i_2 
       (.I0(\col_assign_i_reg_391_reg_n_0_[3] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_i_reg_1314_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(col_reg_1318_reg[3]),
        .O(\col_reg_1318[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \col_reg_1318[0]_i_3 
       (.I0(\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0 [0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_i_reg_1314_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\col_assign_i_reg_391_reg[7]_0 [0]),
        .O(\col_reg_1318[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \col_reg_1318[0]_i_4 
       (.I0(\col_assign_i_reg_391_reg_n_0_[1] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_i_reg_1314_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(col_reg_1318_reg[1]),
        .O(\col_reg_1318[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \col_reg_1318[0]_i_5 
       (.I0(\col_assign_i_reg_391_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_i_reg_1314_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(col_reg_1318_reg[0]),
        .O(\col_reg_1318[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \col_reg_1318[4]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0 [1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_i_reg_1314_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\col_assign_i_reg_391_reg[7]_0 [1]),
        .O(\col_reg_1318[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \col_reg_1318[4]_i_3 
       (.I0(\col_assign_i_reg_391_reg_n_0_[6] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_i_reg_1314_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(col_reg_1318_reg[6]),
        .O(\col_reg_1318[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \col_reg_1318[4]_i_4 
       (.I0(\col_assign_i_reg_391_reg_n_0_[5] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_i_reg_1314_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(col_reg_1318_reg[5]),
        .O(\col_reg_1318[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \col_reg_1318[4]_i_5 
       (.I0(\col_assign_i_reg_391_reg_n_0_[4] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_i_reg_1314_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(col_reg_1318_reg[4]),
        .O(\col_reg_1318[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \col_reg_1318[8]_i_2 
       (.I0(\col_assign_i_reg_391_reg_n_0_[11] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_i_reg_1314_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(col_reg_1318_reg[11]),
        .O(\col_reg_1318[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \col_reg_1318[8]_i_3 
       (.I0(\col_assign_i_reg_391_reg_n_0_[10] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_i_reg_1314_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(col_reg_1318_reg[10]),
        .O(\col_reg_1318[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \col_reg_1318[8]_i_4 
       (.I0(\col_assign_i_reg_391_reg_n_0_[9] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_i_reg_1314_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(col_reg_1318_reg[9]),
        .O(\col_reg_1318[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \col_reg_1318[8]_i_5 
       (.I0(\col_assign_i_reg_391_reg_n_0_[8] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_i_reg_1314_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(col_reg_1318_reg[8]),
        .O(\col_reg_1318[8]_i_5_n_0 ));
  FDRE \col_reg_1318_reg[0] 
       (.C(ap_clk),
        .CE(buff_A_val_0_ce0),
        .D(\col_reg_1318_reg[0]_i_1_n_7 ),
        .Q(col_reg_1318_reg[0]),
        .R(1'b0));
  CARRY4 \col_reg_1318_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\col_reg_1318_reg[0]_i_1_n_0 ,\col_reg_1318_reg[0]_i_1_n_1 ,\col_reg_1318_reg[0]_i_1_n_2 ,\col_reg_1318_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\col_reg_1318_reg[0]_i_1_n_4 ,\col_reg_1318_reg[0]_i_1_n_5 ,\col_reg_1318_reg[0]_i_1_n_6 ,\col_reg_1318_reg[0]_i_1_n_7 }),
        .S({\col_reg_1318[0]_i_2_n_0 ,\col_reg_1318[0]_i_3_n_0 ,\col_reg_1318[0]_i_4_n_0 ,\col_reg_1318[0]_i_5_n_0 }));
  FDRE \col_reg_1318_reg[10] 
       (.C(ap_clk),
        .CE(buff_A_val_0_ce0),
        .D(\col_reg_1318_reg[8]_i_1_n_5 ),
        .Q(col_reg_1318_reg[10]),
        .R(1'b0));
  FDRE \col_reg_1318_reg[11] 
       (.C(ap_clk),
        .CE(buff_A_val_0_ce0),
        .D(\col_reg_1318_reg[8]_i_1_n_4 ),
        .Q(col_reg_1318_reg[11]),
        .R(1'b0));
  FDRE \col_reg_1318_reg[1] 
       (.C(ap_clk),
        .CE(buff_A_val_0_ce0),
        .D(\col_reg_1318_reg[0]_i_1_n_6 ),
        .Q(col_reg_1318_reg[1]),
        .R(1'b0));
  FDRE \col_reg_1318_reg[2] 
       (.C(ap_clk),
        .CE(buff_A_val_0_ce0),
        .D(\col_reg_1318_reg[0]_i_1_n_5 ),
        .Q(\col_assign_i_reg_391_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \col_reg_1318_reg[3] 
       (.C(ap_clk),
        .CE(buff_A_val_0_ce0),
        .D(\col_reg_1318_reg[0]_i_1_n_4 ),
        .Q(col_reg_1318_reg[3]),
        .R(1'b0));
  FDRE \col_reg_1318_reg[4] 
       (.C(ap_clk),
        .CE(buff_A_val_0_ce0),
        .D(\col_reg_1318_reg[4]_i_1_n_7 ),
        .Q(col_reg_1318_reg[4]),
        .R(1'b0));
  CARRY4 \col_reg_1318_reg[4]_i_1 
       (.CI(\col_reg_1318_reg[0]_i_1_n_0 ),
        .CO({\col_reg_1318_reg[4]_i_1_n_0 ,\col_reg_1318_reg[4]_i_1_n_1 ,\col_reg_1318_reg[4]_i_1_n_2 ,\col_reg_1318_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\col_reg_1318_reg[4]_i_1_n_4 ,\col_reg_1318_reg[4]_i_1_n_5 ,\col_reg_1318_reg[4]_i_1_n_6 ,\col_reg_1318_reg[4]_i_1_n_7 }),
        .S({\col_reg_1318[4]_i_2_n_0 ,\col_reg_1318[4]_i_3_n_0 ,\col_reg_1318[4]_i_4_n_0 ,\col_reg_1318[4]_i_5_n_0 }));
  FDRE \col_reg_1318_reg[5] 
       (.C(ap_clk),
        .CE(buff_A_val_0_ce0),
        .D(\col_reg_1318_reg[4]_i_1_n_6 ),
        .Q(col_reg_1318_reg[5]),
        .R(1'b0));
  FDRE \col_reg_1318_reg[6] 
       (.C(ap_clk),
        .CE(buff_A_val_0_ce0),
        .D(\col_reg_1318_reg[4]_i_1_n_5 ),
        .Q(col_reg_1318_reg[6]),
        .R(1'b0));
  FDRE \col_reg_1318_reg[7] 
       (.C(ap_clk),
        .CE(buff_A_val_0_ce0),
        .D(\col_reg_1318_reg[4]_i_1_n_4 ),
        .Q(\col_assign_i_reg_391_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \col_reg_1318_reg[8] 
       (.C(ap_clk),
        .CE(buff_A_val_0_ce0),
        .D(\col_reg_1318_reg[8]_i_1_n_7 ),
        .Q(col_reg_1318_reg[8]),
        .R(1'b0));
  CARRY4 \col_reg_1318_reg[8]_i_1 
       (.CI(\col_reg_1318_reg[4]_i_1_n_0 ),
        .CO({\NLW_col_reg_1318_reg[8]_i_1_CO_UNCONNECTED [3],\col_reg_1318_reg[8]_i_1_n_1 ,\col_reg_1318_reg[8]_i_1_n_2 ,\col_reg_1318_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\col_reg_1318_reg[8]_i_1_n_4 ,\col_reg_1318_reg[8]_i_1_n_5 ,\col_reg_1318_reg[8]_i_1_n_6 ,\col_reg_1318_reg[8]_i_1_n_7 }),
        .S({\col_reg_1318[8]_i_2_n_0 ,\col_reg_1318[8]_i_3_n_0 ,\col_reg_1318[8]_i_4_n_0 ,\col_reg_1318[8]_i_5_n_0 }));
  FDRE \col_reg_1318_reg[9] 
       (.C(ap_clk),
        .CE(buff_A_val_0_ce0),
        .D(\col_reg_1318_reg[8]_i_1_n_6 ),
        .Q(col_reg_1318_reg[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \edge_val1_i_i_i_i_reg_1485[0]_i_1 
       (.I0(tmp_25_i_i_i_i_fu_953_p2[0]),
        .O(\edge_val1_i_i_i_i_reg_1485[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \edge_val1_i_i_i_i_reg_1485[1]_i_1 
       (.I0(tmp_25_i_i_i_i_fu_953_p2[1]),
        .O(\edge_val1_i_i_i_i_reg_1485[1]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \edge_val1_i_i_i_i_reg_1485[2]_i_1 
       (.I0(tmp_25_i_i_i_i_fu_953_p2[2]),
        .O(\edge_val1_i_i_i_i_reg_1485[2]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \edge_val1_i_i_i_i_reg_1485[3]_i_1 
       (.I0(tmp_25_i_i_i_i_fu_953_p2[3]),
        .O(\edge_val1_i_i_i_i_reg_1485[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val1_i_i_i_i_reg_1485[3]_i_3 
       (.I0(tmp_19_i_i_i_i_reg_1465[3]),
        .I1(tmp_22_i_i_i_i_reg_1470[3]),
        .O(\edge_val1_i_i_i_i_reg_1485[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val1_i_i_i_i_reg_1485[3]_i_4 
       (.I0(tmp_19_i_i_i_i_reg_1465[2]),
        .I1(tmp_22_i_i_i_i_reg_1470[2]),
        .O(\edge_val1_i_i_i_i_reg_1485[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val1_i_i_i_i_reg_1485[3]_i_5 
       (.I0(tmp_19_i_i_i_i_reg_1465[1]),
        .I1(tmp_22_i_i_i_i_reg_1470[1]),
        .O(\edge_val1_i_i_i_i_reg_1485[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val1_i_i_i_i_reg_1485[3]_i_6 
       (.I0(tmp_19_i_i_i_i_reg_1465[0]),
        .I1(tmp_22_i_i_i_i_reg_1470[0]),
        .O(\edge_val1_i_i_i_i_reg_1485[3]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \edge_val1_i_i_i_i_reg_1485[4]_i_1 
       (.I0(tmp_25_i_i_i_i_fu_953_p2[4]),
        .O(\edge_val1_i_i_i_i_reg_1485[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \edge_val1_i_i_i_i_reg_1485[5]_i_1 
       (.I0(tmp_25_i_i_i_i_fu_953_p2[5]),
        .O(\edge_val1_i_i_i_i_reg_1485[5]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \edge_val1_i_i_i_i_reg_1485[6]_i_1 
       (.I0(tmp_25_i_i_i_i_fu_953_p2[6]),
        .O(\edge_val1_i_i_i_i_reg_1485[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_1 
       (.I0(\edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0 ),
        .I1(ap_NS_fsm66_out),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_10 
       (.I0(edge_weight_fu_943_p2[8]),
        .I1(edge_weight_fu_943_p2[9]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_11 
       (.I0(tmp_19_i_i_i_i_reg_1465[7]),
        .I1(tmp_22_i_i_i_i_reg_1470[7]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_12 
       (.I0(tmp_19_i_i_i_i_reg_1465[6]),
        .I1(tmp_22_i_i_i_i_reg_1470[6]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_13 
       (.I0(tmp_19_i_i_i_i_reg_1465[5]),
        .I1(tmp_22_i_i_i_i_reg_1470[5]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_14 
       (.I0(tmp_19_i_i_i_i_reg_1465[4]),
        .I1(tmp_22_i_i_i_i_reg_1470[4]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_15 
       (.I0(edge_weight_fu_943_p2[6]),
        .I1(edge_weight_fu_943_p2[7]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_16 
       (.I0(edge_weight_fu_943_p2[4]),
        .I1(edge_weight_fu_943_p2[5]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_17 
       (.I0(edge_weight_fu_943_p2[2]),
        .I1(edge_weight_fu_943_p2[3]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_18 
       (.I0(edge_weight_fu_943_p2[0]),
        .I1(edge_weight_fu_943_p2[1]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_19 
       (.I0(edge_weight_fu_943_p2[6]),
        .I1(edge_weight_fu_943_p2[7]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_2 
       (.I0(tmp_25_i_i_i_i_fu_953_p2[7]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_20 
       (.I0(edge_weight_fu_943_p2[4]),
        .I1(edge_weight_fu_943_p2[5]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_21 
       (.I0(edge_weight_fu_943_p2[2]),
        .I1(edge_weight_fu_943_p2[3]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_22 
       (.I0(edge_weight_fu_943_p2[0]),
        .I1(edge_weight_fu_943_p2[1]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_24 
       (.I0(tmp_22_i_i_i_i_reg_1470[15]),
        .I1(tmp_19_i_i_i_i_reg_1465[15]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_25 
       (.I0(tmp_22_i_i_i_i_reg_1470[14]),
        .I1(tmp_19_i_i_i_i_reg_1465[14]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_26 
       (.I0(tmp_22_i_i_i_i_reg_1470[13]),
        .I1(tmp_19_i_i_i_i_reg_1465[13]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_27 
       (.I0(tmp_22_i_i_i_i_reg_1470[12]),
        .I1(tmp_19_i_i_i_i_reg_1465[12]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_30 
       (.I0(tmp_22_i_i_i_i_reg_1470[11]),
        .I1(tmp_19_i_i_i_i_reg_1465[11]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_31 
       (.I0(tmp_22_i_i_i_i_reg_1470[10]),
        .I1(tmp_19_i_i_i_i_reg_1465[10]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_32 
       (.I0(tmp_22_i_i_i_i_reg_1470[9]),
        .I1(tmp_19_i_i_i_i_reg_1465[9]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_33 
       (.I0(tmp_22_i_i_i_i_reg_1470[8]),
        .I1(tmp_19_i_i_i_i_reg_1465[8]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_34 
       (.I0(tmp_22_i_i_i_i_reg_1470[7]),
        .I1(tmp_19_i_i_i_i_reg_1465[7]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_35 
       (.I0(tmp_22_i_i_i_i_reg_1470[6]),
        .I1(tmp_19_i_i_i_i_reg_1465[6]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_36 
       (.I0(tmp_22_i_i_i_i_reg_1470[5]),
        .I1(tmp_19_i_i_i_i_reg_1465[5]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_37 
       (.I0(tmp_22_i_i_i_i_reg_1470[4]),
        .I1(tmp_19_i_i_i_i_reg_1465[4]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_38 
       (.I0(tmp_22_i_i_i_i_reg_1470[3]),
        .I1(tmp_19_i_i_i_i_reg_1465[3]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_38_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_39 
       (.I0(tmp_22_i_i_i_i_reg_1470[2]),
        .I1(tmp_19_i_i_i_i_reg_1465[2]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_40 
       (.I0(tmp_22_i_i_i_i_reg_1470[1]),
        .I1(tmp_19_i_i_i_i_reg_1465[1]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_41 
       (.I0(tmp_22_i_i_i_i_reg_1470[0]),
        .I1(tmp_19_i_i_i_i_reg_1465[0]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_7 
       (.I0(edge_weight_fu_943_p2[14]),
        .I1(edge_weight_fu_943_p2[15]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_8 
       (.I0(edge_weight_fu_943_p2[12]),
        .I1(edge_weight_fu_943_p2[13]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \edge_val1_i_i_i_i_reg_1485[7]_i_9 
       (.I0(edge_weight_fu_943_p2[10]),
        .I1(edge_weight_fu_943_p2[11]),
        .O(\edge_val1_i_i_i_i_reg_1485[7]_i_9_n_0 ));
  FDRE \edge_val1_i_i_i_i_reg_1485_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(\edge_val1_i_i_i_i_reg_1485[0]_i_1_n_0 ),
        .Q(edge_val1_i_i_i_i_reg_1485[0]),
        .R(\edge_val1_i_i_i_i_reg_1485[7]_i_1_n_0 ));
  FDRE \edge_val1_i_i_i_i_reg_1485_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(\edge_val1_i_i_i_i_reg_1485[1]_i_1_n_0 ),
        .Q(edge_val1_i_i_i_i_reg_1485[1]),
        .R(\edge_val1_i_i_i_i_reg_1485[7]_i_1_n_0 ));
  FDRE \edge_val1_i_i_i_i_reg_1485_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(\edge_val1_i_i_i_i_reg_1485[2]_i_1_n_0 ),
        .Q(edge_val1_i_i_i_i_reg_1485[2]),
        .R(\edge_val1_i_i_i_i_reg_1485[7]_i_1_n_0 ));
  FDRE \edge_val1_i_i_i_i_reg_1485_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(\edge_val1_i_i_i_i_reg_1485[3]_i_1_n_0 ),
        .Q(edge_val1_i_i_i_i_reg_1485[3]),
        .R(\edge_val1_i_i_i_i_reg_1485[7]_i_1_n_0 ));
  CARRY4 \edge_val1_i_i_i_i_reg_1485_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\edge_val1_i_i_i_i_reg_1485_reg[3]_i_2_n_0 ,\edge_val1_i_i_i_i_reg_1485_reg[3]_i_2_n_1 ,\edge_val1_i_i_i_i_reg_1485_reg[3]_i_2_n_2 ,\edge_val1_i_i_i_i_reg_1485_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_19_i_i_i_i_reg_1465[3:0]),
        .O(tmp_25_i_i_i_i_fu_953_p2[3:0]),
        .S({\edge_val1_i_i_i_i_reg_1485[3]_i_3_n_0 ,\edge_val1_i_i_i_i_reg_1485[3]_i_4_n_0 ,\edge_val1_i_i_i_i_reg_1485[3]_i_5_n_0 ,\edge_val1_i_i_i_i_reg_1485[3]_i_6_n_0 }));
  FDRE \edge_val1_i_i_i_i_reg_1485_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(\edge_val1_i_i_i_i_reg_1485[4]_i_1_n_0 ),
        .Q(edge_val1_i_i_i_i_reg_1485[4]),
        .R(\edge_val1_i_i_i_i_reg_1485[7]_i_1_n_0 ));
  FDRE \edge_val1_i_i_i_i_reg_1485_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(\edge_val1_i_i_i_i_reg_1485[5]_i_1_n_0 ),
        .Q(edge_val1_i_i_i_i_reg_1485[5]),
        .R(\edge_val1_i_i_i_i_reg_1485[7]_i_1_n_0 ));
  FDRE \edge_val1_i_i_i_i_reg_1485_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(\edge_val1_i_i_i_i_reg_1485[6]_i_1_n_0 ),
        .Q(edge_val1_i_i_i_i_reg_1485[6]),
        .R(\edge_val1_i_i_i_i_reg_1485[7]_i_1_n_0 ));
  FDRE \edge_val1_i_i_i_i_reg_1485_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(\edge_val1_i_i_i_i_reg_1485[7]_i_2_n_0 ),
        .Q(edge_val1_i_i_i_i_reg_1485[7]),
        .R(\edge_val1_i_i_i_i_reg_1485[7]_i_1_n_0 ));
  CARRY4 \edge_val1_i_i_i_i_reg_1485_reg[7]_i_23 
       (.CI(\edge_val1_i_i_i_i_reg_1485_reg[7]_i_28_n_0 ),
        .CO({\edge_val1_i_i_i_i_reg_1485_reg[7]_i_23_n_0 ,\edge_val1_i_i_i_i_reg_1485_reg[7]_i_23_n_1 ,\edge_val1_i_i_i_i_reg_1485_reg[7]_i_23_n_2 ,\edge_val1_i_i_i_i_reg_1485_reg[7]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_22_i_i_i_i_reg_1470[11:8]),
        .O(edge_weight_fu_943_p2[11:8]),
        .S({\edge_val1_i_i_i_i_reg_1485[7]_i_30_n_0 ,\edge_val1_i_i_i_i_reg_1485[7]_i_31_n_0 ,\edge_val1_i_i_i_i_reg_1485[7]_i_32_n_0 ,\edge_val1_i_i_i_i_reg_1485[7]_i_33_n_0 }));
  CARRY4 \edge_val1_i_i_i_i_reg_1485_reg[7]_i_28 
       (.CI(\edge_val1_i_i_i_i_reg_1485_reg[7]_i_29_n_0 ),
        .CO({\edge_val1_i_i_i_i_reg_1485_reg[7]_i_28_n_0 ,\edge_val1_i_i_i_i_reg_1485_reg[7]_i_28_n_1 ,\edge_val1_i_i_i_i_reg_1485_reg[7]_i_28_n_2 ,\edge_val1_i_i_i_i_reg_1485_reg[7]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_22_i_i_i_i_reg_1470[7:4]),
        .O(edge_weight_fu_943_p2[7:4]),
        .S({\edge_val1_i_i_i_i_reg_1485[7]_i_34_n_0 ,\edge_val1_i_i_i_i_reg_1485[7]_i_35_n_0 ,\edge_val1_i_i_i_i_reg_1485[7]_i_36_n_0 ,\edge_val1_i_i_i_i_reg_1485[7]_i_37_n_0 }));
  CARRY4 \edge_val1_i_i_i_i_reg_1485_reg[7]_i_29 
       (.CI(1'b0),
        .CO({\edge_val1_i_i_i_i_reg_1485_reg[7]_i_29_n_0 ,\edge_val1_i_i_i_i_reg_1485_reg[7]_i_29_n_1 ,\edge_val1_i_i_i_i_reg_1485_reg[7]_i_29_n_2 ,\edge_val1_i_i_i_i_reg_1485_reg[7]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_22_i_i_i_i_reg_1470[3:0]),
        .O(edge_weight_fu_943_p2[3:0]),
        .S({\edge_val1_i_i_i_i_reg_1485[7]_i_38_n_0 ,\edge_val1_i_i_i_i_reg_1485[7]_i_39_n_0 ,\edge_val1_i_i_i_i_reg_1485[7]_i_40_n_0 ,\edge_val1_i_i_i_i_reg_1485[7]_i_41_n_0 }));
  CARRY4 \edge_val1_i_i_i_i_reg_1485_reg[7]_i_3 
       (.CI(\edge_val1_i_i_i_i_reg_1485_reg[7]_i_5_n_0 ),
        .CO({\edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0 ,\edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_1 ,\edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_2 ,\edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({edge_weight_fu_943_p2[15],1'b0,1'b0,1'b0}),
        .O(\NLW_edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_O_UNCONNECTED [3:0]),
        .S({\edge_val1_i_i_i_i_reg_1485[7]_i_7_n_0 ,\edge_val1_i_i_i_i_reg_1485[7]_i_8_n_0 ,\edge_val1_i_i_i_i_reg_1485[7]_i_9_n_0 ,\edge_val1_i_i_i_i_reg_1485[7]_i_10_n_0 }));
  CARRY4 \edge_val1_i_i_i_i_reg_1485_reg[7]_i_4 
       (.CI(\edge_val1_i_i_i_i_reg_1485_reg[3]_i_2_n_0 ),
        .CO({\NLW_edge_val1_i_i_i_i_reg_1485_reg[7]_i_4_CO_UNCONNECTED [3],\edge_val1_i_i_i_i_reg_1485_reg[7]_i_4_n_1 ,\edge_val1_i_i_i_i_reg_1485_reg[7]_i_4_n_2 ,\edge_val1_i_i_i_i_reg_1485_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_19_i_i_i_i_reg_1465[6:4]}),
        .O(tmp_25_i_i_i_i_fu_953_p2[7:4]),
        .S({\edge_val1_i_i_i_i_reg_1485[7]_i_11_n_0 ,\edge_val1_i_i_i_i_reg_1485[7]_i_12_n_0 ,\edge_val1_i_i_i_i_reg_1485[7]_i_13_n_0 ,\edge_val1_i_i_i_i_reg_1485[7]_i_14_n_0 }));
  CARRY4 \edge_val1_i_i_i_i_reg_1485_reg[7]_i_5 
       (.CI(1'b0),
        .CO({\edge_val1_i_i_i_i_reg_1485_reg[7]_i_5_n_0 ,\edge_val1_i_i_i_i_reg_1485_reg[7]_i_5_n_1 ,\edge_val1_i_i_i_i_reg_1485_reg[7]_i_5_n_2 ,\edge_val1_i_i_i_i_reg_1485_reg[7]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\edge_val1_i_i_i_i_reg_1485[7]_i_15_n_0 ,\edge_val1_i_i_i_i_reg_1485[7]_i_16_n_0 ,\edge_val1_i_i_i_i_reg_1485[7]_i_17_n_0 ,\edge_val1_i_i_i_i_reg_1485[7]_i_18_n_0 }),
        .O(\NLW_edge_val1_i_i_i_i_reg_1485_reg[7]_i_5_O_UNCONNECTED [3:0]),
        .S({\edge_val1_i_i_i_i_reg_1485[7]_i_19_n_0 ,\edge_val1_i_i_i_i_reg_1485[7]_i_20_n_0 ,\edge_val1_i_i_i_i_reg_1485[7]_i_21_n_0 ,\edge_val1_i_i_i_i_reg_1485[7]_i_22_n_0 }));
  CARRY4 \edge_val1_i_i_i_i_reg_1485_reg[7]_i_6 
       (.CI(\edge_val1_i_i_i_i_reg_1485_reg[7]_i_23_n_0 ),
        .CO({\NLW_edge_val1_i_i_i_i_reg_1485_reg[7]_i_6_CO_UNCONNECTED [3],\edge_val1_i_i_i_i_reg_1485_reg[7]_i_6_n_1 ,\edge_val1_i_i_i_i_reg_1485_reg[7]_i_6_n_2 ,\edge_val1_i_i_i_i_reg_1485_reg[7]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_22_i_i_i_i_reg_1470[14:12]}),
        .O(edge_weight_fu_943_p2[15:12]),
        .S({\edge_val1_i_i_i_i_reg_1485[7]_i_24_n_0 ,\edge_val1_i_i_i_i_reg_1485[7]_i_25_n_0 ,\edge_val1_i_i_i_i_reg_1485[7]_i_26_n_0 ,\edge_val1_i_i_i_i_reg_1485[7]_i_27_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'h51555D55)) 
    \exitcond_i_reg_1314[0]_i_13 
       (.I0(\col_assign_i_reg_391_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_i_reg_1314_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(col_reg_1318_reg[0]),
        .O(\exitcond_i_reg_1314[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h1004080208020401)) 
    \exitcond_i_reg_1314[0]_i_3 
       (.I0(ADDRBWRADDR[5]),
        .I1(buff_A_val_1_U_n_9),
        .I2(\exitcond_i_reg_1314_reg[0]_0 ),
        .I3(\int_cols_reg[10] [10]),
        .I4(\int_cols_reg[8] ),
        .I5(\int_cols_reg[10] [9]),
        .O(\exitcond_i_reg_1314[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0240801020040801)) 
    \exitcond_i_reg_1314[0]_i_6 
       (.I0(\exitcond_i_reg_1314[0]_i_13_n_0 ),
        .I1(buff_A_val_1_U_n_18),
        .I2(buff_A_val_1_U_n_17),
        .I3(\int_cols_reg[10] [0]),
        .I4(\int_cols_reg[10] [1]),
        .I5(\int_cols_reg[10] [2]),
        .O(\exitcond_i_reg_1314[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \exitcond_i_reg_1314[0]_i_7 
       (.I0(\col_assign_i_reg_391_reg_n_0_[11] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_i_reg_1314_reg_n_0_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(col_reg_1318_reg[11]),
        .O(\exitcond_i_reg_1314_reg[0]_0 ));
  FDRE \exitcond_i_reg_1314_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(exitcond_i_fu_644_p2),
        .Q(\exitcond_i_reg_1314_reg_n_0_[0] ),
        .R(1'b0));
  CARRY4 \exitcond_i_reg_1314_reg[0]_i_2 
       (.CI(1'b0),
        .CO({exitcond_i_fu_644_p2,\exitcond_i_reg_1314_reg[0]_i_2_n_1 ,\exitcond_i_reg_1314_reg[0]_i_2_n_2 ,\exitcond_i_reg_1314_reg[0]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond_i_reg_1314_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\exitcond_i_reg_1314[0]_i_3_n_0 ,S,\exitcond_i_reg_1314[0]_i_6_n_0 }));
  LUT6 #(
    .INIT(64'h22222222222222E2)) 
    \icmp6_reg_1369[0]_i_1 
       (.I0(\icmp6_reg_1369_reg_n_0_[0] ),
        .I1(p_9_in),
        .I2(\icmp6_reg_1369[0]_i_3_n_0 ),
        .I3(tmp_21_fu_710_p4[0]),
        .I4(tmp_21_fu_710_p4[1]),
        .I5(tmp_21_fu_710_p4[2]),
        .O(\icmp6_reg_1369[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp6_reg_1369[0]_i_2 
       (.I0(\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg_n_0_[0] ),
        .I1(ap_NS_fsm66_out),
        .O(p_9_in));
  LUT5 #(
    .INIT(32'h00010000)) 
    \icmp6_reg_1369[0]_i_3 
       (.I0(tmp_21_fu_710_p4[7]),
        .I1(tmp_21_fu_710_p4[8]),
        .I2(tmp_21_fu_710_p4[9]),
        .I3(sel0),
        .I4(\icmp6_reg_1369[0]_i_4_n_0 ),
        .O(\icmp6_reg_1369[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp6_reg_1369[0]_i_4 
       (.I0(tmp_21_fu_710_p4[6]),
        .I1(tmp_21_fu_710_p4[5]),
        .I2(tmp_21_fu_710_p4[4]),
        .I3(tmp_21_fu_710_p4[3]),
        .O(\icmp6_reg_1369[0]_i_4_n_0 ));
  FDRE \icmp6_reg_1369_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp6_reg_1369[0]_i_1_n_0 ),
        .Q(\icmp6_reg_1369_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00AA03AA00AA00AA)) 
    \icmp_reg_1299[0]_i_1 
       (.I0(\icmp_reg_1299_reg_n_0_[0] ),
        .I1(\icmp_reg_1299_reg[0]_0 [8]),
        .I2(\icmp_reg_1299_reg[0]_0 [9]),
        .I3(ap_enable_reg_pp0_iter00),
        .I4(\icmp_reg_1299[0]_i_2_n_0 ),
        .I5(\icmp_reg_1299[0]_i_3_n_0 ),
        .O(\icmp_reg_1299[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_reg_1299[0]_i_2 
       (.I0(\icmp_reg_1299_reg[0]_0 [10]),
        .I1(\icmp_reg_1299_reg[0]_0 [11]),
        .O(\icmp_reg_1299[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \icmp_reg_1299[0]_i_3 
       (.I0(\icmp_reg_1299_reg[0]_0 [1]),
        .I1(\icmp_reg_1299_reg[0]_0 [2]),
        .I2(\icmp_reg_1299_reg[0]_0 [3]),
        .I3(\icmp_reg_1299[0]_i_4_n_0 ),
        .O(\icmp_reg_1299[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \icmp_reg_1299[0]_i_4 
       (.I0(\icmp_reg_1299_reg[0]_0 [7]),
        .I1(\icmp_reg_1299_reg[0]_0 [6]),
        .I2(\icmp_reg_1299_reg[0]_0 [5]),
        .I3(\icmp_reg_1299_reg[0]_0 [4]),
        .O(\icmp_reg_1299[0]_i_4_n_0 ));
  FDRE \icmp_reg_1299_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_reg_1299[0]_i_1_n_0 ),
        .Q(\icmp_reg_1299_reg_n_0_[0] ),
        .R(1'b0));
  system_image_filter_0_1_image_filter_mac_eOg image_filter_mac_eOg_U54
       (.P({tmp_37_2_2_i_i_i_i_reg_1429_reg_n_90,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_91,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_92,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_93,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_94,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_95,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_96,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_97,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_98,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_99,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_100,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_101,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_102,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_103,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_104,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_105}),
        .PCOUT({image_filter_mac_eOg_U54_n_0,image_filter_mac_eOg_U54_n_1,image_filter_mac_eOg_U54_n_2,image_filter_mac_eOg_U54_n_3,image_filter_mac_eOg_U54_n_4,image_filter_mac_eOg_U54_n_5,image_filter_mac_eOg_U54_n_6,image_filter_mac_eOg_U54_n_7,image_filter_mac_eOg_U54_n_8,image_filter_mac_eOg_U54_n_9,image_filter_mac_eOg_U54_n_10,image_filter_mac_eOg_U54_n_11,image_filter_mac_eOg_U54_n_12,image_filter_mac_eOg_U54_n_13,image_filter_mac_eOg_U54_n_14,image_filter_mac_eOg_U54_n_15,image_filter_mac_eOg_U54_n_16,image_filter_mac_eOg_U54_n_17,image_filter_mac_eOg_U54_n_18,image_filter_mac_eOg_U54_n_19,image_filter_mac_eOg_U54_n_20,image_filter_mac_eOg_U54_n_21,image_filter_mac_eOg_U54_n_22,image_filter_mac_eOg_U54_n_23,image_filter_mac_eOg_U54_n_24,image_filter_mac_eOg_U54_n_25,image_filter_mac_eOg_U54_n_26,image_filter_mac_eOg_U54_n_27,image_filter_mac_eOg_U54_n_28,image_filter_mac_eOg_U54_n_29,image_filter_mac_eOg_U54_n_30,image_filter_mac_eOg_U54_n_31,image_filter_mac_eOg_U54_n_32,image_filter_mac_eOg_U54_n_33,image_filter_mac_eOg_U54_n_34,image_filter_mac_eOg_U54_n_35,image_filter_mac_eOg_U54_n_36,image_filter_mac_eOg_U54_n_37,image_filter_mac_eOg_U54_n_38,image_filter_mac_eOg_U54_n_39,image_filter_mac_eOg_U54_n_40,image_filter_mac_eOg_U54_n_41,image_filter_mac_eOg_U54_n_42,image_filter_mac_eOg_U54_n_43,image_filter_mac_eOg_U54_n_44,image_filter_mac_eOg_U54_n_45,image_filter_mac_eOg_U54_n_46,image_filter_mac_eOg_U54_n_47}),
        .Q(buff_C_val_0_0_i_i_s_fu_122),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7]_7 ),
        .\ap_CS_fsm_reg[0] (sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .ap_clk(ap_clk),
        .buff_C_val_0_0_i_i_1_reg_13740(buff_C_val_0_0_i_i_1_reg_13740),
        .buff_C_val_0_0_i_i_s_fu_1220(buff_C_val_0_0_i_i_s_fu_1220));
  system_image_filter_0_1_image_filter_mac_eOg_1 image_filter_mac_eOg_U55
       (.PCOUT({image_filter_mac_eOg_U55_n_0,image_filter_mac_eOg_U55_n_1,image_filter_mac_eOg_U55_n_2,image_filter_mac_eOg_U55_n_3,image_filter_mac_eOg_U55_n_4,image_filter_mac_eOg_U55_n_5,image_filter_mac_eOg_U55_n_6,image_filter_mac_eOg_U55_n_7,image_filter_mac_eOg_U55_n_8,image_filter_mac_eOg_U55_n_9,image_filter_mac_eOg_U55_n_10,image_filter_mac_eOg_U55_n_11,image_filter_mac_eOg_U55_n_12,image_filter_mac_eOg_U55_n_13,image_filter_mac_eOg_U55_n_14,image_filter_mac_eOg_U55_n_15,image_filter_mac_eOg_U55_n_16,image_filter_mac_eOg_U55_n_17,image_filter_mac_eOg_U55_n_18,image_filter_mac_eOg_U55_n_19,image_filter_mac_eOg_U55_n_20,image_filter_mac_eOg_U55_n_21,image_filter_mac_eOg_U55_n_22,image_filter_mac_eOg_U55_n_23,image_filter_mac_eOg_U55_n_24,image_filter_mac_eOg_U55_n_25,image_filter_mac_eOg_U55_n_26,image_filter_mac_eOg_U55_n_27,image_filter_mac_eOg_U55_n_28,image_filter_mac_eOg_U55_n_29,image_filter_mac_eOg_U55_n_30,image_filter_mac_eOg_U55_n_31,image_filter_mac_eOg_U55_n_32,image_filter_mac_eOg_U55_n_33,image_filter_mac_eOg_U55_n_34,image_filter_mac_eOg_U55_n_35,image_filter_mac_eOg_U55_n_36,image_filter_mac_eOg_U55_n_37,image_filter_mac_eOg_U55_n_38,image_filter_mac_eOg_U55_n_39,image_filter_mac_eOg_U55_n_40,image_filter_mac_eOg_U55_n_41,image_filter_mac_eOg_U55_n_42,image_filter_mac_eOg_U55_n_43,image_filter_mac_eOg_U55_n_44,image_filter_mac_eOg_U55_n_45,image_filter_mac_eOg_U55_n_46,image_filter_mac_eOg_U55_n_47}),
        .Q(buff_C_val_0_0_i_i_s_fu_122),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7] ),
        .\ap_CS_fsm_reg[0] (sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .ap_clk(ap_clk),
        .buff_C_val_0_0_i_i_1_reg_13740(buff_C_val_0_0_i_i_1_reg_13740),
        .buff_C_val_0_0_i_i_s_fu_1220(buff_C_val_0_0_i_i_s_fu_1220),
        .tmp_37_2_2_i_i_i_i_reg_1429_reg({tmp_37_2_2_i_i_i_i_reg_1429_reg_n_106,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_107,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_108,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_109,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_110,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_111,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_112,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_113,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_114,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_115,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_116,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_117,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_118,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_119,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_120,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_121,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_122,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_123,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_124,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_125,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_126,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_127,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_128,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_129,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_130,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_131,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_132,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_133,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_134,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_135,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_136,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_137,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_138,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_139,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_140,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_141,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_142,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_143,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_144,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_145,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_146,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_147,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_148,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_149,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_150,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_151,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_152,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_153}));
  system_image_filter_0_1_image_filter_mac_eOg_2 image_filter_mac_eOg_U58
       (.P({image_filter_mac_eOg_U58_n_0,image_filter_mac_eOg_U58_n_1,image_filter_mac_eOg_U58_n_2,image_filter_mac_eOg_U58_n_3,image_filter_mac_eOg_U58_n_4,image_filter_mac_eOg_U58_n_5,image_filter_mac_eOg_U58_n_6,image_filter_mac_eOg_U58_n_7,image_filter_mac_eOg_U58_n_8,image_filter_mac_eOg_U58_n_9,image_filter_mac_eOg_U58_n_10,image_filter_mac_eOg_U58_n_11,image_filter_mac_eOg_U58_n_12,image_filter_mac_eOg_U58_n_13,image_filter_mac_eOg_U58_n_14,image_filter_mac_eOg_U58_n_15}),
        .PCOUT({tmp_37_1_1_i_i_i_i_reg_1409_reg_n_106,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_107,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_108,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_109,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_110,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_111,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_112,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_113,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_114,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_115,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_116,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_117,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_118,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_119,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_120,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_121,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_122,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_123,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_124,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_125,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_126,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_127,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_128,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_129,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_130,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_131,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_132,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_133,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_134,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_135,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_136,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_137,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_138,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_139,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_140,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_141,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_142,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_143,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_144,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_145,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_146,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_147,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_148,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_149,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_150,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_151,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_152,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_153}),
        .Q(buff_C_val_1_0_i_i_s_fu_134),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7]_12 ),
        .\ap_CS_fsm_reg[0] (sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .ap_NS_fsm66_out(ap_NS_fsm66_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314(ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314),
        .buff_C_val_0_0_i_i_1_reg_13740(buff_C_val_0_0_i_i_1_reg_13740),
        .buff_C_val_0_0_i_i_s_fu_1220(buff_C_val_0_0_i_i_s_fu_1220));
  system_image_filter_0_1_image_filter_mac_eOg_3 image_filter_mac_eOg_U59
       (.P({image_filter_mac_eOg_U59_n_0,image_filter_mac_eOg_U59_n_1,image_filter_mac_eOg_U59_n_2,image_filter_mac_eOg_U59_n_3,image_filter_mac_eOg_U59_n_4,image_filter_mac_eOg_U59_n_5,image_filter_mac_eOg_U59_n_6,image_filter_mac_eOg_U59_n_7,image_filter_mac_eOg_U59_n_8,image_filter_mac_eOg_U59_n_9,image_filter_mac_eOg_U59_n_10,image_filter_mac_eOg_U59_n_11,image_filter_mac_eOg_U59_n_12,image_filter_mac_eOg_U59_n_13,image_filter_mac_eOg_U59_n_14,image_filter_mac_eOg_U59_n_15}),
        .PCOUT({tmp_39_1_1_i_i_i_i_reg_1414_reg_n_106,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_107,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_108,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_109,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_110,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_111,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_112,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_113,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_114,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_115,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_116,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_117,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_118,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_119,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_120,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_121,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_122,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_123,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_124,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_125,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_126,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_127,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_128,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_129,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_130,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_131,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_132,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_133,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_134,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_135,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_136,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_137,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_138,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_139,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_140,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_141,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_142,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_143,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_144,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_145,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_146,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_147,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_148,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_149,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_150,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_151,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_152,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_153}),
        .Q(buff_C_val_1_0_i_i_s_fu_134),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7]_4 ),
        .\ap_CS_fsm_reg[0] (sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .ap_clk(ap_clk),
        .buff_C_val_0_0_i_i_1_reg_13740(buff_C_val_0_0_i_i_1_reg_13740),
        .buff_C_val_0_0_i_i_s_fu_1220(buff_C_val_0_0_i_i_s_fu_1220));
  system_image_filter_0_1_image_filter_mac_eOg_4 image_filter_mac_eOg_U60
       (.A(buff_C_val_2_0_1_fu_747_p3),
        .P({image_filter_mac_eOg_U60_n_0,image_filter_mac_eOg_U60_n_1,image_filter_mac_eOg_U60_n_2,image_filter_mac_eOg_U60_n_3,image_filter_mac_eOg_U60_n_4,image_filter_mac_eOg_U60_n_5,image_filter_mac_eOg_U60_n_6,image_filter_mac_eOg_U60_n_7,image_filter_mac_eOg_U60_n_8,image_filter_mac_eOg_U60_n_9,image_filter_mac_eOg_U60_n_10,image_filter_mac_eOg_U60_n_11,image_filter_mac_eOg_U60_n_12,image_filter_mac_eOg_U60_n_13,image_filter_mac_eOg_U60_n_14,image_filter_mac_eOg_U60_n_15}),
        .PCOUT({tmp_37_2_1_i_i_i_i_reg_1419_reg_n_106,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_107,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_108,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_109,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_110,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_111,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_112,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_113,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_114,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_115,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_116,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_117,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_118,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_119,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_120,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_121,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_122,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_123,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_124,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_125,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_126,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_127,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_128,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_129,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_130,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_131,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_132,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_133,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_134,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_135,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_136,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_137,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_138,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_139,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_140,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_141,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_142,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_143,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_144,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_145,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_146,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_147,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_148,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_149,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_150,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_151,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_152,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_153}),
        .Q(Q),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7]_14 ),
        .ap_NS_fsm66_out(ap_NS_fsm66_out),
        .ap_clk(ap_clk),
        .ap_condition_245(ap_condition_245),
        .ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314(ap_pipeline_reg_pp0_iter2_exitcond_i_reg_1314),
        .buff_C_val_0_0_i_i_1_reg_13740(buff_C_val_0_0_i_i_1_reg_13740),
        .p(sobel_filter_core_U0_c_low_thresh_channel_1_read));
  system_image_filter_0_1_image_filter_mac_eOg_5 image_filter_mac_eOg_U61
       (.A(buff_C_val_2_0_1_fu_747_p3),
        .P({image_filter_mac_eOg_U61_n_0,image_filter_mac_eOg_U61_n_1,image_filter_mac_eOg_U61_n_2,image_filter_mac_eOg_U61_n_3,image_filter_mac_eOg_U61_n_4,image_filter_mac_eOg_U61_n_5,image_filter_mac_eOg_U61_n_6,image_filter_mac_eOg_U61_n_7,image_filter_mac_eOg_U61_n_8,image_filter_mac_eOg_U61_n_9,image_filter_mac_eOg_U61_n_10,image_filter_mac_eOg_U61_n_11,image_filter_mac_eOg_U61_n_12,image_filter_mac_eOg_U61_n_13,image_filter_mac_eOg_U61_n_14,image_filter_mac_eOg_U61_n_15}),
        .PCOUT({tmp_39_2_1_i_i_i_i_reg_1424_reg_n_106,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_107,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_108,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_109,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_110,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_111,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_112,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_113,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_114,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_115,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_116,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_117,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_118,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_119,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_120,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_121,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_122,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_123,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_124,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_125,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_126,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_127,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_128,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_129,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_130,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_131,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_132,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_133,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_134,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_135,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_136,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_137,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_138,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_139,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_140,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_141,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_142,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_143,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_144,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_145,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_146,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_147,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_148,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_149,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_150,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_151,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_152,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_153}),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7]_6 ),
        .\ap_CS_fsm_reg[0] (sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .ap_clk(ap_clk),
        .buff_C_val_0_0_i_i_1_reg_13740(buff_C_val_0_0_i_i_1_reg_13740));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \mOutPtr[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter7_reg_n_0),
        .I1(ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355),
        .I2(ap_NS_fsm66_out),
        .O(sobel_filter_core_U0_dst_data_stream_1_V_write));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond3_i_i_i_reg_1355[0]_i_1 
       (.I0(p_20_in),
        .I1(exitcond_i_fu_644_p2),
        .O(p_15_in));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \or_cond3_i_i_i_reg_1355[0]_i_2 
       (.I0(tmp_36_i_i_i_reg_1304),
        .I1(ADDRBWRADDR[3]),
        .I2(ADDRBWRADDR[1]),
        .I3(\or_cond3_i_i_i_reg_1355[0]_i_3_n_0 ),
        .I4(ADDRBWRADDR[4]),
        .I5(\or_cond3_i_i_i_reg_1355[0]_i_4_n_0 ),
        .O(or_cond3_i_i_i_fu_682_p2));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \or_cond3_i_i_i_reg_1355[0]_i_3 
       (.I0(col_reg_1318_reg[11]),
        .I1(\col_assign_i_reg_391_reg_n_0_[11] ),
        .I2(col_reg_1318_reg[10]),
        .I3(\tmp_39_i_i_i_reg_1323_reg[0]_0 ),
        .I4(\col_assign_i_reg_391_reg_n_0_[10] ),
        .O(\or_cond3_i_i_i_reg_1355[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond3_i_i_i_reg_1355[0]_i_4 
       (.I0(buff_A_val_1_U_n_17),
        .I1(ADDRBWRADDR[2]),
        .I2(\or_cond3_i_i_i_reg_1355[0]_i_6_n_0 ),
        .I3(buff_A_val_1_U_n_18),
        .I4(ram_reg),
        .I5(ADDRBWRADDR[5]),
        .O(\or_cond3_i_i_i_reg_1355[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \or_cond3_i_i_i_reg_1355[0]_i_5 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\exitcond_i_reg_1314_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\tmp_39_i_i_i_reg_1323_reg[0]_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \or_cond3_i_i_i_reg_1355[0]_i_6 
       (.I0(col_reg_1318_reg[3]),
        .I1(\col_assign_i_reg_391_reg_n_0_[3] ),
        .I2(col_reg_1318_reg[0]),
        .I3(\tmp_39_i_i_i_reg_1323_reg[0]_0 ),
        .I4(\col_assign_i_reg_391_reg_n_0_[0] ),
        .O(\or_cond3_i_i_i_reg_1355[0]_i_6_n_0 ));
  FDRE \or_cond3_i_i_i_reg_1355_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(or_cond3_i_i_i_fu_682_p2),
        .Q(or_cond3_i_i_i_reg_1355),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \or_cond_i_i_i_reg_1346[0]_i_1 
       (.I0(tmp_39_i_i_i_fu_655_p2),
        .I1(tmp_34_i_i_i_reg_1294),
        .O(or_cond_i_i_i_fu_666_p2));
  FDRE \or_cond_i_i_i_reg_1346_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(or_cond_i_i_i_fu_666_p2),
        .Q(or_cond_i_i_i_reg_1346),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \row_i_i_i_reg_380[11]_i_1 
       (.I0(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .I1(ap_CS_fsm_state11),
        .O(row_i_i_i_reg_380));
  FDRE \row_i_i_i_reg_380_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(row_reg_1289[0]),
        .Q(\icmp_reg_1299_reg[0]_0 [0]),
        .R(row_i_i_i_reg_380));
  FDRE \row_i_i_i_reg_380_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(row_reg_1289[10]),
        .Q(\icmp_reg_1299_reg[0]_0 [10]),
        .R(row_i_i_i_reg_380));
  FDRE \row_i_i_i_reg_380_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(row_reg_1289[11]),
        .Q(\icmp_reg_1299_reg[0]_0 [11]),
        .R(row_i_i_i_reg_380));
  FDRE \row_i_i_i_reg_380_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(row_reg_1289[1]),
        .Q(\icmp_reg_1299_reg[0]_0 [1]),
        .R(row_i_i_i_reg_380));
  FDRE \row_i_i_i_reg_380_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(row_reg_1289[2]),
        .Q(\icmp_reg_1299_reg[0]_0 [2]),
        .R(row_i_i_i_reg_380));
  FDRE \row_i_i_i_reg_380_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(row_reg_1289[3]),
        .Q(\icmp_reg_1299_reg[0]_0 [3]),
        .R(row_i_i_i_reg_380));
  FDRE \row_i_i_i_reg_380_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(row_reg_1289[4]),
        .Q(\icmp_reg_1299_reg[0]_0 [4]),
        .R(row_i_i_i_reg_380));
  FDRE \row_i_i_i_reg_380_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(row_reg_1289[5]),
        .Q(\icmp_reg_1299_reg[0]_0 [5]),
        .R(row_i_i_i_reg_380));
  FDRE \row_i_i_i_reg_380_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(row_reg_1289[6]),
        .Q(\icmp_reg_1299_reg[0]_0 [6]),
        .R(row_i_i_i_reg_380));
  FDRE \row_i_i_i_reg_380_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(row_reg_1289[7]),
        .Q(\icmp_reg_1299_reg[0]_0 [7]),
        .R(row_i_i_i_reg_380));
  FDRE \row_i_i_i_reg_380_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(row_reg_1289[8]),
        .Q(\icmp_reg_1299_reg[0]_0 [8]),
        .R(row_i_i_i_reg_380));
  FDRE \row_i_i_i_reg_380_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state11),
        .D(row_reg_1289[9]),
        .Q(\icmp_reg_1299_reg[0]_0 [9]),
        .R(row_i_i_i_reg_380));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \row_reg_1289[0]_i_1 
       (.I0(\icmp_reg_1299_reg[0]_0 [0]),
        .O(row_fu_602_p2[0]));
  LUT1 #(
    .INIT(2'h2)) 
    \row_reg_1289[11]_i_2 
       (.I0(\icmp_reg_1299_reg[0]_0 [11]),
        .O(\row_reg_1289[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \row_reg_1289[11]_i_3 
       (.I0(\icmp_reg_1299_reg[0]_0 [10]),
        .O(\row_reg_1289[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \row_reg_1289[11]_i_4 
       (.I0(\icmp_reg_1299_reg[0]_0 [9]),
        .O(\row_reg_1289[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \row_reg_1289[4]_i_2 
       (.I0(\icmp_reg_1299_reg[0]_0 [4]),
        .O(\row_reg_1289[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \row_reg_1289[4]_i_3 
       (.I0(\icmp_reg_1299_reg[0]_0 [3]),
        .O(\row_reg_1289[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \row_reg_1289[4]_i_4 
       (.I0(\icmp_reg_1299_reg[0]_0 [2]),
        .O(\row_reg_1289[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \row_reg_1289[4]_i_5 
       (.I0(\icmp_reg_1299_reg[0]_0 [1]),
        .O(\row_reg_1289[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \row_reg_1289[8]_i_2 
       (.I0(\icmp_reg_1299_reg[0]_0 [8]),
        .O(\row_reg_1289[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \row_reg_1289[8]_i_3 
       (.I0(\icmp_reg_1299_reg[0]_0 [7]),
        .O(\row_reg_1289[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \row_reg_1289[8]_i_4 
       (.I0(\icmp_reg_1299_reg[0]_0 [6]),
        .O(\row_reg_1289[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \row_reg_1289[8]_i_5 
       (.I0(\icmp_reg_1299_reg[0]_0 [5]),
        .O(\row_reg_1289[8]_i_5_n_0 ));
  FDRE \row_reg_1289_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_fu_602_p2[0]),
        .Q(row_reg_1289[0]),
        .R(1'b0));
  FDRE \row_reg_1289_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_fu_602_p2[10]),
        .Q(row_reg_1289[10]),
        .R(1'b0));
  FDRE \row_reg_1289_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_fu_602_p2[11]),
        .Q(row_reg_1289[11]),
        .R(1'b0));
  CARRY4 \row_reg_1289_reg[11]_i_1 
       (.CI(\row_reg_1289_reg[8]_i_1_n_0 ),
        .CO({\NLW_row_reg_1289_reg[11]_i_1_CO_UNCONNECTED [3:2],\row_reg_1289_reg[11]_i_1_n_2 ,\row_reg_1289_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_row_reg_1289_reg[11]_i_1_O_UNCONNECTED [3],row_fu_602_p2[11:9]}),
        .S({1'b0,\row_reg_1289[11]_i_2_n_0 ,\row_reg_1289[11]_i_3_n_0 ,\row_reg_1289[11]_i_4_n_0 }));
  FDRE \row_reg_1289_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_fu_602_p2[1]),
        .Q(row_reg_1289[1]),
        .R(1'b0));
  FDRE \row_reg_1289_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_fu_602_p2[2]),
        .Q(row_reg_1289[2]),
        .R(1'b0));
  FDRE \row_reg_1289_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_fu_602_p2[3]),
        .Q(row_reg_1289[3]),
        .R(1'b0));
  FDRE \row_reg_1289_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_fu_602_p2[4]),
        .Q(row_reg_1289[4]),
        .R(1'b0));
  CARRY4 \row_reg_1289_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\row_reg_1289_reg[4]_i_1_n_0 ,\row_reg_1289_reg[4]_i_1_n_1 ,\row_reg_1289_reg[4]_i_1_n_2 ,\row_reg_1289_reg[4]_i_1_n_3 }),
        .CYINIT(\icmp_reg_1299_reg[0]_0 [0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_fu_602_p2[4:1]),
        .S({\row_reg_1289[4]_i_2_n_0 ,\row_reg_1289[4]_i_3_n_0 ,\row_reg_1289[4]_i_4_n_0 ,\row_reg_1289[4]_i_5_n_0 }));
  FDRE \row_reg_1289_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_fu_602_p2[5]),
        .Q(row_reg_1289[5]),
        .R(1'b0));
  FDRE \row_reg_1289_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_fu_602_p2[6]),
        .Q(row_reg_1289[6]),
        .R(1'b0));
  FDRE \row_reg_1289_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_fu_602_p2[7]),
        .Q(row_reg_1289[7]),
        .R(1'b0));
  FDRE \row_reg_1289_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_fu_602_p2[8]),
        .Q(row_reg_1289[8]),
        .R(1'b0));
  CARRY4 \row_reg_1289_reg[8]_i_1 
       (.CI(\row_reg_1289_reg[4]_i_1_n_0 ),
        .CO({\row_reg_1289_reg[8]_i_1_n_0 ,\row_reg_1289_reg[8]_i_1_n_1 ,\row_reg_1289_reg[8]_i_1_n_2 ,\row_reg_1289_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(row_fu_602_p2[8:5]),
        .S({\row_reg_1289[8]_i_2_n_0 ,\row_reg_1289[8]_i_3_n_0 ,\row_reg_1289[8]_i_4_n_0 ,\row_reg_1289[8]_i_5_n_0 }));
  FDRE \row_reg_1289_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(row_fu_602_p2[9]),
        .Q(row_reg_1289[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp11_i_reg_1450[11]_i_2 
       (.I0(image_filter_mac_eOg_U61_n_4),
        .I1(image_filter_mac_eOg_U59_n_4),
        .O(\tmp11_i_reg_1450[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp11_i_reg_1450[11]_i_3 
       (.I0(image_filter_mac_eOg_U61_n_5),
        .I1(image_filter_mac_eOg_U59_n_5),
        .O(\tmp11_i_reg_1450[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp11_i_reg_1450[11]_i_4 
       (.I0(image_filter_mac_eOg_U61_n_6),
        .I1(image_filter_mac_eOg_U59_n_6),
        .O(\tmp11_i_reg_1450[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp11_i_reg_1450[11]_i_5 
       (.I0(image_filter_mac_eOg_U61_n_7),
        .I1(image_filter_mac_eOg_U59_n_7),
        .O(\tmp11_i_reg_1450[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp11_i_reg_1450[15]_i_2 
       (.I0(image_filter_mac_eOg_U61_n_0),
        .I1(image_filter_mac_eOg_U59_n_0),
        .O(\tmp11_i_reg_1450[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp11_i_reg_1450[15]_i_3 
       (.I0(image_filter_mac_eOg_U61_n_1),
        .I1(image_filter_mac_eOg_U59_n_1),
        .O(\tmp11_i_reg_1450[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp11_i_reg_1450[15]_i_4 
       (.I0(image_filter_mac_eOg_U61_n_2),
        .I1(image_filter_mac_eOg_U59_n_2),
        .O(\tmp11_i_reg_1450[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp11_i_reg_1450[15]_i_5 
       (.I0(image_filter_mac_eOg_U61_n_3),
        .I1(image_filter_mac_eOg_U59_n_3),
        .O(\tmp11_i_reg_1450[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp11_i_reg_1450[3]_i_2 
       (.I0(image_filter_mac_eOg_U61_n_12),
        .I1(image_filter_mac_eOg_U59_n_12),
        .O(\tmp11_i_reg_1450[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp11_i_reg_1450[3]_i_3 
       (.I0(image_filter_mac_eOg_U61_n_13),
        .I1(image_filter_mac_eOg_U59_n_13),
        .O(\tmp11_i_reg_1450[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp11_i_reg_1450[3]_i_4 
       (.I0(image_filter_mac_eOg_U61_n_14),
        .I1(image_filter_mac_eOg_U59_n_14),
        .O(\tmp11_i_reg_1450[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp11_i_reg_1450[3]_i_5 
       (.I0(image_filter_mac_eOg_U61_n_15),
        .I1(image_filter_mac_eOg_U59_n_15),
        .O(\tmp11_i_reg_1450[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp11_i_reg_1450[7]_i_2 
       (.I0(image_filter_mac_eOg_U61_n_8),
        .I1(image_filter_mac_eOg_U59_n_8),
        .O(\tmp11_i_reg_1450[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp11_i_reg_1450[7]_i_3 
       (.I0(image_filter_mac_eOg_U61_n_9),
        .I1(image_filter_mac_eOg_U59_n_9),
        .O(\tmp11_i_reg_1450[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp11_i_reg_1450[7]_i_4 
       (.I0(image_filter_mac_eOg_U61_n_10),
        .I1(image_filter_mac_eOg_U59_n_10),
        .O(\tmp11_i_reg_1450[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp11_i_reg_1450[7]_i_5 
       (.I0(image_filter_mac_eOg_U61_n_11),
        .I1(image_filter_mac_eOg_U59_n_11),
        .O(\tmp11_i_reg_1450[7]_i_5_n_0 ));
  FDRE \tmp11_i_reg_1450_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp11_i_fu_873_p2[0]),
        .Q(tmp11_i_reg_1450[0]),
        .R(1'b0));
  FDRE \tmp11_i_reg_1450_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp11_i_fu_873_p2[10]),
        .Q(tmp11_i_reg_1450[10]),
        .R(1'b0));
  FDRE \tmp11_i_reg_1450_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp11_i_fu_873_p2[11]),
        .Q(tmp11_i_reg_1450[11]),
        .R(1'b0));
  CARRY4 \tmp11_i_reg_1450_reg[11]_i_1 
       (.CI(\tmp11_i_reg_1450_reg[7]_i_1_n_0 ),
        .CO({\tmp11_i_reg_1450_reg[11]_i_1_n_0 ,\tmp11_i_reg_1450_reg[11]_i_1_n_1 ,\tmp11_i_reg_1450_reg[11]_i_1_n_2 ,\tmp11_i_reg_1450_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({image_filter_mac_eOg_U61_n_4,image_filter_mac_eOg_U61_n_5,image_filter_mac_eOg_U61_n_6,image_filter_mac_eOg_U61_n_7}),
        .O(tmp11_i_fu_873_p2[11:8]),
        .S({\tmp11_i_reg_1450[11]_i_2_n_0 ,\tmp11_i_reg_1450[11]_i_3_n_0 ,\tmp11_i_reg_1450[11]_i_4_n_0 ,\tmp11_i_reg_1450[11]_i_5_n_0 }));
  FDRE \tmp11_i_reg_1450_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp11_i_fu_873_p2[12]),
        .Q(tmp11_i_reg_1450[12]),
        .R(1'b0));
  FDRE \tmp11_i_reg_1450_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp11_i_fu_873_p2[13]),
        .Q(tmp11_i_reg_1450[13]),
        .R(1'b0));
  FDRE \tmp11_i_reg_1450_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp11_i_fu_873_p2[14]),
        .Q(tmp11_i_reg_1450[14]),
        .R(1'b0));
  FDRE \tmp11_i_reg_1450_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp11_i_fu_873_p2[15]),
        .Q(tmp11_i_reg_1450[15]),
        .R(1'b0));
  CARRY4 \tmp11_i_reg_1450_reg[15]_i_1 
       (.CI(\tmp11_i_reg_1450_reg[11]_i_1_n_0 ),
        .CO({\NLW_tmp11_i_reg_1450_reg[15]_i_1_CO_UNCONNECTED [3],\tmp11_i_reg_1450_reg[15]_i_1_n_1 ,\tmp11_i_reg_1450_reg[15]_i_1_n_2 ,\tmp11_i_reg_1450_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,image_filter_mac_eOg_U61_n_1,image_filter_mac_eOg_U61_n_2,image_filter_mac_eOg_U61_n_3}),
        .O(tmp11_i_fu_873_p2[15:12]),
        .S({\tmp11_i_reg_1450[15]_i_2_n_0 ,\tmp11_i_reg_1450[15]_i_3_n_0 ,\tmp11_i_reg_1450[15]_i_4_n_0 ,\tmp11_i_reg_1450[15]_i_5_n_0 }));
  FDRE \tmp11_i_reg_1450_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp11_i_fu_873_p2[1]),
        .Q(tmp11_i_reg_1450[1]),
        .R(1'b0));
  FDRE \tmp11_i_reg_1450_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp11_i_fu_873_p2[2]),
        .Q(tmp11_i_reg_1450[2]),
        .R(1'b0));
  FDRE \tmp11_i_reg_1450_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp11_i_fu_873_p2[3]),
        .Q(tmp11_i_reg_1450[3]),
        .R(1'b0));
  CARRY4 \tmp11_i_reg_1450_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp11_i_reg_1450_reg[3]_i_1_n_0 ,\tmp11_i_reg_1450_reg[3]_i_1_n_1 ,\tmp11_i_reg_1450_reg[3]_i_1_n_2 ,\tmp11_i_reg_1450_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({image_filter_mac_eOg_U61_n_12,image_filter_mac_eOg_U61_n_13,image_filter_mac_eOg_U61_n_14,image_filter_mac_eOg_U61_n_15}),
        .O(tmp11_i_fu_873_p2[3:0]),
        .S({\tmp11_i_reg_1450[3]_i_2_n_0 ,\tmp11_i_reg_1450[3]_i_3_n_0 ,\tmp11_i_reg_1450[3]_i_4_n_0 ,\tmp11_i_reg_1450[3]_i_5_n_0 }));
  FDRE \tmp11_i_reg_1450_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp11_i_fu_873_p2[4]),
        .Q(tmp11_i_reg_1450[4]),
        .R(1'b0));
  FDRE \tmp11_i_reg_1450_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp11_i_fu_873_p2[5]),
        .Q(tmp11_i_reg_1450[5]),
        .R(1'b0));
  FDRE \tmp11_i_reg_1450_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp11_i_fu_873_p2[6]),
        .Q(tmp11_i_reg_1450[6]),
        .R(1'b0));
  FDRE \tmp11_i_reg_1450_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp11_i_fu_873_p2[7]),
        .Q(tmp11_i_reg_1450[7]),
        .R(1'b0));
  CARRY4 \tmp11_i_reg_1450_reg[7]_i_1 
       (.CI(\tmp11_i_reg_1450_reg[3]_i_1_n_0 ),
        .CO({\tmp11_i_reg_1450_reg[7]_i_1_n_0 ,\tmp11_i_reg_1450_reg[7]_i_1_n_1 ,\tmp11_i_reg_1450_reg[7]_i_1_n_2 ,\tmp11_i_reg_1450_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({image_filter_mac_eOg_U61_n_8,image_filter_mac_eOg_U61_n_9,image_filter_mac_eOg_U61_n_10,image_filter_mac_eOg_U61_n_11}),
        .O(tmp11_i_fu_873_p2[7:4]),
        .S({\tmp11_i_reg_1450[7]_i_2_n_0 ,\tmp11_i_reg_1450[7]_i_3_n_0 ,\tmp11_i_reg_1450[7]_i_4_n_0 ,\tmp11_i_reg_1450[7]_i_5_n_0 }));
  FDRE \tmp11_i_reg_1450_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp11_i_fu_873_p2[8]),
        .Q(tmp11_i_reg_1450[8]),
        .R(1'b0));
  FDRE \tmp11_i_reg_1450_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp11_i_fu_873_p2[9]),
        .Q(tmp11_i_reg_1450[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp12_i_reg_1455_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff_C_val_0_0_i_i_s_fu_122[7]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[6]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[5]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[4]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[3]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[2]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[1]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[0]_i_1_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp12_i_reg_1455_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\SRL_SIG_reg[1][7]_2 [7],\SRL_SIG_reg[1][7]_2 [7],\SRL_SIG_reg[1][7]_2 [7],\SRL_SIG_reg[1][7]_2 [7],\SRL_SIG_reg[1][7]_2 [7],\SRL_SIG_reg[1][7]_2 [7],\SRL_SIG_reg[1][7]_2 [7],\SRL_SIG_reg[1][7]_2 [7],\SRL_SIG_reg[1][7]_2 [7],\SRL_SIG_reg[1][7]_2 [7],\SRL_SIG_reg[1][7]_2 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp12_i_reg_1455_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp12_i_reg_1455_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp12_i_reg_1455_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff_C_val_0_0_i_i_s_fu_1220),
        .CEA2(buff_C_val_0_0_i_i_1_reg_13740),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp12_i_reg_14550),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp12_i_reg_1455_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp12_i_reg_1455_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp12_i_reg_1455_reg_P_UNCONNECTED[47:16],tmp12_i_reg_1455_reg_n_90,tmp12_i_reg_1455_reg_n_91,tmp12_i_reg_1455_reg_n_92,tmp12_i_reg_1455_reg_n_93,tmp12_i_reg_1455_reg_n_94,tmp12_i_reg_1455_reg_n_95,tmp12_i_reg_1455_reg_n_96,tmp12_i_reg_1455_reg_n_97,tmp12_i_reg_1455_reg_n_98,tmp12_i_reg_1455_reg_n_99,tmp12_i_reg_1455_reg_n_100,tmp12_i_reg_1455_reg_n_101,tmp12_i_reg_1455_reg_n_102,tmp12_i_reg_1455_reg_n_103,tmp12_i_reg_1455_reg_n_104,tmp12_i_reg_1455_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp12_i_reg_1455_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp12_i_reg_1455_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_39_0_i_i_i_i_reg_1404_reg_n_106,tmp_39_0_i_i_i_i_reg_1404_reg_n_107,tmp_39_0_i_i_i_i_reg_1404_reg_n_108,tmp_39_0_i_i_i_i_reg_1404_reg_n_109,tmp_39_0_i_i_i_i_reg_1404_reg_n_110,tmp_39_0_i_i_i_i_reg_1404_reg_n_111,tmp_39_0_i_i_i_i_reg_1404_reg_n_112,tmp_39_0_i_i_i_i_reg_1404_reg_n_113,tmp_39_0_i_i_i_i_reg_1404_reg_n_114,tmp_39_0_i_i_i_i_reg_1404_reg_n_115,tmp_39_0_i_i_i_i_reg_1404_reg_n_116,tmp_39_0_i_i_i_i_reg_1404_reg_n_117,tmp_39_0_i_i_i_i_reg_1404_reg_n_118,tmp_39_0_i_i_i_i_reg_1404_reg_n_119,tmp_39_0_i_i_i_i_reg_1404_reg_n_120,tmp_39_0_i_i_i_i_reg_1404_reg_n_121,tmp_39_0_i_i_i_i_reg_1404_reg_n_122,tmp_39_0_i_i_i_i_reg_1404_reg_n_123,tmp_39_0_i_i_i_i_reg_1404_reg_n_124,tmp_39_0_i_i_i_i_reg_1404_reg_n_125,tmp_39_0_i_i_i_i_reg_1404_reg_n_126,tmp_39_0_i_i_i_i_reg_1404_reg_n_127,tmp_39_0_i_i_i_i_reg_1404_reg_n_128,tmp_39_0_i_i_i_i_reg_1404_reg_n_129,tmp_39_0_i_i_i_i_reg_1404_reg_n_130,tmp_39_0_i_i_i_i_reg_1404_reg_n_131,tmp_39_0_i_i_i_i_reg_1404_reg_n_132,tmp_39_0_i_i_i_i_reg_1404_reg_n_133,tmp_39_0_i_i_i_i_reg_1404_reg_n_134,tmp_39_0_i_i_i_i_reg_1404_reg_n_135,tmp_39_0_i_i_i_i_reg_1404_reg_n_136,tmp_39_0_i_i_i_i_reg_1404_reg_n_137,tmp_39_0_i_i_i_i_reg_1404_reg_n_138,tmp_39_0_i_i_i_i_reg_1404_reg_n_139,tmp_39_0_i_i_i_i_reg_1404_reg_n_140,tmp_39_0_i_i_i_i_reg_1404_reg_n_141,tmp_39_0_i_i_i_i_reg_1404_reg_n_142,tmp_39_0_i_i_i_i_reg_1404_reg_n_143,tmp_39_0_i_i_i_i_reg_1404_reg_n_144,tmp_39_0_i_i_i_i_reg_1404_reg_n_145,tmp_39_0_i_i_i_i_reg_1404_reg_n_146,tmp_39_0_i_i_i_i_reg_1404_reg_n_147,tmp_39_0_i_i_i_i_reg_1404_reg_n_148,tmp_39_0_i_i_i_i_reg_1404_reg_n_149,tmp_39_0_i_i_i_i_reg_1404_reg_n_150,tmp_39_0_i_i_i_i_reg_1404_reg_n_151,tmp_39_0_i_i_i_i_reg_1404_reg_n_152,tmp_39_0_i_i_i_i_reg_1404_reg_n_153}),
        .PCOUT(NLW_tmp12_i_reg_1455_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp12_i_reg_1455_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp14_i_reg_1460_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff_C_val_1_0_1_fu_754_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp14_i_reg_1460_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\SRL_SIG_reg[1][7]_0 [7],\SRL_SIG_reg[1][7]_0 [7],\SRL_SIG_reg[1][7]_0 [7],\SRL_SIG_reg[1][7]_0 [7],\SRL_SIG_reg[1][7]_0 [7],\SRL_SIG_reg[1][7]_0 [7],\SRL_SIG_reg[1][7]_0 [7],\SRL_SIG_reg[1][7]_0 [7],\SRL_SIG_reg[1][7]_0 [7],\SRL_SIG_reg[1][7]_0 [7],\SRL_SIG_reg[1][7]_0 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp14_i_reg_1460_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp14_i_reg_1460_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp14_i_reg_1460_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(buff_C_val_0_0_i_i_1_reg_13740),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp12_i_reg_14550),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp14_i_reg_1460_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp14_i_reg_1460_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp14_i_reg_1460_reg_P_UNCONNECTED[47:16],tmp14_i_reg_1460_reg_n_90,tmp14_i_reg_1460_reg_n_91,tmp14_i_reg_1460_reg_n_92,tmp14_i_reg_1460_reg_n_93,tmp14_i_reg_1460_reg_n_94,tmp14_i_reg_1460_reg_n_95,tmp14_i_reg_1460_reg_n_96,tmp14_i_reg_1460_reg_n_97,tmp14_i_reg_1460_reg_n_98,tmp14_i_reg_1460_reg_n_99,tmp14_i_reg_1460_reg_n_100,tmp14_i_reg_1460_reg_n_101,tmp14_i_reg_1460_reg_n_102,tmp14_i_reg_1460_reg_n_103,tmp14_i_reg_1460_reg_n_104,tmp14_i_reg_1460_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp14_i_reg_1460_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp14_i_reg_1460_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({image_filter_mac_eOg_U55_n_0,image_filter_mac_eOg_U55_n_1,image_filter_mac_eOg_U55_n_2,image_filter_mac_eOg_U55_n_3,image_filter_mac_eOg_U55_n_4,image_filter_mac_eOg_U55_n_5,image_filter_mac_eOg_U55_n_6,image_filter_mac_eOg_U55_n_7,image_filter_mac_eOg_U55_n_8,image_filter_mac_eOg_U55_n_9,image_filter_mac_eOg_U55_n_10,image_filter_mac_eOg_U55_n_11,image_filter_mac_eOg_U55_n_12,image_filter_mac_eOg_U55_n_13,image_filter_mac_eOg_U55_n_14,image_filter_mac_eOg_U55_n_15,image_filter_mac_eOg_U55_n_16,image_filter_mac_eOg_U55_n_17,image_filter_mac_eOg_U55_n_18,image_filter_mac_eOg_U55_n_19,image_filter_mac_eOg_U55_n_20,image_filter_mac_eOg_U55_n_21,image_filter_mac_eOg_U55_n_22,image_filter_mac_eOg_U55_n_23,image_filter_mac_eOg_U55_n_24,image_filter_mac_eOg_U55_n_25,image_filter_mac_eOg_U55_n_26,image_filter_mac_eOg_U55_n_27,image_filter_mac_eOg_U55_n_28,image_filter_mac_eOg_U55_n_29,image_filter_mac_eOg_U55_n_30,image_filter_mac_eOg_U55_n_31,image_filter_mac_eOg_U55_n_32,image_filter_mac_eOg_U55_n_33,image_filter_mac_eOg_U55_n_34,image_filter_mac_eOg_U55_n_35,image_filter_mac_eOg_U55_n_36,image_filter_mac_eOg_U55_n_37,image_filter_mac_eOg_U55_n_38,image_filter_mac_eOg_U55_n_39,image_filter_mac_eOg_U55_n_40,image_filter_mac_eOg_U55_n_41,image_filter_mac_eOg_U55_n_42,image_filter_mac_eOg_U55_n_43,image_filter_mac_eOg_U55_n_44,image_filter_mac_eOg_U55_n_45,image_filter_mac_eOg_U55_n_46,image_filter_mac_eOg_U55_n_47}),
        .PCOUT(NLW_tmp14_i_reg_1460_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp14_i_reg_1460_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    tmp14_i_reg_1460_reg_i_1
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(ap_NS_fsm66_out),
        .O(tmp12_i_reg_14550));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_i_reg_1435[11]_i_2 
       (.I0(image_filter_mac_eOg_U60_n_4),
        .I1(image_filter_mac_eOg_U58_n_4),
        .O(\tmp4_i_reg_1435[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_i_reg_1435[11]_i_3 
       (.I0(image_filter_mac_eOg_U60_n_5),
        .I1(image_filter_mac_eOg_U58_n_5),
        .O(\tmp4_i_reg_1435[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_i_reg_1435[11]_i_4 
       (.I0(image_filter_mac_eOg_U60_n_6),
        .I1(image_filter_mac_eOg_U58_n_6),
        .O(\tmp4_i_reg_1435[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_i_reg_1435[11]_i_5 
       (.I0(image_filter_mac_eOg_U60_n_7),
        .I1(image_filter_mac_eOg_U58_n_7),
        .O(\tmp4_i_reg_1435[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_i_reg_1435[15]_i_2 
       (.I0(image_filter_mac_eOg_U60_n_0),
        .I1(image_filter_mac_eOg_U58_n_0),
        .O(\tmp4_i_reg_1435[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_i_reg_1435[15]_i_3 
       (.I0(image_filter_mac_eOg_U60_n_1),
        .I1(image_filter_mac_eOg_U58_n_1),
        .O(\tmp4_i_reg_1435[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_i_reg_1435[15]_i_4 
       (.I0(image_filter_mac_eOg_U60_n_2),
        .I1(image_filter_mac_eOg_U58_n_2),
        .O(\tmp4_i_reg_1435[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_i_reg_1435[15]_i_5 
       (.I0(image_filter_mac_eOg_U60_n_3),
        .I1(image_filter_mac_eOg_U58_n_3),
        .O(\tmp4_i_reg_1435[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_i_reg_1435[3]_i_2 
       (.I0(image_filter_mac_eOg_U60_n_12),
        .I1(image_filter_mac_eOg_U58_n_12),
        .O(\tmp4_i_reg_1435[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_i_reg_1435[3]_i_3 
       (.I0(image_filter_mac_eOg_U60_n_13),
        .I1(image_filter_mac_eOg_U58_n_13),
        .O(\tmp4_i_reg_1435[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_i_reg_1435[3]_i_4 
       (.I0(image_filter_mac_eOg_U60_n_14),
        .I1(image_filter_mac_eOg_U58_n_14),
        .O(\tmp4_i_reg_1435[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_i_reg_1435[3]_i_5 
       (.I0(image_filter_mac_eOg_U60_n_15),
        .I1(image_filter_mac_eOg_U58_n_15),
        .O(\tmp4_i_reg_1435[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_i_reg_1435[7]_i_2 
       (.I0(image_filter_mac_eOg_U60_n_8),
        .I1(image_filter_mac_eOg_U58_n_8),
        .O(\tmp4_i_reg_1435[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_i_reg_1435[7]_i_3 
       (.I0(image_filter_mac_eOg_U60_n_9),
        .I1(image_filter_mac_eOg_U58_n_9),
        .O(\tmp4_i_reg_1435[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_i_reg_1435[7]_i_4 
       (.I0(image_filter_mac_eOg_U60_n_10),
        .I1(image_filter_mac_eOg_U58_n_10),
        .O(\tmp4_i_reg_1435[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp4_i_reg_1435[7]_i_5 
       (.I0(image_filter_mac_eOg_U60_n_11),
        .I1(image_filter_mac_eOg_U58_n_11),
        .O(\tmp4_i_reg_1435[7]_i_5_n_0 ));
  FDRE \tmp4_i_reg_1435_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp4_i_fu_869_p2[0]),
        .Q(tmp4_i_reg_1435[0]),
        .R(1'b0));
  FDRE \tmp4_i_reg_1435_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp4_i_fu_869_p2[10]),
        .Q(tmp4_i_reg_1435[10]),
        .R(1'b0));
  FDRE \tmp4_i_reg_1435_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp4_i_fu_869_p2[11]),
        .Q(tmp4_i_reg_1435[11]),
        .R(1'b0));
  CARRY4 \tmp4_i_reg_1435_reg[11]_i_1 
       (.CI(\tmp4_i_reg_1435_reg[7]_i_1_n_0 ),
        .CO({\tmp4_i_reg_1435_reg[11]_i_1_n_0 ,\tmp4_i_reg_1435_reg[11]_i_1_n_1 ,\tmp4_i_reg_1435_reg[11]_i_1_n_2 ,\tmp4_i_reg_1435_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({image_filter_mac_eOg_U60_n_4,image_filter_mac_eOg_U60_n_5,image_filter_mac_eOg_U60_n_6,image_filter_mac_eOg_U60_n_7}),
        .O(tmp4_i_fu_869_p2[11:8]),
        .S({\tmp4_i_reg_1435[11]_i_2_n_0 ,\tmp4_i_reg_1435[11]_i_3_n_0 ,\tmp4_i_reg_1435[11]_i_4_n_0 ,\tmp4_i_reg_1435[11]_i_5_n_0 }));
  FDRE \tmp4_i_reg_1435_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp4_i_fu_869_p2[12]),
        .Q(tmp4_i_reg_1435[12]),
        .R(1'b0));
  FDRE \tmp4_i_reg_1435_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp4_i_fu_869_p2[13]),
        .Q(tmp4_i_reg_1435[13]),
        .R(1'b0));
  FDRE \tmp4_i_reg_1435_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp4_i_fu_869_p2[14]),
        .Q(tmp4_i_reg_1435[14]),
        .R(1'b0));
  FDRE \tmp4_i_reg_1435_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp4_i_fu_869_p2[15]),
        .Q(tmp4_i_reg_1435[15]),
        .R(1'b0));
  CARRY4 \tmp4_i_reg_1435_reg[15]_i_1 
       (.CI(\tmp4_i_reg_1435_reg[11]_i_1_n_0 ),
        .CO({\NLW_tmp4_i_reg_1435_reg[15]_i_1_CO_UNCONNECTED [3],\tmp4_i_reg_1435_reg[15]_i_1_n_1 ,\tmp4_i_reg_1435_reg[15]_i_1_n_2 ,\tmp4_i_reg_1435_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,image_filter_mac_eOg_U60_n_1,image_filter_mac_eOg_U60_n_2,image_filter_mac_eOg_U60_n_3}),
        .O(tmp4_i_fu_869_p2[15:12]),
        .S({\tmp4_i_reg_1435[15]_i_2_n_0 ,\tmp4_i_reg_1435[15]_i_3_n_0 ,\tmp4_i_reg_1435[15]_i_4_n_0 ,\tmp4_i_reg_1435[15]_i_5_n_0 }));
  FDRE \tmp4_i_reg_1435_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp4_i_fu_869_p2[1]),
        .Q(tmp4_i_reg_1435[1]),
        .R(1'b0));
  FDRE \tmp4_i_reg_1435_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp4_i_fu_869_p2[2]),
        .Q(tmp4_i_reg_1435[2]),
        .R(1'b0));
  FDRE \tmp4_i_reg_1435_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp4_i_fu_869_p2[3]),
        .Q(tmp4_i_reg_1435[3]),
        .R(1'b0));
  CARRY4 \tmp4_i_reg_1435_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp4_i_reg_1435_reg[3]_i_1_n_0 ,\tmp4_i_reg_1435_reg[3]_i_1_n_1 ,\tmp4_i_reg_1435_reg[3]_i_1_n_2 ,\tmp4_i_reg_1435_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({image_filter_mac_eOg_U60_n_12,image_filter_mac_eOg_U60_n_13,image_filter_mac_eOg_U60_n_14,image_filter_mac_eOg_U60_n_15}),
        .O(tmp4_i_fu_869_p2[3:0]),
        .S({\tmp4_i_reg_1435[3]_i_2_n_0 ,\tmp4_i_reg_1435[3]_i_3_n_0 ,\tmp4_i_reg_1435[3]_i_4_n_0 ,\tmp4_i_reg_1435[3]_i_5_n_0 }));
  FDRE \tmp4_i_reg_1435_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp4_i_fu_869_p2[4]),
        .Q(tmp4_i_reg_1435[4]),
        .R(1'b0));
  FDRE \tmp4_i_reg_1435_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp4_i_fu_869_p2[5]),
        .Q(tmp4_i_reg_1435[5]),
        .R(1'b0));
  FDRE \tmp4_i_reg_1435_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp4_i_fu_869_p2[6]),
        .Q(tmp4_i_reg_1435[6]),
        .R(1'b0));
  FDRE \tmp4_i_reg_1435_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp4_i_fu_869_p2[7]),
        .Q(tmp4_i_reg_1435[7]),
        .R(1'b0));
  CARRY4 \tmp4_i_reg_1435_reg[7]_i_1 
       (.CI(\tmp4_i_reg_1435_reg[3]_i_1_n_0 ),
        .CO({\tmp4_i_reg_1435_reg[7]_i_1_n_0 ,\tmp4_i_reg_1435_reg[7]_i_1_n_1 ,\tmp4_i_reg_1435_reg[7]_i_1_n_2 ,\tmp4_i_reg_1435_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({image_filter_mac_eOg_U60_n_8,image_filter_mac_eOg_U60_n_9,image_filter_mac_eOg_U60_n_10,image_filter_mac_eOg_U60_n_11}),
        .O(tmp4_i_fu_869_p2[7:4]),
        .S({\tmp4_i_reg_1435[7]_i_2_n_0 ,\tmp4_i_reg_1435[7]_i_3_n_0 ,\tmp4_i_reg_1435[7]_i_4_n_0 ,\tmp4_i_reg_1435[7]_i_5_n_0 }));
  FDRE \tmp4_i_reg_1435_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp4_i_fu_869_p2[8]),
        .Q(tmp4_i_reg_1435[8]),
        .R(1'b0));
  FDRE \tmp4_i_reg_1435_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp4_i_fu_869_p2[9]),
        .Q(tmp4_i_reg_1435[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp5_i_reg_1440_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff_C_val_0_0_i_i_s_fu_122[7]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[6]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[5]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[4]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[3]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[2]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[1]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[0]_i_1_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp5_i_reg_1440_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\SRL_SIG_reg[1][7]_10 [7],\SRL_SIG_reg[1][7]_10 [7],\SRL_SIG_reg[1][7]_10 [7],\SRL_SIG_reg[1][7]_10 [7],\SRL_SIG_reg[1][7]_10 [7],\SRL_SIG_reg[1][7]_10 [7],\SRL_SIG_reg[1][7]_10 [7],\SRL_SIG_reg[1][7]_10 [7],\SRL_SIG_reg[1][7]_10 [7],\SRL_SIG_reg[1][7]_10 [7],\SRL_SIG_reg[1][7]_10 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp5_i_reg_1440_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp5_i_reg_1440_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp5_i_reg_1440_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff_C_val_0_0_i_i_s_fu_1220),
        .CEA2(buff_C_val_0_0_i_i_1_reg_13740),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp12_i_reg_14550),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp5_i_reg_1440_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp5_i_reg_1440_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp5_i_reg_1440_reg_P_UNCONNECTED[47:16],tmp5_i_reg_1440_reg_n_90,tmp5_i_reg_1440_reg_n_91,tmp5_i_reg_1440_reg_n_92,tmp5_i_reg_1440_reg_n_93,tmp5_i_reg_1440_reg_n_94,tmp5_i_reg_1440_reg_n_95,tmp5_i_reg_1440_reg_n_96,tmp5_i_reg_1440_reg_n_97,tmp5_i_reg_1440_reg_n_98,tmp5_i_reg_1440_reg_n_99,tmp5_i_reg_1440_reg_n_100,tmp5_i_reg_1440_reg_n_101,tmp5_i_reg_1440_reg_n_102,tmp5_i_reg_1440_reg_n_103,tmp5_i_reg_1440_reg_n_104,tmp5_i_reg_1440_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp5_i_reg_1440_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp5_i_reg_1440_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_37_0_i_i_i_i_reg_1399_reg_n_106,tmp_37_0_i_i_i_i_reg_1399_reg_n_107,tmp_37_0_i_i_i_i_reg_1399_reg_n_108,tmp_37_0_i_i_i_i_reg_1399_reg_n_109,tmp_37_0_i_i_i_i_reg_1399_reg_n_110,tmp_37_0_i_i_i_i_reg_1399_reg_n_111,tmp_37_0_i_i_i_i_reg_1399_reg_n_112,tmp_37_0_i_i_i_i_reg_1399_reg_n_113,tmp_37_0_i_i_i_i_reg_1399_reg_n_114,tmp_37_0_i_i_i_i_reg_1399_reg_n_115,tmp_37_0_i_i_i_i_reg_1399_reg_n_116,tmp_37_0_i_i_i_i_reg_1399_reg_n_117,tmp_37_0_i_i_i_i_reg_1399_reg_n_118,tmp_37_0_i_i_i_i_reg_1399_reg_n_119,tmp_37_0_i_i_i_i_reg_1399_reg_n_120,tmp_37_0_i_i_i_i_reg_1399_reg_n_121,tmp_37_0_i_i_i_i_reg_1399_reg_n_122,tmp_37_0_i_i_i_i_reg_1399_reg_n_123,tmp_37_0_i_i_i_i_reg_1399_reg_n_124,tmp_37_0_i_i_i_i_reg_1399_reg_n_125,tmp_37_0_i_i_i_i_reg_1399_reg_n_126,tmp_37_0_i_i_i_i_reg_1399_reg_n_127,tmp_37_0_i_i_i_i_reg_1399_reg_n_128,tmp_37_0_i_i_i_i_reg_1399_reg_n_129,tmp_37_0_i_i_i_i_reg_1399_reg_n_130,tmp_37_0_i_i_i_i_reg_1399_reg_n_131,tmp_37_0_i_i_i_i_reg_1399_reg_n_132,tmp_37_0_i_i_i_i_reg_1399_reg_n_133,tmp_37_0_i_i_i_i_reg_1399_reg_n_134,tmp_37_0_i_i_i_i_reg_1399_reg_n_135,tmp_37_0_i_i_i_i_reg_1399_reg_n_136,tmp_37_0_i_i_i_i_reg_1399_reg_n_137,tmp_37_0_i_i_i_i_reg_1399_reg_n_138,tmp_37_0_i_i_i_i_reg_1399_reg_n_139,tmp_37_0_i_i_i_i_reg_1399_reg_n_140,tmp_37_0_i_i_i_i_reg_1399_reg_n_141,tmp_37_0_i_i_i_i_reg_1399_reg_n_142,tmp_37_0_i_i_i_i_reg_1399_reg_n_143,tmp_37_0_i_i_i_i_reg_1399_reg_n_144,tmp_37_0_i_i_i_i_reg_1399_reg_n_145,tmp_37_0_i_i_i_i_reg_1399_reg_n_146,tmp_37_0_i_i_i_i_reg_1399_reg_n_147,tmp_37_0_i_i_i_i_reg_1399_reg_n_148,tmp_37_0_i_i_i_i_reg_1399_reg_n_149,tmp_37_0_i_i_i_i_reg_1399_reg_n_150,tmp_37_0_i_i_i_i_reg_1399_reg_n_151,tmp_37_0_i_i_i_i_reg_1399_reg_n_152,tmp_37_0_i_i_i_i_reg_1399_reg_n_153}),
        .PCOUT(NLW_tmp5_i_reg_1440_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp5_i_reg_1440_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp7_i_reg_1445_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff_C_val_1_0_1_fu_754_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp7_i_reg_1445_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\SRL_SIG_reg[1][7]_8 [7],\SRL_SIG_reg[1][7]_8 [7],\SRL_SIG_reg[1][7]_8 [7],\SRL_SIG_reg[1][7]_8 [7],\SRL_SIG_reg[1][7]_8 [7],\SRL_SIG_reg[1][7]_8 [7],\SRL_SIG_reg[1][7]_8 [7],\SRL_SIG_reg[1][7]_8 [7],\SRL_SIG_reg[1][7]_8 [7],\SRL_SIG_reg[1][7]_8 [7],\SRL_SIG_reg[1][7]_8 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp7_i_reg_1445_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp7_i_reg_1445_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp7_i_reg_1445_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(buff_C_val_0_0_i_i_1_reg_13740),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(tmp12_i_reg_14550),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp7_i_reg_1445_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp7_i_reg_1445_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp7_i_reg_1445_reg_P_UNCONNECTED[47:16],tmp7_i_reg_1445_reg_n_90,tmp7_i_reg_1445_reg_n_91,tmp7_i_reg_1445_reg_n_92,tmp7_i_reg_1445_reg_n_93,tmp7_i_reg_1445_reg_n_94,tmp7_i_reg_1445_reg_n_95,tmp7_i_reg_1445_reg_n_96,tmp7_i_reg_1445_reg_n_97,tmp7_i_reg_1445_reg_n_98,tmp7_i_reg_1445_reg_n_99,tmp7_i_reg_1445_reg_n_100,tmp7_i_reg_1445_reg_n_101,tmp7_i_reg_1445_reg_n_102,tmp7_i_reg_1445_reg_n_103,tmp7_i_reg_1445_reg_n_104,tmp7_i_reg_1445_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp7_i_reg_1445_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp7_i_reg_1445_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({image_filter_mac_eOg_U54_n_0,image_filter_mac_eOg_U54_n_1,image_filter_mac_eOg_U54_n_2,image_filter_mac_eOg_U54_n_3,image_filter_mac_eOg_U54_n_4,image_filter_mac_eOg_U54_n_5,image_filter_mac_eOg_U54_n_6,image_filter_mac_eOg_U54_n_7,image_filter_mac_eOg_U54_n_8,image_filter_mac_eOg_U54_n_9,image_filter_mac_eOg_U54_n_10,image_filter_mac_eOg_U54_n_11,image_filter_mac_eOg_U54_n_12,image_filter_mac_eOg_U54_n_13,image_filter_mac_eOg_U54_n_14,image_filter_mac_eOg_U54_n_15,image_filter_mac_eOg_U54_n_16,image_filter_mac_eOg_U54_n_17,image_filter_mac_eOg_U54_n_18,image_filter_mac_eOg_U54_n_19,image_filter_mac_eOg_U54_n_20,image_filter_mac_eOg_U54_n_21,image_filter_mac_eOg_U54_n_22,image_filter_mac_eOg_U54_n_23,image_filter_mac_eOg_U54_n_24,image_filter_mac_eOg_U54_n_25,image_filter_mac_eOg_U54_n_26,image_filter_mac_eOg_U54_n_27,image_filter_mac_eOg_U54_n_28,image_filter_mac_eOg_U54_n_29,image_filter_mac_eOg_U54_n_30,image_filter_mac_eOg_U54_n_31,image_filter_mac_eOg_U54_n_32,image_filter_mac_eOg_U54_n_33,image_filter_mac_eOg_U54_n_34,image_filter_mac_eOg_U54_n_35,image_filter_mac_eOg_U54_n_36,image_filter_mac_eOg_U54_n_37,image_filter_mac_eOg_U54_n_38,image_filter_mac_eOg_U54_n_39,image_filter_mac_eOg_U54_n_40,image_filter_mac_eOg_U54_n_41,image_filter_mac_eOg_U54_n_42,image_filter_mac_eOg_U54_n_43,image_filter_mac_eOg_U54_n_44,image_filter_mac_eOg_U54_n_45,image_filter_mac_eOg_U54_n_46,image_filter_mac_eOg_U54_n_47}),
        .PCOUT(NLW_tmp7_i_reg_1445_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp7_i_reg_1445_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_19_i_i_i_i_reg_1465[0]_i_1 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[0]),
        .O(tmp_23_fu_939_p1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[0]_i_10 
       (.I0(tmp5_i_reg_1440_reg_n_104),
        .I1(tmp7_i_reg_1445_reg_n_104),
        .O(\tmp_19_i_i_i_i_reg_1465[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[0]_i_11 
       (.I0(tmp5_i_reg_1440_reg_n_105),
        .I1(tmp7_i_reg_1445_reg_n_105),
        .O(\tmp_19_i_i_i_i_reg_1465[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[0]_i_3 
       (.I0(tmp4_i_reg_1435[3]),
        .I1(tmp8_i_fu_877_p2[3]),
        .O(\tmp_19_i_i_i_i_reg_1465[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[0]_i_4 
       (.I0(tmp4_i_reg_1435[2]),
        .I1(tmp8_i_fu_877_p2[2]),
        .O(\tmp_19_i_i_i_i_reg_1465[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[0]_i_5 
       (.I0(tmp4_i_reg_1435[1]),
        .I1(tmp8_i_fu_877_p2[1]),
        .O(\tmp_19_i_i_i_i_reg_1465[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[0]_i_6 
       (.I0(tmp4_i_reg_1435[0]),
        .I1(tmp8_i_fu_877_p2[0]),
        .O(\tmp_19_i_i_i_i_reg_1465[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[0]_i_8 
       (.I0(tmp5_i_reg_1440_reg_n_102),
        .I1(tmp7_i_reg_1445_reg_n_102),
        .O(\tmp_19_i_i_i_i_reg_1465[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[0]_i_9 
       (.I0(tmp5_i_reg_1440_reg_n_103),
        .I1(tmp7_i_reg_1445_reg_n_103),
        .O(\tmp_19_i_i_i_i_reg_1465[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_19_i_i_i_i_reg_1465[10]_i_1 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[10]),
        .I1(tmp_18_i_i_i_i_fu_901_p2[10]),
        .I2(\tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0 ),
        .O(tmp_23_fu_939_p1[10]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_19_i_i_i_i_reg_1465[11]_i_1 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[11]),
        .I1(tmp_18_i_i_i_i_fu_901_p2[11]),
        .I2(\tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0 ),
        .O(tmp_23_fu_939_p1[11]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[11]_i_10 
       (.I0(tmp5_i_reg_1440_reg_n_96),
        .I1(tmp7_i_reg_1445_reg_n_96),
        .O(\tmp_19_i_i_i_i_reg_1465[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[11]_i_11 
       (.I0(tmp5_i_reg_1440_reg_n_97),
        .I1(tmp7_i_reg_1445_reg_n_97),
        .O(\tmp_19_i_i_i_i_reg_1465[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[11]_i_3 
       (.I0(tmp4_i_reg_1435[11]),
        .I1(tmp8_i_fu_877_p2[11]),
        .O(\tmp_19_i_i_i_i_reg_1465[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[11]_i_4 
       (.I0(tmp4_i_reg_1435[10]),
        .I1(tmp8_i_fu_877_p2[10]),
        .O(\tmp_19_i_i_i_i_reg_1465[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[11]_i_5 
       (.I0(tmp4_i_reg_1435[9]),
        .I1(tmp8_i_fu_877_p2[9]),
        .O(\tmp_19_i_i_i_i_reg_1465[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[11]_i_6 
       (.I0(tmp4_i_reg_1435[8]),
        .I1(tmp8_i_fu_877_p2[8]),
        .O(\tmp_19_i_i_i_i_reg_1465[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[11]_i_8 
       (.I0(tmp5_i_reg_1440_reg_n_94),
        .I1(tmp7_i_reg_1445_reg_n_94),
        .O(\tmp_19_i_i_i_i_reg_1465[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[11]_i_9 
       (.I0(tmp5_i_reg_1440_reg_n_95),
        .I1(tmp7_i_reg_1445_reg_n_95),
        .O(\tmp_19_i_i_i_i_reg_1465[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_19_i_i_i_i_reg_1465[12]_i_1 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[12]),
        .I1(tmp_18_i_i_i_i_fu_901_p2[12]),
        .I2(\tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0 ),
        .O(tmp_23_fu_939_p1[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_i_i_i_i_reg_1465[12]_i_3 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[12]),
        .O(\tmp_19_i_i_i_i_reg_1465[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_i_i_i_i_reg_1465[12]_i_4 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[11]),
        .O(\tmp_19_i_i_i_i_reg_1465[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_i_i_i_i_reg_1465[12]_i_5 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[10]),
        .O(\tmp_19_i_i_i_i_reg_1465[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_i_i_i_i_reg_1465[12]_i_6 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[9]),
        .O(\tmp_19_i_i_i_i_reg_1465[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_19_i_i_i_i_reg_1465[13]_i_1 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[13]),
        .I1(tmp_18_i_i_i_i_fu_901_p2[13]),
        .I2(\tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0 ),
        .O(tmp_23_fu_939_p1[13]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_19_i_i_i_i_reg_1465[14]_i_1 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[14]),
        .I1(tmp_18_i_i_i_i_fu_901_p2[14]),
        .I2(\tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0 ),
        .O(tmp_23_fu_939_p1[14]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_1 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[15]),
        .I1(tmp_18_i_i_i_i_fu_901_p2[15]),
        .I2(\tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0 ),
        .O(tmp_23_fu_939_p1[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_10 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[14]),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_11 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[13]),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_13 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[14]),
        .I1(x_weight_2_2_2_i_i_i_fu_881_p2[15]),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_14 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[12]),
        .I1(x_weight_2_2_2_i_i_i_fu_881_p2[13]),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_15 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[10]),
        .I1(x_weight_2_2_2_i_i_i_fu_881_p2[11]),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_16 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[8]),
        .I1(x_weight_2_2_2_i_i_i_fu_881_p2[9]),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_17 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[14]),
        .I1(x_weight_2_2_2_i_i_i_fu_881_p2[15]),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_18 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[12]),
        .I1(x_weight_2_2_2_i_i_i_fu_881_p2[13]),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_19 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[10]),
        .I1(x_weight_2_2_2_i_i_i_fu_881_p2[11]),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_20 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[8]),
        .I1(x_weight_2_2_2_i_i_i_fu_881_p2[9]),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_22 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[6]),
        .I1(x_weight_2_2_2_i_i_i_fu_881_p2[7]),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_23 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[4]),
        .I1(x_weight_2_2_2_i_i_i_fu_881_p2[5]),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_24 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[2]),
        .I1(x_weight_2_2_2_i_i_i_fu_881_p2[3]),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_25 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[0]),
        .I1(x_weight_2_2_2_i_i_i_fu_881_p2[1]),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_26 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[6]),
        .I1(x_weight_2_2_2_i_i_i_fu_881_p2[7]),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_27 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[4]),
        .I1(x_weight_2_2_2_i_i_i_fu_881_p2[5]),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_28 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[2]),
        .I1(x_weight_2_2_2_i_i_i_fu_881_p2[3]),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_29 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[0]),
        .I1(x_weight_2_2_2_i_i_i_fu_881_p2[1]),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_30 
       (.I0(tmp5_i_reg_1440_reg_n_90),
        .I1(tmp7_i_reg_1445_reg_n_90),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_31 
       (.I0(tmp5_i_reg_1440_reg_n_91),
        .I1(tmp7_i_reg_1445_reg_n_91),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_32 
       (.I0(tmp5_i_reg_1440_reg_n_92),
        .I1(tmp7_i_reg_1445_reg_n_92),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_33 
       (.I0(tmp5_i_reg_1440_reg_n_93),
        .I1(tmp7_i_reg_1445_reg_n_93),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_5 
       (.I0(tmp4_i_reg_1435[15]),
        .I1(tmp8_i_fu_877_p2[15]),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_6 
       (.I0(tmp4_i_reg_1435[14]),
        .I1(tmp8_i_fu_877_p2[14]),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_7 
       (.I0(tmp4_i_reg_1435[13]),
        .I1(tmp8_i_fu_877_p2[13]),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_8 
       (.I0(tmp4_i_reg_1435[12]),
        .I1(tmp8_i_fu_877_p2[12]),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_i_i_i_i_reg_1465[15]_i_9 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[15]),
        .O(\tmp_19_i_i_i_i_reg_1465[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_19_i_i_i_i_reg_1465[1]_i_1 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[1]),
        .I1(tmp_18_i_i_i_i_fu_901_p2[1]),
        .I2(\tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0 ),
        .O(tmp_23_fu_939_p1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_i_i_i_i_reg_1465[1]_i_3 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[0]),
        .O(\tmp_19_i_i_i_i_reg_1465[1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_i_i_i_i_reg_1465[1]_i_4 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[4]),
        .O(\tmp_19_i_i_i_i_reg_1465[1]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_i_i_i_i_reg_1465[1]_i_5 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[3]),
        .O(\tmp_19_i_i_i_i_reg_1465[1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_i_i_i_i_reg_1465[1]_i_6 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[2]),
        .O(\tmp_19_i_i_i_i_reg_1465[1]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_i_i_i_i_reg_1465[1]_i_7 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[1]),
        .O(\tmp_19_i_i_i_i_reg_1465[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_19_i_i_i_i_reg_1465[2]_i_1 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[2]),
        .I1(tmp_18_i_i_i_i_fu_901_p2[2]),
        .I2(\tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0 ),
        .O(tmp_23_fu_939_p1[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_19_i_i_i_i_reg_1465[3]_i_1 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[3]),
        .I1(tmp_18_i_i_i_i_fu_901_p2[3]),
        .I2(\tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0 ),
        .O(tmp_23_fu_939_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_19_i_i_i_i_reg_1465[4]_i_1 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[4]),
        .I1(tmp_18_i_i_i_i_fu_901_p2[4]),
        .I2(\tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0 ),
        .O(tmp_23_fu_939_p1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[4]_i_10 
       (.I0(tmp5_i_reg_1440_reg_n_100),
        .I1(tmp7_i_reg_1445_reg_n_100),
        .O(\tmp_19_i_i_i_i_reg_1465[4]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[4]_i_11 
       (.I0(tmp5_i_reg_1440_reg_n_101),
        .I1(tmp7_i_reg_1445_reg_n_101),
        .O(\tmp_19_i_i_i_i_reg_1465[4]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[4]_i_3 
       (.I0(tmp4_i_reg_1435[7]),
        .I1(tmp8_i_fu_877_p2[7]),
        .O(\tmp_19_i_i_i_i_reg_1465[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[4]_i_4 
       (.I0(tmp4_i_reg_1435[6]),
        .I1(tmp8_i_fu_877_p2[6]),
        .O(\tmp_19_i_i_i_i_reg_1465[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[4]_i_5 
       (.I0(tmp4_i_reg_1435[5]),
        .I1(tmp8_i_fu_877_p2[5]),
        .O(\tmp_19_i_i_i_i_reg_1465[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[4]_i_6 
       (.I0(tmp4_i_reg_1435[4]),
        .I1(tmp8_i_fu_877_p2[4]),
        .O(\tmp_19_i_i_i_i_reg_1465[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[4]_i_8 
       (.I0(tmp5_i_reg_1440_reg_n_98),
        .I1(tmp7_i_reg_1445_reg_n_98),
        .O(\tmp_19_i_i_i_i_reg_1465[4]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_19_i_i_i_i_reg_1465[4]_i_9 
       (.I0(tmp5_i_reg_1440_reg_n_99),
        .I1(tmp7_i_reg_1445_reg_n_99),
        .O(\tmp_19_i_i_i_i_reg_1465[4]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_19_i_i_i_i_reg_1465[5]_i_1 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[5]),
        .I1(tmp_18_i_i_i_i_fu_901_p2[5]),
        .I2(\tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0 ),
        .O(tmp_23_fu_939_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_19_i_i_i_i_reg_1465[6]_i_1 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[6]),
        .I1(tmp_18_i_i_i_i_fu_901_p2[6]),
        .I2(\tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0 ),
        .O(tmp_23_fu_939_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_19_i_i_i_i_reg_1465[7]_i_1 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[7]),
        .I1(tmp_18_i_i_i_i_fu_901_p2[7]),
        .I2(\tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0 ),
        .O(tmp_23_fu_939_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_19_i_i_i_i_reg_1465[8]_i_1 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[8]),
        .I1(tmp_18_i_i_i_i_fu_901_p2[8]),
        .I2(\tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0 ),
        .O(tmp_23_fu_939_p1[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_i_i_i_i_reg_1465[8]_i_3 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[8]),
        .O(\tmp_19_i_i_i_i_reg_1465[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_i_i_i_i_reg_1465[8]_i_4 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[7]),
        .O(\tmp_19_i_i_i_i_reg_1465[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_i_i_i_i_reg_1465[8]_i_5 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[6]),
        .O(\tmp_19_i_i_i_i_reg_1465[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_19_i_i_i_i_reg_1465[8]_i_6 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[5]),
        .O(\tmp_19_i_i_i_i_reg_1465[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_19_i_i_i_i_reg_1465[9]_i_1 
       (.I0(x_weight_2_2_2_i_i_i_fu_881_p2[9]),
        .I1(tmp_18_i_i_i_i_fu_901_p2[9]),
        .I2(\tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0 ),
        .O(tmp_23_fu_939_p1[9]));
  FDRE \tmp_19_i_i_i_i_reg_1465_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_23_fu_939_p1[0]),
        .Q(tmp_19_i_i_i_i_reg_1465[0]),
        .R(1'b0));
  CARRY4 \tmp_19_i_i_i_i_reg_1465_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_19_i_i_i_i_reg_1465_reg[0]_i_2_n_0 ,\tmp_19_i_i_i_i_reg_1465_reg[0]_i_2_n_1 ,\tmp_19_i_i_i_i_reg_1465_reg[0]_i_2_n_2 ,\tmp_19_i_i_i_i_reg_1465_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp4_i_reg_1435[3:0]),
        .O(x_weight_2_2_2_i_i_i_fu_881_p2[3:0]),
        .S({\tmp_19_i_i_i_i_reg_1465[0]_i_3_n_0 ,\tmp_19_i_i_i_i_reg_1465[0]_i_4_n_0 ,\tmp_19_i_i_i_i_reg_1465[0]_i_5_n_0 ,\tmp_19_i_i_i_i_reg_1465[0]_i_6_n_0 }));
  CARRY4 \tmp_19_i_i_i_i_reg_1465_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\tmp_19_i_i_i_i_reg_1465_reg[0]_i_7_n_0 ,\tmp_19_i_i_i_i_reg_1465_reg[0]_i_7_n_1 ,\tmp_19_i_i_i_i_reg_1465_reg[0]_i_7_n_2 ,\tmp_19_i_i_i_i_reg_1465_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp5_i_reg_1440_reg_n_102,tmp5_i_reg_1440_reg_n_103,tmp5_i_reg_1440_reg_n_104,tmp5_i_reg_1440_reg_n_105}),
        .O(tmp8_i_fu_877_p2[3:0]),
        .S({\tmp_19_i_i_i_i_reg_1465[0]_i_8_n_0 ,\tmp_19_i_i_i_i_reg_1465[0]_i_9_n_0 ,\tmp_19_i_i_i_i_reg_1465[0]_i_10_n_0 ,\tmp_19_i_i_i_i_reg_1465[0]_i_11_n_0 }));
  FDRE \tmp_19_i_i_i_i_reg_1465_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_23_fu_939_p1[10]),
        .Q(tmp_19_i_i_i_i_reg_1465[10]),
        .R(1'b0));
  FDRE \tmp_19_i_i_i_i_reg_1465_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_23_fu_939_p1[11]),
        .Q(tmp_19_i_i_i_i_reg_1465[11]),
        .R(1'b0));
  CARRY4 \tmp_19_i_i_i_i_reg_1465_reg[11]_i_2 
       (.CI(\tmp_19_i_i_i_i_reg_1465_reg[4]_i_2_n_0 ),
        .CO({\tmp_19_i_i_i_i_reg_1465_reg[11]_i_2_n_0 ,\tmp_19_i_i_i_i_reg_1465_reg[11]_i_2_n_1 ,\tmp_19_i_i_i_i_reg_1465_reg[11]_i_2_n_2 ,\tmp_19_i_i_i_i_reg_1465_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp4_i_reg_1435[11:8]),
        .O(x_weight_2_2_2_i_i_i_fu_881_p2[11:8]),
        .S({\tmp_19_i_i_i_i_reg_1465[11]_i_3_n_0 ,\tmp_19_i_i_i_i_reg_1465[11]_i_4_n_0 ,\tmp_19_i_i_i_i_reg_1465[11]_i_5_n_0 ,\tmp_19_i_i_i_i_reg_1465[11]_i_6_n_0 }));
  CARRY4 \tmp_19_i_i_i_i_reg_1465_reg[11]_i_7 
       (.CI(\tmp_19_i_i_i_i_reg_1465_reg[4]_i_7_n_0 ),
        .CO({\tmp_19_i_i_i_i_reg_1465_reg[11]_i_7_n_0 ,\tmp_19_i_i_i_i_reg_1465_reg[11]_i_7_n_1 ,\tmp_19_i_i_i_i_reg_1465_reg[11]_i_7_n_2 ,\tmp_19_i_i_i_i_reg_1465_reg[11]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp5_i_reg_1440_reg_n_94,tmp5_i_reg_1440_reg_n_95,tmp5_i_reg_1440_reg_n_96,tmp5_i_reg_1440_reg_n_97}),
        .O(tmp8_i_fu_877_p2[11:8]),
        .S({\tmp_19_i_i_i_i_reg_1465[11]_i_8_n_0 ,\tmp_19_i_i_i_i_reg_1465[11]_i_9_n_0 ,\tmp_19_i_i_i_i_reg_1465[11]_i_10_n_0 ,\tmp_19_i_i_i_i_reg_1465[11]_i_11_n_0 }));
  FDRE \tmp_19_i_i_i_i_reg_1465_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_23_fu_939_p1[12]),
        .Q(tmp_19_i_i_i_i_reg_1465[12]),
        .R(1'b0));
  CARRY4 \tmp_19_i_i_i_i_reg_1465_reg[12]_i_2 
       (.CI(\tmp_19_i_i_i_i_reg_1465_reg[8]_i_2_n_0 ),
        .CO({\tmp_19_i_i_i_i_reg_1465_reg[12]_i_2_n_0 ,\tmp_19_i_i_i_i_reg_1465_reg[12]_i_2_n_1 ,\tmp_19_i_i_i_i_reg_1465_reg[12]_i_2_n_2 ,\tmp_19_i_i_i_i_reg_1465_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_18_i_i_i_i_fu_901_p2[12:9]),
        .S({\tmp_19_i_i_i_i_reg_1465[12]_i_3_n_0 ,\tmp_19_i_i_i_i_reg_1465[12]_i_4_n_0 ,\tmp_19_i_i_i_i_reg_1465[12]_i_5_n_0 ,\tmp_19_i_i_i_i_reg_1465[12]_i_6_n_0 }));
  FDRE \tmp_19_i_i_i_i_reg_1465_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_23_fu_939_p1[13]),
        .Q(tmp_19_i_i_i_i_reg_1465[13]),
        .R(1'b0));
  FDRE \tmp_19_i_i_i_i_reg_1465_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_23_fu_939_p1[14]),
        .Q(tmp_19_i_i_i_i_reg_1465[14]),
        .R(1'b0));
  FDRE \tmp_19_i_i_i_i_reg_1465_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_23_fu_939_p1[15]),
        .Q(tmp_19_i_i_i_i_reg_1465[15]),
        .R(1'b0));
  CARRY4 \tmp_19_i_i_i_i_reg_1465_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\tmp_19_i_i_i_i_reg_1465_reg[15]_i_12_n_0 ,\tmp_19_i_i_i_i_reg_1465_reg[15]_i_12_n_1 ,\tmp_19_i_i_i_i_reg_1465_reg[15]_i_12_n_2 ,\tmp_19_i_i_i_i_reg_1465_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_19_i_i_i_i_reg_1465[15]_i_22_n_0 ,\tmp_19_i_i_i_i_reg_1465[15]_i_23_n_0 ,\tmp_19_i_i_i_i_reg_1465[15]_i_24_n_0 ,\tmp_19_i_i_i_i_reg_1465[15]_i_25_n_0 }),
        .O(\NLW_tmp_19_i_i_i_i_reg_1465_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_19_i_i_i_i_reg_1465[15]_i_26_n_0 ,\tmp_19_i_i_i_i_reg_1465[15]_i_27_n_0 ,\tmp_19_i_i_i_i_reg_1465[15]_i_28_n_0 ,\tmp_19_i_i_i_i_reg_1465[15]_i_29_n_0 }));
  CARRY4 \tmp_19_i_i_i_i_reg_1465_reg[15]_i_2 
       (.CI(\tmp_19_i_i_i_i_reg_1465_reg[11]_i_2_n_0 ),
        .CO({\NLW_tmp_19_i_i_i_i_reg_1465_reg[15]_i_2_CO_UNCONNECTED [3],\tmp_19_i_i_i_i_reg_1465_reg[15]_i_2_n_1 ,\tmp_19_i_i_i_i_reg_1465_reg[15]_i_2_n_2 ,\tmp_19_i_i_i_i_reg_1465_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp4_i_reg_1435[14:12]}),
        .O(x_weight_2_2_2_i_i_i_fu_881_p2[15:12]),
        .S({\tmp_19_i_i_i_i_reg_1465[15]_i_5_n_0 ,\tmp_19_i_i_i_i_reg_1465[15]_i_6_n_0 ,\tmp_19_i_i_i_i_reg_1465[15]_i_7_n_0 ,\tmp_19_i_i_i_i_reg_1465[15]_i_8_n_0 }));
  CARRY4 \tmp_19_i_i_i_i_reg_1465_reg[15]_i_21 
       (.CI(\tmp_19_i_i_i_i_reg_1465_reg[11]_i_7_n_0 ),
        .CO({\NLW_tmp_19_i_i_i_i_reg_1465_reg[15]_i_21_CO_UNCONNECTED [3],\tmp_19_i_i_i_i_reg_1465_reg[15]_i_21_n_1 ,\tmp_19_i_i_i_i_reg_1465_reg[15]_i_21_n_2 ,\tmp_19_i_i_i_i_reg_1465_reg[15]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp5_i_reg_1440_reg_n_91,tmp5_i_reg_1440_reg_n_92,tmp5_i_reg_1440_reg_n_93}),
        .O(tmp8_i_fu_877_p2[15:12]),
        .S({\tmp_19_i_i_i_i_reg_1465[15]_i_30_n_0 ,\tmp_19_i_i_i_i_reg_1465[15]_i_31_n_0 ,\tmp_19_i_i_i_i_reg_1465[15]_i_32_n_0 ,\tmp_19_i_i_i_i_reg_1465[15]_i_33_n_0 }));
  CARRY4 \tmp_19_i_i_i_i_reg_1465_reg[15]_i_3 
       (.CI(\tmp_19_i_i_i_i_reg_1465_reg[12]_i_2_n_0 ),
        .CO({\NLW_tmp_19_i_i_i_i_reg_1465_reg[15]_i_3_CO_UNCONNECTED [3:2],\tmp_19_i_i_i_i_reg_1465_reg[15]_i_3_n_2 ,\tmp_19_i_i_i_i_reg_1465_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_19_i_i_i_i_reg_1465_reg[15]_i_3_O_UNCONNECTED [3],tmp_18_i_i_i_i_fu_901_p2[15:13]}),
        .S({1'b0,\tmp_19_i_i_i_i_reg_1465[15]_i_9_n_0 ,\tmp_19_i_i_i_i_reg_1465[15]_i_10_n_0 ,\tmp_19_i_i_i_i_reg_1465[15]_i_11_n_0 }));
  CARRY4 \tmp_19_i_i_i_i_reg_1465_reg[15]_i_4 
       (.CI(\tmp_19_i_i_i_i_reg_1465_reg[15]_i_12_n_0 ),
        .CO({\tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_0 ,\tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_1 ,\tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_2 ,\tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_19_i_i_i_i_reg_1465[15]_i_13_n_0 ,\tmp_19_i_i_i_i_reg_1465[15]_i_14_n_0 ,\tmp_19_i_i_i_i_reg_1465[15]_i_15_n_0 ,\tmp_19_i_i_i_i_reg_1465[15]_i_16_n_0 }),
        .O(\NLW_tmp_19_i_i_i_i_reg_1465_reg[15]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_19_i_i_i_i_reg_1465[15]_i_17_n_0 ,\tmp_19_i_i_i_i_reg_1465[15]_i_18_n_0 ,\tmp_19_i_i_i_i_reg_1465[15]_i_19_n_0 ,\tmp_19_i_i_i_i_reg_1465[15]_i_20_n_0 }));
  FDRE \tmp_19_i_i_i_i_reg_1465_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_23_fu_939_p1[1]),
        .Q(tmp_19_i_i_i_i_reg_1465[1]),
        .R(1'b0));
  CARRY4 \tmp_19_i_i_i_i_reg_1465_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\tmp_19_i_i_i_i_reg_1465_reg[1]_i_2_n_0 ,\tmp_19_i_i_i_i_reg_1465_reg[1]_i_2_n_1 ,\tmp_19_i_i_i_i_reg_1465_reg[1]_i_2_n_2 ,\tmp_19_i_i_i_i_reg_1465_reg[1]_i_2_n_3 }),
        .CYINIT(\tmp_19_i_i_i_i_reg_1465[1]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_18_i_i_i_i_fu_901_p2[4:1]),
        .S({\tmp_19_i_i_i_i_reg_1465[1]_i_4_n_0 ,\tmp_19_i_i_i_i_reg_1465[1]_i_5_n_0 ,\tmp_19_i_i_i_i_reg_1465[1]_i_6_n_0 ,\tmp_19_i_i_i_i_reg_1465[1]_i_7_n_0 }));
  FDRE \tmp_19_i_i_i_i_reg_1465_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_23_fu_939_p1[2]),
        .Q(tmp_19_i_i_i_i_reg_1465[2]),
        .R(1'b0));
  FDRE \tmp_19_i_i_i_i_reg_1465_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_23_fu_939_p1[3]),
        .Q(tmp_19_i_i_i_i_reg_1465[3]),
        .R(1'b0));
  FDRE \tmp_19_i_i_i_i_reg_1465_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_23_fu_939_p1[4]),
        .Q(tmp_19_i_i_i_i_reg_1465[4]),
        .R(1'b0));
  CARRY4 \tmp_19_i_i_i_i_reg_1465_reg[4]_i_2 
       (.CI(\tmp_19_i_i_i_i_reg_1465_reg[0]_i_2_n_0 ),
        .CO({\tmp_19_i_i_i_i_reg_1465_reg[4]_i_2_n_0 ,\tmp_19_i_i_i_i_reg_1465_reg[4]_i_2_n_1 ,\tmp_19_i_i_i_i_reg_1465_reg[4]_i_2_n_2 ,\tmp_19_i_i_i_i_reg_1465_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp4_i_reg_1435[7:4]),
        .O(x_weight_2_2_2_i_i_i_fu_881_p2[7:4]),
        .S({\tmp_19_i_i_i_i_reg_1465[4]_i_3_n_0 ,\tmp_19_i_i_i_i_reg_1465[4]_i_4_n_0 ,\tmp_19_i_i_i_i_reg_1465[4]_i_5_n_0 ,\tmp_19_i_i_i_i_reg_1465[4]_i_6_n_0 }));
  CARRY4 \tmp_19_i_i_i_i_reg_1465_reg[4]_i_7 
       (.CI(\tmp_19_i_i_i_i_reg_1465_reg[0]_i_7_n_0 ),
        .CO({\tmp_19_i_i_i_i_reg_1465_reg[4]_i_7_n_0 ,\tmp_19_i_i_i_i_reg_1465_reg[4]_i_7_n_1 ,\tmp_19_i_i_i_i_reg_1465_reg[4]_i_7_n_2 ,\tmp_19_i_i_i_i_reg_1465_reg[4]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp5_i_reg_1440_reg_n_98,tmp5_i_reg_1440_reg_n_99,tmp5_i_reg_1440_reg_n_100,tmp5_i_reg_1440_reg_n_101}),
        .O(tmp8_i_fu_877_p2[7:4]),
        .S({\tmp_19_i_i_i_i_reg_1465[4]_i_8_n_0 ,\tmp_19_i_i_i_i_reg_1465[4]_i_9_n_0 ,\tmp_19_i_i_i_i_reg_1465[4]_i_10_n_0 ,\tmp_19_i_i_i_i_reg_1465[4]_i_11_n_0 }));
  FDRE \tmp_19_i_i_i_i_reg_1465_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_23_fu_939_p1[5]),
        .Q(tmp_19_i_i_i_i_reg_1465[5]),
        .R(1'b0));
  FDRE \tmp_19_i_i_i_i_reg_1465_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_23_fu_939_p1[6]),
        .Q(tmp_19_i_i_i_i_reg_1465[6]),
        .R(1'b0));
  FDRE \tmp_19_i_i_i_i_reg_1465_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_23_fu_939_p1[7]),
        .Q(tmp_19_i_i_i_i_reg_1465[7]),
        .R(1'b0));
  FDRE \tmp_19_i_i_i_i_reg_1465_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_23_fu_939_p1[8]),
        .Q(tmp_19_i_i_i_i_reg_1465[8]),
        .R(1'b0));
  CARRY4 \tmp_19_i_i_i_i_reg_1465_reg[8]_i_2 
       (.CI(\tmp_19_i_i_i_i_reg_1465_reg[1]_i_2_n_0 ),
        .CO({\tmp_19_i_i_i_i_reg_1465_reg[8]_i_2_n_0 ,\tmp_19_i_i_i_i_reg_1465_reg[8]_i_2_n_1 ,\tmp_19_i_i_i_i_reg_1465_reg[8]_i_2_n_2 ,\tmp_19_i_i_i_i_reg_1465_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_18_i_i_i_i_fu_901_p2[8:5]),
        .S({\tmp_19_i_i_i_i_reg_1465[8]_i_3_n_0 ,\tmp_19_i_i_i_i_reg_1465[8]_i_4_n_0 ,\tmp_19_i_i_i_i_reg_1465[8]_i_5_n_0 ,\tmp_19_i_i_i_i_reg_1465[8]_i_6_n_0 }));
  FDRE \tmp_19_i_i_i_i_reg_1465_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_23_fu_939_p1[9]),
        .Q(tmp_19_i_i_i_i_reg_1465[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \tmp_22_i_i_i_i_reg_1470[0]_i_1 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[0]),
        .O(tmp_22_fu_935_p1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[0]_i_10 
       (.I0(tmp12_i_reg_1455_reg_n_104),
        .I1(tmp14_i_reg_1460_reg_n_104),
        .O(\tmp_22_i_i_i_i_reg_1470[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[0]_i_11 
       (.I0(tmp12_i_reg_1455_reg_n_105),
        .I1(tmp14_i_reg_1460_reg_n_105),
        .O(\tmp_22_i_i_i_i_reg_1470[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[0]_i_3 
       (.I0(tmp11_i_reg_1450[3]),
        .I1(tmp15_i_fu_886_p2[3]),
        .O(\tmp_22_i_i_i_i_reg_1470[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[0]_i_4 
       (.I0(tmp11_i_reg_1450[2]),
        .I1(tmp15_i_fu_886_p2[2]),
        .O(\tmp_22_i_i_i_i_reg_1470[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[0]_i_5 
       (.I0(tmp11_i_reg_1450[1]),
        .I1(tmp15_i_fu_886_p2[1]),
        .O(\tmp_22_i_i_i_i_reg_1470[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[0]_i_6 
       (.I0(tmp11_i_reg_1450[0]),
        .I1(tmp15_i_fu_886_p2[0]),
        .O(\tmp_22_i_i_i_i_reg_1470[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[0]_i_8 
       (.I0(tmp12_i_reg_1455_reg_n_102),
        .I1(tmp14_i_reg_1460_reg_n_102),
        .O(\tmp_22_i_i_i_i_reg_1470[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[0]_i_9 
       (.I0(tmp12_i_reg_1455_reg_n_103),
        .I1(tmp14_i_reg_1460_reg_n_103),
        .O(\tmp_22_i_i_i_i_reg_1470[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_22_i_i_i_i_reg_1470[10]_i_1 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[10]),
        .I1(tmp_21_i_i_i_i_fu_921_p2[10]),
        .I2(p_0_in),
        .O(tmp_22_fu_935_p1[10]));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_22_i_i_i_i_reg_1470[11]_i_1 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[11]),
        .I1(tmp_21_i_i_i_i_fu_921_p2[11]),
        .I2(p_0_in),
        .O(tmp_22_fu_935_p1[11]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[11]_i_10 
       (.I0(tmp12_i_reg_1455_reg_n_96),
        .I1(tmp14_i_reg_1460_reg_n_96),
        .O(\tmp_22_i_i_i_i_reg_1470[11]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[11]_i_11 
       (.I0(tmp12_i_reg_1455_reg_n_97),
        .I1(tmp14_i_reg_1460_reg_n_97),
        .O(\tmp_22_i_i_i_i_reg_1470[11]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[11]_i_3 
       (.I0(tmp11_i_reg_1450[11]),
        .I1(tmp15_i_fu_886_p2[11]),
        .O(\tmp_22_i_i_i_i_reg_1470[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[11]_i_4 
       (.I0(tmp11_i_reg_1450[10]),
        .I1(tmp15_i_fu_886_p2[10]),
        .O(\tmp_22_i_i_i_i_reg_1470[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[11]_i_5 
       (.I0(tmp11_i_reg_1450[9]),
        .I1(tmp15_i_fu_886_p2[9]),
        .O(\tmp_22_i_i_i_i_reg_1470[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[11]_i_6 
       (.I0(tmp11_i_reg_1450[8]),
        .I1(tmp15_i_fu_886_p2[8]),
        .O(\tmp_22_i_i_i_i_reg_1470[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[11]_i_8 
       (.I0(tmp12_i_reg_1455_reg_n_94),
        .I1(tmp14_i_reg_1460_reg_n_94),
        .O(\tmp_22_i_i_i_i_reg_1470[11]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[11]_i_9 
       (.I0(tmp12_i_reg_1455_reg_n_95),
        .I1(tmp14_i_reg_1460_reg_n_95),
        .O(\tmp_22_i_i_i_i_reg_1470[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_22_i_i_i_i_reg_1470[12]_i_1 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[12]),
        .I1(tmp_21_i_i_i_i_fu_921_p2[12]),
        .I2(p_0_in),
        .O(tmp_22_fu_935_p1[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_i_i_i_reg_1470[12]_i_3 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[12]),
        .O(\tmp_22_i_i_i_i_reg_1470[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_i_i_i_reg_1470[12]_i_4 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[11]),
        .O(\tmp_22_i_i_i_i_reg_1470[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_i_i_i_reg_1470[12]_i_5 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[10]),
        .O(\tmp_22_i_i_i_i_reg_1470[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_i_i_i_reg_1470[12]_i_6 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[9]),
        .O(\tmp_22_i_i_i_i_reg_1470[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_22_i_i_i_i_reg_1470[13]_i_1 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[13]),
        .I1(tmp_21_i_i_i_i_fu_921_p2[13]),
        .I2(p_0_in),
        .O(tmp_22_fu_935_p1[13]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_22_i_i_i_i_reg_1470[14]_i_1 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[14]),
        .I1(tmp_21_i_i_i_i_fu_921_p2[14]),
        .I2(p_0_in),
        .O(tmp_22_fu_935_p1[14]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_1 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[15]),
        .I1(tmp_21_i_i_i_i_fu_921_p2[15]),
        .I2(p_0_in),
        .O(tmp_22_fu_935_p1[15]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_10 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[14]),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_11 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[13]),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_13 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[14]),
        .I1(y_weight_2_2_2_i_i_i_fu_890_p2[15]),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_14 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[12]),
        .I1(y_weight_2_2_2_i_i_i_fu_890_p2[13]),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_15 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[10]),
        .I1(y_weight_2_2_2_i_i_i_fu_890_p2[11]),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_16 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[8]),
        .I1(y_weight_2_2_2_i_i_i_fu_890_p2[9]),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_17 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[14]),
        .I1(y_weight_2_2_2_i_i_i_fu_890_p2[15]),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_18 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[12]),
        .I1(y_weight_2_2_2_i_i_i_fu_890_p2[13]),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_19 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[10]),
        .I1(y_weight_2_2_2_i_i_i_fu_890_p2[11]),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_20 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[8]),
        .I1(y_weight_2_2_2_i_i_i_fu_890_p2[9]),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_22 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[6]),
        .I1(y_weight_2_2_2_i_i_i_fu_890_p2[7]),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_23 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[4]),
        .I1(y_weight_2_2_2_i_i_i_fu_890_p2[5]),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_24 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[2]),
        .I1(y_weight_2_2_2_i_i_i_fu_890_p2[3]),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_25 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[0]),
        .I1(y_weight_2_2_2_i_i_i_fu_890_p2[1]),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_26 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[6]),
        .I1(y_weight_2_2_2_i_i_i_fu_890_p2[7]),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_27 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[4]),
        .I1(y_weight_2_2_2_i_i_i_fu_890_p2[5]),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_28 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[2]),
        .I1(y_weight_2_2_2_i_i_i_fu_890_p2[3]),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_29 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[0]),
        .I1(y_weight_2_2_2_i_i_i_fu_890_p2[1]),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_30 
       (.I0(tmp12_i_reg_1455_reg_n_90),
        .I1(tmp14_i_reg_1460_reg_n_90),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_31 
       (.I0(tmp12_i_reg_1455_reg_n_91),
        .I1(tmp14_i_reg_1460_reg_n_91),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_32 
       (.I0(tmp12_i_reg_1455_reg_n_92),
        .I1(tmp14_i_reg_1460_reg_n_92),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_33 
       (.I0(tmp12_i_reg_1455_reg_n_93),
        .I1(tmp14_i_reg_1460_reg_n_93),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_5 
       (.I0(tmp11_i_reg_1450[15]),
        .I1(tmp15_i_fu_886_p2[15]),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_6 
       (.I0(tmp11_i_reg_1450[14]),
        .I1(tmp15_i_fu_886_p2[14]),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_7 
       (.I0(tmp11_i_reg_1450[13]),
        .I1(tmp15_i_fu_886_p2[13]),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_8 
       (.I0(tmp11_i_reg_1450[12]),
        .I1(tmp15_i_fu_886_p2[12]),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_i_i_i_reg_1470[15]_i_9 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[15]),
        .O(\tmp_22_i_i_i_i_reg_1470[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_22_i_i_i_i_reg_1470[1]_i_1 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[1]),
        .I1(tmp_21_i_i_i_i_fu_921_p2[1]),
        .I2(p_0_in),
        .O(tmp_22_fu_935_p1[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_i_i_i_reg_1470[1]_i_3 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[0]),
        .O(\tmp_22_i_i_i_i_reg_1470[1]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_i_i_i_reg_1470[1]_i_4 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[4]),
        .O(\tmp_22_i_i_i_i_reg_1470[1]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_i_i_i_reg_1470[1]_i_5 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[3]),
        .O(\tmp_22_i_i_i_i_reg_1470[1]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_i_i_i_reg_1470[1]_i_6 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[2]),
        .O(\tmp_22_i_i_i_i_reg_1470[1]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_i_i_i_reg_1470[1]_i_7 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[1]),
        .O(\tmp_22_i_i_i_i_reg_1470[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_22_i_i_i_i_reg_1470[2]_i_1 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[2]),
        .I1(tmp_21_i_i_i_i_fu_921_p2[2]),
        .I2(p_0_in),
        .O(tmp_22_fu_935_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_22_i_i_i_i_reg_1470[3]_i_1 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[3]),
        .I1(tmp_21_i_i_i_i_fu_921_p2[3]),
        .I2(p_0_in),
        .O(tmp_22_fu_935_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_22_i_i_i_i_reg_1470[4]_i_1 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[4]),
        .I1(tmp_21_i_i_i_i_fu_921_p2[4]),
        .I2(p_0_in),
        .O(tmp_22_fu_935_p1[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[4]_i_10 
       (.I0(tmp12_i_reg_1455_reg_n_100),
        .I1(tmp14_i_reg_1460_reg_n_100),
        .O(\tmp_22_i_i_i_i_reg_1470[4]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[4]_i_11 
       (.I0(tmp12_i_reg_1455_reg_n_101),
        .I1(tmp14_i_reg_1460_reg_n_101),
        .O(\tmp_22_i_i_i_i_reg_1470[4]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[4]_i_3 
       (.I0(tmp11_i_reg_1450[7]),
        .I1(tmp15_i_fu_886_p2[7]),
        .O(\tmp_22_i_i_i_i_reg_1470[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[4]_i_4 
       (.I0(tmp11_i_reg_1450[6]),
        .I1(tmp15_i_fu_886_p2[6]),
        .O(\tmp_22_i_i_i_i_reg_1470[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[4]_i_5 
       (.I0(tmp11_i_reg_1450[5]),
        .I1(tmp15_i_fu_886_p2[5]),
        .O(\tmp_22_i_i_i_i_reg_1470[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[4]_i_6 
       (.I0(tmp11_i_reg_1450[4]),
        .I1(tmp15_i_fu_886_p2[4]),
        .O(\tmp_22_i_i_i_i_reg_1470[4]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[4]_i_8 
       (.I0(tmp12_i_reg_1455_reg_n_98),
        .I1(tmp14_i_reg_1460_reg_n_98),
        .O(\tmp_22_i_i_i_i_reg_1470[4]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_22_i_i_i_i_reg_1470[4]_i_9 
       (.I0(tmp12_i_reg_1455_reg_n_99),
        .I1(tmp14_i_reg_1460_reg_n_99),
        .O(\tmp_22_i_i_i_i_reg_1470[4]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_22_i_i_i_i_reg_1470[5]_i_1 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[5]),
        .I1(tmp_21_i_i_i_i_fu_921_p2[5]),
        .I2(p_0_in),
        .O(tmp_22_fu_935_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_22_i_i_i_i_reg_1470[6]_i_1 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[6]),
        .I1(tmp_21_i_i_i_i_fu_921_p2[6]),
        .I2(p_0_in),
        .O(tmp_22_fu_935_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_22_i_i_i_i_reg_1470[7]_i_1 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[7]),
        .I1(tmp_21_i_i_i_i_fu_921_p2[7]),
        .I2(p_0_in),
        .O(tmp_22_fu_935_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_22_i_i_i_i_reg_1470[8]_i_1 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[8]),
        .I1(tmp_21_i_i_i_i_fu_921_p2[8]),
        .I2(p_0_in),
        .O(tmp_22_fu_935_p1[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_i_i_i_reg_1470[8]_i_3 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[8]),
        .O(\tmp_22_i_i_i_i_reg_1470[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_i_i_i_reg_1470[8]_i_4 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[7]),
        .O(\tmp_22_i_i_i_i_reg_1470[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_i_i_i_reg_1470[8]_i_5 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[6]),
        .O(\tmp_22_i_i_i_i_reg_1470[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_22_i_i_i_i_reg_1470[8]_i_6 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[5]),
        .O(\tmp_22_i_i_i_i_reg_1470[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_22_i_i_i_i_reg_1470[9]_i_1 
       (.I0(y_weight_2_2_2_i_i_i_fu_890_p2[9]),
        .I1(tmp_21_i_i_i_i_fu_921_p2[9]),
        .I2(p_0_in),
        .O(tmp_22_fu_935_p1[9]));
  FDRE \tmp_22_i_i_i_i_reg_1470_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_22_fu_935_p1[0]),
        .Q(tmp_22_i_i_i_i_reg_1470[0]),
        .R(1'b0));
  CARRY4 \tmp_22_i_i_i_i_reg_1470_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_22_i_i_i_i_reg_1470_reg[0]_i_2_n_0 ,\tmp_22_i_i_i_i_reg_1470_reg[0]_i_2_n_1 ,\tmp_22_i_i_i_i_reg_1470_reg[0]_i_2_n_2 ,\tmp_22_i_i_i_i_reg_1470_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp11_i_reg_1450[3:0]),
        .O(y_weight_2_2_2_i_i_i_fu_890_p2[3:0]),
        .S({\tmp_22_i_i_i_i_reg_1470[0]_i_3_n_0 ,\tmp_22_i_i_i_i_reg_1470[0]_i_4_n_0 ,\tmp_22_i_i_i_i_reg_1470[0]_i_5_n_0 ,\tmp_22_i_i_i_i_reg_1470[0]_i_6_n_0 }));
  CARRY4 \tmp_22_i_i_i_i_reg_1470_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\tmp_22_i_i_i_i_reg_1470_reg[0]_i_7_n_0 ,\tmp_22_i_i_i_i_reg_1470_reg[0]_i_7_n_1 ,\tmp_22_i_i_i_i_reg_1470_reg[0]_i_7_n_2 ,\tmp_22_i_i_i_i_reg_1470_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp12_i_reg_1455_reg_n_102,tmp12_i_reg_1455_reg_n_103,tmp12_i_reg_1455_reg_n_104,tmp12_i_reg_1455_reg_n_105}),
        .O(tmp15_i_fu_886_p2[3:0]),
        .S({\tmp_22_i_i_i_i_reg_1470[0]_i_8_n_0 ,\tmp_22_i_i_i_i_reg_1470[0]_i_9_n_0 ,\tmp_22_i_i_i_i_reg_1470[0]_i_10_n_0 ,\tmp_22_i_i_i_i_reg_1470[0]_i_11_n_0 }));
  FDRE \tmp_22_i_i_i_i_reg_1470_reg[10] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_22_fu_935_p1[10]),
        .Q(tmp_22_i_i_i_i_reg_1470[10]),
        .R(1'b0));
  FDRE \tmp_22_i_i_i_i_reg_1470_reg[11] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_22_fu_935_p1[11]),
        .Q(tmp_22_i_i_i_i_reg_1470[11]),
        .R(1'b0));
  CARRY4 \tmp_22_i_i_i_i_reg_1470_reg[11]_i_2 
       (.CI(\tmp_22_i_i_i_i_reg_1470_reg[4]_i_2_n_0 ),
        .CO({\tmp_22_i_i_i_i_reg_1470_reg[11]_i_2_n_0 ,\tmp_22_i_i_i_i_reg_1470_reg[11]_i_2_n_1 ,\tmp_22_i_i_i_i_reg_1470_reg[11]_i_2_n_2 ,\tmp_22_i_i_i_i_reg_1470_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp11_i_reg_1450[11:8]),
        .O(y_weight_2_2_2_i_i_i_fu_890_p2[11:8]),
        .S({\tmp_22_i_i_i_i_reg_1470[11]_i_3_n_0 ,\tmp_22_i_i_i_i_reg_1470[11]_i_4_n_0 ,\tmp_22_i_i_i_i_reg_1470[11]_i_5_n_0 ,\tmp_22_i_i_i_i_reg_1470[11]_i_6_n_0 }));
  CARRY4 \tmp_22_i_i_i_i_reg_1470_reg[11]_i_7 
       (.CI(\tmp_22_i_i_i_i_reg_1470_reg[4]_i_7_n_0 ),
        .CO({\tmp_22_i_i_i_i_reg_1470_reg[11]_i_7_n_0 ,\tmp_22_i_i_i_i_reg_1470_reg[11]_i_7_n_1 ,\tmp_22_i_i_i_i_reg_1470_reg[11]_i_7_n_2 ,\tmp_22_i_i_i_i_reg_1470_reg[11]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp12_i_reg_1455_reg_n_94,tmp12_i_reg_1455_reg_n_95,tmp12_i_reg_1455_reg_n_96,tmp12_i_reg_1455_reg_n_97}),
        .O(tmp15_i_fu_886_p2[11:8]),
        .S({\tmp_22_i_i_i_i_reg_1470[11]_i_8_n_0 ,\tmp_22_i_i_i_i_reg_1470[11]_i_9_n_0 ,\tmp_22_i_i_i_i_reg_1470[11]_i_10_n_0 ,\tmp_22_i_i_i_i_reg_1470[11]_i_11_n_0 }));
  FDRE \tmp_22_i_i_i_i_reg_1470_reg[12] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_22_fu_935_p1[12]),
        .Q(tmp_22_i_i_i_i_reg_1470[12]),
        .R(1'b0));
  CARRY4 \tmp_22_i_i_i_i_reg_1470_reg[12]_i_2 
       (.CI(\tmp_22_i_i_i_i_reg_1470_reg[8]_i_2_n_0 ),
        .CO({\tmp_22_i_i_i_i_reg_1470_reg[12]_i_2_n_0 ,\tmp_22_i_i_i_i_reg_1470_reg[12]_i_2_n_1 ,\tmp_22_i_i_i_i_reg_1470_reg[12]_i_2_n_2 ,\tmp_22_i_i_i_i_reg_1470_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_21_i_i_i_i_fu_921_p2[12:9]),
        .S({\tmp_22_i_i_i_i_reg_1470[12]_i_3_n_0 ,\tmp_22_i_i_i_i_reg_1470[12]_i_4_n_0 ,\tmp_22_i_i_i_i_reg_1470[12]_i_5_n_0 ,\tmp_22_i_i_i_i_reg_1470[12]_i_6_n_0 }));
  FDRE \tmp_22_i_i_i_i_reg_1470_reg[13] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_22_fu_935_p1[13]),
        .Q(tmp_22_i_i_i_i_reg_1470[13]),
        .R(1'b0));
  FDRE \tmp_22_i_i_i_i_reg_1470_reg[14] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_22_fu_935_p1[14]),
        .Q(tmp_22_i_i_i_i_reg_1470[14]),
        .R(1'b0));
  FDRE \tmp_22_i_i_i_i_reg_1470_reg[15] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_22_fu_935_p1[15]),
        .Q(tmp_22_i_i_i_i_reg_1470[15]),
        .R(1'b0));
  CARRY4 \tmp_22_i_i_i_i_reg_1470_reg[15]_i_12 
       (.CI(1'b0),
        .CO({\tmp_22_i_i_i_i_reg_1470_reg[15]_i_12_n_0 ,\tmp_22_i_i_i_i_reg_1470_reg[15]_i_12_n_1 ,\tmp_22_i_i_i_i_reg_1470_reg[15]_i_12_n_2 ,\tmp_22_i_i_i_i_reg_1470_reg[15]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_22_i_i_i_i_reg_1470[15]_i_22_n_0 ,\tmp_22_i_i_i_i_reg_1470[15]_i_23_n_0 ,\tmp_22_i_i_i_i_reg_1470[15]_i_24_n_0 ,\tmp_22_i_i_i_i_reg_1470[15]_i_25_n_0 }),
        .O(\NLW_tmp_22_i_i_i_i_reg_1470_reg[15]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_22_i_i_i_i_reg_1470[15]_i_26_n_0 ,\tmp_22_i_i_i_i_reg_1470[15]_i_27_n_0 ,\tmp_22_i_i_i_i_reg_1470[15]_i_28_n_0 ,\tmp_22_i_i_i_i_reg_1470[15]_i_29_n_0 }));
  CARRY4 \tmp_22_i_i_i_i_reg_1470_reg[15]_i_2 
       (.CI(\tmp_22_i_i_i_i_reg_1470_reg[11]_i_2_n_0 ),
        .CO({\NLW_tmp_22_i_i_i_i_reg_1470_reg[15]_i_2_CO_UNCONNECTED [3],\tmp_22_i_i_i_i_reg_1470_reg[15]_i_2_n_1 ,\tmp_22_i_i_i_i_reg_1470_reg[15]_i_2_n_2 ,\tmp_22_i_i_i_i_reg_1470_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp11_i_reg_1450[14:12]}),
        .O(y_weight_2_2_2_i_i_i_fu_890_p2[15:12]),
        .S({\tmp_22_i_i_i_i_reg_1470[15]_i_5_n_0 ,\tmp_22_i_i_i_i_reg_1470[15]_i_6_n_0 ,\tmp_22_i_i_i_i_reg_1470[15]_i_7_n_0 ,\tmp_22_i_i_i_i_reg_1470[15]_i_8_n_0 }));
  CARRY4 \tmp_22_i_i_i_i_reg_1470_reg[15]_i_21 
       (.CI(\tmp_22_i_i_i_i_reg_1470_reg[11]_i_7_n_0 ),
        .CO({\NLW_tmp_22_i_i_i_i_reg_1470_reg[15]_i_21_CO_UNCONNECTED [3],\tmp_22_i_i_i_i_reg_1470_reg[15]_i_21_n_1 ,\tmp_22_i_i_i_i_reg_1470_reg[15]_i_21_n_2 ,\tmp_22_i_i_i_i_reg_1470_reg[15]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp12_i_reg_1455_reg_n_91,tmp12_i_reg_1455_reg_n_92,tmp12_i_reg_1455_reg_n_93}),
        .O(tmp15_i_fu_886_p2[15:12]),
        .S({\tmp_22_i_i_i_i_reg_1470[15]_i_30_n_0 ,\tmp_22_i_i_i_i_reg_1470[15]_i_31_n_0 ,\tmp_22_i_i_i_i_reg_1470[15]_i_32_n_0 ,\tmp_22_i_i_i_i_reg_1470[15]_i_33_n_0 }));
  CARRY4 \tmp_22_i_i_i_i_reg_1470_reg[15]_i_3 
       (.CI(\tmp_22_i_i_i_i_reg_1470_reg[12]_i_2_n_0 ),
        .CO({\NLW_tmp_22_i_i_i_i_reg_1470_reg[15]_i_3_CO_UNCONNECTED [3:2],\tmp_22_i_i_i_i_reg_1470_reg[15]_i_3_n_2 ,\tmp_22_i_i_i_i_reg_1470_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_22_i_i_i_i_reg_1470_reg[15]_i_3_O_UNCONNECTED [3],tmp_21_i_i_i_i_fu_921_p2[15:13]}),
        .S({1'b0,\tmp_22_i_i_i_i_reg_1470[15]_i_9_n_0 ,\tmp_22_i_i_i_i_reg_1470[15]_i_10_n_0 ,\tmp_22_i_i_i_i_reg_1470[15]_i_11_n_0 }));
  CARRY4 \tmp_22_i_i_i_i_reg_1470_reg[15]_i_4 
       (.CI(\tmp_22_i_i_i_i_reg_1470_reg[15]_i_12_n_0 ),
        .CO({p_0_in,\tmp_22_i_i_i_i_reg_1470_reg[15]_i_4_n_1 ,\tmp_22_i_i_i_i_reg_1470_reg[15]_i_4_n_2 ,\tmp_22_i_i_i_i_reg_1470_reg[15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_22_i_i_i_i_reg_1470[15]_i_13_n_0 ,\tmp_22_i_i_i_i_reg_1470[15]_i_14_n_0 ,\tmp_22_i_i_i_i_reg_1470[15]_i_15_n_0 ,\tmp_22_i_i_i_i_reg_1470[15]_i_16_n_0 }),
        .O(\NLW_tmp_22_i_i_i_i_reg_1470_reg[15]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_22_i_i_i_i_reg_1470[15]_i_17_n_0 ,\tmp_22_i_i_i_i_reg_1470[15]_i_18_n_0 ,\tmp_22_i_i_i_i_reg_1470[15]_i_19_n_0 ,\tmp_22_i_i_i_i_reg_1470[15]_i_20_n_0 }));
  FDRE \tmp_22_i_i_i_i_reg_1470_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_22_fu_935_p1[1]),
        .Q(tmp_22_i_i_i_i_reg_1470[1]),
        .R(1'b0));
  CARRY4 \tmp_22_i_i_i_i_reg_1470_reg[1]_i_2 
       (.CI(1'b0),
        .CO({\tmp_22_i_i_i_i_reg_1470_reg[1]_i_2_n_0 ,\tmp_22_i_i_i_i_reg_1470_reg[1]_i_2_n_1 ,\tmp_22_i_i_i_i_reg_1470_reg[1]_i_2_n_2 ,\tmp_22_i_i_i_i_reg_1470_reg[1]_i_2_n_3 }),
        .CYINIT(\tmp_22_i_i_i_i_reg_1470[1]_i_3_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_21_i_i_i_i_fu_921_p2[4:1]),
        .S({\tmp_22_i_i_i_i_reg_1470[1]_i_4_n_0 ,\tmp_22_i_i_i_i_reg_1470[1]_i_5_n_0 ,\tmp_22_i_i_i_i_reg_1470[1]_i_6_n_0 ,\tmp_22_i_i_i_i_reg_1470[1]_i_7_n_0 }));
  FDRE \tmp_22_i_i_i_i_reg_1470_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_22_fu_935_p1[2]),
        .Q(tmp_22_i_i_i_i_reg_1470[2]),
        .R(1'b0));
  FDRE \tmp_22_i_i_i_i_reg_1470_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_22_fu_935_p1[3]),
        .Q(tmp_22_i_i_i_i_reg_1470[3]),
        .R(1'b0));
  FDRE \tmp_22_i_i_i_i_reg_1470_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_22_fu_935_p1[4]),
        .Q(tmp_22_i_i_i_i_reg_1470[4]),
        .R(1'b0));
  CARRY4 \tmp_22_i_i_i_i_reg_1470_reg[4]_i_2 
       (.CI(\tmp_22_i_i_i_i_reg_1470_reg[0]_i_2_n_0 ),
        .CO({\tmp_22_i_i_i_i_reg_1470_reg[4]_i_2_n_0 ,\tmp_22_i_i_i_i_reg_1470_reg[4]_i_2_n_1 ,\tmp_22_i_i_i_i_reg_1470_reg[4]_i_2_n_2 ,\tmp_22_i_i_i_i_reg_1470_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp11_i_reg_1450[7:4]),
        .O(y_weight_2_2_2_i_i_i_fu_890_p2[7:4]),
        .S({\tmp_22_i_i_i_i_reg_1470[4]_i_3_n_0 ,\tmp_22_i_i_i_i_reg_1470[4]_i_4_n_0 ,\tmp_22_i_i_i_i_reg_1470[4]_i_5_n_0 ,\tmp_22_i_i_i_i_reg_1470[4]_i_6_n_0 }));
  CARRY4 \tmp_22_i_i_i_i_reg_1470_reg[4]_i_7 
       (.CI(\tmp_22_i_i_i_i_reg_1470_reg[0]_i_7_n_0 ),
        .CO({\tmp_22_i_i_i_i_reg_1470_reg[4]_i_7_n_0 ,\tmp_22_i_i_i_i_reg_1470_reg[4]_i_7_n_1 ,\tmp_22_i_i_i_i_reg_1470_reg[4]_i_7_n_2 ,\tmp_22_i_i_i_i_reg_1470_reg[4]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({tmp12_i_reg_1455_reg_n_98,tmp12_i_reg_1455_reg_n_99,tmp12_i_reg_1455_reg_n_100,tmp12_i_reg_1455_reg_n_101}),
        .O(tmp15_i_fu_886_p2[7:4]),
        .S({\tmp_22_i_i_i_i_reg_1470[4]_i_8_n_0 ,\tmp_22_i_i_i_i_reg_1470[4]_i_9_n_0 ,\tmp_22_i_i_i_i_reg_1470[4]_i_10_n_0 ,\tmp_22_i_i_i_i_reg_1470[4]_i_11_n_0 }));
  FDRE \tmp_22_i_i_i_i_reg_1470_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_22_fu_935_p1[5]),
        .Q(tmp_22_i_i_i_i_reg_1470[5]),
        .R(1'b0));
  FDRE \tmp_22_i_i_i_i_reg_1470_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_22_fu_935_p1[6]),
        .Q(tmp_22_i_i_i_i_reg_1470[6]),
        .R(1'b0));
  FDRE \tmp_22_i_i_i_i_reg_1470_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_22_fu_935_p1[7]),
        .Q(tmp_22_i_i_i_i_reg_1470[7]),
        .R(1'b0));
  FDRE \tmp_22_i_i_i_i_reg_1470_reg[8] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_22_fu_935_p1[8]),
        .Q(tmp_22_i_i_i_i_reg_1470[8]),
        .R(1'b0));
  CARRY4 \tmp_22_i_i_i_i_reg_1470_reg[8]_i_2 
       (.CI(\tmp_22_i_i_i_i_reg_1470_reg[1]_i_2_n_0 ),
        .CO({\tmp_22_i_i_i_i_reg_1470_reg[8]_i_2_n_0 ,\tmp_22_i_i_i_i_reg_1470_reg[8]_i_2_n_1 ,\tmp_22_i_i_i_i_reg_1470_reg[8]_i_2_n_2 ,\tmp_22_i_i_i_i_reg_1470_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_21_i_i_i_i_fu_921_p2[8:5]),
        .S({\tmp_22_i_i_i_i_reg_1470[8]_i_3_n_0 ,\tmp_22_i_i_i_i_reg_1470[8]_i_4_n_0 ,\tmp_22_i_i_i_i_reg_1470[8]_i_5_n_0 ,\tmp_22_i_i_i_i_reg_1470[8]_i_6_n_0 }));
  FDRE \tmp_22_i_i_i_i_reg_1470_reg[9] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_22_fu_935_p1[9]),
        .Q(tmp_22_i_i_i_i_reg_1470[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_27_i_i_i_i_reg_1490[0]_i_10 
       (.I0(c_high_thresh_channe_1_reg_1155[18]),
        .I1(c_high_thresh_channe_1_reg_1155[19]),
        .O(\tmp_27_i_i_i_i_reg_1490[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_27_i_i_i_i_reg_1490[0]_i_11 
       (.I0(c_high_thresh_channe_1_reg_1155[16]),
        .I1(c_high_thresh_channe_1_reg_1155[17]),
        .O(\tmp_27_i_i_i_i_reg_1490[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_27_i_i_i_i_reg_1490[0]_i_13 
       (.I0(c_high_thresh_channe_1_reg_1155[14]),
        .I1(c_high_thresh_channe_1_reg_1155[15]),
        .O(\tmp_27_i_i_i_i_reg_1490[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_27_i_i_i_i_reg_1490[0]_i_14 
       (.I0(c_high_thresh_channe_1_reg_1155[12]),
        .I1(c_high_thresh_channe_1_reg_1155[13]),
        .O(\tmp_27_i_i_i_i_reg_1490[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_27_i_i_i_i_reg_1490[0]_i_15 
       (.I0(c_high_thresh_channe_1_reg_1155[10]),
        .I1(c_high_thresh_channe_1_reg_1155[11]),
        .O(\tmp_27_i_i_i_i_reg_1490[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_27_i_i_i_i_reg_1490[0]_i_16 
       (.I0(c_high_thresh_channe_1_reg_1155[8]),
        .I1(c_high_thresh_channe_1_reg_1155[9]),
        .O(\tmp_27_i_i_i_i_reg_1490[0]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h01001F00)) 
    \tmp_27_i_i_i_i_reg_1490[0]_i_17 
       (.I0(tmp_25_i_i_i_i_fu_953_p2[6]),
        .I1(c_high_thresh_channe_1_reg_1155[6]),
        .I2(c_high_thresh_channe_1_reg_1155[7]),
        .I3(\edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0 ),
        .I4(tmp_25_i_i_i_i_fu_953_p2[7]),
        .O(\tmp_27_i_i_i_i_reg_1490[0]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h01001F00)) 
    \tmp_27_i_i_i_i_reg_1490[0]_i_18 
       (.I0(tmp_25_i_i_i_i_fu_953_p2[4]),
        .I1(c_high_thresh_channe_1_reg_1155[4]),
        .I2(c_high_thresh_channe_1_reg_1155[5]),
        .I3(\edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0 ),
        .I4(tmp_25_i_i_i_i_fu_953_p2[5]),
        .O(\tmp_27_i_i_i_i_reg_1490[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h01001F00)) 
    \tmp_27_i_i_i_i_reg_1490[0]_i_19 
       (.I0(tmp_25_i_i_i_i_fu_953_p2[2]),
        .I1(c_high_thresh_channe_1_reg_1155[2]),
        .I2(c_high_thresh_channe_1_reg_1155[3]),
        .I3(\edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0 ),
        .I4(tmp_25_i_i_i_i_fu_953_p2[3]),
        .O(\tmp_27_i_i_i_i_reg_1490[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h01001F00)) 
    \tmp_27_i_i_i_i_reg_1490[0]_i_20 
       (.I0(tmp_25_i_i_i_i_fu_953_p2[0]),
        .I1(c_high_thresh_channe_1_reg_1155[0]),
        .I2(c_high_thresh_channe_1_reg_1155[1]),
        .I3(\edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0 ),
        .I4(tmp_25_i_i_i_i_fu_953_p2[1]),
        .O(\tmp_27_i_i_i_i_reg_1490[0]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h00606303)) 
    \tmp_27_i_i_i_i_reg_1490[0]_i_21 
       (.I0(tmp_25_i_i_i_i_fu_953_p2[6]),
        .I1(c_high_thresh_channe_1_reg_1155[6]),
        .I2(\edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0 ),
        .I3(tmp_25_i_i_i_i_fu_953_p2[7]),
        .I4(c_high_thresh_channe_1_reg_1155[7]),
        .O(\tmp_27_i_i_i_i_reg_1490[0]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h00606303)) 
    \tmp_27_i_i_i_i_reg_1490[0]_i_22 
       (.I0(tmp_25_i_i_i_i_fu_953_p2[4]),
        .I1(c_high_thresh_channe_1_reg_1155[4]),
        .I2(\edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0 ),
        .I3(tmp_25_i_i_i_i_fu_953_p2[5]),
        .I4(c_high_thresh_channe_1_reg_1155[5]),
        .O(\tmp_27_i_i_i_i_reg_1490[0]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h00606303)) 
    \tmp_27_i_i_i_i_reg_1490[0]_i_23 
       (.I0(tmp_25_i_i_i_i_fu_953_p2[2]),
        .I1(c_high_thresh_channe_1_reg_1155[2]),
        .I2(\edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0 ),
        .I3(tmp_25_i_i_i_i_fu_953_p2[3]),
        .I4(c_high_thresh_channe_1_reg_1155[3]),
        .O(\tmp_27_i_i_i_i_reg_1490[0]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h00606303)) 
    \tmp_27_i_i_i_i_reg_1490[0]_i_24 
       (.I0(tmp_25_i_i_i_i_fu_953_p2[0]),
        .I1(c_high_thresh_channe_1_reg_1155[0]),
        .I2(\edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0 ),
        .I3(tmp_25_i_i_i_i_fu_953_p2[1]),
        .I4(c_high_thresh_channe_1_reg_1155[1]),
        .O(\tmp_27_i_i_i_i_reg_1490[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_27_i_i_i_i_reg_1490[0]_i_3 
       (.I0(c_high_thresh_channe_1_reg_1155[30]),
        .I1(c_high_thresh_channe_1_reg_1155[31]),
        .O(\tmp_27_i_i_i_i_reg_1490[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_27_i_i_i_i_reg_1490[0]_i_4 
       (.I0(c_high_thresh_channe_1_reg_1155[28]),
        .I1(c_high_thresh_channe_1_reg_1155[29]),
        .O(\tmp_27_i_i_i_i_reg_1490[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_27_i_i_i_i_reg_1490[0]_i_5 
       (.I0(c_high_thresh_channe_1_reg_1155[26]),
        .I1(c_high_thresh_channe_1_reg_1155[27]),
        .O(\tmp_27_i_i_i_i_reg_1490[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_27_i_i_i_i_reg_1490[0]_i_6 
       (.I0(c_high_thresh_channe_1_reg_1155[24]),
        .I1(c_high_thresh_channe_1_reg_1155[25]),
        .O(\tmp_27_i_i_i_i_reg_1490[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_27_i_i_i_i_reg_1490[0]_i_8 
       (.I0(c_high_thresh_channe_1_reg_1155[22]),
        .I1(c_high_thresh_channe_1_reg_1155[23]),
        .O(\tmp_27_i_i_i_i_reg_1490[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_27_i_i_i_i_reg_1490[0]_i_9 
       (.I0(c_high_thresh_channe_1_reg_1155[20]),
        .I1(c_high_thresh_channe_1_reg_1155[21]),
        .O(\tmp_27_i_i_i_i_reg_1490[0]_i_9_n_0 ));
  FDRE \tmp_27_i_i_i_i_reg_1490_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_27_i_i_i_i_fu_975_p2),
        .Q(tmp_27_i_i_i_i_reg_1490),
        .R(1'b0));
  CARRY4 \tmp_27_i_i_i_i_reg_1490_reg[0]_i_1 
       (.CI(\tmp_27_i_i_i_i_reg_1490_reg[0]_i_2_n_0 ),
        .CO({tmp_27_i_i_i_i_fu_975_p2,\tmp_27_i_i_i_i_reg_1490_reg[0]_i_1_n_1 ,\tmp_27_i_i_i_i_reg_1490_reg[0]_i_1_n_2 ,\tmp_27_i_i_i_i_reg_1490_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({c_high_thresh_channe_1_reg_1155[31],1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_27_i_i_i_i_reg_1490_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_27_i_i_i_i_reg_1490[0]_i_3_n_0 ,\tmp_27_i_i_i_i_reg_1490[0]_i_4_n_0 ,\tmp_27_i_i_i_i_reg_1490[0]_i_5_n_0 ,\tmp_27_i_i_i_i_reg_1490[0]_i_6_n_0 }));
  CARRY4 \tmp_27_i_i_i_i_reg_1490_reg[0]_i_12 
       (.CI(1'b0),
        .CO({\tmp_27_i_i_i_i_reg_1490_reg[0]_i_12_n_0 ,\tmp_27_i_i_i_i_reg_1490_reg[0]_i_12_n_1 ,\tmp_27_i_i_i_i_reg_1490_reg[0]_i_12_n_2 ,\tmp_27_i_i_i_i_reg_1490_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_27_i_i_i_i_reg_1490[0]_i_17_n_0 ,\tmp_27_i_i_i_i_reg_1490[0]_i_18_n_0 ,\tmp_27_i_i_i_i_reg_1490[0]_i_19_n_0 ,\tmp_27_i_i_i_i_reg_1490[0]_i_20_n_0 }),
        .O(\NLW_tmp_27_i_i_i_i_reg_1490_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_27_i_i_i_i_reg_1490[0]_i_21_n_0 ,\tmp_27_i_i_i_i_reg_1490[0]_i_22_n_0 ,\tmp_27_i_i_i_i_reg_1490[0]_i_23_n_0 ,\tmp_27_i_i_i_i_reg_1490[0]_i_24_n_0 }));
  CARRY4 \tmp_27_i_i_i_i_reg_1490_reg[0]_i_2 
       (.CI(\tmp_27_i_i_i_i_reg_1490_reg[0]_i_7_n_0 ),
        .CO({\tmp_27_i_i_i_i_reg_1490_reg[0]_i_2_n_0 ,\tmp_27_i_i_i_i_reg_1490_reg[0]_i_2_n_1 ,\tmp_27_i_i_i_i_reg_1490_reg[0]_i_2_n_2 ,\tmp_27_i_i_i_i_reg_1490_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_27_i_i_i_i_reg_1490_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_27_i_i_i_i_reg_1490[0]_i_8_n_0 ,\tmp_27_i_i_i_i_reg_1490[0]_i_9_n_0 ,\tmp_27_i_i_i_i_reg_1490[0]_i_10_n_0 ,\tmp_27_i_i_i_i_reg_1490[0]_i_11_n_0 }));
  CARRY4 \tmp_27_i_i_i_i_reg_1490_reg[0]_i_7 
       (.CI(\tmp_27_i_i_i_i_reg_1490_reg[0]_i_12_n_0 ),
        .CO({\tmp_27_i_i_i_i_reg_1490_reg[0]_i_7_n_0 ,\tmp_27_i_i_i_i_reg_1490_reg[0]_i_7_n_1 ,\tmp_27_i_i_i_i_reg_1490_reg[0]_i_7_n_2 ,\tmp_27_i_i_i_i_reg_1490_reg[0]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_tmp_27_i_i_i_i_reg_1490_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\tmp_27_i_i_i_i_reg_1490[0]_i_13_n_0 ,\tmp_27_i_i_i_i_reg_1490[0]_i_14_n_0 ,\tmp_27_i_i_i_i_reg_1490[0]_i_15_n_0 ,\tmp_27_i_i_i_i_reg_1490[0]_i_16_n_0 }));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_10 
       (.I0(c_low_thresh_channel_reg_1160[24]),
        .I1(c_low_thresh_channel_reg_1160[25]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_12 
       (.I0(c_low_thresh_channel_reg_1160[22]),
        .I1(c_low_thresh_channel_reg_1160[23]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_13 
       (.I0(c_low_thresh_channel_reg_1160[20]),
        .I1(c_low_thresh_channel_reg_1160[21]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_14 
       (.I0(c_low_thresh_channel_reg_1160[18]),
        .I1(c_low_thresh_channel_reg_1160[19]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_15 
       (.I0(c_low_thresh_channel_reg_1160[16]),
        .I1(c_low_thresh_channel_reg_1160[17]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_16 
       (.I0(c_low_thresh_channel_reg_1160[22]),
        .I1(c_low_thresh_channel_reg_1160[23]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_17 
       (.I0(c_low_thresh_channel_reg_1160[20]),
        .I1(c_low_thresh_channel_reg_1160[21]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_18 
       (.I0(c_low_thresh_channel_reg_1160[18]),
        .I1(c_low_thresh_channel_reg_1160[19]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_19 
       (.I0(c_low_thresh_channel_reg_1160[16]),
        .I1(c_low_thresh_channel_reg_1160[17]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_19_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_21 
       (.I0(c_low_thresh_channel_reg_1160[14]),
        .I1(c_low_thresh_channel_reg_1160[15]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_22 
       (.I0(c_low_thresh_channel_reg_1160[12]),
        .I1(c_low_thresh_channel_reg_1160[13]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_23 
       (.I0(c_low_thresh_channel_reg_1160[10]),
        .I1(c_low_thresh_channel_reg_1160[11]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_24 
       (.I0(c_low_thresh_channel_reg_1160[8]),
        .I1(c_low_thresh_channel_reg_1160[9]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_25 
       (.I0(c_low_thresh_channel_reg_1160[14]),
        .I1(c_low_thresh_channel_reg_1160[15]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_26 
       (.I0(c_low_thresh_channel_reg_1160[12]),
        .I1(c_low_thresh_channel_reg_1160[13]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_27 
       (.I0(c_low_thresh_channel_reg_1160[10]),
        .I1(c_low_thresh_channel_reg_1160[11]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_28 
       (.I0(c_low_thresh_channel_reg_1160[8]),
        .I1(c_low_thresh_channel_reg_1160[9]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F8A0A)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_29 
       (.I0(c_low_thresh_channel_reg_1160[6]),
        .I1(tmp_25_i_i_i_i_fu_953_p2[6]),
        .I2(\edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0 ),
        .I3(tmp_25_i_i_i_i_fu_953_p2[7]),
        .I4(c_low_thresh_channel_reg_1160[7]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_3 
       (.I0(c_low_thresh_channel_reg_1160[30]),
        .I1(c_low_thresh_channel_reg_1160[31]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F8A0A)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_30 
       (.I0(c_low_thresh_channel_reg_1160[4]),
        .I1(tmp_25_i_i_i_i_fu_953_p2[4]),
        .I2(\edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0 ),
        .I3(tmp_25_i_i_i_i_fu_953_p2[5]),
        .I4(c_low_thresh_channel_reg_1160[5]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F8A0A)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_31 
       (.I0(c_low_thresh_channel_reg_1160[2]),
        .I1(tmp_25_i_i_i_i_fu_953_p2[2]),
        .I2(\edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0 ),
        .I3(tmp_25_i_i_i_i_fu_953_p2[3]),
        .I4(c_low_thresh_channel_reg_1160[3]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hFF8F8A0A)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_32 
       (.I0(c_low_thresh_channel_reg_1160[0]),
        .I1(tmp_25_i_i_i_i_fu_953_p2[0]),
        .I2(\edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0 ),
        .I3(tmp_25_i_i_i_i_fu_953_p2[1]),
        .I4(c_low_thresh_channel_reg_1160[1]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h06056005)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_33 
       (.I0(c_low_thresh_channel_reg_1160[6]),
        .I1(tmp_25_i_i_i_i_fu_953_p2[6]),
        .I2(c_low_thresh_channel_reg_1160[7]),
        .I3(\edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0 ),
        .I4(tmp_25_i_i_i_i_fu_953_p2[7]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h06056005)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_34 
       (.I0(c_low_thresh_channel_reg_1160[4]),
        .I1(tmp_25_i_i_i_i_fu_953_p2[4]),
        .I2(c_low_thresh_channel_reg_1160[5]),
        .I3(\edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0 ),
        .I4(tmp_25_i_i_i_i_fu_953_p2[5]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h06056005)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_35 
       (.I0(c_low_thresh_channel_reg_1160[2]),
        .I1(tmp_25_i_i_i_i_fu_953_p2[2]),
        .I2(c_low_thresh_channel_reg_1160[3]),
        .I3(\edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0 ),
        .I4(tmp_25_i_i_i_i_fu_953_p2[3]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h06056005)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_36 
       (.I0(c_low_thresh_channel_reg_1160[0]),
        .I1(tmp_25_i_i_i_i_fu_953_p2[0]),
        .I2(c_low_thresh_channel_reg_1160[1]),
        .I3(\edge_val1_i_i_i_i_reg_1485_reg[7]_i_3_n_0 ),
        .I4(tmp_25_i_i_i_i_fu_953_p2[1]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_4 
       (.I0(c_low_thresh_channel_reg_1160[28]),
        .I1(c_low_thresh_channel_reg_1160[29]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_5 
       (.I0(c_low_thresh_channel_reg_1160[26]),
        .I1(c_low_thresh_channel_reg_1160[27]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_6 
       (.I0(c_low_thresh_channel_reg_1160[24]),
        .I1(c_low_thresh_channel_reg_1160[25]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_7 
       (.I0(c_low_thresh_channel_reg_1160[30]),
        .I1(c_low_thresh_channel_reg_1160[31]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_8 
       (.I0(c_low_thresh_channel_reg_1160[28]),
        .I1(c_low_thresh_channel_reg_1160[29]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_28_i_i_i_i_reg_1496[0]_i_9 
       (.I0(c_low_thresh_channel_reg_1160[26]),
        .I1(c_low_thresh_channel_reg_1160[27]),
        .O(\tmp_28_i_i_i_i_reg_1496[0]_i_9_n_0 ));
  FDRE \tmp_28_i_i_i_i_reg_1496_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_201),
        .D(tmp_28_i_i_i_i_fu_980_p2),
        .Q(tmp_28_i_i_i_i_reg_1496),
        .R(1'b0));
  CARRY4 \tmp_28_i_i_i_i_reg_1496_reg[0]_i_1 
       (.CI(\tmp_28_i_i_i_i_reg_1496_reg[0]_i_2_n_0 ),
        .CO({tmp_28_i_i_i_i_fu_980_p2,\tmp_28_i_i_i_i_reg_1496_reg[0]_i_1_n_1 ,\tmp_28_i_i_i_i_reg_1496_reg[0]_i_1_n_2 ,\tmp_28_i_i_i_i_reg_1496_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_28_i_i_i_i_reg_1496[0]_i_3_n_0 ,\tmp_28_i_i_i_i_reg_1496[0]_i_4_n_0 ,\tmp_28_i_i_i_i_reg_1496[0]_i_5_n_0 ,\tmp_28_i_i_i_i_reg_1496[0]_i_6_n_0 }),
        .O(\NLW_tmp_28_i_i_i_i_reg_1496_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_28_i_i_i_i_reg_1496[0]_i_7_n_0 ,\tmp_28_i_i_i_i_reg_1496[0]_i_8_n_0 ,\tmp_28_i_i_i_i_reg_1496[0]_i_9_n_0 ,\tmp_28_i_i_i_i_reg_1496[0]_i_10_n_0 }));
  CARRY4 \tmp_28_i_i_i_i_reg_1496_reg[0]_i_11 
       (.CI(\tmp_28_i_i_i_i_reg_1496_reg[0]_i_20_n_0 ),
        .CO({\tmp_28_i_i_i_i_reg_1496_reg[0]_i_11_n_0 ,\tmp_28_i_i_i_i_reg_1496_reg[0]_i_11_n_1 ,\tmp_28_i_i_i_i_reg_1496_reg[0]_i_11_n_2 ,\tmp_28_i_i_i_i_reg_1496_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_28_i_i_i_i_reg_1496[0]_i_21_n_0 ,\tmp_28_i_i_i_i_reg_1496[0]_i_22_n_0 ,\tmp_28_i_i_i_i_reg_1496[0]_i_23_n_0 ,\tmp_28_i_i_i_i_reg_1496[0]_i_24_n_0 }),
        .O(\NLW_tmp_28_i_i_i_i_reg_1496_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_28_i_i_i_i_reg_1496[0]_i_25_n_0 ,\tmp_28_i_i_i_i_reg_1496[0]_i_26_n_0 ,\tmp_28_i_i_i_i_reg_1496[0]_i_27_n_0 ,\tmp_28_i_i_i_i_reg_1496[0]_i_28_n_0 }));
  CARRY4 \tmp_28_i_i_i_i_reg_1496_reg[0]_i_2 
       (.CI(\tmp_28_i_i_i_i_reg_1496_reg[0]_i_11_n_0 ),
        .CO({\tmp_28_i_i_i_i_reg_1496_reg[0]_i_2_n_0 ,\tmp_28_i_i_i_i_reg_1496_reg[0]_i_2_n_1 ,\tmp_28_i_i_i_i_reg_1496_reg[0]_i_2_n_2 ,\tmp_28_i_i_i_i_reg_1496_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_28_i_i_i_i_reg_1496[0]_i_12_n_0 ,\tmp_28_i_i_i_i_reg_1496[0]_i_13_n_0 ,\tmp_28_i_i_i_i_reg_1496[0]_i_14_n_0 ,\tmp_28_i_i_i_i_reg_1496[0]_i_15_n_0 }),
        .O(\NLW_tmp_28_i_i_i_i_reg_1496_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_28_i_i_i_i_reg_1496[0]_i_16_n_0 ,\tmp_28_i_i_i_i_reg_1496[0]_i_17_n_0 ,\tmp_28_i_i_i_i_reg_1496[0]_i_18_n_0 ,\tmp_28_i_i_i_i_reg_1496[0]_i_19_n_0 }));
  CARRY4 \tmp_28_i_i_i_i_reg_1496_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\tmp_28_i_i_i_i_reg_1496_reg[0]_i_20_n_0 ,\tmp_28_i_i_i_i_reg_1496_reg[0]_i_20_n_1 ,\tmp_28_i_i_i_i_reg_1496_reg[0]_i_20_n_2 ,\tmp_28_i_i_i_i_reg_1496_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_28_i_i_i_i_reg_1496[0]_i_29_n_0 ,\tmp_28_i_i_i_i_reg_1496[0]_i_30_n_0 ,\tmp_28_i_i_i_i_reg_1496[0]_i_31_n_0 ,\tmp_28_i_i_i_i_reg_1496[0]_i_32_n_0 }),
        .O(\NLW_tmp_28_i_i_i_i_reg_1496_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\tmp_28_i_i_i_i_reg_1496[0]_i_33_n_0 ,\tmp_28_i_i_i_i_reg_1496[0]_i_34_n_0 ,\tmp_28_i_i_i_i_reg_1496[0]_i_35_n_0 ,\tmp_28_i_i_i_i_reg_1496[0]_i_36_n_0 }));
  LUT4 #(
    .INIT(16'h30AA)) 
    \tmp_30_i_i_i_i_reg_1280[0]_i_1 
       (.I0(\tmp_30_i_i_i_i_reg_1280_reg_n_0_[0] ),
        .I1(\SRL_SIG_reg[0][21] ),
        .I2(\SRL_SIG_reg[0][6]_0 ),
        .I3(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .O(\tmp_30_i_i_i_i_reg_1280[0]_i_1_n_0 ));
  FDRE \tmp_30_i_i_i_i_reg_1280_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_30_i_i_i_i_reg_1280[0]_i_1_n_0 ),
        .Q(\tmp_30_i_i_i_i_reg_1280_reg_n_0_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_34_i_i_i_reg_1294[0]_i_1 
       (.I0(tmp_34_i_i_i_fu_608_p2),
        .I1(ap_CS_fsm_state2),
        .I2(\col_assign_i_reg_391_reg[11]_i_3_n_0 ),
        .I3(tmp_34_i_i_i_reg_1294),
        .O(\tmp_34_i_i_i_reg_1294[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_34_i_i_i_reg_1294[0]_i_12 
       (.I0(\icmp_reg_1299_reg[0]_0 [7]),
        .I1(\int_rows_reg[10] [7]),
        .I2(\icmp_reg_1299_reg[0]_0 [6]),
        .I3(\int_rows_reg[10] [6]),
        .O(\tmp_34_i_i_i_reg_1294_reg[0]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_34_i_i_i_reg_1294[0]_i_13 
       (.I0(\icmp_reg_1299_reg[0]_0 [5]),
        .I1(\int_rows_reg[10] [5]),
        .I2(\icmp_reg_1299_reg[0]_0 [4]),
        .I3(\int_rows_reg[10] [4]),
        .O(\tmp_34_i_i_i_reg_1294_reg[0]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_34_i_i_i_reg_1294[0]_i_14 
       (.I0(\icmp_reg_1299_reg[0]_0 [3]),
        .I1(\int_rows_reg[10] [3]),
        .I2(\icmp_reg_1299_reg[0]_0 [2]),
        .I3(\int_rows_reg[10] [2]),
        .O(\tmp_34_i_i_i_reg_1294_reg[0]_0 [0]));
  LUT3 #(
    .INIT(8'h02)) 
    \tmp_34_i_i_i_reg_1294[0]_i_4 
       (.I0(\int_rows_reg[10] [10]),
        .I1(\icmp_reg_1299_reg[0]_0 [11]),
        .I2(\icmp_reg_1299_reg[0]_0 [10]),
        .O(\tmp_34_i_i_i_reg_1294[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \tmp_34_i_i_i_reg_1294[0]_i_6 
       (.I0(\int_rows_reg[10] [10]),
        .I1(\icmp_reg_1299_reg[0]_0 [10]),
        .I2(\icmp_reg_1299_reg[0]_0 [11]),
        .O(\tmp_34_i_i_i_reg_1294[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_34_i_i_i_reg_1294[0]_i_7 
       (.I0(\icmp_reg_1299_reg[0]_0 [9]),
        .I1(\int_rows_reg[10] [9]),
        .I2(\icmp_reg_1299_reg[0]_0 [8]),
        .I3(\int_rows_reg[10] [8]),
        .O(\tmp_34_i_i_i_reg_1294[0]_i_7_n_0 ));
  FDRE \tmp_34_i_i_i_reg_1294_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_34_i_i_i_reg_1294[0]_i_1_n_0 ),
        .Q(tmp_34_i_i_i_reg_1294),
        .R(1'b0));
  CARRY4 \tmp_34_i_i_i_reg_1294_reg[0]_i_2 
       (.CI(CO),
        .CO({\NLW_tmp_34_i_i_i_reg_1294_reg[0]_i_2_CO_UNCONNECTED [3:2],tmp_34_i_i_i_fu_608_p2,\tmp_34_i_i_i_reg_1294_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_34_i_i_i_reg_1294[0]_i_4_n_0 ,DI}),
        .O(\NLW_tmp_34_i_i_i_reg_1294_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\tmp_34_i_i_i_reg_1294[0]_i_6_n_0 ,\tmp_34_i_i_i_reg_1294[0]_i_7_n_0 }));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_36_i_i_i_reg_1304[0]_i_1 
       (.I0(tmp_36_i_i_i_fu_629_p2),
        .I1(ap_CS_fsm_state2),
        .I2(\col_assign_i_reg_391_reg[11]_i_3_n_0 ),
        .I3(tmp_36_i_i_i_reg_1304),
        .O(\tmp_36_i_i_i_reg_1304[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_36_i_i_i_reg_1304[0]_i_2 
       (.I0(\icmp_reg_1299_reg[0]_0 [3]),
        .I1(\icmp_reg_1299_reg[0]_0 [4]),
        .I2(\icmp_reg_1299_reg[0]_0 [8]),
        .I3(\tmp_36_i_i_i_reg_1304[0]_i_3_n_0 ),
        .I4(\tmp_36_i_i_i_reg_1304[0]_i_4_n_0 ),
        .O(tmp_36_i_i_i_fu_629_p2));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_36_i_i_i_reg_1304[0]_i_3 
       (.I0(\icmp_reg_1299_reg[0]_0 [0]),
        .I1(\icmp_reg_1299_reg[0]_0 [2]),
        .I2(\icmp_reg_1299_reg[0]_0 [5]),
        .I3(\icmp_reg_1299_reg[0]_0 [1]),
        .O(\tmp_36_i_i_i_reg_1304[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_36_i_i_i_reg_1304[0]_i_4 
       (.I0(\icmp_reg_1299_reg[0]_0 [10]),
        .I1(\icmp_reg_1299_reg[0]_0 [11]),
        .I2(\icmp_reg_1299_reg[0]_0 [6]),
        .I3(\icmp_reg_1299_reg[0]_0 [9]),
        .I4(\icmp_reg_1299_reg[0]_0 [7]),
        .O(\tmp_36_i_i_i_reg_1304[0]_i_4_n_0 ));
  FDRE \tmp_36_i_i_i_reg_1304_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_36_i_i_i_reg_1304[0]_i_1_n_0 ),
        .Q(tmp_36_i_i_i_reg_1304),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_37_0_i_i_i_i_reg_1399_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff_C_val_0_0_i_i_s_fu_122[7]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[6]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[5]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[4]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[3]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[2]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[1]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[0]_i_1_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_37_0_i_i_i_i_reg_1399_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\SRL_SIG_reg[1][7]_9 [7],\SRL_SIG_reg[1][7]_9 [7],\SRL_SIG_reg[1][7]_9 [7],\SRL_SIG_reg[1][7]_9 [7],\SRL_SIG_reg[1][7]_9 [7],\SRL_SIG_reg[1][7]_9 [7],\SRL_SIG_reg[1][7]_9 [7],\SRL_SIG_reg[1][7]_9 [7],\SRL_SIG_reg[1][7]_9 [7],\SRL_SIG_reg[1][7]_9 [7],\SRL_SIG_reg[1][7]_9 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_37_0_i_i_i_i_reg_1399_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_37_0_i_i_i_i_reg_1399_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_37_0_i_i_i_i_reg_1399_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff_C_val_0_0_i_i_1_reg_13740),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_37_0_i_i_i_i_reg_1399_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_37_0_i_i_i_i_reg_1399_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_37_0_i_i_i_i_reg_1399_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_37_0_i_i_i_i_reg_1399_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_37_0_i_i_i_i_reg_1399_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_37_0_i_i_i_i_reg_1399_reg_n_106,tmp_37_0_i_i_i_i_reg_1399_reg_n_107,tmp_37_0_i_i_i_i_reg_1399_reg_n_108,tmp_37_0_i_i_i_i_reg_1399_reg_n_109,tmp_37_0_i_i_i_i_reg_1399_reg_n_110,tmp_37_0_i_i_i_i_reg_1399_reg_n_111,tmp_37_0_i_i_i_i_reg_1399_reg_n_112,tmp_37_0_i_i_i_i_reg_1399_reg_n_113,tmp_37_0_i_i_i_i_reg_1399_reg_n_114,tmp_37_0_i_i_i_i_reg_1399_reg_n_115,tmp_37_0_i_i_i_i_reg_1399_reg_n_116,tmp_37_0_i_i_i_i_reg_1399_reg_n_117,tmp_37_0_i_i_i_i_reg_1399_reg_n_118,tmp_37_0_i_i_i_i_reg_1399_reg_n_119,tmp_37_0_i_i_i_i_reg_1399_reg_n_120,tmp_37_0_i_i_i_i_reg_1399_reg_n_121,tmp_37_0_i_i_i_i_reg_1399_reg_n_122,tmp_37_0_i_i_i_i_reg_1399_reg_n_123,tmp_37_0_i_i_i_i_reg_1399_reg_n_124,tmp_37_0_i_i_i_i_reg_1399_reg_n_125,tmp_37_0_i_i_i_i_reg_1399_reg_n_126,tmp_37_0_i_i_i_i_reg_1399_reg_n_127,tmp_37_0_i_i_i_i_reg_1399_reg_n_128,tmp_37_0_i_i_i_i_reg_1399_reg_n_129,tmp_37_0_i_i_i_i_reg_1399_reg_n_130,tmp_37_0_i_i_i_i_reg_1399_reg_n_131,tmp_37_0_i_i_i_i_reg_1399_reg_n_132,tmp_37_0_i_i_i_i_reg_1399_reg_n_133,tmp_37_0_i_i_i_i_reg_1399_reg_n_134,tmp_37_0_i_i_i_i_reg_1399_reg_n_135,tmp_37_0_i_i_i_i_reg_1399_reg_n_136,tmp_37_0_i_i_i_i_reg_1399_reg_n_137,tmp_37_0_i_i_i_i_reg_1399_reg_n_138,tmp_37_0_i_i_i_i_reg_1399_reg_n_139,tmp_37_0_i_i_i_i_reg_1399_reg_n_140,tmp_37_0_i_i_i_i_reg_1399_reg_n_141,tmp_37_0_i_i_i_i_reg_1399_reg_n_142,tmp_37_0_i_i_i_i_reg_1399_reg_n_143,tmp_37_0_i_i_i_i_reg_1399_reg_n_144,tmp_37_0_i_i_i_i_reg_1399_reg_n_145,tmp_37_0_i_i_i_i_reg_1399_reg_n_146,tmp_37_0_i_i_i_i_reg_1399_reg_n_147,tmp_37_0_i_i_i_i_reg_1399_reg_n_148,tmp_37_0_i_i_i_i_reg_1399_reg_n_149,tmp_37_0_i_i_i_i_reg_1399_reg_n_150,tmp_37_0_i_i_i_i_reg_1399_reg_n_151,tmp_37_0_i_i_i_i_reg_1399_reg_n_152,tmp_37_0_i_i_i_i_reg_1399_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_37_0_i_i_i_i_reg_1399_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_37_1_1_i_i_i_i_reg_1409_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff_C_val_1_0_1_fu_754_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\SRL_SIG_reg[1][7]_11 [7],\SRL_SIG_reg[1][7]_11 [7],\SRL_SIG_reg[1][7]_11 [7],\SRL_SIG_reg[1][7]_11 [7],\SRL_SIG_reg[1][7]_11 [7],\SRL_SIG_reg[1][7]_11 [7],\SRL_SIG_reg[1][7]_11 [7],\SRL_SIG_reg[1][7]_11 [7],\SRL_SIG_reg[1][7]_11 [7],\SRL_SIG_reg[1][7]_11 [7],\SRL_SIG_reg[1][7]_11 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(buff_C_val_0_0_i_i_s_fu_1220),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff_C_val_0_0_i_i_1_reg_13740),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_37_1_1_i_i_i_i_reg_1409_reg_n_106,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_107,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_108,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_109,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_110,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_111,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_112,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_113,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_114,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_115,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_116,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_117,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_118,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_119,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_120,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_121,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_122,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_123,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_124,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_125,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_126,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_127,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_128,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_129,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_130,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_131,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_132,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_133,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_134,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_135,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_136,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_137,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_138,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_139,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_140,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_141,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_142,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_143,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_144,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_145,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_146,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_147,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_148,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_149,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_150,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_151,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_152,tmp_37_1_1_i_i_i_i_reg_1409_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_37_1_1_i_i_i_i_reg_1409_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_37_2_1_i_i_i_i_reg_1419_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff_C_val_2_0_1_fu_747_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\SRL_SIG_reg[1][7]_13 [7],\SRL_SIG_reg[1][7]_13 [7],\SRL_SIG_reg[1][7]_13 [7],\SRL_SIG_reg[1][7]_13 [7],\SRL_SIG_reg[1][7]_13 [7],\SRL_SIG_reg[1][7]_13 [7],\SRL_SIG_reg[1][7]_13 [7],\SRL_SIG_reg[1][7]_13 [7],\SRL_SIG_reg[1][7]_13 [7],\SRL_SIG_reg[1][7]_13 [7],\SRL_SIG_reg[1][7]_13 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(buff_C_val_0_0_i_i_s_fu_1220),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff_C_val_0_0_i_i_1_reg_13740),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_37_2_1_i_i_i_i_reg_1419_reg_n_106,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_107,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_108,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_109,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_110,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_111,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_112,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_113,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_114,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_115,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_116,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_117,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_118,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_119,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_120,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_121,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_122,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_123,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_124,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_125,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_126,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_127,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_128,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_129,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_130,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_131,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_132,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_133,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_134,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_135,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_136,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_137,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_138,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_139,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_140,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_141,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_142,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_143,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_144,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_145,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_146,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_147,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_148,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_149,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_150,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_151,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_152,tmp_37_2_1_i_i_i_i_reg_1419_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_37_2_1_i_i_i_i_reg_1419_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_37_2_2_i_i_i_i_reg_1429_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff_C_val_2_0_1_fu_747_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(buff_C_val_0_0_i_i_s_fu_1220),
        .CEA2(buff_C_val_0_0_i_i_s_fu_1220),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff_C_val_0_0_i_i_1_reg_13740),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_P_UNCONNECTED[47:16],tmp_37_2_2_i_i_i_i_reg_1429_reg_n_90,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_91,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_92,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_93,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_94,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_95,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_96,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_97,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_98,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_99,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_100,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_101,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_102,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_103,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_104,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_37_2_2_i_i_i_i_reg_1429_reg_n_106,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_107,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_108,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_109,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_110,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_111,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_112,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_113,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_114,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_115,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_116,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_117,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_118,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_119,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_120,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_121,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_122,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_123,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_124,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_125,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_126,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_127,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_128,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_129,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_130,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_131,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_132,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_133,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_134,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_135,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_136,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_137,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_138,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_139,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_140,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_141,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_142,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_143,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_144,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_145,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_146,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_147,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_148,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_149,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_150,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_151,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_152,tmp_37_2_2_i_i_i_i_reg_1429_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_37_2_2_i_i_i_i_reg_1429_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_37_i_i_i_reg_1309[0]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\col_assign_i_reg_391_reg[11]_i_3_n_0 ),
        .O(ap_enable_reg_pp0_iter00));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_37_i_i_i_reg_1309[0]_i_4 
       (.I0(\icmp_reg_1299_reg[0]_0 [11]),
        .O(\tmp_37_i_i_i_reg_1309_reg[0]_0 ));
  FDRE \tmp_37_i_i_i_reg_1309_reg[0] 
       (.C(ap_clk),
        .CE(ap_enable_reg_pp0_iter00),
        .D(\row_i_i_i_reg_380_reg[11]_0 ),
        .Q(tmp_37_i_i_i_reg_1309),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_39_0_i_i_i_i_reg_1404_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\buff_C_val_0_0_i_i_s_fu_122[7]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[6]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[5]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[4]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[3]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[2]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[1]_i_1_n_0 ,\buff_C_val_0_0_i_i_s_fu_122[0]_i_1_n_0 }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_39_0_i_i_i_i_reg_1404_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\SRL_SIG_reg[1][7]_1 [7],\SRL_SIG_reg[1][7]_1 [7],\SRL_SIG_reg[1][7]_1 [7],\SRL_SIG_reg[1][7]_1 [7],\SRL_SIG_reg[1][7]_1 [7],\SRL_SIG_reg[1][7]_1 [7],\SRL_SIG_reg[1][7]_1 [7],\SRL_SIG_reg[1][7]_1 [7],\SRL_SIG_reg[1][7]_1 [7],\SRL_SIG_reg[1][7]_1 [7],\SRL_SIG_reg[1][7]_1 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_39_0_i_i_i_i_reg_1404_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_39_0_i_i_i_i_reg_1404_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_39_0_i_i_i_i_reg_1404_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff_C_val_0_0_i_i_1_reg_13740),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_39_0_i_i_i_i_reg_1404_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_39_0_i_i_i_i_reg_1404_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_39_0_i_i_i_i_reg_1404_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_39_0_i_i_i_i_reg_1404_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_39_0_i_i_i_i_reg_1404_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_39_0_i_i_i_i_reg_1404_reg_n_106,tmp_39_0_i_i_i_i_reg_1404_reg_n_107,tmp_39_0_i_i_i_i_reg_1404_reg_n_108,tmp_39_0_i_i_i_i_reg_1404_reg_n_109,tmp_39_0_i_i_i_i_reg_1404_reg_n_110,tmp_39_0_i_i_i_i_reg_1404_reg_n_111,tmp_39_0_i_i_i_i_reg_1404_reg_n_112,tmp_39_0_i_i_i_i_reg_1404_reg_n_113,tmp_39_0_i_i_i_i_reg_1404_reg_n_114,tmp_39_0_i_i_i_i_reg_1404_reg_n_115,tmp_39_0_i_i_i_i_reg_1404_reg_n_116,tmp_39_0_i_i_i_i_reg_1404_reg_n_117,tmp_39_0_i_i_i_i_reg_1404_reg_n_118,tmp_39_0_i_i_i_i_reg_1404_reg_n_119,tmp_39_0_i_i_i_i_reg_1404_reg_n_120,tmp_39_0_i_i_i_i_reg_1404_reg_n_121,tmp_39_0_i_i_i_i_reg_1404_reg_n_122,tmp_39_0_i_i_i_i_reg_1404_reg_n_123,tmp_39_0_i_i_i_i_reg_1404_reg_n_124,tmp_39_0_i_i_i_i_reg_1404_reg_n_125,tmp_39_0_i_i_i_i_reg_1404_reg_n_126,tmp_39_0_i_i_i_i_reg_1404_reg_n_127,tmp_39_0_i_i_i_i_reg_1404_reg_n_128,tmp_39_0_i_i_i_i_reg_1404_reg_n_129,tmp_39_0_i_i_i_i_reg_1404_reg_n_130,tmp_39_0_i_i_i_i_reg_1404_reg_n_131,tmp_39_0_i_i_i_i_reg_1404_reg_n_132,tmp_39_0_i_i_i_i_reg_1404_reg_n_133,tmp_39_0_i_i_i_i_reg_1404_reg_n_134,tmp_39_0_i_i_i_i_reg_1404_reg_n_135,tmp_39_0_i_i_i_i_reg_1404_reg_n_136,tmp_39_0_i_i_i_i_reg_1404_reg_n_137,tmp_39_0_i_i_i_i_reg_1404_reg_n_138,tmp_39_0_i_i_i_i_reg_1404_reg_n_139,tmp_39_0_i_i_i_i_reg_1404_reg_n_140,tmp_39_0_i_i_i_i_reg_1404_reg_n_141,tmp_39_0_i_i_i_i_reg_1404_reg_n_142,tmp_39_0_i_i_i_i_reg_1404_reg_n_143,tmp_39_0_i_i_i_i_reg_1404_reg_n_144,tmp_39_0_i_i_i_i_reg_1404_reg_n_145,tmp_39_0_i_i_i_i_reg_1404_reg_n_146,tmp_39_0_i_i_i_i_reg_1404_reg_n_147,tmp_39_0_i_i_i_i_reg_1404_reg_n_148,tmp_39_0_i_i_i_i_reg_1404_reg_n_149,tmp_39_0_i_i_i_i_reg_1404_reg_n_150,tmp_39_0_i_i_i_i_reg_1404_reg_n_151,tmp_39_0_i_i_i_i_reg_1404_reg_n_152,tmp_39_0_i_i_i_i_reg_1404_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_39_0_i_i_i_i_reg_1404_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_39_1_1_i_i_i_i_reg_1414_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff_C_val_1_0_1_fu_754_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\SRL_SIG_reg[1][7]_3 [7],\SRL_SIG_reg[1][7]_3 [7],\SRL_SIG_reg[1][7]_3 [7],\SRL_SIG_reg[1][7]_3 [7],\SRL_SIG_reg[1][7]_3 [7],\SRL_SIG_reg[1][7]_3 [7],\SRL_SIG_reg[1][7]_3 [7],\SRL_SIG_reg[1][7]_3 [7],\SRL_SIG_reg[1][7]_3 [7],\SRL_SIG_reg[1][7]_3 [7],\SRL_SIG_reg[1][7]_3 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(buff_C_val_0_0_i_i_s_fu_1220),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff_C_val_0_0_i_i_1_reg_13740),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_39_1_1_i_i_i_i_reg_1414_reg_n_106,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_107,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_108,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_109,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_110,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_111,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_112,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_113,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_114,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_115,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_116,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_117,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_118,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_119,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_120,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_121,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_122,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_123,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_124,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_125,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_126,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_127,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_128,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_129,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_130,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_131,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_132,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_133,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_134,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_135,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_136,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_137,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_138,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_139,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_140,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_141,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_142,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_143,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_144,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_145,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_146,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_147,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_148,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_149,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_150,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_151,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_152,tmp_39_1_1_i_i_i_i_reg_1414_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_39_1_1_i_i_i_i_reg_1414_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_39_2_1_i_i_i_i_reg_1424_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,buff_C_val_2_0_1_fu_747_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\SRL_SIG_reg[1][7]_5 [7],\SRL_SIG_reg[1][7]_5 [7],\SRL_SIG_reg[1][7]_5 [7],\SRL_SIG_reg[1][7]_5 [7],\SRL_SIG_reg[1][7]_5 [7],\SRL_SIG_reg[1][7]_5 [7],\SRL_SIG_reg[1][7]_5 [7],\SRL_SIG_reg[1][7]_5 [7],\SRL_SIG_reg[1][7]_5 [7],\SRL_SIG_reg[1][7]_5 [7],\SRL_SIG_reg[1][7]_5 }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(buff_C_val_0_0_i_i_s_fu_1220),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(sobel_filter_core_U0_c_low_thresh_channel_1_read),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(buff_C_val_0_0_i_i_1_reg_13740),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_39_2_1_i_i_i_i_reg_1424_reg_n_106,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_107,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_108,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_109,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_110,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_111,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_112,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_113,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_114,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_115,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_116,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_117,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_118,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_119,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_120,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_121,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_122,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_123,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_124,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_125,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_126,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_127,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_128,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_129,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_130,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_131,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_132,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_133,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_134,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_135,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_136,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_137,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_138,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_139,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_140,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_141,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_142,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_143,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_144,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_145,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_146,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_147,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_148,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_149,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_150,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_151,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_152,tmp_39_2_1_i_i_i_i_reg_1424_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_39_2_1_i_i_i_i_reg_1424_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'h1D00FFFF00001D00)) 
    \tmp_39_i_i_i_reg_1323[0]_i_10 
       (.I0(col_reg_1318_reg[0]),
        .I1(\tmp_39_i_i_i_reg_1323_reg[0]_0 ),
        .I2(\col_assign_i_reg_391_reg_n_0_[0] ),
        .I3(\int_cols_reg[10] [0]),
        .I4(buff_A_val_1_U_n_18),
        .I5(\int_cols_reg[10] [1]),
        .O(\tmp_39_i_i_i_reg_1323[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \tmp_39_i_i_i_reg_1323[0]_i_11 
       (.I0(\col_assign_i_reg_391_reg[7]_0 [1]),
        .I1(\tmp_39_i_i_i_reg_1323_reg[0]_0 ),
        .I2(\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0 [1]),
        .I3(\int_cols_reg[10] [7]),
        .I4(ram_reg),
        .I5(\int_cols_reg[10] [6]),
        .O(\tmp_39_i_i_i_reg_1323[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \tmp_39_i_i_i_reg_1323[0]_i_12 
       (.I0(col_reg_1318_reg[5]),
        .I1(\tmp_39_i_i_i_reg_1323_reg[0]_0 ),
        .I2(\col_assign_i_reg_391_reg_n_0_[5] ),
        .I3(\int_cols_reg[10] [5]),
        .I4(ADDRBWRADDR[1]),
        .I5(\int_cols_reg[10] [4]),
        .O(\tmp_39_i_i_i_reg_1323[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \tmp_39_i_i_i_reg_1323[0]_i_13 
       (.I0(col_reg_1318_reg[3]),
        .I1(\tmp_39_i_i_i_reg_1323_reg[0]_0 ),
        .I2(\col_assign_i_reg_391_reg_n_0_[3] ),
        .I3(\int_cols_reg[10] [3]),
        .I4(buff_A_val_1_U_n_17),
        .I5(\int_cols_reg[10] [2]),
        .O(\tmp_39_i_i_i_reg_1323[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \tmp_39_i_i_i_reg_1323[0]_i_14 
       (.I0(\int_cols_reg[10] [0]),
        .I1(\col_assign_i_reg_391_reg_n_0_[0] ),
        .I2(\tmp_39_i_i_i_reg_1323_reg[0]_0 ),
        .I3(col_reg_1318_reg[0]),
        .I4(\int_cols_reg[10] [1]),
        .I5(buff_A_val_1_U_n_18),
        .O(\tmp_39_i_i_i_reg_1323[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00002020000A202A)) 
    \tmp_39_i_i_i_reg_1323[0]_i_3 
       (.I0(\int_cols_reg[10] [10]),
        .I1(\col_assign_i_reg_391_reg_n_0_[10] ),
        .I2(\tmp_39_i_i_i_reg_1323_reg[0]_0 ),
        .I3(col_reg_1318_reg[10]),
        .I4(\col_assign_i_reg_391_reg_n_0_[11] ),
        .I5(col_reg_1318_reg[11]),
        .O(\tmp_39_i_i_i_reg_1323[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \tmp_39_i_i_i_reg_1323[0]_i_4 
       (.I0(\int_cols_reg[10] [8]),
        .I1(ADDRBWRADDR[4]),
        .I2(\col_assign_i_reg_391_reg_n_0_[9] ),
        .I3(\tmp_39_i_i_i_reg_1323_reg[0]_0 ),
        .I4(col_reg_1318_reg[9]),
        .I5(\int_cols_reg[10] [9]),
        .O(\tmp_39_i_i_i_reg_1323[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A221105052211)) 
    \tmp_39_i_i_i_reg_1323[0]_i_5 
       (.I0(\int_cols_reg[10] [10]),
        .I1(col_reg_1318_reg[11]),
        .I2(\col_assign_i_reg_391_reg_n_0_[11] ),
        .I3(col_reg_1318_reg[10]),
        .I4(\tmp_39_i_i_i_reg_1323_reg[0]_0 ),
        .I5(\col_assign_i_reg_391_reg_n_0_[10] ),
        .O(\tmp_39_i_i_i_reg_1323[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE21D00000000E21D)) 
    \tmp_39_i_i_i_reg_1323[0]_i_6 
       (.I0(col_reg_1318_reg[9]),
        .I1(\tmp_39_i_i_i_reg_1323_reg[0]_0 ),
        .I2(\col_assign_i_reg_391_reg_n_0_[9] ),
        .I3(\int_cols_reg[10] [9]),
        .I4(ADDRBWRADDR[4]),
        .I5(\int_cols_reg[10] [8]),
        .O(\tmp_39_i_i_i_reg_1323[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \tmp_39_i_i_i_reg_1323[0]_i_7 
       (.I0(\int_cols_reg[10] [6]),
        .I1(ram_reg),
        .I2(\ap_pipeline_reg_pp0_iter1_col_assign_i_reg_391_reg[7]_0 [1]),
        .I3(\tmp_39_i_i_i_reg_1323_reg[0]_0 ),
        .I4(\col_assign_i_reg_391_reg[7]_0 [1]),
        .I5(\int_cols_reg[10] [7]),
        .O(\tmp_39_i_i_i_reg_1323[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \tmp_39_i_i_i_reg_1323[0]_i_8 
       (.I0(\int_cols_reg[10] [4]),
        .I1(ADDRBWRADDR[1]),
        .I2(\col_assign_i_reg_391_reg_n_0_[5] ),
        .I3(\tmp_39_i_i_i_reg_1323_reg[0]_0 ),
        .I4(col_reg_1318_reg[5]),
        .I5(\int_cols_reg[10] [5]),
        .O(\tmp_39_i_i_i_reg_1323[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h2F222FFF02000222)) 
    \tmp_39_i_i_i_reg_1323[0]_i_9 
       (.I0(\int_cols_reg[10] [2]),
        .I1(buff_A_val_1_U_n_17),
        .I2(\col_assign_i_reg_391_reg_n_0_[3] ),
        .I3(\tmp_39_i_i_i_reg_1323_reg[0]_0 ),
        .I4(col_reg_1318_reg[3]),
        .I5(\int_cols_reg[10] [3]),
        .O(\tmp_39_i_i_i_reg_1323[0]_i_9_n_0 ));
  FDRE \tmp_39_i_i_i_reg_1323_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(tmp_39_i_i_i_fu_655_p2),
        .Q(tmp_39_i_i_i_reg_1323),
        .R(1'b0));
  CARRY4 \tmp_39_i_i_i_reg_1323_reg[0]_i_1 
       (.CI(\tmp_39_i_i_i_reg_1323_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_39_i_i_i_reg_1323_reg[0]_i_1_CO_UNCONNECTED [3:2],tmp_39_i_i_i_fu_655_p2,\tmp_39_i_i_i_reg_1323_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_39_i_i_i_reg_1323[0]_i_3_n_0 ,\tmp_39_i_i_i_reg_1323[0]_i_4_n_0 }),
        .O(\NLW_tmp_39_i_i_i_reg_1323_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\tmp_39_i_i_i_reg_1323[0]_i_5_n_0 ,\tmp_39_i_i_i_reg_1323[0]_i_6_n_0 }));
  CARRY4 \tmp_39_i_i_i_reg_1323_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_39_i_i_i_reg_1323_reg[0]_i_2_n_0 ,\tmp_39_i_i_i_reg_1323_reg[0]_i_2_n_1 ,\tmp_39_i_i_i_reg_1323_reg[0]_i_2_n_2 ,\tmp_39_i_i_i_reg_1323_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_39_i_i_i_reg_1323[0]_i_7_n_0 ,\tmp_39_i_i_i_reg_1323[0]_i_8_n_0 ,\tmp_39_i_i_i_reg_1323[0]_i_9_n_0 ,\tmp_39_i_i_i_reg_1323[0]_i_10_n_0 }),
        .O(\NLW_tmp_39_i_i_i_reg_1323_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_39_i_i_i_reg_1323[0]_i_11_n_0 ,\tmp_39_i_i_i_reg_1323[0]_i_12_n_0 ,\tmp_39_i_i_i_reg_1323[0]_i_13_n_0 ,\tmp_39_i_i_i_reg_1323[0]_i_14_n_0 }));
  LUT3 #(
    .INIT(8'h40)) 
    \tmp_40_i_i_i_reg_1330[0]_i_1 
       (.I0(exitcond_i_fu_644_p2),
        .I1(tmp_39_i_i_i_fu_655_p2),
        .I2(p_20_in),
        .O(buff_A_val_1_addr_reg_13350));
  FDRE \tmp_40_i_i_i_reg_1330_reg[0] 
       (.C(ap_clk),
        .CE(buff_A_val_1_addr_reg_13350),
        .D(buff_A_val_1_U_n_19),
        .Q(\tmp_40_i_i_i_reg_1330_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \tmp_40_i_i_i_reg_1330_reg[10] 
       (.C(ap_clk),
        .CE(buff_A_val_1_addr_reg_13350),
        .D(buff_A_val_1_U_n_9),
        .Q(\tmp_40_i_i_i_reg_1330_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \tmp_40_i_i_i_reg_1330_reg[1] 
       (.C(ap_clk),
        .CE(buff_A_val_1_addr_reg_13350),
        .D(buff_A_val_1_U_n_18),
        .Q(\tmp_40_i_i_i_reg_1330_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \tmp_40_i_i_i_reg_1330_reg[2] 
       (.C(ap_clk),
        .CE(buff_A_val_1_addr_reg_13350),
        .D(buff_A_val_1_U_n_17),
        .Q(\tmp_40_i_i_i_reg_1330_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \tmp_40_i_i_i_reg_1330_reg[3] 
       (.C(ap_clk),
        .CE(buff_A_val_1_addr_reg_13350),
        .D(ADDRBWRADDR[0]),
        .Q(\tmp_40_i_i_i_reg_1330_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \tmp_40_i_i_i_reg_1330_reg[4] 
       (.C(ap_clk),
        .CE(buff_A_val_1_addr_reg_13350),
        .D(ADDRBWRADDR[1]),
        .Q(\tmp_40_i_i_i_reg_1330_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \tmp_40_i_i_i_reg_1330_reg[5] 
       (.C(ap_clk),
        .CE(buff_A_val_1_addr_reg_13350),
        .D(ADDRBWRADDR[2]),
        .Q(\tmp_40_i_i_i_reg_1330_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \tmp_40_i_i_i_reg_1330_reg[6] 
       (.C(ap_clk),
        .CE(buff_A_val_1_addr_reg_13350),
        .D(ram_reg),
        .Q(\tmp_40_i_i_i_reg_1330_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \tmp_40_i_i_i_reg_1330_reg[7] 
       (.C(ap_clk),
        .CE(buff_A_val_1_addr_reg_13350),
        .D(ADDRBWRADDR[3]),
        .Q(\tmp_40_i_i_i_reg_1330_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \tmp_40_i_i_i_reg_1330_reg[8] 
       (.C(ap_clk),
        .CE(buff_A_val_1_addr_reg_13350),
        .D(ADDRBWRADDR[4]),
        .Q(\tmp_40_i_i_i_reg_1330_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \tmp_40_i_i_i_reg_1330_reg[9] 
       (.C(ap_clk),
        .CE(buff_A_val_1_addr_reg_13350),
        .D(ADDRBWRADDR[5]),
        .Q(\tmp_40_i_i_i_reg_1330_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h99966696)) 
    \tmp_45_i_i_i_reg_1350[0]_i_18 
       (.I0(\int_cols_reg[10] [6]),
        .I1(\int_cols_reg[4] ),
        .I2(col_reg_1318_reg[6]),
        .I3(\tmp_39_i_i_i_reg_1323_reg[0]_0 ),
        .I4(\col_assign_i_reg_391_reg_n_0_[6] ),
        .O(\tmp_45_i_i_i_reg_1350_reg[0]_3 [1]));
  LUT6 #(
    .INIT(64'hAA9AAAAA55955555)) 
    \tmp_45_i_i_i_reg_1350[0]_i_19 
       (.I0(\int_cols_reg[9] [0]),
        .I1(col_reg_1318_reg[5]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_i_reg_1314_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\col_assign_i_reg_391_reg_n_0_[5] ),
        .O(\tmp_45_i_i_i_reg_1350_reg[0]_3 [0]));
  LUT5 #(
    .INIT(32'hB84747B8)) 
    \tmp_45_i_i_i_reg_1350[0]_i_29 
       (.I0(\col_assign_i_reg_391_reg_n_0_[1] ),
        .I1(\tmp_39_i_i_i_reg_1323_reg[0]_0 ),
        .I2(col_reg_1318_reg[1]),
        .I3(\int_cols_reg[10] [0]),
        .I4(\int_cols_reg[10] [1]),
        .O(\tmp_45_i_i_i_reg_1350_reg[0]_2 [1]));
  LUT5 #(
    .INIT(32'h0400F7FF)) 
    \tmp_45_i_i_i_reg_1350[0]_i_3 
       (.I0(col_reg_1318_reg[11]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_i_reg_1314_reg_n_0_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\col_assign_i_reg_391_reg_n_0_[11] ),
        .O(\tmp_45_i_i_i_reg_1350_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h6656666666A66666)) 
    \tmp_45_i_i_i_reg_1350[0]_i_30 
       (.I0(\int_cols_reg[10] [0]),
        .I1(\col_assign_i_reg_391_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_i_reg_1314_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(col_reg_1318_reg[0]),
        .O(\tmp_45_i_i_i_reg_1350_reg[0]_2 [0]));
  LUT5 #(
    .INIT(32'h1D1D1DE2)) 
    \tmp_45_i_i_i_reg_1350[0]_i_8 
       (.I0(col_reg_1318_reg[11]),
        .I1(\tmp_39_i_i_i_reg_1323_reg[0]_0 ),
        .I2(\col_assign_i_reg_391_reg_n_0_[11] ),
        .I3(\int_cols_reg[10] [10]),
        .I4(\int_cols_reg[8]_0 ),
        .O(\tmp_45_i_i_i_reg_1350_reg[0]_1 [1]));
  LUT6 #(
    .INIT(64'hAA9AAAAA55955555)) 
    \tmp_45_i_i_i_reg_1350[0]_i_9 
       (.I0(\int_cols_reg[9] [1]),
        .I1(col_reg_1318_reg[10]),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_i_reg_1314_reg_n_0_[0] ),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\col_assign_i_reg_391_reg_n_0_[10] ),
        .O(\tmp_45_i_i_i_reg_1350_reg[0]_1 [0]));
  FDRE \tmp_45_i_i_i_reg_1350_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(O),
        .Q(tmp_45_i_i_i_reg_1350),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "sobel_filter_corebkb" *) 
module system_image_filter_0_1_sobel_filter_corebkb
   (D,
    E,
    WEA,
    ap_NS_fsm66_out,
    ap_clk,
    buff_A_val_0_ce0,
    Q,
    ADDRBWRADDR,
    \SRL_SIG_reg[1][7] ,
    ap_enable_reg_pp0_iter2,
    ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346,
    \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg[0] ,
    img_1_data_stream_0_full_n,
    img_1_data_stream_1_full_n,
    ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355,
    ap_enable_reg_pp0_iter7_reg,
    img_0_data_stream_1_empty_n,
    img_0_data_stream_0_empty_n);
  output [7:0]D;
  output [0:0]E;
  output [0:0]WEA;
  output ap_NS_fsm66_out;
  input ap_clk;
  input buff_A_val_0_ce0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input ap_enable_reg_pp0_iter2;
  input ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346;
  input \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg[0] ;
  input img_1_data_stream_0_full_n;
  input img_1_data_stream_1_full_n;
  input ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355;
  input ap_enable_reg_pp0_iter7_reg;
  input img_0_data_stream_1_empty_n;
  input img_0_data_stream_0_empty_n;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [0:0]WEA;
  wire ap_NS_fsm66_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter7_reg;
  wire \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg[0] ;
  wire ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346;
  wire ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355;
  wire buff_A_val_0_ce0;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_1_empty_n;
  wire img_1_data_stream_0_full_n;
  wire img_1_data_stream_1_full_n;

  system_image_filter_0_1_sobel_filter_corebkb_ram_11 sobel_filter_corebkb_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .E(E),
        .Q(Q),
        .\SRL_SIG_reg[1][7] (\SRL_SIG_reg[1][7] ),
        .WEA(WEA),
        .ap_NS_fsm66_out(ap_NS_fsm66_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter7_reg(ap_enable_reg_pp0_iter7_reg),
        .\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg[0] (\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg[0] ),
        .ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346(ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346),
        .ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355(ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355),
        .buff_A_val_0_ce0(buff_A_val_0_ce0),
        .img_0_data_stream_0_empty_n(img_0_data_stream_0_empty_n),
        .img_0_data_stream_1_empty_n(img_0_data_stream_1_empty_n),
        .img_1_data_stream_0_full_n(img_1_data_stream_0_full_n),
        .img_1_data_stream_1_full_n(img_1_data_stream_1_full_n));
endmodule

(* ORIG_REF_NAME = "sobel_filter_corebkb" *) 
module system_image_filter_0_1_sobel_filter_corebkb_0
   (DOBDO,
    buff_A_val_0_ce0,
    ADDRBWRADDR,
    ap_clk,
    E,
    ADDRARDADDR,
    D,
    WEA,
    p_20_in,
    ap_enable_reg_pp0_iter0,
    col_reg_1318_reg,
    ap_enable_reg_pp0_iter1_reg,
    \exitcond_i_reg_1314_reg[0] ,
    Q,
    \col_assign_i_reg_391_reg[10] ,
    \col_reg_1318_reg[7] );
  output [7:0]DOBDO;
  output buff_A_val_0_ce0;
  output [10:0]ADDRBWRADDR;
  input ap_clk;
  input [0:0]E;
  input [10:0]ADDRARDADDR;
  input [7:0]D;
  input [0:0]WEA;
  input p_20_in;
  input ap_enable_reg_pp0_iter0;
  input [8:0]col_reg_1318_reg;
  input ap_enable_reg_pp0_iter1_reg;
  input \exitcond_i_reg_1314_reg[0] ;
  input [0:0]Q;
  input [10:0]\col_assign_i_reg_391_reg[10] ;
  input [1:0]\col_reg_1318_reg[7] ;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire buff_A_val_0_ce0;
  wire [10:0]\col_assign_i_reg_391_reg[10] ;
  wire [8:0]col_reg_1318_reg;
  wire [1:0]\col_reg_1318_reg[7] ;
  wire \exitcond_i_reg_1314_reg[0] ;
  wire p_20_in;

  system_image_filter_0_1_sobel_filter_corebkb_ram sobel_filter_corebkb_ram_U
       (.ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DOBDO(DOBDO),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .buff_A_val_0_ce0(buff_A_val_0_ce0),
        .\col_assign_i_reg_391_reg[10] (\col_assign_i_reg_391_reg[10] ),
        .col_reg_1318_reg(col_reg_1318_reg),
        .\col_reg_1318_reg[7] (\col_reg_1318_reg[7] ),
        .\exitcond_i_reg_1314_reg[0] (\exitcond_i_reg_1314_reg[0] ),
        .p_20_in(p_20_in));
endmodule

(* ORIG_REF_NAME = "sobel_filter_corebkb_ram" *) 
module system_image_filter_0_1_sobel_filter_corebkb_ram
   (DOBDO,
    buff_A_val_0_ce0,
    ADDRBWRADDR,
    ap_clk,
    E,
    ADDRARDADDR,
    D,
    WEA,
    p_20_in,
    ap_enable_reg_pp0_iter0,
    col_reg_1318_reg,
    ap_enable_reg_pp0_iter1_reg,
    \exitcond_i_reg_1314_reg[0] ,
    Q,
    \col_assign_i_reg_391_reg[10] ,
    \col_reg_1318_reg[7] );
  output [7:0]DOBDO;
  output buff_A_val_0_ce0;
  output [10:0]ADDRBWRADDR;
  input ap_clk;
  input [0:0]E;
  input [10:0]ADDRARDADDR;
  input [7:0]D;
  input [0:0]WEA;
  input p_20_in;
  input ap_enable_reg_pp0_iter0;
  input [8:0]col_reg_1318_reg;
  input ap_enable_reg_pp0_iter1_reg;
  input \exitcond_i_reg_1314_reg[0] ;
  input [0:0]Q;
  input [10:0]\col_assign_i_reg_391_reg[10] ;
  input [1:0]\col_reg_1318_reg[7] ;

  wire [10:0]ADDRARDADDR;
  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire buff_A_val_0_ce0;
  wire [10:0]\col_assign_i_reg_391_reg[10] ;
  wire [8:0]col_reg_1318_reg;
  wire [1:0]\col_reg_1318_reg[7] ;
  wire \exitcond_i_reg_1314_reg[0] ;
  wire p_20_in;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(buff_A_val_0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    ram_reg_i_10
       (.I0(\col_assign_i_reg_391_reg[10] [3]),
        .I1(Q),
        .I2(\exitcond_i_reg_1314_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(col_reg_1318_reg[2]),
        .O(ADDRBWRADDR[3]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    ram_reg_i_11
       (.I0(\col_assign_i_reg_391_reg[10] [2]),
        .I1(Q),
        .I2(\exitcond_i_reg_1314_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(\col_reg_1318_reg[7] [0]),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    ram_reg_i_12
       (.I0(\col_assign_i_reg_391_reg[10] [1]),
        .I1(Q),
        .I2(\exitcond_i_reg_1314_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(col_reg_1318_reg[1]),
        .O(ADDRBWRADDR[1]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    ram_reg_i_13
       (.I0(col_reg_1318_reg[0]),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\exitcond_i_reg_1314_reg[0] ),
        .I3(Q),
        .I4(\col_assign_i_reg_391_reg[10] [0]),
        .O(ADDRBWRADDR[0]));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2
       (.I0(p_20_in),
        .I1(ap_enable_reg_pp0_iter0),
        .O(buff_A_val_0_ce0));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    ram_reg_i_3
       (.I0(\col_assign_i_reg_391_reg[10] [10]),
        .I1(Q),
        .I2(\exitcond_i_reg_1314_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(col_reg_1318_reg[8]),
        .O(ADDRBWRADDR[10]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    ram_reg_i_4
       (.I0(\col_assign_i_reg_391_reg[10] [9]),
        .I1(Q),
        .I2(\exitcond_i_reg_1314_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(col_reg_1318_reg[7]),
        .O(ADDRBWRADDR[9]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    ram_reg_i_5
       (.I0(\col_assign_i_reg_391_reg[10] [8]),
        .I1(Q),
        .I2(\exitcond_i_reg_1314_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(col_reg_1318_reg[6]),
        .O(ADDRBWRADDR[8]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    ram_reg_i_6
       (.I0(\col_assign_i_reg_391_reg[10] [7]),
        .I1(Q),
        .I2(\exitcond_i_reg_1314_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(\col_reg_1318_reg[7] [1]),
        .O(ADDRBWRADDR[7]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    ram_reg_i_7
       (.I0(\col_assign_i_reg_391_reg[10] [6]),
        .I1(Q),
        .I2(\exitcond_i_reg_1314_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(col_reg_1318_reg[5]),
        .O(ADDRBWRADDR[6]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    ram_reg_i_8
       (.I0(\col_assign_i_reg_391_reg[10] [5]),
        .I1(Q),
        .I2(\exitcond_i_reg_1314_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(col_reg_1318_reg[4]),
        .O(ADDRBWRADDR[5]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    ram_reg_i_9
       (.I0(\col_assign_i_reg_391_reg[10] [4]),
        .I1(Q),
        .I2(\exitcond_i_reg_1314_reg[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(col_reg_1318_reg[3]),
        .O(ADDRBWRADDR[4]));
endmodule

(* ORIG_REF_NAME = "sobel_filter_corebkb_ram" *) 
module system_image_filter_0_1_sobel_filter_corebkb_ram_11
   (D,
    E,
    WEA,
    ap_NS_fsm66_out,
    ap_clk,
    buff_A_val_0_ce0,
    Q,
    ADDRBWRADDR,
    \SRL_SIG_reg[1][7] ,
    ap_enable_reg_pp0_iter2,
    ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346,
    \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg[0] ,
    img_1_data_stream_0_full_n,
    img_1_data_stream_1_full_n,
    ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355,
    ap_enable_reg_pp0_iter7_reg,
    img_0_data_stream_1_empty_n,
    img_0_data_stream_0_empty_n);
  output [7:0]D;
  output [0:0]E;
  output [0:0]WEA;
  output ap_NS_fsm66_out;
  input ap_clk;
  input buff_A_val_0_ce0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [7:0]\SRL_SIG_reg[1][7] ;
  input ap_enable_reg_pp0_iter2;
  input ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346;
  input \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg[0] ;
  input img_1_data_stream_0_full_n;
  input img_1_data_stream_1_full_n;
  input ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355;
  input ap_enable_reg_pp0_iter7_reg;
  input img_0_data_stream_1_empty_n;
  input img_0_data_stream_0_empty_n;

  wire [10:0]ADDRBWRADDR;
  wire [7:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [0:0]WEA;
  wire ap_NS_fsm66_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter7_reg;
  wire \ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg[0] ;
  wire ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346;
  wire ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355;
  wire buff_A_val_0_ce0;
  wire img_0_data_stream_0_empty_n;
  wire img_0_data_stream_1_empty_n;
  wire img_1_data_stream_0_full_n;
  wire img_1_data_stream_1_full_n;
  wire ram_reg_i_24_n_0;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\SRL_SIG_reg[1][7] }),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(buff_A_val_0_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0008)) 
    ram_reg_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg[0] ),
        .I3(ap_NS_fsm66_out),
        .O(E));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_22
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_NS_fsm66_out),
        .O(WEA));
  LUT5 #(
    .INIT(32'hFFFF7000)) 
    ram_reg_i_23
       (.I0(img_1_data_stream_0_full_n),
        .I1(img_1_data_stream_1_full_n),
        .I2(ap_pipeline_reg_pp0_iter6_or_cond3_i_i_i_reg_1355),
        .I3(ap_enable_reg_pp0_iter7_reg),
        .I4(ram_reg_i_24_n_0),
        .O(ap_NS_fsm66_out));
  LUT5 #(
    .INIT(32'h00080808)) 
    ram_reg_i_24
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_pipeline_reg_pp0_iter1_or_cond_i_i_i_reg_1346),
        .I2(\ap_pipeline_reg_pp0_iter1_exitcond_i_reg_1314_reg[0] ),
        .I3(img_0_data_stream_1_empty_n),
        .I4(img_0_data_stream_0_empty_n),
        .O(ram_reg_i_24_n_0));
endmodule

(* ORIG_REF_NAME = "sobel_filter_coredEe" *) 
module system_image_filter_0_1_sobel_filter_coredEe
   (E,
    ram_reg,
    p_20_in,
    A,
    ap_clk,
    WEA,
    ADDRARDADDR,
    Q,
    DOBDO,
    ap_enable_reg_pp0_iter1_reg,
    \exitcond_i_reg_1314_reg[0] ,
    tmp_39_i_i_i_reg_1323,
    \ap_CS_fsm_reg[2] ,
    ap_NS_fsm66_out,
    \buff_C_val_2_0_i_i_s_fu_146_reg[7] ,
    ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323);
  output [0:0]E;
  output [0:0]ram_reg;
  output p_20_in;
  output [7:0]A;
  input ap_clk;
  input [0:0]WEA;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [7:0]DOBDO;
  input ap_enable_reg_pp0_iter1_reg;
  input \exitcond_i_reg_1314_reg[0] ;
  input tmp_39_i_i_i_reg_1323;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input ap_NS_fsm66_out;
  input [7:0]\buff_C_val_2_0_i_i_s_fu_146_reg[7] ;
  input ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323;

  wire [7:0]A;
  wire [10:0]ADDRARDADDR;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_NS_fsm66_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323;
  wire [7:0]\buff_C_val_2_0_i_i_s_fu_146_reg[7] ;
  wire \exitcond_i_reg_1314_reg[0] ;
  wire p_20_in;
  wire [0:0]ram_reg;
  wire tmp_39_i_i_i_reg_1323;

  system_image_filter_0_1_sobel_filter_coredEe_ram sobel_filter_coredEe_ram_U
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .DOBDO(DOBDO),
        .E(E),
        .Q(Q),
        .WEA(WEA),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_NS_fsm66_out(ap_NS_fsm66_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .\buff_C_val_2_0_i_i_s_fu_146_reg[7] (\buff_C_val_2_0_i_i_s_fu_146_reg[7] ),
        .\exitcond_i_reg_1314_reg[0] (\exitcond_i_reg_1314_reg[0] ),
        .p_20_in(p_20_in),
        .ram_reg_0(ram_reg),
        .tmp_39_i_i_i_reg_1323(tmp_39_i_i_i_reg_1323));
endmodule

(* ORIG_REF_NAME = "sobel_filter_coredEe_ram" *) 
module system_image_filter_0_1_sobel_filter_coredEe_ram
   (E,
    ram_reg_0,
    p_20_in,
    A,
    ap_clk,
    WEA,
    ADDRARDADDR,
    Q,
    DOBDO,
    ap_enable_reg_pp0_iter1_reg,
    \exitcond_i_reg_1314_reg[0] ,
    tmp_39_i_i_i_reg_1323,
    \ap_CS_fsm_reg[2] ,
    ap_NS_fsm66_out,
    \buff_C_val_2_0_i_i_s_fu_146_reg[7] ,
    ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323);
  output [0:0]E;
  output [0:0]ram_reg_0;
  output p_20_in;
  output [7:0]A;
  input ap_clk;
  input [0:0]WEA;
  input [10:0]ADDRARDADDR;
  input [10:0]Q;
  input [7:0]DOBDO;
  input ap_enable_reg_pp0_iter1_reg;
  input \exitcond_i_reg_1314_reg[0] ;
  input tmp_39_i_i_i_reg_1323;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input ap_NS_fsm66_out;
  input [7:0]\buff_C_val_2_0_i_i_s_fu_146_reg[7] ;
  input ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323;

  wire [7:0]A;
  wire [10:0]ADDRARDADDR;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_NS_fsm66_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323;
  wire [7:0]buff_A_val_2_q1;
  wire [7:0]\buff_C_val_2_0_i_i_s_fu_146_reg[7] ;
  wire \exitcond_i_reg_1314_reg[0] ;
  wire p_20_in;
  wire [0:0]ram_reg_0;
  wire tmp_39_i_i_i_reg_1323;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT3 #(
    .INIT(8'hAC)) 
    \buff_C_val_2_0_i_i_s_fu_146[0]_i_1 
       (.I0(buff_A_val_2_q1[0]),
        .I1(\buff_C_val_2_0_i_i_s_fu_146_reg[7] [0]),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hAC)) 
    \buff_C_val_2_0_i_i_s_fu_146[1]_i_1 
       (.I0(buff_A_val_2_q1[1]),
        .I1(\buff_C_val_2_0_i_i_s_fu_146_reg[7] [1]),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .O(A[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    \buff_C_val_2_0_i_i_s_fu_146[2]_i_1 
       (.I0(buff_A_val_2_q1[2]),
        .I1(\buff_C_val_2_0_i_i_s_fu_146_reg[7] [2]),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \buff_C_val_2_0_i_i_s_fu_146[3]_i_1 
       (.I0(buff_A_val_2_q1[3]),
        .I1(\buff_C_val_2_0_i_i_s_fu_146_reg[7] [3]),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hAC)) 
    \buff_C_val_2_0_i_i_s_fu_146[4]_i_1 
       (.I0(buff_A_val_2_q1[4]),
        .I1(\buff_C_val_2_0_i_i_s_fu_146_reg[7] [4]),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hAC)) 
    \buff_C_val_2_0_i_i_s_fu_146[5]_i_1 
       (.I0(buff_A_val_2_q1[5]),
        .I1(\buff_C_val_2_0_i_i_s_fu_146_reg[7] [5]),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .O(A[5]));
  LUT3 #(
    .INIT(8'hAC)) 
    \buff_C_val_2_0_i_i_s_fu_146[6]_i_1 
       (.I0(buff_A_val_2_q1[6]),
        .I1(\buff_C_val_2_0_i_i_s_fu_146_reg[7] [6]),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .O(A[6]));
  LUT3 #(
    .INIT(8'hAC)) 
    \buff_C_val_2_0_i_i_s_fu_146[7]_i_2 
       (.I0(buff_A_val_2_q1[7]),
        .I1(\buff_C_val_2_0_i_i_s_fu_146_reg[7] [7]),
        .I2(ap_pipeline_reg_pp0_iter2_tmp_39_i_i_i_reg_1323),
        .O(A[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \exitcond_i_reg_1314[0]_i_1 
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(ap_NS_fsm66_out),
        .O(p_20_in));
  (* CLOCK_DOMAINS = "COMMON" *) 
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({ADDRARDADDR,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DOBDO}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],buff_A_val_2_q1}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(E),
        .ENBWREN(WEA),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({ram_reg_0,ram_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_i_1__0
       (.I0(p_20_in),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .I2(\exitcond_i_reg_1314_reg[0] ),
        .I3(tmp_39_i_i_i_reg_1323),
        .O(E));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_2__0
       (.I0(p_20_in),
        .I1(ap_enable_reg_pp0_iter1_reg),
        .O(ram_reg_0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
