# Mini-Project-Verilog
Here, is some of the basic project which I did while learning verilog language.
