CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/' [using existing xil_index.xml]
INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim - Generating component instance 'addsb_11_0_386215f5ee0a1ff2' of
   'xilinx.com:ip:c_addsub:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   addsub_v11_0/component.xml'.
Resolving generics for 'addsb_11_0_386215f5ee0a1ff2'...
Applying external generics to 'addsb_11_0_386215f5ee0a1ff2'...
Delivering associated files for 'addsb_11_0_386215f5ee0a1ff2'...
Generating implementation netlist for 'addsb_11_0_386215f5ee0a1ff2'...
INFO:sim - Pre-processing HDL files for 'addsb_11_0_386215f5ee0a1ff2'...
Running synthesis for 'addsb_11_0_386215f5ee0a1ff2'
Running ngcbuild...
Writing VHO instantiation template for 'addsb_11_0_386215f5ee0a1ff2'...
Writing VHDL behavioral simulation model for 'addsb_11_0_386215f5ee0a1ff2'...
Writing VHDL behavioral simulation model for 'addsb_11_0_386215f5ee0a1ff2'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c5490d3ab0b098c01/tmp/_cg/addsb_11_0_386215f5ee0a1ff2
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_13b9b50a4ba14112' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_13b9b50a4ba14112'...
Applying external generics to 'bmg_62_13b9b50a4ba14112'...
Delivering associated files for 'bmg_62_13b9b50a4ba14112'...
Delivering EJava files for 'bmg_62_13b9b50a4ba14112'...
Generating implementation netlist for 'bmg_62_13b9b50a4ba14112'...
INFO:sim - Pre-processing HDL files for 'bmg_62_13b9b50a4ba14112'...
Running synthesis for 'bmg_62_13b9b50a4ba14112'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_13b9b50a4ba14112'...
Writing VHDL behavioral simulation model for 'bmg_62_13b9b50a4ba14112'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_251c08a4fe5aabec' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_251c08a4fe5aabec'...
Applying external generics to 'bmg_62_251c08a4fe5aabec'...
Delivering associated files for 'bmg_62_251c08a4fe5aabec'...
Delivering EJava files for 'bmg_62_251c08a4fe5aabec'...
Generating implementation netlist for 'bmg_62_251c08a4fe5aabec'...
INFO:sim - Pre-processing HDL files for 'bmg_62_251c08a4fe5aabec'...
Running synthesis for 'bmg_62_251c08a4fe5aabec'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_251c08a4fe5aabec'...
Writing VHDL behavioral simulation model for 'bmg_62_251c08a4fe5aabec'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_499e71ff1ce34aaf' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_499e71ff1ce34aaf'...
Applying external generics to 'bmg_62_499e71ff1ce34aaf'...
Delivering associated files for 'bmg_62_499e71ff1ce34aaf'...
Delivering EJava files for 'bmg_62_499e71ff1ce34aaf'...
Generating implementation netlist for 'bmg_62_499e71ff1ce34aaf'...
INFO:sim - Pre-processing HDL files for 'bmg_62_499e71ff1ce34aaf'...
Running synthesis for 'bmg_62_499e71ff1ce34aaf'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_499e71ff1ce34aaf'...
Writing VHDL behavioral simulation model for 'bmg_62_499e71ff1ce34aaf'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_735f28ddf1ae429b' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_735f28ddf1ae429b'...
Applying external generics to 'bmg_62_735f28ddf1ae429b'...
Delivering associated files for 'bmg_62_735f28ddf1ae429b'...
Delivering EJava files for 'bmg_62_735f28ddf1ae429b'...
Generating implementation netlist for 'bmg_62_735f28ddf1ae429b'...
INFO:sim - Pre-processing HDL files for 'bmg_62_735f28ddf1ae429b'...
Running synthesis for 'bmg_62_735f28ddf1ae429b'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_735f28ddf1ae429b'...
Writing VHDL behavioral simulation model for 'bmg_62_735f28ddf1ae429b'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'bmg_62_beb524cb9c89c7df' of
   'xilinx.com:ip:blk_mem_gen:6.2' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/bl
   k_mem_gen_v6_2/component.xml'.
Resolving generics for 'bmg_62_beb524cb9c89c7df'...
Applying external generics to 'bmg_62_beb524cb9c89c7df'...
Delivering associated files for 'bmg_62_beb524cb9c89c7df'...
Delivering EJava files for 'bmg_62_beb524cb9c89c7df'...
Generating implementation netlist for 'bmg_62_beb524cb9c89c7df'...
INFO:sim - Pre-processing HDL files for 'bmg_62_beb524cb9c89c7df'...
Running synthesis for 'bmg_62_beb524cb9c89c7df'
Running ngcbuild...
Writing VHO instantiation template for 'bmg_62_beb524cb9c89c7df'...
Writing VHDL behavioral simulation model for 'bmg_62_beb524cb9c89c7df'...
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_92cf1c8e61537910' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_92cf1c8e61537910'...
Applying external generics to 'cntr_11_0_92cf1c8e61537910'...
Delivering associated files for 'cntr_11_0_92cf1c8e61537910'...
Generating implementation netlist for 'cntr_11_0_92cf1c8e61537910'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_92cf1c8e61537910'...
Running synthesis for 'cntr_11_0_92cf1c8e61537910'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_92cf1c8e61537910'...
Writing VHDL behavioral simulation model for 'cntr_11_0_92cf1c8e61537910'...
Writing VHDL behavioral simulation model for 'cntr_11_0_92cf1c8e61537910'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c5490d3ab0b098c01/tmp/_cg/cntr_11_0_92cf1c8e61537910
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim - Generating component instance 'cntr_11_0_d8f886b0b4d10089' of
   'xilinx.com:ip:c_counter_binary:11.0' from
   '/scratch/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/c_
   counter_binary_v11_0/component.xml'.
Resolving generics for 'cntr_11_0_d8f886b0b4d10089'...
Applying external generics to 'cntr_11_0_d8f886b0b4d10089'...
Delivering associated files for 'cntr_11_0_d8f886b0b4d10089'...
Generating implementation netlist for 'cntr_11_0_d8f886b0b4d10089'...
INFO:sim - Pre-processing HDL files for 'cntr_11_0_d8f886b0b4d10089'...
Running synthesis for 'cntr_11_0_d8f886b0b4d10089'
Running ngcbuild...
Writing VHO instantiation template for 'cntr_11_0_d8f886b0b4d10089'...
Writing VHDL behavioral simulation model for 'cntr_11_0_d8f886b0b4d10089'...
Writing VHDL behavioral simulation model for 'cntr_11_0_d8f886b0b4d10089'...
Delivered 3 files into directory
/tmp/sysgentmp-zaki/cg_wk/c5490d3ab0b098c01/tmp/_cg/cntr_11_0_d8f886b0b4d10089
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
