// Seed: 2108325005
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_8;
  assign module_1.id_5 = 0;
  parameter id_9 = -1;
  logic id_10;
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd5
) (
    input tri0 id_0,
    output uwire id_1,
    input wor id_2,
    output supply1 id_3,
    output wire id_4,
    output wand id_5,
    output tri1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    output wire id_9,
    input wire id_10,
    output wire id_11,
    input wire _id_12,
    input tri0 id_13
);
  assign id_9 = id_13;
  assign id_3 = 1'b0;
  wire [1 'b0 : id_12] id_15;
  assign id_5 = 1'd0;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
  assign id_5  = "" - -1;
  assign id_11 = 1'b0;
endmodule
