{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722687710035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722687710035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug  3 20:21:49 2024 " "Processing started: Sat Aug  3 20:21:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722687710035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687710035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bank_ticket_machine -c bank_ticket_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off bank_ticket_machine -c bank_ticket_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687710035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1722687710221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722687710221 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bank_ticket_machine.v(118) " "Verilog HDL information at bank_ticket_machine.v(118): always construct contains both blocking and non-blocking assignments" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 118 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1722687715041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_ticket_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file bank_ticket_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 bank_ticket_machine " "Found entity 1: bank_ticket_machine" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722687715042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715042 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bank_ticket_machine " "Elaborating entity \"bank_ticket_machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722687715055 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bank_ticket_machine.v(93) " "Verilog HDL Case Statement information at bank_ticket_machine.v(93): all case item expressions in this case statement are onehot" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state bank_ticket_machine.v(42) " "Verilog HDL Always Construct warning at bank_ticket_machine.v(42): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ticket_display bank_ticket_machine.v(42) " "Verilog HDL Always Construct warning at bank_ticket_machine.v(42): inferring latch(es) for variable \"ticket_display\", which holds its previous value in one or more paths through the always construct" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "desk_display bank_ticket_machine.v(42) " "Verilog HDL Always Construct warning at bank_ticket_machine.v(42): inferring latch(es) for variable \"desk_display\", which holds its previous value in one or more paths through the always construct" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "letter_display bank_ticket_machine.v(42) " "Verilog HDL Always Construct warning at bank_ticket_machine.v(42): inferring latch(es) for variable \"letter_display\", which holds its previous value in one or more paths through the always construct" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pre_service_type bank_ticket_machine.v(42) " "Verilog HDL Always Construct warning at bank_ticket_machine.v(42): inferring latch(es) for variable \"pre_service_type\", which holds its previous value in one or more paths through the always construct" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pre_officer_request bank_ticket_machine.v(42) " "Verilog HDL Always Construct warning at bank_ticket_machine.v(42): inferring latch(es) for variable \"pre_officer_request\", which holds its previous value in one or more paths through the always construct" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ticket_number bank_ticket_machine.v(42) " "Verilog HDL Always Construct warning at bank_ticket_machine.v(42): inferring latch(es) for variable \"ticket_number\", which holds its previous value in one or more paths through the always construct" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "current_desk bank_ticket_machine.v(42) " "Verilog HDL Always Construct warning at bank_ticket_machine.v(42): inferring latch(es) for variable \"current_desk\", which holds its previous value in one or more paths through the always construct" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bank_ticket_machine.v(131) " "Verilog HDL assignment warning at bank_ticket_machine.v(131): truncated value with size 32 to match size of target (4)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bank_ticket_machine.v(136) " "Verilog HDL assignment warning at bank_ticket_machine.v(136): truncated value with size 32 to match size of target (4)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bank_ticket_machine.v(141) " "Verilog HDL assignment warning at bank_ticket_machine.v(141): truncated value with size 32 to match size of target (4)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bank_ticket_machine.v(146) " "Verilog HDL assignment warning at bank_ticket_machine.v(146): truncated value with size 32 to match size of target (4)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bank_ticket_machine.v(149) " "Verilog HDL assignment warning at bank_ticket_machine.v(149): truncated value with size 32 to match size of target (4)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_officer_request\[0\] bank_ticket_machine.v(49) " "Inferred latch for \"pre_officer_request\[0\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_officer_request\[1\] bank_ticket_machine.v(49) " "Inferred latch for \"pre_officer_request\[1\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_officer_request\[2\] bank_ticket_machine.v(49) " "Inferred latch for \"pre_officer_request\[2\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_officer_request\[3\] bank_ticket_machine.v(49) " "Inferred latch for \"pre_officer_request\[3\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_service_type\[0\] bank_ticket_machine.v(49) " "Inferred latch for \"pre_service_type\[0\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre_service_type\[1\] bank_ticket_machine.v(49) " "Inferred latch for \"pre_service_type\[1\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter_display\[0\] bank_ticket_machine.v(49) " "Inferred latch for \"letter_display\[0\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter_display\[1\] bank_ticket_machine.v(49) " "Inferred latch for \"letter_display\[1\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter_display\[2\] bank_ticket_machine.v(49) " "Inferred latch for \"letter_display\[2\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter_display\[3\] bank_ticket_machine.v(49) " "Inferred latch for \"letter_display\[3\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter_display\[4\] bank_ticket_machine.v(49) " "Inferred latch for \"letter_display\[4\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter_display\[5\] bank_ticket_machine.v(49) " "Inferred latch for \"letter_display\[5\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "letter_display\[6\] bank_ticket_machine.v(49) " "Inferred latch for \"letter_display\[6\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desk_display\[0\] bank_ticket_machine.v(49) " "Inferred latch for \"desk_display\[0\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desk_display\[1\] bank_ticket_machine.v(49) " "Inferred latch for \"desk_display\[1\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desk_display\[2\] bank_ticket_machine.v(49) " "Inferred latch for \"desk_display\[2\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desk_display\[3\] bank_ticket_machine.v(49) " "Inferred latch for \"desk_display\[3\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desk_display\[4\] bank_ticket_machine.v(49) " "Inferred latch for \"desk_display\[4\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desk_display\[5\] bank_ticket_machine.v(49) " "Inferred latch for \"desk_display\[5\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desk_display\[6\] bank_ticket_machine.v(49) " "Inferred latch for \"desk_display\[6\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticket_display\[0\] bank_ticket_machine.v(49) " "Inferred latch for \"ticket_display\[0\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticket_display\[1\] bank_ticket_machine.v(49) " "Inferred latch for \"ticket_display\[1\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticket_display\[2\] bank_ticket_machine.v(49) " "Inferred latch for \"ticket_display\[2\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticket_display\[3\] bank_ticket_machine.v(49) " "Inferred latch for \"ticket_display\[3\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticket_display\[4\] bank_ticket_machine.v(49) " "Inferred latch for \"ticket_display\[4\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticket_display\[5\] bank_ticket_machine.v(49) " "Inferred latch for \"ticket_display\[5\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticket_display\[6\] bank_ticket_machine.v(49) " "Inferred latch for \"ticket_display\[6\]\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.HANDLE_REQUEST bank_ticket_machine.v(49) " "Inferred latch for \"next_state.HANDLE_REQUEST\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DISPENSE bank_ticket_machine.v(49) " "Inferred latch for \"next_state.DISPENSE\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.IDLE bank_ticket_machine.v(49) " "Inferred latch for \"next_state.IDLE\" at bank_ticket_machine.v(49)" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715093 "|bank_ticket_machine"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ticket_queue " "RAM logic \"ticket_queue\" is uninferred due to inappropriate RAM size" {  } { { "bank_ticket_machine.v" "ticket_queue" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1722687715215 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1722687715215 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "desk_display\[6\]\$latch desk_display\[3\]\$latch " "Duplicate LATCH primitive \"desk_display\[6\]\$latch\" merged with LATCH primitive \"desk_display\[3\]\$latch\"" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1722687715360 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "letter_display\[4\]\$latch letter_display\[0\]\$latch " "Duplicate LATCH primitive \"letter_display\[4\]\$latch\" merged with LATCH primitive \"letter_display\[0\]\$latch\"" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1722687715360 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "letter_display\[2\]\$latch letter_display\[1\]\$latch " "Duplicate LATCH primitive \"letter_display\[2\]\$latch\" merged with LATCH primitive \"letter_display\[1\]\$latch\"" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1722687715360 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1722687715360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pre_officer_request\[0\] " "Latch pre_officer_request\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA officer_request\[0\] " "Ports D and ENA on the latch are fed by the same signal officer_request\[0\]" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722687715360 ""}  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722687715360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pre_officer_request\[1\] " "Latch pre_officer_request\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA officer_request\[1\] " "Ports D and ENA on the latch are fed by the same signal officer_request\[1\]" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722687715360 ""}  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722687715360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pre_officer_request\[2\] " "Latch pre_officer_request\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA officer_request\[2\] " "Ports D and ENA on the latch are fed by the same signal officer_request\[2\]" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722687715360 ""}  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722687715360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pre_officer_request\[3\] " "Latch pre_officer_request\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA officer_request\[3\] " "Ports D and ENA on the latch are fed by the same signal officer_request\[3\]" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722687715360 ""}  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722687715360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.HANDLE_REQUEST_2576 " "Latch next_state.HANDLE_REQUEST_2576 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.HANDLE_REQUEST " "Ports D and ENA on the latch are fed by the same signal current_state.HANDLE_REQUEST" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722687715360 ""}  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722687715360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.DISPENSE_2595 " "Latch next_state.DISPENSE_2595 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.DISPENSE " "Ports D and ENA on the latch are fed by the same signal current_state.DISPENSE" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722687715360 ""}  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722687715360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.IDLE_2614 " "Latch next_state.IDLE_2614 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA reset " "Ports D and ENA on the latch are fed by the same signal reset" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1722687715360 ""}  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1722687715360 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "handle_ticket_letter_display\[1\] VCC " "Pin \"handle_ticket_letter_display\[1\]\" is stuck at VCC" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722687715407 "|bank_ticket_machine|handle_ticket_letter_display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "handle_ticket_letter_display\[2\] VCC " "Pin \"handle_ticket_letter_display\[2\]\" is stuck at VCC" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1722687715407 "|bank_ticket_machine|handle_ticket_letter_display[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1722687715407 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1722687715450 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intel_working/Final/Final/output_files/bank_ticket_machine.map.smsg " "Generated suppressed messages file C:/intel_working/Final/Final/output_files/bank_ticket_machine.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715719 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1722687715774 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722687715774 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "370 " "Implemented 370 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1722687715796 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1722687715796 ""} { "Info" "ICUT_CUT_TM_LCELLS" "322 " "Implemented 322 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1722687715796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1722687715796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722687715812 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug  3 20:21:55 2024 " "Processing ended: Sat Aug  3 20:21:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722687715812 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722687715812 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722687715812 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722687715812 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1722687716672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722687716672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug  3 20:21:56 2024 " "Processing started: Sat Aug  3 20:21:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722687716672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1722687716672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bank_ticket_machine -c bank_ticket_machine " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bank_ticket_machine -c bank_ticket_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1722687716672 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1722687716719 ""}
{ "Info" "0" "" "Project  = bank_ticket_machine" {  } {  } 0 0 "Project  = bank_ticket_machine" 0 0 "Fitter" 0 0 1722687716720 ""}
{ "Info" "0" "" "Revision = bank_ticket_machine" {  } {  } 0 0 "Revision = bank_ticket_machine" 0 0 "Fitter" 0 0 1722687716720 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1722687716801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1722687716801 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bank_ticket_machine 10M08DAF484C8G " "Selected device 10M08DAF484C8G for design \"bank_ticket_machine\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1722687716805 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1722687716829 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1722687716829 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1722687716886 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1722687716889 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8GES " "Device 10M08DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1722687716934 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1722687716934 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1722687716934 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1722687716934 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1722687716934 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1722687716934 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1722687716934 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1722687716936 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1722687716936 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1722687716936 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1722687716936 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1722687716936 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1722687716936 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1722687716936 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1722687716936 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1722687716936 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1722687716936 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1722687716936 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1722687716936 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1722687716936 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1722687716937 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "48 48 " "No exact pin location assignment(s) for 48 pins of 48 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1722687717016 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "27 " "The Timing Analyzer is analyzing 27 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1722687717281 ""}
{ "Info" "ISTA_SDC_FOUND" "bank_ticket_machine.out.sdc " "Reading SDC File: 'bank_ticket_machine.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1722687717281 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "customer_request " "Node: customer_request was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch next_state.IDLE_2614 customer_request " "Latch next_state.IDLE_2614 is being clocked by customer_request" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1722687717283 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1722687717283 "|bank_ticket_machine|customer_request"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "current_state.DISPENSE " "Node: current_state.DISPENSE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ticket_display\[1\]\$latch current_state.DISPENSE " "Latch ticket_display\[1\]\$latch is being clocked by current_state.DISPENSE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1722687717283 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1722687717283 "|bank_ticket_machine|current_state.DISPENSE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "current_state.HANDLE_REQUEST " "Node: current_state.HANDLE_REQUEST was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch desk_display\[0\]\$latch current_state.HANDLE_REQUEST " "Latch desk_display\[0\]\$latch is being clocked by current_state.HANDLE_REQUEST" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1722687717283 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1722687717283 "|bank_ticket_machine|current_state.HANDLE_REQUEST"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1722687717285 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1722687717285 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1722687717285 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000          clk " "   4.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1722687717285 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1722687717285 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L20n, DIFFOUT_L20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1722687717306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.DISPENSE " "Destination node current_state.DISPENSE" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1722687717306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "current_state.HANDLE_REQUEST " "Destination node current_state.HANDLE_REQUEST" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1722687717306 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1722687717306 ""}  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722687717306 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "current_state.DISPENSE  " "Automatically promoted node current_state.DISPENSE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1722687717306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pre_service_type\[0\]~0 " "Destination node pre_service_type\[0\]~0" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1722687717306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pre_officer_request\[0\]~1 " "Destination node pre_officer_request\[0\]~1" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1722687717306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_state.HANDLE_REQUEST~0 " "Destination node next_state.HANDLE_REQUEST~0" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1722687717306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector6~0 " "Destination node Selector6~0" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1722687717306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_state.DISPENSE~0 " "Destination node next_state.DISPENSE~0" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1722687717306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_state.IDLE~0 " "Destination node next_state.IDLE~0" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1722687717306 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1722687717306 ""}  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722687717306 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "current_state.HANDLE_REQUEST  " "Automatically promoted node current_state.HANDLE_REQUEST " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1722687717306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pre_officer_request\[0\]~1 " "Destination node pre_officer_request\[0\]~1" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1722687717306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_state.HANDLE_REQUEST~1 " "Destination node next_state.HANDLE_REQUEST~1" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1722687717306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector6~0 " "Destination node Selector6~0" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1722687717306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_state.IDLE~0 " "Destination node next_state.IDLE~0" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 451 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1722687717306 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1722687717306 ""}  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722687717306 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pre_officer_request\[0\]~2  " "Automatically promoted node pre_officer_request\[0\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1722687717306 ""}  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722687717306 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "next_state.HANDLE_REQUEST~2  " "Automatically promoted node next_state.HANDLE_REQUEST~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1722687717306 ""}  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722687717306 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pre_service_type\[0\]~0  " "Automatically promoted node pre_service_type\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1722687717306 ""}  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722687717306 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN N15 (CLK2n, DIFFIO_RX_R14n, DIFFOUT_R14n, High_Speed)) " "Automatically promoted node reset~input (placed in PIN N15 (CLK2n, DIFFIO_RX_R14n, DIFFOUT_R14n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1722687717306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "handle_ticket_number_display\[0\]~0 " "Destination node handle_ticket_number_display\[0\]~0" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 127 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1722687717306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pre_service_type\[0\]~0 " "Destination node pre_service_type\[0\]~0" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1722687717306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pre_officer_request\[0\]~2 " "Destination node pre_officer_request\[0\]~2" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1722687717306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_state.HANDLE_REQUEST~1 " "Destination node next_state.HANDLE_REQUEST~1" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1722687717306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_state.HANDLE_REQUEST~2 " "Destination node next_state.HANDLE_REQUEST~2" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1722687717306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_state.DISPENSE~0 " "Destination node next_state.DISPENSE~0" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1722687717306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ticket_queue~157 " "Destination node ticket_queue~157" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1722687717306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ticket_queue~159 " "Destination node ticket_queue~159" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1722687717306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ticket_queue~161 " "Destination node ticket_queue~161" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1722687717306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ticket_queue~163 " "Destination node ticket_queue~163" {  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1722687717306 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1722687717306 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1722687717306 ""}  } { { "bank_ticket_machine.v" "" { Text "C:/intel_working/Final/Final/bank_ticket_machine.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/intel_working/Final/Final/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1722687717306 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1722687717566 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1722687717566 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1722687717566 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1722687717567 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1722687717567 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1722687717568 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1722687717568 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1722687717568 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1722687717581 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1722687717581 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1722687717581 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "46 unused 2.5V 7 39 0 " "Number of I/O pins in group: 46 (unused VREF, 2.5V VCCIO, 7 input, 39 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1722687717583 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1722687717583 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1722687717583 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1722687717583 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 16 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1722687717583 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1722687717583 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1722687717583 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1722687717583 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 28 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1722687717583 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 41 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1722687717583 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1722687717583 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1722687717583 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1722687717583 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1722687717583 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722687717615 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1722687717617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1722687717997 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722687718040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1722687718048 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1722687719290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722687719290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1722687719622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X10_Y13 X20_Y25 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25" {  } { { "loc" "" { Generic "C:/intel_working/Final/Final/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X10_Y13 to location X20_Y25"} { { 12 { 0 ""} 10 13 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1722687719857 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1722687719857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1722687720233 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1722687720233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722687720236 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1722687720330 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1722687720338 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1722687720495 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1722687720495 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1722687720723 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1722687721060 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intel_working/Final/Final/output_files/bank_ticket_machine.fit.smsg " "Generated suppressed messages file C:/intel_working/Final/Final/output_files/bank_ticket_machine.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1722687721175 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6314 " "Peak virtual memory: 6314 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722687721452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug  3 20:22:01 2024 " "Processing ended: Sat Aug  3 20:22:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722687721452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722687721452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722687721452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1722687721452 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1722687722289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722687722289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug  3 20:22:02 2024 " "Processing started: Sat Aug  3 20:22:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722687722289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1722687722289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bank_ticket_machine -c bank_ticket_machine " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bank_ticket_machine -c bank_ticket_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1722687722289 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1722687722435 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1722687722612 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1722687722628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722687722799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug  3 20:22:02 2024 " "Processing ended: Sat Aug  3 20:22:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722687722799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722687722799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722687722799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1722687722799 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1722687723402 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1722687723681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722687723681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug  3 20:22:03 2024 " "Processing started: Sat Aug  3 20:22:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722687723681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1722687723681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bank_ticket_machine -c bank_ticket_machine " "Command: quartus_sta bank_ticket_machine -c bank_ticket_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1722687723681 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1722687723728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1722687723806 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1722687723806 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1722687723829 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1722687723829 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "27 " "The Timing Analyzer is analyzing 27 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1722687723902 ""}
{ "Info" "ISTA_SDC_FOUND" "bank_ticket_machine.out.sdc " "Reading SDC File: 'bank_ticket_machine.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1722687723912 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "customer_request " "Node: customer_request was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch pre_service_type\[0\] customer_request " "Latch pre_service_type\[0\] is being clocked by customer_request" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1722687723915 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1722687723915 "|bank_ticket_machine|customer_request"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "current_state.DISPENSE " "Node: current_state.DISPENSE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ticket_display\[1\]\$latch current_state.DISPENSE " "Latch ticket_display\[1\]\$latch is being clocked by current_state.DISPENSE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1722687723915 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1722687723915 "|bank_ticket_machine|current_state.DISPENSE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "current_state.HANDLE_REQUEST " "Node: current_state.HANDLE_REQUEST was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch desk_display\[0\]\$latch current_state.HANDLE_REQUEST " "Latch desk_display\[0\]\$latch is being clocked by current_state.HANDLE_REQUEST" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1722687723915 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1722687723915 "|bank_ticket_machine|current_state.HANDLE_REQUEST"}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1722687723916 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1722687723925 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1722687723929 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1722687723930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.087 " "Worst-case setup slack is -1.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687723931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687723931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.087             -68.331 clk  " "   -1.087             -68.331 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687723931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722687723931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687723933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687723933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clk  " "    0.340               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687723933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722687723933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1722687723936 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1722687723938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687723939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687723939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 clk  " "    0.000               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687723939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722687723939 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1722687723947 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1722687723961 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1722687724227 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "customer_request " "Node: customer_request was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch pre_service_type\[0\] customer_request " "Latch pre_service_type\[0\] is being clocked by customer_request" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1722687724263 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1722687724263 "|bank_ticket_machine|customer_request"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "current_state.DISPENSE " "Node: current_state.DISPENSE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ticket_display\[1\]\$latch current_state.DISPENSE " "Latch ticket_display\[1\]\$latch is being clocked by current_state.DISPENSE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1722687724263 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1722687724263 "|bank_ticket_machine|current_state.DISPENSE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "current_state.HANDLE_REQUEST " "Node: current_state.HANDLE_REQUEST was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch desk_display\[0\]\$latch current_state.HANDLE_REQUEST " "Latch desk_display\[0\]\$latch is being clocked by current_state.HANDLE_REQUEST" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1722687724263 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1722687724263 "|bank_ticket_machine|current_state.HANDLE_REQUEST"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1722687724267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.815 " "Worst-case setup slack is -0.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687724268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687724268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.815             -36.522 clk  " "   -0.815             -36.522 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687724268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722687724268 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.303 " "Worst-case hold slack is 0.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687724270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687724270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 clk  " "    0.303               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687724270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722687724270 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1722687724271 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1722687724273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687724274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687724274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 clk  " "    0.000               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687724274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722687724274 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1722687724281 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "customer_request " "Node: customer_request was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch pre_service_type\[0\] customer_request " "Latch pre_service_type\[0\] is being clocked by customer_request" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1722687724373 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1722687724373 "|bank_ticket_machine|customer_request"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "current_state.DISPENSE " "Node: current_state.DISPENSE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ticket_display\[1\]\$latch current_state.DISPENSE " "Latch ticket_display\[1\]\$latch is being clocked by current_state.DISPENSE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1722687724373 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1722687724373 "|bank_ticket_machine|current_state.DISPENSE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "current_state.HANDLE_REQUEST " "Node: current_state.HANDLE_REQUEST was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch desk_display\[0\]\$latch current_state.HANDLE_REQUEST " "Latch desk_display\[0\]\$latch is being clocked by current_state.HANDLE_REQUEST" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1722687724373 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1722687724373 "|bank_ticket_machine|current_state.HANDLE_REQUEST"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.007 " "Worst-case setup slack is 2.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687724376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687724376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.007               0.000 clk  " "    2.007               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687724376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722687724376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687724380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687724380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clk  " "    0.143               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687724380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722687724380 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1722687724382 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1722687724384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687724385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687724385 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 clk  " "    0.000               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1722687724385 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1722687724385 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1722687724895 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1722687724896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722687724927 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug  3 20:22:04 2024 " "Processing ended: Sat Aug  3 20:22:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722687724927 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722687724927 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722687724927 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1722687724927 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 53 s " "Quartus Prime Full Compilation was successful. 0 errors, 53 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1722687725551 ""}
