Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tapatil/CSE240C/SA1/ChampSim-master/ipc1_public/server_036.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3458979 heartbeat IPC: 2.89103 cumulative IPC: 2.89103 (Simulation time: 0 hr 0 min 33 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6924768 heartbeat IPC: 2.88535 cumulative IPC: 2.88818 (Simulation time: 0 hr 1 min 7 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 10432879 heartbeat IPC: 2.85054 cumulative IPC: 2.87552 (Simulation time: 0 hr 1 min 41 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 13895383 heartbeat IPC: 2.88808 cumulative IPC: 2.87865 (Simulation time: 0 hr 2 min 14 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 17357087 heartbeat IPC: 2.88875 cumulative IPC: 2.88067 (Simulation time: 0 hr 2 min 49 sec) 

Warmup complete CPU 0 instructions: 50000002 cycles: 17357087 (Simulation time: 0 hr 2 min 49 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 22981380 heartbeat IPC: 1.778 cumulative IPC: 1.778 (Simulation time: 0 hr 3 min 22 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 28557389 heartbeat IPC: 1.7934 cumulative IPC: 1.78567 (Simulation time: 0 hr 3 min 55 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 34168050 heartbeat IPC: 1.78232 cumulative IPC: 1.78455 (Simulation time: 0 hr 4 min 27 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 39750717 heartbeat IPC: 1.79126 cumulative IPC: 1.78622 (Simulation time: 0 hr 5 min 1 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 45326712 heartbeat IPC: 1.7934 cumulative IPC: 1.78765 (Simulation time: 0 hr 5 min 33 sec) 
Finished CPU 0 instructions: 50000003 cycles: 27969626 cumulative IPC: 1.78765 (Simulation time: 0 hr 5 min 33 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.78765 instructions: 50000003 cycles: 27969626
L1D TOTAL     ACCESS:   20490196  HIT:   20429994  MISS:      60202
L1D LOAD      ACCESS:    6674866  HIT:    6640043  MISS:      34823
L1D RFO       ACCESS:    7343023  HIT:    7335803  MISS:       7220
L1D PREFETCH  ACCESS:    6472307  HIT:    6454148  MISS:      18159
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6675833  ISSUED:    6504446  USEFUL:       5465  USELESS:      12695
L1D AVERAGE MISS LATENCY: 18.3276 cycles
L1I TOTAL     ACCESS:   17051073  HIT:   12232578  MISS:    4818495
L1I LOAD      ACCESS:    9039217  HIT:    9021149  MISS:      18068
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    8011856  HIT:    3211429  MISS:    4800427
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    8263584  ISSUED:    8243861  USEFUL:    3954586  USELESS:     845806
L1I AVERAGE MISS LATENCY: 14.7308 cycles
L2C TOTAL     ACCESS:    7070734  HIT:    7068580  MISS:       2154
L2C LOAD      ACCESS:      52691  HIT:      52332  MISS:        359
L2C RFO       ACCESS:       7213  HIT:       7166  MISS:         47
L2C PREFETCH  ACCESS:    6995202  HIT:    6993461  MISS:       1741
L2C WRITEBACK ACCESS:      15628  HIT:      15621  MISS:          7
L2C PREFETCH  REQUESTED:    5848465  ISSUED:    5841551  USEFUL:        288  USELESS:       1010
L2C AVERAGE MISS LATENCY: 201.954 cycles
LLC TOTAL     ACCESS:    1088796  HIT:    1085619  MISS:       3177
LLC LOAD      ACCESS:        358  HIT:        130  MISS:        228
LLC RFO       ACCESS:         47  HIT:         18  MISS:         29
LLC PREFETCH  ACCESS:    1087600  HIT:    1084687  MISS:       2913
LLC WRITEBACK ACCESS:        791  HIT:        784  MISS:          7
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:         66  USELESS:        742
LLC AVERAGE MISS LATENCY: 359.563 cycles
Major fault: 0 Minor fault: 1934
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        619  ROW_BUFFER_MISS:       2551
 DBUS_CONGESTED:       2006
 WQ ROW_BUFFER_HIT:        304  ROW_BUFFER_MISS:       1912  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.8717% MPKI: 0.21174 Average ROB Occupancy at Mispredict: 227.046

Branch types
NOT_BRANCH: 41748430 83.4969%
BRANCH_DIRECT_JUMP: 468563 0.937126%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 5599753 11.1995%
BRANCH_DIRECT_CALL: 885105 1.77021%
BRANCH_INDIRECT_CALL: 206338 0.412676%
BRANCH_RETURN: 1091467 2.18293%
BRANCH_OTHER: 0 0%

