\hypertarget{struct_d_m_a___stream___type_def}{}\section{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a___stream___type_def}\index{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}}


D\+MA Controller.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___stream___type_def_af60258ad5a25addc1e8969665d0c1731}{N\+D\+TR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___stream___type_def_aef55be3d948c22dd32a97e8d4f8761fd}{P\+AR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___stream___type_def_a63b4d166f4ab5024db6b493a7ab7b640}{M0\+AR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___stream___type_def_aee7782244ceb4791d9a3891804ac47ac}{M1\+AR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___stream___type_def_a5d5cc7f32884945503dd29f8f6cbb415}{F\+CR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+MA Controller. 

Definition at line 466 of file stm32f4xx.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t CR}

D\+MA stream x configuration register 

Definition at line 468 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_m_a___stream___type_def_a5d5cc7f32884945503dd29f8f6cbb415}\label{struct_d_m_a___stream___type_def_a5d5cc7f32884945503dd29f8f6cbb415}} 
\index{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}!F\+CR@{F\+CR}}
\index{F\+CR@{F\+CR}!D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{F\+CR}{FCR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t F\+CR}

D\+MA stream x F\+I\+FO control register 

Definition at line 473 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_m_a___stream___type_def_a63b4d166f4ab5024db6b493a7ab7b640}\label{struct_d_m_a___stream___type_def_a63b4d166f4ab5024db6b493a7ab7b640}} 
\index{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}!M0\+AR@{M0\+AR}}
\index{M0\+AR@{M0\+AR}!D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{M0\+AR}{M0AR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t M0\+AR}

D\+MA stream x memory 0 address register 

Definition at line 471 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_m_a___stream___type_def_aee7782244ceb4791d9a3891804ac47ac}\label{struct_d_m_a___stream___type_def_aee7782244ceb4791d9a3891804ac47ac}} 
\index{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}!M1\+AR@{M1\+AR}}
\index{M1\+AR@{M1\+AR}!D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{M1\+AR}{M1AR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t M1\+AR}

D\+MA stream x memory 1 address register 

Definition at line 472 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_m_a___stream___type_def_af60258ad5a25addc1e8969665d0c1731}\label{struct_d_m_a___stream___type_def_af60258ad5a25addc1e8969665d0c1731}} 
\index{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}!N\+D\+TR@{N\+D\+TR}}
\index{N\+D\+TR@{N\+D\+TR}!D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{N\+D\+TR}{NDTR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t N\+D\+TR}

D\+MA stream x number of data register 

Definition at line 469 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_d_m_a___stream___type_def_aef55be3d948c22dd32a97e8d4f8761fd}\label{struct_d_m_a___stream___type_def_aef55be3d948c22dd32a97e8d4f8761fd}} 
\index{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}!P\+AR@{P\+AR}}
\index{P\+AR@{P\+AR}!D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{P\+AR}{PAR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t P\+AR}

D\+MA stream x peripheral address register 

Definition at line 470 of file stm32f4xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Wilma/\+Documents/\+Git\+Hub/\+S\+D\+\_\+\+H\+U\+\_\+3/\+V\+E\+S\+O\+F\+T\+O\+N-\/16/cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
