{
  "module_name": "intel_dpio_phy.h",
  "hash_id": "7c7b79ce57bb86f1a240c9d90c52404b49e92259c7be5a0bb6a8af85ca4842b1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_dpio_phy.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_DPIO_PHY_H__\n#define __INTEL_DPIO_PHY_H__\n\n#include <linux/types.h>\n\nenum pipe;\nenum port;\nstruct drm_i915_private;\nstruct intel_crtc_state;\nstruct intel_digital_port;\nstruct intel_encoder;\n\nenum dpio_channel {\n\tDPIO_CH0,\n\tDPIO_CH1,\n};\n\nenum dpio_phy {\n\tDPIO_PHY0,\n\tDPIO_PHY1,\n\tDPIO_PHY2,\n};\n\nvoid bxt_port_to_phy_channel(struct drm_i915_private *dev_priv, enum port port,\n\t\t\t     enum dpio_phy *phy, enum dpio_channel *ch);\nvoid bxt_ddi_phy_set_signal_levels(struct intel_encoder *encoder,\n\t\t\t\t   const struct intel_crtc_state *crtc_state);\nvoid bxt_ddi_phy_init(struct drm_i915_private *dev_priv, enum dpio_phy phy);\nvoid bxt_ddi_phy_uninit(struct drm_i915_private *dev_priv, enum dpio_phy phy);\nbool bxt_ddi_phy_is_enabled(struct drm_i915_private *dev_priv,\n\t\t\t    enum dpio_phy phy);\nbool bxt_ddi_phy_verify_state(struct drm_i915_private *dev_priv,\n\t\t\t      enum dpio_phy phy);\nu8 bxt_ddi_phy_calc_lane_lat_optim_mask(u8 lane_count);\nvoid bxt_ddi_phy_set_lane_optim_mask(struct intel_encoder *encoder,\n\t\t\t\t     u8 lane_lat_optim_mask);\nu8 bxt_ddi_phy_get_lane_lat_optim_mask(struct intel_encoder *encoder);\n\nenum dpio_channel vlv_dig_port_to_channel(struct intel_digital_port *dig_port);\nenum dpio_phy vlv_dig_port_to_phy(struct intel_digital_port *dig_port);\nenum dpio_channel vlv_pipe_to_channel(enum pipe pipe);\n\nvoid chv_set_phy_signal_level(struct intel_encoder *encoder,\n\t\t\t      const struct intel_crtc_state *crtc_state,\n\t\t\t      u32 deemph_reg_value, u32 margin_reg_value,\n\t\t\t      bool uniq_trans_scale);\nvoid chv_data_lane_soft_reset(struct intel_encoder *encoder,\n\t\t\t      const struct intel_crtc_state *crtc_state,\n\t\t\t      bool reset);\nvoid chv_phy_pre_pll_enable(struct intel_encoder *encoder,\n\t\t\t    const struct intel_crtc_state *crtc_state);\nvoid chv_phy_pre_encoder_enable(struct intel_encoder *encoder,\n\t\t\t\tconst struct intel_crtc_state *crtc_state);\nvoid chv_phy_release_cl2_override(struct intel_encoder *encoder);\nvoid chv_phy_post_pll_disable(struct intel_encoder *encoder,\n\t\t\t      const struct intel_crtc_state *old_crtc_state);\n\nvoid vlv_set_phy_signal_level(struct intel_encoder *encoder,\n\t\t\t      const struct intel_crtc_state *crtc_state,\n\t\t\t      u32 demph_reg_value, u32 preemph_reg_value,\n\t\t\t      u32 uniqtranscale_reg_value, u32 tx3_demph);\nvoid vlv_phy_pre_pll_enable(struct intel_encoder *encoder,\n\t\t\t    const struct intel_crtc_state *crtc_state);\nvoid vlv_phy_pre_encoder_enable(struct intel_encoder *encoder,\n\t\t\t\tconst struct intel_crtc_state *crtc_state);\nvoid vlv_phy_reset_lanes(struct intel_encoder *encoder,\n\t\t\t const struct intel_crtc_state *old_crtc_state);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}