// Seed: 1240479428
module module_0 (
    input tri id_0,
    input uwire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input uwire id_5,
    output tri id_6
);
  wire id_8, id_9, id_10;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1#(
        .id_8(id_8),
        .id_9(1 - id_3)
    ),
    output tri0 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input supply0 id_5,
    input wor id_6
);
  wire id_10;
  module_0(
      id_6, id_5, id_1, id_1, id_5, id_5, id_0
  );
endmodule
