<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___peripheral___registers___bits___definition" xml:lang="en-US">
<title>Peripheral_Registers_Bits_Definition</title>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b7f27694281e4cad956da567e5583b2">ADC_SR_AWD</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3dc295c5253743aeb2cda582953b7b53">ADC_SR_EOC</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc9f07589bb1a4e398781df372389b56">ADC_SR_JEOC</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7340a01ffec051c06e80a037eee58a14">ADC_SR_JSTRT</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45eb11ad986d8220cde9fa47a91ed222">ADC_SR_STRT</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e5211d5e3e53cdedf4d9d6fe4ce2a45">ADC_SR_OVR</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</link>   ((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18725d77c35c173cdb5bdab658d9dace">ADC_CR1_AWDCH_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcd37244d74db7c9a34a4f08b94301ae">ADC_CR1_AWDCH_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga625eebdc95937325cad90a151853f5a0">ADC_CR1_AWDCH_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb768d4aafbabc114d4650cf962392ec">ADC_CR1_AWDCH_3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf37f3c0d7c72192803d0772e076cf8ee">ADC_CR1_AWDCH_4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa39fee2e812a7ca45998cccf32e90aea">ADC_CR1_EOCIE</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd44f86b189696d5a3780342516de722">ADC_CR1_AWDIE</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c46fc1dc6c63acf88821f46a8f6d5e7">ADC_CR1_JEOCIE</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</link>   ((uint32_t)0x0000E000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71e4a4c233895a2e7b6dd3ca6ca849e5">ADC_CR1_RES</link>   ((uint32_t)0x03000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacfc432ddbd2140a92d877f6d9dc52417">ADC_CR1_RES_0</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga674904864f540043692a5b5ead9fae10">ADC_CR1_RES_1</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa892fda7c204bf18a33a059f28be0fba">ADC_CR1_OVRIE</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">ADC_CR2_DDS</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9dac2004ab20295e04012060ab24aeb">ADC_CR2_EOCS</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</link>   ((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae34f5dda7a153ffd927c9cd38999f822">ADC_CR2_JEXTSEL_3</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07330f702208792faca3a563dc4fd9c6">ADC_CR2_JEXTEN</link>   ((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b3c99510de210ff3137ff8de328889b">ADC_CR2_JEXTEN_0</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga949c70fdf36a32a6afcbf44fec123832">ADC_CR2_JEXTEN_1</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac12fe8a6cc24eef2ed2e1f1525855678">ADC_CR2_JSWSTART</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</link>   ((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga387de6160834197888efa43e164c2db9">ADC_CR2_EXTSEL_3</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga574b4d8e90655d0432882d620e629234">ADC_CR2_EXTEN</link>   ((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3519da0cc6fbd31444a16244c70232e6">ADC_CR2_EXTEN_0</link>   ((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17e37edddbb6ad791bffb350cca23d4d">ADC_CR2_EXTEN_1</link>   ((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5eae65bad1a6c975e1911eb5ba117468">ADC_CR2_SWSTART</link>   ((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32242a2c2156a012a7343bcb43d490d0">ADC_SMPR1_SMP10</link>   ((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a8996c53042759f01e966fb00351ebf">ADC_SMPR1_SMP10_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42b96f058436c8bdcfabe1e08c7edd61">ADC_SMPR1_SMP10_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga289d89b4d92d7f685a8e44aeb9ddcded">ADC_SMPR1_SMP10_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c74d559f2a70a2e8c807b7bcaccd800">ADC_SMPR1_SMP11</link>   ((uint32_t)0x00000038)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60780d613953f48a2dfc8debce72fb28">ADC_SMPR1_SMP11_0</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa61e1dbafcae3e1c8eae4320a6e5ec5d">ADC_SMPR1_SMP11_1</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93a876a9a6d90cd30456433b7e38c3f2">ADC_SMPR1_SMP11_2</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga433b5a7d944666fb7abed3b107c352fc">ADC_SMPR1_SMP12</link>   ((uint32_t)0x000001C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaaac6ae97c00276d7472bc92a9edd6e2">ADC_SMPR1_SMP12_0</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6020f9d742e15650ad919aaccaf2ff6c">ADC_SMPR1_SMP12_1</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb59adb544d416e91ea0c12d4f39ccc9">ADC_SMPR1_SMP12_2</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2df120cd93a177ea17946a656259129e">ADC_SMPR1_SMP13</link>   ((uint32_t)0x00000E00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49e7444d6cf630eccfd52fb4155bd553">ADC_SMPR1_SMP13_0</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5d5ad9d8d08feaee18d1f2d8d6787a1">ADC_SMPR1_SMP13_1</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4cd285d46485136deb6223377d0b17c">ADC_SMPR1_SMP13_2</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1574fc02a40f22fc751073e02ebb781">ADC_SMPR1_SMP14</link>   ((uint32_t)0x00007000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9243898272b1d27018c971eecfa57f78">ADC_SMPR1_SMP14_0</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1016b8ca359247491a2a0a5d77aa1c22">ADC_SMPR1_SMP14_1</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e658a8b72bac244bf919a874690e49e">ADC_SMPR1_SMP14_2</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ae0043ad863f7710834217bc82c8ecf">ADC_SMPR1_SMP15</link>   ((uint32_t)0x00038000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5f8e555f5ece2ee632dd9d6c60d9584">ADC_SMPR1_SMP15_0</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab978e10b7dcfe6c1b88dd4fef50498ac">ADC_SMPR1_SMP15_1</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga045285e1c5ab9ae570e37fe627b0e117">ADC_SMPR1_SMP15_2</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2925d05347e46e9c6a970214fa76bbec">ADC_SMPR1_SMP16</link>   ((uint32_t)0x001C0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1a7d0ef695bd2017bcda3949f0134be">ADC_SMPR1_SMP16_0</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga793ff2f46f51e1d485a9bd728687bf15">ADC_SMPR1_SMP16_1</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade321fdbf74f830e54951ccfca285686">ADC_SMPR1_SMP16_2</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9867370ecef7b99c32b8ecb44ad9e581">ADC_SMPR1_SMP17</link>   ((uint32_t)0x00E00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42b004d74f288cb191bfc6a327f94480">ADC_SMPR1_SMP17_0</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ac4c21586d6a353c208a5175906ecc1">ADC_SMPR1_SMP17_1</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac81ceec799a7da2def4f33339bd5e273">ADC_SMPR1_SMP17_2</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3c7d84a92899d950de236fe9d14df2c">ADC_SMPR1_SMP18</link>   ((uint32_t)0x07000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6862168bb7688638764defc72120716b">ADC_SMPR1_SMP18_0</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72a01c59a0a785b18235641b36735090">ADC_SMPR1_SMP18_1</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec1addc9c417b4b7693768817b058059">ADC_SMPR1_SMP18_2</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a13b3c652e5759e2d8bc7e38889bc5e">ADC_SMPR2_SMP0</link>   ((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bde59fce56980a59a3dfdb0da7ebe0c">ADC_SMPR2_SMP0_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d5b6e025d8e70767914c144793b93e6">ADC_SMPR2_SMP0_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga361de56c56c45834fc837df349f155dc">ADC_SMPR2_SMP0_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b85dd0b1708cdf1bf403b07ad51da36">ADC_SMPR2_SMP1</link>   ((uint32_t)0x00000038)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa99de1a2d2bbe8921353114d03cb7f6">ADC_SMPR2_SMP1_0</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6ceb41e5e3cb6ae7da28070bc0b07d2">ADC_SMPR2_SMP1_1</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b9efc8f9488d389301c4a6f9ef4427a">ADC_SMPR2_SMP1_2</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea6e1e298372596bcdcdf93e763b3683">ADC_SMPR2_SMP2</link>   ((uint32_t)0x000001C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97e2ac0d4d8afb3aa0b4c09c8fa1d018">ADC_SMPR2_SMP2_0</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83fe79e3e10b689a209dc5a724f89199">ADC_SMPR2_SMP2_1</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad580d376e0a0bcb34183a6d6735b3122">ADC_SMPR2_SMP2_2</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga081c3d61e5311a11cb046d56630e1fd0">ADC_SMPR2_SMP3</link>   ((uint32_t)0x00000E00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1679a42f67ca4b9b9496dd6000fec01">ADC_SMPR2_SMP3_0</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bf92b0a67dcec9b3c325d58e7e517b0">ADC_SMPR2_SMP3_1</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40682268fa8534bd369eb64a329bdf46">ADC_SMPR2_SMP3_2</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeab838fcf0aace87b2163b96d208bb64">ADC_SMPR2_SMP4</link>   ((uint32_t)0x00007000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4123bce64dc4f1831f992b09d6db4f2">ADC_SMPR2_SMP4_0</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3edf57b459804d17d5a588dd446c763">ADC_SMPR2_SMP4_1</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2a2fd74311c4ffcaed4a8d1a3be2245">ADC_SMPR2_SMP4_2</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9500281fa740994b9cfa6a7df8227849">ADC_SMPR2_SMP5</link>   ((uint32_t)0x00038000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22dd2b1695a4e7a4b1d4ec2b8e244ffc">ADC_SMPR2_SMP5_0</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4de4f6c62646be62d0710dc46eb5e88">ADC_SMPR2_SMP5_1</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c19081d82f2c6478c6aefc207778e1e">ADC_SMPR2_SMP5_2</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64cd99c27d07298913541dbdc31aa8ae">ADC_SMPR2_SMP6</link>   ((uint32_t)0x001C0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbebc0a7f368e5846408d768603d9b44">ADC_SMPR2_SMP6_0</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27f59166864f7cd0a5e8e6b4450e72d3">ADC_SMPR2_SMP6_1</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4139fac7e8ba3e604e35ba906880f909">ADC_SMPR2_SMP6_2</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ec6ee971fc8b2d1890858df94a5c500">ADC_SMPR2_SMP7</link>   ((uint32_t)0x00E00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f30003c59ab6c232d73aa446c77651a">ADC_SMPR2_SMP7_0</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c8708fc97082257b43fa4534c721068">ADC_SMPR2_SMP7_1</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e42897bdc25951a73bac060a7a065ca">ADC_SMPR2_SMP7_2</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0695c289e658b772070a7f29797e9cc3">ADC_SMPR2_SMP8</link>   ((uint32_t)0x07000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5f1d2290107eda2dfee33810779b0f6">ADC_SMPR2_SMP8_0</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb9ce9d71f989bad0ed686caf4dd5250">ADC_SMPR2_SMP8_1</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3756c6141f55c60da0bcd4d599e7d60d">ADC_SMPR2_SMP8_2</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5348f83daaa38060702d7b9cfe2e4005">ADC_SMPR2_SMP9</link>   ((uint32_t)0x38000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga892f18c89fbaafc74b7d67db74b41423">ADC_SMPR2_SMP9_0</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a6949e61c5845a7ff2331b64cb579bc">ADC_SMPR2_SMP9_1</link>   ((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga070135017850599b1e19766c6aa31cd1">ADC_SMPR2_SMP9_2</link>   ((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad76f97130b391455094605a6c803026c">ADC_JOFR1_JOFFSET1</link>   ((uint32_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b15a9e9ce10303e233059c1de6d956c">ADC_JOFR2_JOFFSET2</link>   ((uint32_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga743e4c3a7cefc1a193146e77791c3985">ADC_JOFR3_JOFFSET3</link>   ((uint32_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada0937f2f6a64bd6b7531ad553471b8d">ADC_JOFR4_JOFFSET4</link>   ((uint32_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</link>   ((uint32_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</link>   ((uint32_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ae1998c0dd11275958e7347a92852fc">ADC_SQR1_SQ13</link>   ((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40d24ddd458198e7731d5abf9d15fc08">ADC_SQR1_SQ13_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccdca8b0f3cab9f62ae2ffbb9c30546f">ADC_SQR1_SQ13_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37e8723bfdc43da0b86e40a49b78c9ad">ADC_SQR1_SQ13_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga412374f7ce1f62ee187c819391898778">ADC_SQR1_SQ13_3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05ca5e303f844f512c9a9cb5df9a1028">ADC_SQR1_SQ13_4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0251199146cb3d0d2c1c0608fbca585">ADC_SQR1_SQ14</link>   ((uint32_t)0x000003E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacde3a6d9e94aa1c2399e335911fd6212">ADC_SQR1_SQ14_0</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bc61e4d3ea200e1fc3e9d621ebbd2b4">ADC_SQR1_SQ14_1</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeea616e444521cd58c5d8d574c47ccf0">ADC_SQR1_SQ14_2</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e0c9439633fb5c67c8f2138c9d2efae">ADC_SQR1_SQ14_3</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea22b4dd0fbb26d2a0babbc483778b0e">ADC_SQR1_SQ14_4</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23222c591c6d926f7a741bc9346f1d8f">ADC_SQR1_SQ15</link>   ((uint32_t)0x00007C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbfbc70f67ce1d8f227e17a7f19c123b">ADC_SQR1_SQ15_0</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac00e343ff0dd8f1f29e897148e3e070a">ADC_SQR1_SQ15_1</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab63443b0c5a2eca60a8c9714f6f31c03">ADC_SQR1_SQ15_2</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf676d45ba227a2dc641b2afadfa7852">ADC_SQR1_SQ15_3</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7dbc07d0904f60abcc15827ccab1a8c2">ADC_SQR1_SQ15_4</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafecb33099669a080cede6ce0236389e7">ADC_SQR1_SQ16</link>   ((uint32_t)0x000F8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3404d0bf04b8561bf93455d968b77ea9">ADC_SQR1_SQ16_0</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ea6af777051f14be5cf166dd4ae69d1">ADC_SQR1_SQ16_1</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf59e4a113346ac3daf6829c3321444f5">ADC_SQR1_SQ16_2</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6052517e5fcab3f58c42b59fb3ffee55">ADC_SQR1_SQ16_3</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7af851b5898b4421958e7a100602c8cd">ADC_SQR1_SQ16_4</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</link>   ((uint32_t)0x00F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9f66f702fc124040956117f20ef8df4">ADC_SQR2_SQ7</link>   ((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12bbc822c10582a80f7e20a11038ce96">ADC_SQR2_SQ7_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d0d7daf3b6db6ff4fa382495f6127c6">ADC_SQR2_SQ7_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74bda24f18a95261661a944cecf45a52">ADC_SQR2_SQ7_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2697675d008dda4e6a4905fc0f8d22af">ADC_SQR2_SQ7_3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c46dd0f30ef85094ca0cde2e8c00dac">ADC_SQR2_SQ7_4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga308ec58a8d20dcb3a348c30c332a0a8e">ADC_SQR2_SQ8</link>   ((uint32_t)0x000003E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga858717a28d6c26612ad4ced46863ba13">ADC_SQR2_SQ8_0</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d06168a43b4845409f2fb9193ee474a">ADC_SQR2_SQ8_1</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5eaea65d6719a8199639ec30bb8a07b">ADC_SQR2_SQ8_2</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23e22da18926dd107adc69282a445412">ADC_SQR2_SQ8_3</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacadd092f31f37bb129065be175673c63">ADC_SQR2_SQ8_4</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5d91ecfc3d40cc6b1960544e526eb91">ADC_SQR2_SQ9</link>   ((uint32_t)0x00007C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace032949b436d9af8a20ea10a349d55b">ADC_SQR2_SQ9_0</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5cf43f1c5de0e73d6159fabc3681b891">ADC_SQR2_SQ9_1</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3389c07a9de242151ffa434908fee39d">ADC_SQR2_SQ9_2</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13f30540b9f2d33640ea7d9652dc3c71">ADC_SQR2_SQ9_3</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga910e5bda9852d49117b76b0d9f420ef2">ADC_SQR2_SQ9_4</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22e474b65f217ac21137b1d3f3cbb6bb">ADC_SQR2_SQ10</link>   ((uint32_t)0x000F8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5a36056dbfce703d22387432ac12262">ADC_SQR2_SQ10_0</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09a1de734fe67156af26edf3b8a61044">ADC_SQR2_SQ10_1</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b1d6ad0a40e7171d40a964b361d1eb9">ADC_SQR2_SQ10_2</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24d63e60eabad897aa9b19dbe56da71e">ADC_SQR2_SQ10_3</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7df899f74116e6cb3205af2767840cfb">ADC_SQR2_SQ10_4</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7bf491b9c1542fb0d0b83fc96166362e">ADC_SQR2_SQ11</link>   ((uint32_t)0x01F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bc91fec2ef468c5d39d19beda9ecd3e">ADC_SQR2_SQ11_0</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e142789d2bd0584480e923754544ff5">ADC_SQR2_SQ11_1</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad6b844fe698c16437e91c9e05a367a4c">ADC_SQR2_SQ11_2</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a8127191e3c48f4e0952bdb5e196225">ADC_SQR2_SQ11_3</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e8a39f645505ef84cb94bbc8d21b8e0">ADC_SQR2_SQ11_4</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8731660b1710e63d5423cd31c11be184">ADC_SQR2_SQ12</link>   ((uint32_t)0x3E000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b2da909e54f8f6f61bf2bd2cd3e93e0">ADC_SQR2_SQ12_0</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5930c4a07d594aa23bc868526b42601">ADC_SQR2_SQ12_1</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga377805a21e7da2a66a3913a77bcc1e66">ADC_SQR2_SQ12_2</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e3b45cac9aeb68d33b31a0914692857">ADC_SQR2_SQ12_3</link>   ((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6043d31a6cb9bd7c1542c3d41eb296c7">ADC_SQR2_SQ12_4</link>   ((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52491114e8394648559004f3bae718d9">ADC_SQR3_SQ1</link>   ((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53d3bb1c8bb48c7bcb0f7409db69f7b4">ADC_SQR3_SQ1_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddb9af3a3b23a103fbc34c4f422fd2af">ADC_SQR3_SQ1_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf591f43a15c0c2c5afae2598b8f2afc">ADC_SQR3_SQ1_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05cfde0ef0e6a8dd6311f5cd7a806556">ADC_SQR3_SQ1_3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9981512f99a6c41ce107a9428d9cfdd0">ADC_SQR3_SQ1_4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60637fb25c099f8da72a8a36211f7a8c">ADC_SQR3_SQ2</link>   ((uint32_t)0x000003E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaede0302eb64f023913c7a9e588d77937">ADC_SQR3_SQ2_0</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga158ab7429a864634a46c81fdb51d7508">ADC_SQR3_SQ2_1</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae729e21d590271c59c0d653300d5581c">ADC_SQR3_SQ2_2</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf65c33275178a8777fa8fed8a01f7389">ADC_SQR3_SQ2_3</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga990aeb689b7cc8f0bebb3dd6af7b27a6">ADC_SQR3_SQ2_4</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga601f21b7c1e571fb8c5ff310aca021e1">ADC_SQR3_SQ3</link>   ((uint32_t)0x00007C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7fd2c154b5852cb08ce60b4adfa36313">ADC_SQR3_SQ3_0</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga214580377dd3a424ad819f14f6b025d4">ADC_SQR3_SQ3_1</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabae2353b109c9cda2a176ea1f44db4fe">ADC_SQR3_SQ3_2</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d2f00d3372bd1d64bf4eb2271277ab0">ADC_SQR3_SQ3_3</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5279e505b1a59b223f30e5be139d5042">ADC_SQR3_SQ3_4</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3fc43f70bb3c67c639678b91d852390b">ADC_SQR3_SQ4</link>   ((uint32_t)0x000F8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2a501b20cf758a7353efcb3f95a3a93">ADC_SQR3_SQ4_0</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffafa27fd561e4c7d419e3f665d80f2c">ADC_SQR3_SQ4_1</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0251fa70e400ee74f442d8fba2b1afb">ADC_SQR3_SQ4_2</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3dc48c3c6b304517261486d8a63637ae">ADC_SQR3_SQ4_3</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe23b9e640df96ca84eab4b6b4f44083">ADC_SQR3_SQ4_4</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae841d68049442e4568b86322ed4be6f">ADC_SQR3_SQ5</link>   ((uint32_t)0x01F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1de9fc24755b715c700c6442f4a396b">ADC_SQR3_SQ5_0</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f704feb58eecb39bc7f199577064172">ADC_SQR3_SQ5_1</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88a7994f637a75d105cc5975b154c373">ADC_SQR3_SQ5_2</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31c6fce8f01e75c68124124061f67f0e">ADC_SQR3_SQ5_3</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b0cad694c068ea8874b6504bd6ae885">ADC_SQR3_SQ5_4</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga723792274b16b342d16d6a02fce74ba6">ADC_SQR3_SQ6</link>   ((uint32_t)0x3E000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91b8b5293abd0601c543c13a0b53b335">ADC_SQR3_SQ6_0</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab29847362a613b43eeeda6db758d781e">ADC_SQR3_SQ6_1</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa92c8ea1bfb42ed80622770ae2dc41ab">ADC_SQR3_SQ6_2</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed2d7edb11fb84b02c175acff305a922">ADC_SQR3_SQ6_3</link>   ((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78f9e51811549a6797ecfe1468def4ff">ADC_SQR3_SQ6_4</link>   ((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</link>   ((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3ea38b080462c4571524b5fcbfed292">ADC_JSQR_JSQ1_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabae36d7655fb1dce11e60ffa8e57b509">ADC_JSQR_JSQ1_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3e7a96d33f640444b40b70e9ee28671">ADC_JSQR_JSQ1_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6066a6aef47f317a5df0c9bbf59121fb">ADC_JSQR_JSQ1_3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2c4baf98380a477cebb01be3e8f0594">ADC_JSQR_JSQ1_4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</link>   ((uint32_t)0x000003E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaabf0889d056b56e4a113142b3694166d">ADC_JSQR_JSQ2_0</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga048f97e9e332adb21eca27b647af1378">ADC_JSQR_JSQ2_1</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18bee187ed94e73b16eeea7501394581">ADC_JSQR_JSQ2_2</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78b031d11b56e49b2c28c1a79136b48a">ADC_JSQR_JSQ2_3</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga064d6ccde30a22430c658b8efc431e59">ADC_JSQR_JSQ2_4</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</link>   ((uint32_t)0x00007C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12fbc27c3543f23125f632dfa60fdc98">ADC_JSQR_JSQ3_0</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga169ec7d371e3ee897b73c3ad84b6ed32">ADC_JSQR_JSQ3_1</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga693542d5a536304f364476589ba0bec9">ADC_JSQR_JSQ3_2</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga139ddd01c0faf219dca844477453149e">ADC_JSQR_JSQ3_3</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1452b8cf4acc90fb522d90751043aac">ADC_JSQR_JSQ3_4</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</link>   ((uint32_t)0x000F8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13e250d329673c02f7a0d24d25e83649">ADC_JSQR_JSQ4_0</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30dad81d708c35136e2da4e96cfe07b7">ADC_JSQR_JSQ4_1</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ceab97acb95b31cb7448c9da38fc11a">ADC_JSQR_JSQ4_2</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52f6571e7efed6a0f72df19c66d3c917">ADC_JSQR_JSQ4_3</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaede3a17ef541039943d9dcd85df223ca">ADC_JSQR_JSQ4_4</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</link>   ((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga117a6719241f20dbd765bc34f9ffcd58">ADC_JSQR_JL_0</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f82ef3b6e6350b9e52e622daeaa3e6e">ADC_JSQR_JL_1</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</link>   ((uint32_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fbd8801b9c60269ca477062985a08e8">ADC_JDR2_JDATA</link>   ((uint32_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae84e9e5928bb9ed1aef6c83089fb5ef">ADC_JDR3_JDATA</link>   ((uint32_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga48d8fafdad1fb1bb0f761fd833e7b0c1">ADC_JDR4_JDATA</link>   ((uint32_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada596183c4087696c486546e88176038">ADC_DR_DATA</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67c396288ac97bfab2d37017bd536b98">ADC_DR_ADC2DATA</link>   ((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e640f7443f14d01a37e29cff004223f">ADC_CSR_AWD1</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga715bcb019d713187aacd46f4482fa5f9">ADC_CSR_EOC1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a8a134d8b946f3549390294ef94b8d6">ADC_CSR_JEOC1</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f1e6578b14d71c6d972c6d6f6d48eaa">ADC_CSR_JSTRT1</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78ff468cfaa299ef62ab7b8b9910e142">ADC_CSR_STRT1</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga321ed2ccdf98d3a3307947056a8c401a">ADC_CSR_DOVR1</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80d8090a99ec65807ed831fea0d5524c">ADC_CSR_AWD2</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga411d79254769bbb4eeb14964abad497a">ADC_CSR_EOC2</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf24dbb77fadc6f928b8e38199a08abc7">ADC_CSR_JEOC2</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ca65d6d580299518fb7491e1cebac1d">ADC_CSR_JSTRT2</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9e79005049b17d08c28aeca86677655">ADC_CSR_STRT2</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00e2a30df5568b5663e9f016743b3a35">ADC_CSR_DOVR2</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8883de33c5a7b30c611db11340fec6d">ADC_CSR_AWD3</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a94c410343ba459146b2bb17833a795">ADC_CSR_EOC3</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7d3c36f449ef1ee9ee20c5686b4e974">ADC_CSR_JEOC3</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga94140d21b4c83d9f401cc459a7ec6060">ADC_CSR_JSTRT3</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13ca665cc575b64588475723f5289d4a">ADC_CSR_STRT3</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga396513974cf26f2a4aa0f36e755e227c">ADC_CSR_DOVR3</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf70ab04667c7c7da0f29c0e5a6c48e68">ADC_CCR_MULTI</link>   ((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4e7104ce01e3a79b8f6138d87dc3684">ADC_CCR_MULTI_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8781dec7f076b475b85f8470aee94d06">ADC_CCR_MULTI_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6a5be6cff1227431b8d54dffcc1ce88">ADC_CCR_MULTI_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae55be7b911b4c0272543f98a0dba5f20">ADC_CCR_MULTI_3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5087b3cb0d4570b80b3138c277bcbf6c">ADC_CCR_MULTI_4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</link>   ((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22b71e9df8b1fca93802ad602341eb0b">ADC_CCR_DELAY_0</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d0d5785cb6c75e700517e88af188573">ADC_CCR_DELAY_1</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17f85cbda5dcf9a392a29befb73c6ceb">ADC_CCR_DELAY_2</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0216de7d6fcfa507c9aa1400972d862">ADC_CCR_DELAY_3</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e745513bbc2e5e5a76ae999d5d535af">ADC_CCR_DDS</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e346b21afcaeced784e6c80b3aa1fb4">ADC_CCR_DMA</link>   ((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a42ee6ec5115244aef8f60d35abcc47">ADC_CCR_DMA_0</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacdc9d29cafdd54e5c0dd752c358e1bc8">ADC_CCR_DMA_1</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a2ee019aef4c64fffc72141f7aaab2c">ADC_CCR_ADCPRE</link>   ((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3108cc8fb81f6efd1e93fa5f82ac313">ADC_CCR_ADCPRE_0</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa090830d2d359db04f365d46c6644d5">ADC_CCR_ADCPRE_1</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga519645e42dcf6b19af9c05dc40300abb">ADC_CCR_VBATE</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc020d85a8740491ce3f218a0706f1dc">ADC_CCR_TSVREFE</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d7a0a18c77816c45c5682c3884e3d56">ADC_CDR_DATA1</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55f0776b9bf2612c194c1ab478d8a371">ADC_CDR_DATA2</link>   ((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bf4701d3b15924e657942ce3caa4105">CRC_DR_DR</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9a0feb3cf1d8c5871e663ca4a174cc0">CRC_IDR_IDR</link>   ((uint32_t)0xFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d57481fb891a0964b40f721354c56d7">CRC_CR_RESET</link>   ((uint32_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf353426d72702c7801416ba36d53dc6">DMA_SxCR_CHSEL</link>   ((uint32_t)0x0E000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17d34dad5c7bdb97fdcadaebfed80d90">DMA_SxCR_CHSEL_0</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa59d7ef4d7e0895f18ca4ef1210edae">DMA_SxCR_CHSEL_1</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae001e60d3fd84c18bb5e2f96b695af38">DMA_SxCR_CHSEL_2</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</link>   ((uint32_t)0x01800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e3931a8f14ffe008b8717e1b3232fca">DMA_SxCR_MBURST_0</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf28eac7212392083bbf1b3d475022b74">DMA_SxCR_MBURST_1</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</link>   ((uint32_t)0x00600000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf0eee1ad1788868a194f95107057a16">DMA_SxCR_PBURST_0</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga061207b2c654a0dd62e40187c9557eda">DMA_SxCR_PBURST_1</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f597f58faf86d2b78ad931079f57305">DMA_SxCR_ACK</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</link>   ((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41b1b2f7bd6f0af932ff0fb7df9336b6">DMA_SxCR_PL_0</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81817adc8c0ee54dea0f67a1a9e8eb77">DMA_SxCR_PL_1</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</link>   ((uint32_t)0x00006000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39adb60b3394b61366691b45b8c2b80f">DMA_SxCR_MSIZE_0</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5c2ef08ab52de52b4e1fd785f60e263">DMA_SxCR_MSIZE_1</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</link>   ((uint32_t)0x00001800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab05cf3e3f7c9edae5c70d59b3b75b14f">DMA_SxCR_PSIZE_0</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f376d0900380a3045cbeadd6a037302">DMA_SxCR_PSIZE_1</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</link>   ((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadca9547536f3d2f76577275964b4875e">DMA_SxCR_DIR_0</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac52c8d6ecad03bfe531867fa7457f2ae">DMA_SxCR_DIR_1</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62e0e1a1121885de705e618855ba83b0">DMA_SxNDT</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ae52f0e22e621d60861143ca6027852">DMA_SxNDT_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c4223f0a871ccfee403988befa42d94">DMA_SxNDT_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4766cc41262f7b530351ecc5939fc222">DMA_SxNDT_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa43d96546fce4a436e4478a99ac0394">DMA_SxNDT_3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81412c27b9d192be6c8c251b3a750e3c">DMA_SxNDT_4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeff6beaa117fca4b6d1bbd87de34f674">DMA_SxNDT_5</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7533a77655a960f82d08edfd2f4bf7ee">DMA_SxNDT_6</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b2791b19fcf8586ffd28204bab2f2b4">DMA_SxNDT_7</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa6d77fc0aa9e027fc906f70f8e6a4aca">DMA_SxNDT_8</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b4f096ed9b7f778e5b6beec36ca9698">DMA_SxNDT_9</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64a0c2548db60b344bbbda72b53089ca">DMA_SxNDT_10</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e37fe0da3a0c2e6ac94f999c8455187">DMA_SxNDT_11</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa27c8ece8e904ef16ea45be9f7733103">DMA_SxNDT_12</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f320a375482fe097d3f1579925013bb">DMA_SxNDT_13</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8882d292259d683b075bf6c4e009b3ae">DMA_SxNDT_14</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga386a1a2048a470bed80654cd548dea65">DMA_SxNDT_15</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba9ca2264bc381abe0f4183729ab1fb1">DMA_SxFCR_FEIE</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56094479dc9b173b00ccfb199d8a2853">DMA_SxFCR_FS</link>   ((uint32_t)0x00000038)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccf0cb1a99fb8265535b15fc6a428060">DMA_SxFCR_FS_0</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6b5dd8e40fe393762866522caa0ab842">DMA_SxFCR_FS_1</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51558a53d17a6deeed3937c15787361c">DMA_SxFCR_FS_2</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</link>   ((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63716e11d34bca95927671055aa63fe8">DMA_SxFCR_FTH_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae3d780fc1222a183071c73e62a0524a1">DMA_SxFCR_FTH_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44e5bf8adbb2646d325cba8d5dd670d8">DMA_LISR_TCIF3</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa10c891ee2ec333b7f87eea5886d574f">DMA_LISR_HTIF3</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5dfaba3a5db7cdcbddf9ee5974b44c2f">DMA_LISR_TEIF3</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga01fd1397b41221f5bdf6f107cb92e196">DMA_LISR_DMEIF3</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5367443a1378eef82aed62ca22763952">DMA_LISR_FEIF3</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf21350cce8c4cb5d7c6fcf5edc930cf8">DMA_LISR_TCIF2</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ca25185d14a1f0c208ec8ceadc787a6">DMA_LISR_HTIF2</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74d540802cadde42bdd6debae5d8ab89">DMA_LISR_TEIF2</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc7edcd7404f0dcf19a724dfad22026a">DMA_LISR_DMEIF2</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99c42b194213872753460ef9b7745213">DMA_LISR_FEIF2</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae02aec39ded937b3ce816d3df4520d9b">DMA_LISR_TCIF1</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04304a9f8891e325247c0aaa4c9fac72">DMA_LISR_HTIF1</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0cd826db0b9ea5544d1a93beb90f8972">DMA_LISR_TEIF1</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4903814bfc12dd6193416374fbddf8c">DMA_LISR_DMEIF1</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafbc4fecde60c09e12f10113a156bb922">DMA_LISR_FEIF1</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbc3f7e52c0688bed4b71fa37666901d">DMA_LISR_TCIF0</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6181727d13abbc46283ff22ce359e3b9">DMA_LISR_HTIF0</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad43cdafa5acfcd683b7a2ee8976dd8ba">DMA_LISR_TEIF0</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72de97ebc9d063dceb38bada91c44878">DMA_LISR_DMEIF0</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79bcc3f8e773206a66aba95c6f889d6f">DMA_LISR_FEIF0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad20a0a5e103def436d4e329fc0888482">DMA_HISR_TCIF7</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf535d1a3209d2e2e0e616e2d7501525d">DMA_HISR_HTIF7</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga960f094539b5afc7f9d5e45b7909afe6">DMA_HISR_TEIF7</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3bb23848f8a022a47ab4abd5aa9b7d39">DMA_HISR_DMEIF7</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadea53385fca360f16c4474db1cf18bc1">DMA_HISR_FEIF7</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad29468aa609150e241d9ae62c477cf45">DMA_HISR_TCIF6</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d39c14138e9ff216c203b288137144b">DMA_HISR_HTIF6</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a7ec01955fb504a5aa4f9f16a9ac52c">DMA_HISR_TEIF6</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab7b58e7ba316d3fc296f4433b3e62c38">DMA_HISR_DMEIF6</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb297f94bde8d1aea580683d466ca8ca">DMA_HISR_FEIF6</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64f15eaf1dd30450d1d35ee517507321">DMA_HISR_TCIF5</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8617bf8160d1027879ffd354e04908d9">DMA_HISR_HTIF5</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf16fb0e5d87f704c89824f961bfb7637">DMA_HISR_TEIF5</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5ee964eee9c88fa28d32ce3ea6478f2">DMA_HISR_DMEIF5</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d62494b31bb830433ddd683f4872519">DMA_HISR_FEIF5</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcce25c245499f9e62cb757e1871d973">DMA_HISR_TCIF4</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadba8d24329c676d70560eda0b8c1e5b0">DMA_HISR_HTIF4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9005d4b958193fbd701c879eede467c1">DMA_HISR_TEIF4</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf716f1bc12ea70f49802d84fb77646e8">DMA_HISR_DMEIF4</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacab90057201b1da9774308ff3fb6cfa1">DMA_HISR_FEIF4</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5210736d34dc24eb9507975921233137">DMA_LIFCR_CTCIF3</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ed3ab4e5d7975f985eb25dc65f99be3">DMA_LIFCR_CHTIF3</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a51c601387d1ae49333d5ace8ae86ee">DMA_LIFCR_CTEIF3</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabea10cdf2d3b0773b4e6b7fc9422f361">DMA_LIFCR_CDMEIF3</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9432964145dc55af9186aea425e9963">DMA_LIFCR_CFEIF3</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52d6df2b5ab2b43da273a702fe139b59">DMA_LIFCR_CTCIF2</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae19254e8ad726a73c6edc01bc7cf2cfa">DMA_LIFCR_CHTIF2</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9d761752657a3d268da5434a04c6c6a">DMA_LIFCR_CTEIF2</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7680fc5f5e6c0032044f1d8ab7766de8">DMA_LIFCR_CDMEIF2</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0f58173c721a4cee3f3885b352fa2a3">DMA_LIFCR_CFEIF2</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7494c54901b8f5bcb4894d20b8cfafed">DMA_LIFCR_CTCIF1</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2f38b0c141a9afb3943276dacdcb969">DMA_LIFCR_CHTIF1</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6d8adf52567aee2969492db65d448d4">DMA_LIFCR_CTEIF1</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a5aea54a390886f7de82e87e6dfc936">DMA_LIFCR_CDMEIF1</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96cea0049553ab806bbc956f52528c37">DMA_LIFCR_CFEIF1</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab7a0b2cc41c63504195714614e59dc8e">DMA_LIFCR_CTCIF0</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44f83ba08feb98240a553403d977b8d1">DMA_LIFCR_CHTIF0</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5824a64683ce2039260c952d989bf420">DMA_LIFCR_CTEIF0</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe80a122bf0537e8c95877ccf2b7b6d9">DMA_LIFCR_CDMEIF0</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf6b8892189f3779f7fecf529ed87c74">DMA_LIFCR_CFEIF0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf8056629f4948fb236b4339e213cc69">DMA_HIFCR_CTCIF7</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95e9989cbd70b18d833bb4cfcb8afce9">DMA_HIFCR_CHTIF7</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga84ab215e0b217547745beefb65dfefdf">DMA_HIFCR_CTEIF7</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad70bf852fd8c24d79fcc104c950a589f">DMA_HIFCR_CDMEIF7</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga50332abe2e7b5a4f9cffd65d9a29382a">DMA_HIFCR_CFEIF7</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd88be16962491e41e586f5109014bc6">DMA_HIFCR_CTCIF6</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed7cbbbc0602d00e101e3f57aa3b696a">DMA_HIFCR_CHTIF6</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69e01e2f6a5cd1c800321e4121f8e788">DMA_HIFCR_CTEIF6</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f73fa93a4e01fbf279e920eca139807">DMA_HIFCR_CDMEIF6</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39a0a7f42498f71dedae8140483b7ced">DMA_HIFCR_CFEIF6</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa55d19705147a6ee16effe9ec1012a72">DMA_HIFCR_CTCIF5</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2cef7eeccd11737c1ebf5735284046cc">DMA_HIFCR_CHTIF5</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33394fe20a3567c8baaeb15ad9aab586">DMA_HIFCR_CTEIF5</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15b404d9e1601cf3627cbf0163b50221">DMA_HIFCR_CDMEIF5</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a4e90af967fa0a76c842384264e0e52">DMA_HIFCR_CFEIF5</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42e529507a40f0dc4c16da7cc6d659db">DMA_HIFCR_CTCIF4</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf8f0afa9a6526f7f4413766417a56be8">DMA_HIFCR_CHTIF4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e05ff4fc6bace9cc6c0f0d4ec7b3314">DMA_HIFCR_CTEIF4</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d70d58a4423ac8973c30ddbc7404b44">DMA_HIFCR_CDMEIF4</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e5ea118900178d4fa2d19656c1b48ff">DMA_HIFCR_CFEIF4</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad47f7a023cbba165dfb95845d3c8c55c">EXTI_IMR_MR19</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaeababa85e5ebe6aa93d011d83fd7994">EXTI_EMR_MR19</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca4223b8c4bc8726ac96ec64837f7b62">EXTI_RTSR_TR18</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40a722b0c36e832f619b2136f1510b3e">EXTI_RTSR_TR19</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga405285cdc474ee20085b17ef1f61517e">EXTI_FTSR_TR18</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1277527e2fa727fdec2dcc7a300ea1af">EXTI_FTSR_TR19</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab07aefbb7a8a18c9338b49d3b10ff068">EXTI_SWIER_SWIER18</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab7c48ac5522385cdb1d7882985f909b">EXTI_SWIER_SWIER19</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga541810a93fbf4cdd9b39f2717f37240d">EXTI_PR_PR18</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41e43af631a30492e09e5fd5c50f47f5">EXTI_PR_PR19</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</link>   ((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga936324709ea40109331b76849da2c8b2">FLASH_ACR_LATENCY_0WS</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec66af244e6afb5bbf9816d7c76e1621">FLASH_ACR_LATENCY_1WS</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9b09ca8db6df455d0b8f810f8521257">FLASH_ACR_LATENCY_2WS</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3437dcee177845a407919d3b2d9bd063">FLASH_ACR_LATENCY_3WS</link>   ((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3594f2a9e12213efe75cd7df646e1ad">FLASH_ACR_LATENCY_4WS</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67e55ca49f028a701d0c81420a6e2918">FLASH_ACR_LATENCY_5WS</link>   ((uint32_t)0x00000005)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3019ff197b4fd698e9625c9abb67f4be">FLASH_ACR_LATENCY_6WS</link>   ((uint32_t)0x00000006)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa164c6e6fdfcae274a84dc87ca87b95e">FLASH_ACR_LATENCY_7WS</link>   ((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga082e7e91fffee86db39676396d01a8e0">FLASH_ACR_PRFTEN</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51d8b1dd2c46942d377c579a38dce711">FLASH_ACR_ICEN</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a9a5cc3aa05dc62264addab1008c896">FLASH_ACR_DCEN</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga923ff88475799eea9285f77f5383ced5">FLASH_ACR_ICRST</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac53d7c85551a9829014d6027d67ce6c7">FLASH_ACR_DCRST</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga277876cbec14426a7a70ed6b3ead6d49">FLASH_ACR_BYTE0_ADDRESS</link>   ((uint32_t)0x40023C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac7c5712edb158a725d8647c6af19544e">FLASH_ACR_BYTE2_ADDRESS</link>   ((uint32_t)0x40023C03)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1301c6b487cfefa247c54a576a0c12b">FLASH_SR_EOP</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab779aa8b88258e15c183041744a846ff">FLASH_SR_SOP</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf6f52f59b01530928d747cf32bd4d01">FLASH_SR_WRPERR</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac98c2458e114e7f419f3222673878ce0">FLASH_SR_PGAERR</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7fd2704724528be959f82089f67e3869">FLASH_SR_PGPERR</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d76ad3629a288bee0136b8b34f274f4">FLASH_SR_PGSERR</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b86181a96fd2f1cc3828e9d8d83d368">FLASH_SR_BSY</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47754b39bd7a7c79c251d6376f97f661">FLASH_CR_PG</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0e561d67b381c4bd8714cd6a9c15f56">FLASH_CR_SER</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a287aa5a625125301306a02fb69c53a">FLASH_CR_MER</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4375b021000bd1acdecab7f72240f57d">FLASH_CR_SNB</link>   ((uint32_t)0x000000F8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9937f2386c7127f9855f68e2ec121448">FLASH_CR_SNB_0</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa70c4abfe231ffeab3f34a97c171427b">FLASH_CR_SNB_1</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23c44361d3aaf062fc6b288b1d44b988">FLASH_CR_SNB_2</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga417708b5b7aabfe219fb671f2955af31">FLASH_CR_SNB_3</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga734972442e2704a86bfb69c5707b33a1">FLASH_CR_SNB_4</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga948ebea4921be9f981292b6e6733b00f">FLASH_CR_PSIZE</link>   ((uint32_t)0x00000300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaadbc673f47f1ed33ca4144e9eee91ad6">FLASH_CR_PSIZE_0</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga196dca8b265486bf05782e6bbe81d854">FLASH_CR_PSIZE_1</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe4dd28134f93f52b1d4ec5b36a99864">FLASH_CR_STRT</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9e69856f654ec430a42791a34799db0">FLASH_CR_EOPIE</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab25f1fa4127fa015361b61a6f3180784">FLASH_CR_LOCK</link>   ((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c1da080e341fca41ce7f7d661cc4904">FLASH_OPTCR_OPTLOCK</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0858d561d4790c86b64a60204a09a3b5">FLASH_OPTCR_OPTSTRT</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf842eaac29efd86925c9431a8eb99b27">FLASH_OPTCR_BOR_LEV_0</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2971824f63351f09ad3db521d6a5b212">FLASH_OPTCR_BOR_LEV_1</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62cadc42caa03753ab8733da2b957ead">FLASH_OPTCR_BOR_LEV</link>   ((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf38cbe85e3a2c30dbe6ccb3b3e636504">FLASH_OPTCR_WDG_SW</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12b1ec98e521815433b3eec1e4136fd2">FLASH_OPTCR_nRST_STOP</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82102d640fe1d3e6e9f9c6a3e0adb56f">FLASH_OPTCR_nRST_STDBY</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa180c5732c34b271618aa58695c8ff5a">FLASH_OPTCR_RDP</link>   ((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd79ca0fb8dd121074f40b83b2313d12">FLASH_OPTCR_RDP_0</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga935fe4b6ea955b3dc26110f19e894e60">FLASH_OPTCR_RDP_1</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga02ba844244e374fe8105a7cad59ad523">FLASH_OPTCR_RDP_2</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga844d4d62b7de476c90dd5f971f5e9041">FLASH_OPTCR_RDP_3</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73bffe5ebb8d12020ebf3f2875f4a709">FLASH_OPTCR_RDP_4</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67fef54b7b6c44afcc50e4f20ba461fd">FLASH_OPTCR_RDP_5</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18946cdea0f463f1e5386f42986f7e67">FLASH_OPTCR_RDP_6</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad00a8584a84d18d76e147e4873740b4d">FLASH_OPTCR_RDP_7</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c2bbd885cff2e6c16662a014f3125e1">FLASH_OPTCR_nWRP</link>   ((uint32_t)0x0FFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga823e5c42b89e152a8394c3fa6c8811ca">FLASH_OPTCR_nWRP_0</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d0ef7c876b297706a26dda017441f9c">FLASH_OPTCR_nWRP_1</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96c5b96918f1871febfb31a026028522">FLASH_OPTCR_nWRP_2</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb0fa51cc0e95dcc79b74f451898f634">FLASH_OPTCR_nWRP_3</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad936542dd4c587babd790e92783d90fb">FLASH_OPTCR_nWRP_4</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae20268ac71dad90ee983642bb328e8ca">FLASH_OPTCR_nWRP_5</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga947616eac2be3f26ae1a3d748e70cac8">FLASH_OPTCR_nWRP_6</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4d248e42a97e1c852cbea42b25598e1">FLASH_OPTCR_nWRP_7</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb38a3c5a67d67160a33d1762ed0f51f">FLASH_OPTCR_nWRP_8</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e186dbacd1587760b167b9ae4166c5c">FLASH_OPTCR_nWRP_9</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38f22bae03f31d60f0c6aded7cd29ead">FLASH_OPTCR_nWRP_10</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac11ce7f6df6922142fc54fb8d376e239">FLASH_OPTCR_nWRP_11</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga166b108d44b55fef7da25bb1a9696d4a">FLASH_OPTCR1_nWRP</link>   ((uint32_t)0x0FFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8704f7d9b4f2ed666a36fd524200393">FLASH_OPTCR1_nWRP_0</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5dbe2ea161a6b8f8f9410097b56e7f37">FLASH_OPTCR1_nWRP_1</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95055e7aee08960157182164896ab53e">FLASH_OPTCR1_nWRP_2</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga215ec5e70d6f8e9bcfc23e808720b7b5">FLASH_OPTCR1_nWRP_3</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga552186f19bc88ebbceb4b20fd17fa15c">FLASH_OPTCR1_nWRP_4</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4370733a7b56759492f1af72272d086">FLASH_OPTCR1_nWRP_5</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeecb61b8efdc36c40fce01e4cd1d5907">FLASH_OPTCR1_nWRP_6</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e3446bcd7be06c230bc6cbceadae5cf">FLASH_OPTCR1_nWRP_7</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97aac6b31d856505401e3bef486df10f">FLASH_OPTCR1_nWRP_8</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ab067bd8ab9645c93e6acf3b839dd8d">FLASH_OPTCR1_nWRP_9</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf08f9db2b0ca30861faac54b6df672e">FLASH_OPTCR1_nWRP_10</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga244656eb3ca465d38aba14e92f8c5870">FLASH_OPTCR1_nWRP_11</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b64d47643f8d3c08c2be0722ff23b93">GPIO_MODER_MODER0</link>   ((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9547fc54057db093f9ee4b846fcc4723">GPIO_MODER_MODER0_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e77a3bc750fe2ea8e06da301c65d6ef">GPIO_MODER_MODER0_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e0597b084c911728ee92b5fc4a2ae5a">GPIO_MODER_MODER1</link>   ((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d85123ad7c77e052b542f2df47a1371">GPIO_MODER_MODER1_0</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9f16759689b9ac61d9c68842ac49746">GPIO_MODER_MODER1_1</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06865341707bb4dd9671ce464d99ab2c">GPIO_MODER_MODER2</link>   ((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06e9f9713b7a822784cd2c0fa79dcff0">GPIO_MODER_MODER2_0</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97f7959265384b2621288c8340990665">GPIO_MODER_MODER2_1</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae06c9d07a091fb64ab53d0c899a9dda5">GPIO_MODER_MODER3</link>   ((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4aeeac804c07e25aeff31bebf3a639f6">GPIO_MODER_MODER3_0</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc09e4958f306ddcb6107942504b45e0">GPIO_MODER_MODER3_1</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52cf9361d90c863c107cdeb859bd8b41">GPIO_MODER_MODER4</link>   ((uint32_t)0x00000300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67276f1aa615d1af388fef7232483795">GPIO_MODER_MODER4_0</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5203150980865199911d58af22f49567">GPIO_MODER_MODER4_1</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae94ab55c126ff24572bbff0da5a3f360">GPIO_MODER_MODER5</link>   ((uint32_t)0x00000C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62665be9bddb711eedf99c85e37bb5ad">GPIO_MODER_MODER5_0</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5096355e22b25bd4e6324399d5764630">GPIO_MODER_MODER5_1</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97a85a1bb88cf8f730e0de38cb664282">GPIO_MODER_MODER6</link>   ((uint32_t)0x00003000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf45f41af21a000ab66da5b99b998deb3">GPIO_MODER_MODER6_0</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41dfd1f39fe849fe3707ebf2ac0d8371">GPIO_MODER_MODER6_1</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22dc08ecc39bceba020d8e5949b658e0">GPIO_MODER_MODER7</link>   ((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga585ab6cb29e3763ab8c1e997c55f2b43">GPIO_MODER_MODER7_0</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b5cca014fc55f64cdbbb42ea0515e05">GPIO_MODER_MODER7_1</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac41f2174ef4444c685ea92da1258c678">GPIO_MODER_MODER8</link>   ((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2cdb8e55aa223af568ae12d316a22f8d">GPIO_MODER_MODER8_0</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0729411ccd74a91cdd0f23adada25782">GPIO_MODER_MODER8_1</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d4ed9018bf72565bab1d08c476fed20">GPIO_MODER_MODER9</link>   ((uint32_t)0x000C0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea7c7ec787b1ee1ae7e0b4da216eb418">GPIO_MODER_MODER9_0</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5cd33689071b7af70ece64a371645df">GPIO_MODER_MODER9_1</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaacbdb241d7bebde85d7d0b42c2f35563">GPIO_MODER_MODER10</link>   ((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f4d2b18e57e7b2f600e4f5d9b17bd95">GPIO_MODER_MODER10_0</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9dcae08e0f7afc002658a4ef4a764dc4">GPIO_MODER_MODER10_1</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf18bc295f7195fc050221287c4564474">GPIO_MODER_MODER11</link>   ((uint32_t)0x00C00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4082cd576f50cd2687e45557b70d458">GPIO_MODER_MODER11_0</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b2f611ae75f3441bad03866550f6263">GPIO_MODER_MODER11_1</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63101c5c410b55b668ec190422dc3597">GPIO_MODER_MODER12</link>   ((uint32_t)0x03000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa89cd8ed328ed0116cbf51810fcd8788">GPIO_MODER_MODER12_0</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74f91bdd676e477e4c19d30d3ea5c4c8">GPIO_MODER_MODER12_1</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga353af246bef5dca5aadfe6fe3fd695c3">GPIO_MODER_MODER13</link>   ((uint32_t)0x0C000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc01e2e6cf45e8ec27d3a66ff36c2cfa">GPIO_MODER_MODER13_0</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga71a30088f5475ae8774404ae7d41872e">GPIO_MODER_MODER13_1</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18a722f9682045c1d2460fedf32b02b1">GPIO_MODER_MODER14</link>   ((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad295063c22bd981239bc1b26f2e7f9c0">GPIO_MODER_MODER14_0</link>   ((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ff3a914796db9625d86996b6f6f5288">GPIO_MODER_MODER14_1</link>   ((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaefc40e6fae78c1c5c857346793f9d4c8">GPIO_MODER_MODER15</link>   ((uint32_t)0xC0000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c4b7f270eb99d851b84b9917fe49564">GPIO_MODER_MODER15_0</link>   ((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9297c041f5f74aec73e6f4dd89ad819c">GPIO_MODER_MODER15_1</link>   ((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2f02eab04f88423789f532370680305">GPIO_OTYPER_OT_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a842ad8f83c21f019f2e1e08f104a7f">GPIO_OTYPER_OT_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d3a246b6320fc51b39123249e1e6817">GPIO_OTYPER_OT_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef881bb4fa6b2dd9cecd4ee1385b6361">GPIO_OTYPER_OT_3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8c3cc7a0b2c9b99212879cc8d7455258">GPIO_OTYPER_OT_4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa0dd76857b25ae35a785cee97c8403d">GPIO_OTYPER_OT_5</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1dbea639fd4ffe59a706a11fb1ee104b">GPIO_OTYPER_OT_6</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaacead96dc3377342af4aa18adf6453e">GPIO_OTYPER_OT_7</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a1f64fdf2ab84c634c0fa8cb060a65f">GPIO_OTYPER_OT_8</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa5c7deea3d764bb3999578030e3158aa">GPIO_OTYPER_OT_9</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc1ef9cbe4226f9616c64bb641b44b3b">GPIO_OTYPER_OT_10</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd4fc33a12439fdf4ada19c04227dea7">GPIO_OTYPER_OT_11</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24e978fcc3d4e87bed919511e1226f0c">GPIO_OTYPER_OT_12</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c5d7751cfdfaf58782f01692d8c88e8">GPIO_OTYPER_OT_13</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c26938a0e8c03d90a966fc33f186e50">GPIO_OTYPER_OT_14</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51f153263d58a45fc2ef0734fc3f73eb">GPIO_OTYPER_OT_15</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86a137cc8e566a0da86e2fd4778938a6">GPIO_OSPEEDER_OSPEEDR0</link>   ((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95ff622f2b5941ce7202fe97a6e8c730">GPIO_OSPEEDER_OSPEEDR0_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a8e561180cdfcb7440a017d2aa10f59">GPIO_OSPEEDER_OSPEEDR0_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9aca2c7cf73dd7a08fee8ae9a675c1d5">GPIO_OSPEEDER_OSPEEDR1</link>   ((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5dd10c0d3419e2d2fda1af77fbc28156">GPIO_OSPEEDER_OSPEEDR1_0</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ebe740312db53a7d49ff7f78436bcb6">GPIO_OSPEEDER_OSPEEDR1_1</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f3dd6eabaf2dee10a45718bf9214bff">GPIO_OSPEEDER_OSPEEDR2</link>   ((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga285b9f4328a29f624945f8fc57daab0e">GPIO_OSPEEDER_OSPEEDR2_0</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb41ac1ecdc620a7888e9714f36611c2">GPIO_OSPEEDER_OSPEEDR2_1</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3bd77104c298e2cc79608954ed8a81e6">GPIO_OSPEEDER_OSPEEDR3</link>   ((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86ad8f39a6399526c2a06f5e481b7edd">GPIO_OSPEEDER_OSPEEDR3_0</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4cbbc6c634d9f64d2959bfce25e475e3">GPIO_OSPEEDER_OSPEEDR3_1</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae993f7764c1e10e2f5022cba2a081f97">GPIO_OSPEEDER_OSPEEDR4</link>   ((uint32_t)0x00000300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e6579b81f162ca8d4b8ee6690b258e9">GPIO_OSPEEDER_OSPEEDR4_0</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56650b0113cbb5ed50903e684abfdabc">GPIO_OSPEEDER_OSPEEDR4_1</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa6e84a83dd64be450a33a67c9ba44add">GPIO_OSPEEDER_OSPEEDR5</link>   ((uint32_t)0x00000C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ee63c65224da433a0f588bdd579c88d">GPIO_OSPEEDER_OSPEEDR5_0</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9feeadb829cbfbcc7f5ff5aa614e35de">GPIO_OSPEEDER_OSPEEDR5_1</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa153220faa507b53170bd49dcffcfc76">GPIO_OSPEEDER_OSPEEDR6</link>   ((uint32_t)0x00003000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga314fae4f204824abf26545482246eb46">GPIO_OSPEEDER_OSPEEDR6_0</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5502c629c3894c58a5e3e5e4398f92b">GPIO_OSPEEDER_OSPEEDR6_1</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga187b9c0a07272ef24ff4e579c2c724a9">GPIO_OSPEEDER_OSPEEDR7</link>   ((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa351c9cc66134dd2077fe4936e10068e">GPIO_OSPEEDER_OSPEEDR7_0</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5824b9a56d3ab570c90c02e959f8e8a3">GPIO_OSPEEDER_OSPEEDR7_1</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57fdec64829712f410b7099168d03335">GPIO_OSPEEDER_OSPEEDR8</link>   ((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00e257135823303b40c2dfe2054c72e6">GPIO_OSPEEDER_OSPEEDR8_0</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab026b036652fcab5dbec7fcccd8ec117">GPIO_OSPEEDER_OSPEEDR8_1</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2974e9de8b939e683976d3244f946c5">GPIO_OSPEEDER_OSPEEDR9</link>   ((uint32_t)0x000C0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga922dc2241064ba91a32163b52dc979a1">GPIO_OSPEEDER_OSPEEDR9_0</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8958bf41efda58bc0c216496c3523a95">GPIO_OSPEEDER_OSPEEDR9_1</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f368a4fe9f84a2a1f75127cd92de706">GPIO_OSPEEDER_OSPEEDR10</link>   ((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad24e2db3605c0510221a5d6cc18de45d">GPIO_OSPEEDER_OSPEEDR10_0</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac0b5fe166b79464e9419092b50a216e8">GPIO_OSPEEDER_OSPEEDR10_1</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f6fbff92ca95c7b4b49b773993af08f">GPIO_OSPEEDER_OSPEEDR11</link>   ((uint32_t)0x00C00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7413457e1249fedd60208f6d1fe66fec">GPIO_OSPEEDER_OSPEEDR11_0</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5a0177db55f86818a42240bf188c0bc">GPIO_OSPEEDER_OSPEEDR11_1</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9928dcdc592ee959941c97aed702a99">GPIO_OSPEEDER_OSPEEDR12</link>   ((uint32_t)0x03000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68d9034e325bf95773f70a9cc94598af">GPIO_OSPEEDER_OSPEEDR12_0</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga225f0a354cd3c2391ed922b08dbc0cae">GPIO_OSPEEDER_OSPEEDR12_1</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09d3845b5e708a7636cddf01c5a30468">GPIO_OSPEEDER_OSPEEDR13</link>   ((uint32_t)0x0C000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93ce0e08aefefa639657d0ca1a169557">GPIO_OSPEEDER_OSPEEDR13_0</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2fee18398176eeceef1a6a0229d81029">GPIO_OSPEEDER_OSPEEDR13_1</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae956b8918d07e914a3f9861de501623f">GPIO_OSPEEDER_OSPEEDR14</link>   ((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcec6386ada8c016b4696b853a6d1ff1">GPIO_OSPEEDER_OSPEEDR14_0</link>   ((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8fb23e47faf2dd2b69a22e36c4ea56d">GPIO_OSPEEDER_OSPEEDR14_1</link>   ((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b405fe1beed00abecfb3d83b9f94b65">GPIO_OSPEEDER_OSPEEDR15</link>   ((uint32_t)0xC0000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga782862d03460b05a56d3287c971aabc8">GPIO_OSPEEDER_OSPEEDR15_0</link>   ((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga929ae0a4ff8f30c45042715a73ab1ad7">GPIO_OSPEEDER_OSPEEDR15_1</link>   ((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04d9e85c6ccb1c915142139b2fd40277">GPIO_PUPDR_PUPDR0</link>   ((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90ce7d30e6ae0b2faca4a6861ecc4cc6">GPIO_PUPDR_PUPDR0_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafce37884b3fefd13f415d3d0e86cba54">GPIO_PUPDR_PUPDR0_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2fc992293f3aea2c0bfb5a04524a0f29">GPIO_PUPDR_PUPDR1</link>   ((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf102b1b4f826fdc1febfeaf42a7d8a7f">GPIO_PUPDR_PUPDR1_0</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33e13010f729b9a9555c1af45ee42bf7">GPIO_PUPDR_PUPDR1_1</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga719f6a7905af1965aeb1d22053819ea4">GPIO_PUPDR_PUPDR2</link>   ((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae53f1f88362bc9d12367842b2c41ac5f">GPIO_PUPDR_PUPDR2_0</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad00c76742cc343b8be0aef2b7a552b21">GPIO_PUPDR_PUPDR2_1</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaae9d69d2db60b442144cc0f7427455d">GPIO_PUPDR_PUPDR3</link>   ((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9">GPIO_PUPDR_PUPDR3_0</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9bd409075d0271cfcf5f2a382f55af83">GPIO_PUPDR_PUPDR3_1</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga46b83340a77ca8575458294e095a1b3e">GPIO_PUPDR_PUPDR4</link>   ((uint32_t)0x00000300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaaa42ab206386a753e8d57b76761d787">GPIO_PUPDR_PUPDR4_0</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7c19b72c8d4ebff81d9e7a6bb292d9e">GPIO_PUPDR_PUPDR4_1</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga184f05795320c61aac7d5f99875aaaf3">GPIO_PUPDR_PUPDR5</link>   ((uint32_t)0x00000C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga407f836cfe9440c0a9346bae50593324">GPIO_PUPDR_PUPDR5_0</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e969eee59eb13d03cecb10296f3cba3">GPIO_PUPDR_PUPDR5_1</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga867aff49673e9c790a7c07ffc94c9426">GPIO_PUPDR_PUPDR6</link>   ((uint32_t)0x00003000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa74c5941b0d588bfd8334c97dd16871e">GPIO_PUPDR_PUPDR6_0</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga84fe57689233ae16b9b38b3db0f8b31b">GPIO_PUPDR_PUPDR6_1</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa747a73c564fc74b1b7cf597b4df2e2f">GPIO_PUPDR_PUPDR7</link>   ((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b75312f187bed2ef764a0f244b8cd1b">GPIO_PUPDR_PUPDR7_0</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga284ea60cb769d74a000af43ddebfdbeb">GPIO_PUPDR_PUPDR7_1</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c9d14950ed3985ab81c13047ac0df81">GPIO_PUPDR_PUPDR8</link>   ((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76b3b97a4a27a8bb2e942c0f95f7af31">GPIO_PUPDR_PUPDR8_0</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9963e91e82f1059ec170793cbf32986">GPIO_PUPDR_PUPDR8_1</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga35b41b7cab641de2538e1e1d21562bc8">GPIO_PUPDR_PUPDR9</link>   ((uint32_t)0x000C0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45a4501a9b4ff20e5404a97031e02537">GPIO_PUPDR_PUPDR9_0</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef8b9bad1bc1bb219f6b51bb12c48e67">GPIO_PUPDR_PUPDR9_1</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3ea3497ce2e90ac0e709e7a99088b09">GPIO_PUPDR_PUPDR10</link>   ((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67fd34cdbc389ee49f5a9bf1271d7dd9">GPIO_PUPDR_PUPDR10_0</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga08ac8e25da27d1b6c97647fd18b3a335">GPIO_PUPDR_PUPDR10_1</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa93fd3e658c07a9daf9c8016fb4cf46">GPIO_PUPDR_PUPDR11</link>   ((uint32_t)0x00C00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga18b3ea6ccb52b072cb19d6677b610831">GPIO_PUPDR_PUPDR11_0</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78a3508e309b9acfa99c3a4301dfb0d8">GPIO_PUPDR_PUPDR11_1</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ae4262e6f46de65ce93149a20e0d006">GPIO_PUPDR_PUPDR12</link>   ((uint32_t)0x03000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a0cd6d85037a7ae0d19806a7dc428a0">GPIO_PUPDR_PUPDR12_0</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga460b8f9029d8703782110e118fd6ccdb">GPIO_PUPDR_PUPDR12_1</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa63ee70f61bc9df40d9b38af69f93a7e">GPIO_PUPDR_PUPDR13</link>   ((uint32_t)0x0C000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae29eccc9daf15c787ebfc26af3fb3194">GPIO_PUPDR_PUPDR13_0</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80eddbf0106ccf71413851269315125d">GPIO_PUPDR_PUPDR13_1</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62f533a38f324be7e3e68f5c0f2b3570">GPIO_PUPDR_PUPDR14</link>   ((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8521ddc4fa71b57540b61ec7803e77f">GPIO_PUPDR_PUPDR14_0</link>   ((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5bcc6307af9a6e5f578dfcb4fda49b3">GPIO_PUPDR_PUPDR14_1</link>   ((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac266bda493b96f1200bc0f7ae05a7475">GPIO_PUPDR_PUPDR15</link>   ((uint32_t)0xC0000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b6f6a720852e3791433148aab8b722c">GPIO_PUPDR_PUPDR15_0</link>   ((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d827196cbbdebdf82554c8c04a1db6f">GPIO_PUPDR_PUPDR15_1</link>   ((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7691154d734ec08089eb3dc28a369726">GPIO_IDR_IDR_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4b3e9ceaa683b7cbc89f2507ef0f110">GPIO_IDR_IDR_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf32691b8213a6b9c7ddb164bcc66af7f">GPIO_IDR_IDR_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga172dc9a76f772c8e386ac0162e0a52fa">GPIO_IDR_IDR_3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5aded5247a4fa0834a311679c593fcd7">GPIO_IDR_IDR_4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e7bf44f34ab51218a24b6b9467e9166">GPIO_IDR_IDR_5</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6aa5a3c8353ab0ce15d6500baf902e8b">GPIO_IDR_IDR_6</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeccc9232d1758570c7dd9d8733d9f5b6">GPIO_IDR_IDR_7</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b5f3c629daa6d4dd3ace095a127f9e1">GPIO_IDR_IDR_8</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd452f85fa151363ffbf1d263185ef0d">GPIO_IDR_IDR_9</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff38e1078878bdd79375295e7ab829b5">GPIO_IDR_IDR_10</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga84c3f48e386abf1f6d97e4fb86cbaa7c">GPIO_IDR_IDR_11</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec151d78711f0274d3ab5b239884e645">GPIO_IDR_IDR_12</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6771a14a3c52f397295737e509633b05">GPIO_IDR_IDR_13</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0b8882f4473b5d65266792ed631f0bb">GPIO_IDR_IDR_14</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fa9b2bca3451f0be4560333692fb5a4">GPIO_IDR_IDR_15</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5485fbd720ed7ddb22eb3ec11245efbc">GPIO_OTYPER_IDR_0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7691154d734ec08089eb3dc28a369726">GPIO_IDR_IDR_0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf13669e5ac3f49834766cd99be03a0d7">GPIO_OTYPER_IDR_1</link>   <link linkend="_group___peripheral___registers___bits___definition_1gad4b3e9ceaa683b7cbc89f2507ef0f110">GPIO_IDR_IDR_1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3936b414ffd9d8a7a546ecf5bee71c3">GPIO_OTYPER_IDR_2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaf32691b8213a6b9c7ddb164bcc66af7f">GPIO_IDR_IDR_2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba6136975598a69ca053a924534829f2">GPIO_OTYPER_IDR_3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga172dc9a76f772c8e386ac0162e0a52fa">GPIO_IDR_IDR_3</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4b22966bfccc5de30156b87a60db42a">GPIO_OTYPER_IDR_4</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5aded5247a4fa0834a311679c593fcd7">GPIO_IDR_IDR_4</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga503034ab19d01c3c5535208dbdaa5160">GPIO_OTYPER_IDR_5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4e7bf44f34ab51218a24b6b9467e9166">GPIO_IDR_IDR_5</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad6b972f5d1e519823d58098533346aa2">GPIO_OTYPER_IDR_6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6aa5a3c8353ab0ce15d6500baf902e8b">GPIO_IDR_IDR_6</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1360495ee0a8ee3f1a6e858744b76693">GPIO_OTYPER_IDR_7</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaeccc9232d1758570c7dd9d8733d9f5b6">GPIO_IDR_IDR_7</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0999b31939326c4558ff7383fb1d45c3">GPIO_OTYPER_IDR_8</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga2b5f3c629daa6d4dd3ace095a127f9e1">GPIO_IDR_IDR_8</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86496faba77364680e3abb58b99636b3">GPIO_OTYPER_IDR_9</link>   <link linkend="_group___peripheral___registers___bits___definition_1gacd452f85fa151363ffbf1d263185ef0d">GPIO_IDR_IDR_9</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38f82a10903250be4e628771b0276761">GPIO_OTYPER_IDR_10</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaff38e1078878bdd79375295e7ab829b5">GPIO_IDR_IDR_10</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b3d81079aa482c4670efbe56da9c827">GPIO_OTYPER_IDR_11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga84c3f48e386abf1f6d97e4fb86cbaa7c">GPIO_IDR_IDR_11</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf53e6338143d8457b3db5c6846349910">GPIO_OTYPER_IDR_12</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaec151d78711f0274d3ab5b239884e645">GPIO_IDR_IDR_12</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5afdc7a368dcf575096f85deaea5ef01">GPIO_OTYPER_IDR_13</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6771a14a3c52f397295737e509633b05">GPIO_IDR_IDR_13</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ecbcd9d656d45bb5de5da1506ed1234">GPIO_OTYPER_IDR_14</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae0b8882f4473b5d65266792ed631f0bb">GPIO_IDR_IDR_14</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63220a77d16ca7e1475c67cfdf1ad8fd">GPIO_OTYPER_IDR_15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5fa9b2bca3451f0be4560333692fb5a4">GPIO_IDR_IDR_15</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42386f40895bc86ff49eefe80708bbc6">GPIO_ODR_ODR_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7680b11616859cd0f462703224511fb2">GPIO_ODR_ODR_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae93b86fd4c1bfcfafc42bf820c17c019">GPIO_ODR_ODR_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3fffcd41fa6347ce4b61e6abbae55c7a">GPIO_ODR_ODR_3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9b5f55a1f9dda2285576a276d0fb0e2">GPIO_ODR_ODR_4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6723e4adf0b6b333f74e15e00a60a4db">GPIO_ODR_ODR_5</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga202234d8f40086f6343e30597b52c838">GPIO_ODR_ODR_6</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c713b846aa56d5a31b2e4525d705679">GPIO_ODR_ODR_7</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaabe9c0b33000bbfe71f107cce0af0eb2">GPIO_ODR_ODR_8</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25f53481a7575ebb0eb5477950673188">GPIO_ODR_ODR_9</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e2817e62685ec81d3ca6674d8e75187">GPIO_ODR_ODR_10</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6022058342e528d097d2d352ccb3210c">GPIO_ODR_ODR_11</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6df2c7bfa97e4536c3c112fa6dc00992">GPIO_ODR_ODR_12</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab7a51e706f1931e6ac3ddd117242da23">GPIO_ODR_ODR_13</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga090cea405c38fd8c48f77e561deaaa07">GPIO_ODR_ODR_14</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga527b7d78707f17edfe826be72aa59fdc">GPIO_ODR_ODR_15</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga29dbb08cef82cec8fac9a0044f80d31b">GPIO_OTYPER_ODR_0</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga42386f40895bc86ff49eefe80708bbc6">GPIO_ODR_ODR_0</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga94b10e532cafe20fe2c2e7afa91150b3">GPIO_OTYPER_ODR_1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga7680b11616859cd0f462703224511fb2">GPIO_ODR_ODR_1</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0d55284e587dfd6357e124fc8ab4014">GPIO_OTYPER_ODR_2</link>   <link linkend="_group___peripheral___registers___bits___definition_1gae93b86fd4c1bfcfafc42bf820c17c019">GPIO_ODR_ODR_2</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00f7272497c2d79c2651812c716f5f00">GPIO_OTYPER_ODR_3</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3fffcd41fa6347ce4b61e6abbae55c7a">GPIO_ODR_ODR_3</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d1b9031a6c8ae6e1c1b7f8affb5689e">GPIO_OTYPER_ODR_4</link>   <link linkend="_group___peripheral___registers___bits___definition_1gac9b5f55a1f9dda2285576a276d0fb0e2">GPIO_ODR_ODR_4</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8cd860ae29854fe80c9e410e7e6cc957">GPIO_OTYPER_ODR_5</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6723e4adf0b6b333f74e15e00a60a4db">GPIO_ODR_ODR_5</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75b2cd9cf5cae35759f2b38cc0020a06">GPIO_OTYPER_ODR_6</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga202234d8f40086f6343e30597b52c838">GPIO_ODR_ODR_6</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a6427032856cd00e7a0b87279cf8e85">GPIO_OTYPER_ODR_7</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga3c713b846aa56d5a31b2e4525d705679">GPIO_ODR_ODR_7</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f30b73464b5d452c0217349b5294fe2">GPIO_OTYPER_ODR_8</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaabe9c0b33000bbfe71f107cce0af0eb2">GPIO_ODR_ODR_8</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20b3f0dd86d1dd8edbe20c09412e2297">GPIO_OTYPER_ODR_9</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga25f53481a7575ebb0eb5477950673188">GPIO_ODR_ODR_9</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf471b28dec1fdf0916e7beaa87d902a4">GPIO_OTYPER_ODR_10</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga5e2817e62685ec81d3ca6674d8e75187">GPIO_ODR_ODR_10</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ac73a7dd714babf1ab5894b4460dacc">GPIO_OTYPER_ODR_11</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6022058342e528d097d2d352ccb3210c">GPIO_ODR_ODR_11</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaabcfc202ec3ee578aee32375a092a23d">GPIO_OTYPER_ODR_12</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga6df2c7bfa97e4536c3c112fa6dc00992">GPIO_ODR_ODR_12</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4f9a8a4dcf381e58a0ab84c3744d063">GPIO_OTYPER_ODR_13</link>   <link linkend="_group___peripheral___registers___bits___definition_1gab7a51e706f1931e6ac3ddd117242da23">GPIO_ODR_ODR_13</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38b35b661a670ae2afd11258398b7fb1">GPIO_OTYPER_ODR_14</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga090cea405c38fd8c48f77e561deaaa07">GPIO_ODR_ODR_14</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga267734cd2559e9cbf5c4041720e16d1e">GPIO_OTYPER_ODR_15</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga527b7d78707f17edfe826be72aa59fdc">GPIO_ODR_ODR_15</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b69748fd2f5e2890e784bc0970b31d5">GPIO_BSRR_BS_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa887cd170c757a2954ae8384908d030a">GPIO_BSRR_BS_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa59c6fcfc63587ebe3cbf640cc74776a">GPIO_BSRR_BS_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac41aaeaf32b8837f8f6e29e09ed92152">GPIO_BSRR_BS_3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga002773af2697ddca1bac26831cfbf231">GPIO_BSRR_BS_4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9f2671eae81f28d0054b62ca5e2f763">GPIO_BSRR_BS_5</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5dab92d27518649b3807aa4c8ef376b6">GPIO_BSRR_BS_6</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac4945b022950bdb9570e744279a0dd6">GPIO_BSRR_BS_7</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga648026b2f11d992bb0e3383644be4eb9">GPIO_BSRR_BS_8</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9db2ccea6361f65c6bf156aa57cd4b88">GPIO_BSRR_BS_9</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa58e335b962fc81af70d19dbd09d9137">GPIO_BSRR_BS_10</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5744153a68c73330e2ebe9a9a0ef8036">GPIO_BSRR_BS_11</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78652a72a05249db1d343735d1764208">GPIO_BSRR_BS_12</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6367e64393bc954efa6fdce80e94f1be">GPIO_BSRR_BS_13</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa8c5c56ab4bc16dd7341203c73899e41">GPIO_BSRR_BS_14</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66c0c77c304415bdccf47a0f08b58e4d">GPIO_BSRR_BS_15</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga831554de814ae2941c7f527ed6b0a742">GPIO_BSRR_BR_0</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6cf488fcb38fc660f7e3d1820a12ae07">GPIO_BSRR_BR_1</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7fe0f9386b50b899fdf1f9008c54f893">GPIO_BSRR_BR_2</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42b377f0c5f564fb39480afe43ee8796">GPIO_BSRR_BR_3</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab723c0327da5fb41fe366416b7d61d88">GPIO_BSRR_BR_4</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d6d8644953029e183eda4404fe9bd27">GPIO_BSRR_BR_5</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59e4a03667e8a750fd2e775edc44ecbe">GPIO_BSRR_BR_6</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafca85d377fe820e5099d870342d634a8">GPIO_BSRR_BR_7</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab02c6e6e879085fd8912facf86d822cd">GPIO_BSRR_BR_8</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47ff03b3d52a7f40ae15cc167b34cc58">GPIO_BSRR_BR_9</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c14a1c84cc91ff1d21b6802cda7d7ef">GPIO_BSRR_BR_10</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga498185a76dcc2305113c5d168c2844d9">GPIO_BSRR_BR_11</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga222460b26eaba7d333bb4d4ae9426aff">GPIO_BSRR_BR_12</link>   ((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca2dc3bd09745f8de6c6788fb1d106af">GPIO_BSRR_BR_13</link>   ((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67c96f72bdd15516e22097a3a3dad5f1">GPIO_BSRR_BR_14</link>   ((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6eaa59f6afa3fcebaf2a27c31ae38544">GPIO_BSRR_BR_15</link>   ((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6ae6b6d787a6af758bfde54b6ae934f">GPIO_LCKR_LCK0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga627d088ded79e6da761eaa880582372a">GPIO_LCKR_LCK1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5a17a7348d45dbe2b2ea41a0908d7de">GPIO_LCKR_LCK2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1597c1b50d32ed0229c38811656ba402">GPIO_LCKR_LCK3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga723577475747d2405d86b1ab28767cb5">GPIO_LCKR_LCK4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c2446bfe50cbd04617496c30eda6c18">GPIO_LCKR_LCK5</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga606249f4cc3ac14cf8133b76f3c7edd7">GPIO_LCKR_LCK6</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf998da536594af780718084cee0d22a4">GPIO_LCKR_LCK7</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab00a81afcf4d92f6f5644724803b7404">GPIO_LCKR_LCK8</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9aa0442c88bc17eaf07c55dd84910ea">GPIO_LCKR_LCK9</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae055f5848967c7929f47e848b2ed812">GPIO_LCKR_LCK10</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4de971426a1248621733a9b78ef552ab">GPIO_LCKR_LCK11</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38e8685790aea3fb09194683d1f58508">GPIO_LCKR_LCK12</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0279fa554731160a9115c21d95312a5">GPIO_LCKR_LCK13</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8bf290cecb54b6b68ac42a544b87dcee">GPIO_LCKR_LCK14</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47c3114c8cd603d8aee022d0b426bf04">GPIO_LCKR_LCK15</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa2a83bf31ef76ee3857c7cb0a90c4d9">GPIO_LCKR_LCKK</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4cfee7b020a49bd037fa7cf27c796abc">I2C_CR1_SMBUS</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga001198ff898802888edf58f56d5371c9">I2C_CR1_SMBTYPE</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4598185d9092edfbf943464bcbb342ac">I2C_CR1_ENARP</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40d2eb849f9d55e6298035b61e84ca42">I2C_CR1_ENPEC</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d8c219193b11f8507d7b85831d14912">I2C_CR1_ENGC</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ca7f18dd5bc1130dbefae4ff8736143">I2C_CR1_START</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace70293f3dfa24d448b600fc58e45223">I2C_CR1_STOP</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf933b105259a4bc46a957576adb8d96d">I2C_CR1_ACK</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34721958229a5983f2e95dfeaa8e55c3">I2C_CR1_POS</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4d0119253d93a106b5ca704e5020c12">I2C_CR1_PEC</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56729ccf93c5d9f5b5b05002e3a2323c">I2C_CR1_ALERT</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8dc661ef13da02e5bcb943f2003d576d">I2C_CR1_SWRST</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga293fbe15ed5fd1fc95915bd6437859e7">I2C_CR2_FREQ</link>   ((uint32_t)0x0000003F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09d944f5260f40a0eb714d41859e0d23">I2C_CR2_FREQ_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25ab0ef2a7795e3326900b277479d89c">I2C_CR2_FREQ_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga657af5a02534cc900cbddc260319d845">I2C_CR2_FREQ_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga655214f8327fd1322998c9d8bffe308d">I2C_CR2_FREQ_3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3382a7262743bc824985af7339449386">I2C_CR2_FREQ_4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3b1a2b777fcf158c9e4264485682a20">I2C_CR2_FREQ_5</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f14ae48e4609c2b3645211234cba974">I2C_CR2_ITERREN</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b1ebaf8173090ec469b055b98e585d2">I2C_CR2_ITEVTEN</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2efbe5d96ed0ce447a45a62e8317a68a">I2C_CR2_ITBUFEN</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb81d5c91486b873bd0bf279a4ffcf69">I2C_CR2_DMAEN</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a0955008cbabbb6b726ba0b4f8da609">I2C_CR2_LAST</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8250616a993a5f2bb04cd0f116005864">I2C_OAR1_ADD1_7</link>   ((uint32_t)0x000000FE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8141dcd63a8429a64d488cc78ef3ec1">I2C_OAR1_ADD8_9</link>   ((uint32_t)0x00000300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b7c20c81f79d17921718412b8fca6d7">I2C_OAR1_ADD0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga499a61f0013c5c6fe38b848901f58769">I2C_OAR1_ADD1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab44a263e36a7f34d922ff124aebd99c3">I2C_OAR1_ADD2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9584dca3b1b414a63cf7ba75e557155b">I2C_OAR1_ADD3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga110b915b907f4bf29ff03da1f077bd97">I2C_OAR1_ADD4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0856dee2657cf0a04d79084da86988ca">I2C_OAR1_ADD5</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5507af6154f60125dadc4654f57776ca">I2C_OAR1_ADD6</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca710515f0aac5abdac02a630e09097c">I2C_OAR1_ADD7</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab945eba8b842a253cc64cce722537264">I2C_OAR1_ADD8</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga10cf2dfc6b1ed55413be06acca413430">I2C_OAR1_ADD9</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d8df80cd27313c896e887aae81fa639">I2C_OAR1_ADDMODE</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab83ed1ee64439cb2734a708445f37e94">I2C_OAR2_ENDUAL</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd3d8fd1de1f16d051efb52dd3d657c4">I2C_OAR2_ADD2</link>   ((uint32_t)0x000000FE)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac43021a4a7f79672d27c36a469b301d5">I2C_DR_DR</link>   ((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6935c920da59d755d0cf834548a70ec4">I2C_SR1_SB</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3db361a4d9dd84b187085a11d933b45d">I2C_SR1_ADDR</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb279f85d78cfe5abd3eeb0b40a65ab1">I2C_SR1_BTF</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6faaa55a1e48aa7c1f2b69669901445d">I2C_SR1_ADD10</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaafcea4cdbe2f6da31566c897fa893a7c">I2C_SR1_STOPF</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6ebe33c992611bc2e25bbb01c1441a5">I2C_SR1_RXNE</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdc4da49c163910203255e384591b6f7">I2C_SR1_TXE</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d12990c90ab0757dcfea150ea50b227">I2C_SR1_BERR</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbc52f6ec6172c71d8b026a22c2f69d2">I2C_SR1_ARLO</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62aa2496d4b3955214a16a7bd998fd88">I2C_SR1_AF</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad42d2435d2e64bf710c701c9b17adfb4">I2C_SR1_OVR</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b2976279024e832e53ad12796a7bb71">I2C_SR1_PECERR</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaef3a1e4921d7c509d1b639c67882c4c9">I2C_SR1_TIMEOUT</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8df36c38deb8791d0ac3cb5881298c1c">I2C_SR1_SMBALERT</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75cc361adf0e72e33d6771ebfa17b52d">I2C_SR2_MSL</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b1e75a82da73ae2873cff1cd27c3179">I2C_SR2_BUSY</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga288b20416b42a79e591aa80d9a690fca">I2C_SR2_TRA</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3aeb79cbe04f7ec1e3c2615921c4fab">I2C_SR2_GENCALL</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcf50334903013177a8c6f4e36b8d6fe">I2C_SR2_SMBDEFAULT</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa07cf3e404f9f57e98d1ba3793079c80">I2C_SR2_SMBHOST</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79a6a21835e06d9bc48009f4269b7798">I2C_SR2_DUALF</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a4fd5d9c9e2593be920d19a5f6ae732">I2C_SR2_PEC</link>   ((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">I2C_CCR_CCR</link>   ((uint32_t)0x00000FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga851c8a6b598d54c1a805b1632a4078e5">I2C_CCR_DUTY</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaea64e5d7eba609ac9a84964bc0bc2def">I2C_CCR_FS</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff77a39aba630647af62dc7f1a5dc218">I2C_TRISE_TRISE</link>   ((uint32_t)0x0000003F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffe4c34d459e53d73c92e0a6fd383795">I2C_FLTR_DNF</link>   ((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f312cebb37d3e5d0a690dc6fda86f32">I2C_FLTR_ANOFF</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga957f7d5f8a0ec1a6956a7f05cfbd97c2">IWDG_KR_KEY</link>   ((uint32_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4de39c5672f17d326fceb5adc9adc090">IWDG_PR_PR</link>   ((uint32_t)0x07)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b727e7882603df1684cbf230520ca76">IWDG_PR_PR_0</link>   ((uint32_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafba2551b90c68d95c736a116224b473e">IWDG_PR_PR_1</link>   ((uint32_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55a1d7fde4e3e724a8644652ba9bb2b9">IWDG_PR_PR_2</link>   ((uint32_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87024bbb19f26def4c4c1510b22d3033">IWDG_RLR_RL</link>   ((uint32_t)0x0FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga269bd5618ba773d32275b93be004c554">IWDG_SR_PVU</link>   ((uint32_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadffb8339e556a3b10120b15f0dacc232">IWDG_SR_RVU</link>   ((uint32_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05d5c39759e69a294c0ab9bea8f142e5">PWR_CR_PVDE</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac73c24d43953c7598e42acdd4c4e7435">PWR_CR_PLS</link>   ((uint32_t)0x000000E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacef447510818c468c202e3b4991ea08e">PWR_CR_PLS_0</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcd19d78943514a2f695a39b45594623">PWR_CR_PLS_1</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a8986ee557f443d4a8eebf68026bd52">PWR_CR_PLS_2</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</link>   ((uint32_t)0x00000060)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</link>   ((uint32_t)0x000000A0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</link>   ((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</link>   ((uint32_t)0x000000E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc01f8b6d4bd0294f745fde6d8e57002">PWR_CR_FPDS</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e37ea5ff0bd06d0d5aa7b2f15d63495">PWR_CR_LPLVDS</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40e8c390899e9e836f1c52d90b64488d">PWR_CR_MRLVDS</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga977b89f2739e32b704194a6995d3d33d">PWR_CR_ADCDC1</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</link>   ((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27b4e08a8936aa9828c5d683fde2fb59">PWR_CR_VOS_0</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3093c26b256c965cebec3b2e388a3b4">PWR_CR_VOS_1</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56b78f2f76a841d2e8ddd56299b8d3e2">PWR_CR_PMODE</link>   <link linkend="_group___peripheral___registers___bits___definition_1gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9465bb7ad9ca936688344e2a077539e6">PWR_CSR_WUF</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab4fd42f153660593cad6f4fe22ff76bb">PWR_CSR_SBF</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3535ce181895cc00afeb28dcac68d04c">PWR_CSR_PVDO</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga939410de980c5bc297ff04bcf30875cc">PWR_CSR_BRR</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ac8c15a08bbee754ea720b0d4a4f580">PWR_CSR_EWUP</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f99becaceb185431dbf46fb22718d0a">PWR_CSR_BRE</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4126ed19cce54a5411ff8dd440171695">PWR_CSR_VOSRDY</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga017220a84cc5ab813eee18edd6309827">PWR_CSR_REGRDY</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga4126ed19cce54a5411ff8dd440171695">PWR_CSR_VOSRDY</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</link>   ((uint32_t)0x000000F8)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab999bbbc1d365d0100d34eaa9f426eb">RCC_CR_HSITRIM_0</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga569d6a29d774e0f125b0c2b3671fae3c">RCC_CR_HSITRIM_1</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga10d80d64137e36f5183f6aa7002de6f5">RCC_CR_HSITRIM_2</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe20245d2d971238dba9ee371a299ba9">RCC_CR_HSITRIM_3</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f9ab2e93a0b9b70d33812bcc5e920c1">RCC_CR_HSITRIM_4</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</link>   ((uint32_t)0x0000FF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7daa7754e54d65916ddc54f37274d3a">RCC_CR_HSICAL_0</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78054087161dee567cadbb4b4b96fb08">RCC_CR_HSICAL_1</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0c4bac85beb7de5916897f88150dc3f">RCC_CR_HSICAL_2</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03f71cd53f075e9d35fcbfe7ed3f6e12">RCC_CR_HSICAL_3</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf26eb00e1872a3754f200a3c32019e50">RCC_CR_HSICAL_4</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c5b733061a3c4c6d69a7a15cbcb0b87">RCC_CR_HSICAL_5</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee2d6b30ee4bf41d2b171adf273a6ee7">RCC_CR_HSICAL_6</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab42d5e412867df093ec2ea4b8dc2bf29">RCC_CR_HSICAL_7</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ccb8964b640530f1080f9ea549d8133">RCC_CR_PLLI2SON</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7354703f289244a71753debf3ae26e46">RCC_CR_PLLI2SRDY</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</link>   ((uint32_t)0x0000003F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga813e3d6b41b4338ae5aea47a2bdbab01">RCC_PLLCFGR_PLLM_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga84ae6e7405926717249a9852acda1f10">RCC_PLLCFGR_PLLM_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga989f5ea1ac0275a2c15bf09408c8a4c6">RCC_PLLCFGR_PLLM_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9cdeab6a08889692656228ab1186e28c">RCC_PLLCFGR_PLLM_3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga195dfe1b9b158aa00996867bebd9c225">RCC_PLLCFGR_PLLM_5</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</link>   ((uint32_t)0x00007FC0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade84dfb497ed82c0cbbc40049ef3da2c">RCC_PLLCFGR_PLLN_0</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad54b80f8edb3a1f34d390382580edaf3">RCC_PLLCFGR_PLLN_1</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c165a47d134f31f9dff12d1e6f709f3">RCC_PLLCFGR_PLLN_2</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b19e3e1f2dbe4c2327ebee7e9647365">RCC_PLLCFGR_PLLN_3</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb4707942496f45d3cf85acfdeb37475">RCC_PLLCFGR_PLLN_4</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaefb9ac3678faab95ddc7d42b2316b8ab">RCC_PLLCFGR_PLLN_5</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddfba8f0f4b9b772986a0d214dcced39">RCC_PLLCFGR_PLLN_6</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0df4b12cec2263d6acec32015035fe54">RCC_PLLCFGR_PLLN_7</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff473b6dc417ef6fa361017b2f107c06">RCC_PLLCFGR_PLLN_8</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</link>   ((uint32_t)0x00030000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga46e5cb0fc1122e12425c26b5ed91bcfd">RCC_PLLCFGR_PLLP_0</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba4ddc9eb3b629852127551eeae77f73">RCC_PLLCFGR_PLLP_1</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae3a86c3918526efe2258ecbb34b91587">RCC_PLLCFGR_PLLSRC_HSE</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf688c4f038f29247cc0280dbdda24a7">RCC_PLLCFGR_PLLSRC_HSI</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga546495f69f570cb4b81d4a59054c7ed1">RCC_PLLCFGR_PLLQ</link>   ((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56fe140a22f66d2dd7250bb1f39ab451">RCC_PLLCFGR_PLLQ_0</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7703def670b8ef3ec634f8f09a56ce00">RCC_PLLCFGR_PLLQ_1</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga182a9e6e5d5e1c63a1d20daf9b1874b5">RCC_PLLCFGR_PLLQ_3</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</link>   ((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99f08d86fd41824058a7fdf817f7e2fd">RCC_CFGR_SW_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72d51cb5d66ee1aa4d2c6f14796a072f">RCC_CFGR_SW_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</link>   ((uint32_t)0x0000000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1eae59112c51def51979e31e8695b39f">RCC_CFGR_SWS_0</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad3a5718999d7259f216137a23c2a379">RCC_CFGR_SWS_1</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</link>   ((uint32_t)0x000000F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</link>   ((uint32_t)0x00000090)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</link>   ((uint32_t)0x000000A0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</link>   ((uint32_t)0x000000B0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</link>   ((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</link>   ((uint32_t)0x000000D0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</link>   ((uint32_t)0x000000E0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</link>   ((uint32_t)0x000000F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</link>   ((uint32_t)0x00001C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d37c20686faa340a77021117f5908b7">RCC_CFGR_PPRE1_0</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad41049f8a28fdced6bb4d9267845ffa2">RCC_CFGR_PPRE1_1</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fcb524f6ca203ddff1862c124d4f89f">RCC_CFGR_PPRE1_2</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</link>   ((uint32_t)0x00001400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</link>   ((uint32_t)0x00001800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</link>   ((uint32_t)0x00001C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</link>   ((uint32_t)0x0000E000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82ca63155494ed59eb5e34bec1e5f4e9">RCC_CFGR_PPRE2_0</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdb19c9e76fe8e8a7c991714c92e937f">RCC_CFGR_PPRE2_1</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9adc802687eab5b6ece99a20793219db">RCC_CFGR_PPRE2_2</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</link>   ((uint32_t)0x00000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4340fc3fc52eca36eb302959fbecb715">RCC_CFGR_PPRE2_DIV4</link>   ((uint32_t)0x0000A000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga412b382a1134e0ee5614e0f4bcf97552">RCC_CFGR_PPRE2_DIV8</link>   ((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaece3ee58d4138f7452733bfa1ad37eb9">RCC_CFGR_PPRE2_DIV16</link>   ((uint32_t)0x0000E000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7c067c52ecd135252c691aad32c0b83">RCC_CFGR_RTCPRE</link>   ((uint32_t)0x001F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga702f887571365eeb42d74b9b9cc6fe0d">RCC_CFGR_RTCPRE_0</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1191ba4a2e089f9921d77be57394dec4">RCC_CFGR_RTCPRE_1</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae62885f29418cc83a57964fe631282cb">RCC_CFGR_RTCPRE_2</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c703b8d9827f58e7ea783c6a9b74e41">RCC_CFGR_RTCPRE_3</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga02b93e5154259a1a201bbb9c9b903c0a">RCC_CFGR_RTCPRE_4</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26eb4a66eeff0ba17e9d2a06cf937ca4">RCC_CFGR_MCO1</link>   ((uint32_t)0x00600000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe73b3ad484eeecfa1556021677ecf4a">RCC_CFGR_MCO1_0</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c7e8d1da534f052ce835f06227a9b7a">RCC_CFGR_MCO1_1</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d43413fd6b17bd988ccae9e34296412">RCC_CFGR_I2SSRC</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23171ca70972a106109a6e0804385ec5">RCC_CFGR_MCO1PRE</link>   ((uint32_t)0x07000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8007a9d6ee3fd88912aaf290746ae0e">RCC_CFGR_MCO1PRE_0</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf7c1280f61d56b4897f9c876987e092">RCC_CFGR_MCO1PRE_1</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11e1d10d1b55e0d88d24212ea2c8ba6e">RCC_CFGR_MCO1PRE_2</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae387252f29b6f98cc1fffc4fa0719b6e">RCC_CFGR_MCO2PRE</link>   ((uint32_t)0x38000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83dfcd5a1ce89869c82723f7eb9223ed">RCC_CFGR_MCO2PRE_0</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e8d7cb746efc7511fa97ddfef2df793">RCC_CFGR_MCO2PRE_1</link>   ((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8773dfae91e6576d490fbee4aa2a639">RCC_CFGR_MCO2PRE_2</link>   ((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga022248a1167714f4d847b89243dc5244">RCC_CFGR_MCO2</link>   ((uint32_t)0xC0000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga203156a3f57e2c4498999c7901e0defd">RCC_CFGR_MCO2_0</link>   ((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2fdba9682ff474255248f84e6851932a">RCC_CFGR_MCO2_1</link>   ((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad338d8663c078cf3d73e4bfaa44da093">RCC_CIR_PLLI2SRDYF</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ca3cbf69c7cce53e974316dbf38d3dc">RCC_CIR_PLLI2SRDYIE</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73e79cc7236f5f76cb97c8012771e6bb">RCC_CIR_PLLI2SRDYC</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c171937e46c2b9a58f16ee82010509e">RCC_AHB1RSTR_GPIOARST</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e60d32cb67768339fc47a2ba11b7a97">RCC_AHB1RSTR_GPIOBRST</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d02a09e1dafda744c7b27dca99fa3ef">RCC_AHB1RSTR_GPIOCRST</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad16f3ce75bba03d8de4f5bc89c561337">RCC_AHB1RSTR_GPIODRST</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9baeb0fd247300501274a9259a4b184">RCC_AHB1RSTR_GPIOERST</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga587e3e32701cbd127d2afb19b9bff5fd">RCC_AHB1RSTR_GPIOHRST</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga94f45f591e5e217833c6ab36a958543b">RCC_AHB1RSTR_CRCRST</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d1655ddfb777fce28b1d6b9a9c2d0e0">RCC_AHB1RSTR_DMA1RST</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga827aea44c35a0c3eb815a5d7d8546c7b">RCC_AHB1RSTR_DMA2RST</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1b8b894a2f1ea24b4799c7a30abbb5a">RCC_AHB2RSTR_OTGFSRST</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga261e0f1b39cd1cab41ec6bf40c21867b">RCC_APB1RSTR_SPI3RST</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8dd6bd89cdf6b6b7affee5594bda87f">RCC_APB1RSTR_I2C3RST</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</link>   ((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada1df682293e15ed44b081d626220178">RCC_APB2RSTR_USART6RST</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga754451a96f4c4faf63a29ca1a132c64d">RCC_APB2RSTR_SDIORST</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6029eb5c0288f48ef8de5f88ca7c7e08">RCC_APB2RSTR_SPI4RST</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38f676c6c842fc9471d51a50584fbe91">RCC_APB2RSTR_SPI1</link>   <link linkend="_group___peripheral___registers___bits___definition_1ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaebd8146e91c76f14af8dfe78a1c2d916">RCC_AHB1ENR_GPIODEN</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga67a9094e0e464eaa8e25f854f90abfc6">RCC_AHB1ENR_GPIOEEN</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa3d41f31401e812f839defee241df83">RCC_AHB1ENR_CRCEN</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee10e5e11a2043e4ff865c3d7b804233">RCC_AHB1ENR_BKPSRAMEN</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga29bbdcc191708a9e6a46ef197a3b2c65">RCC_AHB1ENR_CCMDATARAMEN</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22576caeba7c7a1e6afdd0b90394c76d">RCC_AHB2ENR_OTGFSEN</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96621806b8fb96891efa9364e370f3f7">RCC_APB1ENR_I2C3EN</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</link>   ((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf714bbe5b378910693dbfe824b70de8">RCC_APB2ENR_SDIOEN</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9b531ccde79f9f1c5b7b63169016e16">RCC_APB2ENR_SPI4EN</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89002894839d323b05c4b3f674b54470">RCC_AHB1LPENR_GPIODLPEN</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2980a6e02550369d05e121ff6f16505c">RCC_AHB1LPENR_GPIOELPEN</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7333e14b5ccf6d608232ea52a10f7052">RCC_AHB1LPENR_CRCLPEN</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga378f6e2ad9fef59f28db829d2074e796">RCC_AHB1LPENR_FLITFLPEN</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4cd1fbd9113809a6a3c904617647219c">RCC_AHB1LPENR_SRAM1LPEN</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaf7a4c822fa3073035a04487c4cca320">RCC_AHB1LPENR_SRAM2LPEN</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga777dc76d2a216f8b51b360e8054342e4">RCC_AHB1LPENR_BKPSRAMLPEN</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafee817715d402e9c41037a29e99e916c">RCC_AHB1LPENR_SRAM3LPEN</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac0fd858d073b14216ae0d716ba4f1dd3">RCC_AHB2LPENR_OTGFSLPEN</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5abf01e4149d71e8427eefcd2e429fe9">RCC_APB1LPENR_I2C3LPEN</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</link>   ((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf36a11e89644548702385d548f3f9ec4">RCC_APB1LPENR_DACLPEN</link>   ((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a740fdf8313fbdd00dd97eb73afc4dc">RCC_APB2LPENR_SDIOLPEN</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3abbbc5e7b28b72c8a9f0a0358d0b13">RCC_APB2LPENR_SPI4LPEN</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</link>   ((uint32_t)0x00000300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6701d58e40e4c16e9be49436fcbe23d0">RCC_BDCR_RTCSEL_0</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac4e378027f3293ec520ed6d18c633f4">RCC_BDCR_RTCSEL_1</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6685c7bd94a46c82c7ca69afa1707c39">RCC_CSR_BORRSTF</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf600bc53fc80265347f6c76c6b8b728a">RCC_CSR_PADRSTF</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</link>   ((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1507e79ffc475547f2a9c9238965b57f">RCC_CSR_WDGRSTF</link>   ((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</link>   ((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</link>   ((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6fd9fde5cf03700de4c304b9c5dfb7c">RCC_SSCGR_MODPER</link>   ((uint32_t)0x00001FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f801e25eb841262467f54e7325b7806">RCC_SSCGR_INCSTEP</link>   ((uint32_t)0x0FFFE000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga392689f6486224a7f19d7ad0cd195687">RCC_SSCGR_SPREADSEL</link>   ((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8885c04bcb786b89e26f066f4ccf06e0">RCC_SSCGR_SSCGEN</link>   ((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68db5b1d90f9b62359888ed1175a0cef">RCC_PLLI2SCFGR_PLLI2SN</link>   ((uint32_t)0x00007FC0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee6ea60de76e294b8ba23d229b2c8a1d">RCC_PLLI2SCFGR_PLLI2SN_0</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60eec842a298febfaadd7b5f79898b00">RCC_PLLI2SCFGR_PLLI2SN_1</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2be70f723d8e89b4566a9438a671f49">RCC_PLLI2SCFGR_PLLI2SN_2</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63743438e947f632c0757a6daf2838af">RCC_PLLI2SCFGR_PLLI2SN_3</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1f94003cdc00380b298b54c485ca743">RCC_PLLI2SCFGR_PLLI2SN_4</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03c368d0e6199b212e7c185663dd2aa8">RCC_PLLI2SCFGR_PLLI2SN_5</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32d9931c3638779af7042d901a01aabf">RCC_PLLI2SCFGR_PLLI2SN_6</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8dc32ee35e426332598db98b5e0b230b">RCC_PLLI2SCFGR_PLLI2SN_7</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ec1c1bad2b7126f36b2ba26e657e84a">RCC_PLLI2SCFGR_PLLI2SN_8</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0c599fc84dcde859974ed5b334e90f50">RCC_PLLI2SCFGR_PLLI2SR</link>   ((uint32_t)0x70000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2b9c8dc6b0e853ace99e16818d55d12">RCC_PLLI2SCFGR_PLLI2SR_0</link>   ((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb49236fe3c41edb56f8ffb8ab505d86">RCC_PLLI2SCFGR_PLLI2SR_1</link>   ((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03e58dd5ac710e271fc6ca9113b7e846">RCC_PLLI2SCFGR_PLLI2SR_2</link>   ((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3152952ac385ee1ce8dd868978d3fce9">RTC_TR_PM</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad42435e015e9f5052245c366ae08d655">RTC_TR_HT</link>   ((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c9af54381689d893ba1b11eb33cd866">RTC_TR_HT_0</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b3ba2cc471b86d041df3c2a1a9ef121">RTC_TR_HT_1</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8211df481853649722383e0d8fb06d5">RTC_TR_HU</link>   ((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaddad920d5681960fa702b988ef1f82be">RTC_TR_HU_0</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6206d385d3b3e127b1e63be48f83a63">RTC_TR_HU_1</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e264504542ec2d9b06036e938f7f79d">RTC_TR_HU_2</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40763d3ed48e9f707784bdfd65a9c3ca">RTC_TR_HU_3</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64cf91576871a8108d6ee2f48970bb4a">RTC_TR_MNT</link>   ((uint32_t)0x00007000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga752747aa90bf35bd57b16bffc7294dfc">RTC_TR_MNT_0</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1837f65a11192dd9b8bf249c31ccef7">RTC_TR_MNT_1</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5f27fb43718df0797664acd2d9c95c1a">RTC_TR_MNT_2</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga84e86f4fc04232fd0294966434708e06">RTC_TR_MNU</link>   ((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad91d7700822050a352e53aff372a697b">RTC_TR_MNU_0</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9c3087e3d4cd490af8334e99467f1dc">RTC_TR_MNU_1</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac01a9e4b358ea062bf1c66069a28c126">RTC_TR_MNU_2</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75b76249e63af249061c0c5532a2a4e5">RTC_TR_MNU_3</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae39b22025a36d1e4e185e4be2bf326f">RTC_TR_ST</link>   ((uint32_t)0x00000070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0a53dc60816e0790ba69eaff3e87cb0">RTC_TR_ST_0</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga948beb7166b70f1fa9e9148a8b6bd3f9">RTC_TR_ST_1</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d5f0413990c26a5cf9a857d10243e9b">RTC_TR_ST_2</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga747711823db36121b78c0eebb6140ca1">RTC_TR_SU</link>   ((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4132b0e9d72ff72df7e0062a1e081ca3">RTC_TR_SU_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6eef03c1de3719d801c970eec53e7500">RTC_TR_SU_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbe7e738c8adaaf24f6faca467d6fde2">RTC_TR_SU_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab44e19720b6691f63ba4f0c38a1fd7f3">RTC_TR_SU_3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14d55b6d841825ec65736e08c09b1d83">RTC_DR_YT</link>   ((uint32_t)0x00F00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a733698a85cc8f26d346ec8c61c7937">RTC_DR_YT_0</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa48c7c9f31a74b6d3b04443ce0414ce9">RTC_DR_YT_1</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c15cd22daf2ef6f9ea6f7341897a435">RTC_DR_YT_2</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e7cf7875d489f89d949178e0294d555">RTC_DR_YT_3</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd1bdc8fad3fdeb14058c9158f39ae9e">RTC_DR_YU</link>   ((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeda03e9857e9009b6212df5f97a5d09f">RTC_DR_YU_0</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb0b5f7684e31cb1665a848b91601249">RTC_DR_YU_1</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga01f200469dbc8159adc3b4f25375b601">RTC_DR_YU_2</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga592372ccddc93b10e81ed705c9c0f9bc">RTC_DR_YU_3</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f46c349f75a31973e094729fe96543f">RTC_DR_WDU</link>   ((uint32_t)0x0000E000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30cb803b191670a41aea89a91e53fe61">RTC_DR_WDU_0</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd26d3601bf8b119af8f96a65a1de60e">RTC_DR_WDU_1</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77e907e5efced7628e9933e7cfb4cac6">RTC_DR_WDU_2</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26f0d3ce1c6c6785bd8fbae556f68b31">RTC_DR_MT</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9221f60ccf3581f3c543fdedddf4372">RTC_DR_MU</link>   ((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga54f64678df9fe08a2afd732c275ae7a0">RTC_DR_MU_0</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac7845ded502c4cc9faeeb6215955f6f1">RTC_DR_MU_1</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga47a14479cfe6791d300b9a556d158abe">RTC_DR_MU_2</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a420b221dec229c053295c44bcac1b1">RTC_DR_MU_3</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52e40cec8161ee20176d92d547fef350">RTC_DR_DT</link>   ((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8823ee9be7a191912aeef8252517b8a6">RTC_DR_DT_0</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga546b218e45c1297e39a586204268cf9d">RTC_DR_DT_1</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba04cbc99cf442c7e6155bef625c5663">RTC_DR_DU</link>   ((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ffd9b610a0ba3f1caad707ff2fb0a3f">RTC_DR_DU_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79b5d9f674be2ecf85c964da6ac0a2a4">RTC_DR_DU_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1668f84ec4ddec10f6bcff65983df05b">RTC_DR_DU_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad54e249241aebdda778618f35dce9f66">RTC_DR_DU_3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3cdfa862acfa6068b7ba847f77269d60">RTC_CR_COE</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f81115ef3fd366de73e84ab667d369b">RTC_CR_OSEL</link>   ((uint32_t)0x00600000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe506838823e3b172a9ed4a3fec7321a">RTC_CR_OSEL_0</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15fb33aaad62c71bbba2f96652eefb8c">RTC_CR_OSEL_1</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53f21b5adadbcc5eb255683d5decc9cb">RTC_CR_POL</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga197c587884b9c1dcb2970e9ec2589b41">RTC_CR_COSEL</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a793580db48c66a98e44cbda6e0daef">RTC_CR_BCK</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga220cf6237eac208acc8ae4c55e0b5e6f">RTC_CR_SUB1H</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae1a8439d08e28289398dcf3c2b4b47b">RTC_CR_ADD1H</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf376dffb9f2777ef275f23410e35600d">RTC_CR_TSIE</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e0a1419830a16667cea4f6454913226">RTC_CR_WUTIE</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac6269c9dd5cee650024ede0b0c42e87d">RTC_CR_ALRBIE</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9138f75267bd93f8de6738225217d583">RTC_CR_ALRAIE</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga94fa98ca8cac9078b9bb82c89593d3c0">RTC_CR_TSE</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga061be0d3cdea721e5cb695cda0699bc3">RTC_CR_WUTE</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17d0850002ed42742ff75a82dc4e8586">RTC_CR_ALRBE</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a8cdeac61f06e4737800b64a901d584">RTC_CR_ALRAE</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ce7cb8b575142e125863d61ea4765ba">RTC_CR_DCE</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2706e31a1bc8d95b682fe47611e0dd3">RTC_CR_FMT</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34d50a3eff3364e6da4fefed9962a054">RTC_CR_BYPSHAD</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga646ef1071cacc2d30bbef5597c817021">RTC_CR_REFCKON</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad076bde34be7d24f088fd2c003b7a7f7">RTC_CR_TSEDGE</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga54a2d55571417d9dfb05826b40d997b0">RTC_CR_WUCKSEL</link>   ((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f03056e9aa78c133af90b60af72ba79">RTC_CR_WUCKSEL_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga360f7ccf7a89c5091f4affe6d1019215">RTC_CR_WUCKSEL_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad247ac722f6900744cdc16f8f45ed923">RTC_CR_WUCKSEL_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05189137cfd0e73903d9b70d071656b9">RTC_ISR_RECALPF</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae738b22f6a8123026921a1d14f9547c0">RTC_ISR_TAMP1F</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabdb176578e53b2d8e24a94c8d0212845">RTC_ISR_TAMP2F</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga766c238f964072decba204c7fce850ff">RTC_ISR_TSOVF</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68c0a60dbfc5f1570a48afe450395484">RTC_ISR_TSF</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4eb5960300a402210e5378d78ce22766">RTC_ISR_WUTF</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7976972a5fc6705fede85536520367d6">RTC_ISR_ALRBF</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96605e50a347507b7f274e9cd894a02c">RTC_ISR_ALRAF</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0eb2f998cd3e7325974347cb2a3d25a">RTC_ISR_INIT</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab16dcc6973c611e087030cdb15203972">RTC_ISR_INITF</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9bd683e789841f7d3f138709ffdbfbf8">RTC_ISR_RSF</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b229bace5ba0c0b48bfeb5efc445292">RTC_ISR_INITS</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c4536a874336778ac11109f14573eb9">RTC_ISR_SHPF</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e753321211e19bc48736fe0d30a7f40">RTC_ISR_WUTWF</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a0c34bff6dc9fce29e2be35d32d9d05">RTC_ISR_ALRBWF</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d420b5c3f8623cf1116d42fa164be7e">RTC_ISR_ALRAWF</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad248dca1e9532ba31f98d3ec9d2f8711">RTC_PRER_PREDIV_A</link>   ((uint32_t)0x007F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga17bbd4e569a76446df089752cb41b1cb">RTC_PRER_PREDIV_S</link>   ((uint32_t)0x00001FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e412c1448a7e20974f5b46129799eeb">RTC_WUTR_WUT</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa63841fd7262fd307f211ee8e9e8a6f0">RTC_CALIBR_DCS</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5523cf582ebc0a987c6a2c2007bc10d">RTC_CALIBR_DC</link>   ((uint32_t)0x0000001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ed557e4451ffd3e869bb9ca393d47f9">RTC_ALRMAR_MSK4</link>   ((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a7fdc1719b3159e099c3979da26dd92">RTC_ALRMAR_WDSEL</link>   ((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga934ea7910b5f5988f6c46ae4703dc29b">RTC_ALRMAR_DT</link>   ((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0cb880cece843ba5314120abcf14e9fc">RTC_ALRMAR_DT_0</link>   ((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e2e76ce2645d0c9d2587d4172edcd58">RTC_ALRMAR_DT_1</link>   ((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga784589946bdf3ca0d675cc22d9bafbbf">RTC_ALRMAR_DU</link>   ((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga687a85ed4e7623bdb60196f706ab62e9">RTC_ALRMAR_DU_0</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d2ec65de047fdece20083f030cc6cfd">RTC_ALRMAR_DU_1</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb0050d5e8d64e4f684e325446ea173a">RTC_ALRMAR_DU_2</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79a55db963d0707fc0ae14bffc51c297">RTC_ALRMAR_DU_3</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga337fba397cab4beb204f4f6e6ddc4bf3">RTC_ALRMAR_MSK3</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab68dc30427951b19aecf399b0ae2900">RTC_ALRMAR_PM</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55bc04190e9eaa916144fa2d1777cbfb">RTC_ALRMAR_HT</link>   ((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4165b904cdf6bdf4ed6c892d73953453">RTC_ALRMAR_HT_0</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab50f98903ad0183c52c40375d45d4d77">RTC_ALRMAR_HT_1</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga491fda42cfad244596737347fe157142">RTC_ALRMAR_HU</link>   ((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga756c2c137f6d1f89bba95347245b014c">RTC_ALRMAR_HU_0</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2068b4116fca73a63b1c98f51902acef">RTC_ALRMAR_HU_1</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab7642e83ff425a1fe2695d1100ce7c35">RTC_ALRMAR_HU_2</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f516916142b3ea6110619e8dc600d2a">RTC_ALRMAR_HU_3</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga478d62d55a42779c558e9ba16aec74cc">RTC_ALRMAR_MSK2</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga02edb2d87b7fe9936a0cffa96d4a7297">RTC_ALRMAR_MNT</link>   ((uint32_t)0x00007000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0dab36fbc475b7ec4442020f159601c6">RTC_ALRMAR_MNT_0</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6782f11cc7f8edf401dec2ff436d7968">RTC_ALRMAR_MNT_1</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf766f39637efe114b38a1aceb352328d">RTC_ALRMAR_MNT_2</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22d67ff770aa27509d79afde1865c845">RTC_ALRMAR_MNU</link>   ((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb5ead84647f92b0d1efcf8decb0dd8f">RTC_ALRMAR_MNU_0</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga656311cb5632dbc9b4fb5dd2288a6e66">RTC_ALRMAR_MNU_1</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc164d7ff70842858281cfaff5f29374">RTC_ALRMAR_MNU_2</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e1199b4140613e8a1dbe283dd89c772">RTC_ALRMAR_MNU_3</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8862250866a358ff3095852f45a160c1">RTC_ALRMAR_MSK1</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b623884457edb89f48a2a100aff183a">RTC_ALRMAR_ST</link>   ((uint32_t)0x00000070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae5c1ad41702da26788f5ef52c0d05ca">RTC_ALRMAR_ST_0</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e771d8055c52a1186d3f47dd567457a">RTC_ALRMAR_ST_1</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7fdfe4a92c7ab0c326dc9f2638318f97">RTC_ALRMAR_ST_2</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8ec4171be73457bc3dba78bd246e35b">RTC_ALRMAR_SU</link>   ((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaaf99585af681202a201178f8156dffe">RTC_ALRMAR_SU_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d7edbd0609415ca3a328f8498c4a63c">RTC_ALRMAR_SU_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga485a8c274aa56f705dc1363484d7085f">RTC_ALRMAR_SU_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9d41833996dbd77a0bfbcd9889957a2">RTC_ALRMAR_SU_3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga934df96e83f72268528e62c55c03b50d">RTC_ALRMBR_MSK4</link>   ((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3acc5db599b055a0c1eca04024bf0285">RTC_ALRMBR_WDSEL</link>   ((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9f8662da4b5f9f0dc0cdd8eac037052b">RTC_ALRMBR_DT</link>   ((uint32_t)0x30000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34531fadcc9d2a702b3b7138831fb4c8">RTC_ALRMBR_DT_0</link>   ((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabeb8410cfd578e600049846a694dc00d">RTC_ALRMBR_DT_1</link>   ((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0beeb5e7c9237d688d5784dba0a5c671">RTC_ALRMBR_DU</link>   ((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9886cb39e9c89c40ddc33c6e7659db5">RTC_ALRMBR_DU_0</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga121e8284bdc7ebd634f71e5810dc4f85">RTC_ALRMBR_DU_1</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78b99f99d3666212ab673dbc9f7f3192">RTC_ALRMBR_DU_2</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8551995a404be9f58511ea22dca71f1a">RTC_ALRMBR_DU_3</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaca7cd93178102c8769d0874d5b8394c4">RTC_ALRMBR_MSK3</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4fc947f41bd2a091b13ffeff4312b67b">RTC_ALRMBR_PM</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga552fbb873fbab8cefd1c5c3536d0989d">RTC_ALRMBR_HT</link>   ((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbddfb1b1ff41f1b76f5ccfb6eb29362">RTC_ALRMBR_HT_0</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3219c5b314ca459c8dcb93c140b210cb">RTC_ALRMBR_HT_1</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a01e42db93b9bc9097766d7ccf2d21d">RTC_ALRMBR_HU</link>   ((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0223058b7ae0a4ae57a7a7997440385e">RTC_ALRMBR_HU_0</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a7c34c4e83f374790e3ed27a3e23443">RTC_ALRMBR_HU_1</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5e6d673134918e74d9a0f06ca4dc479">RTC_ALRMBR_HU_2</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae538b44aa24031a294442dc47f6849f5">RTC_ALRMBR_HU_3</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga124c24eb148681777758f1298776f5a1">RTC_ALRMBR_MSK2</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05e2ef0960c04023b98a104202f44571">RTC_ALRMBR_MNT</link>   ((uint32_t)0x00007000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1170e6bedeafe4da96568080fe3bbe3">RTC_ALRMBR_MNT_0</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56977652001bc709e4c37fce5647eb40">RTC_ALRMBR_MNT_1</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafbdfd2b2b1fc039fe8efdd6df612b220">RTC_ALRMBR_MNT_2</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ca0feaf431b9f9dde4a9d97cae39056">RTC_ALRMBR_MNU</link>   ((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93830709da4736a2e8da1cf3a3596dda">RTC_ALRMBR_MNU_0</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9cab4a9df6a1e45e2a3212b357e1bef">RTC_ALRMBR_MNU_1</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga869e14a514b3d140a2dcad669e2ab3e0">RTC_ALRMBR_MNU_2</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec666ddc3d2c205d46d4e1e5bdcf9243">RTC_ALRMBR_MNU_3</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa472193eb2ace80c95874c850236b489">RTC_ALRMBR_MSK1</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7a6c70156cd32b6aa855e4f2e32406c">RTC_ALRMBR_ST</link>   ((uint32_t)0x00000070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2514a54011c9ff7b48939e9cbd13f859">RTC_ALRMBR_ST_0</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad6b6e10efeaeac2898a754e2a360fb27">RTC_ALRMBR_ST_1</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga423e1673ab928b5e43e9fa9b65d2122c">RTC_ALRMBR_ST_2</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2fdd1ad6a4b7db36ece6145cba49ccf">RTC_ALRMBR_SU</link>   ((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1aa325b93084bf6fdc494842e1f0b652">RTC_ALRMBR_SU_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72ed3dd8ae6a59462a99f8c3d8c316e5">RTC_ALRMBR_SU_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac21f97b7b207139ffb0d1e6ede81bb91">RTC_ALRMBR_SU_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b548175b400ee92c11c2c446d6d129b">RTC_ALRMBR_SU_3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d21f29da0e92b2744719aab37278b07">RTC_WPR_KEY</link>   ((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3881f27b6c7a5c7609b1393682144aed">RTC_SSR_SS</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6131eb8c293b98bc5a6c7a4bb1920450">RTC_SHIFTR_SUBFS</link>   ((uint32_t)0x00007FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8fee932563d21382db9ecad458356af2">RTC_SHIFTR_ADD1S</link>   ((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga84b3d044be3e63573a5f0d4d14d8e3b0">RTC_TSTR_PM</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5765274cda5284899563191cb505235a">RTC_TSTR_HT</link>   ((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b682daaa79917786d55c2bf44a80325">RTC_TSTR_HT_0</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a35c1a1f98f2aeb73235d940922f9cf">RTC_TSTR_HT_1</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf12107fe82e4f9de5ae4fdd6c169a846">RTC_TSTR_HU</link>   ((uint32_t)0x000F0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a235fd8965c706e7f57327f6e5ce72d">RTC_TSTR_HU_0</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56f2bc31a8d01d7621de40d146b15fb7">RTC_TSTR_HU_1</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d848f11cf3130bb6560d117f97b7da3">RTC_TSTR_HU_2</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga703c813d88b2c9ab350cb0218ff4bbe7">RTC_TSTR_HU_3</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9743a3843868c712945a7c408183ad73">RTC_TSTR_MNT</link>   ((uint32_t)0x00007000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf04bea9e3f4645257b8bd955f3ba80ce">RTC_TSTR_MNT_0</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf30459ae8455ad0fb382dd866446c83">RTC_TSTR_MNT_1</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga513f78562b18cfc36f52e80be9cb20d5">RTC_TSTR_MNT_2</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64b186af486822cc015cfec613f5cba9">RTC_TSTR_MNU</link>   ((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8ff1f79f2ab33d00a979979d486bc44">RTC_TSTR_MNU_0</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga506d192fef16558c9b0b7ed9e1a9147c">RTC_TSTR_MNU_1</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga407a93c758b95a1ebf3c41c36fb6f07e">RTC_TSTR_MNU_2</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac55cd85d2e58a819637d15f70f7179a0">RTC_TSTR_MNU_3</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9fbdebcd1da2ea191cca51c222345f15">RTC_TSTR_ST</link>   ((uint32_t)0x00000070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90d733a561ad71ee4c63c4e0a3ed5f32">RTC_TSTR_ST_0</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga807073dc98612721530a79df5b5c265a">RTC_TSTR_ST_1</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee05d278bdd457b4f61d797e45520d13">RTC_TSTR_ST_2</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac0d8fa76d45faccfe931d6227b29565a">RTC_TSTR_SU</link>   ((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8990f4d1d493012289778e854c52e97e">RTC_TSTR_SU_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab6f4275d2a15e7307363124c03a64a4">RTC_TSTR_SU_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5610b3103a8a6653204f4fe7e9ea8587">RTC_TSTR_SU_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28790ae937a50ba6fb4aff5a9f5afbcb">RTC_TSTR_SU_3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c76ea431470b87f22e7854bd5438d2f">RTC_TSDR_WDU</link>   ((uint32_t)0x0000E000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e9cbf062e41eecacccde522e24452c1">RTC_TSDR_WDU_0</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44259df3c6dc88e8168c7dcd5e6abf91">RTC_TSDR_WDU_1</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f2add59486679cc53f521c139d72852">RTC_TSDR_WDU_2</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7bce43482443f2038a8eebc681067dd7">RTC_TSDR_MT</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a5912337df16624b4703d2065c5fdf4">RTC_TSDR_MU</link>   ((uint32_t)0x00000F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9cf9d23d49e121268a25445a7eed2f35">RTC_TSDR_MU_0</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49093134e4ead8b4990e5e1628db0692">RTC_TSDR_MU_1</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7f31eb674f5a67402b6a3eb578b70a5">RTC_TSDR_MU_2</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad67666c54ef1be79a500484a5e755827">RTC_TSDR_MU_3</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39c9ff61f3b622b829aa9354ca84e44e">RTC_TSDR_DT</link>   ((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81e02a917946bddaa027a04538576533">RTC_TSDR_DT_0</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga886739ae0e8c0f6144dbd774c203ed5f">RTC_TSDR_DT_1</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace7ca73ebca21ed3a17315f06757042a">RTC_TSDR_DU</link>   ((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga08b7eccac0c3cd20a3f3cd8bce1693ad">RTC_TSDR_DU_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa43ed53b8109ff32755885127ba987ce">RTC_TSDR_DU_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b3d774b7df9cff6e6eecafa7c42a059">RTC_TSDR_DU_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga209573a43dd1f21ef569d75593ad03f8">RTC_TSDR_DU_3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2fb913ce5f1c0e341b308d9b5858bfa9">RTC_TSSSR_SS</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b13b9724302c25fbca76684f5968528">RTC_CALR_CALP</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28f8c7f5f5bf772c81170a2eab055557">RTC_CALR_CALW8</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga70857526590d6f7e25d9551187105583">RTC_CALR_CALW16</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44fcacd12e1cfc1fa823c798cb6a7663">RTC_CALR_CALM</link>   ((uint32_t)0x000001FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeffec95cc4cbbdbc77e907818b8c7ebd">RTC_CALR_CALM_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b908b77786838e5e2e8a1ee2cbbeeff">RTC_CALR_CALM_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad09f14c1ff24a01d51d5b6c0bba220d6">RTC_CALR_CALM_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9146fbef6a53896f3160c89ed651b90">RTC_CALR_CALM_3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fe04fc9762d3f680f9145a50898c27b">RTC_CALR_CALM_4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc4966c71cab83be4069e0566222d375">RTC_CALR_CALM_5</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae240b185d0c9c6e314a456627e6e4834">RTC_CALR_CALM_6</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8880325073e167137366402f15d5683">RTC_CALR_CALM_7</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8381cc75166acfc4b4c686ad7e5e599a">RTC_CALR_CALM_8</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d9515fd74e3bcf03f4e62d8c7e1b070">RTC_TAFCR_ALARMOUTTYPE</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga872cbfe2e79e7fe2a4bfad6086f4ac49">RTC_TAFCR_TSINSEL</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga989cde7332b2ec0b3934cb909514938d">RTC_TAFCR_TAMPINSEL</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ef294e75771913e4a47386f42a23f72">RTC_TAFCR_TAMPPUDIS</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b73d2b8da78967a6f594dbffe58c222">RTC_TAFCR_TAMPPRCH</link>   ((uint32_t)0x00006000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae010ed965c1e968cc14f988d50662546">RTC_TAFCR_TAMPPRCH_0</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16f0faa59aa4490d696d1fec767aae41">RTC_TAFCR_TAMPPRCH_1</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1cb37c43747c779f7db2842a2582e67">RTC_TAFCR_TAMPFLT</link>   ((uint32_t)0x00001800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa356fb5db5ab398728afef0ae39214c4">RTC_TAFCR_TAMPFLT_0</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga472efa1bd3c9462cbd058d73a7d6525e">RTC_TAFCR_TAMPFLT_1</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ad84446486b8c9f640fa54d50ecc0e1">RTC_TAFCR_TAMPFREQ</link>   ((uint32_t)0x00000700)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga54e7f69e04759d1b0667e56830a6f2ea">RTC_TAFCR_TAMPFREQ_0</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb533067640fcf87ad77027ce936e9b7">RTC_TAFCR_TAMPFREQ_1</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf532e727bfe6c7fc7822d15f9436e1b5">RTC_TAFCR_TAMPFREQ_2</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac929fab94fdca2d1b3b3cf7c93fe6e49">RTC_TAFCR_TAMPTS</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2c4d227971b56e3160c71b7479c769d">RTC_TAFCR_TAMP2TRG</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e98a0062ef81bcbc790a8d77720a61c">RTC_TAFCR_TAMP2E</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0fb33b24d2ebc19e7fe52f0661a3085">RTC_TAFCR_TAMPIE</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76f85925873bcd3f795417053bfc5f33">RTC_TAFCR_TAMP1TRG</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa68c195cf709d18cd426560302b97852">RTC_TAFCR_TAMP1E</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b0550ccc175ff54e560cc5fb96fbb2c">RTC_ALRMASSR_MASKSS</link>   ((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeebbc0dfc0a20887ef3582feaa5f1c2b">RTC_ALRMASSR_MASKSS_0</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbdb202f388835593843f480c3b3af57">RTC_ALRMASSR_MASKSS_1</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95feb5de45a74d7c75c1fc6515c32870">RTC_ALRMASSR_MASKSS_2</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae94c65876a1baf0984a6f85aa836b8d0">RTC_ALRMASSR_MASKSS_3</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a6b683531fded4e2a77d047da7eb203">RTC_ALRMASSR_SS</link>   ((uint32_t)0x00007FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf287b0ec7dbf8e9d436cb78da287b244">RTC_ALRMBSSR_MASKSS</link>   ((uint32_t)0x0F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4d60185d1ac432b24b0a95e2918902f">RTC_ALRMBSSR_MASKSS_0</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9763a1a382e40cc2ebfa6d84369580df">RTC_ALRMBSSR_MASKSS_1</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga598283f8a8926f0dcb7916a2224f79bc">RTC_ALRMBSSR_MASKSS_2</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf017c71fc7eb34519de3945a028677b">RTC_ALRMBSSR_MASKSS_3</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33ae74f38392431aa631d397a7e7c305">RTC_ALRMBSSR_SS</link>   ((uint32_t)0x00007FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0d7c3115465079f04cfb97a7faabc59">RTC_BKP0R</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafbc4b6dfeff87332124f271b86eb0c56">RTC_BKP1R</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34fda9ee6115f0de9588e22c46602d89">RTC_BKP2R</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90403ff99c08f0abc379447823e5e841">RTC_BKP3R</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeed1b338e9526d817a1fd01304b8851c">RTC_BKP4R</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e8954ab0ead8bb788d5d8eebf2f5c4c">RTC_BKP5R</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b9ee9eb5d024ccd5809fcc20fd51f5b">RTC_BKP6R</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0f1ae07f7b1815bf58b464dc7366731">RTC_BKP7R</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bd10acb9e5ce5225af4ff895bd3bb82">RTC_BKP8R</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e">RTC_BKP9R</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2179063a3078a211c3b697ce012ab5a0">RTC_BKP10R</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab250f9423dee41b165aa8f02d2fc1fe7">RTC_BKP11R</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaefe1b6108ac49197b28c9bee31bbaf3b">RTC_BKP12R</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e77435e16bdebf3491eb0e30bd10b0d">RTC_BKP13R</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5f07ee6d227deaa11e0ae035121185b0">RTC_BKP14R</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae543b0dd58f03c2f70bb6b3b65232863">RTC_BKP15R</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0add0c768094f0de71bb4e50fbcce6e">RTC_BKP16R</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga059aaedb55963f39e8724d50d55d5282">RTC_BKP17R</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66154eb091275e87a4bd53e87ef9214e">RTC_BKP18R</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa4c31e33d851fde2715059ea28dac6f">RTC_BKP19R</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf125c56eeb40163b617c9fb6329da67f">SDIO_POWER_PWRCTRL</link>   ((uint32_t)0x03)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa82b7689b02f54318d3f629d70b85098">SDIO_POWER_PWRCTRL_0</link>   ((uint32_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd149efb1d6062f37165ac01268a875e">SDIO_POWER_PWRCTRL_1</link>   ((uint32_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga316271d0147b22c6267fc563d4c24424">SDIO_CLKCR_CLKDIV</link>   ((uint32_t)0x00FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf27847573683f91dbfe387a2571b514f">SDIO_CLKCR_CLKEN</link>   ((uint32_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafbb618f32aef2970fd8b8b285f7b4118">SDIO_CLKCR_PWRSAV</link>   ((uint32_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f362c1d228156c50639d79b9be99c9b">SDIO_CLKCR_BYPASS</link>   ((uint32_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9d57d7917c39bdc5309506e8c28b7d7">SDIO_CLKCR_WIDBUS</link>   ((uint32_t)0x1800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab532dbf366c3fb731488017b0a794151">SDIO_CLKCR_WIDBUS_0</link>   ((uint32_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49f3e7998bca487f5354ef6f8dffbb21">SDIO_CLKCR_WIDBUS_1</link>   ((uint32_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad124bd76f6543497c90372e182ec48a2">SDIO_CLKCR_NEGEDGE</link>   ((uint32_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga693d7b533dd5a5a668bc13b4365b18dc">SDIO_CLKCR_HWFC_EN</link>   ((uint32_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d917a4fdc7442e270c2c727df78b819">SDIO_ARG_CMDARG</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf91b593b5681a68db5ff9fd11600c9c8">SDIO_CMD_CMDINDEX</link>   ((uint32_t)0x003F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d617f0e08d697c3b263e6a79f417d0f">SDIO_CMD_WAITRESP</link>   ((uint32_t)0x00C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5797a389fecf611dccd483658b822fa">SDIO_CMD_WAITRESP_0</link>   ((uint32_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f5457b48feda0056466e5c380c44373">SDIO_CMD_WAITRESP_1</link>   ((uint32_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b037f34e297f38d56b14d46d008ef58">SDIO_CMD_WAITINT</link>   ((uint32_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4118c9200bae6732764f6c87a0962a9">SDIO_CMD_WAITPEND</link>   ((uint32_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga982f3fd09ce7e31709e0628b1fae86b8">SDIO_CMD_CPSMEN</link>   ((uint32_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad560080c3e7ab5aeafe151dafcc64368">SDIO_CMD_SDIOSUSPEND</link>   ((uint32_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga905b78ecf464857e6501ef5fd5e6ef1b">SDIO_CMD_ENCMDCOMPL</link>   ((uint32_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a9d5b2366ec7ca38db9d6d9f0f63f81">SDIO_CMD_NIEN</link>   ((uint32_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87422225274de986e7abe6b2a91a79c5">SDIO_CMD_CEATACMD</link>   ((uint32_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27f9a6cbfd364bbb050b526ebc01d2d7">SDIO_RESPCMD_RESPCMD</link>   ((uint32_t)0x3F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga56a55231f7a91cfd2cefaca0f6135cbc">SDIO_RESP0_CARDSTATUS0</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d20abddfc99835a2954eda5899f6db1">SDIO_RESP1_CARDSTATUS1</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31a482ff36bde1df56ab603c864c4066">SDIO_RESP2_CARDSTATUS2</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1075c96b5818b0500d5cce231ace89cf">SDIO_RESP3_CARDSTATUS3</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga407ab1e46a80426602ab36e86457da26">SDIO_RESP4_CARDSTATUS4</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27e45eea9ce17b7251f10ea763180690">SDIO_DTIMER_DATATIME</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d3b07bca9aec8ef5456ba9b73f13adb">SDIO_DLEN_DATALENGTH</link>   ((uint32_t)0x01FFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a">SDIO_DCTRL_DTEN</link>   ((uint32_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga801fe27f7175a308d56776db19776c93">SDIO_DCTRL_DTDIR</link>   ((uint32_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa90cd50ae364b992ca8ccab319eb5513">SDIO_DCTRL_DTMODE</link>   ((uint32_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03a2148910ae02dde7e4cd63e0f5e008">SDIO_DCTRL_DMAEN</link>   ((uint32_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga948072d8a6db53d0c377944523a4b15a">SDIO_DCTRL_DBLOCKSIZE</link>   ((uint32_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51e2cb99cf325bb32c8910204b1507db">SDIO_DCTRL_DBLOCKSIZE_0</link>   ((uint32_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0add3ad2b72a21e7f8d48da3ea0b3d0f">SDIO_DCTRL_DBLOCKSIZE_1</link>   ((uint32_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93825036eceb86872e2ca179c63163ec">SDIO_DCTRL_DBLOCKSIZE_2</link>   ((uint32_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2025aa63b595bfccc747b99caec8799">SDIO_DCTRL_DBLOCKSIZE_3</link>   ((uint32_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe9600da3e751118d49ea14ce44e91b9">SDIO_DCTRL_RWSTART</link>   ((uint32_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f1b5b6a32ce712fbb3767090b1b045e">SDIO_DCTRL_RWSTOP</link>   ((uint32_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4bf721a25f656b3de6fa0b0fe32edb6a">SDIO_DCTRL_RWMOD</link>   ((uint32_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa16b4c4037cf974162a591aea753fc21">SDIO_DCTRL_SDIOEN</link>   ((uint32_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f8ab9dfe9d4f809b61fa2b7826adbde">SDIO_DCOUNT_DATACOUNT</link>   ((uint32_t)0x01FFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad6dbe59c4bdd8b9a12b092cf84a9daef">SDIO_STA_CCRCFAIL</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga554d1f9986bf5c715dd6f27a6493ce31">SDIO_STA_DCRCFAIL</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae72c4f34bb3ccffeef1d7cdcb7415bdc">SDIO_STA_CTIMEOUT</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a2cad7ef3406a46ddba51f7ab5df94b">SDIO_STA_DTIMEOUT</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b9dcdb8b90d8266eb0c5a2be81238aa">SDIO_STA_TXUNDERR</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad4b91289c9f6b773f928706ae8a5ddfc">SDIO_STA_RXOVERR</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga096f11117736a2252f1cd5c4cccdc6e6">SDIO_STA_CMDREND</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa550641dc6aa942e1b524ad0e557a284">SDIO_STA_CMDSENT</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafe7e354a903b957943cf5b6bed4cdf6b">SDIO_STA_DATAEND</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a9ef8e72604e9997da23601a2dd84a4">SDIO_STA_STBITERR</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2fabf2c02cba6d4de1e90d8d1dc9793c">SDIO_STA_DBCKEND</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99ccdac7a223635ee5b38a4bae8f30cc">SDIO_STA_CMDACT</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga908feb4957f48390bc2fc0bde47ac784">SDIO_STA_TXACT</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaad2f52b50765fa449dcfabc39b099796">SDIO_STA_RXACT</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62b9e38be5956dde69049154facc62fd">SDIO_STA_TXFIFOHE</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7916c47ee972376a0eaee584133ca36d">SDIO_STA_RXFIFOHF</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1497b46f9a906001dabb7d7604f6c05">SDIO_STA_TXFIFOF</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga85f46f873ca5fe91a1e8206d157b9446">SDIO_STA_RXFIFOF</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4624f95c5224c631f99571b5454acd86">SDIO_STA_TXFIFOE</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44bf9f7321d65a3effd2df469a58a464">SDIO_STA_RXFIFOE</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19b374518e813f7a1ac4aec3b24b7517">SDIO_STA_TXDAVL</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadcad9b8c0e3ccba1aa389d7713db6803">SDIO_STA_RXDAVL</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5df3c10c37285faedb2d853aea4e63dc">SDIO_STA_SDIOIT</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d8ef3b4157374fd2b5fc8ed12b77a0c">SDIO_STA_CEATAEND</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44708c45f675cf065f1c7fc9311d6e43">SDIO_ICR_CCRCFAILC</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2cb6cde5f88a5d2b635a830dd401c4e0">SDIO_ICR_DCRCFAILC</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4d128bee8a97ae9971d42f844d2e297">SDIO_ICR_CTIMEOUTC</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadcb64d3d07a5841ee9f18ff6bc75350b">SDIO_ICR_DTIMEOUTC</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9628d77973f35d628924172831b029f8">SDIO_ICR_TXUNDERRC</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2513d040c7695b152b0b423ad6f5c81e">SDIO_ICR_RXOVERRC</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8fb5c67aef48d5ee27b60107d938a58f">SDIO_ICR_CMDRENDC</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa27fe45ef7461caf704186630b26a196">SDIO_ICR_CMDSENTC</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga527e1f9cd295845d5be9975cf26bae7e">SDIO_ICR_DATAENDC</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae614b5ab8a8aecbc3c1ce74645cdc28c">SDIO_ICR_STBITERRC</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc5518c07e39dc1f91603737d1a7180b">SDIO_ICR_DBCKENDC</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2990db729fb017dfd659dc6cf8823761">SDIO_ICR_SDIOITC</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f1cebd40fd1eafb59635b284c5a3f34">SDIO_ICR_CEATAENDC</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e24d12a6c9af91337cb391d3ba698f3">SDIO_MASK_CCRCFAILIE</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e2e106a1f7792f054c6cc1f60906a09">SDIO_MASK_DCRCFAILIE</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23f5a8c06e289522af0a679b08bdb014">SDIO_MASK_CTIMEOUTIE</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7b4cc63338fe72abd76e5b399c47379b">SDIO_MASK_DTIMEOUTIE</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e02e525dc6ca1bb294b174e7391753d">SDIO_MASK_TXUNDERRIE</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39f494cf2a6af6ced9eaeac751ea81e4">SDIO_MASK_RXOVERRIE</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fdedfc60a2019ff5f64533fcdd0c3f1">SDIO_MASK_CMDRENDIE</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d541aea02974c03bd8a8426125c35ff">SDIO_MASK_CMDSENTIE</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6398bd3e8312eea3b986ab59b80b466">SDIO_MASK_DATAENDIE</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4194bed51eb4a951a58a5d4062ba978f">SDIO_MASK_STBITERRIE</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga947e5da36c9eeca0b48f3356067dff00">SDIO_MASK_DBCKENDIE</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad63b504f02ea0b1e5ec48962799fde88">SDIO_MASK_CMDACTIE</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9bbfbc3f69ab77171eb1a0058783b1e0">SDIO_MASK_TXACTIE</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9768c39a5d9d3c5519eb522c62a75eae">SDIO_MASK_RXACTIE</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad9cf28de8489fee023ea353df0e13fa7">SDIO_MASK_TXFIFOHEIE</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04d50028fc671494508aecb04e727102">SDIO_MASK_RXFIFOHFIE</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03a602b975ce16ef03083947aded0172">SDIO_MASK_TXFIFOFIE</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf18c4bdf8fa4ee85596a89de00158fbb">SDIO_MASK_RXFIFOFIE</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga11e1d67150fad62dc1ca7783f3a19372">SDIO_MASK_TXFIFOEIE</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbc23fa1c153a9e5216baeef7922e412">SDIO_MASK_RXFIFOEIE</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a1988093a6df087ebb8ff41a51962da">SDIO_MASK_TXDAVLIE</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa9da7d15902e6f94b79968a07250696">SDIO_MASK_RXDAVLIE</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad73b7c7d480d2d71613995cfecc59138">SDIO_MASK_SDIOITIE</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a19dd3039888ebdc40b2406be400749">SDIO_MASK_CEATAENDIE</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa45f5e0a2be89267f79cad57f456f0a2">SDIO_FIFOCNT_FIFOCOUNT</link>   ((uint32_t)0x00FFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5fc0d1e12c55398e2881fe917672da25">SDIO_FIFO_FIFODATA</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</link>   ((uint32_t)0x00000038)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ffabea0de695a19198d906bf6a1d9fd">SPI_CR1_DFF</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09e3f41fa2150831afaac191046087f2">SPI_CR2_FRF</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace2c7cac9431231663af42e6f5aabce6">SPI_SR_FRE</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4da7d7f05a28d1aaa52ec557e55e1ad">SPI_DR_DR</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae968658ab837800723eafcc21af10247">SPI_CRCPR_CRCPOLY</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a01a578c2c7bb4e587a8f1610843181">SPI_RXCRCR_RXCRC</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c69dc721e89e40056999b64572dff09">SPI_TXCRCR_TXCRC</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc12f9d2003ab169a3f68e9d809f84ae">SPI_I2SCFGR_DATLEN</link>   ((uint32_t)0x00000006)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa20ad624085d2e533eea3662cb03d8fa">SPI_I2SCFGR_DATLEN_0</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadf6e940d195fa1633cb1b23414f00412">SPI_I2SCFGR_DATLEN_1</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c5be1f1c8b4689643e04cd5034e7f5f">SPI_I2SCFGR_CKPOL</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7a822a80be3a51524b42491248f8031f">SPI_I2SCFGR_I2SSTD</link>   ((uint32_t)0x00000030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafeba0a45703463dfe05334364bdacbe8">SPI_I2SCFGR_I2SSTD_0</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0142a3667f59bce9bae80d31e88a124a">SPI_I2SCFGR_I2SSTD_1</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga66a29efc32a31f903e89b7ddcd20857b">SPI_I2SCFGR_PCMSYNC</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf09fd11f6f97000266b30b015bf2cb68">SPI_I2SCFGR_I2SCFG</link>   ((uint32_t)0x00000300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga421c94680ee8a2583419e2b0c89e995e">SPI_I2SCFGR_I2SCFG_0</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80c398b9e79fcc61a497f9d7dd910352">SPI_I2SCFGR_I2SCFG_1</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30d76c7552c91bbd5cbac70d9c56ebb3">SPI_I2SCFGR_I2SE</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga406ce88b2580a421f5b28bdbeb303543">SPI_I2SPR_I2SDIV</link>   ((uint32_t)0x000000FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3d6d4136a5ae12f9bd5940324282355a">SPI_I2SPR_ODD</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25669c3686c0c577d2d371ac09200ff0">SPI_I2SPR_MCKOE</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3c05039ec67573c00da29f58b914f258">SYSCFG_MEMRMP_MEM_MODE</link>   ((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30d5f406535f94faea2e7f924d50201b">SYSCFG_MEMRMP_MEM_MODE_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5d76e8b4d801b35c31ef352b33407be">SYSCFG_MEMRMP_MEM_MODE_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42eb2e54640311449d074871dc352819">SYSCFG_MEMRMP_MEM_MODE_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69d0997434d521e50c9e7339d268482e">SYSCFG_PMC_ADC1DC2</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75b70d07448c3037234bc2abb8e3d884">SYSCFG_EXTICR1_EXTI0</link>   ((uint32_t)0x000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7fc84838c77f799cb7e57d6e97c6c16d">SYSCFG_EXTICR1_EXTI1</link>   ((uint32_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d0a0a6b8223777937d8c9012658d6cd">SYSCFG_EXTICR1_EXTI2</link>   ((uint32_t)0x0F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3bf2306f79ebb709da5ecf83e59ded4">SYSCFG_EXTICR1_EXTI3</link>   ((uint32_t)0xF000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6de6aa8e32ae5cd07fd69e42e7226bd1">SYSCFG_EXTICR1_EXTI0_PA</link>   ((uint32_t)0x0000)</para>

<para>EXTI0 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf43c9ef6b61e39655cbe969967c79a69">SYSCFG_EXTICR1_EXTI0_PB</link>   ((uint32_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga861a4d7b48ffd93997267baaad12fd51">SYSCFG_EXTICR1_EXTI0_PC</link>   ((uint32_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6439042c8cd14f99fe3813cff47c0ee">SYSCFG_EXTICR1_EXTI0_PD</link>   ((uint32_t)0x0003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb087e2ded8ac927ee9e1fc0234bfdef">SYSCFG_EXTICR1_EXTI0_PE</link>   ((uint32_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga766d0bf3501e207b0baa066cf756688f">SYSCFG_EXTICR1_EXTI0_PH</link>   ((uint32_t)0x0007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4b78c30e4ef4fa441582eb3c102865d">SYSCFG_EXTICR1_EXTI1_PA</link>   ((uint32_t)0x0000)</para>

<para>EXTI1 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19a11fce288d19546c76257483e0dcb6">SYSCFG_EXTICR1_EXTI1_PB</link>   ((uint32_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae45a8c814b13fa19f157364dc715c08a">SYSCFG_EXTICR1_EXTI1_PC</link>   ((uint32_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93cb136eaf357affc4a28a8d423cabbb">SYSCFG_EXTICR1_EXTI1_PD</link>   ((uint32_t)0x0030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f5c3d1e914af78112179a13e9c736d6">SYSCFG_EXTICR1_EXTI1_PE</link>   ((uint32_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ac69d7f391e837d8e8adce27704d87d">SYSCFG_EXTICR1_EXTI1_PH</link>   ((uint32_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4096f472e87e021f4d4c94457ddaf5f1">SYSCFG_EXTICR1_EXTI2_PA</link>   ((uint32_t)0x0000)</para>

<para>EXTI2 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8cd240d61fd8a9666621f0dee07a08e5">SYSCFG_EXTICR1_EXTI2_PB</link>   ((uint32_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga03ce7faaf56aa9efcc74af65619e275e">SYSCFG_EXTICR1_EXTI2_PC</link>   ((uint32_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc35fcdcc89b487fab2901e1f5a7f41b">SYSCFG_EXTICR1_EXTI2_PD</link>   ((uint32_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3f2b7465d81745f7a772e7689a29618">SYSCFG_EXTICR1_EXTI2_PE</link>   ((uint32_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada5ffab92c39cbfc695ce57a4e6177e5">SYSCFG_EXTICR1_EXTI2_PH</link>   ((uint32_t)0x0700)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga45ed24773c389f4477944c2c43d106c0">SYSCFG_EXTICR1_EXTI3_PA</link>   ((uint32_t)0x0000)</para>

<para>EXTI3 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga652183838bb096717551bf8a1917c257">SYSCFG_EXTICR1_EXTI3_PB</link>   ((uint32_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb1809e5b8a9ebc4b1cbc8967d985929">SYSCFG_EXTICR1_EXTI3_PC</link>   ((uint32_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga205440ffa174509d57c2b6a1814f8202">SYSCFG_EXTICR1_EXTI3_PD</link>   ((uint32_t)0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2b33beb6294fd7a257f0f3a36e0dcda">SYSCFG_EXTICR1_EXTI3_PE</link>   ((uint32_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae49def2961bf528448a4fbb4aa9c9d94">SYSCFG_EXTICR1_EXTI3_PH</link>   ((uint32_t)0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2a57b4872977812e60d521268190e1e">SYSCFG_EXTICR2_EXTI4</link>   ((uint32_t)0x000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6682a1b97b04c5c33085ffd2827ccd17">SYSCFG_EXTICR2_EXTI5</link>   ((uint32_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c50caf6019fd7d5038d77e61f57ad7b">SYSCFG_EXTICR2_EXTI6</link>   ((uint32_t)0x0F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga638ea3bb014752813d064d37b3388950">SYSCFG_EXTICR2_EXTI7</link>   ((uint32_t)0xF000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51147f1747daf48dbcfad03285ae8889">SYSCFG_EXTICR2_EXTI4_PA</link>   ((uint32_t)0x0000)</para>

<para>EXTI4 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga917aeb0df688d6b34785085fc85d9e47">SYSCFG_EXTICR2_EXTI4_PB</link>   ((uint32_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14ac312beeb19d3bb34a552546477613">SYSCFG_EXTICR2_EXTI4_PC</link>   ((uint32_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec62164e18d1b525e8272169b1efe642">SYSCFG_EXTICR2_EXTI4_PD</link>   ((uint32_t)0x0003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1d2292b6a856a8a71d82f595b580b9b">SYSCFG_EXTICR2_EXTI4_PE</link>   ((uint32_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga339f8994c317190a387a96b857aa79d0">SYSCFG_EXTICR2_EXTI4_PH</link>   ((uint32_t)0x0007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb9581c515a4bdf1ed88fe96d8c24794">SYSCFG_EXTICR2_EXTI5_PA</link>   ((uint32_t)0x0000)</para>

<para>EXTI5 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90a3f610234dfa13f56e72c76a12be74">SYSCFG_EXTICR2_EXTI5_PB</link>   ((uint32_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33b6bdc1b4bfeda0d4034dc67f1a6046">SYSCFG_EXTICR2_EXTI5_PC</link>   ((uint32_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0eea392f1530c7cb794a63d04e268a70">SYSCFG_EXTICR2_EXTI5_PD</link>   ((uint32_t)0x0030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a4e6644d0144bfb0f913cf20eaf2f8e">SYSCFG_EXTICR2_EXTI5_PE</link>   ((uint32_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a06842a64138b5010186d980cb594f9">SYSCFG_EXTICR2_EXTI5_PH</link>   ((uint32_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e87c78fb6dfde7c8b7f81fe3b65aae9">SYSCFG_EXTICR2_EXTI6_PA</link>   ((uint32_t)0x0000)</para>

<para>EXTI6 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6528de8e4ca8741e86ae254e1d6b2a70">SYSCFG_EXTICR2_EXTI6_PB</link>   ((uint32_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga53d8745705d5eb84c70a8554f61d59ac">SYSCFG_EXTICR2_EXTI6_PC</link>   ((uint32_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26c97cdece451441e49120e754020cdc">SYSCFG_EXTICR2_EXTI6_PD</link>   ((uint32_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga804218f2dd83c72e672143ec4f283ad3">SYSCFG_EXTICR2_EXTI6_PE</link>   ((uint32_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga283486dccd660fbf830e8c44b0161a63">SYSCFG_EXTICR2_EXTI6_PH</link>   ((uint32_t)0x0700)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f1bfd3af524288b6ce54d7f9aef410a">SYSCFG_EXTICR2_EXTI7_PA</link>   ((uint32_t)0x0000)</para>

<para>EXTI7 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab18d324986b18858f901febbcc2a57b7">SYSCFG_EXTICR2_EXTI7_PB</link>   ((uint32_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae9f53618d9cf13af2b2ecf191da8595a">SYSCFG_EXTICR2_EXTI7_PC</link>   ((uint32_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae38aa3b76227bb8e9d8cedc31c023f63">SYSCFG_EXTICR2_EXTI7_PD</link>   ((uint32_t)0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90d097c1b5cbb62dc86327604907dcd4">SYSCFG_EXTICR2_EXTI7_PE</link>   ((uint32_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0ce56e15f4eb86a3e262deaa845cb99">SYSCFG_EXTICR2_EXTI7_PH</link>   ((uint32_t)0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf2a656b18cc728e38acb72cf8d7e7935">SYSCFG_EXTICR3_EXTI8</link>   ((uint32_t)0x000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga002462e4c233adc6dd502de726994575">SYSCFG_EXTICR3_EXTI9</link>   ((uint32_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8fc06b17c3b3d393b749bf9924a43a80">SYSCFG_EXTICR3_EXTI10</link>   ((uint32_t)0x0F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa66cc9a579696c8f5c41f5f138ee1e67">SYSCFG_EXTICR3_EXTI11</link>   ((uint32_t)0xF000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1c6843a871f1a06ca25c0de50048b10">SYSCFG_EXTICR3_EXTI8_PA</link>   ((uint32_t)0x0000)</para>

<para>EXTI8 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4818dc7bffc8dfc2acc48995a62e66c5">SYSCFG_EXTICR3_EXTI8_PB</link>   ((uint32_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba0d34ff57632d7753981404cef548e2">SYSCFG_EXTICR3_EXTI8_PC</link>   ((uint32_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa15260ba354dee354f0a71e7913009c3">SYSCFG_EXTICR3_EXTI8_PD</link>   ((uint32_t)0x0003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga185287204b8cead31d3760f65c5ca19d">SYSCFG_EXTICR3_EXTI8_PE</link>   ((uint32_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4">SYSCFG_EXTICR3_EXTI8_PH</link>   ((uint32_t)0x0007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93e284e59c4ff887b2e79851ac0a81c4">SYSCFG_EXTICR3_EXTI9_PA</link>   ((uint32_t)0x0000)</para>

<para>EXTI9 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9271cbc1ed09774a5fef4b379cab260">SYSCFG_EXTICR3_EXTI9_PB</link>   ((uint32_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1cc355176941881870c620c0837cab48">SYSCFG_EXTICR3_EXTI9_PC</link>   ((uint32_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga75af3c7a94cfc78361c94b054f9fe064">SYSCFG_EXTICR3_EXTI9_PD</link>   ((uint32_t)0x0030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafce176ef4b389251dadb98d9f59f8fe6">SYSCFG_EXTICR3_EXTI9_PE</link>   ((uint32_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31fdedc4a90328881fe8817f4eef61b2">SYSCFG_EXTICR3_EXTI9_PH</link>   ((uint32_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25acdbb9e916c440c41a060d861130ee">SYSCFG_EXTICR3_EXTI10_PA</link>   ((uint32_t)0x0000)</para>

<para>EXTI10 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8d9aec4349bf38a4a9753b267b7de7e">SYSCFG_EXTICR3_EXTI10_PB</link>   ((uint32_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62d2b81d49e30ab4fe96572be5da8484">SYSCFG_EXTICR3_EXTI10_PC</link>   ((uint32_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaab3553c540cd836d465824939c2e3b79">SYSCFG_EXTICR3_EXTI10_PD</link>   ((uint32_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabde568ef1c8f4bfaf18954e8ee0716a9">SYSCFG_EXTICR3_EXTI10_PE</link>   ((uint32_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga791e7d2bd23ae969540e5509c6718255">SYSCFG_EXTICR3_EXTI10_PH</link>   ((uint32_t)0x0700)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ca8a85d4512677eff6ed2aac897a366">SYSCFG_EXTICR3_EXTI11_PA</link>   ((uint32_t)0x0000)</para>

<para>EXTI11 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaedb3a8cc6b1763e303986553c0e4e7f8">SYSCFG_EXTICR3_EXTI11_PB</link>   ((uint32_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b01c8ba6cb27899a4f5fa494bf2b3f5">SYSCFG_EXTICR3_EXTI11_PC</link>   ((uint32_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a69d636cda0352da0982c54f582787d">SYSCFG_EXTICR3_EXTI11_PD</link>   ((uint32_t)0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga44affe06868a0490f8d0cbbba51ff412">SYSCFG_EXTICR3_EXTI11_PE</link>   ((uint32_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa58cfe5d03072c259582ba8fefa322bf">SYSCFG_EXTICR3_EXTI11_PH</link>   ((uint32_t)0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d4b31f4a75d935b6a52afe6a16463d1">SYSCFG_EXTICR4_EXTI12</link>   ((uint32_t)0x000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f04cda5bfe876431d5ad864302d7fa1">SYSCFG_EXTICR4_EXTI13</link>   ((uint32_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabde06df3ec6e357374820a5a615991aa">SYSCFG_EXTICR4_EXTI14</link>   ((uint32_t)0x0F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd325c27cff1ae3de773d5e205a33f4e">SYSCFG_EXTICR4_EXTI15</link>   ((uint32_t)0xF000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ceaa63866465faa8145ce0c5d9a44d0">SYSCFG_EXTICR4_EXTI12_PA</link>   ((uint32_t)0x0000)</para>

<para>EXTI12 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8b00a462533a83c75c588340a2fa710">SYSCFG_EXTICR4_EXTI12_PB</link>   ((uint32_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d27668b1fa6b1accde06aa144faa970">SYSCFG_EXTICR4_EXTI12_PC</link>   ((uint32_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa46ddd43a361d82abcb3cb7779ac74ff">SYSCFG_EXTICR4_EXTI12_PD</link>   ((uint32_t)0x0003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga102ee111e27fd67228c169836dd0849e">SYSCFG_EXTICR4_EXTI12_PE</link>   ((uint32_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b7baa5b844b78d3e05326607b2910a6">SYSCFG_EXTICR4_EXTI12_PH</link>   ((uint32_t)0x0007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0514aaa894c9be44ba47c1346756f90b">SYSCFG_EXTICR4_EXTI13_PA</link>   ((uint32_t)0x0000)</para>

<para>EXTI13 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34e6776e3ebfecc9e78c5aec77c48eff">SYSCFG_EXTICR4_EXTI13_PB</link>   ((uint32_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c7833d4e3c6b7f3878f62a200a6ab14">SYSCFG_EXTICR4_EXTI13_PC</link>   ((uint32_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabed530f628b3c37281f7a583af1cdb3c">SYSCFG_EXTICR4_EXTI13_PD</link>   ((uint32_t)0x0030)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7dc5424bf39509a989464a81ec0714da">SYSCFG_EXTICR4_EXTI13_PE</link>   ((uint32_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga61214ec3d87450f54b959aab49ea65b6">SYSCFG_EXTICR4_EXTI13_PH</link>   ((uint32_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ad140a68e3e4e0406a182a504679ea9">SYSCFG_EXTICR4_EXTI14_PA</link>   ((uint32_t)0x0000)</para>

<para>EXTI14 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5c1b8a0f2b4f79bd868bbb2b4eff617">SYSCFG_EXTICR4_EXTI14_PB</link>   ((uint32_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8ca668cdd447acb1740566f46de5eb19">SYSCFG_EXTICR4_EXTI14_PC</link>   ((uint32_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f20b2bfa9dc8b57a987c127c6dfa6fe">SYSCFG_EXTICR4_EXTI14_PD</link>   ((uint32_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c13c49f6d93865ba05361cd86fddabf">SYSCFG_EXTICR4_EXTI14_PE</link>   ((uint32_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga07b38f38fa3957c6bc45ef4282b58377">SYSCFG_EXTICR4_EXTI14_PH</link>   ((uint32_t)0x0700)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2f28920677dd99f9132ed28f7b1d5e2">SYSCFG_EXTICR4_EXTI15_PA</link>   ((uint32_t)0x0000)</para>

<para>EXTI15 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga412f44d6a8f8f60420d7e7f8b5635e09">SYSCFG_EXTICR4_EXTI15_PB</link>   ((uint32_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49778592caef3a176ee82c9b83e25148">SYSCFG_EXTICR4_EXTI15_PC</link>   ((uint32_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac23e07d92a68cf7f8c3e58b479638885">SYSCFG_EXTICR4_EXTI15_PD</link>   ((uint32_t)0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaefd64bc0ea005d03068f2e9b8f425944">SYSCFG_EXTICR4_EXTI15_PE</link>   ((uint32_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga701c1065ec215a34329017bae69046c3">SYSCFG_EXTICR4_EXTI15_PH</link>   ((uint32_t)0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga261292a3a7ca1f767915b2e2ec3a7806">SYSCFG_CMPCR_CMP_PD</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae16bcca9b727e68f11467b6b3dad6215">SYSCFG_CMPCR_READY</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</link>   ((uint32_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</link>   ((uint32_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</link>   ((uint32_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</link>   ((uint32_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</link>   ((uint32_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</link>   ((uint32_t)0x0060)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83ca6f7810aba73dc8c12f22092d97a2">TIM_CR1_CMS_0</link>   ((uint32_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3ee4adcde3c001d3b97d2eae1730ea9">TIM_CR1_CMS_1</link>   ((uint32_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</link>   ((uint32_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</link>   ((uint32_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga458d536d82aa3db7d227b0f00b36808f">TIM_CR1_CKD_0</link>   ((uint32_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">TIM_CR1_CKD_1</link>   ((uint32_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</link>   ((uint32_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</link>   ((uint32_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</link>   ((uint32_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</link>   ((uint32_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</link>   ((uint32_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</link>   ((uint32_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</link>   ((uint32_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</link>   ((uint32_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</link>   ((uint32_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</link>   ((uint32_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</link>   ((uint32_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</link>   ((uint32_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</link>   ((uint32_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</link>   ((uint32_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</link>   ((uint32_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</link>   ((uint32_t)0x0007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</link>   ((uint32_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</link>   ((uint32_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</link>   ((uint32_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</link>   ((uint32_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</link>   ((uint32_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</link>   ((uint32_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</link>   ((uint32_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</link>   ((uint32_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</link>   ((uint32_t)0x0F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</link>   ((uint32_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</link>   ((uint32_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</link>   ((uint32_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</link>   ((uint32_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</link>   ((uint32_t)0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</link>   ((uint32_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</link>   ((uint32_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</link>   ((uint32_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</link>   ((uint32_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</link>   ((uint32_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</link>   ((uint32_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</link>   ((uint32_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</link>   ((uint32_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</link>   ((uint32_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</link>   ((uint32_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</link>   ((uint32_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</link>   ((uint32_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</link>   ((uint32_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</link>   ((uint32_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</link>   ((uint32_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</link>   ((uint32_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</link>   ((uint32_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</link>   ((uint32_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</link>   ((uint32_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</link>   ((uint32_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</link>   ((uint32_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</link>   ((uint32_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</link>   ((uint32_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</link>   ((uint32_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</link>   ((uint32_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</link>   ((uint32_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</link>   ((uint32_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</link>   ((uint32_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</link>   ((uint32_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</link>   ((uint32_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</link>   ((uint32_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</link>   ((uint32_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</link>   ((uint32_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</link>   ((uint32_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</link>   ((uint32_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</link>   ((uint32_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</link>   ((uint32_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</link>   ((uint32_t)0x40)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</link>   ((uint32_t)0x80)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</link>   ((uint32_t)0x0003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</link>   ((uint32_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga299207b757f31c9c02471ab5f4f59dbe">TIM_CCMR1_CC1S_1</link>   ((uint32_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</link>   ((uint32_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</link>   ((uint32_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</link>   ((uint32_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</link>   ((uint32_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</link>   ((uint32_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</link>   ((uint32_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</link>   ((uint32_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</link>   ((uint32_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</link>   ((uint32_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga78303c37fdbe0be80f5fc7d21e9eba45">TIM_CCMR1_CC2S_1</link>   ((uint32_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</link>   ((uint32_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</link>   ((uint32_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</link>   ((uint32_t)0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadbb68b91da16ffd509a6c7a2a397083c">TIM_CCMR1_OC2M_0</link>   ((uint32_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaedb673b7e2c016191579de704eb842e4">TIM_CCMR1_OC2M_1</link>   ((uint32_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad039a41e5fe97ddf904a0f9f95eb539e">TIM_CCMR1_OC2M_2</link>   ((uint32_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</link>   ((uint32_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</link>   ((uint32_t)0x000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05673358a44aeaa56daefca67341b29d">TIM_CCMR1_IC1PSC_0</link>   ((uint32_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf42b75da9b2f127dca98b6ca616f7add">TIM_CCMR1_IC1PSC_1</link>   ((uint32_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</link>   ((uint32_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</link>   ((uint32_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</link>   ((uint32_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</link>   ((uint32_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</link>   ((uint32_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</link>   ((uint32_t)0x0C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39206b27b5b1c5941b2a14ee8e2f1223">TIM_CCMR1_IC2PSC_0</link>   ((uint32_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae861d74943f3c045421f9fdc8b966841">TIM_CCMR1_IC2PSC_1</link>   ((uint32_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</link>   ((uint32_t)0xF000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5d75acd7072f28844074702683d8493f">TIM_CCMR1_IC2F_0</link>   ((uint32_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40e49318b54b16bda6fd7feea7c9a7dd">TIM_CCMR1_IC2F_1</link>   ((uint32_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga932148c784f5cbee4dfcafcbadaf0107">TIM_CCMR1_IC2F_2</link>   ((uint32_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafece48b6f595ef9717d523fa23cea1e8">TIM_CCMR1_IC2F_3</link>   ((uint32_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</link>   ((uint32_t)0x0003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68c04aea2e89f1e89bd323d6d6e5e6c0">TIM_CCMR2_CC3S_0</link>   ((uint32_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4bed6648aad6e8d16196246b355452dc">TIM_CCMR2_CC3S_1</link>   ((uint32_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</link>   ((uint32_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</link>   ((uint32_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</link>   ((uint32_t)0x0070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga899b26ffa9c5f30f143306b8598a537f">TIM_CCMR2_OC3M_0</link>   ((uint32_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91476ae2cc3449facafcad82569e14f8">TIM_CCMR2_OC3M_1</link>   ((uint32_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20394da7afcada6c3fc455b05004cff5">TIM_CCMR2_OC3M_2</link>   ((uint32_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</link>   ((uint32_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</link>   ((uint32_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabebaa6bffd90b32563bd0fc1ff4a9499">TIM_CCMR2_CC4S_0</link>   ((uint32_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6386ec77a3a451954325a1512d44f893">TIM_CCMR2_CC4S_1</link>   ((uint32_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</link>   ((uint32_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</link>   ((uint32_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</link>   ((uint32_t)0x7000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad866f52cce9ce32e3c0d181007b82de5">TIM_CCMR2_OC4M_0</link>   ((uint32_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd97b1c86dd4953f3382fea317d165af">TIM_CCMR2_OC4M_1</link>   ((uint32_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga431e5cdc0f3dc02fa5a54aa5193ddbab">TIM_CCMR2_OC4M_2</link>   ((uint32_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</link>   ((uint32_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</link>   ((uint32_t)0x000C)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga588513395cbf8be6f4749c140fbf811c">TIM_CCMR2_IC3PSC_0</link>   ((uint32_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacd27b9bdcc161c90dc1712074a66f29d">TIM_CCMR2_IC3PSC_1</link>   ((uint32_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</link>   ((uint32_t)0x00F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31d5450ebc9ac6ea833a2b341ceea061">TIM_CCMR2_IC3F_0</link>   ((uint32_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26f92a3f831685d6df7ab69e68181849">TIM_CCMR2_IC3F_1</link>   ((uint32_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e7d7a3c2686a6e31adc1adf2ce65df9">TIM_CCMR2_IC3F_2</link>   ((uint32_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9696c3da027f2b292d077f1ab4cdd14b">TIM_CCMR2_IC3F_3</link>   ((uint32_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</link>   ((uint32_t)0x0C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga80f7d206409bc551eab06819e17451e4">TIM_CCMR2_IC4PSC_0</link>   ((uint32_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf6690f5e98e02addd5e75643767c6d66">TIM_CCMR2_IC4PSC_1</link>   ((uint32_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</link>   ((uint32_t)0xF000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d5fc8b9a6ea27582cb6c25f9654888c">TIM_CCMR2_IC4F_0</link>   ((uint32_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4dcc1562c0c017493e4ee6b32354e85">TIM_CCMR2_IC4F_1</link>   ((uint32_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b96de7db8b71ac7e414f247b871a53c">TIM_CCMR2_IC4F_2</link>   ((uint32_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga25d0f55e5b751f2caed6a943f5682a09">TIM_CCMR2_IC4F_3</link>   ((uint32_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</link>   ((uint32_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</link>   ((uint32_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</link>   ((uint32_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</link>   ((uint32_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</link>   ((uint32_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</link>   ((uint32_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</link>   ((uint32_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</link>   ((uint32_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</link>   ((uint32_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</link>   ((uint32_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</link>   ((uint32_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</link>   ((uint32_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</link>   ((uint32_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</link>   ((uint32_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</link>   ((uint32_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8bc45c0315de82c1c3a38a243bcd00fc">TIM_CNT_CNT</link>   ((uint32_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaefb85e4000ddab0ada67c5964810da35">TIM_PSC_PSC</link>   ((uint32_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace50256fdecc38f641050a4a3266e4d9">TIM_ARR_ARR</link>   ((uint32_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadcef8f28580e36cdfda3be1f7561afc7">TIM_RCR_REP</link>   ((uint32_t)0xFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac927cc11eff415210dcf94657d8dfbe0">TIM_CCR1_CCR1</link>   ((uint32_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga751e5efd90bdd1fd5f38609f3f5762ba">TIM_CCR2_CCR2</link>   ((uint32_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e85064d37d387851e95c5c1f35315a1">TIM_CCR3_CCR3</link>   ((uint32_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga15c9dd67a6701b5498926ae536773eca">TIM_CCR4_CCR4</link>   ((uint32_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</link>   ((uint32_t)0x00FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b575cca31b0e22ef1d5b842aa162bfc">TIM_BDTR_DTG_0</link>   ((uint32_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f33ae1e9b7847a60032a60d0cc7f81d">TIM_BDTR_DTG_1</link>   ((uint32_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f06a132eba960bd6cc972e3580d537c">TIM_BDTR_DTG_2</link>   ((uint32_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7868643a65285fc7132f040c8950f43">TIM_BDTR_DTG_3</link>   ((uint32_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga503b44e30a5fb77c34630d1faca70213">TIM_BDTR_DTG_4</link>   ((uint32_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83a12ecb0a8dd21bc164d9a345ea564f">TIM_BDTR_DTG_5</link>   ((uint32_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7d418cbd0db89991522cb6be34a017e">TIM_BDTR_DTG_6</link>   ((uint32_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac945c8bcf5567912a88eb2acee53c45b">TIM_BDTR_DTG_7</link>   ((uint32_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</link>   ((uint32_t)0x0300)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbd1736c8172e7cd098bb591264b07bf">TIM_BDTR_LOCK_0</link>   ((uint32_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga756df80ff8c34399435f52dca18e6eee">TIM_BDTR_LOCK_1</link>   ((uint32_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</link>   ((uint32_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</link>   ((uint32_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</link>   ((uint32_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</link>   ((uint32_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</link>   ((uint32_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</link>   ((uint32_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</link>   ((uint32_t)0x001F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</link>   ((uint32_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</link>   ((uint32_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</link>   ((uint32_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</link>   ((uint32_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</link>   ((uint32_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</link>   ((uint32_t)0x1F00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</link>   ((uint32_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</link>   ((uint32_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</link>   ((uint32_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</link>   ((uint32_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</link>   ((uint32_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1afa2fc02bcd75c15122c4eb87d6cf83">TIM_DMAR_DMAB</link>   ((uint32_t)0xFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2916847c3545c06578d7ba8c381a4c20">TIM_OR_TI4_RMP</link>   ((uint32_t)0x00C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9aea4f8a0abedbf08bb1e686933c1120">TIM_OR_TI4_RMP_0</link>   ((uint32_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa2a46aa18f15f2074b93233a18e85629">TIM_OR_TI4_RMP_1</link>   ((uint32_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f413eac7f503dfddc9a9914efa555ac">TIM_OR_ITR1_RMP</link>   ((uint32_t)0x0C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7141f22c81a83134d9bb35cdeca5549">TIM_OR_ITR1_RMP_0</link>   ((uint32_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ba54d02d962d04d2bdf16df11c7ccd0">TIM_OR_ITR1_RMP_1</link>   ((uint32_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac88be3484245af8c1b271ae5c1b97a14">USART_SR_PE</link>   ((uint32_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9eb6fd3f820bd12e0b5a981de1894804">USART_SR_FE</link>   ((uint32_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8938468c5666a8305ade6d80d467c572">USART_SR_NE</link>   ((uint32_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4560fc7a60df4bdf402fc7219ae7b558">USART_SR_ORE</link>   ((uint32_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga336fa8c9965ce18c10972ac80ded611f">USART_SR_IDLE</link>   ((uint32_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0c99e2bb265b3d58a91aca7a93f7836">USART_SR_RXNE</link>   ((uint32_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76229b05ac37a5a688e6ba45851a29f1">USART_SR_TC</link>   ((uint32_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga65e9cddf0890113d405342f1d8b5b980">USART_SR_TXE</link>   ((uint32_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b868b59576f42421226d35628c6b628">USART_SR_LBD</link>   ((uint32_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9250ae2793db0541e6c4bb8837424541">USART_SR_CTS</link>   ((uint32_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad84ad1e1d0202b41021e2d6e40486bff">USART_DR_DR</link>   ((uint32_t)0x01FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9dfae31be4ec2c8a3b0905eff30c7046">USART_BRR_DIV_Fraction</link>   ((uint32_t)0x000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60cfa3802798306b86231f828ed2e71e">USART_BRR_DIV_Mantissa</link>   ((uint32_t)0xFFF0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac457c519baa28359ab7959fbe0c5cda1">USART_CR1_SBK</link>   ((uint32_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7d61ab5a4e2beaa3f591c56bd15a27b">USART_CR1_RWU</link>   ((uint32_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</link>   ((uint32_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</link>   ((uint32_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</link>   ((uint32_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</link>   ((uint32_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</link>   ((uint32_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</link>   ((uint32_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</link>   ((uint32_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</link>   ((uint32_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</link>   ((uint32_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</link>   ((uint32_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</link>   ((uint32_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</link>   ((uint32_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</link>   ((uint32_t)0x8000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</link>   ((uint32_t)0x000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</link>   ((uint32_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</link>   ((uint32_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</link>   ((uint32_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</link>   ((uint32_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</link>   ((uint32_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</link>   ((uint32_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</link>   ((uint32_t)0x3000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee6ee01c6e5325b378b2209ef20d0a61">USART_CR2_STOP_0</link>   ((uint32_t)0x1000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</link>   ((uint32_t)0x2000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</link>   ((uint32_t)0x4000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</link>   ((uint32_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</link>   ((uint32_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</link>   ((uint32_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</link>   ((uint32_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</link>   ((uint32_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</link>   ((uint32_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</link>   ((uint32_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</link>   ((uint32_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</link>   ((uint32_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</link>   ((uint32_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</link>   ((uint32_t)0x0400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</link>   ((uint32_t)0x0800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</link>   ((uint32_t)0x00FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2c49c90d83a0e3746b56b2a0a3b0ddcb">USART_GTPR_PSC_0</link>   ((uint32_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8eab5000ab993991d0da8ffbd386c92b">USART_GTPR_PSC_1</link>   ((uint32_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d74604b6e1ab08a45ea4fe6b3f6b5cd">USART_GTPR_PSC_2</link>   ((uint32_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b6b237fcac675f8f047c4ff64248486">USART_GTPR_PSC_3</link>   ((uint32_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1c0e92df8edb974008b3d37d12f655a">USART_GTPR_PSC_4</link>   ((uint32_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga12dda4877432bc181c9684b0830b1b7b">USART_GTPR_PSC_5</link>   ((uint32_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga045e834b03e7a06b2005a13923af424a">USART_GTPR_PSC_6</link>   ((uint32_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad3da67d3c9c3abf436098a86477d2dfc">USART_GTPR_PSC_7</link>   ((uint32_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e927fad0bfa430f54007e158e01f43b">USART_GTPR_GT</link>   ((uint32_t)0xFF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga400774feb33ed7544d57d6a0a76e0f70">WWDG_CR_T</link>   ((uint32_t)0x7F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d510237467b8e10ca1001574671ad8e">WWDG_CR_T0</link>   ((uint32_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaed4b5d3f4d2e0540058fd2253a8feb95">WWDG_CR_T1</link>   ((uint32_t)0x02)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4e9559da387f10bac2dc8ab0d4f6e6c">WWDG_CR_T2</link>   ((uint32_t)0x04)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab1e344f4a12c60e57cb643511379b261">WWDG_CR_T3</link>   ((uint32_t)0x08)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf1f89d17eb4b3bb1b67c2b0185061e45">WWDG_CR_T4</link>   ((uint32_t)0x10)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc9870e0e3a5c171b9c1db817afcf0ee">WWDG_CR_T5</link>   ((uint32_t)0x20)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3a493575c9a7c6006a3af9d13399268">WWDG_CR_T6</link>   ((uint32_t)0x40)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab647e9997b8b8e67de72af1aaea3f52f">WWDG_CR_WDGA</link>   ((uint32_t)0x80)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabfbb9991bd6a3699399ca569c71fe8c9">WWDG_CFR_W</link>   ((uint32_t)0x007F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae37e08098d003f44eb8770a9d9bd40d0">WWDG_CFR_W0</link>   ((uint32_t)0x0001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga698b68239773862647ef5f9d963b80c4">WWDG_CFR_W1</link>   ((uint32_t)0x0002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga166845425e89d01552bac0baeec686d9">WWDG_CFR_W2</link>   ((uint32_t)0x0004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga344253edc9710aa6db6047b76cce723b">WWDG_CFR_W3</link>   ((uint32_t)0x0008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaec3a0817a2dcde78414d02c0cb5d201d">WWDG_CFR_W4</link>   ((uint32_t)0x0010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8032c21626b10fcf5cd8ad36bc051663">WWDG_CFR_W5</link>   ((uint32_t)0x0020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga106cdb96da03ce192628f54cefcbec2f">WWDG_CFR_W6</link>   ((uint32_t)0x0040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga067b1d8238f1d5613481aba71a946638">WWDG_CFR_WDGTB</link>   ((uint32_t)0x0180)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4858525604534e493b8a09e0b04ace61">WWDG_CFR_WDGTB0</link>   ((uint32_t)0x0080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d53e6fa74c43522ebacd6dd6f450d33">WWDG_CFR_WDGTB1</link>   ((uint32_t)0x0100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga931941dc5d795502371ac5dd8fbac1e9">WWDG_CFR_EWI</link>   ((uint32_t)0x0200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96cf9ddd91b6079c5aceef6f3e857b69">WWDG_SR_EWIF</link>   ((uint32_t)0x01)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd961fcddc40341a817a9ec85b7c80ac">DBGMCU_IDCODE_DEV_ID</link>   ((uint32_t)0x00000FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga887eb26364a8693355024ca203323165">DBGMCU_IDCODE_REV_ID</link>   ((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga037c80fe1d7308cee68245715ef6cd9a">DBGMCU_CR_DBG_SLEEP</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf511f21a8de5b0b66c862915eee8bf75">DBGMCU_CR_DBG_STOP</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga107a9396d63c892a8e614897c9d0b132">DBGMCU_CR_DBG_STANDBY</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9034b6eb9d4dceadffc6a1d1959056c9">DBGMCU_CR_TRACE_IOEN</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1395189e10bdbc37bce9ea480e22d10">DBGMCU_CR_TRACE_MODE</link>   ((uint32_t)0x000000C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d41a4027853783633d929a43f8d6d85">DBGMCU_CR_TRACE_MODE_0</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ba3a830051b53d43d850768242c503e">DBGMCU_CR_TRACE_MODE_1</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae3c5b87084934a18748f5ec168f5aef">DBGMCU_APB1_FZ_DBG_TIM2_STOP</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2fea6834f4ef9fc6b403cd079a001cec">DBGMCU_APB1_FZ_DBG_TIM3_STOP</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ac65bf9342bb8acbcb25938e93abc45">DBGMCU_APB1_FZ_DBG_TIM4_STOP</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42d29d40515d36ce6ed7e5d34ed17dcf">DBGMCU_APB1_FZ_DBG_TIM5_STOP</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadea6a1e90739bcf1d0723a0566c66de7">DBGMCU_APB1_FZ_DBG_TIM6_STOP</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafdade78c3d28a668f9826d0b72e5844b">DBGMCU_APB1_FZ_DBG_TIM7_STOP</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ca0e04ad8c94e5b7fe29d8b9c20ebff">DBGMCU_APB1_FZ_DBG_TIM12_STOP</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga68ef63b3c086ede54396596798553299">DBGMCU_APB1_FZ_DBG_TIM13_STOP</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd3acb3e632c74e326da7016073c7871">DBGMCU_APB1_FZ_DBG_TIM14_STOP</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e20246d389229ff46006b405bb56b1d">DBGMCU_APB1_FZ_DBG_RTC_STOP</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a49d5e849185d09ee6c7594512ffe88">DBGMCU_APB1_FZ_DBG_WWDG_STOP</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gada8989cb96dd5d6dbdaaf16e1f127c6a">DBGMCU_APB1_FZ_DBG_IWDG_STOP</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae83fb5d62c6e6fa1c2fd06084528404e">DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f6320aba695f6c3f97608e478533e96">DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7f7e5c708387aa1ddae35b892811b4e9">DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b404dcea4857bccabbb03d6cce6be8c">DBGMCU_APB1_FZ_DBG_CAN1_STOP</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaadc3889d6b84d143c98ecbfd873a9a1a">DBGMCU_APB1_FZ_DBG_CAN2_STOP</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe48f858edb831fbcb8769421df7d8e9">DBGMCU_APB1_FZ_DBG_IWDEG_STOP</link>   <link linkend="_group___peripheral___registers___bits___definition_1gada8989cb96dd5d6dbdaaf16e1f127c6a">DBGMCU_APB1_FZ_DBG_IWDG_STOP</link></para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3eb7be194b6ffb258b9e9f5ed08a931e">DBGMCU_APB2_FZ_DBG_TIM1_STOP</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37128bf689254919b07f64ee41cad1cf">DBGMCU_APB2_FZ_DBG_TIM8_STOP</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf12c17533a1e3262ee11f760e44f5127">DBGMCU_APB2_FZ_DBG_TIM9_STOP</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga24d4bbf803a65e8202b0019ed0ce0ebb">DBGMCU_APB2_FZ_DBG_TIM10_STOP</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga354671c942db40e69820fd783ef955b4">DBGMCU_APB2_FZ_DBG_TIM11_STOP</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae09ab672e632dfd87bfb97e10563dfac">USB_OTG_GOTGCTL_SRQSCS</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gade39c1039ab30f1ca7ff7c33dd3e1c1b">USB_OTG_GOTGCTL_SRQ</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0325825760f66d4792be59cde2a6fb36">USB_OTG_GOTGCTL_HNGSCS</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab5db1466d8363575ab2cc8e61855b6d9">USB_OTG_GOTGCTL_HNPRQ</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62b67d7ea4c4a3d92b031b1dc4e2d014">USB_OTG_GOTGCTL_HSHNPEN</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad29b2224940ad3324855355f4fb52c51">USB_OTG_GOTGCTL_DHNPEN</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2ab7a1464a20fd128370a41c6b2c5db">USB_OTG_GOTGCTL_CIDSTS</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac28cd7384fa1d08b1aa518d5d8ed622d">USB_OTG_GOTGCTL_DBCT</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd37f8bf64b304c6e4d053849f56748c">USB_OTG_GOTGCTL_ASVLD</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacc2ae24138663e92bdca36c8017b6c13">USB_OTG_GOTGCTL_BSVLD</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8a881de3c707878018490b8b3db282f7">USB_OTG_HCFG_FSLSPCS</link>   ((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad229aff8e0584e5b5abbf80629e141cc">USB_OTG_HCFG_FSLSPCS_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga981001cbade2d922b72e1b06d6069da0">USB_OTG_HCFG_FSLSPCS_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga98190493ea5b039322c77341e3cf61f8">USB_OTG_HCFG_FSLSS</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f008e2b969946597b56824fef3cc7ef">USB_OTG_DCFG_DSPD</link>   ((uint32_t)0x00000003)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5f73c1cb1213fd6e28ce7409fc3c63d1">USB_OTG_DCFG_DSPD_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab7d4f6f3e5002c73be03457ab3ac4023">USB_OTG_DCFG_DSPD_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c492b6fc8389b58b1879aa7d822137f">USB_OTG_DCFG_NZLSOHSK</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf9fd5819883e2d18cad4c19af8146e1d">USB_OTG_DCFG_DAD</link>   ((uint32_t)0x000007F0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34aa0076cdeff59113e9880458ae79ba">USB_OTG_DCFG_DAD_0</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga646ba21ce25f42e2fbf706295a5ad031">USB_OTG_DCFG_DAD_1</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2d495202852341acc620ce02043281a6">USB_OTG_DCFG_DAD_2</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1fa407810d17c7f3795fe268bd01120b">USB_OTG_DCFG_DAD_3</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga72351ad7cdbbd7992f70892b49a2a669">USB_OTG_DCFG_DAD_4</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga61f0d5b909af5196782bbe6e03855f06">USB_OTG_DCFG_DAD_5</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaae949fe90d15c793eb011958a4f600ac">USB_OTG_DCFG_DAD_6</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga08ae423d6325aa35bb037304ba8f8235">USB_OTG_DCFG_PFIVL</link>   ((uint32_t)0x00001800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4e78c573f8cd0548bce86ce8593353d">USB_OTG_DCFG_PFIVL_0</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9cc973db831fb86b1e122443a58aa7c">USB_OTG_DCFG_PFIVL_1</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8fb78d02bad573871d6b9d92100561a4">USB_OTG_DCFG_PERSCHIVL</link>   ((uint32_t)0x03000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4eef8bf8e73d8b94b0caf98caa978c11">USB_OTG_DCFG_PERSCHIVL_0</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e47455432a6c8c7c7400024427c25d8">USB_OTG_DCFG_PERSCHIVL_1</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac696153ff9f165deadff3fe0225849e8">USB_OTG_PCGCR_STPPCLK</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d6bcb65b4cb112d17466cf24c42e37f">USB_OTG_PCGCR_GATEHCLK</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0b8c8a29c623fc354c03942a6a414c06">USB_OTG_PCGCR_PHYSUSP</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga46e79a60810179da2479104fbf514a70">USB_OTG_GOTGINT_SEDET</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7c5094462de3569f89fdcc641ead7d47">USB_OTG_GOTGINT_SRSSCHG</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga50fcdec0f5ff7e594b726dc63175a1f3">USB_OTG_GOTGINT_HNSSCHG</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab16a656720e4914c0935ef597f9719ef">USB_OTG_GOTGINT_HNGDET</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac73e4e50f0fbe8376e87b833872f4b40">USB_OTG_GOTGINT_ADTOCHG</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa17e41c826fded604c1837cacae0b66">USB_OTG_GOTGINT_DBCDNE</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e87febbcda52c3b0b4679ce4fc10aae">USB_OTG_DCTL_RWUSIG</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga148c9f1be1abbca2c8568a079894c9d0">USB_OTG_DCTL_SDIS</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d3d6c5c6827fad61f6f8fa5553935fa">USB_OTG_DCTL_GINSTS</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga199625403480a432df8f653b9bee0bd4">USB_OTG_DCTL_GONSTS</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaebcf7c6c98c93f075f635cf0969c16f4">USB_OTG_DCTL_TCTL</link>   ((uint32_t)0x00000070)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga48750394a0e7d020b3b1e4c4b73b981f">USB_OTG_DCTL_TCTL_0</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga27636cb092fce5a35e0dd25debc50294">USB_OTG_DCTL_TCTL_1</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82ad49a50f4cb5a7c310e94d92daa889">USB_OTG_DCTL_TCTL_2</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafde278c400411575329026a0a8a67fa0">USB_OTG_DCTL_SGINAK</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga200f87e323c35612737fbaeb7b1c52f2">USB_OTG_DCTL_CGINAK</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga717ea6d52263b0b9938ebf1f3ef4b409">USB_OTG_DCTL_SGONAK</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga232f28bae3c9cd354b2fca1be518d043">USB_OTG_DCTL_CGONAK</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace837326945cc056aef6969fc24e1a09">USB_OTG_DCTL_POPRGDNE</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8345933ec4180c4ea9013291ce085a2d">USB_OTG_HFIR_FRIVL</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab240bcea196fe42725639b82a3ceac75">USB_OTG_HFNUM_FRNUM</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51a24f44589040844690a0d6d2f23c13">USB_OTG_HFNUM_FTREM</link>   ((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8faf1dcd3fb686cc4acf23ca6f4b71ec">USB_OTG_DSTS_SUSPSTS</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf68e749d3365b8b6aba2002718a16e94">USB_OTG_DSTS_ENUMSPD</link>   ((uint32_t)0x00000006)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b85a30093b2120bd2f0dca9a2fabd46">USB_OTG_DSTS_ENUMSPD_0</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga38dcfba81d842a0514d24f42fbea815c">USB_OTG_DSTS_ENUMSPD_1</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9787add94a212edfffa82dd2fe47863">USB_OTG_DSTS_EERR</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga047ff56c1d9fbd02b738f2a5bf768a45">USB_OTG_DSTS_FNSOF</link>   ((uint32_t)0x003FFF00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd1bbe9e90d56d2aa225ff5532e15c6e">USB_OTG_GAHBCFG_GINT</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ffbca11bd10b4d94843a5084078fdd4">USB_OTG_GAHBCFG_HBSTLEN</link>   ((uint32_t)0x0000001E)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacccaf834ac65b3859e6f0519d2c4d75d">USB_OTG_GAHBCFG_HBSTLEN_0</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga944e91046cd27e0bea8954bd56a45a94">USB_OTG_GAHBCFG_HBSTLEN_1</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b9994176dc5115431b0a537ad26900c">USB_OTG_GAHBCFG_HBSTLEN_2</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ac6781cf82fd4c21a342b4e8c8f25f8">USB_OTG_GAHBCFG_HBSTLEN_3</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga46b9ace9572bb6ec977594c8b4b0825f">USB_OTG_GAHBCFG_DMAEN</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a8af9d1d89b731426db773905ae4450">USB_OTG_GAHBCFG_TXFELVL</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7443f8ddb5b67b506637b282923a0c57">USB_OTG_GAHBCFG_PTXFELVL</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadb035573c48f1055126d94a3c15dd5f3">USB_OTG_GUSBCFG_TOCAL</link>   ((uint32_t)0x00000007)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9afeebc0fdfffa134586228627d0994">USB_OTG_GUSBCFG_TOCAL_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad406f5ebd83521f075d973f1afae39f8">USB_OTG_GUSBCFG_TOCAL_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5c336a75d6e5035c376667f9794d9aae">USB_OTG_GUSBCFG_TOCAL_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2148059ec3e6a804d102ed9964c9a005">USB_OTG_GUSBCFG_PHYSEL</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26cadf8d7d278615a2681c308d69a1f4">USB_OTG_GUSBCFG_SRPCAP</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e220d23f5739e07442461204a70a2c7">USB_OTG_GUSBCFG_HNPCAP</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaedf4c990f79714f2747232ccb7470d4c">USB_OTG_GUSBCFG_TRDT</link>   ((uint32_t)0x00003C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09f21fcd7d2ba96955088e33afa034e5">USB_OTG_GUSBCFG_TRDT_0</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad316e69d3679d7fa0a73caf577e1d2b8">USB_OTG_GUSBCFG_TRDT_1</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8ecdc45ec0654c353bee6da6d17a9a6">USB_OTG_GUSBCFG_TRDT_2</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga019e347f4b9b5a2bf980b90e921c23f0">USB_OTG_GUSBCFG_TRDT_3</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga87e134cc67f7b77efcb1506f7ca57b64">USB_OTG_GUSBCFG_PHYLPCS</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ad0a14d1e0b69f72209ac0de8290862">USB_OTG_GUSBCFG_ULPIFSLS</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9996da3f96fd45ce80d12a1db533b89d">USB_OTG_GUSBCFG_ULPIAR</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7f25e19a542791bcb97956262637e9b">USB_OTG_GUSBCFG_ULPICSM</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafad0b734f8f4511d7839385a01f105b6">USB_OTG_GUSBCFG_ULPIEVBUSD</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3a57c032717ceeeef110b7fd33cddd79">USB_OTG_GUSBCFG_ULPIEVBUSI</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe1cdbe63bf7a5b2212e602f88a16796">USB_OTG_GUSBCFG_TSDPS</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae325703f616d90c6c22198c288fa4f28">USB_OTG_GUSBCFG_PCCI</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga55174040ef4566af2326b0a424bff30a">USB_OTG_GUSBCFG_PTCI</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga240a106dc942384f0c0dae11a7efc018">USB_OTG_GUSBCFG_ULPIIPD</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2bafa204b663017c8c08dcd42c1c031">USB_OTG_GUSBCFG_FHMOD</link>   ((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga012379ec9a2c86e7d28f5dc882fed0c5">USB_OTG_GUSBCFG_FDMOD</link>   ((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0efb62f80533abcf9cecd96815200380">USB_OTG_GUSBCFG_CTXPKT</link>   ((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2e85306ee6705e7120877dee47d50b0">USB_OTG_GRSTCTL_CSRST</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88a5f9be64498b49d12a3dc7b5bb4d0c">USB_OTG_GRSTCTL_HSRST</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae6417d13d2568b05676800c9eda4bdfb">USB_OTG_GRSTCTL_FCRST</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacbe28fdd671e34e48f5d96119fd91cab">USB_OTG_GRSTCTL_RXFFLSH</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac92d0ccd406f33733199edbee13eeb7b">USB_OTG_GRSTCTL_TXFFLSH</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1d15f7c8d94dbf1b67b6d7fda680a5ad">USB_OTG_GRSTCTL_TXFNUM</link>   ((uint32_t)0x000007C0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga30d4785ae9db0a59b8e945be32582fa3">USB_OTG_GRSTCTL_TXFNUM_0</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga260a76595ceb569e47b30fc946ce7f84">USB_OTG_GRSTCTL_TXFNUM_1</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82fc2f146c00833e94244fdb640fcbd4">USB_OTG_GRSTCTL_TXFNUM_2</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga625608800e950e7540f7888a281ab91e">USB_OTG_GRSTCTL_TXFNUM_3</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafacdf091f563680eafdd5500809c912f">USB_OTG_GRSTCTL_TXFNUM_4</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf152b268977d411b34bf47e674a8239a">USB_OTG_GRSTCTL_DMAREQ</link>   ((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabfc525ece665c5448d652166bf962b7a">USB_OTG_GRSTCTL_AHBIDL</link>   ((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6f5c0badd33dc95fa7897bd4bb558ad6">USB_OTG_DIEPMSK_XFRCM</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafd42de5994316c7c765e349aceaf1718">USB_OTG_DIEPMSK_EPDM</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7329fbd5f4d78564704e80cbdcfb6a8f">USB_OTG_DIEPMSK_TOM</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52a6c7819bcf9554d7f20c9ba4ad99dd">USB_OTG_DIEPMSK_ITTXFEMSK</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga34f85531f0e6f963d30dbc284c23fb92">USB_OTG_DIEPMSK_INEPNMM</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26a366ee28afa322e37670c3eb5d0722">USB_OTG_DIEPMSK_INEPNEM</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8d10ab688d3bf47aaf8180daf0624e9d">USB_OTG_DIEPMSK_TXFURM</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2dd5dbb2c67a3dd71a8fe6563441d243">USB_OTG_DIEPMSK_BIM</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab37734d4115211633d584e59cbeabe19">USB_OTG_HPTXSTS_PTXFSAVL</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga338e5e7a3613da0d1dbca7bcdced15ca">USB_OTG_HPTXSTS_PTXQSAV</link>   ((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0029668daec1137fa7373e7b151099ac">USB_OTG_HPTXSTS_PTXQSAV_0</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96badb4855acc006656a4045db4170f2">USB_OTG_HPTXSTS_PTXQSAV_1</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51e29269f12dd3a01bdccd31b5fefcdf">USB_OTG_HPTXSTS_PTXQSAV_2</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac36241d1f9e6a781b55952f6ae8ca4ea">USB_OTG_HPTXSTS_PTXQSAV_3</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccf8f748b5a048fd46fc3c710daddf2a">USB_OTG_HPTXSTS_PTXQSAV_4</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac0ab79df9fad1b945edb6384dbc8e3d">USB_OTG_HPTXSTS_PTXQSAV_5</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba458280e9d6532dd12837a90742f408">USB_OTG_HPTXSTS_PTXQSAV_6</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga873ee2b3f86e357de46cd936a899ed31">USB_OTG_HPTXSTS_PTXQSAV_7</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c9381ee78a71b8c91e76a974fd633f1">USB_OTG_HPTXSTS_PTXQTOP</link>   ((uint32_t)0xFF000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc4f9d82388f22aedd70ffc2074f8526">USB_OTG_HPTXSTS_PTXQTOP_0</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b75ae59aa46eb3f366e0c0eb18a953e">USB_OTG_HPTXSTS_PTXQTOP_1</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49c079a1cad8c676ff57e997fddcc939">USB_OTG_HPTXSTS_PTXQTOP_2</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga37f71961a65f5c88a0bcfea71c88bfab">USB_OTG_HPTXSTS_PTXQTOP_3</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga10291d16c7f539b1fb2d6e0b22fd7cbf">USB_OTG_HPTXSTS_PTXQTOP_4</link>   ((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8bac7d58ce0353c4570601a5a8c04090">USB_OTG_HPTXSTS_PTXQTOP_5</link>   ((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga164af5e3ff7a7c104028840b5ccb8447">USB_OTG_HPTXSTS_PTXQTOP_6</link>   ((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad66e43fdfea8df808ae46b41537c5b0a">USB_OTG_HPTXSTS_PTXQTOP_7</link>   ((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13f6ce630f54df1a49314012a612d98d">USB_OTG_HAINT_HAINT</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9e4371d47a5b0cfcc1235fbb9fbd7931">USB_OTG_DOEPMSK_XFRCM</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6078d0855016e26c85d0a5b935e6f6ba">USB_OTG_DOEPMSK_EPDM</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb61e805f1e512b80a7b33efcca6182e">USB_OTG_DOEPMSK_STUPM</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad472667f09c79f0ca122586ae032e9df">USB_OTG_DOEPMSK_OTEPDM</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga59ef878371c32d6157a619ec42144c09">USB_OTG_DOEPMSK_B2BSTUP</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga26bf486957377a746a55ae6203ea697c">USB_OTG_DOEPMSK_OPEM</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga980f37cfb000d12f7752530986d5069c">USB_OTG_DOEPMSK_BOIM</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga357496f2734867ddaf5a00cc61ff0191">USB_OTG_GINTSTS_CMOD</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab0c1ac0fa6a6a1b95d1dfc2b90383a39">USB_OTG_GINTSTS_MMIS</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4a7ff1e46bfa5481522003726a1b6304">USB_OTG_GINTSTS_OTGINT</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga478373e0aea76bfad1c9d8e93c33a2f8">USB_OTG_GINTSTS_SOF</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd7c264becfe7a116ae20933173b1e5b">USB_OTG_GINTSTS_RXFLVL</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa84f417f4c311418505bcd04e6b9cbdf">USB_OTG_GINTSTS_NPTXFE</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcf16d8b480c90018eaf6a717c989100">USB_OTG_GINTSTS_GINAKEFF</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2966f09bafa5de7b1ee2bbddfc2628fc">USB_OTG_GINTSTS_BOUTNAKEFF</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga99d72bb12c0c5bf1d17290c49b392027">USB_OTG_GINTSTS_ESUSP</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadd16c90192e1c43d95c16265f86cdd5d">USB_OTG_GINTSTS_USBSUSP</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga446f240725aaa8a702b70763cef41661">USB_OTG_GINTSTS_USBRST</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88d4e3bdfdfc08a0cc2db20a34cbd598">USB_OTG_GINTSTS_ENUMDNE</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad550fd1c59868de214b47c06ef72af16">USB_OTG_GINTSTS_ISOODRP</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e72bb03e22a40500af8f0cf4a34d4a8">USB_OTG_GINTSTS_EOPF</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba3464cca97f65b232975c7ede5f3928">USB_OTG_GINTSTS_IEPINT</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7191a4ff25e5834f2ebdf0b61103294b">USB_OTG_GINTSTS_OEPINT</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga64d9ad7356460a81cfb01e4a39d9fe14">USB_OTG_GINTSTS_IISOIXFR</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga590d7ef0d41e8499b968429da4bbe289">USB_OTG_GINTSTS_PXFR_INCOMPISOOUT</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e3ca6a1a8087c2c60a6980fa365776d">USB_OTG_GINTSTS_DATAFSUSP</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaea3470d78914a470f9aba4367f7609d">USB_OTG_GINTSTS_HPRTINT</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaedc1e52a9576a68e762d473c74225d2a">USB_OTG_GINTSTS_HCINT</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2ce397157106fc508c7f067d8efb7396">USB_OTG_GINTSTS_PTXFE</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga931ec3cde136bc655953191000a16855">USB_OTG_GINTSTS_CIDSCHG</link>   ((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7ef887fec0170857c82ad7a142cce98">USB_OTG_GINTSTS_DISCINT</link>   ((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad6f152a76e8a4457cf7f2cd93a95d3fd">USB_OTG_GINTSTS_SRQINT</link>   ((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga60bc942876444a039c20070d3a91055e">USB_OTG_GINTSTS_WKUINT</link>   ((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49ccdddf721bcdb2d44915f210b3e2e2">USB_OTG_GINTMSK_MMISM</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1138fd4386ac29900b5c46ec7754b4ff">USB_OTG_GINTMSK_OTGINT</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabbd83cf86e077c35fdc47e2a2666b391">USB_OTG_GINTMSK_SOFM</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacca853066f092884b6c6af005eee77ed">USB_OTG_GINTMSK_RXFLVLM</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40b7860f3dc90a9f46e46e2dc133f2e4">USB_OTG_GINTMSK_NPTXFEM</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3eb2bbcd11ddee87630472eb01897d3d">USB_OTG_GINTMSK_GINAKEFFM</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba9de7677f70e7fcb4dab90228bdb484">USB_OTG_GINTMSK_GONAKEFFM</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa0fc70a7e7198d7d6f179d9cae29394">USB_OTG_GINTMSK_ESUSPM</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7afb2b0396964430aeb1c7650012fe6">USB_OTG_GINTMSK_USBSUSPM</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0935f9f5fb77fee0755ceaaa787bb7f6">USB_OTG_GINTMSK_USBRST</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6066078d17a4216093855cc210ab6764">USB_OTG_GINTMSK_ENUMDNEM</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e01710480bf4d5edf5c344798c88624">USB_OTG_GINTMSK_ISOODRPM</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd06eee1627ac5ba7212a728f19e4fe8">USB_OTG_GINTMSK_EOPFM</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga35ecb8ef940b0ace19712f5fefa1193c">USB_OTG_GINTMSK_EPMISM</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7b0d0879e3d57e3a21610ab590da6ae">USB_OTG_GINTMSK_IEPINT</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaff1341cabf6155e197f657b12237dbb8">USB_OTG_GINTMSK_OEPINT</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9a505c6af38c507dfe84028d6194e08e">USB_OTG_GINTMSK_IISOIXFRM</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7fb0cdc2b7f0d8de8bbd8beaf3d69ae1">USB_OTG_GINTMSK_PXFRM_IISOOXFRM</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae29d6ecd5e6c802a6214b814f6466b58">USB_OTG_GINTMSK_FSUSPM</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab8b1d4a903966e3ad62a8c299875a082">USB_OTG_GINTMSK_PRTIM</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1ff8e84db67f2f7c46998c2236f9c6cc">USB_OTG_GINTMSK_HCIM</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2744ae4d8e4c018a9a541af8ce68d01d">USB_OTG_GINTMSK_PTXFEM</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe390b69b7379dc93f9c25b6b35a71f2">USB_OTG_GINTMSK_CIDSCHGM</link>   ((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6de24048cab1948503c26d09ee5a4397">USB_OTG_GINTMSK_DISCINT</link>   ((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga896592b90dc012f3c4d004cd2280fb8f">USB_OTG_GINTMSK_SRQIM</link>   ((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab641d285c79ab1b54c1d0c615afe87f5">USB_OTG_GINTMSK_WUIM</link>   ((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac640d7686606412f8b3593fc3bc76976">USB_OTG_DAINT_IEPINT</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1da6e6b0cb689727710c7c23162fb5d">USB_OTG_DAINT_OEPINT</link>   ((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1f2419baf94819340bd759b09004121">USB_OTG_HAINTMSK_HAINTM</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga09b6ae9c0db0348ae11d171912651bf2">USB_OTG_GRXSTSP_EPNUM</link>   ((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa7cc28354cac4479286e02df84b82eaa">USB_OTG_GRXSTSP_BCNT</link>   ((uint32_t)0x00007FF0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89a85cea9c8ee8cea016f80c1354b0e2">USB_OTG_GRXSTSP_DPID</link>   ((uint32_t)0x00018000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga968cdd119ee75647a2ab2a6beecd54fc">USB_OTG_GRXSTSP_PKTSTS</link>   ((uint32_t)0x001E0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa9eaacec55a1e6d5ea06babfacf6a77c">USB_OTG_DAINTMSK_IEPM</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1e90f8633158170a810a7b739d280aa">USB_OTG_DAINTMSK_OEPM</link>   ((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e22ae686ec18ff21f8f576178463115">USB_OTG_CHNUM</link>   ((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e22ae686ec18ff21f8f576178463115">USB_OTG_CHNUM</link>   ((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1901249182b97582cbe4a3644f31d20f">USB_OTG_CHNUM_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1901249182b97582cbe4a3644f31d20f">USB_OTG_CHNUM_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabda64fd2296cefde4a9f304c0b5150e3">USB_OTG_CHNUM_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabda64fd2296cefde4a9f304c0b5150e3">USB_OTG_CHNUM_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e852ea3f7aca27ba6cd281d1fdc5117">USB_OTG_CHNUM_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e852ea3f7aca27ba6cd281d1fdc5117">USB_OTG_CHNUM_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga045af9896fe21c27d155de0bb98eb3bb">USB_OTG_CHNUM_3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga045af9896fe21c27d155de0bb98eb3bb">USB_OTG_CHNUM_3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga85cc2bdcb428f49f2de38db43a6da61b">USB_OTG_BCNT</link>   ((uint32_t)0x00007FF0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga85cc2bdcb428f49f2de38db43a6da61b">USB_OTG_BCNT</link>   ((uint32_t)0x00007FF0)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba9fdf0a57d7a204dff9217d6b7e7a60">USB_OTG_DPID</link>   ((uint32_t)0x00018000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba9fdf0a57d7a204dff9217d6b7e7a60">USB_OTG_DPID</link>   ((uint32_t)0x00018000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0cb8aeddd0bc7c194224de1c601c3aea">USB_OTG_DPID_0</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0cb8aeddd0bc7c194224de1c601c3aea">USB_OTG_DPID_0</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8822d847cc21c903bfe427927f3ebd8f">USB_OTG_DPID_1</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8822d847cc21c903bfe427927f3ebd8f">USB_OTG_DPID_1</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04a5d91a12a215c4eeeb06ce604c22e5">USB_OTG_PKTSTS</link>   ((uint32_t)0x001E0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04a5d91a12a215c4eeeb06ce604c22e5">USB_OTG_PKTSTS</link>   ((uint32_t)0x001E0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77111a987b72536f21bfd7bb08594b35">USB_OTG_PKTSTS_0</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77111a987b72536f21bfd7bb08594b35">USB_OTG_PKTSTS_0</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa2fb9acefebdda4d1178fd41152354a">USB_OTG_PKTSTS_1</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafa2fb9acefebdda4d1178fd41152354a">USB_OTG_PKTSTS_1</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab280bdccc1f515e8b031ca572a40dbeb">USB_OTG_PKTSTS_2</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab280bdccc1f515e8b031ca572a40dbeb">USB_OTG_PKTSTS_2</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad095ea293b9f4a79f215502575bc3c70">USB_OTG_PKTSTS_3</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad095ea293b9f4a79f215502575bc3c70">USB_OTG_PKTSTS_3</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91d336fd8272e4c22fc474e468b81af9">USB_OTG_EPNUM</link>   ((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga91d336fd8272e4c22fc474e468b81af9">USB_OTG_EPNUM</link>   ((uint32_t)0x0000000F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga61585b0ce43fd0b1e6b228598afc219c">USB_OTG_EPNUM_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga61585b0ce43fd0b1e6b228598afc219c">USB_OTG_EPNUM_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga483d3ad09cb1f0a2c0b162c8a55ed7c6">USB_OTG_EPNUM_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga483d3ad09cb1f0a2c0b162c8a55ed7c6">USB_OTG_EPNUM_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2438798104047b9b51f8c773d02858a">USB_OTG_EPNUM_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac2438798104047b9b51f8c773d02858a">USB_OTG_EPNUM_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42c2df6bfed558ca73545573166296bf">USB_OTG_EPNUM_3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga42c2df6bfed558ca73545573166296bf">USB_OTG_EPNUM_3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69105bca4abdabe5c66a1c44ae714776">USB_OTG_FRMNUM</link>   ((uint32_t)0x01E00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga69105bca4abdabe5c66a1c44ae714776">USB_OTG_FRMNUM</link>   ((uint32_t)0x01E00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a9a2d9f4d804f38e9ee29038139498d">USB_OTG_FRMNUM_0</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6a9a2d9f4d804f38e9ee29038139498d">USB_OTG_FRMNUM_0</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d93a3bde8de46b481691a1e87b36bfd">USB_OTG_FRMNUM_1</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4d93a3bde8de46b481691a1e87b36bfd">USB_OTG_FRMNUM_1</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f8be72a63a9942462f0752d5371e619">USB_OTG_FRMNUM_2</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f8be72a63a9942462f0752d5371e619">USB_OTG_FRMNUM_2</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b50095fee4cb94be4d1d02aadd3964e">USB_OTG_FRMNUM_3</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9b50095fee4cb94be4d1d02aadd3964e">USB_OTG_FRMNUM_3</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga645e153273d36f18999be31a5f9c152b">USB_OTG_GRXFSIZ_RXFD</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga749c7152aea411faaaeec1b43afb43e5">USB_OTG_DVBUSDIS_VBUSDT</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7288bc9a03bd0068584bfbf7a00de132">USB_OTG_NPTXFSA</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa42909f04dfa46977d5d95ba84a81f7a">USB_OTG_NPTXFD</link>   ((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga878564768aedb86dd987f933edd56ded">USB_OTG_TX0FSA</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd6ed0dba3c92506928f19a8dae4a4cd">USB_OTG_TX0FD</link>   ((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4dc9a44df3a6bf09319feb0ade70219b">USB_OTG_DVBUSPULSE_DVBUSP</link>   ((uint32_t)0x00000FFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8e0f0efb60ff9965a1ef407bb36b0c9b">USB_OTG_GNPTXSTS_NPTXFSAV</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0dbb974d940609afd19b073574c40019">USB_OTG_GNPTXSTS_NPTQXSAV</link>   ((uint32_t)0x00FF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7731a3940c52add8741a9102d1d921b4">USB_OTG_GNPTXSTS_NPTQXSAV_0</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaaead027a78b6c561c4ab16a7b138373c">USB_OTG_GNPTXSTS_NPTQXSAV_1</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0af12c08cce383a26e0eef3c6a6fa72">USB_OTG_GNPTXSTS_NPTQXSAV_2</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga896f6671b046ebcba5dde1f267508c2f">USB_OTG_GNPTXSTS_NPTQXSAV_3</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga207fc30605e39e471f9790f69e3fac74">USB_OTG_GNPTXSTS_NPTQXSAV_4</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d2c61ea0a8811b95ea5880adf869e0b">USB_OTG_GNPTXSTS_NPTQXSAV_5</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga787291b79ab2b19dcd87a188a8ad0c7b">USB_OTG_GNPTXSTS_NPTQXSAV_6</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1212da7f367d7ccc3bb3db806c0293c">USB_OTG_GNPTXSTS_NPTQXSAV_7</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga111271d7bfdc7155f029c2402d2bac41">USB_OTG_GNPTXSTS_NPTXQTOP</link>   ((uint32_t)0x7F000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6e940aac39f5922c0b7c6ffa797ce691">USB_OTG_GNPTXSTS_NPTXQTOP_0</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4ff80fe229f3a0ca31450cf037ad3117">USB_OTG_GNPTXSTS_NPTXQTOP_1</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gacb3f5554d1d052c25cba115f406d6f07">USB_OTG_GNPTXSTS_NPTXQTOP_2</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab9fd208770d7a63c0c031fed2b650d19">USB_OTG_GNPTXSTS_NPTXQTOP_3</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga963a180ae1705b5161555d23fc8f9a1e">USB_OTG_GNPTXSTS_NPTXQTOP_4</link>   ((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad681db11aef73b8b65b2528f31fa9668">USB_OTG_GNPTXSTS_NPTXQTOP_5</link>   ((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaba22a705c0bd9f3c18a22afcddd3edc4">USB_OTG_GNPTXSTS_NPTXQTOP_6</link>   ((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga90deedb84e953f01c80f382926cc07f7">USB_OTG_DTHRCTL_NONISOTHREN</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04e741a79f38ab24adc52bd7143af049">USB_OTG_DTHRCTL_ISOTHREN</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89abc875678e55dd6f0404d06fd71ac4">USB_OTG_DTHRCTL_TXTHRLEN</link>   ((uint32_t)0x000007FC)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6dc7e5363efa0a295aa92980b6cc04fa">USB_OTG_DTHRCTL_TXTHRLEN_0</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77e5b0ffa7872b1a86a5c1b595e1010e">USB_OTG_DTHRCTL_TXTHRLEN_1</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05f69f648818f4c055d939afc66946ae">USB_OTG_DTHRCTL_TXTHRLEN_2</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf30c1d04c0cdd9d55beae15953ec7693">USB_OTG_DTHRCTL_TXTHRLEN_3</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga49b7ac9081652b86cba455dd0241ec67">USB_OTG_DTHRCTL_TXTHRLEN_4</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5adde0e7e9543650a413afa08241a990">USB_OTG_DTHRCTL_TXTHRLEN_5</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga13d34b0ad2fc0bb5c9fef41cf8d139a2">USB_OTG_DTHRCTL_TXTHRLEN_6</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga86ac850ea713f1545dcd207e2e5bd104">USB_OTG_DTHRCTL_TXTHRLEN_7</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4eafc52de58d4605d63ba125ceb08e93">USB_OTG_DTHRCTL_TXTHRLEN_8</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaccd6ccdda30038743b8857ec89c897d0">USB_OTG_DTHRCTL_RXTHREN</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga33dd5d34180983c398a1944eafd47fac">USB_OTG_DTHRCTL_RXTHRLEN</link>   ((uint32_t)0x03FE0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabfb6edd2de6ee8c4680a604711920b83">USB_OTG_DTHRCTL_RXTHRLEN_0</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga933148ffeb4784606b66a3229d77b921">USB_OTG_DTHRCTL_RXTHRLEN_1</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4208cac73e194db119277ed12a69eedd">USB_OTG_DTHRCTL_RXTHRLEN_2</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1c499a8120b848257819105790c44aef">USB_OTG_DTHRCTL_RXTHRLEN_3</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5b8e7493d15184845243110b44ef4e45">USB_OTG_DTHRCTL_RXTHRLEN_4</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac1a10cc9b79775c3c0067a1b005862f0">USB_OTG_DTHRCTL_RXTHRLEN_5</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaee1447a1041c5a2b2a88fd2edacb9cdf">USB_OTG_DTHRCTL_RXTHRLEN_6</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2f753e4d8650b04a44a092c7581cda36">USB_OTG_DTHRCTL_RXTHRLEN_7</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabb2dbf9b5e747cff136273b67258c36e">USB_OTG_DTHRCTL_RXTHRLEN_8</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gababbacdcc33bdd2be91513fd31c4efbc">USB_OTG_DTHRCTL_ARPEN</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8129b6a9f51c5131fb60ae0b92887af">USB_OTG_DIEPEMPMSK_INEPTXFEM</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gadc58bf6e4389a56f5482f3c3b9f0afae">USB_OTG_DEACHINT_IEP1INT</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga303cb170236d7f710cc125fb1af37179">USB_OTG_DEACHINT_OEP1INT</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4c298cedbc73302fae613084ad098b22">USB_OTG_GCCFG_PWRDWN</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga048469450e7d634cafa2e5677e5182b3">USB_OTG_GCCFG_I2CPADEN</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga83a0db31f98476dc46d77a77475c2991">USB_OTG_GCCFG_VBUSASEN</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1aa57c29a5c04621f54b2125536d11b2">USB_OTG_GCCFG_VBUSBSEN</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3caba9befa711f3bdeb99e0ed33d608">USB_OTG_GCCFG_SOFOUTEN</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4b38845c9338d0637983b3d81fc0c95d">USB_OTG_GCCFG_NOVBUSSENS</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga258a2e60f2796217e28607252d4c57bf">USB_OTG_DEACHINTMSK_IEP1INTM</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1fc88b5e76ded044e77ec4bebbe91ec5">USB_OTG_DEACHINTMSK_OEP1INTM</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bad40ec1b2cb101eaa49a5605f7a097">USB_OTG_CID_PRODUCT_ID</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf3720d0a07deae3c6ff0c6c30c03543c">USB_OTG_DIEPEACHMSK1_XFRCM</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62e4b8c28bb41136e5d6d3de217e5afd">USB_OTG_DIEPEACHMSK1_EPDM</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae910eb3d34714653d43579dcface4ead">USB_OTG_DIEPEACHMSK1_TOM</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga96b7b0c15d5b36f6f3925e51d56990ac">USB_OTG_DIEPEACHMSK1_ITTXFEMSK</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafcc0f1fab9aac10d6edff07dde25d5bc">USB_OTG_DIEPEACHMSK1_INEPNMM</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8ee1bc04de47f522a90619d57086b06">USB_OTG_DIEPEACHMSK1_INEPNEM</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa6c8f64ad39f7ca4fe195b0b03067866">USB_OTG_DIEPEACHMSK1_TXFURM</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaac4445e5439cad7796d3fc5de74a2ed8">USB_OTG_DIEPEACHMSK1_BIM</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa4089e9aeb641963584d76c932f78e06">USB_OTG_DIEPEACHMSK1_NAKM</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga01b303083e66f3018e57dbb275b6f4b5">USB_OTG_HPRT_PCSTS</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bd9f8a9da09f9d52f19b8e68551c285">USB_OTG_HPRT_PCDET</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga95ad10f10631095aeb7a27e0475242f0">USB_OTG_HPRT_PENA</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7d84be9a2f9c7f8750ee448c99164821">USB_OTG_HPRT_PENCHNG</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac4d510d6215d72faac65ad3109f009af">USB_OTG_HPRT_POCA</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabc46d2c0e7f2525ad2d1dcb41c5e3814">USB_OTG_HPRT_POCCHNG</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga643fdc3285aa718952214857d15dadfb">USB_OTG_HPRT_PRES</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga98db6454c00ab942c1ca969ebb192f67">USB_OTG_HPRT_PSUSP</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5741bb0728c8ccf320ef609699c3425a">USB_OTG_HPRT_PRST</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0a3c8eb0d6b7eea1f4aaf60bb27b15c">USB_OTG_HPRT_PLSTS</link>   ((uint32_t)0x00000C00)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2bbb5a9719331ba00d44ff01b267bf7d">USB_OTG_HPRT_PLSTS_0</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae87cecc544d0c1d8e778c3a598da9276">USB_OTG_HPRT_PLSTS_1</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20965e6de30c19d8b0f355f62680c180">USB_OTG_HPRT_PPWR</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga01677a7e4ccb6c54d7bce0cba3899bfb">USB_OTG_HPRT_PTCTL</link>   ((uint32_t)0x0001E000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f4faf063b47c7bc83c090e6000e9162">USB_OTG_HPRT_PTCTL_0</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga791b063b5e86ffbbfd6980f447408e83">USB_OTG_HPRT_PTCTL_1</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6491b21dbe177ecb91628169d02b8c76">USB_OTG_HPRT_PTCTL_2</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga087d26522b46212d380ca5a1e1c16fed">USB_OTG_HPRT_PTCTL_3</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a28ddd62304e263536ff9b5cd855ff5">USB_OTG_HPRT_PSPD</link>   ((uint32_t)0x00060000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac47d8caa24e4f5e6b66e4d70d549d5fa">USB_OTG_HPRT_PSPD_0</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1b8f7977f0d956d6955efd2640530f73">USB_OTG_HPRT_PSPD_1</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4f709b5af2c771d66d240adef5d8be21">USB_OTG_DOEPEACHMSK1_XFRCM</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga866580df1a60ef8b3347d63b1369f76e">USB_OTG_DOEPEACHMSK1_EPDM</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga038706cd615636fe5bf10e6636b3c035">USB_OTG_DOEPEACHMSK1_TOM</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gace8821806fb4cb204d97dbb965e5067d">USB_OTG_DOEPEACHMSK1_ITTXFEMSK</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20d91d742e89a430937207cca6dd0a1a">USB_OTG_DOEPEACHMSK1_INEPNMM</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga73a879622564efeb3244262bf9419818">USB_OTG_DOEPEACHMSK1_INEPNEM</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3ca9111b1b74380566ce72b6c985560">USB_OTG_DOEPEACHMSK1_TXFURM</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa99f230d086cf41692cfab0c1aad0f26">USB_OTG_DOEPEACHMSK1_BIM</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3eecdae7aa0c9b1b40f219e8b0c18879">USB_OTG_DOEPEACHMSK1_BERRM</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga98fa7db10f7b8e4998d30646a9e8e266">USB_OTG_DOEPEACHMSK1_NAKM</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bcea3bd49b83367b4f62c554815770e">USB_OTG_DOEPEACHMSK1_NYETM</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga62a28fc8c8ab16a52858febfbb0382ef">USB_OTG_HPTXFSIZ_PTXSA</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga85a628f9094f55c620b2846635803781">USB_OTG_HPTXFSIZ_PTXFD</link>   ((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabda35dcaaa3faa8443bec36b9edc438e">USB_OTG_DIEPCTL_MPSIZ</link>   ((uint32_t)0x000007FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga52604d4a0d7b24ad619a2860003e8fe3">USB_OTG_DIEPCTL_USBAEP</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1f908cbb98598542f631c746bc3a85a1">USB_OTG_DIEPCTL_EONUM_DPID</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3aa35782f7d920f0c6520db137bce768">USB_OTG_DIEPCTL_NAKSTS</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2fc1b4e978ef3a22450da75f2608dff2">USB_OTG_DIEPCTL_EPTYP</link>   ((uint32_t)0x000C0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4da4d418faa4245347a4ad3c1b8334d9">USB_OTG_DIEPCTL_EPTYP_0</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae2ca76cb985239ed613062b1087075ab">USB_OTG_DIEPCTL_EPTYP_1</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab313ac4b4a0d85f45af3733d574cb9a9">USB_OTG_DIEPCTL_STALL</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2a4ce33e0e644c9439c9cce59b2edfa">USB_OTG_DIEPCTL_TXFNUM</link>   ((uint32_t)0x03C00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf0cd18c0071ac8c9676fbc010a07ef49">USB_OTG_DIEPCTL_TXFNUM_0</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3e710b13ec4621897335fe9e18c7398c">USB_OTG_DIEPCTL_TXFNUM_1</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1bf5811bde53bd29c3c91ab07fdc2a5b">USB_OTG_DIEPCTL_TXFNUM_2</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae67a96234e062d1304a4af3afc938164">USB_OTG_DIEPCTL_TXFNUM_3</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab7aa93621e2379266fd2901742f9d652">USB_OTG_DIEPCTL_CNAK</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga04939f2cc7cab01a34b516197883c542">USB_OTG_DIEPCTL_SNAK</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac5ea132b2710076fcc0ef9ebaffe7e1e">USB_OTG_DIEPCTL_SD0PID_SEVNFRM</link>   ((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae874b1d1b15b4ada193bab411634a37a">USB_OTG_DIEPCTL_SODDFRM</link>   ((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9cc396ddf6cd0c0781acec4e278aa815">USB_OTG_DIEPCTL_EPDIS</link>   ((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad6951a1febc2510628114a0297170bce">USB_OTG_DIEPCTL_EPENA</link>   ((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf7d25c42363f797cf4c2c308006de784">USB_OTG_HCCHAR_MPSIZ</link>   ((uint32_t)0x000007FF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae0ac25b2f10b80c3f529c97f225be728">USB_OTG_HCCHAR_EPNUM</link>   ((uint32_t)0x00007800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8fa97e03ed82c3f48b7b8ceb38db62bf">USB_OTG_HCCHAR_EPNUM_0</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac3898f15c5f3db168ab867f1dbfc8d3b">USB_OTG_HCCHAR_EPNUM_1</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb6e82877f06b262cc0ec2143821ebf3">USB_OTG_HCCHAR_EPNUM_2</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3977b57bb81f942fcdde8f4d5e9fe24">USB_OTG_HCCHAR_EPNUM_3</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga303898c1943aede8d1ed6b9f259b9d0c">USB_OTG_HCCHAR_EPDIR</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga20e48f56546fe73be76efe518c239114">USB_OTG_HCCHAR_LSDEV</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1dcca7cc02f8f9f2adf14fdd36b36055">USB_OTG_HCCHAR_EPTYP</link>   ((uint32_t)0x000C0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1a360a7769f0c9ec5a44bdf11b0787b5">USB_OTG_HCCHAR_EPTYP_0</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga88b483febece6e61c20347d02dd98b8e">USB_OTG_HCCHAR_EPTYP_1</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga373dce758b81f5555b484092be97f4f7">USB_OTG_HCCHAR_MC</link>   ((uint32_t)0x00300000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f3c212ab7781f5f354c8081d4ef1a60">USB_OTG_HCCHAR_MC_0</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad5ecb48ef55ed2a5c7cf5f4ab6f0fac9">USB_OTG_HCCHAR_MC_1</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad1ef60bbb223f7605a2b58d99b0c1734">USB_OTG_HCCHAR_DAD</link>   ((uint32_t)0x1FC00000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae3fd299a559b62badc881da2a5372ebc">USB_OTG_HCCHAR_DAD_0</link>   ((uint32_t)0x00400000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga172f14d42d36a6782891fc2bb8069258">USB_OTG_HCCHAR_DAD_1</link>   ((uint32_t)0x00800000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6dc7e9e1a9dee8376aaa948b7caf6f8e">USB_OTG_HCCHAR_DAD_2</link>   ((uint32_t)0x01000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9209069e0fc607042c54ef7394aa6b61">USB_OTG_HCCHAR_DAD_3</link>   ((uint32_t)0x02000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga835ff39312f6b7b6b8610cdf0dcd3b99">USB_OTG_HCCHAR_DAD_4</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga79ad8aecc4f86e9d3446691c747a48da">USB_OTG_HCCHAR_DAD_5</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0063e054d76ae8962838b7bf9d14ef2">USB_OTG_HCCHAR_DAD_6</link>   ((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad866d817dedea4edb9514815ab3f5ae6">USB_OTG_HCCHAR_ODDFRM</link>   ((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga39de05e23016253698aa5348fffdf8a2">USB_OTG_HCCHAR_CHDIS</link>   ((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga1e7dc29241b644b8bcce53440658c93f">USB_OTG_HCCHAR_CHENA</link>   ((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4fdaef6145025430a8d9d3742b11bf06">USB_OTG_HCSPLT_PRTADDR</link>   ((uint32_t)0x0000007F)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga212d74a7af2379f1b7065bb46fbb9d2a">USB_OTG_HCSPLT_PRTADDR_0</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0704e2d889ef64707ab85a66962e1004">USB_OTG_HCSPLT_PRTADDR_1</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab33fa67bd58f2fa736d8f64bfbea4e5c">USB_OTG_HCSPLT_PRTADDR_2</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac813f65324490b9885be03ff12328185">USB_OTG_HCSPLT_PRTADDR_3</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab6201a61e92821955efb64d3ccffb0da">USB_OTG_HCSPLT_PRTADDR_4</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2617f8146fa1656b415f31e9717fd875">USB_OTG_HCSPLT_PRTADDR_5</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6c80e6a85b5960c708594433db74b713">USB_OTG_HCSPLT_PRTADDR_6</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga01754e9ee191528767bb4e9c4acb92d8">USB_OTG_HCSPLT_HUBADDR</link>   ((uint32_t)0x00003F80)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6181cfe518eacf85a1fac93dd66327ec">USB_OTG_HCSPLT_HUBADDR_0</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeb05271f1a273bc14380c9ad00288701">USB_OTG_HCSPLT_HUBADDR_1</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga6d1c70b3d92a311b13635ff67f491ec0">USB_OTG_HCSPLT_HUBADDR_2</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gafbb8d9ca0465a572fa7be1afcfa430a8">USB_OTG_HCSPLT_HUBADDR_3</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad738cccdb8cd3c9db582d8f4aebc3e25">USB_OTG_HCSPLT_HUBADDR_4</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaeaa7e01257224ccaedb6ac4b34b962cf">USB_OTG_HCSPLT_HUBADDR_5</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32808c2fdb053958a30c5ca464534557">USB_OTG_HCSPLT_HUBADDR_6</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gac8a144d40531b5f7565d81ca90012f2f">USB_OTG_HCSPLT_XACTPOS</link>   ((uint32_t)0x0000C000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae22d65d33e06b57429f285a7ae7e655e">USB_OTG_HCSPLT_XACTPOS_0</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0d1c8241b689b9771dce804274470e08">USB_OTG_HCSPLT_XACTPOS_1</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab3f351343c90321b0a43d3a86902bff1">USB_OTG_HCSPLT_COMPLSPLT</link>   ((uint32_t)0x00010000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa189a5468eabc8d2e05b2c94660060e4">USB_OTG_HCSPLT_SPLITEN</link>   ((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga332b761dd88ddfacac9ebff6fced8846">USB_OTG_HCINT_XFRC</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf4ecd695c1cc06335445a49780888bb1">USB_OTG_HCINT_CHH</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae8b909ca659271857d9f3fcc817d8a4a">USB_OTG_HCINT_AHBERR</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabe1d65156f846dcecac479a451b5109e">USB_OTG_HCINT_STALL</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga069dfb657cf84125520ec5e4f20b8da0">USB_OTG_HCINT_NAK</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7bdbdb2fe8526b144ca06b537c5acdd0">USB_OTG_HCINT_ACK</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0f54751dc8abdbd65c786d2736cc2038">USB_OTG_HCINT_NYET</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7e34974081aceef1865b83e47d48d158">USB_OTG_HCINT_TXERR</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3b7e21abc4b3e5ea1eff06eb0850441">USB_OTG_HCINT_BBERR</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad7805a112e2897572bffee4c25042cc9">USB_OTG_HCINT_FRMOR</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0089841c8301b5e572e29da28ef95467">USB_OTG_HCINT_DTERR</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab01f771d126cb58a8cb83841e08bec9b">USB_OTG_DIEPINT_XFRC</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga657c139dc16514808c516bff6e523531">USB_OTG_DIEPINT_EPDISD</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga253fce8bc78be1504c85d684f232dc43">USB_OTG_DIEPINT_TOC</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad0f91471274c3411579a7ede5a7d80f8">USB_OTG_DIEPINT_ITTXFE</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga40fbe18a5838e768b9afca5c1695dbb3">USB_OTG_DIEPINT_INEPNE</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae4770cce2b4f601e88fb512f6db688ec">USB_OTG_DIEPINT_TXFE</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga934d166eae0af7663585c903567ebe2b">USB_OTG_DIEPINT_TXFIFOUDRN</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga22983c7c561dedc17e8688d313a50fb0">USB_OTG_DIEPINT_BNA</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5bf74048c663e9dcc21c282a8c7be576">USB_OTG_DIEPINT_PKTDRPSTS</link>   ((uint32_t)0x00000800)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga496c09a9096346e6141acc2464742b4c">USB_OTG_DIEPINT_BERR</link>   ((uint32_t)0x00001000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9d91e68b693b9c8ff6fb2236093975cf">USB_OTG_DIEPINT_NAK</link>   ((uint32_t)0x00002000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa3647bba98a8f2c2234aadb2f9441874">USB_OTG_HCINTMSK_XFRCM</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f359b89c79fba4414e0838645f13a6b">USB_OTG_HCINTMSK_CHHM</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf281bb6b61c559e8b068ab32114572af">USB_OTG_HCINTMSK_AHBERR</link>   ((uint32_t)0x00000004)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga001d17d4511b40850fd7c338be250f08">USB_OTG_HCINTMSK_STALLM</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga51b9246da6c3a45ab697edc1cac74651">USB_OTG_HCINTMSK_NAKM</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga21eb5c0fa8aafa12a725ab52f85023d1">USB_OTG_HCINTMSK_ACKM</link>   ((uint32_t)0x00000020)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga059e35d45f848183cf19399ac1e21ff5">USB_OTG_HCINTMSK_NYET</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5322b79193b042004614b21c391d4880">USB_OTG_HCINTMSK_TXERRM</link>   ((uint32_t)0x00000080)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga9ae263bd38eec1c423b0a70904b5099a">USB_OTG_HCINTMSK_BBERRM</link>   ((uint32_t)0x00000100)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad2178eb0791f9ea69122edfbd567ba48">USB_OTG_HCINTMSK_FRMORM</link>   ((uint32_t)0x00000200)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7ab7105e77ce288988037b1df3406ab3">USB_OTG_HCINTMSK_DTERRM</link>   ((uint32_t)0x00000400)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5497667d259391162884390afd456f62">USB_OTG_DIEPTSIZ_XFRSIZ</link>   ((uint32_t)0x0007FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga664b39d163f9f2e400aa9fe2577ffc06">USB_OTG_DIEPTSIZ_PKTCNT</link>   ((uint32_t)0x1FF80000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga428da482bfd499096cff02a3d8aa6738">USB_OTG_DIEPTSIZ_MULCNT</link>   ((uint32_t)0x60000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga983ec8ca0ffac66eea9219acb008fe9c">USB_OTG_HCTSIZ_XFRSIZ</link>   ((uint32_t)0x0007FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2177151366a5539b446104cb87d3059">USB_OTG_HCTSIZ_PKTCNT</link>   ((uint32_t)0x1FF80000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga2dcc4677244eb50d430a62870b90c30c">USB_OTG_HCTSIZ_DOPING</link>   ((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga7037fb804f6e2a4a3e0c08bd3e345f18">USB_OTG_HCTSIZ_DPID</link>   ((uint32_t)0x60000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae5509a0f869a4c7ba34f45be4b733b23">USB_OTG_HCTSIZ_DPID_0</link>   ((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5ae95b441c770521507da1d1d4c51d18">USB_OTG_HCTSIZ_DPID_1</link>   ((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab177fc20463978ff09c399cb56e904bb">USB_OTG_DIEPDMA_DMAADDR</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab2980c7f7c60bf5ff4842dc9e363ea7b">USB_OTG_HCDMA_DMAADDR</link>   ((uint32_t)0xFFFFFFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae1789e8c79b7a271a58f56cbff4bd03a">USB_OTG_DTXFSTS_INEPTFSAV</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga731c1eaaf15ec1b7f24e055172f7e0cf">USB_OTG_DIEPTXF_INEPTXSA</link>   ((uint32_t)0x0000FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga015ec5caee27272afa335fa9d5892a40">USB_OTG_DIEPTXF_INEPTXFD</link>   ((uint32_t)0xFFFF0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0ebce086e91feb566f223ae07d01ff57">USB_OTG_DOEPCTL_MPSIZ</link>   ((uint32_t)0x000007FF)            /*!&lt; Maximum packet size */</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabed242624f140356cc793039988d89df">USB_OTG_DOEPCTL_USBAEP</link>   ((uint32_t)0x00008000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaa1735002d3abf233ca0cbe473da2d8fb">USB_OTG_DOEPCTL_NAKSTS</link>   ((uint32_t)0x00020000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0a06b55e9caa25873e734fb15cafbc51">USB_OTG_DOEPCTL_SD0PID_SEVNFRM</link>   ((uint32_t)0x10000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77ddb336230fa5a497dbb2393a180ae6">USB_OTG_DOEPCTL_SODDFRM</link>   ((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga4e347921b96b8435ec2ef6cc9b3470d8">USB_OTG_DOEPCTL_EPTYP</link>   ((uint32_t)0x000C0000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga48b0660b499862424b72cd59bca9226e">USB_OTG_DOEPCTL_EPTYP_0</link>   ((uint32_t)0x00040000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga89595201dd98cc05712d046e98c142fd">USB_OTG_DOEPCTL_EPTYP_1</link>   ((uint32_t)0x00080000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga14ef1fba78e67a55f665495ae7f8732e">USB_OTG_DOEPCTL_SNPM</link>   ((uint32_t)0x00100000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5e6aea29335780171f8ce42aba031699">USB_OTG_DOEPCTL_STALL</link>   ((uint32_t)0x00200000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gabd05c0aa7833e7467e0ff66cfa1f20cb">USB_OTG_DOEPCTL_CNAK</link>   ((uint32_t)0x04000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga05a3e120b2c56a13ff622b0a507f48ee">USB_OTG_DOEPCTL_SNAK</link>   ((uint32_t)0x08000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf170f97217b0a2e3f66a33a67257674e">USB_OTG_DOEPCTL_EPDIS</link>   ((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8875f7311dfde66125b78dd715fd2d7c">USB_OTG_DOEPCTL_EPENA</link>   ((uint32_t)0x80000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0e51a7b1cc412e304246176c207cbcb8">USB_OTG_DOEPINT_XFRC</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga32e18140ad2c7902fe788947cea557d2">USB_OTG_DOEPINT_EPDISD</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga76444bdecd4d6def6c718ed1bb8e8b8c">USB_OTG_DOEPINT_STUP</link>   ((uint32_t)0x00000008)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3f4c92b08606cf934de16b353053dd78">USB_OTG_DOEPINT_OTEPDIS</link>   ((uint32_t)0x00000010)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga82261faaf818baade125d4de42f78fa5">USB_OTG_DOEPINT_B2BSTUP</link>   ((uint32_t)0x00000040)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gaf63ba909dd472b7ce95b05e8ed984ac3">USB_OTG_DOEPINT_NYET</link>   ((uint32_t)0x00004000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gab954bdd4334a2643622e3d33fee16ad5">USB_OTG_DOEPTSIZ_XFRSIZ</link>   ((uint32_t)0x0007FFFF)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gae7bc1fb16d2d5b7a8d92fce5a61a038f">USB_OTG_DOEPTSIZ_PKTCNT</link>   ((uint32_t)0x1FF80000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga5a99a82646ef5a7a7785bec2d07334b5">USB_OTG_DOEPTSIZ_STUPCNT</link>   ((uint32_t)0x60000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga0cabae65ef4f05c5314de57beed11000">USB_OTG_DOEPTSIZ_STUPCNT_0</link>   ((uint32_t)0x20000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga3b109418cfad831c4f292eb86d132f0e">USB_OTG_DOEPTSIZ_STUPCNT_1</link>   ((uint32_t)0x40000000)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga77cb2d7ab53783663a7a6dd457d3ba25">USB_OTG_PCGCCTL_STOPCLK</link>   ((uint32_t)0x00000001)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1gad8756280c79db9bdd546f6dabce92849">USB_OTG_PCGCCTL_GATECLK</link>   ((uint32_t)0x00000002)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___peripheral___registers___bits___definition_1ga8f07a7549ecc61ab2df0775ea177df12">USB_OTG_PCGCCTL_PHYSUSP</link>   ((uint32_t)0x00000010)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3a2ee019aef4c64fffc72141f7aaab2c"/><section>
    <title>ADC_CCR_ADCPRE</title>
<indexterm><primary>ADC_CCR_ADCPRE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_ADCPRE</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_ADCPRE   ((uint32_t)0x00030000)</computeroutput></para>
<para>ADCPRE[1:0] bits (ADC prescaler) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01206">1206</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf3108cc8fb81f6efd1e93fa5f82ac313"/><section>
    <title>ADC_CCR_ADCPRE_0</title>
<indexterm><primary>ADC_CCR_ADCPRE_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_ADCPRE_0</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_ADCPRE_0   ((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01207">1207</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafa090830d2d359db04f365d46c6644d5"/><section>
    <title>ADC_CCR_ADCPRE_1</title>
<indexterm><primary>ADC_CCR_ADCPRE_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_ADCPRE_1</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_ADCPRE_1   ((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01208">1208</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7e745513bbc2e5e5a76ae999d5d535af"/><section>
    <title>ADC_CCR_DDS</title>
<indexterm><primary>ADC_CCR_DDS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_DDS</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_DDS   ((uint32_t)0x00002000)</computeroutput></para>
<para>DMA disable selection (Multi-ADC mode) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01202">1202</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9c13aa04949ed520cf92613d3a619198"/><section>
    <title>ADC_CCR_DELAY</title>
<indexterm><primary>ADC_CCR_DELAY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_DELAY</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_DELAY   ((uint32_t)0x00000F00)</computeroutput></para>
<para>DELAY[3:0] bits (Delay between 2 sampling phases) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01197">1197</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga22b71e9df8b1fca93802ad602341eb0b"/><section>
    <title>ADC_CCR_DELAY_0</title>
<indexterm><primary>ADC_CCR_DELAY_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_DELAY_0</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_DELAY_0   ((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01198">1198</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6d0d5785cb6c75e700517e88af188573"/><section>
    <title>ADC_CCR_DELAY_1</title>
<indexterm><primary>ADC_CCR_DELAY_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_DELAY_1</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_DELAY_1   ((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01199">1199</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga17f85cbda5dcf9a392a29befb73c6ceb"/><section>
    <title>ADC_CCR_DELAY_2</title>
<indexterm><primary>ADC_CCR_DELAY_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_DELAY_2</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_DELAY_2   ((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01200">1200</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae0216de7d6fcfa507c9aa1400972d862"/><section>
    <title>ADC_CCR_DELAY_3</title>
<indexterm><primary>ADC_CCR_DELAY_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_DELAY_3</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_DELAY_3   ((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01201">1201</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9e346b21afcaeced784e6c80b3aa1fb4"/><section>
    <title>ADC_CCR_DMA</title>
<indexterm><primary>ADC_CCR_DMA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_DMA</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_DMA   ((uint32_t)0x0000C000)</computeroutput></para>
<para>DMA[1:0] bits (Direct Memory Access mode for multimode) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01203">1203</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3a42ee6ec5115244aef8f60d35abcc47"/><section>
    <title>ADC_CCR_DMA_0</title>
<indexterm><primary>ADC_CCR_DMA_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_DMA_0</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_DMA_0   ((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01204">1204</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacdc9d29cafdd54e5c0dd752c358e1bc8"/><section>
    <title>ADC_CCR_DMA_1</title>
<indexterm><primary>ADC_CCR_DMA_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_DMA_1</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_DMA_1   ((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01205">1205</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf70ab04667c7c7da0f29c0e5a6c48e68"/><section>
    <title>ADC_CCR_MULTI</title>
<indexterm><primary>ADC_CCR_MULTI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_MULTI</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_MULTI   ((uint32_t)0x0000001F)</computeroutput></para>
<para>MULTI[4:0] bits (Multi-ADC mode selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01191">1191</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae4e7104ce01e3a79b8f6138d87dc3684"/><section>
    <title>ADC_CCR_MULTI_0</title>
<indexterm><primary>ADC_CCR_MULTI_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_MULTI_0</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_MULTI_0   ((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01192">1192</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8781dec7f076b475b85f8470aee94d06"/><section>
    <title>ADC_CCR_MULTI_1</title>
<indexterm><primary>ADC_CCR_MULTI_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_MULTI_1</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_MULTI_1   ((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01193">1193</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae6a5be6cff1227431b8d54dffcc1ce88"/><section>
    <title>ADC_CCR_MULTI_2</title>
<indexterm><primary>ADC_CCR_MULTI_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_MULTI_2</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_MULTI_2   ((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01194">1194</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae55be7b911b4c0272543f98a0dba5f20"/><section>
    <title>ADC_CCR_MULTI_3</title>
<indexterm><primary>ADC_CCR_MULTI_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_MULTI_3</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_MULTI_3   ((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01195">1195</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5087b3cb0d4570b80b3138c277bcbf6c"/><section>
    <title>ADC_CCR_MULTI_4</title>
<indexterm><primary>ADC_CCR_MULTI_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_MULTI_4</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_MULTI_4   ((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01196">1196</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafc020d85a8740491ce3f218a0706f1dc"/><section>
    <title>ADC_CCR_TSVREFE</title>
<indexterm><primary>ADC_CCR_TSVREFE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_TSVREFE</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_TSVREFE   ((uint32_t)0x00800000)</computeroutput></para>
<para>Temperature Sensor and VREFINT Enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01210">1210</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga519645e42dcf6b19af9c05dc40300abb"/><section>
    <title>ADC_CCR_VBATE</title>
<indexterm><primary>ADC_CCR_VBATE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CCR_VBATE</secondary></indexterm>
<para><computeroutput>#define ADC_CCR_VBATE   ((uint32_t)0x00400000)</computeroutput></para>
<para>VBAT Enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01209">1209</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6d7a0a18c77816c45c5682c3884e3d56"/><section>
    <title>ADC_CDR_DATA1</title>
<indexterm><primary>ADC_CDR_DATA1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CDR_DATA1</secondary></indexterm>
<para><computeroutput>#define ADC_CDR_DATA1   ((uint32_t)0x0000FFFF)</computeroutput></para>
<para>1st data of a pair of regular conversions </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01213">1213</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga55f0776b9bf2612c194c1ab478d8a371"/><section>
    <title>ADC_CDR_DATA2</title>
<indexterm><primary>ADC_CDR_DATA2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CDR_DATA2</secondary></indexterm>
<para><computeroutput>#define ADC_CDR_DATA2   ((uint32_t)0xFFFF0000)</computeroutput></para>
<para>2nd data of a pair of regular conversions </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01214">1214</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad8bb755c7059bb2d4f5e2e999d2a2677"/><section>
    <title>ADC_CR1_AWDCH</title>
<indexterm><primary>ADC_CR1_AWDCH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_AWDCH</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_AWDCH   ((uint32_t)0x0000001F)</computeroutput></para>
<para>AWDCH[4:0] bits (Analog watchdog channel select bits) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00869">869</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga18725d77c35c173cdb5bdab658d9dace"/><section>
    <title>ADC_CR1_AWDCH_0</title>
<indexterm><primary>ADC_CR1_AWDCH_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_AWDCH_0</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_AWDCH_0   ((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00870">870</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafcd37244d74db7c9a34a4f08b94301ae"/><section>
    <title>ADC_CR1_AWDCH_1</title>
<indexterm><primary>ADC_CR1_AWDCH_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_AWDCH_1</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_AWDCH_1   ((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00871">871</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga625eebdc95937325cad90a151853f5a0"/><section>
    <title>ADC_CR1_AWDCH_2</title>
<indexterm><primary>ADC_CR1_AWDCH_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_AWDCH_2</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_AWDCH_2   ((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00872">872</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafb768d4aafbabc114d4650cf962392ec"/><section>
    <title>ADC_CR1_AWDCH_3</title>
<indexterm><primary>ADC_CR1_AWDCH_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_AWDCH_3</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_AWDCH_3   ((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00873">873</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf37f3c0d7c72192803d0772e076cf8ee"/><section>
    <title>ADC_CR1_AWDCH_4</title>
<indexterm><primary>ADC_CR1_AWDCH_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_AWDCH_4</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_AWDCH_4   ((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00874">874</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6e006d43fcb9fe1306745c95a1bdd651"/><section>
    <title>ADC_CR1_AWDEN</title>
<indexterm><primary>ADC_CR1_AWDEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_AWDEN</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_AWDEN   ((uint32_t)0x00800000)</computeroutput></para>
<para>Analog watchdog enable on regular channels </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00888">888</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacd44f86b189696d5a3780342516de722"/><section>
    <title>ADC_CR1_AWDIE</title>
<indexterm><primary>ADC_CR1_AWDIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_AWDIE</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_AWDIE   ((uint32_t)0x00000040)</computeroutput></para>
<para>AAnalog Watchdog interrupt enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00876">876</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c9fc31f19c04033dfa98e982519c451"/><section>
    <title>ADC_CR1_AWDSGL</title>
<indexterm><primary>ADC_CR1_AWDSGL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_AWDSGL</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_AWDSGL   ((uint32_t)0x00000200)</computeroutput></para>
<para>Enable the watchdog on a single channel in scan mode </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00879">879</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabd690297fc73fca40d797f4c90800b9a"/><section>
    <title>ADC_CR1_DISCEN</title>
<indexterm><primary>ADC_CR1_DISCEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_DISCEN</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_DISCEN   ((uint32_t)0x00000800)</computeroutput></para>
<para>Discontinuous mode on regular channels </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00881">881</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeaa416a291023449ae82e7ef39844075"/><section>
    <title>ADC_CR1_DISCNUM</title>
<indexterm><primary>ADC_CR1_DISCNUM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_DISCNUM</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_DISCNUM   ((uint32_t)0x0000E000)</computeroutput></para>
<para>DISCNUM[2:0] bits (Discontinuous mode channel count) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00883">883</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga59ff81db7def261f0e84d5dbb6cca1ce"/><section>
    <title>ADC_CR1_DISCNUM_0</title>
<indexterm><primary>ADC_CR1_DISCNUM_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_DISCNUM_0</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_DISCNUM_0   ((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00884">884</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga39940d3611126052f4f748934c629ebf"/><section>
    <title>ADC_CR1_DISCNUM_1</title>
<indexterm><primary>ADC_CR1_DISCNUM_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_DISCNUM_1</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_DISCNUM_1   ((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00885">885</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab73d5fdf276f5ef3965afdda78ac9e1e"/><section>
    <title>ADC_CR1_DISCNUM_2</title>
<indexterm><primary>ADC_CR1_DISCNUM_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_DISCNUM_2</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_DISCNUM_2   ((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00886">886</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa39fee2e812a7ca45998cccf32e90aea"/><section>
    <title>ADC_CR1_EOCIE</title>
<indexterm><primary>ADC_CR1_EOCIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_EOCIE</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_EOCIE   ((uint32_t)0x00000020)</computeroutput></para>
<para>Interrupt enable for EOC </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00875">875</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6353cb0d564410358b3a086dd0241f8c"/><section>
    <title>ADC_CR1_JAUTO</title>
<indexterm><primary>ADC_CR1_JAUTO</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_JAUTO</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_JAUTO   ((uint32_t)0x00000400)</computeroutput></para>
<para>Automatic injected group conversion </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00880">880</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4886de74bcd3a1e545094089f76fd0b3"/><section>
    <title>ADC_CR1_JAWDEN</title>
<indexterm><primary>ADC_CR1_JAWDEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_JAWDEN</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_JAWDEN   ((uint32_t)0x00400000)</computeroutput></para>
<para>Analog watchdog enable on injected channels </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00887">887</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacd06a2840346bf45ff335707db0b6e30"/><section>
    <title>ADC_CR1_JDISCEN</title>
<indexterm><primary>ADC_CR1_JDISCEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_JDISCEN</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_JDISCEN   ((uint32_t)0x00001000)</computeroutput></para>
<para>Discontinuous mode on injected channels </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00882">882</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c46fc1dc6c63acf88821f46a8f6d5e7"/><section>
    <title>ADC_CR1_JEOCIE</title>
<indexterm><primary>ADC_CR1_JEOCIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_JEOCIE</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_JEOCIE   ((uint32_t)0x00000080)</computeroutput></para>
<para>Interrupt enable for injected channels </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00877">877</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa892fda7c204bf18a33a059f28be0fba"/><section>
    <title>ADC_CR1_OVRIE</title>
<indexterm><primary>ADC_CR1_OVRIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_OVRIE</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_OVRIE   ((uint32_t)0x04000000)</computeroutput></para>
<para>overrun interrupt enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00892">892</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga71e4a4c233895a2e7b6dd3ca6ca849e5"/><section>
    <title>ADC_CR1_RES</title>
<indexterm><primary>ADC_CR1_RES</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_RES</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_RES   ((uint32_t)0x03000000)</computeroutput></para>
<para>RES[2:0] bits (Resolution) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00889">889</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacfc432ddbd2140a92d877f6d9dc52417"/><section>
    <title>ADC_CR1_RES_0</title>
<indexterm><primary>ADC_CR1_RES_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_RES_0</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_RES_0   ((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00890">890</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga674904864f540043692a5b5ead9fae10"/><section>
    <title>ADC_CR1_RES_1</title>
<indexterm><primary>ADC_CR1_RES_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_RES_1</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_RES_1   ((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00891">891</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaeab75ece0c73dd97e8f21911ed22d06"/><section>
    <title>ADC_CR1_SCAN</title>
<indexterm><primary>ADC_CR1_SCAN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR1_SCAN</secondary></indexterm>
<para><computeroutput>#define ADC_CR1_SCAN   ((uint32_t)0x00000100)</computeroutput></para>
<para>Scan mode </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00878">878</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga89b646f092b052d8488d2016f6290f0e"/><section>
    <title>ADC_CR2_ADON</title>
<indexterm><primary>ADC_CR2_ADON</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_ADON</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_ADON   ((uint32_t)0x00000001)</computeroutput></para>
<para>A/D Converter ON / OFF </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00895">895</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf5950b5a7438a447584f6dd86c343362"/><section>
    <title>ADC_CR2_ALIGN</title>
<indexterm><primary>ADC_CR2_ALIGN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_ALIGN</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_ALIGN   ((uint32_t)0x00000800)</computeroutput></para>
<para>Data Alignment </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00900">900</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga49bb71a868c9d88a0f7bbe48918b2140"/><section>
    <title>ADC_CR2_CONT</title>
<indexterm><primary>ADC_CR2_CONT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_CONT</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_CONT   ((uint32_t)0x00000002)</computeroutput></para>
<para>Continuous Conversion </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00896">896</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"/><section>
    <title>ADC_CR2_DDS</title>
<indexterm><primary>ADC_CR2_DDS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_DDS</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_DDS   ((uint32_t)0x00000200)</computeroutput></para>
<para>DMA disable selection (Single ADC) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00898">898</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga017309ac4b532bc8c607388f4e2cbbec"/><section>
    <title>ADC_CR2_DMA</title>
<indexterm><primary>ADC_CR2_DMA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_DMA</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_DMA   ((uint32_t)0x00000100)</computeroutput></para>
<para>Direct Memory access mode </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00897">897</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf9dac2004ab20295e04012060ab24aeb"/><section>
    <title>ADC_CR2_EOCS</title>
<indexterm><primary>ADC_CR2_EOCS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_EOCS</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_EOCS   ((uint32_t)0x00000400)</computeroutput></para>
<para>End of conversion selection </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00899">899</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga574b4d8e90655d0432882d620e629234"/><section>
    <title>ADC_CR2_EXTEN</title>
<indexterm><primary>ADC_CR2_EXTEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_EXTEN</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_EXTEN   ((uint32_t)0x30000000)</computeroutput></para>
<para>EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00915">915</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3519da0cc6fbd31444a16244c70232e6"/><section>
    <title>ADC_CR2_EXTEN_0</title>
<indexterm><primary>ADC_CR2_EXTEN_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_EXTEN_0</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_EXTEN_0   ((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00916">916</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga17e37edddbb6ad791bffb350cca23d4d"/><section>
    <title>ADC_CR2_EXTEN_1</title>
<indexterm><primary>ADC_CR2_EXTEN_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_EXTEN_1</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_EXTEN_1   ((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00917">917</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6d1054d6cd017e305cf6e8a864ce96c8"/><section>
    <title>ADC_CR2_EXTSEL</title>
<indexterm><primary>ADC_CR2_EXTSEL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_EXTSEL</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_EXTSEL   ((uint32_t)0x0F000000)</computeroutput></para>
<para>EXTSEL[3:0] bits (External Event Select for regular group) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00910">910</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9410c7fd93f6d0b157ede745ee269d7b"/><section>
    <title>ADC_CR2_EXTSEL_0</title>
<indexterm><primary>ADC_CR2_EXTSEL_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_EXTSEL_0</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_EXTSEL_0   ((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00911">911</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5a6725419743a8d01b4a223609952893"/><section>
    <title>ADC_CR2_EXTSEL_1</title>
<indexterm><primary>ADC_CR2_EXTSEL_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_EXTSEL_1</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_EXTSEL_1   ((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00912">912</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c2322988b5fff19d012d9179d412ad0"/><section>
    <title>ADC_CR2_EXTSEL_2</title>
<indexterm><primary>ADC_CR2_EXTSEL_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_EXTSEL_2</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_EXTSEL_2   ((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00913">913</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga387de6160834197888efa43e164c2db9"/><section>
    <title>ADC_CR2_EXTSEL_3</title>
<indexterm><primary>ADC_CR2_EXTSEL_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_EXTSEL_3</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_EXTSEL_3   ((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00914">914</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga07330f702208792faca3a563dc4fd9c6"/><section>
    <title>ADC_CR2_JEXTEN</title>
<indexterm><primary>ADC_CR2_JEXTEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_JEXTEN</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_JEXTEN   ((uint32_t)0x00300000)</computeroutput></para>
<para>JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00906">906</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0b3c99510de210ff3137ff8de328889b"/><section>
    <title>ADC_CR2_JEXTEN_0</title>
<indexterm><primary>ADC_CR2_JEXTEN_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_JEXTEN_0</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_JEXTEN_0   ((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00907">907</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga949c70fdf36a32a6afcbf44fec123832"/><section>
    <title>ADC_CR2_JEXTEN_1</title>
<indexterm><primary>ADC_CR2_JEXTEN_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_JEXTEN_1</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_JEXTEN_1   ((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00908">908</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaab3aa5d0e2a4b77960ec8f3b425a3eac"/><section>
    <title>ADC_CR2_JEXTSEL</title>
<indexterm><primary>ADC_CR2_JEXTSEL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_JEXTSEL</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_JEXTSEL   ((uint32_t)0x000F0000)</computeroutput></para>
<para>JEXTSEL[3:0] bits (External event select for injected group) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00901">901</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa70c1f30e2101e2177ce564440203ba3"/><section>
    <title>ADC_CR2_JEXTSEL_0</title>
<indexterm><primary>ADC_CR2_JEXTSEL_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_JEXTSEL_0</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_JEXTSEL_0   ((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00902">902</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga99fa4a240d34ce231d6d0543bac7fd9b"/><section>
    <title>ADC_CR2_JEXTSEL_1</title>
<indexterm><primary>ADC_CR2_JEXTSEL_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_JEXTSEL_1</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_JEXTSEL_1   ((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00903">903</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga571bb97f950181fedbc0d4756482713d"/><section>
    <title>ADC_CR2_JEXTSEL_2</title>
<indexterm><primary>ADC_CR2_JEXTSEL_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_JEXTSEL_2</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_JEXTSEL_2   ((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00904">904</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae34f5dda7a153ffd927c9cd38999f822"/><section>
    <title>ADC_CR2_JEXTSEL_3</title>
<indexterm><primary>ADC_CR2_JEXTSEL_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_JEXTSEL_3</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_JEXTSEL_3   ((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00905">905</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac12fe8a6cc24eef2ed2e1f1525855678"/><section>
    <title>ADC_CR2_JSWSTART</title>
<indexterm><primary>ADC_CR2_JSWSTART</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_JSWSTART</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_JSWSTART   ((uint32_t)0x00400000)</computeroutput></para>
<para>Start Conversion of injected channels </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00909">909</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5eae65bad1a6c975e1911eb5ba117468"/><section>
    <title>ADC_CR2_SWSTART</title>
<indexterm><primary>ADC_CR2_SWSTART</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CR2_SWSTART</secondary></indexterm>
<para><computeroutput>#define ADC_CR2_SWSTART   ((uint32_t)0x40000000)</computeroutput></para>
<para>Start Conversion of regular channels </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00918">918</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3e640f7443f14d01a37e29cff004223f"/><section>
    <title>ADC_CSR_AWD1</title>
<indexterm><primary>ADC_CSR_AWD1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_AWD1</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_AWD1   ((uint32_t)0x00000001)</computeroutput></para>
<para>ADC1 Analog watchdog flag </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01171">1171</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga80d8090a99ec65807ed831fea0d5524c"/><section>
    <title>ADC_CSR_AWD2</title>
<indexterm><primary>ADC_CSR_AWD2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_AWD2</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_AWD2   ((uint32_t)0x00000100)</computeroutput></para>
<para>ADC2 Analog watchdog flag </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01177">1177</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad8883de33c5a7b30c611db11340fec6d"/><section>
    <title>ADC_CSR_AWD3</title>
<indexterm><primary>ADC_CSR_AWD3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_AWD3</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_AWD3   ((uint32_t)0x00010000)</computeroutput></para>
<para>ADC3 Analog watchdog flag </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01183">1183</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga321ed2ccdf98d3a3307947056a8c401a"/><section>
    <title>ADC_CSR_DOVR1</title>
<indexterm><primary>ADC_CSR_DOVR1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_DOVR1</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_DOVR1   ((uint32_t)0x00000020)</computeroutput></para>
<para>ADC1 DMA overrun flag </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01176">1176</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga00e2a30df5568b5663e9f016743b3a35"/><section>
    <title>ADC_CSR_DOVR2</title>
<indexterm><primary>ADC_CSR_DOVR2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_DOVR2</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_DOVR2   ((uint32_t)0x00002000)</computeroutput></para>
<para>ADC2 DMA overrun flag </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01182">1182</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga396513974cf26f2a4aa0f36e755e227c"/><section>
    <title>ADC_CSR_DOVR3</title>
<indexterm><primary>ADC_CSR_DOVR3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_DOVR3</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_DOVR3   ((uint32_t)0x00200000)</computeroutput></para>
<para>ADC3 DMA overrun flag </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01188">1188</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga715bcb019d713187aacd46f4482fa5f9"/><section>
    <title>ADC_CSR_EOC1</title>
<indexterm><primary>ADC_CSR_EOC1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_EOC1</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_EOC1   ((uint32_t)0x00000002)</computeroutput></para>
<para>ADC1 End of conversion </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01172">1172</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga411d79254769bbb4eeb14964abad497a"/><section>
    <title>ADC_CSR_EOC2</title>
<indexterm><primary>ADC_CSR_EOC2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_EOC2</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_EOC2   ((uint32_t)0x00000200)</computeroutput></para>
<para>ADC2 End of conversion </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01178">1178</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4a94c410343ba459146b2bb17833a795"/><section>
    <title>ADC_CSR_EOC3</title>
<indexterm><primary>ADC_CSR_EOC3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_EOC3</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_EOC3   ((uint32_t)0x00020000)</computeroutput></para>
<para>ADC3 End of conversion </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01184">1184</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1a8a134d8b946f3549390294ef94b8d6"/><section>
    <title>ADC_CSR_JEOC1</title>
<indexterm><primary>ADC_CSR_JEOC1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_JEOC1</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_JEOC1   ((uint32_t)0x00000004)</computeroutput></para>
<para>ADC1 Injected channel end of conversion </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01173">1173</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf24dbb77fadc6f928b8e38199a08abc7"/><section>
    <title>ADC_CSR_JEOC2</title>
<indexterm><primary>ADC_CSR_JEOC2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_JEOC2</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_JEOC2   ((uint32_t)0x00000400)</computeroutput></para>
<para>ADC2 Injected channel end of conversion </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01179">1179</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae7d3c36f449ef1ee9ee20c5686b4e974"/><section>
    <title>ADC_CSR_JEOC3</title>
<indexterm><primary>ADC_CSR_JEOC3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_JEOC3</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_JEOC3   ((uint32_t)0x00040000)</computeroutput></para>
<para>ADC3 Injected channel end of conversion </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01185">1185</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3f1e6578b14d71c6d972c6d6f6d48eaa"/><section>
    <title>ADC_CSR_JSTRT1</title>
<indexterm><primary>ADC_CSR_JSTRT1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_JSTRT1</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_JSTRT1   ((uint32_t)0x00000008)</computeroutput></para>
<para>ADC1 Injected channel Start flag </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01174">1174</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0ca65d6d580299518fb7491e1cebac1d"/><section>
    <title>ADC_CSR_JSTRT2</title>
<indexterm><primary>ADC_CSR_JSTRT2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_JSTRT2</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_JSTRT2   ((uint32_t)0x00000800)</computeroutput></para>
<para>ADC2 Injected channel Start flag </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01180">1180</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga94140d21b4c83d9f401cc459a7ec6060"/><section>
    <title>ADC_CSR_JSTRT3</title>
<indexterm><primary>ADC_CSR_JSTRT3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_JSTRT3</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_JSTRT3   ((uint32_t)0x00080000)</computeroutput></para>
<para>ADC3 Injected channel Start flag </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01186">1186</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga78ff468cfaa299ef62ab7b8b9910e142"/><section>
    <title>ADC_CSR_STRT1</title>
<indexterm><primary>ADC_CSR_STRT1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_STRT1</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_STRT1   ((uint32_t)0x00000010)</computeroutput></para>
<para>ADC1 Regular channel Start flag </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01175">1175</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac9e79005049b17d08c28aeca86677655"/><section>
    <title>ADC_CSR_STRT2</title>
<indexterm><primary>ADC_CSR_STRT2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_STRT2</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_STRT2   ((uint32_t)0x00001000)</computeroutput></para>
<para>ADC2 Regular channel Start flag </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01181">1181</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga13ca665cc575b64588475723f5289d4a"/><section>
    <title>ADC_CSR_STRT3</title>
<indexterm><primary>ADC_CSR_STRT3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_CSR_STRT3</secondary></indexterm>
<para><computeroutput>#define ADC_CSR_STRT3   ((uint32_t)0x00100000)</computeroutput></para>
<para>ADC3 Regular channel Start flag </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01187">1187</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga67c396288ac97bfab2d37017bd536b98"/><section>
    <title>ADC_DR_ADC2DATA</title>
<indexterm><primary>ADC_DR_ADC2DATA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_DR_ADC2DATA</secondary></indexterm>
<para><computeroutput>#define ADC_DR_ADC2DATA   ((uint32_t)0xFFFF0000)</computeroutput></para>
<para>ADC2 data </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01168">1168</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gada596183c4087696c486546e88176038"/><section>
    <title>ADC_DR_DATA</title>
<indexterm><primary>ADC_DR_DATA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_DR_DATA</secondary></indexterm>
<para><computeroutput>#define ADC_DR_DATA   ((uint32_t)0x0000FFFF)</computeroutput></para>
<para>Regular data </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01167">1167</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad685f031174465e636ef75a5bd7b637d"/><section>
    <title>ADC_HTR_HT</title>
<indexterm><primary>ADC_HTR_HT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_HTR_HT</secondary></indexterm>
<para><computeroutput>#define ADC_HTR_HT   ((uint32_t)0x0FFF)</computeroutput></para>
<para>Analog watchdog high threshold </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01013">1013</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad02fcd8fd97b2f7d70a5a04fed60b558"/><section>
    <title>ADC_JDR1_JDATA</title>
<indexterm><primary>ADC_JDR1_JDATA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JDR1_JDATA</secondary></indexterm>
<para><computeroutput>#define ADC_JDR1_JDATA   ((uint32_t)0xFFFF)</computeroutput></para>
<para>Injected data </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01155">1155</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9fbd8801b9c60269ca477062985a08e8"/><section>
    <title>ADC_JDR2_JDATA</title>
<indexterm><primary>ADC_JDR2_JDATA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JDR2_JDATA</secondary></indexterm>
<para><computeroutput>#define ADC_JDR2_JDATA   ((uint32_t)0xFFFF)</computeroutput></para>
<para>Injected data </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01158">1158</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaae84e9e5928bb9ed1aef6c83089fb5ef"/><section>
    <title>ADC_JDR3_JDATA</title>
<indexterm><primary>ADC_JDR3_JDATA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JDR3_JDATA</secondary></indexterm>
<para><computeroutput>#define ADC_JDR3_JDATA   ((uint32_t)0xFFFF)</computeroutput></para>
<para>Injected data </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01161">1161</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga48d8fafdad1fb1bb0f761fd833e7b0c1"/><section>
    <title>ADC_JDR4_JDATA</title>
<indexterm><primary>ADC_JDR4_JDATA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JDR4_JDATA</secondary></indexterm>
<para><computeroutput>#define ADC_JDR4_JDATA   ((uint32_t)0xFFFF)</computeroutput></para>
<para>Injected data </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01164">1164</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad76f97130b391455094605a6c803026c"/><section>
    <title>ADC_JOFR1_JOFFSET1</title>
<indexterm><primary>ADC_JOFR1_JOFFSET1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JOFR1_JOFFSET1</secondary></indexterm>
<para><computeroutput>#define ADC_JOFR1_JOFFSET1   ((uint32_t)0x0FFF)</computeroutput></para>
<para>Data offset for injected channel 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01001">1001</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1b15a9e9ce10303e233059c1de6d956c"/><section>
    <title>ADC_JOFR2_JOFFSET2</title>
<indexterm><primary>ADC_JOFR2_JOFFSET2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JOFR2_JOFFSET2</secondary></indexterm>
<para><computeroutput>#define ADC_JOFR2_JOFFSET2   ((uint32_t)0x0FFF)</computeroutput></para>
<para>Data offset for injected channel 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01004">1004</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga743e4c3a7cefc1a193146e77791c3985"/><section>
    <title>ADC_JOFR3_JOFFSET3</title>
<indexterm><primary>ADC_JOFR3_JOFFSET3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JOFR3_JOFFSET3</secondary></indexterm>
<para><computeroutput>#define ADC_JOFR3_JOFFSET3   ((uint32_t)0x0FFF)</computeroutput></para>
<para>Data offset for injected channel 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01007">1007</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gada0937f2f6a64bd6b7531ad553471b8d"/><section>
    <title>ADC_JOFR4_JOFFSET4</title>
<indexterm><primary>ADC_JOFR4_JOFFSET4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JOFR4_JOFFSET4</secondary></indexterm>
<para><computeroutput>#define ADC_JOFR4_JOFFSET4   ((uint32_t)0x0FFF)</computeroutput></para>
<para>Data offset for injected channel 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01010">1010</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa624d1fe34014b88873e2dfa91f79232"/><section>
    <title>ADC_JSQR_JL</title>
<indexterm><primary>ADC_JSQR_JL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JL</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JL   ((uint32_t)0x00300000)</computeroutput></para>
<para>JL[1:0] bits (Injected Sequence length) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01150">1150</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga117a6719241f20dbd765bc34f9ffcd58"/><section>
    <title>ADC_JSQR_JL_0</title>
<indexterm><primary>ADC_JSQR_JL_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JL_0</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JL_0   ((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01151">1151</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1f82ef3b6e6350b9e52e622daeaa3e6e"/><section>
    <title>ADC_JSQR_JL_1</title>
<indexterm><primary>ADC_JSQR_JL_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JL_1</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JL_1   ((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01152">1152</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad7fa15dfe51b084b36cb5df2fbf44bb2"/><section>
    <title>ADC_JSQR_JSQ1</title>
<indexterm><primary>ADC_JSQR_JSQ1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ1</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ1   ((uint32_t)0x0000001F)</computeroutput></para>
<para>JSQ1[4:0] bits (1st conversion in injected sequence) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01126">1126</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf3ea38b080462c4571524b5fcbfed292"/><section>
    <title>ADC_JSQR_JSQ1_0</title>
<indexterm><primary>ADC_JSQR_JSQ1_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ1_0</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ1_0   ((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01127">1127</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabae36d7655fb1dce11e60ffa8e57b509"/><section>
    <title>ADC_JSQR_JSQ1_1</title>
<indexterm><primary>ADC_JSQR_JSQ1_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ1_1</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ1_1   ((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01128">1128</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad3e7a96d33f640444b40b70e9ee28671"/><section>
    <title>ADC_JSQR_JSQ1_2</title>
<indexterm><primary>ADC_JSQR_JSQ1_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ1_2</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ1_2   ((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01129">1129</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6066a6aef47f317a5df0c9bbf59121fb"/><section>
    <title>ADC_JSQR_JSQ1_3</title>
<indexterm><primary>ADC_JSQR_JSQ1_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ1_3</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ1_3   ((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01130">1130</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf2c4baf98380a477cebb01be3e8f0594"/><section>
    <title>ADC_JSQR_JSQ1_4</title>
<indexterm><primary>ADC_JSQR_JSQ1_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ1_4</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ1_4   ((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01131">1131</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3e8446a5857e5379cff8cadf822e15d4"/><section>
    <title>ADC_JSQR_JSQ2</title>
<indexterm><primary>ADC_JSQR_JSQ2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ2</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ2   ((uint32_t)0x000003E0)</computeroutput></para>
<para>JSQ2[4:0] bits (2nd conversion in injected sequence) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01132">1132</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaabf0889d056b56e4a113142b3694166d"/><section>
    <title>ADC_JSQR_JSQ2_0</title>
<indexterm><primary>ADC_JSQR_JSQ2_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ2_0</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ2_0   ((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01133">1133</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga048f97e9e332adb21eca27b647af1378"/><section>
    <title>ADC_JSQR_JSQ2_1</title>
<indexterm><primary>ADC_JSQR_JSQ2_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ2_1</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ2_1   ((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01134">1134</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga18bee187ed94e73b16eeea7501394581"/><section>
    <title>ADC_JSQR_JSQ2_2</title>
<indexterm><primary>ADC_JSQR_JSQ2_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ2_2</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ2_2   ((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01135">1135</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga78b031d11b56e49b2c28c1a79136b48a"/><section>
    <title>ADC_JSQR_JSQ2_3</title>
<indexterm><primary>ADC_JSQR_JSQ2_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ2_3</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ2_3   ((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01136">1136</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga064d6ccde30a22430c658b8efc431e59"/><section>
    <title>ADC_JSQR_JSQ2_4</title>
<indexterm><primary>ADC_JSQR_JSQ2_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ2_4</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ2_4   ((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01137">1137</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae2fbdc1b854a54c4288402c2d3a7fca9"/><section>
    <title>ADC_JSQR_JSQ3</title>
<indexterm><primary>ADC_JSQR_JSQ3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ3</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ3   ((uint32_t)0x00007C00)</computeroutput></para>
<para>JSQ3[4:0] bits (3rd conversion in injected sequence) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01138">1138</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga12fbc27c3543f23125f632dfa60fdc98"/><section>
    <title>ADC_JSQR_JSQ3_0</title>
<indexterm><primary>ADC_JSQR_JSQ3_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ3_0</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ3_0   ((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01139">1139</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga169ec7d371e3ee897b73c3ad84b6ed32"/><section>
    <title>ADC_JSQR_JSQ3_1</title>
<indexterm><primary>ADC_JSQR_JSQ3_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ3_1</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ3_1   ((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01140">1140</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga693542d5a536304f364476589ba0bec9"/><section>
    <title>ADC_JSQR_JSQ3_2</title>
<indexterm><primary>ADC_JSQR_JSQ3_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ3_2</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ3_2   ((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01141">1141</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga139ddd01c0faf219dca844477453149e"/><section>
    <title>ADC_JSQR_JSQ3_3</title>
<indexterm><primary>ADC_JSQR_JSQ3_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ3_3</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ3_3   ((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01142">1142</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac1452b8cf4acc90fb522d90751043aac"/><section>
    <title>ADC_JSQR_JSQ3_4</title>
<indexterm><primary>ADC_JSQR_JSQ3_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ3_4</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ3_4   ((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01143">1143</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga39a279051ef198ee34cad73743b996f4"/><section>
    <title>ADC_JSQR_JSQ4</title>
<indexterm><primary>ADC_JSQR_JSQ4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ4</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ4   ((uint32_t)0x000F8000)</computeroutput></para>
<para>JSQ4[4:0] bits (4th conversion in injected sequence) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01144">1144</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga13e250d329673c02f7a0d24d25e83649"/><section>
    <title>ADC_JSQR_JSQ4_0</title>
<indexterm><primary>ADC_JSQR_JSQ4_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ4_0</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ4_0   ((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01145">1145</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga30dad81d708c35136e2da4e96cfe07b7"/><section>
    <title>ADC_JSQR_JSQ4_1</title>
<indexterm><primary>ADC_JSQR_JSQ4_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ4_1</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ4_1   ((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01146">1146</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6ceab97acb95b31cb7448c9da38fc11a"/><section>
    <title>ADC_JSQR_JSQ4_2</title>
<indexterm><primary>ADC_JSQR_JSQ4_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ4_2</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ4_2   ((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01147">1147</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga52f6571e7efed6a0f72df19c66d3c917"/><section>
    <title>ADC_JSQR_JSQ4_3</title>
<indexterm><primary>ADC_JSQR_JSQ4_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ4_3</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ4_3   ((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01148">1148</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaede3a17ef541039943d9dcd85df223ca"/><section>
    <title>ADC_JSQR_JSQ4_4</title>
<indexterm><primary>ADC_JSQR_JSQ4_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_JSQR_JSQ4_4</secondary></indexterm>
<para><computeroutput>#define ADC_JSQR_JSQ4_4   ((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01149">1149</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac7ac18b970378acf726f04ae68232c24"/><section>
    <title>ADC_LTR_LT</title>
<indexterm><primary>ADC_LTR_LT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_LTR_LT</secondary></indexterm>
<para><computeroutput>#define ADC_LTR_LT   ((uint32_t)0x0FFF)</computeroutput></para>
<para>Analog watchdog low threshold </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01016">1016</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga32242a2c2156a012a7343bcb43d490d0"/><section>
    <title>ADC_SMPR1_SMP10</title>
<indexterm><primary>ADC_SMPR1_SMP10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP10</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP10   ((uint32_t)0x00000007)</computeroutput></para>
<para>SMP10[2:0] bits (Channel 10 Sample time selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00921">921</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8a8996c53042759f01e966fb00351ebf"/><section>
    <title>ADC_SMPR1_SMP10_0</title>
<indexterm><primary>ADC_SMPR1_SMP10_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP10_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP10_0   ((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00922">922</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga42b96f058436c8bdcfabe1e08c7edd61"/><section>
    <title>ADC_SMPR1_SMP10_1</title>
<indexterm><primary>ADC_SMPR1_SMP10_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP10_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP10_1   ((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00923">923</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga289d89b4d92d7f685a8e44aeb9ddcded"/><section>
    <title>ADC_SMPR1_SMP10_2</title>
<indexterm><primary>ADC_SMPR1_SMP10_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP10_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP10_2   ((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00924">924</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4c74d559f2a70a2e8c807b7bcaccd800"/><section>
    <title>ADC_SMPR1_SMP11</title>
<indexterm><primary>ADC_SMPR1_SMP11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP11</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP11   ((uint32_t)0x00000038)</computeroutput></para>
<para>SMP11[2:0] bits (Channel 11 Sample time selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00925">925</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga60780d613953f48a2dfc8debce72fb28"/><section>
    <title>ADC_SMPR1_SMP11_0</title>
<indexterm><primary>ADC_SMPR1_SMP11_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP11_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP11_0   ((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00926">926</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa61e1dbafcae3e1c8eae4320a6e5ec5d"/><section>
    <title>ADC_SMPR1_SMP11_1</title>
<indexterm><primary>ADC_SMPR1_SMP11_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP11_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP11_1   ((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00927">927</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga93a876a9a6d90cd30456433b7e38c3f2"/><section>
    <title>ADC_SMPR1_SMP11_2</title>
<indexterm><primary>ADC_SMPR1_SMP11_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP11_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP11_2   ((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00928">928</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga433b5a7d944666fb7abed3b107c352fc"/><section>
    <title>ADC_SMPR1_SMP12</title>
<indexterm><primary>ADC_SMPR1_SMP12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP12</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP12   ((uint32_t)0x000001C0)</computeroutput></para>
<para>SMP12[2:0] bits (Channel 12 Sample time selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00929">929</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaaac6ae97c00276d7472bc92a9edd6e2"/><section>
    <title>ADC_SMPR1_SMP12_0</title>
<indexterm><primary>ADC_SMPR1_SMP12_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP12_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP12_0   ((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00930">930</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6020f9d742e15650ad919aaccaf2ff6c"/><section>
    <title>ADC_SMPR1_SMP12_1</title>
<indexterm><primary>ADC_SMPR1_SMP12_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP12_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP12_1   ((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00931">931</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadb59adb544d416e91ea0c12d4f39ccc9"/><section>
    <title>ADC_SMPR1_SMP12_2</title>
<indexterm><primary>ADC_SMPR1_SMP12_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP12_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP12_2   ((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00932">932</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2df120cd93a177ea17946a656259129e"/><section>
    <title>ADC_SMPR1_SMP13</title>
<indexterm><primary>ADC_SMPR1_SMP13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP13</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP13   ((uint32_t)0x00000E00)</computeroutput></para>
<para>SMP13[2:0] bits (Channel 13 Sample time selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00933">933</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga49e7444d6cf630eccfd52fb4155bd553"/><section>
    <title>ADC_SMPR1_SMP13_0</title>
<indexterm><primary>ADC_SMPR1_SMP13_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP13_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP13_0   ((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00934">934</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad5d5ad9d8d08feaee18d1f2d8d6787a1"/><section>
    <title>ADC_SMPR1_SMP13_1</title>
<indexterm><primary>ADC_SMPR1_SMP13_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP13_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP13_1   ((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00935">935</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac4cd285d46485136deb6223377d0b17c"/><section>
    <title>ADC_SMPR1_SMP13_2</title>
<indexterm><primary>ADC_SMPR1_SMP13_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP13_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP13_2   ((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00936">936</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab1574fc02a40f22fc751073e02ebb781"/><section>
    <title>ADC_SMPR1_SMP14</title>
<indexterm><primary>ADC_SMPR1_SMP14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP14</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP14   ((uint32_t)0x00007000)</computeroutput></para>
<para>SMP14[2:0] bits (Channel 14 Sample time selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00937">937</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9243898272b1d27018c971eecfa57f78"/><section>
    <title>ADC_SMPR1_SMP14_0</title>
<indexterm><primary>ADC_SMPR1_SMP14_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP14_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP14_0   ((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00938">938</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1016b8ca359247491a2a0a5d77aa1c22"/><section>
    <title>ADC_SMPR1_SMP14_1</title>
<indexterm><primary>ADC_SMPR1_SMP14_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP14_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP14_1   ((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00939">939</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8e658a8b72bac244bf919a874690e49e"/><section>
    <title>ADC_SMPR1_SMP14_2</title>
<indexterm><primary>ADC_SMPR1_SMP14_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP14_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP14_2   ((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00940">940</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5ae0043ad863f7710834217bc82c8ecf"/><section>
    <title>ADC_SMPR1_SMP15</title>
<indexterm><primary>ADC_SMPR1_SMP15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP15</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP15   ((uint32_t)0x00038000)</computeroutput></para>
<para>SMP15[2:0] bits (Channel 15 Sample time selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00941">941</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac5f8e555f5ece2ee632dd9d6c60d9584"/><section>
    <title>ADC_SMPR1_SMP15_0</title>
<indexterm><primary>ADC_SMPR1_SMP15_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP15_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP15_0   ((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00942">942</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab978e10b7dcfe6c1b88dd4fef50498ac"/><section>
    <title>ADC_SMPR1_SMP15_1</title>
<indexterm><primary>ADC_SMPR1_SMP15_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP15_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP15_1   ((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00943">943</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga045285e1c5ab9ae570e37fe627b0e117"/><section>
    <title>ADC_SMPR1_SMP15_2</title>
<indexterm><primary>ADC_SMPR1_SMP15_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP15_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP15_2   ((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00944">944</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2925d05347e46e9c6a970214fa76bbec"/><section>
    <title>ADC_SMPR1_SMP16</title>
<indexterm><primary>ADC_SMPR1_SMP16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP16</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP16   ((uint32_t)0x001C0000)</computeroutput></para>
<para>SMP16[2:0] bits (Channel 16 Sample time selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00945">945</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae1a7d0ef695bd2017bcda3949f0134be"/><section>
    <title>ADC_SMPR1_SMP16_0</title>
<indexterm><primary>ADC_SMPR1_SMP16_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP16_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP16_0   ((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00946">946</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga793ff2f46f51e1d485a9bd728687bf15"/><section>
    <title>ADC_SMPR1_SMP16_1</title>
<indexterm><primary>ADC_SMPR1_SMP16_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP16_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP16_1   ((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00947">947</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gade321fdbf74f830e54951ccfca285686"/><section>
    <title>ADC_SMPR1_SMP16_2</title>
<indexterm><primary>ADC_SMPR1_SMP16_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP16_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP16_2   ((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00948">948</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9867370ecef7b99c32b8ecb44ad9e581"/><section>
    <title>ADC_SMPR1_SMP17</title>
<indexterm><primary>ADC_SMPR1_SMP17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP17</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP17   ((uint32_t)0x00E00000)</computeroutput></para>
<para>SMP17[2:0] bits (Channel 17 Sample time selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00949">949</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga42b004d74f288cb191bfc6a327f94480"/><section>
    <title>ADC_SMPR1_SMP17_0</title>
<indexterm><primary>ADC_SMPR1_SMP17_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP17_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP17_0   ((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00950">950</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3ac4c21586d6a353c208a5175906ecc1"/><section>
    <title>ADC_SMPR1_SMP17_1</title>
<indexterm><primary>ADC_SMPR1_SMP17_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP17_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP17_1   ((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00951">951</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac81ceec799a7da2def4f33339bd5e273"/><section>
    <title>ADC_SMPR1_SMP17_2</title>
<indexterm><primary>ADC_SMPR1_SMP17_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP17_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP17_2   ((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00952">952</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac3c7d84a92899d950de236fe9d14df2c"/><section>
    <title>ADC_SMPR1_SMP18</title>
<indexterm><primary>ADC_SMPR1_SMP18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP18</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP18   ((uint32_t)0x07000000)</computeroutput></para>
<para>SMP18[2:0] bits (Channel 18 Sample time selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00953">953</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6862168bb7688638764defc72120716b"/><section>
    <title>ADC_SMPR1_SMP18_0</title>
<indexterm><primary>ADC_SMPR1_SMP18_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP18_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP18_0   ((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00954">954</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga72a01c59a0a785b18235641b36735090"/><section>
    <title>ADC_SMPR1_SMP18_1</title>
<indexterm><primary>ADC_SMPR1_SMP18_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP18_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP18_1   ((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00955">955</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaec1addc9c417b4b7693768817b058059"/><section>
    <title>ADC_SMPR1_SMP18_2</title>
<indexterm><primary>ADC_SMPR1_SMP18_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR1_SMP18_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR1_SMP18_2   ((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00956">956</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5a13b3c652e5759e2d8bc7e38889bc5e"/><section>
    <title>ADC_SMPR2_SMP0</title>
<indexterm><primary>ADC_SMPR2_SMP0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP0   ((uint32_t)0x00000007)</computeroutput></para>
<para>SMP0[2:0] bits (Channel 0 Sample time selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00959">959</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1bde59fce56980a59a3dfdb0da7ebe0c"/><section>
    <title>ADC_SMPR2_SMP0_0</title>
<indexterm><primary>ADC_SMPR2_SMP0_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP0_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP0_0   ((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00960">960</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1d5b6e025d8e70767914c144793b93e6"/><section>
    <title>ADC_SMPR2_SMP0_1</title>
<indexterm><primary>ADC_SMPR2_SMP0_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP0_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP0_1   ((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00961">961</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga361de56c56c45834fc837df349f155dc"/><section>
    <title>ADC_SMPR2_SMP0_2</title>
<indexterm><primary>ADC_SMPR2_SMP0_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP0_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP0_2   ((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00962">962</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5b85dd0b1708cdf1bf403b07ad51da36"/><section>
    <title>ADC_SMPR2_SMP1</title>
<indexterm><primary>ADC_SMPR2_SMP1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP1   ((uint32_t)0x00000038)</computeroutput></para>
<para>SMP1[2:0] bits (Channel 1 Sample time selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00963">963</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaa99de1a2d2bbe8921353114d03cb7f6"/><section>
    <title>ADC_SMPR2_SMP1_0</title>
<indexterm><primary>ADC_SMPR2_SMP1_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP1_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP1_0   ((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00964">964</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf6ceb41e5e3cb6ae7da28070bc0b07d2"/><section>
    <title>ADC_SMPR2_SMP1_1</title>
<indexterm><primary>ADC_SMPR2_SMP1_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP1_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP1_1   ((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00965">965</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8b9efc8f9488d389301c4a6f9ef4427a"/><section>
    <title>ADC_SMPR2_SMP1_2</title>
<indexterm><primary>ADC_SMPR2_SMP1_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP1_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP1_2   ((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00966">966</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaea6e1e298372596bcdcdf93e763b3683"/><section>
    <title>ADC_SMPR2_SMP2</title>
<indexterm><primary>ADC_SMPR2_SMP2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP2   ((uint32_t)0x000001C0)</computeroutput></para>
<para>SMP2[2:0] bits (Channel 2 Sample time selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00967">967</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga97e2ac0d4d8afb3aa0b4c09c8fa1d018"/><section>
    <title>ADC_SMPR2_SMP2_0</title>
<indexterm><primary>ADC_SMPR2_SMP2_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP2_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP2_0   ((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00968">968</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga83fe79e3e10b689a209dc5a724f89199"/><section>
    <title>ADC_SMPR2_SMP2_1</title>
<indexterm><primary>ADC_SMPR2_SMP2_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP2_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP2_1   ((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00969">969</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad580d376e0a0bcb34183a6d6735b3122"/><section>
    <title>ADC_SMPR2_SMP2_2</title>
<indexterm><primary>ADC_SMPR2_SMP2_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP2_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP2_2   ((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00970">970</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga081c3d61e5311a11cb046d56630e1fd0"/><section>
    <title>ADC_SMPR2_SMP3</title>
<indexterm><primary>ADC_SMPR2_SMP3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP3</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP3   ((uint32_t)0x00000E00)</computeroutput></para>
<para>SMP3[2:0] bits (Channel 3 Sample time selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00971">971</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa1679a42f67ca4b9b9496dd6000fec01"/><section>
    <title>ADC_SMPR2_SMP3_0</title>
<indexterm><primary>ADC_SMPR2_SMP3_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP3_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP3_0   ((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00972">972</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1bf92b0a67dcec9b3c325d58e7e517b0"/><section>
    <title>ADC_SMPR2_SMP3_1</title>
<indexterm><primary>ADC_SMPR2_SMP3_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP3_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP3_1   ((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00973">973</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga40682268fa8534bd369eb64a329bdf46"/><section>
    <title>ADC_SMPR2_SMP3_2</title>
<indexterm><primary>ADC_SMPR2_SMP3_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP3_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP3_2   ((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00974">974</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeab838fcf0aace87b2163b96d208bb64"/><section>
    <title>ADC_SMPR2_SMP4</title>
<indexterm><primary>ADC_SMPR2_SMP4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP4</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP4   ((uint32_t)0x00007000)</computeroutput></para>
<para>SMP4[2:0] bits (Channel 4 Sample time selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00975">975</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae4123bce64dc4f1831f992b09d6db4f2"/><section>
    <title>ADC_SMPR2_SMP4_0</title>
<indexterm><primary>ADC_SMPR2_SMP4_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP4_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP4_0   ((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00976">976</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad3edf57b459804d17d5a588dd446c763"/><section>
    <title>ADC_SMPR2_SMP4_1</title>
<indexterm><primary>ADC_SMPR2_SMP4_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP4_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP4_1   ((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00977">977</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac2a2fd74311c4ffcaed4a8d1a3be2245"/><section>
    <title>ADC_SMPR2_SMP4_2</title>
<indexterm><primary>ADC_SMPR2_SMP4_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP4_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP4_2   ((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00978">978</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9500281fa740994b9cfa6a7df8227849"/><section>
    <title>ADC_SMPR2_SMP5</title>
<indexterm><primary>ADC_SMPR2_SMP5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP5</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP5   ((uint32_t)0x00038000)</computeroutput></para>
<para>SMP5[2:0] bits (Channel 5 Sample time selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00979">979</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga22dd2b1695a4e7a4b1d4ec2b8e244ffc"/><section>
    <title>ADC_SMPR2_SMP5_0</title>
<indexterm><primary>ADC_SMPR2_SMP5_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP5_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP5_0   ((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00980">980</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab4de4f6c62646be62d0710dc46eb5e88"/><section>
    <title>ADC_SMPR2_SMP5_1</title>
<indexterm><primary>ADC_SMPR2_SMP5_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP5_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP5_1   ((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00981">981</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6c19081d82f2c6478c6aefc207778e1e"/><section>
    <title>ADC_SMPR2_SMP5_2</title>
<indexterm><primary>ADC_SMPR2_SMP5_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP5_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP5_2   ((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00982">982</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga64cd99c27d07298913541dbdc31aa8ae"/><section>
    <title>ADC_SMPR2_SMP6</title>
<indexterm><primary>ADC_SMPR2_SMP6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP6</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP6   ((uint32_t)0x001C0000)</computeroutput></para>
<para>SMP6[2:0] bits (Channel 6 Sample time selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00983">983</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadbebc0a7f368e5846408d768603d9b44"/><section>
    <title>ADC_SMPR2_SMP6_0</title>
<indexterm><primary>ADC_SMPR2_SMP6_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP6_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP6_0   ((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00984">984</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga27f59166864f7cd0a5e8e6b4450e72d3"/><section>
    <title>ADC_SMPR2_SMP6_1</title>
<indexterm><primary>ADC_SMPR2_SMP6_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP6_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP6_1   ((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00985">985</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4139fac7e8ba3e604e35ba906880f909"/><section>
    <title>ADC_SMPR2_SMP6_2</title>
<indexterm><primary>ADC_SMPR2_SMP6_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP6_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP6_2   ((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00986">986</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6ec6ee971fc8b2d1890858df94a5c500"/><section>
    <title>ADC_SMPR2_SMP7</title>
<indexterm><primary>ADC_SMPR2_SMP7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP7</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP7   ((uint32_t)0x00E00000)</computeroutput></para>
<para>SMP7[2:0] bits (Channel 7 Sample time selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00987">987</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6f30003c59ab6c232d73aa446c77651a"/><section>
    <title>ADC_SMPR2_SMP7_0</title>
<indexterm><primary>ADC_SMPR2_SMP7_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP7_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP7_0   ((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00988">988</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0c8708fc97082257b43fa4534c721068"/><section>
    <title>ADC_SMPR2_SMP7_1</title>
<indexterm><primary>ADC_SMPR2_SMP7_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP7_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP7_1   ((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00989">989</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2e42897bdc25951a73bac060a7a065ca"/><section>
    <title>ADC_SMPR2_SMP7_2</title>
<indexterm><primary>ADC_SMPR2_SMP7_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP7_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP7_2   ((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00990">990</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0695c289e658b772070a7f29797e9cc3"/><section>
    <title>ADC_SMPR2_SMP8</title>
<indexterm><primary>ADC_SMPR2_SMP8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP8</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP8   ((uint32_t)0x07000000)</computeroutput></para>
<para>SMP8[2:0] bits (Channel 8 Sample time selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00991">991</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab5f1d2290107eda2dfee33810779b0f6"/><section>
    <title>ADC_SMPR2_SMP8_0</title>
<indexterm><primary>ADC_SMPR2_SMP8_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP8_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP8_0   ((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00992">992</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabb9ce9d71f989bad0ed686caf4dd5250"/><section>
    <title>ADC_SMPR2_SMP8_1</title>
<indexterm><primary>ADC_SMPR2_SMP8_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP8_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP8_1   ((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00993">993</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3756c6141f55c60da0bcd4d599e7d60d"/><section>
    <title>ADC_SMPR2_SMP8_2</title>
<indexterm><primary>ADC_SMPR2_SMP8_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP8_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP8_2   ((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00994">994</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5348f83daaa38060702d7b9cfe2e4005"/><section>
    <title>ADC_SMPR2_SMP9</title>
<indexterm><primary>ADC_SMPR2_SMP9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP9</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP9   ((uint32_t)0x38000000)</computeroutput></para>
<para>SMP9[2:0] bits (Channel 9 Sample time selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00995">995</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga892f18c89fbaafc74b7d67db74b41423"/><section>
    <title>ADC_SMPR2_SMP9_0</title>
<indexterm><primary>ADC_SMPR2_SMP9_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP9_0</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP9_0   ((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00996">996</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3a6949e61c5845a7ff2331b64cb579bc"/><section>
    <title>ADC_SMPR2_SMP9_1</title>
<indexterm><primary>ADC_SMPR2_SMP9_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP9_1</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP9_1   ((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00997">997</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga070135017850599b1e19766c6aa31cd1"/><section>
    <title>ADC_SMPR2_SMP9_2</title>
<indexterm><primary>ADC_SMPR2_SMP9_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SMPR2_SMP9_2</secondary></indexterm>
<para><computeroutput>#define ADC_SMPR2_SMP9_2   ((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00998">998</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae68a19a18d72f6d87c6f2b8cc8bfc6dc"/><section>
    <title>ADC_SQR1_L</title>
<indexterm><primary>ADC_SQR1_L</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_L</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_L   ((uint32_t)0x00F00000)</computeroutput></para>
<para>L[3:0] bits (Regular channel sequence length) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01043">1043</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga00ec56fbf232492ec12c954e27d03c6c"/><section>
    <title>ADC_SQR1_L_0</title>
<indexterm><primary>ADC_SQR1_L_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_L_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_L_0   ((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01044">1044</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga52708c6570da08c295603e5b52461ecd"/><section>
    <title>ADC_SQR1_L_1</title>
<indexterm><primary>ADC_SQR1_L_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_L_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_L_1   ((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01045">1045</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8b914eeb128157c4acf6f6b9a4be5558"/><section>
    <title>ADC_SQR1_L_2</title>
<indexterm><primary>ADC_SQR1_L_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_L_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_L_2   ((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01046">1046</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaffdd34daa55da53d18055417ae895c47"/><section>
    <title>ADC_SQR1_L_3</title>
<indexterm><primary>ADC_SQR1_L_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_L_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_L_3   ((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01047">1047</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1ae1998c0dd11275958e7347a92852fc"/><section>
    <title>ADC_SQR1_SQ13</title>
<indexterm><primary>ADC_SQR1_SQ13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ13</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ13   ((uint32_t)0x0000001F)</computeroutput></para>
<para>SQ13[4:0] bits (13th conversion in regular sequence) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01019">1019</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga40d24ddd458198e7731d5abf9d15fc08"/><section>
    <title>ADC_SQR1_SQ13_0</title>
<indexterm><primary>ADC_SQR1_SQ13_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ13_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ13_0   ((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01020">1020</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaccdca8b0f3cab9f62ae2ffbb9c30546f"/><section>
    <title>ADC_SQR1_SQ13_1</title>
<indexterm><primary>ADC_SQR1_SQ13_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ13_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ13_1   ((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01021">1021</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga37e8723bfdc43da0b86e40a49b78c9ad"/><section>
    <title>ADC_SQR1_SQ13_2</title>
<indexterm><primary>ADC_SQR1_SQ13_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ13_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ13_2   ((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01022">1022</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga412374f7ce1f62ee187c819391898778"/><section>
    <title>ADC_SQR1_SQ13_3</title>
<indexterm><primary>ADC_SQR1_SQ13_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ13_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ13_3   ((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01023">1023</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga05ca5e303f844f512c9a9cb5df9a1028"/><section>
    <title>ADC_SQR1_SQ13_4</title>
<indexterm><primary>ADC_SQR1_SQ13_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ13_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ13_4   ((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01024">1024</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab0251199146cb3d0d2c1c0608fbca585"/><section>
    <title>ADC_SQR1_SQ14</title>
<indexterm><primary>ADC_SQR1_SQ14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ14</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ14   ((uint32_t)0x000003E0)</computeroutput></para>
<para>SQ14[4:0] bits (14th conversion in regular sequence) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01025">1025</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacde3a6d9e94aa1c2399e335911fd6212"/><section>
    <title>ADC_SQR1_SQ14_0</title>
<indexterm><primary>ADC_SQR1_SQ14_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ14_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ14_0   ((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01026">1026</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1bc61e4d3ea200e1fc3e9d621ebbd2b4"/><section>
    <title>ADC_SQR1_SQ14_1</title>
<indexterm><primary>ADC_SQR1_SQ14_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ14_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ14_1   ((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01027">1027</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeea616e444521cd58c5d8d574c47ccf0"/><section>
    <title>ADC_SQR1_SQ14_2</title>
<indexterm><primary>ADC_SQR1_SQ14_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ14_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ14_2   ((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01028">1028</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0e0c9439633fb5c67c8f2138c9d2efae"/><section>
    <title>ADC_SQR1_SQ14_3</title>
<indexterm><primary>ADC_SQR1_SQ14_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ14_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ14_3   ((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01029">1029</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaea22b4dd0fbb26d2a0babbc483778b0e"/><section>
    <title>ADC_SQR1_SQ14_4</title>
<indexterm><primary>ADC_SQR1_SQ14_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ14_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ14_4   ((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01030">1030</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga23222c591c6d926f7a741bc9346f1d8f"/><section>
    <title>ADC_SQR1_SQ15</title>
<indexterm><primary>ADC_SQR1_SQ15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ15</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ15   ((uint32_t)0x00007C00)</computeroutput></para>
<para>SQ15[4:0] bits (15th conversion in regular sequence) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01031">1031</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacbfbc70f67ce1d8f227e17a7f19c123b"/><section>
    <title>ADC_SQR1_SQ15_0</title>
<indexterm><primary>ADC_SQR1_SQ15_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ15_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ15_0   ((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01032">1032</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac00e343ff0dd8f1f29e897148e3e070a"/><section>
    <title>ADC_SQR1_SQ15_1</title>
<indexterm><primary>ADC_SQR1_SQ15_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ15_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ15_1   ((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01033">1033</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab63443b0c5a2eca60a8c9714f6f31c03"/><section>
    <title>ADC_SQR1_SQ15_2</title>
<indexterm><primary>ADC_SQR1_SQ15_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ15_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ15_2   ((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01034">1034</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadf676d45ba227a2dc641b2afadfa7852"/><section>
    <title>ADC_SQR1_SQ15_3</title>
<indexterm><primary>ADC_SQR1_SQ15_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ15_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ15_3   ((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01035">1035</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7dbc07d0904f60abcc15827ccab1a8c2"/><section>
    <title>ADC_SQR1_SQ15_4</title>
<indexterm><primary>ADC_SQR1_SQ15_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ15_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ15_4   ((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01036">1036</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafecb33099669a080cede6ce0236389e7"/><section>
    <title>ADC_SQR1_SQ16</title>
<indexterm><primary>ADC_SQR1_SQ16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ16</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ16   ((uint32_t)0x000F8000)</computeroutput></para>
<para>SQ16[4:0] bits (16th conversion in regular sequence) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01037">1037</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3404d0bf04b8561bf93455d968b77ea9"/><section>
    <title>ADC_SQR1_SQ16_0</title>
<indexterm><primary>ADC_SQR1_SQ16_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ16_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ16_0   ((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01038">1038</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ea6af777051f14be5cf166dd4ae69d1"/><section>
    <title>ADC_SQR1_SQ16_1</title>
<indexterm><primary>ADC_SQR1_SQ16_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ16_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ16_1   ((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01039">1039</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf59e4a113346ac3daf6829c3321444f5"/><section>
    <title>ADC_SQR1_SQ16_2</title>
<indexterm><primary>ADC_SQR1_SQ16_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ16_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ16_2   ((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01040">1040</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6052517e5fcab3f58c42b59fb3ffee55"/><section>
    <title>ADC_SQR1_SQ16_3</title>
<indexterm><primary>ADC_SQR1_SQ16_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ16_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ16_3   ((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01041">1041</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7af851b5898b4421958e7a100602c8cd"/><section>
    <title>ADC_SQR1_SQ16_4</title>
<indexterm><primary>ADC_SQR1_SQ16_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR1_SQ16_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR1_SQ16_4   ((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01042">1042</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga22e474b65f217ac21137b1d3f3cbb6bb"/><section>
    <title>ADC_SQR2_SQ10</title>
<indexterm><primary>ADC_SQR2_SQ10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ10</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ10   ((uint32_t)0x000F8000)</computeroutput></para>
<para>SQ10[4:0] bits (10th conversion in regular sequence) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01068">1068</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab5a36056dbfce703d22387432ac12262"/><section>
    <title>ADC_SQR2_SQ10_0</title>
<indexterm><primary>ADC_SQR2_SQ10_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ10_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ10_0   ((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01069">1069</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga09a1de734fe67156af26edf3b8a61044"/><section>
    <title>ADC_SQR2_SQ10_1</title>
<indexterm><primary>ADC_SQR2_SQ10_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ10_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ10_1   ((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01070">1070</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3b1d6ad0a40e7171d40a964b361d1eb9"/><section>
    <title>ADC_SQR2_SQ10_2</title>
<indexterm><primary>ADC_SQR2_SQ10_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ10_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ10_2   ((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01071">1071</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga24d63e60eabad897aa9b19dbe56da71e"/><section>
    <title>ADC_SQR2_SQ10_3</title>
<indexterm><primary>ADC_SQR2_SQ10_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ10_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ10_3   ((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01072">1072</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7df899f74116e6cb3205af2767840cfb"/><section>
    <title>ADC_SQR2_SQ10_4</title>
<indexterm><primary>ADC_SQR2_SQ10_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ10_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ10_4   ((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01073">1073</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7bf491b9c1542fb0d0b83fc96166362e"/><section>
    <title>ADC_SQR2_SQ11</title>
<indexterm><primary>ADC_SQR2_SQ11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ11</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ11   ((uint32_t)0x01F00000)</computeroutput></para>
<para>SQ11[4:0] bits (11th conversion in regular sequence) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01074">1074</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5bc91fec2ef468c5d39d19beda9ecd3e"/><section>
    <title>ADC_SQR2_SQ11_0</title>
<indexterm><primary>ADC_SQR2_SQ11_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ11_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ11_0   ((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01075">1075</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3e142789d2bd0584480e923754544ff5"/><section>
    <title>ADC_SQR2_SQ11_1</title>
<indexterm><primary>ADC_SQR2_SQ11_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ11_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ11_1   ((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01076">1076</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad6b844fe698c16437e91c9e05a367a4c"/><section>
    <title>ADC_SQR2_SQ11_2</title>
<indexterm><primary>ADC_SQR2_SQ11_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ11_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ11_2   ((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01077">1077</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1a8127191e3c48f4e0952bdb5e196225"/><section>
    <title>ADC_SQR2_SQ11_3</title>
<indexterm><primary>ADC_SQR2_SQ11_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ11_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ11_3   ((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01078">1078</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e8a39f645505ef84cb94bbc8d21b8e0"/><section>
    <title>ADC_SQR2_SQ11_4</title>
<indexterm><primary>ADC_SQR2_SQ11_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ11_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ11_4   ((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01079">1079</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8731660b1710e63d5423cd31c11be184"/><section>
    <title>ADC_SQR2_SQ12</title>
<indexterm><primary>ADC_SQR2_SQ12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ12</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ12   ((uint32_t)0x3E000000)</computeroutput></para>
<para>SQ12[4:0] bits (12th conversion in regular sequence) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01080">1080</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5b2da909e54f8f6f61bf2bd2cd3e93e0"/><section>
    <title>ADC_SQR2_SQ12_0</title>
<indexterm><primary>ADC_SQR2_SQ12_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ12_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ12_0   ((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01081">1081</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab5930c4a07d594aa23bc868526b42601"/><section>
    <title>ADC_SQR2_SQ12_1</title>
<indexterm><primary>ADC_SQR2_SQ12_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ12_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ12_1   ((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01082">1082</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga377805a21e7da2a66a3913a77bcc1e66"/><section>
    <title>ADC_SQR2_SQ12_2</title>
<indexterm><primary>ADC_SQR2_SQ12_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ12_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ12_2   ((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01083">1083</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2e3b45cac9aeb68d33b31a0914692857"/><section>
    <title>ADC_SQR2_SQ12_3</title>
<indexterm><primary>ADC_SQR2_SQ12_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ12_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ12_3   ((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01084">1084</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6043d31a6cb9bd7c1542c3d41eb296c7"/><section>
    <title>ADC_SQR2_SQ12_4</title>
<indexterm><primary>ADC_SQR2_SQ12_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ12_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ12_4   ((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01085">1085</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa9f66f702fc124040956117f20ef8df4"/><section>
    <title>ADC_SQR2_SQ7</title>
<indexterm><primary>ADC_SQR2_SQ7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ7</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ7   ((uint32_t)0x0000001F)</computeroutput></para>
<para>SQ7[4:0] bits (7th conversion in regular sequence) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01050">1050</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga12bbc822c10582a80f7e20a11038ce96"/><section>
    <title>ADC_SQR2_SQ7_0</title>
<indexterm><primary>ADC_SQR2_SQ7_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ7_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ7_0   ((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01051">1051</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3d0d7daf3b6db6ff4fa382495f6127c6"/><section>
    <title>ADC_SQR2_SQ7_1</title>
<indexterm><primary>ADC_SQR2_SQ7_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ7_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ7_1   ((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01052">1052</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga74bda24f18a95261661a944cecf45a52"/><section>
    <title>ADC_SQR2_SQ7_2</title>
<indexterm><primary>ADC_SQR2_SQ7_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ7_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ7_2   ((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01053">1053</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2697675d008dda4e6a4905fc0f8d22af"/><section>
    <title>ADC_SQR2_SQ7_3</title>
<indexterm><primary>ADC_SQR2_SQ7_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ7_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ7_3   ((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01054">1054</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2c46dd0f30ef85094ca0cde2e8c00dac"/><section>
    <title>ADC_SQR2_SQ7_4</title>
<indexterm><primary>ADC_SQR2_SQ7_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ7_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ7_4   ((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01055">1055</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga308ec58a8d20dcb3a348c30c332a0a8e"/><section>
    <title>ADC_SQR2_SQ8</title>
<indexterm><primary>ADC_SQR2_SQ8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ8</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ8   ((uint32_t)0x000003E0)</computeroutput></para>
<para>SQ8[4:0] bits (8th conversion in regular sequence) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01056">1056</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga858717a28d6c26612ad4ced46863ba13"/><section>
    <title>ADC_SQR2_SQ8_0</title>
<indexterm><primary>ADC_SQR2_SQ8_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ8_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ8_0   ((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01057">1057</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2d06168a43b4845409f2fb9193ee474a"/><section>
    <title>ADC_SQR2_SQ8_1</title>
<indexterm><primary>ADC_SQR2_SQ8_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ8_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ8_1   ((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01058">1058</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa5eaea65d6719a8199639ec30bb8a07b"/><section>
    <title>ADC_SQR2_SQ8_2</title>
<indexterm><primary>ADC_SQR2_SQ8_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ8_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ8_2   ((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01059">1059</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga23e22da18926dd107adc69282a445412"/><section>
    <title>ADC_SQR2_SQ8_3</title>
<indexterm><primary>ADC_SQR2_SQ8_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ8_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ8_3   ((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01060">1060</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacadd092f31f37bb129065be175673c63"/><section>
    <title>ADC_SQR2_SQ8_4</title>
<indexterm><primary>ADC_SQR2_SQ8_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ8_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ8_4   ((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01061">1061</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf5d91ecfc3d40cc6b1960544e526eb91"/><section>
    <title>ADC_SQR2_SQ9</title>
<indexterm><primary>ADC_SQR2_SQ9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ9</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ9   ((uint32_t)0x00007C00)</computeroutput></para>
<para>SQ9[4:0] bits (9th conversion in regular sequence) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01062">1062</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gace032949b436d9af8a20ea10a349d55b"/><section>
    <title>ADC_SQR2_SQ9_0</title>
<indexterm><primary>ADC_SQR2_SQ9_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ9_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ9_0   ((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01063">1063</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5cf43f1c5de0e73d6159fabc3681b891"/><section>
    <title>ADC_SQR2_SQ9_1</title>
<indexterm><primary>ADC_SQR2_SQ9_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ9_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ9_1   ((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01064">1064</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3389c07a9de242151ffa434908fee39d"/><section>
    <title>ADC_SQR2_SQ9_2</title>
<indexterm><primary>ADC_SQR2_SQ9_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ9_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ9_2   ((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01065">1065</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga13f30540b9f2d33640ea7d9652dc3c71"/><section>
    <title>ADC_SQR2_SQ9_3</title>
<indexterm><primary>ADC_SQR2_SQ9_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ9_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ9_3   ((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01066">1066</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga910e5bda9852d49117b76b0d9f420ef2"/><section>
    <title>ADC_SQR2_SQ9_4</title>
<indexterm><primary>ADC_SQR2_SQ9_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR2_SQ9_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR2_SQ9_4   ((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01067">1067</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga52491114e8394648559004f3bae718d9"/><section>
    <title>ADC_SQR3_SQ1</title>
<indexterm><primary>ADC_SQR3_SQ1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ1   ((uint32_t)0x0000001F)</computeroutput></para>
<para>SQ1[4:0] bits (1st conversion in regular sequence) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01088">1088</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga53d3bb1c8bb48c7bcb0f7409db69f7b4"/><section>
    <title>ADC_SQR3_SQ1_0</title>
<indexterm><primary>ADC_SQR3_SQ1_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ1_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ1_0   ((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01089">1089</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaddb9af3a3b23a103fbc34c4f422fd2af"/><section>
    <title>ADC_SQR3_SQ1_1</title>
<indexterm><primary>ADC_SQR3_SQ1_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ1_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ1_1   ((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01090">1090</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadf591f43a15c0c2c5afae2598b8f2afc"/><section>
    <title>ADC_SQR3_SQ1_2</title>
<indexterm><primary>ADC_SQR3_SQ1_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ1_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ1_2   ((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01091">1091</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga05cfde0ef0e6a8dd6311f5cd7a806556"/><section>
    <title>ADC_SQR3_SQ1_3</title>
<indexterm><primary>ADC_SQR3_SQ1_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ1_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ1_3   ((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01092">1092</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9981512f99a6c41ce107a9428d9cfdd0"/><section>
    <title>ADC_SQR3_SQ1_4</title>
<indexterm><primary>ADC_SQR3_SQ1_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ1_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ1_4   ((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01093">1093</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga60637fb25c099f8da72a8a36211f7a8c"/><section>
    <title>ADC_SQR3_SQ2</title>
<indexterm><primary>ADC_SQR3_SQ2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ2   ((uint32_t)0x000003E0)</computeroutput></para>
<para>SQ2[4:0] bits (2nd conversion in regular sequence) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01094">1094</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaede0302eb64f023913c7a9e588d77937"/><section>
    <title>ADC_SQR3_SQ2_0</title>
<indexterm><primary>ADC_SQR3_SQ2_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ2_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ2_0   ((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01095">1095</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga158ab7429a864634a46c81fdb51d7508"/><section>
    <title>ADC_SQR3_SQ2_1</title>
<indexterm><primary>ADC_SQR3_SQ2_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ2_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ2_1   ((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01096">1096</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae729e21d590271c59c0d653300d5581c"/><section>
    <title>ADC_SQR3_SQ2_2</title>
<indexterm><primary>ADC_SQR3_SQ2_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ2_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ2_2   ((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01097">1097</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf65c33275178a8777fa8fed8a01f7389"/><section>
    <title>ADC_SQR3_SQ2_3</title>
<indexterm><primary>ADC_SQR3_SQ2_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ2_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ2_3   ((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01098">1098</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga990aeb689b7cc8f0bebb3dd6af7b27a6"/><section>
    <title>ADC_SQR3_SQ2_4</title>
<indexterm><primary>ADC_SQR3_SQ2_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ2_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ2_4   ((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01099">1099</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga601f21b7c1e571fb8c5ff310aca021e1"/><section>
    <title>ADC_SQR3_SQ3</title>
<indexterm><primary>ADC_SQR3_SQ3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ3   ((uint32_t)0x00007C00)</computeroutput></para>
<para>SQ3[4:0] bits (3rd conversion in regular sequence) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01100">1100</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7fd2c154b5852cb08ce60b4adfa36313"/><section>
    <title>ADC_SQR3_SQ3_0</title>
<indexterm><primary>ADC_SQR3_SQ3_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ3_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ3_0   ((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01101">1101</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga214580377dd3a424ad819f14f6b025d4"/><section>
    <title>ADC_SQR3_SQ3_1</title>
<indexterm><primary>ADC_SQR3_SQ3_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ3_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ3_1   ((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01102">1102</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabae2353b109c9cda2a176ea1f44db4fe"/><section>
    <title>ADC_SQR3_SQ3_2</title>
<indexterm><primary>ADC_SQR3_SQ3_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ3_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ3_2   ((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01103">1103</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7d2f00d3372bd1d64bf4eb2271277ab0"/><section>
    <title>ADC_SQR3_SQ3_3</title>
<indexterm><primary>ADC_SQR3_SQ3_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ3_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ3_3   ((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01104">1104</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5279e505b1a59b223f30e5be139d5042"/><section>
    <title>ADC_SQR3_SQ3_4</title>
<indexterm><primary>ADC_SQR3_SQ3_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ3_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ3_4   ((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01105">1105</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3fc43f70bb3c67c639678b91d852390b"/><section>
    <title>ADC_SQR3_SQ4</title>
<indexterm><primary>ADC_SQR3_SQ4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ4   ((uint32_t)0x000F8000)</computeroutput></para>
<para>SQ4[4:0] bits (4th conversion in regular sequence) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01106">1106</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab2a501b20cf758a7353efcb3f95a3a93"/><section>
    <title>ADC_SQR3_SQ4_0</title>
<indexterm><primary>ADC_SQR3_SQ4_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ4_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ4_0   ((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01107">1107</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaffafa27fd561e4c7d419e3f665d80f2c"/><section>
    <title>ADC_SQR3_SQ4_1</title>
<indexterm><primary>ADC_SQR3_SQ4_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ4_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ4_1   ((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01108">1108</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad0251fa70e400ee74f442d8fba2b1afb"/><section>
    <title>ADC_SQR3_SQ4_2</title>
<indexterm><primary>ADC_SQR3_SQ4_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ4_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ4_2   ((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01109">1109</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3dc48c3c6b304517261486d8a63637ae"/><section>
    <title>ADC_SQR3_SQ4_3</title>
<indexterm><primary>ADC_SQR3_SQ4_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ4_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ4_3   ((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01110">1110</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafe23b9e640df96ca84eab4b6b4f44083"/><section>
    <title>ADC_SQR3_SQ4_4</title>
<indexterm><primary>ADC_SQR3_SQ4_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ4_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ4_4   ((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01111">1111</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaae841d68049442e4568b86322ed4be6f"/><section>
    <title>ADC_SQR3_SQ5</title>
<indexterm><primary>ADC_SQR3_SQ5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ5</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ5   ((uint32_t)0x01F00000)</computeroutput></para>
<para>SQ5[4:0] bits (5th conversion in regular sequence) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01112">1112</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa1de9fc24755b715c700c6442f4a396b"/><section>
    <title>ADC_SQR3_SQ5_0</title>
<indexterm><primary>ADC_SQR3_SQ5_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ5_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ5_0   ((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01113">1113</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3f704feb58eecb39bc7f199577064172"/><section>
    <title>ADC_SQR3_SQ5_1</title>
<indexterm><primary>ADC_SQR3_SQ5_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ5_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ5_1   ((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01114">1114</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga88a7994f637a75d105cc5975b154c373"/><section>
    <title>ADC_SQR3_SQ5_2</title>
<indexterm><primary>ADC_SQR3_SQ5_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ5_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ5_2   ((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01115">1115</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga31c6fce8f01e75c68124124061f67f0e"/><section>
    <title>ADC_SQR3_SQ5_3</title>
<indexterm><primary>ADC_SQR3_SQ5_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ5_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ5_3   ((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01116">1116</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6b0cad694c068ea8874b6504bd6ae885"/><section>
    <title>ADC_SQR3_SQ5_4</title>
<indexterm><primary>ADC_SQR3_SQ5_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ5_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ5_4   ((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01117">1117</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga723792274b16b342d16d6a02fce74ba6"/><section>
    <title>ADC_SQR3_SQ6</title>
<indexterm><primary>ADC_SQR3_SQ6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ6</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ6   ((uint32_t)0x3E000000)</computeroutput></para>
<para>SQ6[4:0] bits (6th conversion in regular sequence) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01118">1118</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga91b8b5293abd0601c543c13a0b53b335"/><section>
    <title>ADC_SQR3_SQ6_0</title>
<indexterm><primary>ADC_SQR3_SQ6_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ6_0</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ6_0   ((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01119">1119</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab29847362a613b43eeeda6db758d781e"/><section>
    <title>ADC_SQR3_SQ6_1</title>
<indexterm><primary>ADC_SQR3_SQ6_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ6_1</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ6_1   ((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01120">1120</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa92c8ea1bfb42ed80622770ae2dc41ab"/><section>
    <title>ADC_SQR3_SQ6_2</title>
<indexterm><primary>ADC_SQR3_SQ6_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ6_2</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ6_2   ((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01121">1121</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaed2d7edb11fb84b02c175acff305a922"/><section>
    <title>ADC_SQR3_SQ6_3</title>
<indexterm><primary>ADC_SQR3_SQ6_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ6_3</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ6_3   ((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01122">1122</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga78f9e51811549a6797ecfe1468def4ff"/><section>
    <title>ADC_SQR3_SQ6_4</title>
<indexterm><primary>ADC_SQR3_SQ6_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SQR3_SQ6_4</secondary></indexterm>
<para><computeroutput>#define ADC_SQR3_SQ6_4   ((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01123">1123</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8b7f27694281e4cad956da567e5583b2"/><section>
    <title>ADC_SR_AWD</title>
<indexterm><primary>ADC_SR_AWD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SR_AWD</secondary></indexterm>
<para><computeroutput>#define ADC_SR_AWD   ((uint32_t)0x00000001)</computeroutput></para>
<para>Analog watchdog flag </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00861">861</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3dc295c5253743aeb2cda582953b7b53"/><section>
    <title>ADC_SR_EOC</title>
<indexterm><primary>ADC_SR_EOC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SR_EOC</secondary></indexterm>
<para><computeroutput>#define ADC_SR_EOC   ((uint32_t)0x00000002)</computeroutput></para>
<para>End of conversion </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00862">862</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabc9f07589bb1a4e398781df372389b56"/><section>
    <title>ADC_SR_JEOC</title>
<indexterm><primary>ADC_SR_JEOC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SR_JEOC</secondary></indexterm>
<para><computeroutput>#define ADC_SR_JEOC   ((uint32_t)0x00000004)</computeroutput></para>
<para>Injected channel end of conversion </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00863">863</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7340a01ffec051c06e80a037eee58a14"/><section>
    <title>ADC_SR_JSTRT</title>
<indexterm><primary>ADC_SR_JSTRT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SR_JSTRT</secondary></indexterm>
<para><computeroutput>#define ADC_SR_JSTRT   ((uint32_t)0x00000008)</computeroutput></para>
<para>Injected channel Start flag </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00864">864</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e5211d5e3e53cdedf4d9d6fe4ce2a45"/><section>
    <title>ADC_SR_OVR</title>
<indexterm><primary>ADC_SR_OVR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SR_OVR</secondary></indexterm>
<para><computeroutput>#define ADC_SR_OVR   ((uint32_t)0x00000020)</computeroutput></para>
<para>Overrun flag </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00866">866</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga45eb11ad986d8220cde9fa47a91ed222"/><section>
    <title>ADC_SR_STRT</title>
<indexterm><primary>ADC_SR_STRT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>ADC_SR_STRT</secondary></indexterm>
<para><computeroutput>#define ADC_SR_STRT   ((uint32_t)0x00000010)</computeroutput></para>
<para>Regular channel Start flag </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l00865">865</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7d57481fb891a0964b40f721354c56d7"/><section>
    <title>CRC_CR_RESET</title>
<indexterm><primary>CRC_CR_RESET</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CRC_CR_RESET</secondary></indexterm>
<para><computeroutput>#define CRC_CR_RESET   ((uint32_t)0x01)</computeroutput></para>
<para>RESET bit </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01230">1230</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2bf4701d3b15924e657942ce3caa4105"/><section>
    <title>CRC_DR_DR</title>
<indexterm><primary>CRC_DR_DR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CRC_DR_DR</secondary></indexterm>
<para><computeroutput>#define CRC_DR_DR   ((uint32_t)0xFFFFFFFF)</computeroutput></para>
<para>Data register bits </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01222">1222</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae9a0feb3cf1d8c5871e663ca4a174cc0"/><section>
    <title>CRC_IDR_IDR</title>
<indexterm><primary>CRC_IDR_IDR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>CRC_IDR_IDR</secondary></indexterm>
<para><computeroutput>#define CRC_IDR_IDR   ((uint32_t)0xFF)</computeroutput></para>
<para>General-purpose 8-bit data register bits </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01226">1226</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1b404dcea4857bccabbb03d6cce6be8c"/><section>
    <title>DBGMCU_APB1_FZ_DBG_CAN1_STOP</title>
<indexterm><primary>DBGMCU_APB1_FZ_DBG_CAN1_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_APB1_FZ_DBG_CAN1_STOP</secondary></indexterm>
<para><computeroutput>#define DBGMCU_APB1_FZ_DBG_CAN1_STOP   ((uint32_t)0x02000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03796">3796</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaadc3889d6b84d143c98ecbfd873a9a1a"/><section>
    <title>DBGMCU_APB1_FZ_DBG_CAN2_STOP</title>
<indexterm><primary>DBGMCU_APB1_FZ_DBG_CAN2_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_APB1_FZ_DBG_CAN2_STOP</secondary></indexterm>
<para><computeroutput>#define DBGMCU_APB1_FZ_DBG_CAN2_STOP   ((uint32_t)0x04000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03797">3797</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae83fb5d62c6e6fa1c2fd06084528404e"/><section>
    <title>DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT</title>
<indexterm><primary>DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT</secondary></indexterm>
<para><computeroutput>#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03793">3793</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8f6320aba695f6c3f97608e478533e96"/><section>
    <title>DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT</title>
<indexterm><primary>DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT</secondary></indexterm>
<para><computeroutput>#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03794">3794</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7f7e5c708387aa1ddae35b892811b4e9"/><section>
    <title>DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT</title>
<indexterm><primary>DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT</secondary></indexterm>
<para><computeroutput>#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT   ((uint32_t)0x00800000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03795">3795</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabe48f858edb831fbcb8769421df7d8e9"/><section>
    <title>DBGMCU_APB1_FZ_DBG_IWDEG_STOP</title>
<indexterm><primary>DBGMCU_APB1_FZ_DBG_IWDEG_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_APB1_FZ_DBG_IWDEG_STOP</secondary></indexterm>
<para><computeroutput>#define DBGMCU_APB1_FZ_DBG_IWDEG_STOP   <link linkend="_group___peripheral___registers___bits___definition_1gada8989cb96dd5d6dbdaaf16e1f127c6a">DBGMCU_APB1_FZ_DBG_IWDG_STOP</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03799">3799</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gada8989cb96dd5d6dbdaaf16e1f127c6a"/><section>
    <title>DBGMCU_APB1_FZ_DBG_IWDG_STOP</title>
<indexterm><primary>DBGMCU_APB1_FZ_DBG_IWDG_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_APB1_FZ_DBG_IWDG_STOP</secondary></indexterm>
<para><computeroutput>#define DBGMCU_APB1_FZ_DBG_IWDG_STOP   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03792">3792</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e20246d389229ff46006b405bb56b1d"/><section>
    <title>DBGMCU_APB1_FZ_DBG_RTC_STOP</title>
<indexterm><primary>DBGMCU_APB1_FZ_DBG_RTC_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_APB1_FZ_DBG_RTC_STOP</secondary></indexterm>
<para><computeroutput>#define DBGMCU_APB1_FZ_DBG_RTC_STOP   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03790">3790</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ca0e04ad8c94e5b7fe29d8b9c20ebff"/><section>
    <title>DBGMCU_APB1_FZ_DBG_TIM12_STOP</title>
<indexterm><primary>DBGMCU_APB1_FZ_DBG_TIM12_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_APB1_FZ_DBG_TIM12_STOP</secondary></indexterm>
<para><computeroutput>#define DBGMCU_APB1_FZ_DBG_TIM12_STOP   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03787">3787</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga68ef63b3c086ede54396596798553299"/><section>
    <title>DBGMCU_APB1_FZ_DBG_TIM13_STOP</title>
<indexterm><primary>DBGMCU_APB1_FZ_DBG_TIM13_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_APB1_FZ_DBG_TIM13_STOP</secondary></indexterm>
<para><computeroutput>#define DBGMCU_APB1_FZ_DBG_TIM13_STOP   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03788">3788</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafd3acb3e632c74e326da7016073c7871"/><section>
    <title>DBGMCU_APB1_FZ_DBG_TIM14_STOP</title>
<indexterm><primary>DBGMCU_APB1_FZ_DBG_TIM14_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_APB1_FZ_DBG_TIM14_STOP</secondary></indexterm>
<para><computeroutput>#define DBGMCU_APB1_FZ_DBG_TIM14_STOP   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03789">3789</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaae3c5b87084934a18748f5ec168f5aef"/><section>
    <title>DBGMCU_APB1_FZ_DBG_TIM2_STOP</title>
<indexterm><primary>DBGMCU_APB1_FZ_DBG_TIM2_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_APB1_FZ_DBG_TIM2_STOP</secondary></indexterm>
<para><computeroutput>#define DBGMCU_APB1_FZ_DBG_TIM2_STOP   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03781">3781</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2fea6834f4ef9fc6b403cd079a001cec"/><section>
    <title>DBGMCU_APB1_FZ_DBG_TIM3_STOP</title>
<indexterm><primary>DBGMCU_APB1_FZ_DBG_TIM3_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_APB1_FZ_DBG_TIM3_STOP</secondary></indexterm>
<para><computeroutput>#define DBGMCU_APB1_FZ_DBG_TIM3_STOP   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03782">3782</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ac65bf9342bb8acbcb25938e93abc45"/><section>
    <title>DBGMCU_APB1_FZ_DBG_TIM4_STOP</title>
<indexterm><primary>DBGMCU_APB1_FZ_DBG_TIM4_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_APB1_FZ_DBG_TIM4_STOP</secondary></indexterm>
<para><computeroutput>#define DBGMCU_APB1_FZ_DBG_TIM4_STOP   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03783">3783</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga42d29d40515d36ce6ed7e5d34ed17dcf"/><section>
    <title>DBGMCU_APB1_FZ_DBG_TIM5_STOP</title>
<indexterm><primary>DBGMCU_APB1_FZ_DBG_TIM5_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_APB1_FZ_DBG_TIM5_STOP</secondary></indexterm>
<para><computeroutput>#define DBGMCU_APB1_FZ_DBG_TIM5_STOP   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03784">3784</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadea6a1e90739bcf1d0723a0566c66de7"/><section>
    <title>DBGMCU_APB1_FZ_DBG_TIM6_STOP</title>
<indexterm><primary>DBGMCU_APB1_FZ_DBG_TIM6_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_APB1_FZ_DBG_TIM6_STOP</secondary></indexterm>
<para><computeroutput>#define DBGMCU_APB1_FZ_DBG_TIM6_STOP   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03785">3785</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafdade78c3d28a668f9826d0b72e5844b"/><section>
    <title>DBGMCU_APB1_FZ_DBG_TIM7_STOP</title>
<indexterm><primary>DBGMCU_APB1_FZ_DBG_TIM7_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_APB1_FZ_DBG_TIM7_STOP</secondary></indexterm>
<para><computeroutput>#define DBGMCU_APB1_FZ_DBG_TIM7_STOP   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03786">3786</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8a49d5e849185d09ee6c7594512ffe88"/><section>
    <title>DBGMCU_APB1_FZ_DBG_WWDG_STOP</title>
<indexterm><primary>DBGMCU_APB1_FZ_DBG_WWDG_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_APB1_FZ_DBG_WWDG_STOP</secondary></indexterm>
<para><computeroutput>#define DBGMCU_APB1_FZ_DBG_WWDG_STOP   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03791">3791</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga24d4bbf803a65e8202b0019ed0ce0ebb"/><section>
    <title>DBGMCU_APB2_FZ_DBG_TIM10_STOP</title>
<indexterm><primary>DBGMCU_APB2_FZ_DBG_TIM10_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_APB2_FZ_DBG_TIM10_STOP</secondary></indexterm>
<para><computeroutput>#define DBGMCU_APB2_FZ_DBG_TIM10_STOP   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03805">3805</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga354671c942db40e69820fd783ef955b4"/><section>
    <title>DBGMCU_APB2_FZ_DBG_TIM11_STOP</title>
<indexterm><primary>DBGMCU_APB2_FZ_DBG_TIM11_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_APB2_FZ_DBG_TIM11_STOP</secondary></indexterm>
<para><computeroutput>#define DBGMCU_APB2_FZ_DBG_TIM11_STOP   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03806">3806</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3eb7be194b6ffb258b9e9f5ed08a931e"/><section>
    <title>DBGMCU_APB2_FZ_DBG_TIM1_STOP</title>
<indexterm><primary>DBGMCU_APB2_FZ_DBG_TIM1_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_APB2_FZ_DBG_TIM1_STOP</secondary></indexterm>
<para><computeroutput>#define DBGMCU_APB2_FZ_DBG_TIM1_STOP   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03802">3802</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga37128bf689254919b07f64ee41cad1cf"/><section>
    <title>DBGMCU_APB2_FZ_DBG_TIM8_STOP</title>
<indexterm><primary>DBGMCU_APB2_FZ_DBG_TIM8_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_APB2_FZ_DBG_TIM8_STOP</secondary></indexterm>
<para><computeroutput>#define DBGMCU_APB2_FZ_DBG_TIM8_STOP   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03803">3803</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf12c17533a1e3262ee11f760e44f5127"/><section>
    <title>DBGMCU_APB2_FZ_DBG_TIM9_STOP</title>
<indexterm><primary>DBGMCU_APB2_FZ_DBG_TIM9_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_APB2_FZ_DBG_TIM9_STOP</secondary></indexterm>
<para><computeroutput>#define DBGMCU_APB2_FZ_DBG_TIM9_STOP   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03804">3804</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga037c80fe1d7308cee68245715ef6cd9a"/><section>
    <title>DBGMCU_CR_DBG_SLEEP</title>
<indexterm><primary>DBGMCU_CR_DBG_SLEEP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_CR_DBG_SLEEP</secondary></indexterm>
<para><computeroutput>#define DBGMCU_CR_DBG_SLEEP   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03771">3771</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga107a9396d63c892a8e614897c9d0b132"/><section>
    <title>DBGMCU_CR_DBG_STANDBY</title>
<indexterm><primary>DBGMCU_CR_DBG_STANDBY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_CR_DBG_STANDBY</secondary></indexterm>
<para><computeroutput>#define DBGMCU_CR_DBG_STANDBY   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03773">3773</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf511f21a8de5b0b66c862915eee8bf75"/><section>
    <title>DBGMCU_CR_DBG_STOP</title>
<indexterm><primary>DBGMCU_CR_DBG_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_CR_DBG_STOP</secondary></indexterm>
<para><computeroutput>#define DBGMCU_CR_DBG_STOP   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03772">3772</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9034b6eb9d4dceadffc6a1d1959056c9"/><section>
    <title>DBGMCU_CR_TRACE_IOEN</title>
<indexterm><primary>DBGMCU_CR_TRACE_IOEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_CR_TRACE_IOEN</secondary></indexterm>
<para><computeroutput>#define DBGMCU_CR_TRACE_IOEN   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03774">3774</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa1395189e10bdbc37bce9ea480e22d10"/><section>
    <title>DBGMCU_CR_TRACE_MODE</title>
<indexterm><primary>DBGMCU_CR_TRACE_MODE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_CR_TRACE_MODE</secondary></indexterm>
<para><computeroutput>#define DBGMCU_CR_TRACE_MODE   ((uint32_t)0x000000C0)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03776">3776</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2d41a4027853783633d929a43f8d6d85"/><section>
    <title>DBGMCU_CR_TRACE_MODE_0</title>
<indexterm><primary>DBGMCU_CR_TRACE_MODE_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_CR_TRACE_MODE_0</secondary></indexterm>
<para><computeroutput>#define DBGMCU_CR_TRACE_MODE_0   ((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03777">3777</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ba3a830051b53d43d850768242c503e"/><section>
    <title>DBGMCU_CR_TRACE_MODE_1</title>
<indexterm><primary>DBGMCU_CR_TRACE_MODE_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_CR_TRACE_MODE_1</secondary></indexterm>
<para><computeroutput>#define DBGMCU_CR_TRACE_MODE_1   ((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03778">3778</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafd961fcddc40341a817a9ec85b7c80ac"/><section>
    <title>DBGMCU_IDCODE_DEV_ID</title>
<indexterm><primary>DBGMCU_IDCODE_DEV_ID</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_IDCODE_DEV_ID</secondary></indexterm>
<para><computeroutput>#define DBGMCU_IDCODE_DEV_ID   ((uint32_t)0x00000FFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03767">3767</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga887eb26364a8693355024ca203323165"/><section>
    <title>DBGMCU_IDCODE_REV_ID</title>
<indexterm><primary>DBGMCU_IDCODE_REV_ID</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DBGMCU_IDCODE_REV_ID</secondary></indexterm>
<para><computeroutput>#define DBGMCU_IDCODE_REV_ID   ((uint32_t)0xFFFF0000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03768">3768</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d70d58a4423ac8973c30ddbc7404b44"/><section>
    <title>DMA_HIFCR_CDMEIF4</title>
<indexterm><primary>DMA_HIFCR_CDMEIF4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HIFCR_CDMEIF4</secondary></indexterm>
<para><computeroutput>#define DMA_HIFCR_CDMEIF4   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01395">1395</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga15b404d9e1601cf3627cbf0163b50221"/><section>
    <title>DMA_HIFCR_CDMEIF5</title>
<indexterm><primary>DMA_HIFCR_CDMEIF5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HIFCR_CDMEIF5</secondary></indexterm>
<para><computeroutput>#define DMA_HIFCR_CDMEIF5   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01390">1390</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7f73fa93a4e01fbf279e920eca139807"/><section>
    <title>DMA_HIFCR_CDMEIF6</title>
<indexterm><primary>DMA_HIFCR_CDMEIF6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HIFCR_CDMEIF6</secondary></indexterm>
<para><computeroutput>#define DMA_HIFCR_CDMEIF6   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01385">1385</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad70bf852fd8c24d79fcc104c950a589f"/><section>
    <title>DMA_HIFCR_CDMEIF7</title>
<indexterm><primary>DMA_HIFCR_CDMEIF7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HIFCR_CDMEIF7</secondary></indexterm>
<para><computeroutput>#define DMA_HIFCR_CDMEIF7   ((uint32_t)0x01000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01380">1380</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e5ea118900178d4fa2d19656c1b48ff"/><section>
    <title>DMA_HIFCR_CFEIF4</title>
<indexterm><primary>DMA_HIFCR_CFEIF4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HIFCR_CFEIF4</secondary></indexterm>
<para><computeroutput>#define DMA_HIFCR_CFEIF4   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01396">1396</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9a4e90af967fa0a76c842384264e0e52"/><section>
    <title>DMA_HIFCR_CFEIF5</title>
<indexterm><primary>DMA_HIFCR_CFEIF5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HIFCR_CFEIF5</secondary></indexterm>
<para><computeroutput>#define DMA_HIFCR_CFEIF5   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01391">1391</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga39a0a7f42498f71dedae8140483b7ced"/><section>
    <title>DMA_HIFCR_CFEIF6</title>
<indexterm><primary>DMA_HIFCR_CFEIF6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HIFCR_CFEIF6</secondary></indexterm>
<para><computeroutput>#define DMA_HIFCR_CFEIF6   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01386">1386</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga50332abe2e7b5a4f9cffd65d9a29382a"/><section>
    <title>DMA_HIFCR_CFEIF7</title>
<indexterm><primary>DMA_HIFCR_CFEIF7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HIFCR_CFEIF7</secondary></indexterm>
<para><computeroutput>#define DMA_HIFCR_CFEIF7   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01381">1381</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf8f0afa9a6526f7f4413766417a56be8"/><section>
    <title>DMA_HIFCR_CHTIF4</title>
<indexterm><primary>DMA_HIFCR_CHTIF4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HIFCR_CHTIF4</secondary></indexterm>
<para><computeroutput>#define DMA_HIFCR_CHTIF4   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01393">1393</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2cef7eeccd11737c1ebf5735284046cc"/><section>
    <title>DMA_HIFCR_CHTIF5</title>
<indexterm><primary>DMA_HIFCR_CHTIF5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HIFCR_CHTIF5</secondary></indexterm>
<para><computeroutput>#define DMA_HIFCR_CHTIF5   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01388">1388</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaed7cbbbc0602d00e101e3f57aa3b696a"/><section>
    <title>DMA_HIFCR_CHTIF6</title>
<indexterm><primary>DMA_HIFCR_CHTIF6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HIFCR_CHTIF6</secondary></indexterm>
<para><computeroutput>#define DMA_HIFCR_CHTIF6   ((uint32_t)0x00100000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01383">1383</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga95e9989cbd70b18d833bb4cfcb8afce9"/><section>
    <title>DMA_HIFCR_CHTIF7</title>
<indexterm><primary>DMA_HIFCR_CHTIF7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HIFCR_CHTIF7</secondary></indexterm>
<para><computeroutput>#define DMA_HIFCR_CHTIF7   ((uint32_t)0x04000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01378">1378</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga42e529507a40f0dc4c16da7cc6d659db"/><section>
    <title>DMA_HIFCR_CTCIF4</title>
<indexterm><primary>DMA_HIFCR_CTCIF4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HIFCR_CTCIF4</secondary></indexterm>
<para><computeroutput>#define DMA_HIFCR_CTCIF4   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01392">1392</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa55d19705147a6ee16effe9ec1012a72"/><section>
    <title>DMA_HIFCR_CTCIF5</title>
<indexterm><primary>DMA_HIFCR_CTCIF5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HIFCR_CTCIF5</secondary></indexterm>
<para><computeroutput>#define DMA_HIFCR_CTCIF5   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01387">1387</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacd88be16962491e41e586f5109014bc6"/><section>
    <title>DMA_HIFCR_CTCIF6</title>
<indexterm><primary>DMA_HIFCR_CTCIF6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HIFCR_CTCIF6</secondary></indexterm>
<para><computeroutput>#define DMA_HIFCR_CTCIF6   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01382">1382</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadf8056629f4948fb236b4339e213cc69"/><section>
    <title>DMA_HIFCR_CTCIF7</title>
<indexterm><primary>DMA_HIFCR_CTCIF7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HIFCR_CTCIF7</secondary></indexterm>
<para><computeroutput>#define DMA_HIFCR_CTCIF7   ((uint32_t)0x08000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01377">1377</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9e05ff4fc6bace9cc6c0f0d4ec7b3314"/><section>
    <title>DMA_HIFCR_CTEIF4</title>
<indexterm><primary>DMA_HIFCR_CTEIF4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HIFCR_CTEIF4</secondary></indexterm>
<para><computeroutput>#define DMA_HIFCR_CTEIF4   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01394">1394</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga33394fe20a3567c8baaeb15ad9aab586"/><section>
    <title>DMA_HIFCR_CTEIF5</title>
<indexterm><primary>DMA_HIFCR_CTEIF5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HIFCR_CTEIF5</secondary></indexterm>
<para><computeroutput>#define DMA_HIFCR_CTEIF5   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01389">1389</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga69e01e2f6a5cd1c800321e4121f8e788"/><section>
    <title>DMA_HIFCR_CTEIF6</title>
<indexterm><primary>DMA_HIFCR_CTEIF6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HIFCR_CTEIF6</secondary></indexterm>
<para><computeroutput>#define DMA_HIFCR_CTEIF6   ((uint32_t)0x00080000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01384">1384</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga84ab215e0b217547745beefb65dfefdf"/><section>
    <title>DMA_HIFCR_CTEIF7</title>
<indexterm><primary>DMA_HIFCR_CTEIF7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HIFCR_CTEIF7</secondary></indexterm>
<para><computeroutput>#define DMA_HIFCR_CTEIF7   ((uint32_t)0x02000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01379">1379</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf716f1bc12ea70f49802d84fb77646e8"/><section>
    <title>DMA_HISR_DMEIF4</title>
<indexterm><primary>DMA_HISR_DMEIF4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HISR_DMEIF4</secondary></indexterm>
<para><computeroutput>#define DMA_HISR_DMEIF4   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01351">1351</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac5ee964eee9c88fa28d32ce3ea6478f2"/><section>
    <title>DMA_HISR_DMEIF5</title>
<indexterm><primary>DMA_HISR_DMEIF5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HISR_DMEIF5</secondary></indexterm>
<para><computeroutput>#define DMA_HISR_DMEIF5   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01346">1346</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab7b58e7ba316d3fc296f4433b3e62c38"/><section>
    <title>DMA_HISR_DMEIF6</title>
<indexterm><primary>DMA_HISR_DMEIF6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HISR_DMEIF6</secondary></indexterm>
<para><computeroutput>#define DMA_HISR_DMEIF6   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01341">1341</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3bb23848f8a022a47ab4abd5aa9b7d39"/><section>
    <title>DMA_HISR_DMEIF7</title>
<indexterm><primary>DMA_HISR_DMEIF7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HISR_DMEIF7</secondary></indexterm>
<para><computeroutput>#define DMA_HISR_DMEIF7   ((uint32_t)0x01000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01336">1336</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacab90057201b1da9774308ff3fb6cfa1"/><section>
    <title>DMA_HISR_FEIF4</title>
<indexterm><primary>DMA_HISR_FEIF4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HISR_FEIF4</secondary></indexterm>
<para><computeroutput>#define DMA_HISR_FEIF4   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01352">1352</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d62494b31bb830433ddd683f4872519"/><section>
    <title>DMA_HISR_FEIF5</title>
<indexterm><primary>DMA_HISR_FEIF5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HISR_FEIF5</secondary></indexterm>
<para><computeroutput>#define DMA_HISR_FEIF5   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01347">1347</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafb297f94bde8d1aea580683d466ca8ca"/><section>
    <title>DMA_HISR_FEIF6</title>
<indexterm><primary>DMA_HISR_FEIF6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HISR_FEIF6</secondary></indexterm>
<para><computeroutput>#define DMA_HISR_FEIF6   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01342">1342</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadea53385fca360f16c4474db1cf18bc1"/><section>
    <title>DMA_HISR_FEIF7</title>
<indexterm><primary>DMA_HISR_FEIF7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HISR_FEIF7</secondary></indexterm>
<para><computeroutput>#define DMA_HISR_FEIF7   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01337">1337</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadba8d24329c676d70560eda0b8c1e5b0"/><section>
    <title>DMA_HISR_HTIF4</title>
<indexterm><primary>DMA_HISR_HTIF4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HISR_HTIF4</secondary></indexterm>
<para><computeroutput>#define DMA_HISR_HTIF4   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01349">1349</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8617bf8160d1027879ffd354e04908d9"/><section>
    <title>DMA_HISR_HTIF5</title>
<indexterm><primary>DMA_HISR_HTIF5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HISR_HTIF5</secondary></indexterm>
<para><computeroutput>#define DMA_HISR_HTIF5   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01344">1344</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d39c14138e9ff216c203b288137144b"/><section>
    <title>DMA_HISR_HTIF6</title>
<indexterm><primary>DMA_HISR_HTIF6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HISR_HTIF6</secondary></indexterm>
<para><computeroutput>#define DMA_HISR_HTIF6   ((uint32_t)0x00100000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01339">1339</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf535d1a3209d2e2e0e616e2d7501525d"/><section>
    <title>DMA_HISR_HTIF7</title>
<indexterm><primary>DMA_HISR_HTIF7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HISR_HTIF7</secondary></indexterm>
<para><computeroutput>#define DMA_HISR_HTIF7   ((uint32_t)0x04000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01334">1334</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafcce25c245499f9e62cb757e1871d973"/><section>
    <title>DMA_HISR_TCIF4</title>
<indexterm><primary>DMA_HISR_TCIF4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HISR_TCIF4</secondary></indexterm>
<para><computeroutput>#define DMA_HISR_TCIF4   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01348">1348</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga64f15eaf1dd30450d1d35ee517507321"/><section>
    <title>DMA_HISR_TCIF5</title>
<indexterm><primary>DMA_HISR_TCIF5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HISR_TCIF5</secondary></indexterm>
<para><computeroutput>#define DMA_HISR_TCIF5   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01343">1343</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad29468aa609150e241d9ae62c477cf45"/><section>
    <title>DMA_HISR_TCIF6</title>
<indexterm><primary>DMA_HISR_TCIF6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HISR_TCIF6</secondary></indexterm>
<para><computeroutput>#define DMA_HISR_TCIF6   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01338">1338</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad20a0a5e103def436d4e329fc0888482"/><section>
    <title>DMA_HISR_TCIF7</title>
<indexterm><primary>DMA_HISR_TCIF7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HISR_TCIF7</secondary></indexterm>
<para><computeroutput>#define DMA_HISR_TCIF7   ((uint32_t)0x08000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01333">1333</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9005d4b958193fbd701c879eede467c1"/><section>
    <title>DMA_HISR_TEIF4</title>
<indexterm><primary>DMA_HISR_TEIF4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HISR_TEIF4</secondary></indexterm>
<para><computeroutput>#define DMA_HISR_TEIF4   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01350">1350</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf16fb0e5d87f704c89824f961bfb7637"/><section>
    <title>DMA_HISR_TEIF5</title>
<indexterm><primary>DMA_HISR_TEIF5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HISR_TEIF5</secondary></indexterm>
<para><computeroutput>#define DMA_HISR_TEIF5   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01345">1345</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1a7ec01955fb504a5aa4f9f16a9ac52c"/><section>
    <title>DMA_HISR_TEIF6</title>
<indexterm><primary>DMA_HISR_TEIF6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HISR_TEIF6</secondary></indexterm>
<para><computeroutput>#define DMA_HISR_TEIF6   ((uint32_t)0x00080000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01340">1340</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga960f094539b5afc7f9d5e45b7909afe6"/><section>
    <title>DMA_HISR_TEIF7</title>
<indexterm><primary>DMA_HISR_TEIF7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_HISR_TEIF7</secondary></indexterm>
<para><computeroutput>#define DMA_HISR_TEIF7   ((uint32_t)0x02000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01335">1335</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafe80a122bf0537e8c95877ccf2b7b6d9"/><section>
    <title>DMA_LIFCR_CDMEIF0</title>
<indexterm><primary>DMA_LIFCR_CDMEIF0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LIFCR_CDMEIF0</secondary></indexterm>
<para><computeroutput>#define DMA_LIFCR_CDMEIF0   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01373">1373</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9a5aea54a390886f7de82e87e6dfc936"/><section>
    <title>DMA_LIFCR_CDMEIF1</title>
<indexterm><primary>DMA_LIFCR_CDMEIF1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LIFCR_CDMEIF1</secondary></indexterm>
<para><computeroutput>#define DMA_LIFCR_CDMEIF1   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01368">1368</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7680fc5f5e6c0032044f1d8ab7766de8"/><section>
    <title>DMA_LIFCR_CDMEIF2</title>
<indexterm><primary>DMA_LIFCR_CDMEIF2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LIFCR_CDMEIF2</secondary></indexterm>
<para><computeroutput>#define DMA_LIFCR_CDMEIF2   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01363">1363</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabea10cdf2d3b0773b4e6b7fc9422f361"/><section>
    <title>DMA_LIFCR_CDMEIF3</title>
<indexterm><primary>DMA_LIFCR_CDMEIF3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LIFCR_CDMEIF3</secondary></indexterm>
<para><computeroutput>#define DMA_LIFCR_CDMEIF3   ((uint32_t)0x01000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01358">1358</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadf6b8892189f3779f7fecf529ed87c74"/><section>
    <title>DMA_LIFCR_CFEIF0</title>
<indexterm><primary>DMA_LIFCR_CFEIF0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LIFCR_CFEIF0</secondary></indexterm>
<para><computeroutput>#define DMA_LIFCR_CFEIF0   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01374">1374</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga96cea0049553ab806bbc956f52528c37"/><section>
    <title>DMA_LIFCR_CFEIF1</title>
<indexterm><primary>DMA_LIFCR_CFEIF1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LIFCR_CFEIF1</secondary></indexterm>
<para><computeroutput>#define DMA_LIFCR_CFEIF1   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01369">1369</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae0f58173c721a4cee3f3885b352fa2a3"/><section>
    <title>DMA_LIFCR_CFEIF2</title>
<indexterm><primary>DMA_LIFCR_CFEIF2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LIFCR_CFEIF2</secondary></indexterm>
<para><computeroutput>#define DMA_LIFCR_CFEIF2   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01364">1364</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad9432964145dc55af9186aea425e9963"/><section>
    <title>DMA_LIFCR_CFEIF3</title>
<indexterm><primary>DMA_LIFCR_CFEIF3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LIFCR_CFEIF3</secondary></indexterm>
<para><computeroutput>#define DMA_LIFCR_CFEIF3   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01359">1359</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga44f83ba08feb98240a553403d977b8d1"/><section>
    <title>DMA_LIFCR_CHTIF0</title>
<indexterm><primary>DMA_LIFCR_CHTIF0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LIFCR_CHTIF0</secondary></indexterm>
<para><computeroutput>#define DMA_LIFCR_CHTIF0   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01371">1371</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad2f38b0c141a9afb3943276dacdcb969"/><section>
    <title>DMA_LIFCR_CHTIF1</title>
<indexterm><primary>DMA_LIFCR_CHTIF1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LIFCR_CHTIF1</secondary></indexterm>
<para><computeroutput>#define DMA_LIFCR_CHTIF1   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01366">1366</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae19254e8ad726a73c6edc01bc7cf2cfa"/><section>
    <title>DMA_LIFCR_CHTIF2</title>
<indexterm><primary>DMA_LIFCR_CHTIF2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LIFCR_CHTIF2</secondary></indexterm>
<para><computeroutput>#define DMA_LIFCR_CHTIF2   ((uint32_t)0x00100000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01361">1361</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0ed3ab4e5d7975f985eb25dc65f99be3"/><section>
    <title>DMA_LIFCR_CHTIF3</title>
<indexterm><primary>DMA_LIFCR_CHTIF3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LIFCR_CHTIF3</secondary></indexterm>
<para><computeroutput>#define DMA_LIFCR_CHTIF3   ((uint32_t)0x04000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01356">1356</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab7a0b2cc41c63504195714614e59dc8e"/><section>
    <title>DMA_LIFCR_CTCIF0</title>
<indexterm><primary>DMA_LIFCR_CTCIF0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LIFCR_CTCIF0</secondary></indexterm>
<para><computeroutput>#define DMA_LIFCR_CTCIF0   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01370">1370</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7494c54901b8f5bcb4894d20b8cfafed"/><section>
    <title>DMA_LIFCR_CTCIF1</title>
<indexterm><primary>DMA_LIFCR_CTCIF1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LIFCR_CTCIF1</secondary></indexterm>
<para><computeroutput>#define DMA_LIFCR_CTCIF1   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01365">1365</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga52d6df2b5ab2b43da273a702fe139b59"/><section>
    <title>DMA_LIFCR_CTCIF2</title>
<indexterm><primary>DMA_LIFCR_CTCIF2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LIFCR_CTCIF2</secondary></indexterm>
<para><computeroutput>#define DMA_LIFCR_CTCIF2   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01360">1360</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5210736d34dc24eb9507975921233137"/><section>
    <title>DMA_LIFCR_CTCIF3</title>
<indexterm><primary>DMA_LIFCR_CTCIF3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LIFCR_CTCIF3</secondary></indexterm>
<para><computeroutput>#define DMA_LIFCR_CTCIF3   ((uint32_t)0x08000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01355">1355</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5824a64683ce2039260c952d989bf420"/><section>
    <title>DMA_LIFCR_CTEIF0</title>
<indexterm><primary>DMA_LIFCR_CTEIF0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LIFCR_CTEIF0</secondary></indexterm>
<para><computeroutput>#define DMA_LIFCR_CTEIF0   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01372">1372</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf6d8adf52567aee2969492db65d448d4"/><section>
    <title>DMA_LIFCR_CTEIF1</title>
<indexterm><primary>DMA_LIFCR_CTEIF1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LIFCR_CTEIF1</secondary></indexterm>
<para><computeroutput>#define DMA_LIFCR_CTEIF1   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01367">1367</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa9d761752657a3d268da5434a04c6c6a"/><section>
    <title>DMA_LIFCR_CTEIF2</title>
<indexterm><primary>DMA_LIFCR_CTEIF2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LIFCR_CTEIF2</secondary></indexterm>
<para><computeroutput>#define DMA_LIFCR_CTEIF2   ((uint32_t)0x00080000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01362">1362</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0a51c601387d1ae49333d5ace8ae86ee"/><section>
    <title>DMA_LIFCR_CTEIF3</title>
<indexterm><primary>DMA_LIFCR_CTEIF3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LIFCR_CTEIF3</secondary></indexterm>
<para><computeroutput>#define DMA_LIFCR_CTEIF3   ((uint32_t)0x02000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01357">1357</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga72de97ebc9d063dceb38bada91c44878"/><section>
    <title>DMA_LISR_DMEIF0</title>
<indexterm><primary>DMA_LISR_DMEIF0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LISR_DMEIF0</secondary></indexterm>
<para><computeroutput>#define DMA_LISR_DMEIF0   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01329">1329</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa4903814bfc12dd6193416374fbddf8c"/><section>
    <title>DMA_LISR_DMEIF1</title>
<indexterm><primary>DMA_LISR_DMEIF1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LISR_DMEIF1</secondary></indexterm>
<para><computeroutput>#define DMA_LISR_DMEIF1   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01324">1324</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabc7edcd7404f0dcf19a724dfad22026a"/><section>
    <title>DMA_LISR_DMEIF2</title>
<indexterm><primary>DMA_LISR_DMEIF2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LISR_DMEIF2</secondary></indexterm>
<para><computeroutput>#define DMA_LISR_DMEIF2   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01319">1319</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga01fd1397b41221f5bdf6f107cb92e196"/><section>
    <title>DMA_LISR_DMEIF3</title>
<indexterm><primary>DMA_LISR_DMEIF3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LISR_DMEIF3</secondary></indexterm>
<para><computeroutput>#define DMA_LISR_DMEIF3   ((uint32_t)0x01000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01314">1314</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga79bcc3f8e773206a66aba95c6f889d6f"/><section>
    <title>DMA_LISR_FEIF0</title>
<indexterm><primary>DMA_LISR_FEIF0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LISR_FEIF0</secondary></indexterm>
<para><computeroutput>#define DMA_LISR_FEIF0   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01330">1330</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafbc4fecde60c09e12f10113a156bb922"/><section>
    <title>DMA_LISR_FEIF1</title>
<indexterm><primary>DMA_LISR_FEIF1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LISR_FEIF1</secondary></indexterm>
<para><computeroutput>#define DMA_LISR_FEIF1   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01325">1325</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga99c42b194213872753460ef9b7745213"/><section>
    <title>DMA_LISR_FEIF2</title>
<indexterm><primary>DMA_LISR_FEIF2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LISR_FEIF2</secondary></indexterm>
<para><computeroutput>#define DMA_LISR_FEIF2   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01320">1320</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5367443a1378eef82aed62ca22763952"/><section>
    <title>DMA_LISR_FEIF3</title>
<indexterm><primary>DMA_LISR_FEIF3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LISR_FEIF3</secondary></indexterm>
<para><computeroutput>#define DMA_LISR_FEIF3   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01315">1315</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6181727d13abbc46283ff22ce359e3b9"/><section>
    <title>DMA_LISR_HTIF0</title>
<indexterm><primary>DMA_LISR_HTIF0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LISR_HTIF0</secondary></indexterm>
<para><computeroutput>#define DMA_LISR_HTIF0   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01327">1327</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga04304a9f8891e325247c0aaa4c9fac72"/><section>
    <title>DMA_LISR_HTIF1</title>
<indexterm><primary>DMA_LISR_HTIF1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LISR_HTIF1</secondary></indexterm>
<para><computeroutput>#define DMA_LISR_HTIF1   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01322">1322</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6ca25185d14a1f0c208ec8ceadc787a6"/><section>
    <title>DMA_LISR_HTIF2</title>
<indexterm><primary>DMA_LISR_HTIF2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LISR_HTIF2</secondary></indexterm>
<para><computeroutput>#define DMA_LISR_HTIF2   ((uint32_t)0x00100000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01317">1317</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa10c891ee2ec333b7f87eea5886d574f"/><section>
    <title>DMA_LISR_HTIF3</title>
<indexterm><primary>DMA_LISR_HTIF3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LISR_HTIF3</secondary></indexterm>
<para><computeroutput>#define DMA_LISR_HTIF3   ((uint32_t)0x04000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01312">1312</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadbc3f7e52c0688bed4b71fa37666901d"/><section>
    <title>DMA_LISR_TCIF0</title>
<indexterm><primary>DMA_LISR_TCIF0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LISR_TCIF0</secondary></indexterm>
<para><computeroutput>#define DMA_LISR_TCIF0   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01326">1326</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae02aec39ded937b3ce816d3df4520d9b"/><section>
    <title>DMA_LISR_TCIF1</title>
<indexterm><primary>DMA_LISR_TCIF1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LISR_TCIF1</secondary></indexterm>
<para><computeroutput>#define DMA_LISR_TCIF1   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01321">1321</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf21350cce8c4cb5d7c6fcf5edc930cf8"/><section>
    <title>DMA_LISR_TCIF2</title>
<indexterm><primary>DMA_LISR_TCIF2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LISR_TCIF2</secondary></indexterm>
<para><computeroutput>#define DMA_LISR_TCIF2   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01316">1316</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga44e5bf8adbb2646d325cba8d5dd670d8"/><section>
    <title>DMA_LISR_TCIF3</title>
<indexterm><primary>DMA_LISR_TCIF3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LISR_TCIF3</secondary></indexterm>
<para><computeroutput>#define DMA_LISR_TCIF3   ((uint32_t)0x08000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01311">1311</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad43cdafa5acfcd683b7a2ee8976dd8ba"/><section>
    <title>DMA_LISR_TEIF0</title>
<indexterm><primary>DMA_LISR_TEIF0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LISR_TEIF0</secondary></indexterm>
<para><computeroutput>#define DMA_LISR_TEIF0   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01328">1328</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0cd826db0b9ea5544d1a93beb90f8972"/><section>
    <title>DMA_LISR_TEIF1</title>
<indexterm><primary>DMA_LISR_TEIF1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LISR_TEIF1</secondary></indexterm>
<para><computeroutput>#define DMA_LISR_TEIF1   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01323">1323</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga74d540802cadde42bdd6debae5d8ab89"/><section>
    <title>DMA_LISR_TEIF2</title>
<indexterm><primary>DMA_LISR_TEIF2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LISR_TEIF2</secondary></indexterm>
<para><computeroutput>#define DMA_LISR_TEIF2   ((uint32_t)0x00080000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01318">1318</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5dfaba3a5db7cdcbddf9ee5974b44c2f"/><section>
    <title>DMA_LISR_TEIF3</title>
<indexterm><primary>DMA_LISR_TEIF3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_LISR_TEIF3</secondary></indexterm>
<para><computeroutput>#define DMA_LISR_TEIF3   ((uint32_t)0x02000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01313">1313</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4f597f58faf86d2b78ad931079f57305"/><section>
    <title>DMA_SxCR_ACK</title>
<indexterm><primary>DMA_SxCR_ACK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_ACK</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_ACK   ((uint32_t)0x00100000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01254">1254</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadf353426d72702c7801416ba36d53dc6"/><section>
    <title>DMA_SxCR_CHSEL</title>
<indexterm><primary>DMA_SxCR_CHSEL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_CHSEL</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_CHSEL   ((uint32_t)0x0E000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01244">1244</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga17d34dad5c7bdb97fdcadaebfed80d90"/><section>
    <title>DMA_SxCR_CHSEL_0</title>
<indexterm><primary>DMA_SxCR_CHSEL_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_CHSEL_0</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_CHSEL_0   ((uint32_t)0x02000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01245">1245</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafa59d7ef4d7e0895f18ca4ef1210edae"/><section>
    <title>DMA_SxCR_CHSEL_1</title>
<indexterm><primary>DMA_SxCR_CHSEL_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_CHSEL_1</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_CHSEL_1   ((uint32_t)0x04000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01246">1246</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae001e60d3fd84c18bb5e2f96b695af38"/><section>
    <title>DMA_SxCR_CHSEL_2</title>
<indexterm><primary>DMA_SxCR_CHSEL_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_CHSEL_2</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_CHSEL_2   ((uint32_t)0x08000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01247">1247</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadc248dbc519cc580621cdadcdd8741fb"/><section>
    <title>DMA_SxCR_CIRC</title>
<indexterm><primary>DMA_SxCR_CIRC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_CIRC</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_CIRC   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01269">1269</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadd36c677ee53f56dc408cd549e64cf7d"/><section>
    <title>DMA_SxCR_CT</title>
<indexterm><primary>DMA_SxCR_CT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_CT</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_CT   ((uint32_t)0x00080000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01255">1255</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga53a1cde736b2afc5a394a67849f0c497"/><section>
    <title>DMA_SxCR_DBM</title>
<indexterm><primary>DMA_SxCR_DBM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_DBM</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_DBM   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01256">1256</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga16bc78076551c42cbdc084e9d0006bd4"/><section>
    <title>DMA_SxCR_DIR</title>
<indexterm><primary>DMA_SxCR_DIR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_DIR</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_DIR   ((uint32_t)0x000000C0)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01270">1270</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadca9547536f3d2f76577275964b4875e"/><section>
    <title>DMA_SxCR_DIR_0</title>
<indexterm><primary>DMA_SxCR_DIR_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_DIR_0</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_DIR_0   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01271">1271</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac52c8d6ecad03bfe531867fa7457f2ae"/><section>
    <title>DMA_SxCR_DIR_1</title>
<indexterm><primary>DMA_SxCR_DIR_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_DIR_1</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_DIR_1   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01272">1272</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacaecc56f94a9af756d077cf7df1b6c41"/><section>
    <title>DMA_SxCR_DMEIE</title>
<indexterm><primary>DMA_SxCR_DMEIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_DMEIE</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_DMEIE   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01277">1277</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaabf69fe92e9a44167535365b0fe4ea9e"/><section>
    <title>DMA_SxCR_EN</title>
<indexterm><primary>DMA_SxCR_EN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_EN</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_EN   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01278">1278</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga13a7fe097608bc5031d42ba69effed20"/><section>
    <title>DMA_SxCR_HTIE</title>
<indexterm><primary>DMA_SxCR_HTIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_HTIE</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_HTIE   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01275">1275</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c1174bff38faf5d87b71521bce8f84f"/><section>
    <title>DMA_SxCR_MBURST</title>
<indexterm><primary>DMA_SxCR_MBURST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_MBURST</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_MBURST   ((uint32_t)0x01800000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01248">1248</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e3931a8f14ffe008b8717e1b3232fca"/><section>
    <title>DMA_SxCR_MBURST_0</title>
<indexterm><primary>DMA_SxCR_MBURST_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_MBURST_0</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_MBURST_0   ((uint32_t)0x00800000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01249">1249</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf28eac7212392083bbf1b3d475022b74"/><section>
    <title>DMA_SxCR_MBURST_1</title>
<indexterm><primary>DMA_SxCR_MBURST_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_MBURST_1</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_MBURST_1   ((uint32_t)0x01000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01250">1250</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga771a295832a584a3777ede523a691719"/><section>
    <title>DMA_SxCR_MINC</title>
<indexterm><primary>DMA_SxCR_MINC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_MINC</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_MINC   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01267">1267</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae9a98cb706a722d726d8ec6e9fe4a773"/><section>
    <title>DMA_SxCR_MSIZE</title>
<indexterm><primary>DMA_SxCR_MSIZE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_MSIZE</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_MSIZE   ((uint32_t)0x00006000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01261">1261</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga39adb60b3394b61366691b45b8c2b80f"/><section>
    <title>DMA_SxCR_MSIZE_0</title>
<indexterm><primary>DMA_SxCR_MSIZE_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_MSIZE_0</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_MSIZE_0   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01262">1262</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa5c2ef08ab52de52b4e1fd785f60e263"/><section>
    <title>DMA_SxCR_MSIZE_1</title>
<indexterm><primary>DMA_SxCR_MSIZE_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_MSIZE_1</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_MSIZE_1   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01263">1263</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga502380abb155eb3b37a2ca9359e2da2e"/><section>
    <title>DMA_SxCR_PBURST</title>
<indexterm><primary>DMA_SxCR_PBURST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_PBURST</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_PBURST   ((uint32_t)0x00600000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01251">1251</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadf0eee1ad1788868a194f95107057a16"/><section>
    <title>DMA_SxCR_PBURST_0</title>
<indexterm><primary>DMA_SxCR_PBURST_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_PBURST_0</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_PBURST_0   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01252">1252</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga061207b2c654a0dd62e40187c9557eda"/><section>
    <title>DMA_SxCR_PBURST_1</title>
<indexterm><primary>DMA_SxCR_PBURST_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_PBURST_1</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_PBURST_1   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01253">1253</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga11f412d256043bec3e01ceef7f2099f2"/><section>
    <title>DMA_SxCR_PFCTRL</title>
<indexterm><primary>DMA_SxCR_PFCTRL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_PFCTRL</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_PFCTRL   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01273">1273</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga29c5d5c559dd14646fdc170e74f1f03b"/><section>
    <title>DMA_SxCR_PINC</title>
<indexterm><primary>DMA_SxCR_PINC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_PINC</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_PINC   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01268">1268</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeb929908d2e7fdef2136c20c93377c70"/><section>
    <title>DMA_SxCR_PINCOS</title>
<indexterm><primary>DMA_SxCR_PINCOS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_PINCOS</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_PINCOS   ((uint32_t)0x00008000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01260">1260</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga14c115d71a4e3b3c4da360108288154c"/><section>
    <title>DMA_SxCR_PL</title>
<indexterm><primary>DMA_SxCR_PL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_PL</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_PL   ((uint32_t)0x00030000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01257">1257</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga41b1b2f7bd6f0af932ff0fb7df9336b6"/><section>
    <title>DMA_SxCR_PL_0</title>
<indexterm><primary>DMA_SxCR_PL_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_PL_0</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_PL_0   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01258">1258</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga81817adc8c0ee54dea0f67a1a9e8eb77"/><section>
    <title>DMA_SxCR_PL_1</title>
<indexterm><primary>DMA_SxCR_PL_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_PL_1</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_PL_1   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01259">1259</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaea0808f979c27b7b68d79ad511e95ea0"/><section>
    <title>DMA_SxCR_PSIZE</title>
<indexterm><primary>DMA_SxCR_PSIZE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_PSIZE</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_PSIZE   ((uint32_t)0x00001800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01264">1264</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab05cf3e3f7c9edae5c70d59b3b75b14f"/><section>
    <title>DMA_SxCR_PSIZE_0</title>
<indexterm><primary>DMA_SxCR_PSIZE_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_PSIZE_0</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_PSIZE_0   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01265">1265</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8f376d0900380a3045cbeadd6a037302"/><section>
    <title>DMA_SxCR_PSIZE_1</title>
<indexterm><primary>DMA_SxCR_PSIZE_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_PSIZE_1</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_PSIZE_1   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01266">1266</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6ae47cc2cd2e985d29cb6b0bb65da1d7"/><section>
    <title>DMA_SxCR_TCIE</title>
<indexterm><primary>DMA_SxCR_TCIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_TCIE</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_TCIE   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01274">1274</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeee99c36ba3ea56cdb4f73a0b01fb602"/><section>
    <title>DMA_SxCR_TEIE</title>
<indexterm><primary>DMA_SxCR_TEIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxCR_TEIE</secondary></indexterm>
<para><computeroutput>#define DMA_SxCR_TEIE   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01276">1276</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga89406bb954742665691c0ac2f8d95ec9"/><section>
    <title>DMA_SxFCR_DMDIS</title>
<indexterm><primary>DMA_SxFCR_DMDIS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxFCR_DMDIS</secondary></indexterm>
<para><computeroutput>#define DMA_SxFCR_DMDIS   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01305">1305</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaba9ca2264bc381abe0f4183729ab1fb1"/><section>
    <title>DMA_SxFCR_FEIE</title>
<indexterm><primary>DMA_SxFCR_FEIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxFCR_FEIE</secondary></indexterm>
<para><computeroutput>#define DMA_SxFCR_FEIE   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01300">1300</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga56094479dc9b173b00ccfb199d8a2853"/><section>
    <title>DMA_SxFCR_FS</title>
<indexterm><primary>DMA_SxFCR_FS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxFCR_FS</secondary></indexterm>
<para><computeroutput>#define DMA_SxFCR_FS   ((uint32_t)0x00000038)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01301">1301</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaccf0cb1a99fb8265535b15fc6a428060"/><section>
    <title>DMA_SxFCR_FS_0</title>
<indexterm><primary>DMA_SxFCR_FS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxFCR_FS_0</secondary></indexterm>
<para><computeroutput>#define DMA_SxFCR_FS_0   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01302">1302</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6b5dd8e40fe393762866522caa0ab842"/><section>
    <title>DMA_SxFCR_FS_1</title>
<indexterm><primary>DMA_SxFCR_FS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxFCR_FS_1</secondary></indexterm>
<para><computeroutput>#define DMA_SxFCR_FS_1   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01303">1303</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga51558a53d17a6deeed3937c15787361c"/><section>
    <title>DMA_SxFCR_FS_2</title>
<indexterm><primary>DMA_SxFCR_FS_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxFCR_FS_2</secondary></indexterm>
<para><computeroutput>#define DMA_SxFCR_FS_2   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01304">1304</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga44c16978164026a81f5b07280e800e7f"/><section>
    <title>DMA_SxFCR_FTH</title>
<indexterm><primary>DMA_SxFCR_FTH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxFCR_FTH</secondary></indexterm>
<para><computeroutput>#define DMA_SxFCR_FTH   ((uint32_t)0x00000003)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01306">1306</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga63716e11d34bca95927671055aa63fe8"/><section>
    <title>DMA_SxFCR_FTH_0</title>
<indexterm><primary>DMA_SxFCR_FTH_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxFCR_FTH_0</secondary></indexterm>
<para><computeroutput>#define DMA_SxFCR_FTH_0   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01307">1307</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae3d780fc1222a183071c73e62a0524a1"/><section>
    <title>DMA_SxFCR_FTH_1</title>
<indexterm><primary>DMA_SxFCR_FTH_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxFCR_FTH_1</secondary></indexterm>
<para><computeroutput>#define DMA_SxFCR_FTH_1   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01308">1308</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga62e0e1a1121885de705e618855ba83b0"/><section>
    <title>DMA_SxNDT</title>
<indexterm><primary>DMA_SxNDT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxNDT</secondary></indexterm>
<para><computeroutput>#define DMA_SxNDT   ((uint32_t)0x0000FFFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01281">1281</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9ae52f0e22e621d60861143ca6027852"/><section>
    <title>DMA_SxNDT_0</title>
<indexterm><primary>DMA_SxNDT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxNDT_0</secondary></indexterm>
<para><computeroutput>#define DMA_SxNDT_0   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01282">1282</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4c4223f0a871ccfee403988befa42d94"/><section>
    <title>DMA_SxNDT_1</title>
<indexterm><primary>DMA_SxNDT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxNDT_1</secondary></indexterm>
<para><computeroutput>#define DMA_SxNDT_1   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01283">1283</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga64a0c2548db60b344bbbda72b53089ca"/><section>
    <title>DMA_SxNDT_10</title>
<indexterm><primary>DMA_SxNDT_10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxNDT_10</secondary></indexterm>
<para><computeroutput>#define DMA_SxNDT_10   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01292">1292</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6e37fe0da3a0c2e6ac94f999c8455187"/><section>
    <title>DMA_SxNDT_11</title>
<indexterm><primary>DMA_SxNDT_11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxNDT_11</secondary></indexterm>
<para><computeroutput>#define DMA_SxNDT_11   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01293">1293</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa27c8ece8e904ef16ea45be9f7733103"/><section>
    <title>DMA_SxNDT_12</title>
<indexterm><primary>DMA_SxNDT_12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxNDT_12</secondary></indexterm>
<para><computeroutput>#define DMA_SxNDT_12   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01294">1294</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8f320a375482fe097d3f1579925013bb"/><section>
    <title>DMA_SxNDT_13</title>
<indexterm><primary>DMA_SxNDT_13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxNDT_13</secondary></indexterm>
<para><computeroutput>#define DMA_SxNDT_13   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01295">1295</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8882d292259d683b075bf6c4e009b3ae"/><section>
    <title>DMA_SxNDT_14</title>
<indexterm><primary>DMA_SxNDT_14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxNDT_14</secondary></indexterm>
<para><computeroutput>#define DMA_SxNDT_14   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01296">1296</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga386a1a2048a470bed80654cd548dea65"/><section>
    <title>DMA_SxNDT_15</title>
<indexterm><primary>DMA_SxNDT_15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxNDT_15</secondary></indexterm>
<para><computeroutput>#define DMA_SxNDT_15   ((uint32_t)0x00008000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01297">1297</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4766cc41262f7b530351ecc5939fc222"/><section>
    <title>DMA_SxNDT_2</title>
<indexterm><primary>DMA_SxNDT_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxNDT_2</secondary></indexterm>
<para><computeroutput>#define DMA_SxNDT_2   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01284">1284</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaa43d96546fce4a436e4478a99ac0394"/><section>
    <title>DMA_SxNDT_3</title>
<indexterm><primary>DMA_SxNDT_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxNDT_3</secondary></indexterm>
<para><computeroutput>#define DMA_SxNDT_3   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01285">1285</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga81412c27b9d192be6c8c251b3a750e3c"/><section>
    <title>DMA_SxNDT_4</title>
<indexterm><primary>DMA_SxNDT_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxNDT_4</secondary></indexterm>
<para><computeroutput>#define DMA_SxNDT_4   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01286">1286</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeff6beaa117fca4b6d1bbd87de34f674"/><section>
    <title>DMA_SxNDT_5</title>
<indexterm><primary>DMA_SxNDT_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxNDT_5</secondary></indexterm>
<para><computeroutput>#define DMA_SxNDT_5   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01287">1287</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7533a77655a960f82d08edfd2f4bf7ee"/><section>
    <title>DMA_SxNDT_6</title>
<indexterm><primary>DMA_SxNDT_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxNDT_6</secondary></indexterm>
<para><computeroutput>#define DMA_SxNDT_6   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01288">1288</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b2791b19fcf8586ffd28204bab2f2b4"/><section>
    <title>DMA_SxNDT_7</title>
<indexterm><primary>DMA_SxNDT_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxNDT_7</secondary></indexterm>
<para><computeroutput>#define DMA_SxNDT_7   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01289">1289</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa6d77fc0aa9e027fc906f70f8e6a4aca"/><section>
    <title>DMA_SxNDT_8</title>
<indexterm><primary>DMA_SxNDT_8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxNDT_8</secondary></indexterm>
<para><computeroutput>#define DMA_SxNDT_8   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01290">1290</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b4f096ed9b7f778e5b6beec36ca9698"/><section>
    <title>DMA_SxNDT_9</title>
<indexterm><primary>DMA_SxNDT_9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>DMA_SxNDT_9</secondary></indexterm>
<para><computeroutput>#define DMA_SxNDT_9   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01291">1291</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga515c0dc6d2472e06a89e4bb19725e8f3"/><section>
    <title>EXTI_EMR_MR0</title>
<indexterm><primary>EXTI_EMR_MR0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR0</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR0   ((uint32_t)0x00000001)</computeroutput></para>
<para>Event Mask on line 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01427">1427</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6d88e7c10e5985fa425ea7ab4fe4c3e5"/><section>
    <title>EXTI_EMR_MR1</title>
<indexterm><primary>EXTI_EMR_MR1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR1</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR1   ((uint32_t)0x00000002)</computeroutput></para>
<para>Event Mask on line 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01428">1428</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf342d34ed1b8e4aa916bf49e30c2a234"/><section>
    <title>EXTI_EMR_MR10</title>
<indexterm><primary>EXTI_EMR_MR10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR10</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR10   ((uint32_t)0x00000400)</computeroutput></para>
<para>Event Mask on line 10 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01437">1437</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9ec516af1de770c82c3c9c458cbc0172"/><section>
    <title>EXTI_EMR_MR11</title>
<indexterm><primary>EXTI_EMR_MR11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR11</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR11   ((uint32_t)0x00000800)</computeroutput></para>
<para>Event Mask on line 11 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01438">1438</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga15732553e5b0de9f58180a0b024d4cad"/><section>
    <title>EXTI_EMR_MR12</title>
<indexterm><primary>EXTI_EMR_MR12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR12</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR12   ((uint32_t)0x00001000)</computeroutput></para>
<para>Event Mask on line 12 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01439">1439</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9fd2ec6472e46869956acb28f5e1b55f"/><section>
    <title>EXTI_EMR_MR13</title>
<indexterm><primary>EXTI_EMR_MR13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR13</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR13   ((uint32_t)0x00002000)</computeroutput></para>
<para>Event Mask on line 13 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01440">1440</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaecf5890ea71eea034ec1cd9e96284f89"/><section>
    <title>EXTI_EMR_MR14</title>
<indexterm><primary>EXTI_EMR_MR14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR14</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR14   ((uint32_t)0x00004000)</computeroutput></para>
<para>Event Mask on line 14 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01441">1441</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7a7bacc32351a36aefcd5614abc76ae3"/><section>
    <title>EXTI_EMR_MR15</title>
<indexterm><primary>EXTI_EMR_MR15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR15</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR15   ((uint32_t)0x00008000)</computeroutput></para>
<para>Event Mask on line 15 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01442">1442</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga34b1a6934265da759bc061f73d5d1374"/><section>
    <title>EXTI_EMR_MR16</title>
<indexterm><primary>EXTI_EMR_MR16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR16</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR16   ((uint32_t)0x00010000)</computeroutput></para>
<para>Event Mask on line 16 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01443">1443</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6a30aa20cf475eecf7e15171e83035e4"/><section>
    <title>EXTI_EMR_MR17</title>
<indexterm><primary>EXTI_EMR_MR17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR17</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR17   ((uint32_t)0x00020000)</computeroutput></para>
<para>Event Mask on line 17 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01444">1444</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga25eee729b57b4c78a0613c184fc539e5"/><section>
    <title>EXTI_EMR_MR18</title>
<indexterm><primary>EXTI_EMR_MR18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR18</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR18   ((uint32_t)0x00040000)</computeroutput></para>
<para>Event Mask on line 18 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01445">1445</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaeababa85e5ebe6aa93d011d83fd7994"/><section>
    <title>EXTI_EMR_MR19</title>
<indexterm><primary>EXTI_EMR_MR19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR19</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR19   ((uint32_t)0x00080000)</computeroutput></para>
<para>Event Mask on line 19 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01446">1446</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga460d5d4c0b53bcc04d5804e1204ded21"/><section>
    <title>EXTI_EMR_MR2</title>
<indexterm><primary>EXTI_EMR_MR2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR2</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR2   ((uint32_t)0x00000004)</computeroutput></para>
<para>Event Mask on line 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01429">1429</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga73944983ce5a6bde9dc172b4f483898c"/><section>
    <title>EXTI_EMR_MR3</title>
<indexterm><primary>EXTI_EMR_MR3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR3</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR3   ((uint32_t)0x00000008)</computeroutput></para>
<para>Event Mask on line 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01430">1430</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab80f809ead83e747677a31c80c6aae03"/><section>
    <title>EXTI_EMR_MR4</title>
<indexterm><primary>EXTI_EMR_MR4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR4</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR4   ((uint32_t)0x00000010)</computeroutput></para>
<para>Event Mask on line 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01431">1431</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga65976f75b703f740dea3562ba3b8db59"/><section>
    <title>EXTI_EMR_MR5</title>
<indexterm><primary>EXTI_EMR_MR5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR5</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR5   ((uint32_t)0x00000020)</computeroutput></para>
<para>Event Mask on line 5 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01432">1432</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaea480bd932cd1fa0904f5eb1caee9a12"/><section>
    <title>EXTI_EMR_MR6</title>
<indexterm><primary>EXTI_EMR_MR6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR6</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR6   ((uint32_t)0x00000040)</computeroutput></para>
<para>Event Mask on line 6 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01433">1433</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadbb27ff8664928994ef96f87052d14be"/><section>
    <title>EXTI_EMR_MR7</title>
<indexterm><primary>EXTI_EMR_MR7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR7</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR7   ((uint32_t)0x00000080)</computeroutput></para>
<para>Event Mask on line 7 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01434">1434</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4ed4b371da871ffd0cc12ee00147282f"/><section>
    <title>EXTI_EMR_MR8</title>
<indexterm><primary>EXTI_EMR_MR8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR8</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR8   ((uint32_t)0x00000100)</computeroutput></para>
<para>Event Mask on line 8 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01435">1435</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga109af342179fff1fccfdde582834867a"/><section>
    <title>EXTI_EMR_MR9</title>
<indexterm><primary>EXTI_EMR_MR9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_EMR_MR9</secondary></indexterm>
<para><computeroutput>#define EXTI_EMR_MR9   ((uint32_t)0x00000200)</computeroutput></para>
<para>Event Mask on line 9 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01436">1436</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"/><section>
    <title>EXTI_FTSR_TR0</title>
<indexterm><primary>EXTI_FTSR_TR0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR0</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR0   ((uint32_t)0x00000001)</computeroutput></para>
<para>Falling trigger event configuration bit of line 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01471">1471</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac287be3bd3bad84aed48603dbe8bd4ed"/><section>
    <title>EXTI_FTSR_TR1</title>
<indexterm><primary>EXTI_FTSR_TR1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR1</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR1   ((uint32_t)0x00000002)</computeroutput></para>
<para>Falling trigger event configuration bit of line 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01472">1472</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac9a2b80699a213f0d2b03658f21ad643"/><section>
    <title>EXTI_FTSR_TR10</title>
<indexterm><primary>EXTI_FTSR_TR10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR10</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR10   ((uint32_t)0x00000400)</computeroutput></para>
<para>Falling trigger event configuration bit of line 10 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01481">1481</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6c74d4d520406a14c517784cdd5fc6ef"/><section>
    <title>EXTI_FTSR_TR11</title>
<indexterm><primary>EXTI_FTSR_TR11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR11</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR11   ((uint32_t)0x00000800)</computeroutput></para>
<para>Falling trigger event configuration bit of line 11 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01482">1482</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3992511ec1785bdf107873b139d74245"/><section>
    <title>EXTI_FTSR_TR12</title>
<indexterm><primary>EXTI_FTSR_TR12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR12</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR12   ((uint32_t)0x00001000)</computeroutput></para>
<para>Falling trigger event configuration bit of line 12 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01483">1483</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0714519a1edcba4695f92f1bba70e825"/><section>
    <title>EXTI_FTSR_TR13</title>
<indexterm><primary>EXTI_FTSR_TR13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR13</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR13   ((uint32_t)0x00002000)</computeroutput></para>
<para>Falling trigger event configuration bit of line 13 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01484">1484</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5b92577e64a95ef2069f1a56176d35ff"/><section>
    <title>EXTI_FTSR_TR14</title>
<indexterm><primary>EXTI_FTSR_TR14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR14</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR14   ((uint32_t)0x00004000)</computeroutput></para>
<para>Falling trigger event configuration bit of line 14 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01485">1485</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2a6cc515f13ffe1a3620d06fa08addc7"/><section>
    <title>EXTI_FTSR_TR15</title>
<indexterm><primary>EXTI_FTSR_TR15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR15</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR15   ((uint32_t)0x00008000)</computeroutput></para>
<para>Falling trigger event configuration bit of line 15 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01486">1486</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa1b4b850094ccc48790a1e4616ceebd2"/><section>
    <title>EXTI_FTSR_TR16</title>
<indexterm><primary>EXTI_FTSR_TR16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR16</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR16   ((uint32_t)0x00010000)</computeroutput></para>
<para>Falling trigger event configuration bit of line 16 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01487">1487</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga009e618c9563b3a8dcaec493006115c7"/><section>
    <title>EXTI_FTSR_TR17</title>
<indexterm><primary>EXTI_FTSR_TR17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR17</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR17   ((uint32_t)0x00020000)</computeroutput></para>
<para>Falling trigger event configuration bit of line 17 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01488">1488</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga405285cdc474ee20085b17ef1f61517e"/><section>
    <title>EXTI_FTSR_TR18</title>
<indexterm><primary>EXTI_FTSR_TR18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR18</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR18   ((uint32_t)0x00040000)</computeroutput></para>
<para>Falling trigger event configuration bit of line 18 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01489">1489</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1277527e2fa727fdec2dcc7a300ea1af"/><section>
    <title>EXTI_FTSR_TR19</title>
<indexterm><primary>EXTI_FTSR_TR19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR19</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR19   ((uint32_t)0x00080000)</computeroutput></para>
<para>Falling trigger event configuration bit of line 19 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01490">1490</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9c4503803cbe1933cd35519cfc809041"/><section>
    <title>EXTI_FTSR_TR2</title>
<indexterm><primary>EXTI_FTSR_TR2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR2</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR2   ((uint32_t)0x00000004)</computeroutput></para>
<para>Falling trigger event configuration bit of line 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01473">1473</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga23593d2b8a9ec0147bab28765af30e1f"/><section>
    <title>EXTI_FTSR_TR3</title>
<indexterm><primary>EXTI_FTSR_TR3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR3</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR3   ((uint32_t)0x00000008)</computeroutput></para>
<para>Falling trigger event configuration bit of line 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01474">1474</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa77211bfa8f4d77cf373296954dad6b2"/><section>
    <title>EXTI_FTSR_TR4</title>
<indexterm><primary>EXTI_FTSR_TR4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR4</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR4   ((uint32_t)0x00000010)</computeroutput></para>
<para>Falling trigger event configuration bit of line 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01475">1475</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga903f9b080c5971dd5d7935e5b87886e2"/><section>
    <title>EXTI_FTSR_TR5</title>
<indexterm><primary>EXTI_FTSR_TR5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR5</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR5   ((uint32_t)0x00000020)</computeroutput></para>
<para>Falling trigger event configuration bit of line 5 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01476">1476</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae8527cce22f69e02a08ed67a67f8e5ca"/><section>
    <title>EXTI_FTSR_TR6</title>
<indexterm><primary>EXTI_FTSR_TR6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR6</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR6   ((uint32_t)0x00000040)</computeroutput></para>
<para>Falling trigger event configuration bit of line 6 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01477">1477</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf408315e497b902922a9bf40a4c6f567"/><section>
    <title>EXTI_FTSR_TR7</title>
<indexterm><primary>EXTI_FTSR_TR7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR7</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR7   ((uint32_t)0x00000080)</computeroutput></para>
<para>Falling trigger event configuration bit of line 7 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01478">1478</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga00f1bded4d121e21116627b8e80784fc"/><section>
    <title>EXTI_FTSR_TR8</title>
<indexterm><primary>EXTI_FTSR_TR8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR8</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR8   ((uint32_t)0x00000100)</computeroutput></para>
<para>Falling trigger event configuration bit of line 8 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01479">1479</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga89f0c4de2b6acb75302d206b697f83ef"/><section>
    <title>EXTI_FTSR_TR9</title>
<indexterm><primary>EXTI_FTSR_TR9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_FTSR_TR9</secondary></indexterm>
<para><computeroutput>#define EXTI_FTSR_TR9   ((uint32_t)0x00000200)</computeroutput></para>
<para>Falling trigger event configuration bit of line 9 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01480">1480</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad03b2ba6cde99065627fccabd54ac097"/><section>
    <title>EXTI_IMR_MR0</title>
<indexterm><primary>EXTI_IMR_MR0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR0</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR0   ((uint32_t)0x00000001)</computeroutput></para>
<para>Interrupt Mask on line 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01405">1405</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaaf3f9a86c620149893db38c83f8ba58"/><section>
    <title>EXTI_IMR_MR1</title>
<indexterm><primary>EXTI_IMR_MR1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR1</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR1   ((uint32_t)0x00000002)</computeroutput></para>
<para>Interrupt Mask on line 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01406">1406</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5fd7db9a1ce82c152ca7bc6fddf31366"/><section>
    <title>EXTI_IMR_MR10</title>
<indexterm><primary>EXTI_IMR_MR10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR10</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR10   ((uint32_t)0x00000400)</computeroutput></para>
<para>Interrupt Mask on line 10 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01415">1415</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga68cfe8fe938fcb0fc6925bf493ccfaa7"/><section>
    <title>EXTI_IMR_MR11</title>
<indexterm><primary>EXTI_IMR_MR11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR11</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR11   ((uint32_t)0x00000800)</computeroutput></para>
<para>Interrupt Mask on line 11 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01416">1416</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad21caf923d2083fb106852493667c16e"/><section>
    <title>EXTI_IMR_MR12</title>
<indexterm><primary>EXTI_IMR_MR12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR12</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR12   ((uint32_t)0x00001000)</computeroutput></para>
<para>Interrupt Mask on line 12 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01417">1417</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e1938a063c48d7d6504cb32f7965c0e"/><section>
    <title>EXTI_IMR_MR13</title>
<indexterm><primary>EXTI_IMR_MR13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR13</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR13   ((uint32_t)0x00002000)</computeroutput></para>
<para>Interrupt Mask on line 13 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01418">1418</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab8827cee06670f256bc8f6301bea9cab"/><section>
    <title>EXTI_IMR_MR14</title>
<indexterm><primary>EXTI_IMR_MR14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR14</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR14   ((uint32_t)0x00004000)</computeroutput></para>
<para>Interrupt Mask on line 14 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01419">1419</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga88d9990be7f8f9e530a9f930a365fa44"/><section>
    <title>EXTI_IMR_MR15</title>
<indexterm><primary>EXTI_IMR_MR15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR15</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR15   ((uint32_t)0x00008000)</computeroutput></para>
<para>Interrupt Mask on line 15 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01420">1420</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7419f78ed9044bdd237b452ef49e1b7f"/><section>
    <title>EXTI_IMR_MR16</title>
<indexterm><primary>EXTI_IMR_MR16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR16</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR16   ((uint32_t)0x00010000)</computeroutput></para>
<para>Interrupt Mask on line 16 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01421">1421</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4489fa85d1552b8f40faed93483a5d35"/><section>
    <title>EXTI_IMR_MR17</title>
<indexterm><primary>EXTI_IMR_MR17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR17</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR17   ((uint32_t)0x00020000)</computeroutput></para>
<para>Interrupt Mask on line 17 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01422">1422</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga05e16f2cda40cca58a45458cc44d510f"/><section>
    <title>EXTI_IMR_MR18</title>
<indexterm><primary>EXTI_IMR_MR18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR18</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR18   ((uint32_t)0x00040000)</computeroutput></para>
<para>Interrupt Mask on line 18 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01423">1423</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad47f7a023cbba165dfb95845d3c8c55c"/><section>
    <title>EXTI_IMR_MR19</title>
<indexterm><primary>EXTI_IMR_MR19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR19</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR19   ((uint32_t)0x00080000)</computeroutput></para>
<para>Interrupt Mask on line 19 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01424">1424</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga71604d1c29973c5e2bf69c8e94e89f67"/><section>
    <title>EXTI_IMR_MR2</title>
<indexterm><primary>EXTI_IMR_MR2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR2</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR2   ((uint32_t)0x00000004)</computeroutput></para>
<para>Interrupt Mask on line 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01407">1407</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5edd42f9b2129c18cfa3c3598dcd1134"/><section>
    <title>EXTI_IMR_MR3</title>
<indexterm><primary>EXTI_IMR_MR3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR3</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR3   ((uint32_t)0x00000008)</computeroutput></para>
<para>Interrupt Mask on line 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01408">1408</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga23e920ad334439cd2ad4d683054914e3"/><section>
    <title>EXTI_IMR_MR4</title>
<indexterm><primary>EXTI_IMR_MR4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR4</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR4   ((uint32_t)0x00000010)</computeroutput></para>
<para>Interrupt Mask on line 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01409">1409</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"/><section>
    <title>EXTI_IMR_MR5</title>
<indexterm><primary>EXTI_IMR_MR5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR5</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR5   ((uint32_t)0x00000020)</computeroutput></para>
<para>Interrupt Mask on line 5 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01410">1410</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5533c8ec796e3bbc9dc4474376056e06"/><section>
    <title>EXTI_IMR_MR6</title>
<indexterm><primary>EXTI_IMR_MR6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR6</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR6   ((uint32_t)0x00000040)</computeroutput></para>
<para>Interrupt Mask on line 6 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01411">1411</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab620165d3fea1c564fcf1016805a1a8e"/><section>
    <title>EXTI_IMR_MR7</title>
<indexterm><primary>EXTI_IMR_MR7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR7</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR7   ((uint32_t)0x00000080)</computeroutput></para>
<para>Interrupt Mask on line 7 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01412">1412</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga88e8b274e4398fdcb1c68da2b6320d5b"/><section>
    <title>EXTI_IMR_MR8</title>
<indexterm><primary>EXTI_IMR_MR8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR8</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR8   ((uint32_t)0x00000100)</computeroutput></para>
<para>Interrupt Mask on line 8 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01413">1413</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf4d177dcf33bb9a34f8590ec509746e8"/><section>
    <title>EXTI_IMR_MR9</title>
<indexterm><primary>EXTI_IMR_MR9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_IMR_MR9</secondary></indexterm>
<para><computeroutput>#define EXTI_IMR_MR9   ((uint32_t)0x00000200)</computeroutput></para>
<para>Interrupt Mask on line 9 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01414">1414</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6da1c8a465606de1f90a74d369fbf25a"/><section>
    <title>EXTI_PR_PR0</title>
<indexterm><primary>EXTI_PR_PR0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR0</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR0   ((uint32_t)0x00000001)</computeroutput></para>
<para>Pending bit for line 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01515">1515</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b9b5f97edeccf442998a65b19e77f25"/><section>
    <title>EXTI_PR_PR1</title>
<indexterm><primary>EXTI_PR_PR1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR1</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR1   ((uint32_t)0x00000002)</computeroutput></para>
<para>Pending bit for line 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01516">1516</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1ef8e9c691b95763007ed228e98fa108"/><section>
    <title>EXTI_PR_PR10</title>
<indexterm><primary>EXTI_PR_PR10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR10</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR10   ((uint32_t)0x00000400)</computeroutput></para>
<para>Pending bit for line 10 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01525">1525</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga144f1a41abb7b87a1619c15ba5fb548b"/><section>
    <title>EXTI_PR_PR11</title>
<indexterm><primary>EXTI_PR_PR11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR11</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR11   ((uint32_t)0x00000800)</computeroutput></para>
<para>Pending bit for line 11 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01526">1526</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae1a68025056b8c84bb13635af5e2a07c"/><section>
    <title>EXTI_PR_PR12</title>
<indexterm><primary>EXTI_PR_PR12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR12</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR12   ((uint32_t)0x00001000)</computeroutput></para>
<para>Pending bit for line 12 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01527">1527</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3471c79d5b19813785387504a1a5f0c4"/><section>
    <title>EXTI_PR_PR13</title>
<indexterm><primary>EXTI_PR_PR13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR13</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR13   ((uint32_t)0x00002000)</computeroutput></para>
<para>Pending bit for line 13 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01528">1528</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae5396ec2dbbee9d7585224fa12273598"/><section>
    <title>EXTI_PR_PR14</title>
<indexterm><primary>EXTI_PR_PR14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR14</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR14   ((uint32_t)0x00004000)</computeroutput></para>
<para>Pending bit for line 14 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01529">1529</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga149f9d9d6c1aab867734b59db1117c41"/><section>
    <title>EXTI_PR_PR15</title>
<indexterm><primary>EXTI_PR_PR15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR15</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR15   ((uint32_t)0x00008000)</computeroutput></para>
<para>Pending bit for line 15 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01530">1530</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa47e5b07d5a407198e09f05262f18bba"/><section>
    <title>EXTI_PR_PR16</title>
<indexterm><primary>EXTI_PR_PR16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR16</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR16   ((uint32_t)0x00010000)</computeroutput></para>
<para>Pending bit for line 16 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01531">1531</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadbc7d82eb61e2adf0a955ef0cc97690f"/><section>
    <title>EXTI_PR_PR17</title>
<indexterm><primary>EXTI_PR_PR17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR17</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR17   ((uint32_t)0x00020000)</computeroutput></para>
<para>Pending bit for line 17 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01532">1532</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga541810a93fbf4cdd9b39f2717f37240d"/><section>
    <title>EXTI_PR_PR18</title>
<indexterm><primary>EXTI_PR_PR18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR18</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR18   ((uint32_t)0x00040000)</computeroutput></para>
<para>Pending bit for line 18 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01533">1533</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga41e43af631a30492e09e5fd5c50f47f5"/><section>
    <title>EXTI_PR_PR19</title>
<indexterm><primary>EXTI_PR_PR19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR19</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR19   ((uint32_t)0x00080000)</computeroutput></para>
<para>Pending bit for line 19 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01534">1534</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga085d2105381752a0aadc9be5a93ea665"/><section>
    <title>EXTI_PR_PR2</title>
<indexterm><primary>EXTI_PR_PR2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR2</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR2   ((uint32_t)0x00000004)</computeroutput></para>
<para>Pending bit for line 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01517">1517</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga064dab3e0d5689b92125713100555ce0"/><section>
    <title>EXTI_PR_PR3</title>
<indexterm><primary>EXTI_PR_PR3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR3</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR3   ((uint32_t)0x00000008)</computeroutput></para>
<para>Pending bit for line 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01518">1518</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga14f73b3693b3353a006d360cb8fd2ddc"/><section>
    <title>EXTI_PR_PR4</title>
<indexterm><primary>EXTI_PR_PR4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR4</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR4   ((uint32_t)0x00000010)</computeroutput></para>
<para>Pending bit for line 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01519">1519</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga319e167fa6e112061997d9a8d79f02f8"/><section>
    <title>EXTI_PR_PR5</title>
<indexterm><primary>EXTI_PR_PR5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR5</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR5   ((uint32_t)0x00000020)</computeroutput></para>
<para>Pending bit for line 5 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01520">1520</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf6f47cd1f602692258985784ed5e8e76"/><section>
    <title>EXTI_PR_PR6</title>
<indexterm><primary>EXTI_PR_PR6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR6</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR6   ((uint32_t)0x00000040)</computeroutput></para>
<para>Pending bit for line 6 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01521">1521</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa17ea7e3fb89e98fd6a232f453fcff9e"/><section>
    <title>EXTI_PR_PR7</title>
<indexterm><primary>EXTI_PR_PR7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR7</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR7   ((uint32_t)0x00000080)</computeroutput></para>
<para>Pending bit for line 7 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01522">1522</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa82e0dcb4961a32a9b7ebdf30493156d"/><section>
    <title>EXTI_PR_PR8</title>
<indexterm><primary>EXTI_PR_PR8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR8</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR8   ((uint32_t)0x00000100)</computeroutput></para>
<para>Pending bit for line 8 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01523">1523</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2fcc64f03d79af531febc077f45c48eb"/><section>
    <title>EXTI_PR_PR9</title>
<indexterm><primary>EXTI_PR_PR9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_PR_PR9</secondary></indexterm>
<para><computeroutput>#define EXTI_PR_PR9   ((uint32_t)0x00000200)</computeroutput></para>
<para>Pending bit for line 9 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01524">1524</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadb1823a87cd797a6066681a3256cecc6"/><section>
    <title>EXTI_RTSR_TR0</title>
<indexterm><primary>EXTI_RTSR_TR0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR0</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR0   ((uint32_t)0x00000001)</computeroutput></para>
<para>Rising trigger event configuration bit of line 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01449">1449</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1c42cc3763c52d1061b32219fc441566"/><section>
    <title>EXTI_RTSR_TR1</title>
<indexterm><primary>EXTI_RTSR_TR1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR1</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR1   ((uint32_t)0x00000002)</computeroutput></para>
<para>Rising trigger event configuration bit of line 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01450">1450</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa29df7ddbd067889992eb60ecddce0e4"/><section>
    <title>EXTI_RTSR_TR10</title>
<indexterm><primary>EXTI_RTSR_TR10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR10</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR10   ((uint32_t)0x00000400)</computeroutput></para>
<para>Rising trigger event configuration bit of line 10 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01459">1459</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8cf7a92cdb61b3f8cf6eec9513317ab7"/><section>
    <title>EXTI_RTSR_TR11</title>
<indexterm><primary>EXTI_RTSR_TR11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR11</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR11   ((uint32_t)0x00000800)</computeroutput></para>
<para>Rising trigger event configuration bit of line 11 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01460">1460</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0423be12bfb13f34eec9656d6d274e04"/><section>
    <title>EXTI_RTSR_TR12</title>
<indexterm><primary>EXTI_RTSR_TR12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR12</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR12   ((uint32_t)0x00001000)</computeroutput></para>
<para>Rising trigger event configuration bit of line 12 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01461">1461</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5d5ef451fd76dc0fa9c76d7c520d8f12"/><section>
    <title>EXTI_RTSR_TR13</title>
<indexterm><primary>EXTI_RTSR_TR13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR13</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR13   ((uint32_t)0x00002000)</computeroutput></para>
<para>Rising trigger event configuration bit of line 13 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01462">1462</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga95b0d883fa0fbc49105bda5596463cda"/><section>
    <title>EXTI_RTSR_TR14</title>
<indexterm><primary>EXTI_RTSR_TR14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR14</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR14   ((uint32_t)0x00004000)</computeroutput></para>
<para>Rising trigger event configuration bit of line 14 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01463">1463</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4fe54b09102a18676829c0bafb0aead2"/><section>
    <title>EXTI_RTSR_TR15</title>
<indexterm><primary>EXTI_RTSR_TR15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR15</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR15   ((uint32_t)0x00008000)</computeroutput></para>
<para>Rising trigger event configuration bit of line 15 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01464">1464</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae8e4fb52990f0fa3fb9bed5b74f1a589"/><section>
    <title>EXTI_RTSR_TR16</title>
<indexterm><primary>EXTI_RTSR_TR16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR16</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR16   ((uint32_t)0x00010000)</computeroutput></para>
<para>Rising trigger event configuration bit of line 16 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01465">1465</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad0a8fcb63516a4ed0d91b556f696f806"/><section>
    <title>EXTI_RTSR_TR17</title>
<indexterm><primary>EXTI_RTSR_TR17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR17</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR17   ((uint32_t)0x00020000)</computeroutput></para>
<para>Rising trigger event configuration bit of line 17 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01466">1466</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaca4223b8c4bc8726ac96ec64837f7b62"/><section>
    <title>EXTI_RTSR_TR18</title>
<indexterm><primary>EXTI_RTSR_TR18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR18</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR18   ((uint32_t)0x00040000)</computeroutput></para>
<para>Rising trigger event configuration bit of line 18 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01467">1467</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga40a722b0c36e832f619b2136f1510b3e"/><section>
    <title>EXTI_RTSR_TR19</title>
<indexterm><primary>EXTI_RTSR_TR19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR19</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR19   ((uint32_t)0x00080000)</computeroutput></para>
<para>Rising trigger event configuration bit of line 19 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01468">1468</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1c073b519f09b130e4ab4039823e290c"/><section>
    <title>EXTI_RTSR_TR2</title>
<indexterm><primary>EXTI_RTSR_TR2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR2</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR2   ((uint32_t)0x00000004)</computeroutput></para>
<para>Rising trigger event configuration bit of line 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01451">1451</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga090f295579a774c215585a55e5066b11"/><section>
    <title>EXTI_RTSR_TR3</title>
<indexterm><primary>EXTI_RTSR_TR3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR3</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR3   ((uint32_t)0x00000008)</computeroutput></para>
<para>Rising trigger event configuration bit of line 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01452">1452</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabce4722e99e3f44d40bfb6afb63444cc"/><section>
    <title>EXTI_RTSR_TR4</title>
<indexterm><primary>EXTI_RTSR_TR4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR4</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR4   ((uint32_t)0x00000010)</computeroutput></para>
<para>Rising trigger event configuration bit of line 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01453">1453</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac57b970ebc88f7bb015119ece9dd32de"/><section>
    <title>EXTI_RTSR_TR5</title>
<indexterm><primary>EXTI_RTSR_TR5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR5</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR5   ((uint32_t)0x00000020)</computeroutput></para>
<para>Rising trigger event configuration bit of line 5 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01454">1454</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaccc2212ce653d34cf48446ae0a68bed6"/><section>
    <title>EXTI_RTSR_TR6</title>
<indexterm><primary>EXTI_RTSR_TR6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR6</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR6   ((uint32_t)0x00000040)</computeroutput></para>
<para>Rising trigger event configuration bit of line 6 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01455">1455</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad380a0bc59524f4a0846a0b91d3c65c1"/><section>
    <title>EXTI_RTSR_TR7</title>
<indexterm><primary>EXTI_RTSR_TR7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR7</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR7   ((uint32_t)0x00000080)</computeroutput></para>
<para>Rising trigger event configuration bit of line 7 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01456">1456</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga26cd6a5115b0bbe113f39545bff1ee39"/><section>
    <title>EXTI_RTSR_TR8</title>
<indexterm><primary>EXTI_RTSR_TR8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR8</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR8   ((uint32_t)0x00000100)</computeroutput></para>
<para>Rising trigger event configuration bit of line 8 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01457">1457</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3127246b2db3571b00c6af2453941d17"/><section>
    <title>EXTI_RTSR_TR9</title>
<indexterm><primary>EXTI_RTSR_TR9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_RTSR_TR9</secondary></indexterm>
<para><computeroutput>#define EXTI_RTSR_TR9   ((uint32_t)0x00000200)</computeroutput></para>
<para>Rising trigger event configuration bit of line 9 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01458">1458</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa6df16d2e8010a2897888a4acf19cee3"/><section>
    <title>EXTI_SWIER_SWIER0</title>
<indexterm><primary>EXTI_SWIER_SWIER0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER0</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER0   ((uint32_t)0x00000001)</computeroutput></para>
<para>Software Interrupt on line 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01493">1493</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeb0c3fa5a03204d743ae92ff925421ae"/><section>
    <title>EXTI_SWIER_SWIER1</title>
<indexterm><primary>EXTI_SWIER_SWIER1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER1</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER1   ((uint32_t)0x00000002)</computeroutput></para>
<para>Software Interrupt on line 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01494">1494</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae9d8691936b6cd80ff8e18c0bfe271d7"/><section>
    <title>EXTI_SWIER_SWIER10</title>
<indexterm><primary>EXTI_SWIER_SWIER10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER10</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER10   ((uint32_t)0x00000400)</computeroutput></para>
<para>Software Interrupt on line 10 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01503">1503</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ab9fea9935608ec8ee7fb1e1ae049e7"/><section>
    <title>EXTI_SWIER_SWIER11</title>
<indexterm><primary>EXTI_SWIER_SWIER11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER11</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER11   ((uint32_t)0x00000800)</computeroutput></para>
<para>Software Interrupt on line 11 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01504">1504</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5d67869db50c848f57633ebf00566539"/><section>
    <title>EXTI_SWIER_SWIER12</title>
<indexterm><primary>EXTI_SWIER_SWIER12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER12</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER12   ((uint32_t)0x00001000)</computeroutput></para>
<para>Software Interrupt on line 12 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01505">1505</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga930a1d03fe3c32bd65a336ccee418826"/><section>
    <title>EXTI_SWIER_SWIER13</title>
<indexterm><primary>EXTI_SWIER_SWIER13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER13</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER13   ((uint32_t)0x00002000)</computeroutput></para>
<para>Software Interrupt on line 13 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01506">1506</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad5d645db667cd63d1a9b91963c543a4b"/><section>
    <title>EXTI_SWIER_SWIER14</title>
<indexterm><primary>EXTI_SWIER_SWIER14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER14</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER14   ((uint32_t)0x00004000)</computeroutput></para>
<para>Software Interrupt on line 14 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01507">1507</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0b9e64d5a1779371fa4678713ab18e08"/><section>
    <title>EXTI_SWIER_SWIER15</title>
<indexterm><primary>EXTI_SWIER_SWIER15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER15</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER15   ((uint32_t)0x00008000)</computeroutput></para>
<para>Software Interrupt on line 15 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01508">1508</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga55b528743b11f4ab93ae97ee2e639b5b"/><section>
    <title>EXTI_SWIER_SWIER16</title>
<indexterm><primary>EXTI_SWIER_SWIER16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER16</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER16   ((uint32_t)0x00010000)</computeroutput></para>
<para>Software Interrupt on line 16 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01509">1509</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0da944251419887af3a87c86080fb455"/><section>
    <title>EXTI_SWIER_SWIER17</title>
<indexterm><primary>EXTI_SWIER_SWIER17</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER17</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER17   ((uint32_t)0x00020000)</computeroutput></para>
<para>Software Interrupt on line 17 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01510">1510</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab07aefbb7a8a18c9338b49d3b10ff068"/><section>
    <title>EXTI_SWIER_SWIER18</title>
<indexterm><primary>EXTI_SWIER_SWIER18</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER18</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER18   ((uint32_t)0x00040000)</computeroutput></para>
<para>Software Interrupt on line 18 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01511">1511</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaab7c48ac5522385cdb1d7882985f909b"/><section>
    <title>EXTI_SWIER_SWIER19</title>
<indexterm><primary>EXTI_SWIER_SWIER19</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER19</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER19   ((uint32_t)0x00080000)</computeroutput></para>
<para>Software Interrupt on line 19 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01512">1512</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6bea1dbaf71e830dd357135524166f4c"/><section>
    <title>EXTI_SWIER_SWIER2</title>
<indexterm><primary>EXTI_SWIER_SWIER2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER2</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER2   ((uint32_t)0x00000004)</computeroutput></para>
<para>Software Interrupt on line 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01495">1495</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga37395ac6729647ab5ee1fa4ca086c08a"/><section>
    <title>EXTI_SWIER_SWIER3</title>
<indexterm><primary>EXTI_SWIER_SWIER3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER3</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER3   ((uint32_t)0x00000008)</computeroutput></para>
<para>Software Interrupt on line 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01496">1496</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab051808f7a1ed9aaf43a3df90fc6a575"/><section>
    <title>EXTI_SWIER_SWIER4</title>
<indexterm><primary>EXTI_SWIER_SWIER4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER4</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER4   ((uint32_t)0x00000010)</computeroutput></para>
<para>Software Interrupt on line 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01497">1497</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa5b4ace22acacac13ce106b2063a3977"/><section>
    <title>EXTI_SWIER_SWIER5</title>
<indexterm><primary>EXTI_SWIER_SWIER5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER5</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER5   ((uint32_t)0x00000020)</computeroutput></para>
<para>Software Interrupt on line 5 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01498">1498</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad8ad0142288597993852e4cf350f61ed"/><section>
    <title>EXTI_SWIER_SWIER6</title>
<indexterm><primary>EXTI_SWIER_SWIER6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER6</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER6   ((uint32_t)0x00000040)</computeroutput></para>
<para>Software Interrupt on line 6 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01499">1499</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabdf8eab3e32cc03ca71f519a9111e28f"/><section>
    <title>EXTI_SWIER_SWIER7</title>
<indexterm><primary>EXTI_SWIER_SWIER7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER7</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER7   ((uint32_t)0x00000080)</computeroutput></para>
<para>Software Interrupt on line 7 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01500">1500</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e83a373926804449d500b115e9090ce"/><section>
    <title>EXTI_SWIER_SWIER8</title>
<indexterm><primary>EXTI_SWIER_SWIER8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER8</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER8   ((uint32_t)0x00000100)</computeroutput></para>
<para>Software Interrupt on line 8 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01501">1501</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab102aa929ffe463ffe9f2db651704a61"/><section>
    <title>EXTI_SWIER_SWIER9</title>
<indexterm><primary>EXTI_SWIER_SWIER9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>EXTI_SWIER_SWIER9</secondary></indexterm>
<para><computeroutput>#define EXTI_SWIER_SWIER9   ((uint32_t)0x00000200)</computeroutput></para>
<para>Software Interrupt on line 9 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01502">1502</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga277876cbec14426a7a70ed6b3ead6d49"/><section>
    <title>FLASH_ACR_BYTE0_ADDRESS</title>
<indexterm><primary>FLASH_ACR_BYTE0_ADDRESS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_ACR_BYTE0_ADDRESS</secondary></indexterm>
<para><computeroutput>#define FLASH_ACR_BYTE0_ADDRESS   ((uint32_t)0x40023C00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01557">1557</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac7c5712edb158a725d8647c6af19544e"/><section>
    <title>FLASH_ACR_BYTE2_ADDRESS</title>
<indexterm><primary>FLASH_ACR_BYTE2_ADDRESS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_ACR_BYTE2_ADDRESS</secondary></indexterm>
<para><computeroutput>#define FLASH_ACR_BYTE2_ADDRESS   ((uint32_t)0x40023C03)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01558">1558</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5a9a5cc3aa05dc62264addab1008c896"/><section>
    <title>FLASH_ACR_DCEN</title>
<indexterm><primary>FLASH_ACR_DCEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_ACR_DCEN</secondary></indexterm>
<para><computeroutput>#define FLASH_ACR_DCEN   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01554">1554</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac53d7c85551a9829014d6027d67ce6c7"/><section>
    <title>FLASH_ACR_DCRST</title>
<indexterm><primary>FLASH_ACR_DCRST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_ACR_DCRST</secondary></indexterm>
<para><computeroutput>#define FLASH_ACR_DCRST   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01556">1556</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga51d8b1dd2c46942d377c579a38dce711"/><section>
    <title>FLASH_ACR_ICEN</title>
<indexterm><primary>FLASH_ACR_ICEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_ACR_ICEN</secondary></indexterm>
<para><computeroutput>#define FLASH_ACR_ICEN   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01553">1553</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga923ff88475799eea9285f77f5383ced5"/><section>
    <title>FLASH_ACR_ICRST</title>
<indexterm><primary>FLASH_ACR_ICRST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_ACR_ICRST</secondary></indexterm>
<para><computeroutput>#define FLASH_ACR_ICRST   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01555">1555</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaef5e44cbb084160a6004ca9951ec7318"/><section>
    <title>FLASH_ACR_LATENCY</title>
<indexterm><primary>FLASH_ACR_LATENCY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_ACR_LATENCY</secondary></indexterm>
<para><computeroutput>#define FLASH_ACR_LATENCY   ((uint32_t)0x0000000F)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01542">1542</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga936324709ea40109331b76849da2c8b2"/><section>
    <title>FLASH_ACR_LATENCY_0WS</title>
<indexterm><primary>FLASH_ACR_LATENCY_0WS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_ACR_LATENCY_0WS</secondary></indexterm>
<para><computeroutput>#define FLASH_ACR_LATENCY_0WS   ((uint32_t)0x00000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01543">1543</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaec66af244e6afb5bbf9816d7c76e1621"/><section>
    <title>FLASH_ACR_LATENCY_1WS</title>
<indexterm><primary>FLASH_ACR_LATENCY_1WS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_ACR_LATENCY_1WS</secondary></indexterm>
<para><computeroutput>#define FLASH_ACR_LATENCY_1WS   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01544">1544</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad9b09ca8db6df455d0b8f810f8521257"/><section>
    <title>FLASH_ACR_LATENCY_2WS</title>
<indexterm><primary>FLASH_ACR_LATENCY_2WS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_ACR_LATENCY_2WS</secondary></indexterm>
<para><computeroutput>#define FLASH_ACR_LATENCY_2WS   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01545">1545</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3437dcee177845a407919d3b2d9bd063"/><section>
    <title>FLASH_ACR_LATENCY_3WS</title>
<indexterm><primary>FLASH_ACR_LATENCY_3WS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_ACR_LATENCY_3WS</secondary></indexterm>
<para><computeroutput>#define FLASH_ACR_LATENCY_3WS   ((uint32_t)0x00000003)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01546">1546</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad3594f2a9e12213efe75cd7df646e1ad"/><section>
    <title>FLASH_ACR_LATENCY_4WS</title>
<indexterm><primary>FLASH_ACR_LATENCY_4WS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_ACR_LATENCY_4WS</secondary></indexterm>
<para><computeroutput>#define FLASH_ACR_LATENCY_4WS   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01547">1547</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga67e55ca49f028a701d0c81420a6e2918"/><section>
    <title>FLASH_ACR_LATENCY_5WS</title>
<indexterm><primary>FLASH_ACR_LATENCY_5WS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_ACR_LATENCY_5WS</secondary></indexterm>
<para><computeroutput>#define FLASH_ACR_LATENCY_5WS   ((uint32_t)0x00000005)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01548">1548</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3019ff197b4fd698e9625c9abb67f4be"/><section>
    <title>FLASH_ACR_LATENCY_6WS</title>
<indexterm><primary>FLASH_ACR_LATENCY_6WS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_ACR_LATENCY_6WS</secondary></indexterm>
<para><computeroutput>#define FLASH_ACR_LATENCY_6WS   ((uint32_t)0x00000006)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01549">1549</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa164c6e6fdfcae274a84dc87ca87b95e"/><section>
    <title>FLASH_ACR_LATENCY_7WS</title>
<indexterm><primary>FLASH_ACR_LATENCY_7WS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_ACR_LATENCY_7WS</secondary></indexterm>
<para><computeroutput>#define FLASH_ACR_LATENCY_7WS   ((uint32_t)0x00000007)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01550">1550</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga082e7e91fffee86db39676396d01a8e0"/><section>
    <title>FLASH_ACR_PRFTEN</title>
<indexterm><primary>FLASH_ACR_PRFTEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_ACR_PRFTEN</secondary></indexterm>
<para><computeroutput>#define FLASH_ACR_PRFTEN   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01552">1552</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab9e69856f654ec430a42791a34799db0"/><section>
    <title>FLASH_CR_EOPIE</title>
<indexterm><primary>FLASH_CR_EOPIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_CR_EOPIE</secondary></indexterm>
<para><computeroutput>#define FLASH_CR_EOPIE   ((uint32_t)0x01000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01583">1583</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab25f1fa4127fa015361b61a6f3180784"/><section>
    <title>FLASH_CR_LOCK</title>
<indexterm><primary>FLASH_CR_LOCK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_CR_LOCK</secondary></indexterm>
<para><computeroutput>#define FLASH_CR_LOCK   ((uint32_t)0x80000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01584">1584</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4a287aa5a625125301306a02fb69c53a"/><section>
    <title>FLASH_CR_MER</title>
<indexterm><primary>FLASH_CR_MER</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_CR_MER</secondary></indexterm>
<para><computeroutput>#define FLASH_CR_MER   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01572">1572</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga47754b39bd7a7c79c251d6376f97f661"/><section>
    <title>FLASH_CR_PG</title>
<indexterm><primary>FLASH_CR_PG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_CR_PG</secondary></indexterm>
<para><computeroutput>#define FLASH_CR_PG   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01570">1570</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga948ebea4921be9f981292b6e6733b00f"/><section>
    <title>FLASH_CR_PSIZE</title>
<indexterm><primary>FLASH_CR_PSIZE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_CR_PSIZE</secondary></indexterm>
<para><computeroutput>#define FLASH_CR_PSIZE   ((uint32_t)0x00000300)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01579">1579</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaadbc673f47f1ed33ca4144e9eee91ad6"/><section>
    <title>FLASH_CR_PSIZE_0</title>
<indexterm><primary>FLASH_CR_PSIZE_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_CR_PSIZE_0</secondary></indexterm>
<para><computeroutput>#define FLASH_CR_PSIZE_0   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01580">1580</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga196dca8b265486bf05782e6bbe81d854"/><section>
    <title>FLASH_CR_PSIZE_1</title>
<indexterm><primary>FLASH_CR_PSIZE_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_CR_PSIZE_1</secondary></indexterm>
<para><computeroutput>#define FLASH_CR_PSIZE_1   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01581">1581</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae0e561d67b381c4bd8714cd6a9c15f56"/><section>
    <title>FLASH_CR_SER</title>
<indexterm><primary>FLASH_CR_SER</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_CR_SER</secondary></indexterm>
<para><computeroutput>#define FLASH_CR_SER   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01571">1571</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4375b021000bd1acdecab7f72240f57d"/><section>
    <title>FLASH_CR_SNB</title>
<indexterm><primary>FLASH_CR_SNB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_CR_SNB</secondary></indexterm>
<para><computeroutput>#define FLASH_CR_SNB   ((uint32_t)0x000000F8)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01573">1573</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9937f2386c7127f9855f68e2ec121448"/><section>
    <title>FLASH_CR_SNB_0</title>
<indexterm><primary>FLASH_CR_SNB_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_CR_SNB_0</secondary></indexterm>
<para><computeroutput>#define FLASH_CR_SNB_0   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01574">1574</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa70c4abfe231ffeab3f34a97c171427b"/><section>
    <title>FLASH_CR_SNB_1</title>
<indexterm><primary>FLASH_CR_SNB_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_CR_SNB_1</secondary></indexterm>
<para><computeroutput>#define FLASH_CR_SNB_1   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01575">1575</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga23c44361d3aaf062fc6b288b1d44b988"/><section>
    <title>FLASH_CR_SNB_2</title>
<indexterm><primary>FLASH_CR_SNB_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_CR_SNB_2</secondary></indexterm>
<para><computeroutput>#define FLASH_CR_SNB_2   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01576">1576</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga417708b5b7aabfe219fb671f2955af31"/><section>
    <title>FLASH_CR_SNB_3</title>
<indexterm><primary>FLASH_CR_SNB_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_CR_SNB_3</secondary></indexterm>
<para><computeroutput>#define FLASH_CR_SNB_3   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01577">1577</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga734972442e2704a86bfb69c5707b33a1"/><section>
    <title>FLASH_CR_SNB_4</title>
<indexterm><primary>FLASH_CR_SNB_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_CR_SNB_4</secondary></indexterm>
<para><computeroutput>#define FLASH_CR_SNB_4   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01578">1578</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafe4dd28134f93f52b1d4ec5b36a99864"/><section>
    <title>FLASH_CR_STRT</title>
<indexterm><primary>FLASH_CR_STRT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_CR_STRT</secondary></indexterm>
<para><computeroutput>#define FLASH_CR_STRT   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01582">1582</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga166b108d44b55fef7da25bb1a9696d4a"/><section>
    <title>FLASH_OPTCR1_nWRP</title>
<indexterm><primary>FLASH_OPTCR1_nWRP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR1_nWRP</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR1_nWRP   ((uint32_t)0x0FFF0000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01620">1620</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab8704f7d9b4f2ed666a36fd524200393"/><section>
    <title>FLASH_OPTCR1_nWRP_0</title>
<indexterm><primary>FLASH_OPTCR1_nWRP_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR1_nWRP_0</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR1_nWRP_0   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01621">1621</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5dbe2ea161a6b8f8f9410097b56e7f37"/><section>
    <title>FLASH_OPTCR1_nWRP_1</title>
<indexterm><primary>FLASH_OPTCR1_nWRP_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR1_nWRP_1</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR1_nWRP_1   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01622">1622</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaf08f9db2b0ca30861faac54b6df672e"/><section>
    <title>FLASH_OPTCR1_nWRP_10</title>
<indexterm><primary>FLASH_OPTCR1_nWRP_10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR1_nWRP_10</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR1_nWRP_10   ((uint32_t)0x04000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01631">1631</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga244656eb3ca465d38aba14e92f8c5870"/><section>
    <title>FLASH_OPTCR1_nWRP_11</title>
<indexterm><primary>FLASH_OPTCR1_nWRP_11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR1_nWRP_11</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR1_nWRP_11   ((uint32_t)0x08000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01632">1632</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga95055e7aee08960157182164896ab53e"/><section>
    <title>FLASH_OPTCR1_nWRP_2</title>
<indexterm><primary>FLASH_OPTCR1_nWRP_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR1_nWRP_2</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR1_nWRP_2   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01623">1623</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga215ec5e70d6f8e9bcfc23e808720b7b5"/><section>
    <title>FLASH_OPTCR1_nWRP_3</title>
<indexterm><primary>FLASH_OPTCR1_nWRP_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR1_nWRP_3</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR1_nWRP_3   ((uint32_t)0x00080000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01624">1624</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga552186f19bc88ebbceb4b20fd17fa15c"/><section>
    <title>FLASH_OPTCR1_nWRP_4</title>
<indexterm><primary>FLASH_OPTCR1_nWRP_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR1_nWRP_4</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR1_nWRP_4   ((uint32_t)0x00100000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01625">1625</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa4370733a7b56759492f1af72272d086"/><section>
    <title>FLASH_OPTCR1_nWRP_5</title>
<indexterm><primary>FLASH_OPTCR1_nWRP_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR1_nWRP_5</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR1_nWRP_5   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01626">1626</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeecb61b8efdc36c40fce01e4cd1d5907"/><section>
    <title>FLASH_OPTCR1_nWRP_6</title>
<indexterm><primary>FLASH_OPTCR1_nWRP_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR1_nWRP_6</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR1_nWRP_6   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01627">1627</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7e3446bcd7be06c230bc6cbceadae5cf"/><section>
    <title>FLASH_OPTCR1_nWRP_7</title>
<indexterm><primary>FLASH_OPTCR1_nWRP_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR1_nWRP_7</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR1_nWRP_7   ((uint32_t)0x00800000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01628">1628</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga97aac6b31d856505401e3bef486df10f"/><section>
    <title>FLASH_OPTCR1_nWRP_8</title>
<indexterm><primary>FLASH_OPTCR1_nWRP_8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR1_nWRP_8</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR1_nWRP_8   ((uint32_t)0x01000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01629">1629</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0ab067bd8ab9645c93e6acf3b839dd8d"/><section>
    <title>FLASH_OPTCR1_nWRP_9</title>
<indexterm><primary>FLASH_OPTCR1_nWRP_9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR1_nWRP_9</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR1_nWRP_9   ((uint32_t)0x02000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01630">1630</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga62cadc42caa03753ab8733da2b957ead"/><section>
    <title>FLASH_OPTCR_BOR_LEV</title>
<indexterm><primary>FLASH_OPTCR_BOR_LEV</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_BOR_LEV</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_BOR_LEV   ((uint32_t)0x0000000C)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01591">1591</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf842eaac29efd86925c9431a8eb99b27"/><section>
    <title>FLASH_OPTCR_BOR_LEV_0</title>
<indexterm><primary>FLASH_OPTCR_BOR_LEV_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_BOR_LEV_0</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_BOR_LEV_0   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01589">1589</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2971824f63351f09ad3db521d6a5b212"/><section>
    <title>FLASH_OPTCR_BOR_LEV_1</title>
<indexterm><primary>FLASH_OPTCR_BOR_LEV_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_BOR_LEV_1</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_BOR_LEV_1   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01590">1590</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga82102d640fe1d3e6e9f9c6a3e0adb56f"/><section>
    <title>FLASH_OPTCR_nRST_STDBY</title>
<indexterm><primary>FLASH_OPTCR_nRST_STDBY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_nRST_STDBY</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_nRST_STDBY   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01595">1595</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga12b1ec98e521815433b3eec1e4136fd2"/><section>
    <title>FLASH_OPTCR_nRST_STOP</title>
<indexterm><primary>FLASH_OPTCR_nRST_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_nRST_STOP</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_nRST_STOP   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01594">1594</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2c2bbd885cff2e6c16662a014f3125e1"/><section>
    <title>FLASH_OPTCR_nWRP</title>
<indexterm><primary>FLASH_OPTCR_nWRP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_nWRP</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_nWRP   ((uint32_t)0x0FFF0000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01605">1605</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga823e5c42b89e152a8394c3fa6c8811ca"/><section>
    <title>FLASH_OPTCR_nWRP_0</title>
<indexterm><primary>FLASH_OPTCR_nWRP_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_nWRP_0</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_nWRP_0   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01606">1606</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4d0ef7c876b297706a26dda017441f9c"/><section>
    <title>FLASH_OPTCR_nWRP_1</title>
<indexterm><primary>FLASH_OPTCR_nWRP_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_nWRP_1</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_nWRP_1   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01607">1607</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga38f22bae03f31d60f0c6aded7cd29ead"/><section>
    <title>FLASH_OPTCR_nWRP_10</title>
<indexterm><primary>FLASH_OPTCR_nWRP_10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_nWRP_10</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_nWRP_10   ((uint32_t)0x04000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01616">1616</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac11ce7f6df6922142fc54fb8d376e239"/><section>
    <title>FLASH_OPTCR_nWRP_11</title>
<indexterm><primary>FLASH_OPTCR_nWRP_11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_nWRP_11</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_nWRP_11   ((uint32_t)0x08000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01617">1617</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga96c5b96918f1871febfb31a026028522"/><section>
    <title>FLASH_OPTCR_nWRP_2</title>
<indexterm><primary>FLASH_OPTCR_nWRP_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_nWRP_2</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_nWRP_2   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01608">1608</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabb0fa51cc0e95dcc79b74f451898f634"/><section>
    <title>FLASH_OPTCR_nWRP_3</title>
<indexterm><primary>FLASH_OPTCR_nWRP_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_nWRP_3</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_nWRP_3   ((uint32_t)0x00080000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01609">1609</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad936542dd4c587babd790e92783d90fb"/><section>
    <title>FLASH_OPTCR_nWRP_4</title>
<indexterm><primary>FLASH_OPTCR_nWRP_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_nWRP_4</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_nWRP_4   ((uint32_t)0x00100000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01610">1610</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae20268ac71dad90ee983642bb328e8ca"/><section>
    <title>FLASH_OPTCR_nWRP_5</title>
<indexterm><primary>FLASH_OPTCR_nWRP_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_nWRP_5</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_nWRP_5   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01611">1611</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga947616eac2be3f26ae1a3d748e70cac8"/><section>
    <title>FLASH_OPTCR_nWRP_6</title>
<indexterm><primary>FLASH_OPTCR_nWRP_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_nWRP_6</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_nWRP_6   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01612">1612</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa4d248e42a97e1c852cbea42b25598e1"/><section>
    <title>FLASH_OPTCR_nWRP_7</title>
<indexterm><primary>FLASH_OPTCR_nWRP_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_nWRP_7</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_nWRP_7   ((uint32_t)0x00800000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01613">1613</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadb38a3c5a67d67160a33d1762ed0f51f"/><section>
    <title>FLASH_OPTCR_nWRP_8</title>
<indexterm><primary>FLASH_OPTCR_nWRP_8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_nWRP_8</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_nWRP_8   ((uint32_t)0x01000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01614">1614</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e186dbacd1587760b167b9ae4166c5c"/><section>
    <title>FLASH_OPTCR_nWRP_9</title>
<indexterm><primary>FLASH_OPTCR_nWRP_9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_nWRP_9</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_nWRP_9   ((uint32_t)0x02000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01615">1615</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4c1da080e341fca41ce7f7d661cc4904"/><section>
    <title>FLASH_OPTCR_OPTLOCK</title>
<indexterm><primary>FLASH_OPTCR_OPTLOCK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_OPTLOCK</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_OPTLOCK   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01587">1587</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0858d561d4790c86b64a60204a09a3b5"/><section>
    <title>FLASH_OPTCR_OPTSTRT</title>
<indexterm><primary>FLASH_OPTCR_OPTSTRT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_OPTSTRT</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_OPTSTRT   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01588">1588</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa180c5732c34b271618aa58695c8ff5a"/><section>
    <title>FLASH_OPTCR_RDP</title>
<indexterm><primary>FLASH_OPTCR_RDP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_RDP</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_RDP   ((uint32_t)0x0000FF00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01596">1596</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafd79ca0fb8dd121074f40b83b2313d12"/><section>
    <title>FLASH_OPTCR_RDP_0</title>
<indexterm><primary>FLASH_OPTCR_RDP_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_RDP_0</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_RDP_0   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01597">1597</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga935fe4b6ea955b3dc26110f19e894e60"/><section>
    <title>FLASH_OPTCR_RDP_1</title>
<indexterm><primary>FLASH_OPTCR_RDP_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_RDP_1</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_RDP_1   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01598">1598</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga02ba844244e374fe8105a7cad59ad523"/><section>
    <title>FLASH_OPTCR_RDP_2</title>
<indexterm><primary>FLASH_OPTCR_RDP_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_RDP_2</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_RDP_2   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01599">1599</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga844d4d62b7de476c90dd5f971f5e9041"/><section>
    <title>FLASH_OPTCR_RDP_3</title>
<indexterm><primary>FLASH_OPTCR_RDP_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_RDP_3</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_RDP_3   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01600">1600</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga73bffe5ebb8d12020ebf3f2875f4a709"/><section>
    <title>FLASH_OPTCR_RDP_4</title>
<indexterm><primary>FLASH_OPTCR_RDP_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_RDP_4</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_RDP_4   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01601">1601</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga67fef54b7b6c44afcc50e4f20ba461fd"/><section>
    <title>FLASH_OPTCR_RDP_5</title>
<indexterm><primary>FLASH_OPTCR_RDP_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_RDP_5</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_RDP_5   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01602">1602</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga18946cdea0f463f1e5386f42986f7e67"/><section>
    <title>FLASH_OPTCR_RDP_6</title>
<indexterm><primary>FLASH_OPTCR_RDP_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_RDP_6</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_RDP_6   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01603">1603</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad00a8584a84d18d76e147e4873740b4d"/><section>
    <title>FLASH_OPTCR_RDP_7</title>
<indexterm><primary>FLASH_OPTCR_RDP_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_RDP_7</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_RDP_7   ((uint32_t)0x00008000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01604">1604</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf38cbe85e3a2c30dbe6ccb3b3e636504"/><section>
    <title>FLASH_OPTCR_WDG_SW</title>
<indexterm><primary>FLASH_OPTCR_WDG_SW</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_OPTCR_WDG_SW</secondary></indexterm>
<para><computeroutput>#define FLASH_OPTCR_WDG_SW   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01593">1593</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b86181a96fd2f1cc3828e9d8d83d368"/><section>
    <title>FLASH_SR_BSY</title>
<indexterm><primary>FLASH_SR_BSY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_SR_BSY</secondary></indexterm>
<para><computeroutput>#define FLASH_SR_BSY   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01567">1567</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae1301c6b487cfefa247c54a576a0c12b"/><section>
    <title>FLASH_SR_EOP</title>
<indexterm><primary>FLASH_SR_EOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_SR_EOP</secondary></indexterm>
<para><computeroutput>#define FLASH_SR_EOP   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01561">1561</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac98c2458e114e7f419f3222673878ce0"/><section>
    <title>FLASH_SR_PGAERR</title>
<indexterm><primary>FLASH_SR_PGAERR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_SR_PGAERR</secondary></indexterm>
<para><computeroutput>#define FLASH_SR_PGAERR   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01564">1564</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7fd2704724528be959f82089f67e3869"/><section>
    <title>FLASH_SR_PGPERR</title>
<indexterm><primary>FLASH_SR_PGPERR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_SR_PGPERR</secondary></indexterm>
<para><computeroutput>#define FLASH_SR_PGPERR   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01565">1565</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5d76ad3629a288bee0136b8b34f274f4"/><section>
    <title>FLASH_SR_PGSERR</title>
<indexterm><primary>FLASH_SR_PGSERR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_SR_PGSERR</secondary></indexterm>
<para><computeroutput>#define FLASH_SR_PGSERR   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01566">1566</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab779aa8b88258e15c183041744a846ff"/><section>
    <title>FLASH_SR_SOP</title>
<indexterm><primary>FLASH_SR_SOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_SR_SOP</secondary></indexterm>
<para><computeroutput>#define FLASH_SR_SOP   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01562">1562</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabf6f52f59b01530928d747cf32bd4d01"/><section>
    <title>FLASH_SR_WRPERR</title>
<indexterm><primary>FLASH_SR_WRPERR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>FLASH_SR_WRPERR</secondary></indexterm>
<para><computeroutput>#define FLASH_SR_WRPERR   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01563">1563</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga831554de814ae2941c7f527ed6b0a742"/><section>
    <title>GPIO_BSRR_BR_0</title>
<indexterm><primary>GPIO_BSRR_BR_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BR_0</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BR_0   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01939">1939</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6cf488fcb38fc660f7e3d1820a12ae07"/><section>
    <title>GPIO_BSRR_BR_1</title>
<indexterm><primary>GPIO_BSRR_BR_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BR_1</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BR_1   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01940">1940</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7c14a1c84cc91ff1d21b6802cda7d7ef"/><section>
    <title>GPIO_BSRR_BR_10</title>
<indexterm><primary>GPIO_BSRR_BR_10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BR_10</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BR_10   ((uint32_t)0x04000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01949">1949</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga498185a76dcc2305113c5d168c2844d9"/><section>
    <title>GPIO_BSRR_BR_11</title>
<indexterm><primary>GPIO_BSRR_BR_11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BR_11</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BR_11   ((uint32_t)0x08000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01950">1950</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga222460b26eaba7d333bb4d4ae9426aff"/><section>
    <title>GPIO_BSRR_BR_12</title>
<indexterm><primary>GPIO_BSRR_BR_12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BR_12</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BR_12   ((uint32_t)0x10000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01951">1951</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaca2dc3bd09745f8de6c6788fb1d106af"/><section>
    <title>GPIO_BSRR_BR_13</title>
<indexterm><primary>GPIO_BSRR_BR_13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BR_13</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BR_13   ((uint32_t)0x20000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01952">1952</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga67c96f72bdd15516e22097a3a3dad5f1"/><section>
    <title>GPIO_BSRR_BR_14</title>
<indexterm><primary>GPIO_BSRR_BR_14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BR_14</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BR_14   ((uint32_t)0x40000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01953">1953</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6eaa59f6afa3fcebaf2a27c31ae38544"/><section>
    <title>GPIO_BSRR_BR_15</title>
<indexterm><primary>GPIO_BSRR_BR_15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BR_15</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BR_15   ((uint32_t)0x80000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01954">1954</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7fe0f9386b50b899fdf1f9008c54f893"/><section>
    <title>GPIO_BSRR_BR_2</title>
<indexterm><primary>GPIO_BSRR_BR_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BR_2</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BR_2   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01941">1941</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga42b377f0c5f564fb39480afe43ee8796"/><section>
    <title>GPIO_BSRR_BR_3</title>
<indexterm><primary>GPIO_BSRR_BR_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BR_3</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BR_3   ((uint32_t)0x00080000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01942">1942</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab723c0327da5fb41fe366416b7d61d88"/><section>
    <title>GPIO_BSRR_BR_4</title>
<indexterm><primary>GPIO_BSRR_BR_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BR_4</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BR_4   ((uint32_t)0x00100000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01943">1943</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d6d8644953029e183eda4404fe9bd27"/><section>
    <title>GPIO_BSRR_BR_5</title>
<indexterm><primary>GPIO_BSRR_BR_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BR_5</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BR_5   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01944">1944</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga59e4a03667e8a750fd2e775edc44ecbe"/><section>
    <title>GPIO_BSRR_BR_6</title>
<indexterm><primary>GPIO_BSRR_BR_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BR_6</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BR_6   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01945">1945</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafca85d377fe820e5099d870342d634a8"/><section>
    <title>GPIO_BSRR_BR_7</title>
<indexterm><primary>GPIO_BSRR_BR_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BR_7</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BR_7   ((uint32_t)0x00800000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01946">1946</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab02c6e6e879085fd8912facf86d822cd"/><section>
    <title>GPIO_BSRR_BR_8</title>
<indexterm><primary>GPIO_BSRR_BR_8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BR_8</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BR_8   ((uint32_t)0x01000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01947">1947</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga47ff03b3d52a7f40ae15cc167b34cc58"/><section>
    <title>GPIO_BSRR_BR_9</title>
<indexterm><primary>GPIO_BSRR_BR_9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BR_9</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BR_9   ((uint32_t)0x02000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01948">1948</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b69748fd2f5e2890e784bc0970b31d5"/><section>
    <title>GPIO_BSRR_BS_0</title>
<indexterm><primary>GPIO_BSRR_BS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BS_0</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BS_0   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01923">1923</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa887cd170c757a2954ae8384908d030a"/><section>
    <title>GPIO_BSRR_BS_1</title>
<indexterm><primary>GPIO_BSRR_BS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BS_1</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BS_1   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01924">1924</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa58e335b962fc81af70d19dbd09d9137"/><section>
    <title>GPIO_BSRR_BS_10</title>
<indexterm><primary>GPIO_BSRR_BS_10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BS_10</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BS_10   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01933">1933</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5744153a68c73330e2ebe9a9a0ef8036"/><section>
    <title>GPIO_BSRR_BS_11</title>
<indexterm><primary>GPIO_BSRR_BS_11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BS_11</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BS_11   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01934">1934</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga78652a72a05249db1d343735d1764208"/><section>
    <title>GPIO_BSRR_BS_12</title>
<indexterm><primary>GPIO_BSRR_BS_12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BS_12</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BS_12   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01935">1935</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6367e64393bc954efa6fdce80e94f1be"/><section>
    <title>GPIO_BSRR_BS_13</title>
<indexterm><primary>GPIO_BSRR_BS_13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BS_13</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BS_13   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01936">1936</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa8c5c56ab4bc16dd7341203c73899e41"/><section>
    <title>GPIO_BSRR_BS_14</title>
<indexterm><primary>GPIO_BSRR_BS_14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BS_14</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BS_14   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01937">1937</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga66c0c77c304415bdccf47a0f08b58e4d"/><section>
    <title>GPIO_BSRR_BS_15</title>
<indexterm><primary>GPIO_BSRR_BS_15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BS_15</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BS_15   ((uint32_t)0x00008000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01938">1938</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa59c6fcfc63587ebe3cbf640cc74776a"/><section>
    <title>GPIO_BSRR_BS_2</title>
<indexterm><primary>GPIO_BSRR_BS_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BS_2</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BS_2   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01925">1925</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac41aaeaf32b8837f8f6e29e09ed92152"/><section>
    <title>GPIO_BSRR_BS_3</title>
<indexterm><primary>GPIO_BSRR_BS_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BS_3</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BS_3   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01926">1926</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga002773af2697ddca1bac26831cfbf231"/><section>
    <title>GPIO_BSRR_BS_4</title>
<indexterm><primary>GPIO_BSRR_BS_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BS_4</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BS_4   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01927">1927</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf9f2671eae81f28d0054b62ca5e2f763"/><section>
    <title>GPIO_BSRR_BS_5</title>
<indexterm><primary>GPIO_BSRR_BS_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BS_5</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BS_5   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01928">1928</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5dab92d27518649b3807aa4c8ef376b6"/><section>
    <title>GPIO_BSRR_BS_6</title>
<indexterm><primary>GPIO_BSRR_BS_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BS_6</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BS_6   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01929">1929</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaac4945b022950bdb9570e744279a0dd6"/><section>
    <title>GPIO_BSRR_BS_7</title>
<indexterm><primary>GPIO_BSRR_BS_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BS_7</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BS_7   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01930">1930</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga648026b2f11d992bb0e3383644be4eb9"/><section>
    <title>GPIO_BSRR_BS_8</title>
<indexterm><primary>GPIO_BSRR_BS_8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BS_8</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BS_8   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01931">1931</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9db2ccea6361f65c6bf156aa57cd4b88"/><section>
    <title>GPIO_BSRR_BS_9</title>
<indexterm><primary>GPIO_BSRR_BS_9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_BSRR_BS_9</secondary></indexterm>
<para><computeroutput>#define GPIO_BSRR_BS_9   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01932">1932</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7691154d734ec08089eb3dc28a369726"/><section>
    <title>GPIO_IDR_IDR_0</title>
<indexterm><primary>GPIO_IDR_IDR_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_IDR_IDR_0</secondary></indexterm>
<para><computeroutput>#define GPIO_IDR_IDR_0   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01853">1853</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad4b3e9ceaa683b7cbc89f2507ef0f110"/><section>
    <title>GPIO_IDR_IDR_1</title>
<indexterm><primary>GPIO_IDR_IDR_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_IDR_IDR_1</secondary></indexterm>
<para><computeroutput>#define GPIO_IDR_IDR_1   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01854">1854</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaff38e1078878bdd79375295e7ab829b5"/><section>
    <title>GPIO_IDR_IDR_10</title>
<indexterm><primary>GPIO_IDR_IDR_10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_IDR_IDR_10</secondary></indexterm>
<para><computeroutput>#define GPIO_IDR_IDR_10   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01863">1863</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga84c3f48e386abf1f6d97e4fb86cbaa7c"/><section>
    <title>GPIO_IDR_IDR_11</title>
<indexterm><primary>GPIO_IDR_IDR_11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_IDR_IDR_11</secondary></indexterm>
<para><computeroutput>#define GPIO_IDR_IDR_11   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01864">1864</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaec151d78711f0274d3ab5b239884e645"/><section>
    <title>GPIO_IDR_IDR_12</title>
<indexterm><primary>GPIO_IDR_IDR_12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_IDR_IDR_12</secondary></indexterm>
<para><computeroutput>#define GPIO_IDR_IDR_12   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01865">1865</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6771a14a3c52f397295737e509633b05"/><section>
    <title>GPIO_IDR_IDR_13</title>
<indexterm><primary>GPIO_IDR_IDR_13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_IDR_IDR_13</secondary></indexterm>
<para><computeroutput>#define GPIO_IDR_IDR_13   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01866">1866</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae0b8882f4473b5d65266792ed631f0bb"/><section>
    <title>GPIO_IDR_IDR_14</title>
<indexterm><primary>GPIO_IDR_IDR_14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_IDR_IDR_14</secondary></indexterm>
<para><computeroutput>#define GPIO_IDR_IDR_14   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01867">1867</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5fa9b2bca3451f0be4560333692fb5a4"/><section>
    <title>GPIO_IDR_IDR_15</title>
<indexterm><primary>GPIO_IDR_IDR_15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_IDR_IDR_15</secondary></indexterm>
<para><computeroutput>#define GPIO_IDR_IDR_15   ((uint32_t)0x00008000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01868">1868</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf32691b8213a6b9c7ddb164bcc66af7f"/><section>
    <title>GPIO_IDR_IDR_2</title>
<indexterm><primary>GPIO_IDR_IDR_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_IDR_IDR_2</secondary></indexterm>
<para><computeroutput>#define GPIO_IDR_IDR_2   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01855">1855</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga172dc9a76f772c8e386ac0162e0a52fa"/><section>
    <title>GPIO_IDR_IDR_3</title>
<indexterm><primary>GPIO_IDR_IDR_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_IDR_IDR_3</secondary></indexterm>
<para><computeroutput>#define GPIO_IDR_IDR_3   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01856">1856</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5aded5247a4fa0834a311679c593fcd7"/><section>
    <title>GPIO_IDR_IDR_4</title>
<indexterm><primary>GPIO_IDR_IDR_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_IDR_IDR_4</secondary></indexterm>
<para><computeroutput>#define GPIO_IDR_IDR_4   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01857">1857</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4e7bf44f34ab51218a24b6b9467e9166"/><section>
    <title>GPIO_IDR_IDR_5</title>
<indexterm><primary>GPIO_IDR_IDR_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_IDR_IDR_5</secondary></indexterm>
<para><computeroutput>#define GPIO_IDR_IDR_5   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01858">1858</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6aa5a3c8353ab0ce15d6500baf902e8b"/><section>
    <title>GPIO_IDR_IDR_6</title>
<indexterm><primary>GPIO_IDR_IDR_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_IDR_IDR_6</secondary></indexterm>
<para><computeroutput>#define GPIO_IDR_IDR_6   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01859">1859</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeccc9232d1758570c7dd9d8733d9f5b6"/><section>
    <title>GPIO_IDR_IDR_7</title>
<indexterm><primary>GPIO_IDR_IDR_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_IDR_IDR_7</secondary></indexterm>
<para><computeroutput>#define GPIO_IDR_IDR_7   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01860">1860</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2b5f3c629daa6d4dd3ace095a127f9e1"/><section>
    <title>GPIO_IDR_IDR_8</title>
<indexterm><primary>GPIO_IDR_IDR_8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_IDR_IDR_8</secondary></indexterm>
<para><computeroutput>#define GPIO_IDR_IDR_8   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01861">1861</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacd452f85fa151363ffbf1d263185ef0d"/><section>
    <title>GPIO_IDR_IDR_9</title>
<indexterm><primary>GPIO_IDR_IDR_9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_IDR_IDR_9</secondary></indexterm>
<para><computeroutput>#define GPIO_IDR_IDR_9   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01862">1862</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf6ae6b6d787a6af758bfde54b6ae934f"/><section>
    <title>GPIO_LCKR_LCK0</title>
<indexterm><primary>GPIO_LCKR_LCK0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_LCKR_LCK0</secondary></indexterm>
<para><computeroutput>#define GPIO_LCKR_LCK0   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01957">1957</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga627d088ded79e6da761eaa880582372a"/><section>
    <title>GPIO_LCKR_LCK1</title>
<indexterm><primary>GPIO_LCKR_LCK1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_LCKR_LCK1</secondary></indexterm>
<para><computeroutput>#define GPIO_LCKR_LCK1   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01958">1958</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaae055f5848967c7929f47e848b2ed812"/><section>
    <title>GPIO_LCKR_LCK10</title>
<indexterm><primary>GPIO_LCKR_LCK10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_LCKR_LCK10</secondary></indexterm>
<para><computeroutput>#define GPIO_LCKR_LCK10   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01967">1967</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4de971426a1248621733a9b78ef552ab"/><section>
    <title>GPIO_LCKR_LCK11</title>
<indexterm><primary>GPIO_LCKR_LCK11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_LCKR_LCK11</secondary></indexterm>
<para><computeroutput>#define GPIO_LCKR_LCK11   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01968">1968</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga38e8685790aea3fb09194683d1f58508"/><section>
    <title>GPIO_LCKR_LCK12</title>
<indexterm><primary>GPIO_LCKR_LCK12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_LCKR_LCK12</secondary></indexterm>
<para><computeroutput>#define GPIO_LCKR_LCK12   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01969">1969</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae0279fa554731160a9115c21d95312a5"/><section>
    <title>GPIO_LCKR_LCK13</title>
<indexterm><primary>GPIO_LCKR_LCK13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_LCKR_LCK13</secondary></indexterm>
<para><computeroutput>#define GPIO_LCKR_LCK13   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01970">1970</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8bf290cecb54b6b68ac42a544b87dcee"/><section>
    <title>GPIO_LCKR_LCK14</title>
<indexterm><primary>GPIO_LCKR_LCK14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_LCKR_LCK14</secondary></indexterm>
<para><computeroutput>#define GPIO_LCKR_LCK14   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01971">1971</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga47c3114c8cd603d8aee022d0b426bf04"/><section>
    <title>GPIO_LCKR_LCK15</title>
<indexterm><primary>GPIO_LCKR_LCK15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_LCKR_LCK15</secondary></indexterm>
<para><computeroutput>#define GPIO_LCKR_LCK15   ((uint32_t)0x00008000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01972">1972</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac5a17a7348d45dbe2b2ea41a0908d7de"/><section>
    <title>GPIO_LCKR_LCK2</title>
<indexterm><primary>GPIO_LCKR_LCK2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_LCKR_LCK2</secondary></indexterm>
<para><computeroutput>#define GPIO_LCKR_LCK2   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01959">1959</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1597c1b50d32ed0229c38811656ba402"/><section>
    <title>GPIO_LCKR_LCK3</title>
<indexterm><primary>GPIO_LCKR_LCK3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_LCKR_LCK3</secondary></indexterm>
<para><computeroutput>#define GPIO_LCKR_LCK3   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01960">1960</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga723577475747d2405d86b1ab28767cb5"/><section>
    <title>GPIO_LCKR_LCK4</title>
<indexterm><primary>GPIO_LCKR_LCK4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_LCKR_LCK4</secondary></indexterm>
<para><computeroutput>#define GPIO_LCKR_LCK4   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01961">1961</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7c2446bfe50cbd04617496c30eda6c18"/><section>
    <title>GPIO_LCKR_LCK5</title>
<indexterm><primary>GPIO_LCKR_LCK5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_LCKR_LCK5</secondary></indexterm>
<para><computeroutput>#define GPIO_LCKR_LCK5   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01962">1962</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga606249f4cc3ac14cf8133b76f3c7edd7"/><section>
    <title>GPIO_LCKR_LCK6</title>
<indexterm><primary>GPIO_LCKR_LCK6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_LCKR_LCK6</secondary></indexterm>
<para><computeroutput>#define GPIO_LCKR_LCK6   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01963">1963</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf998da536594af780718084cee0d22a4"/><section>
    <title>GPIO_LCKR_LCK7</title>
<indexterm><primary>GPIO_LCKR_LCK7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_LCKR_LCK7</secondary></indexterm>
<para><computeroutput>#define GPIO_LCKR_LCK7   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01964">1964</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab00a81afcf4d92f6f5644724803b7404"/><section>
    <title>GPIO_LCKR_LCK8</title>
<indexterm><primary>GPIO_LCKR_LCK8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_LCKR_LCK8</secondary></indexterm>
<para><computeroutput>#define GPIO_LCKR_LCK8   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01965">1965</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab9aa0442c88bc17eaf07c55dd84910ea"/><section>
    <title>GPIO_LCKR_LCK9</title>
<indexterm><primary>GPIO_LCKR_LCK9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_LCKR_LCK9</secondary></indexterm>
<para><computeroutput>#define GPIO_LCKR_LCK9   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01966">1966</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafa2a83bf31ef76ee3857c7cb0a90c4d9"/><section>
    <title>GPIO_LCKR_LCKK</title>
<indexterm><primary>GPIO_LCKR_LCKK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_LCKR_LCKK</secondary></indexterm>
<para><computeroutput>#define GPIO_LCKR_LCKK   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01973">1973</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7b64d47643f8d3c08c2be0722ff23b93"/><section>
    <title>GPIO_MODER_MODER0</title>
<indexterm><primary>GPIO_MODER_MODER0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER0</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER0   ((uint32_t)0x00000003)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01640">1640</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9547fc54057db093f9ee4b846fcc4723"/><section>
    <title>GPIO_MODER_MODER0_0</title>
<indexterm><primary>GPIO_MODER_MODER0_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER0_0</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER0_0   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01641">1641</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9e77a3bc750fe2ea8e06da301c65d6ef"/><section>
    <title>GPIO_MODER_MODER0_1</title>
<indexterm><primary>GPIO_MODER_MODER0_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER0_1</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER0_1   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01642">1642</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2e0597b084c911728ee92b5fc4a2ae5a"/><section>
    <title>GPIO_MODER_MODER1</title>
<indexterm><primary>GPIO_MODER_MODER1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER1</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER1   ((uint32_t)0x0000000C)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01644">1644</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaacbdb241d7bebde85d7d0b42c2f35563"/><section>
    <title>GPIO_MODER_MODER10</title>
<indexterm><primary>GPIO_MODER_MODER10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER10</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER10   ((uint32_t)0x00300000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01680">1680</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6f4d2b18e57e7b2f600e4f5d9b17bd95"/><section>
    <title>GPIO_MODER_MODER10_0</title>
<indexterm><primary>GPIO_MODER_MODER10_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER10_0</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER10_0   ((uint32_t)0x00100000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01681">1681</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9dcae08e0f7afc002658a4ef4a764dc4"/><section>
    <title>GPIO_MODER_MODER10_1</title>
<indexterm><primary>GPIO_MODER_MODER10_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER10_1</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER10_1   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01682">1682</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf18bc295f7195fc050221287c4564474"/><section>
    <title>GPIO_MODER_MODER11</title>
<indexterm><primary>GPIO_MODER_MODER11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER11</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER11   ((uint32_t)0x00C00000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01684">1684</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf4082cd576f50cd2687e45557b70d458"/><section>
    <title>GPIO_MODER_MODER11_0</title>
<indexterm><primary>GPIO_MODER_MODER11_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER11_0</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER11_0   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01685">1685</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1b2f611ae75f3441bad03866550f6263"/><section>
    <title>GPIO_MODER_MODER11_1</title>
<indexterm><primary>GPIO_MODER_MODER11_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER11_1</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER11_1   ((uint32_t)0x00800000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01686">1686</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga63101c5c410b55b668ec190422dc3597"/><section>
    <title>GPIO_MODER_MODER12</title>
<indexterm><primary>GPIO_MODER_MODER12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER12</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER12   ((uint32_t)0x03000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01688">1688</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa89cd8ed328ed0116cbf51810fcd8788"/><section>
    <title>GPIO_MODER_MODER12_0</title>
<indexterm><primary>GPIO_MODER_MODER12_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER12_0</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER12_0   ((uint32_t)0x01000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01689">1689</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga74f91bdd676e477e4c19d30d3ea5c4c8"/><section>
    <title>GPIO_MODER_MODER12_1</title>
<indexterm><primary>GPIO_MODER_MODER12_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER12_1</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER12_1   ((uint32_t)0x02000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01690">1690</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga353af246bef5dca5aadfe6fe3fd695c3"/><section>
    <title>GPIO_MODER_MODER13</title>
<indexterm><primary>GPIO_MODER_MODER13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER13</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER13   ((uint32_t)0x0C000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01692">1692</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabc01e2e6cf45e8ec27d3a66ff36c2cfa"/><section>
    <title>GPIO_MODER_MODER13_0</title>
<indexterm><primary>GPIO_MODER_MODER13_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER13_0</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER13_0   ((uint32_t)0x04000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01693">1693</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga71a30088f5475ae8774404ae7d41872e"/><section>
    <title>GPIO_MODER_MODER13_1</title>
<indexterm><primary>GPIO_MODER_MODER13_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER13_1</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER13_1   ((uint32_t)0x08000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01694">1694</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga18a722f9682045c1d2460fedf32b02b1"/><section>
    <title>GPIO_MODER_MODER14</title>
<indexterm><primary>GPIO_MODER_MODER14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER14</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER14   ((uint32_t)0x30000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01696">1696</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad295063c22bd981239bc1b26f2e7f9c0"/><section>
    <title>GPIO_MODER_MODER14_0</title>
<indexterm><primary>GPIO_MODER_MODER14_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER14_0</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER14_0   ((uint32_t)0x10000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01697">1697</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0ff3a914796db9625d86996b6f6f5288"/><section>
    <title>GPIO_MODER_MODER14_1</title>
<indexterm><primary>GPIO_MODER_MODER14_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER14_1</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER14_1   ((uint32_t)0x20000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01698">1698</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaefc40e6fae78c1c5c857346793f9d4c8"/><section>
    <title>GPIO_MODER_MODER15</title>
<indexterm><primary>GPIO_MODER_MODER15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER15</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER15   ((uint32_t)0xC0000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01700">1700</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6c4b7f270eb99d851b84b9917fe49564"/><section>
    <title>GPIO_MODER_MODER15_0</title>
<indexterm><primary>GPIO_MODER_MODER15_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER15_0</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER15_0   ((uint32_t)0x40000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01701">1701</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9297c041f5f74aec73e6f4dd89ad819c"/><section>
    <title>GPIO_MODER_MODER15_1</title>
<indexterm><primary>GPIO_MODER_MODER15_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER15_1</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER15_1   ((uint32_t)0x80000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01702">1702</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5d85123ad7c77e052b542f2df47a1371"/><section>
    <title>GPIO_MODER_MODER1_0</title>
<indexterm><primary>GPIO_MODER_MODER1_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER1_0</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER1_0   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01645">1645</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad9f16759689b9ac61d9c68842ac49746"/><section>
    <title>GPIO_MODER_MODER1_1</title>
<indexterm><primary>GPIO_MODER_MODER1_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER1_1</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER1_1   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01646">1646</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga06865341707bb4dd9671ce464d99ab2c"/><section>
    <title>GPIO_MODER_MODER2</title>
<indexterm><primary>GPIO_MODER_MODER2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER2</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER2   ((uint32_t)0x00000030)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01648">1648</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga06e9f9713b7a822784cd2c0fa79dcff0"/><section>
    <title>GPIO_MODER_MODER2_0</title>
<indexterm><primary>GPIO_MODER_MODER2_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER2_0</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER2_0   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01649">1649</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga97f7959265384b2621288c8340990665"/><section>
    <title>GPIO_MODER_MODER2_1</title>
<indexterm><primary>GPIO_MODER_MODER2_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER2_1</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER2_1   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01650">1650</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae06c9d07a091fb64ab53d0c899a9dda5"/><section>
    <title>GPIO_MODER_MODER3</title>
<indexterm><primary>GPIO_MODER_MODER3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER3</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER3   ((uint32_t)0x000000C0)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01652">1652</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4aeeac804c07e25aeff31bebf3a639f6"/><section>
    <title>GPIO_MODER_MODER3_0</title>
<indexterm><primary>GPIO_MODER_MODER3_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER3_0</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER3_0   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01653">1653</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafc09e4958f306ddcb6107942504b45e0"/><section>
    <title>GPIO_MODER_MODER3_1</title>
<indexterm><primary>GPIO_MODER_MODER3_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER3_1</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER3_1   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01654">1654</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga52cf9361d90c863c107cdeb859bd8b41"/><section>
    <title>GPIO_MODER_MODER4</title>
<indexterm><primary>GPIO_MODER_MODER4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER4</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER4   ((uint32_t)0x00000300)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01656">1656</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga67276f1aa615d1af388fef7232483795"/><section>
    <title>GPIO_MODER_MODER4_0</title>
<indexterm><primary>GPIO_MODER_MODER4_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER4_0</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER4_0   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01657">1657</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5203150980865199911d58af22f49567"/><section>
    <title>GPIO_MODER_MODER4_1</title>
<indexterm><primary>GPIO_MODER_MODER4_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER4_1</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER4_1   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01658">1658</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae94ab55c126ff24572bbff0da5a3f360"/><section>
    <title>GPIO_MODER_MODER5</title>
<indexterm><primary>GPIO_MODER_MODER5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER5</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER5   ((uint32_t)0x00000C00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01660">1660</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga62665be9bddb711eedf99c85e37bb5ad"/><section>
    <title>GPIO_MODER_MODER5_0</title>
<indexterm><primary>GPIO_MODER_MODER5_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER5_0</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER5_0   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01661">1661</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5096355e22b25bd4e6324399d5764630"/><section>
    <title>GPIO_MODER_MODER5_1</title>
<indexterm><primary>GPIO_MODER_MODER5_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER5_1</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER5_1   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01662">1662</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga97a85a1bb88cf8f730e0de38cb664282"/><section>
    <title>GPIO_MODER_MODER6</title>
<indexterm><primary>GPIO_MODER_MODER6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER6</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER6   ((uint32_t)0x00003000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01664">1664</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf45f41af21a000ab66da5b99b998deb3"/><section>
    <title>GPIO_MODER_MODER6_0</title>
<indexterm><primary>GPIO_MODER_MODER6_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER6_0</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER6_0   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01665">1665</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga41dfd1f39fe849fe3707ebf2ac0d8371"/><section>
    <title>GPIO_MODER_MODER6_1</title>
<indexterm><primary>GPIO_MODER_MODER6_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER6_1</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER6_1   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01666">1666</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga22dc08ecc39bceba020d8e5949b658e0"/><section>
    <title>GPIO_MODER_MODER7</title>
<indexterm><primary>GPIO_MODER_MODER7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER7</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER7   ((uint32_t)0x0000C000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01668">1668</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga585ab6cb29e3763ab8c1e997c55f2b43"/><section>
    <title>GPIO_MODER_MODER7_0</title>
<indexterm><primary>GPIO_MODER_MODER7_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER7_0</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER7_0   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01669">1669</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2b5cca014fc55f64cdbbb42ea0515e05"/><section>
    <title>GPIO_MODER_MODER7_1</title>
<indexterm><primary>GPIO_MODER_MODER7_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER7_1</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER7_1   ((uint32_t)0x00008000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01670">1670</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac41f2174ef4444c685ea92da1258c678"/><section>
    <title>GPIO_MODER_MODER8</title>
<indexterm><primary>GPIO_MODER_MODER8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER8</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER8   ((uint32_t)0x00030000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01672">1672</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2cdb8e55aa223af568ae12d316a22f8d"/><section>
    <title>GPIO_MODER_MODER8_0</title>
<indexterm><primary>GPIO_MODER_MODER8_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER8_0</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER8_0   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01673">1673</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0729411ccd74a91cdd0f23adada25782"/><section>
    <title>GPIO_MODER_MODER8_1</title>
<indexterm><primary>GPIO_MODER_MODER8_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER8_1</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER8_1   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01674">1674</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5d4ed9018bf72565bab1d08c476fed20"/><section>
    <title>GPIO_MODER_MODER9</title>
<indexterm><primary>GPIO_MODER_MODER9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER9</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER9   ((uint32_t)0x000C0000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01676">1676</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaea7c7ec787b1ee1ae7e0b4da216eb418"/><section>
    <title>GPIO_MODER_MODER9_0</title>
<indexterm><primary>GPIO_MODER_MODER9_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER9_0</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER9_0   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01677">1677</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa5cd33689071b7af70ece64a371645df"/><section>
    <title>GPIO_MODER_MODER9_1</title>
<indexterm><primary>GPIO_MODER_MODER9_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_MODER_MODER9_1</secondary></indexterm>
<para><computeroutput>#define GPIO_MODER_MODER9_1   ((uint32_t)0x00080000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01678">1678</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga42386f40895bc86ff49eefe80708bbc6"/><section>
    <title>GPIO_ODR_ODR_0</title>
<indexterm><primary>GPIO_ODR_ODR_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_ODR_ODR_0</secondary></indexterm>
<para><computeroutput>#define GPIO_ODR_ODR_0   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01888">1888</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7680b11616859cd0f462703224511fb2"/><section>
    <title>GPIO_ODR_ODR_1</title>
<indexterm><primary>GPIO_ODR_ODR_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_ODR_ODR_1</secondary></indexterm>
<para><computeroutput>#define GPIO_ODR_ODR_1   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01889">1889</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e2817e62685ec81d3ca6674d8e75187"/><section>
    <title>GPIO_ODR_ODR_10</title>
<indexterm><primary>GPIO_ODR_ODR_10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_ODR_ODR_10</secondary></indexterm>
<para><computeroutput>#define GPIO_ODR_ODR_10   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01898">1898</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6022058342e528d097d2d352ccb3210c"/><section>
    <title>GPIO_ODR_ODR_11</title>
<indexterm><primary>GPIO_ODR_ODR_11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_ODR_ODR_11</secondary></indexterm>
<para><computeroutput>#define GPIO_ODR_ODR_11   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01899">1899</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6df2c7bfa97e4536c3c112fa6dc00992"/><section>
    <title>GPIO_ODR_ODR_12</title>
<indexterm><primary>GPIO_ODR_ODR_12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_ODR_ODR_12</secondary></indexterm>
<para><computeroutput>#define GPIO_ODR_ODR_12   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01900">1900</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab7a51e706f1931e6ac3ddd117242da23"/><section>
    <title>GPIO_ODR_ODR_13</title>
<indexterm><primary>GPIO_ODR_ODR_13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_ODR_ODR_13</secondary></indexterm>
<para><computeroutput>#define GPIO_ODR_ODR_13   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01901">1901</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga090cea405c38fd8c48f77e561deaaa07"/><section>
    <title>GPIO_ODR_ODR_14</title>
<indexterm><primary>GPIO_ODR_ODR_14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_ODR_ODR_14</secondary></indexterm>
<para><computeroutput>#define GPIO_ODR_ODR_14   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01902">1902</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga527b7d78707f17edfe826be72aa59fdc"/><section>
    <title>GPIO_ODR_ODR_15</title>
<indexterm><primary>GPIO_ODR_ODR_15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_ODR_ODR_15</secondary></indexterm>
<para><computeroutput>#define GPIO_ODR_ODR_15   ((uint32_t)0x00008000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01903">1903</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae93b86fd4c1bfcfafc42bf820c17c019"/><section>
    <title>GPIO_ODR_ODR_2</title>
<indexterm><primary>GPIO_ODR_ODR_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_ODR_ODR_2</secondary></indexterm>
<para><computeroutput>#define GPIO_ODR_ODR_2   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01890">1890</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3fffcd41fa6347ce4b61e6abbae55c7a"/><section>
    <title>GPIO_ODR_ODR_3</title>
<indexterm><primary>GPIO_ODR_ODR_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_ODR_ODR_3</secondary></indexterm>
<para><computeroutput>#define GPIO_ODR_ODR_3   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01891">1891</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac9b5f55a1f9dda2285576a276d0fb0e2"/><section>
    <title>GPIO_ODR_ODR_4</title>
<indexterm><primary>GPIO_ODR_ODR_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_ODR_ODR_4</secondary></indexterm>
<para><computeroutput>#define GPIO_ODR_ODR_4   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01892">1892</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6723e4adf0b6b333f74e15e00a60a4db"/><section>
    <title>GPIO_ODR_ODR_5</title>
<indexterm><primary>GPIO_ODR_ODR_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_ODR_ODR_5</secondary></indexterm>
<para><computeroutput>#define GPIO_ODR_ODR_5   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01893">1893</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga202234d8f40086f6343e30597b52c838"/><section>
    <title>GPIO_ODR_ODR_6</title>
<indexterm><primary>GPIO_ODR_ODR_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_ODR_ODR_6</secondary></indexterm>
<para><computeroutput>#define GPIO_ODR_ODR_6   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01894">1894</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3c713b846aa56d5a31b2e4525d705679"/><section>
    <title>GPIO_ODR_ODR_7</title>
<indexterm><primary>GPIO_ODR_ODR_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_ODR_ODR_7</secondary></indexterm>
<para><computeroutput>#define GPIO_ODR_ODR_7   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01895">1895</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaabe9c0b33000bbfe71f107cce0af0eb2"/><section>
    <title>GPIO_ODR_ODR_8</title>
<indexterm><primary>GPIO_ODR_ODR_8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_ODR_ODR_8</secondary></indexterm>
<para><computeroutput>#define GPIO_ODR_ODR_8   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01896">1896</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga25f53481a7575ebb0eb5477950673188"/><section>
    <title>GPIO_ODR_ODR_9</title>
<indexterm><primary>GPIO_ODR_ODR_9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_ODR_ODR_9</secondary></indexterm>
<para><computeroutput>#define GPIO_ODR_ODR_9   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01897">1897</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga86a137cc8e566a0da86e2fd4778938a6"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR0</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR0</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR0   ((uint32_t)0x00000003)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01723">1723</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga95ff622f2b5941ce7202fe97a6e8c730"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR0_0</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR0_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR0_0</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR0_0   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01724">1724</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5a8e561180cdfcb7440a017d2aa10f59"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR0_1</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR0_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR0_1</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR0_1   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01725">1725</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9aca2c7cf73dd7a08fee8ae9a675c1d5"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR1</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR1</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR1   ((uint32_t)0x0000000C)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01727">1727</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7f368a4fe9f84a2a1f75127cd92de706"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR10</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR10</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR10   ((uint32_t)0x00300000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01763">1763</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad24e2db3605c0510221a5d6cc18de45d"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR10_0</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR10_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR10_0</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR10_0   ((uint32_t)0x00100000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01764">1764</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac0b5fe166b79464e9419092b50a216e8"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR10_1</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR10_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR10_1</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR10_1   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01765">1765</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6f6fbff92ca95c7b4b49b773993af08f"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR11</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR11</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR11   ((uint32_t)0x00C00000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01767">1767</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7413457e1249fedd60208f6d1fe66fec"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR11_0</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR11_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR11_0</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR11_0   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01768">1768</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad5a0177db55f86818a42240bf188c0bc"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR11_1</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR11_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR11_1</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR11_1   ((uint32_t)0x00800000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01769">1769</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac9928dcdc592ee959941c97aed702a99"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR12</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR12</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR12   ((uint32_t)0x03000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01771">1771</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga68d9034e325bf95773f70a9cc94598af"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR12_0</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR12_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR12_0</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR12_0   ((uint32_t)0x01000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01772">1772</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga225f0a354cd3c2391ed922b08dbc0cae"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR12_1</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR12_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR12_1</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR12_1   ((uint32_t)0x02000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01773">1773</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga09d3845b5e708a7636cddf01c5a30468"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR13</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR13</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR13   ((uint32_t)0x0C000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01775">1775</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga93ce0e08aefefa639657d0ca1a169557"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR13_0</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR13_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR13_0</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR13_0   ((uint32_t)0x04000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01776">1776</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2fee18398176eeceef1a6a0229d81029"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR13_1</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR13_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR13_1</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR13_1   ((uint32_t)0x08000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01777">1777</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae956b8918d07e914a3f9861de501623f"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR14</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR14</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR14   ((uint32_t)0x30000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01779">1779</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafcec6386ada8c016b4696b853a6d1ff1"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR14_0</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR14_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR14_0</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR14_0   ((uint32_t)0x10000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01780">1780</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae8fb23e47faf2dd2b69a22e36c4ea56d"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR14_1</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR14_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR14_1</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR14_1   ((uint32_t)0x20000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01781">1781</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9b405fe1beed00abecfb3d83b9f94b65"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR15</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR15</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR15   ((uint32_t)0xC0000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01783">1783</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga782862d03460b05a56d3287c971aabc8"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR15_0</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR15_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR15_0</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR15_0   ((uint32_t)0x40000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01784">1784</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga929ae0a4ff8f30c45042715a73ab1ad7"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR15_1</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR15_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR15_1</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR15_1   ((uint32_t)0x80000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01785">1785</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5dd10c0d3419e2d2fda1af77fbc28156"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR1_0</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR1_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR1_0</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR1_0   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01728">1728</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4ebe740312db53a7d49ff7f78436bcb6"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR1_1</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR1_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR1_1</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR1_1   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01729">1729</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9f3dd6eabaf2dee10a45718bf9214bff"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR2</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR2</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR2   ((uint32_t)0x00000030)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01731">1731</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga285b9f4328a29f624945f8fc57daab0e"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR2_0</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR2_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR2_0</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR2_0   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01732">1732</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeb41ac1ecdc620a7888e9714f36611c2"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR2_1</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR2_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR2_1</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR2_1   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01733">1733</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3bd77104c298e2cc79608954ed8a81e6"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR3</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR3</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR3   ((uint32_t)0x000000C0)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01735">1735</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga86ad8f39a6399526c2a06f5e481b7edd"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR3_0</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR3_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR3_0</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR3_0   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01736">1736</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4cbbc6c634d9f64d2959bfce25e475e3"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR3_1</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR3_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR3_1</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR3_1   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01737">1737</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae993f7764c1e10e2f5022cba2a081f97"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR4</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR4</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR4   ((uint32_t)0x00000300)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01739">1739</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e6579b81f162ca8d4b8ee6690b258e9"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR4_0</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR4_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR4_0</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR4_0   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01740">1740</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga56650b0113cbb5ed50903e684abfdabc"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR4_1</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR4_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR4_1</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR4_1   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01741">1741</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa6e84a83dd64be450a33a67c9ba44add"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR5</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR5</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR5   ((uint32_t)0x00000C00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01743">1743</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0ee63c65224da433a0f588bdd579c88d"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR5_0</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR5_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR5_0</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR5_0   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01744">1744</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9feeadb829cbfbcc7f5ff5aa614e35de"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR5_1</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR5_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR5_1</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR5_1   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01745">1745</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa153220faa507b53170bd49dcffcfc76"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR6</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR6</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR6   ((uint32_t)0x00003000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01747">1747</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga314fae4f204824abf26545482246eb46"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR6_0</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR6_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR6_0</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR6_0   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01748">1748</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad5502c629c3894c58a5e3e5e4398f92b"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR6_1</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR6_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR6_1</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR6_1   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01749">1749</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga187b9c0a07272ef24ff4e579c2c724a9"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR7</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR7</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR7   ((uint32_t)0x0000C000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01751">1751</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa351c9cc66134dd2077fe4936e10068e"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR7_0</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR7_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR7_0</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR7_0   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01752">1752</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5824b9a56d3ab570c90c02e959f8e8a3"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR7_1</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR7_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR7_1</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR7_1   ((uint32_t)0x00008000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01753">1753</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga57fdec64829712f410b7099168d03335"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR8</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR8</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR8   ((uint32_t)0x00030000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01755">1755</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga00e257135823303b40c2dfe2054c72e6"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR8_0</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR8_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR8_0</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR8_0   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01756">1756</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab026b036652fcab5dbec7fcccd8ec117"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR8_1</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR8_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR8_1</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR8_1   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01757">1757</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf2974e9de8b939e683976d3244f946c5"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR9</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR9</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR9   ((uint32_t)0x000C0000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01759">1759</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga922dc2241064ba91a32163b52dc979a1"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR9_0</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR9_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR9_0</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR9_0   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01760">1760</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8958bf41efda58bc0c216496c3523a95"/><section>
    <title>GPIO_OSPEEDER_OSPEEDR9_1</title>
<indexterm><primary>GPIO_OSPEEDER_OSPEEDR9_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OSPEEDER_OSPEEDR9_1</secondary></indexterm>
<para><computeroutput>#define GPIO_OSPEEDER_OSPEEDR9_1   ((uint32_t)0x00080000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01761">1761</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5485fbd720ed7ddb22eb3ec11245efbc"/><section>
    <title>GPIO_OTYPER_IDR_0</title>
<indexterm><primary>GPIO_OTYPER_IDR_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_IDR_0</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_IDR_0   <link linkend="_group___peripheral___registers___bits___definition_1ga7691154d734ec08089eb3dc28a369726">GPIO_IDR_IDR_0</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01870">1870</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf13669e5ac3f49834766cd99be03a0d7"/><section>
    <title>GPIO_OTYPER_IDR_1</title>
<indexterm><primary>GPIO_OTYPER_IDR_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_IDR_1</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_IDR_1   <link linkend="_group___peripheral___registers___bits___definition_1gad4b3e9ceaa683b7cbc89f2507ef0f110">GPIO_IDR_IDR_1</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01871">1871</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga38f82a10903250be4e628771b0276761"/><section>
    <title>GPIO_OTYPER_IDR_10</title>
<indexterm><primary>GPIO_OTYPER_IDR_10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_IDR_10</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_IDR_10   <link linkend="_group___peripheral___registers___bits___definition_1gaff38e1078878bdd79375295e7ab829b5">GPIO_IDR_IDR_10</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01880">1880</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b3d81079aa482c4670efbe56da9c827"/><section>
    <title>GPIO_OTYPER_IDR_11</title>
<indexterm><primary>GPIO_OTYPER_IDR_11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_IDR_11</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_IDR_11   <link linkend="_group___peripheral___registers___bits___definition_1ga84c3f48e386abf1f6d97e4fb86cbaa7c">GPIO_IDR_IDR_11</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01881">1881</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf53e6338143d8457b3db5c6846349910"/><section>
    <title>GPIO_OTYPER_IDR_12</title>
<indexterm><primary>GPIO_OTYPER_IDR_12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_IDR_12</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_IDR_12   <link linkend="_group___peripheral___registers___bits___definition_1gaec151d78711f0274d3ab5b239884e645">GPIO_IDR_IDR_12</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01882">1882</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5afdc7a368dcf575096f85deaea5ef01"/><section>
    <title>GPIO_OTYPER_IDR_13</title>
<indexterm><primary>GPIO_OTYPER_IDR_13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_IDR_13</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_IDR_13   <link linkend="_group___peripheral___registers___bits___definition_1ga6771a14a3c52f397295737e509633b05">GPIO_IDR_IDR_13</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01883">1883</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2ecbcd9d656d45bb5de5da1506ed1234"/><section>
    <title>GPIO_OTYPER_IDR_14</title>
<indexterm><primary>GPIO_OTYPER_IDR_14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_IDR_14</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_IDR_14   <link linkend="_group___peripheral___registers___bits___definition_1gae0b8882f4473b5d65266792ed631f0bb">GPIO_IDR_IDR_14</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01884">1884</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga63220a77d16ca7e1475c67cfdf1ad8fd"/><section>
    <title>GPIO_OTYPER_IDR_15</title>
<indexterm><primary>GPIO_OTYPER_IDR_15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_IDR_15</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_IDR_15   <link linkend="_group___peripheral___registers___bits___definition_1ga5fa9b2bca3451f0be4560333692fb5a4">GPIO_IDR_IDR_15</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01885">1885</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad3936b414ffd9d8a7a546ecf5bee71c3"/><section>
    <title>GPIO_OTYPER_IDR_2</title>
<indexterm><primary>GPIO_OTYPER_IDR_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_IDR_2</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_IDR_2   <link linkend="_group___peripheral___registers___bits___definition_1gaf32691b8213a6b9c7ddb164bcc66af7f">GPIO_IDR_IDR_2</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01872">1872</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaba6136975598a69ca053a924534829f2"/><section>
    <title>GPIO_OTYPER_IDR_3</title>
<indexterm><primary>GPIO_OTYPER_IDR_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_IDR_3</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_IDR_3   <link linkend="_group___peripheral___registers___bits___definition_1ga172dc9a76f772c8e386ac0162e0a52fa">GPIO_IDR_IDR_3</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01873">1873</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab4b22966bfccc5de30156b87a60db42a"/><section>
    <title>GPIO_OTYPER_IDR_4</title>
<indexterm><primary>GPIO_OTYPER_IDR_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_IDR_4</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_IDR_4   <link linkend="_group___peripheral___registers___bits___definition_1ga5aded5247a4fa0834a311679c593fcd7">GPIO_IDR_IDR_4</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01874">1874</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga503034ab19d01c3c5535208dbdaa5160"/><section>
    <title>GPIO_OTYPER_IDR_5</title>
<indexterm><primary>GPIO_OTYPER_IDR_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_IDR_5</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_IDR_5   <link linkend="_group___peripheral___registers___bits___definition_1ga4e7bf44f34ab51218a24b6b9467e9166">GPIO_IDR_IDR_5</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01875">1875</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad6b972f5d1e519823d58098533346aa2"/><section>
    <title>GPIO_OTYPER_IDR_6</title>
<indexterm><primary>GPIO_OTYPER_IDR_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_IDR_6</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_IDR_6   <link linkend="_group___peripheral___registers___bits___definition_1ga6aa5a3c8353ab0ce15d6500baf902e8b">GPIO_IDR_IDR_6</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01876">1876</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1360495ee0a8ee3f1a6e858744b76693"/><section>
    <title>GPIO_OTYPER_IDR_7</title>
<indexterm><primary>GPIO_OTYPER_IDR_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_IDR_7</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_IDR_7   <link linkend="_group___peripheral___registers___bits___definition_1gaeccc9232d1758570c7dd9d8733d9f5b6">GPIO_IDR_IDR_7</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01877">1877</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0999b31939326c4558ff7383fb1d45c3"/><section>
    <title>GPIO_OTYPER_IDR_8</title>
<indexterm><primary>GPIO_OTYPER_IDR_8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_IDR_8</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_IDR_8   <link linkend="_group___peripheral___registers___bits___definition_1ga2b5f3c629daa6d4dd3ace095a127f9e1">GPIO_IDR_IDR_8</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01878">1878</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga86496faba77364680e3abb58b99636b3"/><section>
    <title>GPIO_OTYPER_IDR_9</title>
<indexterm><primary>GPIO_OTYPER_IDR_9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_IDR_9</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_IDR_9   <link linkend="_group___peripheral___registers___bits___definition_1gacd452f85fa151363ffbf1d263185ef0d">GPIO_IDR_IDR_9</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01879">1879</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga29dbb08cef82cec8fac9a0044f80d31b"/><section>
    <title>GPIO_OTYPER_ODR_0</title>
<indexterm><primary>GPIO_OTYPER_ODR_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_ODR_0</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_ODR_0   <link linkend="_group___peripheral___registers___bits___definition_1ga42386f40895bc86ff49eefe80708bbc6">GPIO_ODR_ODR_0</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01905">1905</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga94b10e532cafe20fe2c2e7afa91150b3"/><section>
    <title>GPIO_OTYPER_ODR_1</title>
<indexterm><primary>GPIO_OTYPER_ODR_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_ODR_1</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_ODR_1   <link linkend="_group___peripheral___registers___bits___definition_1ga7680b11616859cd0f462703224511fb2">GPIO_ODR_ODR_1</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01906">1906</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf471b28dec1fdf0916e7beaa87d902a4"/><section>
    <title>GPIO_OTYPER_ODR_10</title>
<indexterm><primary>GPIO_OTYPER_ODR_10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_ODR_10</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_ODR_10   <link linkend="_group___peripheral___registers___bits___definition_1ga5e2817e62685ec81d3ca6674d8e75187">GPIO_ODR_ODR_10</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01915">1915</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3ac73a7dd714babf1ab5894b4460dacc"/><section>
    <title>GPIO_OTYPER_ODR_11</title>
<indexterm><primary>GPIO_OTYPER_ODR_11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_ODR_11</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_ODR_11   <link linkend="_group___peripheral___registers___bits___definition_1ga6022058342e528d097d2d352ccb3210c">GPIO_ODR_ODR_11</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01916">1916</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaabcfc202ec3ee578aee32375a092a23d"/><section>
    <title>GPIO_OTYPER_ODR_12</title>
<indexterm><primary>GPIO_OTYPER_ODR_12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_ODR_12</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_ODR_12   <link linkend="_group___peripheral___registers___bits___definition_1ga6df2c7bfa97e4536c3c112fa6dc00992">GPIO_ODR_ODR_12</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01917">1917</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad4f9a8a4dcf381e58a0ab84c3744d063"/><section>
    <title>GPIO_OTYPER_ODR_13</title>
<indexterm><primary>GPIO_OTYPER_ODR_13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_ODR_13</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_ODR_13   <link linkend="_group___peripheral___registers___bits___definition_1gab7a51e706f1931e6ac3ddd117242da23">GPIO_ODR_ODR_13</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01918">1918</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga38b35b661a670ae2afd11258398b7fb1"/><section>
    <title>GPIO_OTYPER_ODR_14</title>
<indexterm><primary>GPIO_OTYPER_ODR_14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_ODR_14</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_ODR_14   <link linkend="_group___peripheral___registers___bits___definition_1ga090cea405c38fd8c48f77e561deaaa07">GPIO_ODR_ODR_14</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01919">1919</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga267734cd2559e9cbf5c4041720e16d1e"/><section>
    <title>GPIO_OTYPER_ODR_15</title>
<indexterm><primary>GPIO_OTYPER_ODR_15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_ODR_15</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_ODR_15   <link linkend="_group___peripheral___registers___bits___definition_1ga527b7d78707f17edfe826be72aa59fdc">GPIO_ODR_ODR_15</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01920">1920</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae0d55284e587dfd6357e124fc8ab4014"/><section>
    <title>GPIO_OTYPER_ODR_2</title>
<indexterm><primary>GPIO_OTYPER_ODR_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_ODR_2</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_ODR_2   <link linkend="_group___peripheral___registers___bits___definition_1gae93b86fd4c1bfcfafc42bf820c17c019">GPIO_ODR_ODR_2</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01907">1907</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga00f7272497c2d79c2651812c716f5f00"/><section>
    <title>GPIO_OTYPER_ODR_3</title>
<indexterm><primary>GPIO_OTYPER_ODR_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_ODR_3</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_ODR_3   <link linkend="_group___peripheral___registers___bits___definition_1ga3fffcd41fa6347ce4b61e6abbae55c7a">GPIO_ODR_ODR_3</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01908">1908</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4d1b9031a6c8ae6e1c1b7f8affb5689e"/><section>
    <title>GPIO_OTYPER_ODR_4</title>
<indexterm><primary>GPIO_OTYPER_ODR_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_ODR_4</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_ODR_4   <link linkend="_group___peripheral___registers___bits___definition_1gac9b5f55a1f9dda2285576a276d0fb0e2">GPIO_ODR_ODR_4</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01909">1909</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8cd860ae29854fe80c9e410e7e6cc957"/><section>
    <title>GPIO_OTYPER_ODR_5</title>
<indexterm><primary>GPIO_OTYPER_ODR_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_ODR_5</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_ODR_5   <link linkend="_group___peripheral___registers___bits___definition_1ga6723e4adf0b6b333f74e15e00a60a4db">GPIO_ODR_ODR_5</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01910">1910</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga75b2cd9cf5cae35759f2b38cc0020a06"/><section>
    <title>GPIO_OTYPER_ODR_6</title>
<indexterm><primary>GPIO_OTYPER_ODR_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_ODR_6</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_ODR_6   <link linkend="_group___peripheral___registers___bits___definition_1ga202234d8f40086f6343e30597b52c838">GPIO_ODR_ODR_6</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01911">1911</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3a6427032856cd00e7a0b87279cf8e85"/><section>
    <title>GPIO_OTYPER_ODR_7</title>
<indexterm><primary>GPIO_OTYPER_ODR_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_ODR_7</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_ODR_7   <link linkend="_group___peripheral___registers___bits___definition_1ga3c713b846aa56d5a31b2e4525d705679">GPIO_ODR_ODR_7</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01912">1912</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3f30b73464b5d452c0217349b5294fe2"/><section>
    <title>GPIO_OTYPER_ODR_8</title>
<indexterm><primary>GPIO_OTYPER_ODR_8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_ODR_8</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_ODR_8   <link linkend="_group___peripheral___registers___bits___definition_1gaabe9c0b33000bbfe71f107cce0af0eb2">GPIO_ODR_ODR_8</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01913">1913</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga20b3f0dd86d1dd8edbe20c09412e2297"/><section>
    <title>GPIO_OTYPER_ODR_9</title>
<indexterm><primary>GPIO_OTYPER_ODR_9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_ODR_9</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_ODR_9   <link linkend="_group___peripheral___registers___bits___definition_1ga25f53481a7575ebb0eb5477950673188">GPIO_ODR_ODR_9</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01914">1914</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf2f02eab04f88423789f532370680305"/><section>
    <title>GPIO_OTYPER_OT_0</title>
<indexterm><primary>GPIO_OTYPER_OT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_OT_0</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_OT_0   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01705">1705</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8a842ad8f83c21f019f2e1e08f104a7f"/><section>
    <title>GPIO_OTYPER_OT_1</title>
<indexterm><primary>GPIO_OTYPER_OT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_OT_1</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_OT_1   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01706">1706</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadc1ef9cbe4226f9616c64bb641b44b3b"/><section>
    <title>GPIO_OTYPER_OT_10</title>
<indexterm><primary>GPIO_OTYPER_OT_10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_OT_10</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_OT_10   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01715">1715</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafd4fc33a12439fdf4ada19c04227dea7"/><section>
    <title>GPIO_OTYPER_OT_11</title>
<indexterm><primary>GPIO_OTYPER_OT_11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_OT_11</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_OT_11   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01716">1716</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga24e978fcc3d4e87bed919511e1226f0c"/><section>
    <title>GPIO_OTYPER_OT_12</title>
<indexterm><primary>GPIO_OTYPER_OT_12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_OT_12</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_OT_12   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01717">1717</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7c5d7751cfdfaf58782f01692d8c88e8"/><section>
    <title>GPIO_OTYPER_OT_13</title>
<indexterm><primary>GPIO_OTYPER_OT_13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_OT_13</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_OT_13   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01718">1718</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6c26938a0e8c03d90a966fc33f186e50"/><section>
    <title>GPIO_OTYPER_OT_14</title>
<indexterm><primary>GPIO_OTYPER_OT_14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_OT_14</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_OT_14   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01719">1719</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga51f153263d58a45fc2ef0734fc3f73eb"/><section>
    <title>GPIO_OTYPER_OT_15</title>
<indexterm><primary>GPIO_OTYPER_OT_15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_OT_15</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_OT_15   ((uint32_t)0x00008000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01720">1720</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3d3a246b6320fc51b39123249e1e6817"/><section>
    <title>GPIO_OTYPER_OT_2</title>
<indexterm><primary>GPIO_OTYPER_OT_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_OT_2</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_OT_2   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01707">1707</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaef881bb4fa6b2dd9cecd4ee1385b6361"/><section>
    <title>GPIO_OTYPER_OT_3</title>
<indexterm><primary>GPIO_OTYPER_OT_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_OT_3</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_OT_3   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01708">1708</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8c3cc7a0b2c9b99212879cc8d7455258"/><section>
    <title>GPIO_OTYPER_OT_4</title>
<indexterm><primary>GPIO_OTYPER_OT_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_OT_4</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_OT_4   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01709">1709</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaa0dd76857b25ae35a785cee97c8403d"/><section>
    <title>GPIO_OTYPER_OT_5</title>
<indexterm><primary>GPIO_OTYPER_OT_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_OT_5</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_OT_5   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01710">1710</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1dbea639fd4ffe59a706a11fb1ee104b"/><section>
    <title>GPIO_OTYPER_OT_6</title>
<indexterm><primary>GPIO_OTYPER_OT_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_OT_6</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_OT_6   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01711">1711</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaacead96dc3377342af4aa18adf6453e"/><section>
    <title>GPIO_OTYPER_OT_7</title>
<indexterm><primary>GPIO_OTYPER_OT_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_OT_7</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_OT_7   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01712">1712</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5a1f64fdf2ab84c634c0fa8cb060a65f"/><section>
    <title>GPIO_OTYPER_OT_8</title>
<indexterm><primary>GPIO_OTYPER_OT_8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_OT_8</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_OT_8   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01713">1713</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa5c7deea3d764bb3999578030e3158aa"/><section>
    <title>GPIO_OTYPER_OT_9</title>
<indexterm><primary>GPIO_OTYPER_OT_9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_OTYPER_OT_9</secondary></indexterm>
<para><computeroutput>#define GPIO_OTYPER_OT_9   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01714">1714</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga04d9e85c6ccb1c915142139b2fd40277"/><section>
    <title>GPIO_PUPDR_PUPDR0</title>
<indexterm><primary>GPIO_PUPDR_PUPDR0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR0</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR0   ((uint32_t)0x00000003)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01788">1788</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga90ce7d30e6ae0b2faca4a6861ecc4cc6"/><section>
    <title>GPIO_PUPDR_PUPDR0_0</title>
<indexterm><primary>GPIO_PUPDR_PUPDR0_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR0_0</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR0_0   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01789">1789</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafce37884b3fefd13f415d3d0e86cba54"/><section>
    <title>GPIO_PUPDR_PUPDR0_1</title>
<indexterm><primary>GPIO_PUPDR_PUPDR0_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR0_1</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR0_1   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01790">1790</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2fc992293f3aea2c0bfb5a04524a0f29"/><section>
    <title>GPIO_PUPDR_PUPDR1</title>
<indexterm><primary>GPIO_PUPDR_PUPDR1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR1</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR1   ((uint32_t)0x0000000C)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01792">1792</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac3ea3497ce2e90ac0e709e7a99088b09"/><section>
    <title>GPIO_PUPDR_PUPDR10</title>
<indexterm><primary>GPIO_PUPDR_PUPDR10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR10</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR10   ((uint32_t)0x00300000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01828">1828</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga67fd34cdbc389ee49f5a9bf1271d7dd9"/><section>
    <title>GPIO_PUPDR_PUPDR10_0</title>
<indexterm><primary>GPIO_PUPDR_PUPDR10_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR10_0</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR10_0   ((uint32_t)0x00100000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01829">1829</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga08ac8e25da27d1b6c97647fd18b3a335"/><section>
    <title>GPIO_PUPDR_PUPDR10_1</title>
<indexterm><primary>GPIO_PUPDR_PUPDR10_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR10_1</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR10_1   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01830">1830</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaa93fd3e658c07a9daf9c8016fb4cf46"/><section>
    <title>GPIO_PUPDR_PUPDR11</title>
<indexterm><primary>GPIO_PUPDR_PUPDR11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR11</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR11   ((uint32_t)0x00C00000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01832">1832</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga18b3ea6ccb52b072cb19d6677b610831"/><section>
    <title>GPIO_PUPDR_PUPDR11_0</title>
<indexterm><primary>GPIO_PUPDR_PUPDR11_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR11_0</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR11_0   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01833">1833</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga78a3508e309b9acfa99c3a4301dfb0d8"/><section>
    <title>GPIO_PUPDR_PUPDR11_1</title>
<indexterm><primary>GPIO_PUPDR_PUPDR11_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR11_1</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR11_1   ((uint32_t)0x00800000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01834">1834</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9ae4262e6f46de65ce93149a20e0d006"/><section>
    <title>GPIO_PUPDR_PUPDR12</title>
<indexterm><primary>GPIO_PUPDR_PUPDR12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR12</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR12   ((uint32_t)0x03000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01836">1836</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9a0cd6d85037a7ae0d19806a7dc428a0"/><section>
    <title>GPIO_PUPDR_PUPDR12_0</title>
<indexterm><primary>GPIO_PUPDR_PUPDR12_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR12_0</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR12_0   ((uint32_t)0x01000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01837">1837</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga460b8f9029d8703782110e118fd6ccdb"/><section>
    <title>GPIO_PUPDR_PUPDR12_1</title>
<indexterm><primary>GPIO_PUPDR_PUPDR12_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR12_1</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR12_1   ((uint32_t)0x02000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01838">1838</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa63ee70f61bc9df40d9b38af69f93a7e"/><section>
    <title>GPIO_PUPDR_PUPDR13</title>
<indexterm><primary>GPIO_PUPDR_PUPDR13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR13</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR13   ((uint32_t)0x0C000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01840">1840</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae29eccc9daf15c787ebfc26af3fb3194"/><section>
    <title>GPIO_PUPDR_PUPDR13_0</title>
<indexterm><primary>GPIO_PUPDR_PUPDR13_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR13_0</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR13_0   ((uint32_t)0x04000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01841">1841</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga80eddbf0106ccf71413851269315125d"/><section>
    <title>GPIO_PUPDR_PUPDR13_1</title>
<indexterm><primary>GPIO_PUPDR_PUPDR13_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR13_1</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR13_1   ((uint32_t)0x08000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01842">1842</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga62f533a38f324be7e3e68f5c0f2b3570"/><section>
    <title>GPIO_PUPDR_PUPDR14</title>
<indexterm><primary>GPIO_PUPDR_PUPDR14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR14</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR14   ((uint32_t)0x30000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01844">1844</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad8521ddc4fa71b57540b61ec7803e77f"/><section>
    <title>GPIO_PUPDR_PUPDR14_0</title>
<indexterm><primary>GPIO_PUPDR_PUPDR14_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR14_0</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR14_0   ((uint32_t)0x10000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01845">1845</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac5bcc6307af9a6e5f578dfcb4fda49b3"/><section>
    <title>GPIO_PUPDR_PUPDR14_1</title>
<indexterm><primary>GPIO_PUPDR_PUPDR14_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR14_1</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR14_1   ((uint32_t)0x20000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01846">1846</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac266bda493b96f1200bc0f7ae05a7475"/><section>
    <title>GPIO_PUPDR_PUPDR15</title>
<indexterm><primary>GPIO_PUPDR_PUPDR15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR15</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR15   ((uint32_t)0xC0000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01848">1848</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0b6f6a720852e3791433148aab8b722c"/><section>
    <title>GPIO_PUPDR_PUPDR15_0</title>
<indexterm><primary>GPIO_PUPDR_PUPDR15_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR15_0</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR15_0   ((uint32_t)0x40000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01849">1849</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d827196cbbdebdf82554c8c04a1db6f"/><section>
    <title>GPIO_PUPDR_PUPDR15_1</title>
<indexterm><primary>GPIO_PUPDR_PUPDR15_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR15_1</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR15_1   ((uint32_t)0x80000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01850">1850</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf102b1b4f826fdc1febfeaf42a7d8a7f"/><section>
    <title>GPIO_PUPDR_PUPDR1_0</title>
<indexterm><primary>GPIO_PUPDR_PUPDR1_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR1_0</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR1_0   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01793">1793</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga33e13010f729b9a9555c1af45ee42bf7"/><section>
    <title>GPIO_PUPDR_PUPDR1_1</title>
<indexterm><primary>GPIO_PUPDR_PUPDR1_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR1_1</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR1_1   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01794">1794</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga719f6a7905af1965aeb1d22053819ea4"/><section>
    <title>GPIO_PUPDR_PUPDR2</title>
<indexterm><primary>GPIO_PUPDR_PUPDR2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR2</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR2   ((uint32_t)0x00000030)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01796">1796</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae53f1f88362bc9d12367842b2c41ac5f"/><section>
    <title>GPIO_PUPDR_PUPDR2_0</title>
<indexterm><primary>GPIO_PUPDR_PUPDR2_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR2_0</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR2_0   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01797">1797</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad00c76742cc343b8be0aef2b7a552b21"/><section>
    <title>GPIO_PUPDR_PUPDR2_1</title>
<indexterm><primary>GPIO_PUPDR_PUPDR2_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR2_1</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR2_1   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01798">1798</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaae9d69d2db60b442144cc0f7427455d"/><section>
    <title>GPIO_PUPDR_PUPDR3</title>
<indexterm><primary>GPIO_PUPDR_PUPDR3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR3</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR3   ((uint32_t)0x000000C0)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01800">1800</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1fa0a8d6a6bfc0dd9d6cd2cf26a736a9"/><section>
    <title>GPIO_PUPDR_PUPDR3_0</title>
<indexterm><primary>GPIO_PUPDR_PUPDR3_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR3_0</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR3_0   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01801">1801</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9bd409075d0271cfcf5f2a382f55af83"/><section>
    <title>GPIO_PUPDR_PUPDR3_1</title>
<indexterm><primary>GPIO_PUPDR_PUPDR3_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR3_1</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR3_1   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01802">1802</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga46b83340a77ca8575458294e095a1b3e"/><section>
    <title>GPIO_PUPDR_PUPDR4</title>
<indexterm><primary>GPIO_PUPDR_PUPDR4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR4</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR4   ((uint32_t)0x00000300)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01804">1804</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaaa42ab206386a753e8d57b76761d787"/><section>
    <title>GPIO_PUPDR_PUPDR4_0</title>
<indexterm><primary>GPIO_PUPDR_PUPDR4_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR4_0</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR4_0   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01805">1805</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa7c19b72c8d4ebff81d9e7a6bb292d9e"/><section>
    <title>GPIO_PUPDR_PUPDR4_1</title>
<indexterm><primary>GPIO_PUPDR_PUPDR4_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR4_1</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR4_1   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01806">1806</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga184f05795320c61aac7d5f99875aaaf3"/><section>
    <title>GPIO_PUPDR_PUPDR5</title>
<indexterm><primary>GPIO_PUPDR_PUPDR5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR5</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR5   ((uint32_t)0x00000C00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01808">1808</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga407f836cfe9440c0a9346bae50593324"/><section>
    <title>GPIO_PUPDR_PUPDR5_0</title>
<indexterm><primary>GPIO_PUPDR_PUPDR5_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR5_0</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR5_0   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01809">1809</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6e969eee59eb13d03cecb10296f3cba3"/><section>
    <title>GPIO_PUPDR_PUPDR5_1</title>
<indexterm><primary>GPIO_PUPDR_PUPDR5_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR5_1</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR5_1   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01810">1810</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga867aff49673e9c790a7c07ffc94c9426"/><section>
    <title>GPIO_PUPDR_PUPDR6</title>
<indexterm><primary>GPIO_PUPDR_PUPDR6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR6</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR6   ((uint32_t)0x00003000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01812">1812</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa74c5941b0d588bfd8334c97dd16871e"/><section>
    <title>GPIO_PUPDR_PUPDR6_0</title>
<indexterm><primary>GPIO_PUPDR_PUPDR6_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR6_0</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR6_0   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01813">1813</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga84fe57689233ae16b9b38b3db0f8b31b"/><section>
    <title>GPIO_PUPDR_PUPDR6_1</title>
<indexterm><primary>GPIO_PUPDR_PUPDR6_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR6_1</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR6_1   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01814">1814</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa747a73c564fc74b1b7cf597b4df2e2f"/><section>
    <title>GPIO_PUPDR_PUPDR7</title>
<indexterm><primary>GPIO_PUPDR_PUPDR7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR7</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR7   ((uint32_t)0x0000C000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01816">1816</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7b75312f187bed2ef764a0f244b8cd1b"/><section>
    <title>GPIO_PUPDR_PUPDR7_0</title>
<indexterm><primary>GPIO_PUPDR_PUPDR7_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR7_0</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR7_0   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01817">1817</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga284ea60cb769d74a000af43ddebfdbeb"/><section>
    <title>GPIO_PUPDR_PUPDR7_1</title>
<indexterm><primary>GPIO_PUPDR_PUPDR7_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR7_1</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR7_1   ((uint32_t)0x00008000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01818">1818</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1c9d14950ed3985ab81c13047ac0df81"/><section>
    <title>GPIO_PUPDR_PUPDR8</title>
<indexterm><primary>GPIO_PUPDR_PUPDR8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR8</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR8   ((uint32_t)0x00030000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01820">1820</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga76b3b97a4a27a8bb2e942c0f95f7af31"/><section>
    <title>GPIO_PUPDR_PUPDR8_0</title>
<indexterm><primary>GPIO_PUPDR_PUPDR8_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR8_0</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR8_0   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01821">1821</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab9963e91e82f1059ec170793cbf32986"/><section>
    <title>GPIO_PUPDR_PUPDR8_1</title>
<indexterm><primary>GPIO_PUPDR_PUPDR8_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR8_1</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR8_1   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01822">1822</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga35b41b7cab641de2538e1e1d21562bc8"/><section>
    <title>GPIO_PUPDR_PUPDR9</title>
<indexterm><primary>GPIO_PUPDR_PUPDR9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR9</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR9   ((uint32_t)0x000C0000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01824">1824</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga45a4501a9b4ff20e5404a97031e02537"/><section>
    <title>GPIO_PUPDR_PUPDR9_0</title>
<indexterm><primary>GPIO_PUPDR_PUPDR9_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR9_0</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR9_0   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01825">1825</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaef8b9bad1bc1bb219f6b51bb12c48e67"/><section>
    <title>GPIO_PUPDR_PUPDR9_1</title>
<indexterm><primary>GPIO_PUPDR_PUPDR9_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>GPIO_PUPDR_PUPDR9_1</secondary></indexterm>
<para><computeroutput>#define GPIO_PUPDR_PUPDR9_1   ((uint32_t)0x00080000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01826">1826</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"/><section>
    <title>I2C_CCR_CCR</title>
<indexterm><primary>I2C_CCR_CCR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CCR_CCR</secondary></indexterm>
<para><computeroutput>#define I2C_CCR_CCR   ((uint32_t)0x00000FFF)</computeroutput></para>
<para>Clock Control Register in Fast/Standard mode (Master mode) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02062">2062</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga851c8a6b598d54c1a805b1632a4078e5"/><section>
    <title>I2C_CCR_DUTY</title>
<indexterm><primary>I2C_CCR_DUTY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CCR_DUTY</secondary></indexterm>
<para><computeroutput>#define I2C_CCR_DUTY   ((uint32_t)0x00004000)</computeroutput></para>
<para>Fast Mode Duty Cycle 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02063">2063</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaea64e5d7eba609ac9a84964bc0bc2def"/><section>
    <title>I2C_CCR_FS</title>
<indexterm><primary>I2C_CCR_FS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CCR_FS</secondary></indexterm>
<para><computeroutput>#define I2C_CCR_FS   ((uint32_t)0x00008000)</computeroutput></para>
<para>I2C Master Mode Selection 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02064">2064</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf933b105259a4bc46a957576adb8d96d"/><section>
    <title>I2C_CR1_ACK</title>
<indexterm><primary>I2C_CR1_ACK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_ACK</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_ACK   ((uint32_t)0x00000400)</computeroutput></para>
<para>Acknowledge Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01990">1990</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga56729ccf93c5d9f5b5b05002e3a2323c"/><section>
    <title>I2C_CR1_ALERT</title>
<indexterm><primary>I2C_CR1_ALERT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_ALERT</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_ALERT   ((uint32_t)0x00002000)</computeroutput></para>
<para>SMBus Alert 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01993">1993</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4598185d9092edfbf943464bcbb342ac"/><section>
    <title>I2C_CR1_ENARP</title>
<indexterm><primary>I2C_CR1_ENARP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_ENARP</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_ENARP   ((uint32_t)0x00000010)</computeroutput></para>
<para>ARP Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01984">1984</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1d8c219193b11f8507d7b85831d14912"/><section>
    <title>I2C_CR1_ENGC</title>
<indexterm><primary>I2C_CR1_ENGC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_ENGC</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_ENGC   ((uint32_t)0x00000040)</computeroutput></para>
<para>General Call Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01986">1986</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga40d2eb849f9d55e6298035b61e84ca42"/><section>
    <title>I2C_CR1_ENPEC</title>
<indexterm><primary>I2C_CR1_ENPEC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_ENPEC</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_ENPEC   ((uint32_t)0x00000020)</computeroutput></para>
<para>PEC Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01985">1985</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga197aaca79f64e832af3a0a0864c2a08c"/><section>
    <title>I2C_CR1_NOSTRETCH</title>
<indexterm><primary>I2C_CR1_NOSTRETCH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_NOSTRETCH</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_NOSTRETCH   ((uint32_t)0x00000080)</computeroutput></para>
<para>Clock Stretching Disable (Slave mode) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01987">1987</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga953b0d38414808db79da116842ed3262"/><section>
    <title>I2C_CR1_PE</title>
<indexterm><primary>I2C_CR1_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_PE</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_PE   ((uint32_t)0x00000001)</computeroutput></para>
<para>Peripheral Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01981">1981</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab4d0119253d93a106b5ca704e5020c12"/><section>
    <title>I2C_CR1_PEC</title>
<indexterm><primary>I2C_CR1_PEC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_PEC</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_PEC   ((uint32_t)0x00001000)</computeroutput></para>
<para>Packet Error Checking 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01992">1992</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga34721958229a5983f2e95dfeaa8e55c3"/><section>
    <title>I2C_CR1_POS</title>
<indexterm><primary>I2C_CR1_POS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_POS</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_POS   ((uint32_t)0x00000800)</computeroutput></para>
<para>Acknowledge/PEC Position (for data reception) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01991">1991</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga001198ff898802888edf58f56d5371c9"/><section>
    <title>I2C_CR1_SMBTYPE</title>
<indexterm><primary>I2C_CR1_SMBTYPE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_SMBTYPE</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_SMBTYPE   ((uint32_t)0x00000008)</computeroutput></para>
<para>SMBus Type 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01983">1983</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4cfee7b020a49bd037fa7cf27c796abc"/><section>
    <title>I2C_CR1_SMBUS</title>
<indexterm><primary>I2C_CR1_SMBUS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_SMBUS</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_SMBUS   ((uint32_t)0x00000002)</computeroutput></para>
<para>SMBus Mode 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01982">1982</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2ca7f18dd5bc1130dbefae4ff8736143"/><section>
    <title>I2C_CR1_START</title>
<indexterm><primary>I2C_CR1_START</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_START</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_START   ((uint32_t)0x00000100)</computeroutput></para>
<para>Start Generation 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01988">1988</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gace70293f3dfa24d448b600fc58e45223"/><section>
    <title>I2C_CR1_STOP</title>
<indexterm><primary>I2C_CR1_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_STOP</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_STOP   ((uint32_t)0x00000200)</computeroutput></para>
<para>Stop Generation 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01989">1989</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8dc661ef13da02e5bcb943f2003d576d"/><section>
    <title>I2C_CR1_SWRST</title>
<indexterm><primary>I2C_CR1_SWRST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR1_SWRST</secondary></indexterm>
<para><computeroutput>#define I2C_CR1_SWRST   ((uint32_t)0x00008000)</computeroutput></para>
<para>Software Reset 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01994">1994</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadb81d5c91486b873bd0bf279a4ffcf69"/><section>
    <title>I2C_CR2_DMAEN</title>
<indexterm><primary>I2C_CR2_DMAEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR2_DMAEN</secondary></indexterm>
<para><computeroutput>#define I2C_CR2_DMAEN   ((uint32_t)0x00000800)</computeroutput></para>
<para>DMA Requests Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02008">2008</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga293fbe15ed5fd1fc95915bd6437859e7"/><section>
    <title>I2C_CR2_FREQ</title>
<indexterm><primary>I2C_CR2_FREQ</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR2_FREQ</secondary></indexterm>
<para><computeroutput>#define I2C_CR2_FREQ   ((uint32_t)0x0000003F)</computeroutput></para>
<para>FREQ[5:0] bits (Peripheral Clock Frequency) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01997">1997</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga09d944f5260f40a0eb714d41859e0d23"/><section>
    <title>I2C_CR2_FREQ_0</title>
<indexterm><primary>I2C_CR2_FREQ_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR2_FREQ_0</secondary></indexterm>
<para><computeroutput>#define I2C_CR2_FREQ_0   ((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01998">1998</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga25ab0ef2a7795e3326900b277479d89c"/><section>
    <title>I2C_CR2_FREQ_1</title>
<indexterm><primary>I2C_CR2_FREQ_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR2_FREQ_1</secondary></indexterm>
<para><computeroutput>#define I2C_CR2_FREQ_1   ((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l01999">1999</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga657af5a02534cc900cbddc260319d845"/><section>
    <title>I2C_CR2_FREQ_2</title>
<indexterm><primary>I2C_CR2_FREQ_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR2_FREQ_2</secondary></indexterm>
<para><computeroutput>#define I2C_CR2_FREQ_2   ((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02000">2000</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga655214f8327fd1322998c9d8bffe308d"/><section>
    <title>I2C_CR2_FREQ_3</title>
<indexterm><primary>I2C_CR2_FREQ_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR2_FREQ_3</secondary></indexterm>
<para><computeroutput>#define I2C_CR2_FREQ_3   ((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02001">2001</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3382a7262743bc824985af7339449386"/><section>
    <title>I2C_CR2_FREQ_4</title>
<indexterm><primary>I2C_CR2_FREQ_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR2_FREQ_4</secondary></indexterm>
<para><computeroutput>#define I2C_CR2_FREQ_4   ((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02002">2002</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad3b1a2b777fcf158c9e4264485682a20"/><section>
    <title>I2C_CR2_FREQ_5</title>
<indexterm><primary>I2C_CR2_FREQ_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR2_FREQ_5</secondary></indexterm>
<para><computeroutput>#define I2C_CR2_FREQ_5   ((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 5 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02003">2003</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2efbe5d96ed0ce447a45a62e8317a68a"/><section>
    <title>I2C_CR2_ITBUFEN</title>
<indexterm><primary>I2C_CR2_ITBUFEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR2_ITBUFEN</secondary></indexterm>
<para><computeroutput>#define I2C_CR2_ITBUFEN   ((uint32_t)0x00000400)</computeroutput></para>
<para>Buffer Interrupt Enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02007">2007</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6f14ae48e4609c2b3645211234cba974"/><section>
    <title>I2C_CR2_ITERREN</title>
<indexterm><primary>I2C_CR2_ITERREN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR2_ITERREN</secondary></indexterm>
<para><computeroutput>#define I2C_CR2_ITERREN   ((uint32_t)0x00000100)</computeroutput></para>
<para>Error Interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02005">2005</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3b1ebaf8173090ec469b055b98e585d2"/><section>
    <title>I2C_CR2_ITEVTEN</title>
<indexterm><primary>I2C_CR2_ITEVTEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR2_ITEVTEN</secondary></indexterm>
<para><computeroutput>#define I2C_CR2_ITEVTEN   ((uint32_t)0x00000200)</computeroutput></para>
<para>Event Interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02006">2006</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6a0955008cbabbb6b726ba0b4f8da609"/><section>
    <title>I2C_CR2_LAST</title>
<indexterm><primary>I2C_CR2_LAST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_CR2_LAST</secondary></indexterm>
<para><computeroutput>#define I2C_CR2_LAST   ((uint32_t)0x00001000)</computeroutput></para>
<para>DMA Last Transfer 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02009">2009</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac43021a4a7f79672d27c36a469b301d5"/><section>
    <title>I2C_DR_DR</title>
<indexterm><primary>I2C_DR_DR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_DR_DR</secondary></indexterm>
<para><computeroutput>#define I2C_DR_DR   ((uint32_t)0x000000FF)</computeroutput></para>
<para>8-bit Data Register 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02033">2033</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7f312cebb37d3e5d0a690dc6fda86f32"/><section>
    <title>I2C_FLTR_ANOFF</title>
<indexterm><primary>I2C_FLTR_ANOFF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_FLTR_ANOFF</secondary></indexterm>
<para><computeroutput>#define I2C_FLTR_ANOFF   ((uint32_t)0x00000010)</computeroutput></para>
<para>Analog Noise Filter OFF </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02071">2071</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaffe4c34d459e53d73c92e0a6fd383795"/><section>
    <title>I2C_FLTR_DNF</title>
<indexterm><primary>I2C_FLTR_DNF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_FLTR_DNF</secondary></indexterm>
<para><computeroutput>#define I2C_FLTR_DNF   ((uint32_t)0x0000000F)</computeroutput></para>
<para>Digital Noise Filter </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02070">2070</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8b7c20c81f79d17921718412b8fca6d7"/><section>
    <title>I2C_OAR1_ADD0</title>
<indexterm><primary>I2C_OAR1_ADD0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADD0</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADD0   ((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02015">2015</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga499a61f0013c5c6fe38b848901f58769"/><section>
    <title>I2C_OAR1_ADD1</title>
<indexterm><primary>I2C_OAR1_ADD1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADD1</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADD1   ((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02016">2016</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8250616a993a5f2bb04cd0f116005864"/><section>
    <title>I2C_OAR1_ADD1_7</title>
<indexterm><primary>I2C_OAR1_ADD1_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADD1_7</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADD1_7   ((uint32_t)0x000000FE)</computeroutput></para>
<para>Interface Address </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02012">2012</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab44a263e36a7f34d922ff124aebd99c3"/><section>
    <title>I2C_OAR1_ADD2</title>
<indexterm><primary>I2C_OAR1_ADD2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADD2</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADD2   ((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02017">2017</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9584dca3b1b414a63cf7ba75e557155b"/><section>
    <title>I2C_OAR1_ADD3</title>
<indexterm><primary>I2C_OAR1_ADD3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADD3</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADD3   ((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02018">2018</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga110b915b907f4bf29ff03da1f077bd97"/><section>
    <title>I2C_OAR1_ADD4</title>
<indexterm><primary>I2C_OAR1_ADD4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADD4</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADD4   ((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02019">2019</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0856dee2657cf0a04d79084da86988ca"/><section>
    <title>I2C_OAR1_ADD5</title>
<indexterm><primary>I2C_OAR1_ADD5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADD5</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADD5   ((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 5 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02020">2020</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5507af6154f60125dadc4654f57776ca"/><section>
    <title>I2C_OAR1_ADD6</title>
<indexterm><primary>I2C_OAR1_ADD6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADD6</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADD6   ((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 6 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02021">2021</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaca710515f0aac5abdac02a630e09097c"/><section>
    <title>I2C_OAR1_ADD7</title>
<indexterm><primary>I2C_OAR1_ADD7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADD7</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADD7   ((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 7 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02022">2022</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab945eba8b842a253cc64cce722537264"/><section>
    <title>I2C_OAR1_ADD8</title>
<indexterm><primary>I2C_OAR1_ADD8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADD8</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADD8   ((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 8 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02023">2023</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab8141dcd63a8429a64d488cc78ef3ec1"/><section>
    <title>I2C_OAR1_ADD8_9</title>
<indexterm><primary>I2C_OAR1_ADD8_9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADD8_9</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADD8_9   ((uint32_t)0x00000300)</computeroutput></para>
<para>Interface Address </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02013">2013</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga10cf2dfc6b1ed55413be06acca413430"/><section>
    <title>I2C_OAR1_ADD9</title>
<indexterm><primary>I2C_OAR1_ADD9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADD9</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADD9   ((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 9 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02024">2024</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7d8df80cd27313c896e887aae81fa639"/><section>
    <title>I2C_OAR1_ADDMODE</title>
<indexterm><primary>I2C_OAR1_ADDMODE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR1_ADDMODE</secondary></indexterm>
<para><computeroutput>#define I2C_OAR1_ADDMODE   ((uint32_t)0x00008000)</computeroutput></para>
<para>Addressing Mode (Slave mode) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02026">2026</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadd3d8fd1de1f16d051efb52dd3d657c4"/><section>
    <title>I2C_OAR2_ADD2</title>
<indexterm><primary>I2C_OAR2_ADD2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR2_ADD2</secondary></indexterm>
<para><computeroutput>#define I2C_OAR2_ADD2   ((uint32_t)0x000000FE)</computeroutput></para>
<para>Interface address 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02030">2030</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab83ed1ee64439cb2734a708445f37e94"/><section>
    <title>I2C_OAR2_ENDUAL</title>
<indexterm><primary>I2C_OAR2_ENDUAL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_OAR2_ENDUAL</secondary></indexterm>
<para><computeroutput>#define I2C_OAR2_ENDUAL   ((uint32_t)0x00000001)</computeroutput></para>
<para>Dual addressing mode enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02029">2029</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6faaa55a1e48aa7c1f2b69669901445d"/><section>
    <title>I2C_SR1_ADD10</title>
<indexterm><primary>I2C_SR1_ADD10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_ADD10</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_ADD10   ((uint32_t)0x00000008)</computeroutput></para>
<para>10-bit header sent (Master mode) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02039">2039</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3db361a4d9dd84b187085a11d933b45d"/><section>
    <title>I2C_SR1_ADDR</title>
<indexterm><primary>I2C_SR1_ADDR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_ADDR</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_ADDR   ((uint32_t)0x00000002)</computeroutput></para>
<para>Address sent (master mode)/matched (slave mode) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02037">2037</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga62aa2496d4b3955214a16a7bd998fd88"/><section>
    <title>I2C_SR1_AF</title>
<indexterm><primary>I2C_SR1_AF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_AF</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_AF   ((uint32_t)0x00000400)</computeroutput></para>
<para>Acknowledge Failure 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02045">2045</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacbc52f6ec6172c71d8b026a22c2f69d2"/><section>
    <title>I2C_SR1_ARLO</title>
<indexterm><primary>I2C_SR1_ARLO</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_ARLO</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_ARLO   ((uint32_t)0x00000200)</computeroutput></para>
<para>Arbitration Lost (master mode) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02044">2044</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1d12990c90ab0757dcfea150ea50b227"/><section>
    <title>I2C_SR1_BERR</title>
<indexterm><primary>I2C_SR1_BERR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_BERR</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_BERR   ((uint32_t)0x00000100)</computeroutput></para>
<para>Bus Error 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02043">2043</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafb279f85d78cfe5abd3eeb0b40a65ab1"/><section>
    <title>I2C_SR1_BTF</title>
<indexterm><primary>I2C_SR1_BTF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_BTF</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_BTF   ((uint32_t)0x00000004)</computeroutput></para>
<para>Byte Transfer Finished 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02038">2038</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad42d2435d2e64bf710c701c9b17adfb4"/><section>
    <title>I2C_SR1_OVR</title>
<indexterm><primary>I2C_SR1_OVR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_OVR</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_OVR   ((uint32_t)0x00000800)</computeroutput></para>
<para>Overrun/Underrun 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02046">2046</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b2976279024e832e53ad12796a7bb71"/><section>
    <title>I2C_SR1_PECERR</title>
<indexterm><primary>I2C_SR1_PECERR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_PECERR</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_PECERR   ((uint32_t)0x00001000)</computeroutput></para>
<para>PEC Error in reception 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02047">2047</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf6ebe33c992611bc2e25bbb01c1441a5"/><section>
    <title>I2C_SR1_RXNE</title>
<indexterm><primary>I2C_SR1_RXNE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_RXNE</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_RXNE   ((uint32_t)0x00000040)</computeroutput></para>
<para>Data Register not Empty (receivers) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02041">2041</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6935c920da59d755d0cf834548a70ec4"/><section>
    <title>I2C_SR1_SB</title>
<indexterm><primary>I2C_SR1_SB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_SB</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_SB   ((uint32_t)0x00000001)</computeroutput></para>
<para>Start Bit (Master mode) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02036">2036</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8df36c38deb8791d0ac3cb5881298c1c"/><section>
    <title>I2C_SR1_SMBALERT</title>
<indexterm><primary>I2C_SR1_SMBALERT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_SMBALERT</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_SMBALERT   ((uint32_t)0x00008000)</computeroutput></para>
<para>SMBus Alert 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02049">2049</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaafcea4cdbe2f6da31566c897fa893a7c"/><section>
    <title>I2C_SR1_STOPF</title>
<indexterm><primary>I2C_SR1_STOPF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_STOPF</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_STOPF   ((uint32_t)0x00000010)</computeroutput></para>
<para>Stop detection (Slave mode) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02040">2040</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaef3a1e4921d7c509d1b639c67882c4c9"/><section>
    <title>I2C_SR1_TIMEOUT</title>
<indexterm><primary>I2C_SR1_TIMEOUT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_TIMEOUT</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_TIMEOUT   ((uint32_t)0x00004000)</computeroutput></para>
<para>Timeout or Tlow Error 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02048">2048</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafdc4da49c163910203255e384591b6f7"/><section>
    <title>I2C_SR1_TXE</title>
<indexterm><primary>I2C_SR1_TXE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR1_TXE</secondary></indexterm>
<para><computeroutput>#define I2C_SR1_TXE   ((uint32_t)0x00000080)</computeroutput></para>
<para>Data Register Empty (transmitters) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02042">2042</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3b1e75a82da73ae2873cff1cd27c3179"/><section>
    <title>I2C_SR2_BUSY</title>
<indexterm><primary>I2C_SR2_BUSY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR2_BUSY</secondary></indexterm>
<para><computeroutput>#define I2C_SR2_BUSY   ((uint32_t)0x00000002)</computeroutput></para>
<para>Bus Busy 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02053">2053</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga79a6a21835e06d9bc48009f4269b7798"/><section>
    <title>I2C_SR2_DUALF</title>
<indexterm><primary>I2C_SR2_DUALF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR2_DUALF</secondary></indexterm>
<para><computeroutput>#define I2C_SR2_DUALF   ((uint32_t)0x00000080)</computeroutput></para>
<para>Dual Flag (Slave mode) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02058">2058</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf3aeb79cbe04f7ec1e3c2615921c4fab"/><section>
    <title>I2C_SR2_GENCALL</title>
<indexterm><primary>I2C_SR2_GENCALL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR2_GENCALL</secondary></indexterm>
<para><computeroutput>#define I2C_SR2_GENCALL   ((uint32_t)0x00000010)</computeroutput></para>
<para>General Call Address (Slave mode) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02055">2055</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga75cc361adf0e72e33d6771ebfa17b52d"/><section>
    <title>I2C_SR2_MSL</title>
<indexterm><primary>I2C_SR2_MSL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR2_MSL</secondary></indexterm>
<para><computeroutput>#define I2C_SR2_MSL   ((uint32_t)0x00000001)</computeroutput></para>
<para>Master/Slave 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02052">2052</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4a4fd5d9c9e2593be920d19a5f6ae732"/><section>
    <title>I2C_SR2_PEC</title>
<indexterm><primary>I2C_SR2_PEC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR2_PEC</secondary></indexterm>
<para><computeroutput>#define I2C_SR2_PEC   ((uint32_t)0x0000FF00)</computeroutput></para>
<para>Packet Error Checking Register 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02059">2059</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafcf50334903013177a8c6f4e36b8d6fe"/><section>
    <title>I2C_SR2_SMBDEFAULT</title>
<indexterm><primary>I2C_SR2_SMBDEFAULT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR2_SMBDEFAULT</secondary></indexterm>
<para><computeroutput>#define I2C_SR2_SMBDEFAULT   ((uint32_t)0x00000020)</computeroutput></para>
<para>SMBus Device Default Address (Slave mode) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02056">2056</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa07cf3e404f9f57e98d1ba3793079c80"/><section>
    <title>I2C_SR2_SMBHOST</title>
<indexterm><primary>I2C_SR2_SMBHOST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR2_SMBHOST</secondary></indexterm>
<para><computeroutput>#define I2C_SR2_SMBHOST   ((uint32_t)0x00000040)</computeroutput></para>
<para>SMBus Host Header (Slave mode) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02057">2057</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga288b20416b42a79e591aa80d9a690fca"/><section>
    <title>I2C_SR2_TRA</title>
<indexterm><primary>I2C_SR2_TRA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_SR2_TRA</secondary></indexterm>
<para><computeroutput>#define I2C_SR2_TRA   ((uint32_t)0x00000004)</computeroutput></para>
<para>Transmitter/Receiver 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02054">2054</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaff77a39aba630647af62dc7f1a5dc218"/><section>
    <title>I2C_TRISE_TRISE</title>
<indexterm><primary>I2C_TRISE_TRISE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>I2C_TRISE_TRISE</secondary></indexterm>
<para><computeroutput>#define I2C_TRISE_TRISE   ((uint32_t)0x0000003F)</computeroutput></para>
<para>Maximum Rise Time in Fast/Standard mode (Master mode) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02067">2067</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga957f7d5f8a0ec1a6956a7f05cfbd97c2"/><section>
    <title>IWDG_KR_KEY</title>
<indexterm><primary>IWDG_KR_KEY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>IWDG_KR_KEY</secondary></indexterm>
<para><computeroutput>#define IWDG_KR_KEY   ((uint32_t)0xFFFF)</computeroutput></para>
<para>Key value (write only, read 0000h) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02079">2079</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4de39c5672f17d326fceb5adc9adc090"/><section>
    <title>IWDG_PR_PR</title>
<indexterm><primary>IWDG_PR_PR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>IWDG_PR_PR</secondary></indexterm>
<para><computeroutput>#define IWDG_PR_PR   ((uint32_t)0x07)</computeroutput></para>
<para>PR[2:0] (Prescaler divider) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02082">2082</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9b727e7882603df1684cbf230520ca76"/><section>
    <title>IWDG_PR_PR_0</title>
<indexterm><primary>IWDG_PR_PR_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>IWDG_PR_PR_0</secondary></indexterm>
<para><computeroutput>#define IWDG_PR_PR_0   ((uint32_t)0x01)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02083">2083</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafba2551b90c68d95c736a116224b473e"/><section>
    <title>IWDG_PR_PR_1</title>
<indexterm><primary>IWDG_PR_PR_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>IWDG_PR_PR_1</secondary></indexterm>
<para><computeroutput>#define IWDG_PR_PR_1   ((uint32_t)0x02)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02084">2084</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga55a1d7fde4e3e724a8644652ba9bb2b9"/><section>
    <title>IWDG_PR_PR_2</title>
<indexterm><primary>IWDG_PR_PR_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>IWDG_PR_PR_2</secondary></indexterm>
<para><computeroutput>#define IWDG_PR_PR_2   ((uint32_t)0x04)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02085">2085</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga87024bbb19f26def4c4c1510b22d3033"/><section>
    <title>IWDG_RLR_RL</title>
<indexterm><primary>IWDG_RLR_RL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>IWDG_RLR_RL</secondary></indexterm>
<para><computeroutput>#define IWDG_RLR_RL   ((uint32_t)0x0FFF)</computeroutput></para>
<para>Watchdog counter reload value 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02088">2088</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga269bd5618ba773d32275b93be004c554"/><section>
    <title>IWDG_SR_PVU</title>
<indexterm><primary>IWDG_SR_PVU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>IWDG_SR_PVU</secondary></indexterm>
<para><computeroutput>#define IWDG_SR_PVU   ((uint32_t)0x01)</computeroutput></para>
<para>Watchdog prescaler value update 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02091">2091</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadffb8339e556a3b10120b15f0dacc232"/><section>
    <title>IWDG_SR_RVU</title>
<indexterm><primary>IWDG_SR_RVU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>IWDG_SR_RVU</secondary></indexterm>
<para><computeroutput>#define IWDG_SR_RVU   ((uint32_t)0x02)</computeroutput></para>
<para>Watchdog counter reload value update </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02092">2092</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga977b89f2739e32b704194a6995d3d33d"/><section>
    <title>PWR_CR_ADCDC1</title>
<indexterm><primary>PWR_CR_ADCDC1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_ADCDC1</secondary></indexterm>
<para><computeroutput>#define PWR_CR_ADCDC1   ((uint32_t)0x00002000)</computeroutput></para>
<para>Refer to AN4073 on how to use this bit 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02126">2126</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab44484cacc35c80cf82eb011d6cbe13a"/><section>
    <title>PWR_CR_CSBF</title>
<indexterm><primary>PWR_CR_CSBF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_CSBF</secondary></indexterm>
<para><computeroutput>#define PWR_CR_CSBF   ((uint32_t)0x00000008)</computeroutput></para>
<para>Clear Standby Flag 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02104">2104</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3928de64f633b84770b1cfecea702fa7"/><section>
    <title>PWR_CR_CWUF</title>
<indexterm><primary>PWR_CR_CWUF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_CWUF</secondary></indexterm>
<para><computeroutput>#define PWR_CR_CWUF   ((uint32_t)0x00000004)</computeroutput></para>
<para>Clear Wakeup Flag 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02103">2103</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf5c65ab845794ef48f09faa2ee44f718"/><section>
    <title>PWR_CR_DBP</title>
<indexterm><primary>PWR_CR_DBP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_DBP</secondary></indexterm>
<para><computeroutput>#define PWR_CR_DBP   ((uint32_t)0x00000100)</computeroutput></para>
<para>Disable Backup Domain write protection 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02122">2122</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafc01f8b6d4bd0294f745fde6d8e57002"/><section>
    <title>PWR_CR_FPDS</title>
<indexterm><primary>PWR_CR_FPDS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_FPDS</secondary></indexterm>
<para><computeroutput>#define PWR_CR_FPDS   ((uint32_t)0x00000200)</computeroutput></para>
<para>Flash power down in Stop mode 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02123">2123</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3aeb8d6f2539b0a3a4b851aeba0eea66"/><section>
    <title>PWR_CR_LPDS</title>
<indexterm><primary>PWR_CR_LPDS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_LPDS</secondary></indexterm>
<para><computeroutput>#define PWR_CR_LPDS   ((uint32_t)0x00000001)</computeroutput></para>
<para>Low-Power Deepsleep 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02101">2101</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6e37ea5ff0bd06d0d5aa7b2f15d63495"/><section>
    <title>PWR_CR_LPLVDS</title>
<indexterm><primary>PWR_CR_LPLVDS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_LPLVDS</secondary></indexterm>
<para><computeroutput>#define PWR_CR_LPLVDS   ((uint32_t)0x00000400)</computeroutput></para>
<para>Low Power Regulator Low Voltage in Deep Sleep mode 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02124">2124</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga40e8c390899e9e836f1c52d90b64488d"/><section>
    <title>PWR_CR_MRLVDS</title>
<indexterm><primary>PWR_CR_MRLVDS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_MRLVDS</secondary></indexterm>
<para><computeroutput>#define PWR_CR_MRLVDS   ((uint32_t)0x00000800)</computeroutput></para>
<para>Main Regulator Low Voltage in Deep Sleep mode 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02125">2125</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8c8075e98772470804c9e3fe74984115"/><section>
    <title>PWR_CR_PDDS</title>
<indexterm><primary>PWR_CR_PDDS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PDDS</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PDDS   ((uint32_t)0x00000002)</computeroutput></para>
<para>Power Down Deepsleep 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02102">2102</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac73c24d43953c7598e42acdd4c4e7435"/><section>
    <title>PWR_CR_PLS</title>
<indexterm><primary>PWR_CR_PLS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PLS</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PLS   ((uint32_t)0x000000E0)</computeroutput></para>
<para>PLS[2:0] bits (PVD Level Selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02107">2107</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacef447510818c468c202e3b4991ea08e"/><section>
    <title>PWR_CR_PLS_0</title>
<indexterm><primary>PWR_CR_PLS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PLS_0</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PLS_0   ((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02108">2108</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafcd19d78943514a2f695a39b45594623"/><section>
    <title>PWR_CR_PLS_1</title>
<indexterm><primary>PWR_CR_PLS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PLS_1</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PLS_1   ((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02109">2109</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1a8986ee557f443d4a8eebf68026bd52"/><section>
    <title>PWR_CR_PLS_2</title>
<indexterm><primary>PWR_CR_PLS_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PLS_2</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PLS_2   ((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 2 PVD level configuration </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02112">2112</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacb6b904b20d7e4fff958c75748861216"/><section>
    <title>PWR_CR_PLS_LEV0</title>
<indexterm><primary>PWR_CR_PLS_LEV0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PLS_LEV0</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PLS_LEV0   ((uint32_t)0x00000000)</computeroutput></para>
<para>PVD level 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02113">2113</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga15b71263f73f0c4e53ca91fc8d096818"/><section>
    <title>PWR_CR_PLS_LEV1</title>
<indexterm><primary>PWR_CR_PLS_LEV1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PLS_LEV1</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PLS_LEV1   ((uint32_t)0x00000020)</computeroutput></para>
<para>PVD level 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02114">2114</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2ea128abc2fc4252b53d09ca2850e69e"/><section>
    <title>PWR_CR_PLS_LEV2</title>
<indexterm><primary>PWR_CR_PLS_LEV2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PLS_LEV2</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PLS_LEV2   ((uint32_t)0x00000040)</computeroutput></para>
<para>PVD level 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02115">2115</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9c1782980a2fb12de80058729a74f174"/><section>
    <title>PWR_CR_PLS_LEV3</title>
<indexterm><primary>PWR_CR_PLS_LEV3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PLS_LEV3</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PLS_LEV3   ((uint32_t)0x00000060)</computeroutput></para>
<para>PVD level 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02116">2116</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0fe79f097ea6c30a4ccf69ed3e177f85"/><section>
    <title>PWR_CR_PLS_LEV4</title>
<indexterm><primary>PWR_CR_PLS_LEV4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PLS_LEV4</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PLS_LEV4   ((uint32_t)0x00000080)</computeroutput></para>
<para>PVD level 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02117">2117</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga326781d09a07b4d215424fbbae11b7b2"/><section>
    <title>PWR_CR_PLS_LEV5</title>
<indexterm><primary>PWR_CR_PLS_LEV5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PLS_LEV5</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PLS_LEV5   ((uint32_t)0x000000A0)</computeroutput></para>
<para>PVD level 5 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02118">2118</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaff17e9c7fe7d837523b1e9a2f4e9baf"/><section>
    <title>PWR_CR_PLS_LEV6</title>
<indexterm><primary>PWR_CR_PLS_LEV6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PLS_LEV6</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PLS_LEV6   ((uint32_t)0x000000C0)</computeroutput></para>
<para>PVD level 6 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02119">2119</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga95e3b301b5470ae94d32c53a9fbdfc8b"/><section>
    <title>PWR_CR_PLS_LEV7</title>
<indexterm><primary>PWR_CR_PLS_LEV7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PLS_LEV7</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PLS_LEV7   ((uint32_t)0x000000E0)</computeroutput></para>
<para>PVD level 7 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02120">2120</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga56b78f2f76a841d2e8ddd56299b8d3e2"/><section>
    <title>PWR_CR_PMODE</title>
<indexterm><primary>PWR_CR_PMODE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PMODE</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PMODE   <link linkend="_group___peripheral___registers___bits___definition_1gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02132">2132</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga05d5c39759e69a294c0ab9bea8f142e5"/><section>
    <title>PWR_CR_PVDE</title>
<indexterm><primary>PWR_CR_PVDE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_PVDE</secondary></indexterm>
<para><computeroutput>#define PWR_CR_PVDE   ((uint32_t)0x00000010)</computeroutput></para>
<para>Power Voltage Detector Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02105">2105</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaccc33f1ba4e374e116ffa50f3a503030"/><section>
    <title>PWR_CR_VOS</title>
<indexterm><primary>PWR_CR_VOS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_VOS</secondary></indexterm>
<para><computeroutput>#define PWR_CR_VOS   ((uint32_t)0x0000C000)</computeroutput></para>
<para>VOS[1:0] bits (Regulator voltage scaling output selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02127">2127</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga27b4e08a8936aa9828c5d683fde2fb59"/><section>
    <title>PWR_CR_VOS_0</title>
<indexterm><primary>PWR_CR_VOS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_VOS_0</secondary></indexterm>
<para><computeroutput>#define PWR_CR_VOS_0   ((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02128">2128</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac3093c26b256c965cebec3b2e388a3b4"/><section>
    <title>PWR_CR_VOS_1</title>
<indexterm><primary>PWR_CR_VOS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CR_VOS_1</secondary></indexterm>
<para><computeroutput>#define PWR_CR_VOS_1   ((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02129">2129</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0f99becaceb185431dbf46fb22718d0a"/><section>
    <title>PWR_CSR_BRE</title>
<indexterm><primary>PWR_CSR_BRE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CSR_BRE</secondary></indexterm>
<para><computeroutput>#define PWR_CSR_BRE   ((uint32_t)0x00000200)</computeroutput></para>
<para>Backup regulator enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02140">2140</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga939410de980c5bc297ff04bcf30875cc"/><section>
    <title>PWR_CSR_BRR</title>
<indexterm><primary>PWR_CSR_BRR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CSR_BRR</secondary></indexterm>
<para><computeroutput>#define PWR_CSR_BRR   ((uint32_t)0x00000008)</computeroutput></para>
<para>Backup regulator ready 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02138">2138</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ac8c15a08bbee754ea720b0d4a4f580"/><section>
    <title>PWR_CSR_EWUP</title>
<indexterm><primary>PWR_CSR_EWUP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CSR_EWUP</secondary></indexterm>
<para><computeroutput>#define PWR_CSR_EWUP   ((uint32_t)0x00000100)</computeroutput></para>
<para>Enable WKUP pin 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02139">2139</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3535ce181895cc00afeb28dcac68d04c"/><section>
    <title>PWR_CSR_PVDO</title>
<indexterm><primary>PWR_CSR_PVDO</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CSR_PVDO</secondary></indexterm>
<para><computeroutput>#define PWR_CSR_PVDO   ((uint32_t)0x00000004)</computeroutput></para>
<para>PVD Output 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02137">2137</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga017220a84cc5ab813eee18edd6309827"/><section>
    <title>PWR_CSR_REGRDY</title>
<indexterm><primary>PWR_CSR_REGRDY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CSR_REGRDY</secondary></indexterm>
<para><computeroutput>#define PWR_CSR_REGRDY   <link linkend="_group___peripheral___registers___bits___definition_1ga4126ed19cce54a5411ff8dd440171695">PWR_CSR_VOSRDY</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02144">2144</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab4fd42f153660593cad6f4fe22ff76bb"/><section>
    <title>PWR_CSR_SBF</title>
<indexterm><primary>PWR_CSR_SBF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CSR_SBF</secondary></indexterm>
<para><computeroutput>#define PWR_CSR_SBF   ((uint32_t)0x00000002)</computeroutput></para>
<para>Standby Flag 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02136">2136</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4126ed19cce54a5411ff8dd440171695"/><section>
    <title>PWR_CSR_VOSRDY</title>
<indexterm><primary>PWR_CSR_VOSRDY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CSR_VOSRDY</secondary></indexterm>
<para><computeroutput>#define PWR_CSR_VOSRDY   ((uint32_t)0x00004000)</computeroutput></para>
<para>Regulator voltage scaling output selection ready </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02141">2141</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9465bb7ad9ca936688344e2a077539e6"/><section>
    <title>PWR_CSR_WUF</title>
<indexterm><primary>PWR_CSR_WUF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>PWR_CSR_WUF</secondary></indexterm>
<para><computeroutput>#define PWR_CSR_WUF   ((uint32_t)0x00000001)</computeroutput></para>
<para>Wakeup Flag 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02135">2135</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaee10e5e11a2043e4ff865c3d7b804233"/><section>
    <title>RCC_AHB1ENR_BKPSRAMEN</title>
<indexterm><primary>RCC_AHB1ENR_BKPSRAMEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1ENR_BKPSRAMEN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1ENR_BKPSRAMEN   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02383">2383</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga29bbdcc191708a9e6a46ef197a3b2c65"/><section>
    <title>RCC_AHB1ENR_CCMDATARAMEN</title>
<indexterm><primary>RCC_AHB1ENR_CCMDATARAMEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1ENR_CCMDATARAMEN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1ENR_CCMDATARAMEN   ((uint32_t)0x00100000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02384">2384</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafa3d41f31401e812f839defee241df83"/><section>
    <title>RCC_AHB1ENR_CRCEN</title>
<indexterm><primary>RCC_AHB1ENR_CRCEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1ENR_CRCEN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1ENR_CRCEN   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02382">2382</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae07b00778a51a4e52b911aeccb897aba"/><section>
    <title>RCC_AHB1ENR_DMA1EN</title>
<indexterm><primary>RCC_AHB1ENR_DMA1EN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1ENR_DMA1EN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1ENR_DMA1EN   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02385">2385</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga664a5d572a39a0c084e4ee7c1cf7df0d"/><section>
    <title>RCC_AHB1ENR_DMA2EN</title>
<indexterm><primary>RCC_AHB1ENR_DMA2EN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1ENR_DMA2EN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1ENR_DMA2EN   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02386">2386</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6ff46fb3b30fc6792e4fd18fcb0941b5"/><section>
    <title>RCC_AHB1ENR_GPIOAEN</title>
<indexterm><primary>RCC_AHB1ENR_GPIOAEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1ENR_GPIOAEN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1ENR_GPIOAEN   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02376">2376</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad7f408f92e7fd49b0957b8cb4ff31ca5"/><section>
    <title>RCC_AHB1ENR_GPIOBEN</title>
<indexterm><primary>RCC_AHB1ENR_GPIOBEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1ENR_GPIOBEN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1ENR_GPIOBEN   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02377">2377</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae8a8b42e33aef2a7bc2d41ad9d231733"/><section>
    <title>RCC_AHB1ENR_GPIOCEN</title>
<indexterm><primary>RCC_AHB1ENR_GPIOCEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1ENR_GPIOCEN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1ENR_GPIOCEN   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02378">2378</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaebd8146e91c76f14af8dfe78a1c2d916"/><section>
    <title>RCC_AHB1ENR_GPIODEN</title>
<indexterm><primary>RCC_AHB1ENR_GPIODEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1ENR_GPIODEN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1ENR_GPIODEN   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02379">2379</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga67a9094e0e464eaa8e25f854f90abfc6"/><section>
    <title>RCC_AHB1ENR_GPIOEEN</title>
<indexterm><primary>RCC_AHB1ENR_GPIOEEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1ENR_GPIOEEN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1ENR_GPIOEEN   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02380">2380</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadb16afc550121895822ebb22108196b6"/><section>
    <title>RCC_AHB1ENR_GPIOHEN</title>
<indexterm><primary>RCC_AHB1ENR_GPIOHEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1ENR_GPIOHEN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1ENR_GPIOHEN   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02381">2381</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga777dc76d2a216f8b51b360e8054342e4"/><section>
    <title>RCC_AHB1LPENR_BKPSRAMLPEN</title>
<indexterm><primary>RCC_AHB1LPENR_BKPSRAMLPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1LPENR_BKPSRAMLPEN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1LPENR_BKPSRAMLPEN   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02431">2431</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7333e14b5ccf6d608232ea52a10f7052"/><section>
    <title>RCC_AHB1LPENR_CRCLPEN</title>
<indexterm><primary>RCC_AHB1LPENR_CRCLPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1LPENR_CRCLPEN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1LPENR_CRCLPEN   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02427">2427</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7d6c8ae1441d545d18c54b30c6a0da77"/><section>
    <title>RCC_AHB1LPENR_DMA1LPEN</title>
<indexterm><primary>RCC_AHB1LPENR_DMA1LPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1LPENR_DMA1LPEN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1LPENR_DMA1LPEN   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02433">2433</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9e2d376f6c7db4266a5b039a3aa6c207"/><section>
    <title>RCC_AHB1LPENR_DMA2LPEN</title>
<indexterm><primary>RCC_AHB1LPENR_DMA2LPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1LPENR_DMA2LPEN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1LPENR_DMA2LPEN   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02434">2434</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga378f6e2ad9fef59f28db829d2074e796"/><section>
    <title>RCC_AHB1LPENR_FLITFLPEN</title>
<indexterm><primary>RCC_AHB1LPENR_FLITFLPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1LPENR_FLITFLPEN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1LPENR_FLITFLPEN   ((uint32_t)0x00008000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02428">2428</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf1076b0644c026ab480efdb6aa8c74fb"/><section>
    <title>RCC_AHB1LPENR_GPIOALPEN</title>
<indexterm><primary>RCC_AHB1LPENR_GPIOALPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1LPENR_GPIOALPEN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1LPENR_GPIOALPEN   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02421">2421</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga55f6ff35a37c4b9106c9e8aa18ab4545"/><section>
    <title>RCC_AHB1LPENR_GPIOBLPEN</title>
<indexterm><primary>RCC_AHB1LPENR_GPIOBLPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1LPENR_GPIOBLPEN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1LPENR_GPIOBLPEN   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02422">2422</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac86ad592684edae0ba2cafd22a4f04d1"/><section>
    <title>RCC_AHB1LPENR_GPIOCLPEN</title>
<indexterm><primary>RCC_AHB1LPENR_GPIOCLPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1LPENR_GPIOCLPEN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1LPENR_GPIOCLPEN   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02423">2423</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga89002894839d323b05c4b3f674b54470"/><section>
    <title>RCC_AHB1LPENR_GPIODLPEN</title>
<indexterm><primary>RCC_AHB1LPENR_GPIODLPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1LPENR_GPIODLPEN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1LPENR_GPIODLPEN   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02424">2424</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2980a6e02550369d05e121ff6f16505c"/><section>
    <title>RCC_AHB1LPENR_GPIOELPEN</title>
<indexterm><primary>RCC_AHB1LPENR_GPIOELPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1LPENR_GPIOELPEN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1LPENR_GPIOELPEN   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02425">2425</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga197be77b89e9eae127a536bd2601ded9"/><section>
    <title>RCC_AHB1LPENR_GPIOHLPEN</title>
<indexterm><primary>RCC_AHB1LPENR_GPIOHLPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1LPENR_GPIOHLPEN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1LPENR_GPIOHLPEN   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02426">2426</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4cd1fbd9113809a6a3c904617647219c"/><section>
    <title>RCC_AHB1LPENR_SRAM1LPEN</title>
<indexterm><primary>RCC_AHB1LPENR_SRAM1LPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1LPENR_SRAM1LPEN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1LPENR_SRAM1LPEN   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02429">2429</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaf7a4c822fa3073035a04487c4cca320"/><section>
    <title>RCC_AHB1LPENR_SRAM2LPEN</title>
<indexterm><primary>RCC_AHB1LPENR_SRAM2LPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1LPENR_SRAM2LPEN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1LPENR_SRAM2LPEN   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02430">2430</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafee817715d402e9c41037a29e99e916c"/><section>
    <title>RCC_AHB1LPENR_SRAM3LPEN</title>
<indexterm><primary>RCC_AHB1LPENR_SRAM3LPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1LPENR_SRAM3LPEN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1LPENR_SRAM3LPEN   ((uint32_t)0x00080000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02432">2432</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga94f45f591e5e217833c6ab36a958543b"/><section>
    <title>RCC_AHB1RSTR_CRCRST</title>
<indexterm><primary>RCC_AHB1RSTR_CRCRST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1RSTR_CRCRST</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1RSTR_CRCRST   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02336">2336</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4d1655ddfb777fce28b1d6b9a9c2d0e0"/><section>
    <title>RCC_AHB1RSTR_DMA1RST</title>
<indexterm><primary>RCC_AHB1RSTR_DMA1RST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1RSTR_DMA1RST</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1RSTR_DMA1RST   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02337">2337</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga827aea44c35a0c3eb815a5d7d8546c7b"/><section>
    <title>RCC_AHB1RSTR_DMA2RST</title>
<indexterm><primary>RCC_AHB1RSTR_DMA2RST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1RSTR_DMA2RST</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1RSTR_DMA2RST   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02338">2338</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6c171937e46c2b9a58f16ee82010509e"/><section>
    <title>RCC_AHB1RSTR_GPIOARST</title>
<indexterm><primary>RCC_AHB1RSTR_GPIOARST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1RSTR_GPIOARST</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1RSTR_GPIOARST   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02330">2330</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8e60d32cb67768339fc47a2ba11b7a97"/><section>
    <title>RCC_AHB1RSTR_GPIOBRST</title>
<indexterm><primary>RCC_AHB1RSTR_GPIOBRST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1RSTR_GPIOBRST</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1RSTR_GPIOBRST   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02331">2331</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8d02a09e1dafda744c7b27dca99fa3ef"/><section>
    <title>RCC_AHB1RSTR_GPIOCRST</title>
<indexterm><primary>RCC_AHB1RSTR_GPIOCRST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1RSTR_GPIOCRST</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1RSTR_GPIOCRST   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02332">2332</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad16f3ce75bba03d8de4f5bc89c561337"/><section>
    <title>RCC_AHB1RSTR_GPIODRST</title>
<indexterm><primary>RCC_AHB1RSTR_GPIODRST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1RSTR_GPIODRST</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1RSTR_GPIODRST   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02333">2333</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad9baeb0fd247300501274a9259a4b184"/><section>
    <title>RCC_AHB1RSTR_GPIOERST</title>
<indexterm><primary>RCC_AHB1RSTR_GPIOERST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1RSTR_GPIOERST</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1RSTR_GPIOERST   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02334">2334</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga587e3e32701cbd127d2afb19b9bff5fd"/><section>
    <title>RCC_AHB1RSTR_GPIOHRST</title>
<indexterm><primary>RCC_AHB1RSTR_GPIOHRST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB1RSTR_GPIOHRST</secondary></indexterm>
<para><computeroutput>#define RCC_AHB1RSTR_GPIOHRST   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02335">2335</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga22576caeba7c7a1e6afdd0b90394c76d"/><section>
    <title>RCC_AHB2ENR_OTGFSEN</title>
<indexterm><primary>RCC_AHB2ENR_OTGFSEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB2ENR_OTGFSEN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB2ENR_OTGFSEN   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02389">2389</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac0fd858d073b14216ae0d716ba4f1dd3"/><section>
    <title>RCC_AHB2LPENR_OTGFSLPEN</title>
<indexterm><primary>RCC_AHB2LPENR_OTGFSLPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB2LPENR_OTGFSLPEN</secondary></indexterm>
<para><computeroutput>#define RCC_AHB2LPENR_OTGFSLPEN   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02437">2437</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae1b8b894a2f1ea24b4799c7a30abbb5a"/><section>
    <title>RCC_AHB2RSTR_OTGFSRST</title>
<indexterm><primary>RCC_AHB2RSTR_OTGFSRST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_AHB2RSTR_OTGFSRST</secondary></indexterm>
<para><computeroutput>#define RCC_AHB2RSTR_OTGFSRST   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02341">2341</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5ca3afe0c517702b2d1366b692c8db0e"/><section>
    <title>RCC_APB1ENR_I2C1EN</title>
<indexterm><primary>RCC_APB1ENR_I2C1EN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1ENR_I2C1EN</secondary></indexterm>
<para><computeroutput>#define RCC_APB1ENR_I2C1EN   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02402">2402</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafd7d1c3c7dbe20aea87a694ae15840f6"/><section>
    <title>RCC_APB1ENR_I2C2EN</title>
<indexterm><primary>RCC_APB1ENR_I2C2EN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1ENR_I2C2EN</secondary></indexterm>
<para><computeroutput>#define RCC_APB1ENR_I2C2EN   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02403">2403</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga96621806b8fb96891efa9364e370f3f7"/><section>
    <title>RCC_APB1ENR_I2C3EN</title>
<indexterm><primary>RCC_APB1ENR_I2C3EN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1ENR_I2C3EN</secondary></indexterm>
<para><computeroutput>#define RCC_APB1ENR_I2C3EN   ((uint32_t)0x00800000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02404">2404</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c19997ccd28464b80a7c3325da0ca60"/><section>
    <title>RCC_APB1ENR_PWREN</title>
<indexterm><primary>RCC_APB1ENR_PWREN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1ENR_PWREN</secondary></indexterm>
<para><computeroutput>#define RCC_APB1ENR_PWREN   ((uint32_t)0x10000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02405">2405</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafdce64692c44bf95efbf2fed054e59be"/><section>
    <title>RCC_APB1ENR_SPI2EN</title>
<indexterm><primary>RCC_APB1ENR_SPI2EN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1ENR_SPI2EN</secondary></indexterm>
<para><computeroutput>#define RCC_APB1ENR_SPI2EN   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02399">2399</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8757f8d1e1ff1447e08e5abea4615083"/><section>
    <title>RCC_APB1ENR_SPI3EN</title>
<indexterm><primary>RCC_APB1ENR_SPI3EN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1ENR_SPI3EN</secondary></indexterm>
<para><computeroutput>#define RCC_APB1ENR_SPI3EN   ((uint32_t)0x00008000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02400">2400</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacd3966a4d6ae47f06b3c095eaf26a610"/><section>
    <title>RCC_APB1ENR_TIM2EN</title>
<indexterm><primary>RCC_APB1ENR_TIM2EN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1ENR_TIM2EN</secondary></indexterm>
<para><computeroutput>#define RCC_APB1ENR_TIM2EN   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02394">2394</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga75bfa33eb00ee30c6e22f7ceea464ac7"/><section>
    <title>RCC_APB1ENR_TIM3EN</title>
<indexterm><primary>RCC_APB1ENR_TIM3EN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1ENR_TIM3EN</secondary></indexterm>
<para><computeroutput>#define RCC_APB1ENR_TIM3EN   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02395">2395</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad4fbbf6b1beeec92c7d80e9e05bd1461"/><section>
    <title>RCC_APB1ENR_TIM4EN</title>
<indexterm><primary>RCC_APB1ENR_TIM4EN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1ENR_TIM4EN</secondary></indexterm>
<para><computeroutput>#define RCC_APB1ENR_TIM4EN   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02396">2396</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga49abbbc8fd297c544df2d337b28f80e4"/><section>
    <title>RCC_APB1ENR_TIM5EN</title>
<indexterm><primary>RCC_APB1ENR_TIM5EN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1ENR_TIM5EN</secondary></indexterm>
<para><computeroutput>#define RCC_APB1ENR_TIM5EN   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02397">2397</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab840af4f735ec36419d61c7db3cfa00d"/><section>
    <title>RCC_APB1ENR_USART2EN</title>
<indexterm><primary>RCC_APB1ENR_USART2EN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1ENR_USART2EN</secondary></indexterm>
<para><computeroutput>#define RCC_APB1ENR_USART2EN   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02401">2401</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf712b922ee776a972d2efa3da0ea4733"/><section>
    <title>RCC_APB1ENR_WWDGEN</title>
<indexterm><primary>RCC_APB1ENR_WWDGEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1ENR_WWDGEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB1ENR_WWDGEN   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02398">2398</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf36a11e89644548702385d548f3f9ec4"/><section>
    <title>RCC_APB1LPENR_DACLPEN</title>
<indexterm><primary>RCC_APB1LPENR_DACLPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1LPENR_DACLPEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB1LPENR_DACLPEN   ((uint32_t)0x20000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02454">2454</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga33286469d0a9b9fedbc2b60aa6cd7da7"/><section>
    <title>RCC_APB1LPENR_I2C1LPEN</title>
<indexterm><primary>RCC_APB1LPENR_I2C1LPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1LPENR_I2C1LPEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB1LPENR_I2C1LPEN   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02450">2450</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf6a53d37df11a56412ae06f73626f637"/><section>
    <title>RCC_APB1LPENR_I2C2LPEN</title>
<indexterm><primary>RCC_APB1LPENR_I2C2LPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1LPENR_I2C2LPEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB1LPENR_I2C2LPEN   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02451">2451</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5abf01e4149d71e8427eefcd2e429fe9"/><section>
    <title>RCC_APB1LPENR_I2C3LPEN</title>
<indexterm><primary>RCC_APB1LPENR_I2C3LPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1LPENR_I2C3LPEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB1LPENR_I2C3LPEN   ((uint32_t)0x00800000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02452">2452</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga274fa282ad1ff40b747644bf9360feb4"/><section>
    <title>RCC_APB1LPENR_PWRLPEN</title>
<indexterm><primary>RCC_APB1LPENR_PWRLPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1LPENR_PWRLPEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB1LPENR_PWRLPEN   ((uint32_t)0x10000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02453">2453</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga41dcbf845448cbb1b75c0ad7e83b77cb"/><section>
    <title>RCC_APB1LPENR_SPI2LPEN</title>
<indexterm><primary>RCC_APB1LPENR_SPI2LPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1LPENR_SPI2LPEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB1LPENR_SPI2LPEN   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02447">2447</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae8acbff235a15b58d1be0f065cdb5472"/><section>
    <title>RCC_APB1LPENR_SPI3LPEN</title>
<indexterm><primary>RCC_APB1LPENR_SPI3LPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1LPENR_SPI3LPEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB1LPENR_SPI3LPEN   ((uint32_t)0x00008000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02448">2448</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1f561f8bfc556b52335ec2a32ba81c44"/><section>
    <title>RCC_APB1LPENR_TIM2LPEN</title>
<indexterm><primary>RCC_APB1LPENR_TIM2LPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1LPENR_TIM2LPEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB1LPENR_TIM2LPEN   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02442">2442</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9391d99885a0a6fbaf3447117ac0f7aa"/><section>
    <title>RCC_APB1LPENR_TIM3LPEN</title>
<indexterm><primary>RCC_APB1LPENR_TIM3LPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1LPENR_TIM3LPEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB1LPENR_TIM3LPEN   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02443">2443</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6f04aff278b72fbf6acbe0ad947b06ae"/><section>
    <title>RCC_APB1LPENR_TIM4LPEN</title>
<indexterm><primary>RCC_APB1LPENR_TIM4LPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1LPENR_TIM4LPEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB1LPENR_TIM4LPEN   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02444">2444</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5741a6c45b9de1d0c927beb87f399dd9"/><section>
    <title>RCC_APB1LPENR_TIM5LPEN</title>
<indexterm><primary>RCC_APB1LPENR_TIM5LPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1LPENR_TIM5LPEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB1LPENR_TIM5LPEN   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02445">2445</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6055c39af369463e14d6ff2017043671"/><section>
    <title>RCC_APB1LPENR_USART2LPEN</title>
<indexterm><primary>RCC_APB1LPENR_USART2LPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1LPENR_USART2LPEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB1LPENR_USART2LPEN   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02449">2449</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga13f3db4ac67bf32c994364cc43f4fe8b"/><section>
    <title>RCC_APB1LPENR_WWDGLPEN</title>
<indexterm><primary>RCC_APB1LPENR_WWDGLPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1LPENR_WWDGLPEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB1LPENR_WWDGLPEN   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02446">2446</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadcd25346a7d7b0009090adfbca899b93"/><section>
    <title>RCC_APB1RSTR_I2C1RST</title>
<indexterm><primary>RCC_APB1RSTR_I2C1RST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1RSTR_I2C1RST</secondary></indexterm>
<para><computeroutput>#define RCC_APB1RSTR_I2C1RST   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02354">2354</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga412d59407e5dad43cf8ae1ea6f8bc5c3"/><section>
    <title>RCC_APB1RSTR_I2C2RST</title>
<indexterm><primary>RCC_APB1RSTR_I2C2RST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1RSTR_I2C2RST</secondary></indexterm>
<para><computeroutput>#define RCC_APB1RSTR_I2C2RST   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02355">2355</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab8dd6bd89cdf6b6b7affee5594bda87f"/><section>
    <title>RCC_APB1RSTR_I2C3RST</title>
<indexterm><primary>RCC_APB1RSTR_I2C3RST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1RSTR_I2C3RST</secondary></indexterm>
<para><computeroutput>#define RCC_APB1RSTR_I2C3RST   ((uint32_t)0x00800000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02356">2356</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga274d8cb48f0e89831efabea66d64af2a"/><section>
    <title>RCC_APB1RSTR_PWRRST</title>
<indexterm><primary>RCC_APB1RSTR_PWRRST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1RSTR_PWRRST</secondary></indexterm>
<para><computeroutput>#define RCC_APB1RSTR_PWRRST   ((uint32_t)0x10000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02357">2357</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0a6289a35547cf0d5300706f9baa18ea"/><section>
    <title>RCC_APB1RSTR_SPI2RST</title>
<indexterm><primary>RCC_APB1RSTR_SPI2RST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1RSTR_SPI2RST</secondary></indexterm>
<para><computeroutput>#define RCC_APB1RSTR_SPI2RST   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02351">2351</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga261e0f1b39cd1cab41ec6bf40c21867b"/><section>
    <title>RCC_APB1RSTR_SPI3RST</title>
<indexterm><primary>RCC_APB1RSTR_SPI3RST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1RSTR_SPI3RST</secondary></indexterm>
<para><computeroutput>#define RCC_APB1RSTR_SPI3RST   ((uint32_t)0x00008000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02352">2352</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga51ca4659706d0e00333d4abff049dc0d"/><section>
    <title>RCC_APB1RSTR_TIM2RST</title>
<indexterm><primary>RCC_APB1RSTR_TIM2RST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1RSTR_TIM2RST</secondary></indexterm>
<para><computeroutput>#define RCC_APB1RSTR_TIM2RST   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02346">2346</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8680c562fd372b494a160594525d7ce9"/><section>
    <title>RCC_APB1RSTR_TIM3RST</title>
<indexterm><primary>RCC_APB1RSTR_TIM3RST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1RSTR_TIM3RST</secondary></indexterm>
<para><computeroutput>#define RCC_APB1RSTR_TIM3RST   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02347">2347</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6a720364de988965b6d2f91ed6519570"/><section>
    <title>RCC_APB1RSTR_TIM4RST</title>
<indexterm><primary>RCC_APB1RSTR_TIM4RST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1RSTR_TIM4RST</secondary></indexterm>
<para><computeroutput>#define RCC_APB1RSTR_TIM4RST   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02348">2348</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1d1233dd5266ba55d9951e3b1a334552"/><section>
    <title>RCC_APB1RSTR_TIM5RST</title>
<indexterm><primary>RCC_APB1RSTR_TIM5RST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1RSTR_TIM5RST</secondary></indexterm>
<para><computeroutput>#define RCC_APB1RSTR_TIM5RST   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02349">2349</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga195c39f08384ca1fa13b53a31d65d0a5"/><section>
    <title>RCC_APB1RSTR_USART2RST</title>
<indexterm><primary>RCC_APB1RSTR_USART2RST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1RSTR_USART2RST</secondary></indexterm>
<para><computeroutput>#define RCC_APB1RSTR_USART2RST   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02353">2353</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d2591ac0655a8798f4c16cef97e6f94"/><section>
    <title>RCC_APB1RSTR_WWDGRST</title>
<indexterm><primary>RCC_APB1RSTR_WWDGRST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB1RSTR_WWDGRST</secondary></indexterm>
<para><computeroutput>#define RCC_APB1RSTR_WWDGRST   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02350">2350</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga57b9f50cb96a2e4ceba37728b4a32a42"/><section>
    <title>RCC_APB2ENR_ADC1EN</title>
<indexterm><primary>RCC_APB2ENR_ADC1EN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2ENR_ADC1EN</secondary></indexterm>
<para><computeroutput>#define RCC_APB2ENR_ADC1EN   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02411">2411</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabf714bbe5b378910693dbfe824b70de8"/><section>
    <title>RCC_APB2ENR_SDIOEN</title>
<indexterm><primary>RCC_APB2ENR_SDIOEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2ENR_SDIOEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB2ENR_SDIOEN   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02412">2412</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae08a3510371b9234eb96369c91d3552f"/><section>
    <title>RCC_APB2ENR_SPI1EN</title>
<indexterm><primary>RCC_APB2ENR_SPI1EN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2ENR_SPI1EN</secondary></indexterm>
<para><computeroutput>#define RCC_APB2ENR_SPI1EN   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02413">2413</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac9b531ccde79f9f1c5b7b63169016e16"/><section>
    <title>RCC_APB2ENR_SPI4EN</title>
<indexterm><primary>RCC_APB2ENR_SPI4EN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2ENR_SPI4EN</secondary></indexterm>
<para><computeroutput>#define RCC_APB2ENR_SPI4EN   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02414">2414</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"/><section>
    <title>RCC_APB2ENR_SYSCFGEN</title>
<indexterm><primary>RCC_APB2ENR_SYSCFGEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2ENR_SYSCFGEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB2ENR_SYSCFGEN   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02415">2415</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa98e28e157787e24b93af95273ab3055"/><section>
    <title>RCC_APB2ENR_TIM10EN</title>
<indexterm><primary>RCC_APB2ENR_TIM10EN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2ENR_TIM10EN</secondary></indexterm>
<para><computeroutput>#define RCC_APB2ENR_TIM10EN   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02417">2417</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab1d2aeebc8ccf4e2ee18f4d924a35188"/><section>
    <title>RCC_APB2ENR_TIM11EN</title>
<indexterm><primary>RCC_APB2ENR_TIM11EN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2ENR_TIM11EN</secondary></indexterm>
<para><computeroutput>#define RCC_APB2ENR_TIM11EN   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02418">2418</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga25852ad4ebc09edc724814de967816bc"/><section>
    <title>RCC_APB2ENR_TIM1EN</title>
<indexterm><primary>RCC_APB2ENR_TIM1EN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2ENR_TIM1EN</secondary></indexterm>
<para><computeroutput>#define RCC_APB2ENR_TIM1EN   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02408">2408</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga987ebd8255dc8f9c09127e1d608d1065"/><section>
    <title>RCC_APB2ENR_TIM9EN</title>
<indexterm><primary>RCC_APB2ENR_TIM9EN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2ENR_TIM9EN</secondary></indexterm>
<para><computeroutput>#define RCC_APB2ENR_TIM9EN   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02416">2416</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4666bb90842e8134b32e6a34a0f165f3"/><section>
    <title>RCC_APB2ENR_USART1EN</title>
<indexterm><primary>RCC_APB2ENR_USART1EN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2ENR_USART1EN</secondary></indexterm>
<para><computeroutput>#define RCC_APB2ENR_USART1EN   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02409">2409</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0569d91f3b18ae130b7a09e0100c4459"/><section>
    <title>RCC_APB2ENR_USART6EN</title>
<indexterm><primary>RCC_APB2ENR_USART6EN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2ENR_USART6EN</secondary></indexterm>
<para><computeroutput>#define RCC_APB2ENR_USART6EN   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02410">2410</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga126a8791f77cecc599e32d2c882a4dab"/><section>
    <title>RCC_APB2LPENR_ADC1LPEN</title>
<indexterm><primary>RCC_APB2LPENR_ADC1LPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2LPENR_ADC1LPEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB2LPENR_ADC1LPEN   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02460">2460</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7a740fdf8313fbdd00dd97eb73afc4dc"/><section>
    <title>RCC_APB2LPENR_SDIOLPEN</title>
<indexterm><primary>RCC_APB2LPENR_SDIOLPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2LPENR_SDIOLPEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB2LPENR_SDIOLPEN   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02461">2461</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2c6729058e54f4b8f8ae01d5b3586aaa"/><section>
    <title>RCC_APB2LPENR_SPI1LPEN</title>
<indexterm><primary>RCC_APB2LPENR_SPI1LPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2LPENR_SPI1LPEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB2LPENR_SPI1LPEN   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02462">2462</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac3abbbc5e7b28b72c8a9f0a0358d0b13"/><section>
    <title>RCC_APB2LPENR_SPI4LPEN</title>
<indexterm><primary>RCC_APB2LPENR_SPI4LPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2LPENR_SPI4LPEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB2LPENR_SPI4LPEN   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02463">2463</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaa82cfc33f0cf71220398bbe1c4b412e"/><section>
    <title>RCC_APB2LPENR_SYSCFGLPEN</title>
<indexterm><primary>RCC_APB2LPENR_SYSCFGLPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2LPENR_SYSCFGLPEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB2LPENR_SYSCFGLPEN   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02464">2464</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae7999e2ebeb1300d0cf6a59ad92c41b6"/><section>
    <title>RCC_APB2LPENR_TIM10LPEN</title>
<indexterm><primary>RCC_APB2LPENR_TIM10LPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2LPENR_TIM10LPEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB2LPENR_TIM10LPEN   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02466">2466</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad43fcaa4f4d6fb2b590a6ffee31f8c94"/><section>
    <title>RCC_APB2LPENR_TIM11LPEN</title>
<indexterm><primary>RCC_APB2LPENR_TIM11LPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2LPENR_TIM11LPEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB2LPENR_TIM11LPEN   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02467">2467</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga82580245686c32761e8354fb174ba5dd"/><section>
    <title>RCC_APB2LPENR_TIM1LPEN</title>
<indexterm><primary>RCC_APB2LPENR_TIM1LPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2LPENR_TIM1LPEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB2LPENR_TIM1LPEN   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02457">2457</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga91b882f3dc2b939a53ed3f4caa537de1"/><section>
    <title>RCC_APB2LPENR_TIM9LPEN</title>
<indexterm><primary>RCC_APB2LPENR_TIM9LPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2LPENR_TIM9LPEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB2LPENR_TIM9LPEN   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02465">2465</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab8b429bc8d52abd1ba3818a82542bb98"/><section>
    <title>RCC_APB2LPENR_USART1LPEN</title>
<indexterm><primary>RCC_APB2LPENR_USART1LPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2LPENR_USART1LPEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB2LPENR_USART1LPEN   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02458">2458</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2b82eb1986da9ed32e6701d01fffe55d"/><section>
    <title>RCC_APB2LPENR_USART6LPEN</title>
<indexterm><primary>RCC_APB2LPENR_USART6LPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2LPENR_USART6LPEN</secondary></indexterm>
<para><computeroutput>#define RCC_APB2LPENR_USART6LPEN   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02459">2459</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1374d6eae8e7d02d1ad457b65f374a67"/><section>
    <title>RCC_APB2RSTR_ADCRST</title>
<indexterm><primary>RCC_APB2RSTR_ADCRST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2RSTR_ADCRST</secondary></indexterm>
<para><computeroutput>#define RCC_APB2RSTR_ADCRST   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02363">2363</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga754451a96f4c4faf63a29ca1a132c64d"/><section>
    <title>RCC_APB2RSTR_SDIORST</title>
<indexterm><primary>RCC_APB2RSTR_SDIORST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2RSTR_SDIORST</secondary></indexterm>
<para><computeroutput>#define RCC_APB2RSTR_SDIORST   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02364">2364</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga38f676c6c842fc9471d51a50584fbe91"/><section>
    <title>RCC_APB2RSTR_SPI1</title>
<indexterm><primary>RCC_APB2RSTR_SPI1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2RSTR_SPI1</secondary></indexterm>
<para><computeroutput>#define RCC_APB2RSTR_SPI1   <link linkend="_group___peripheral___registers___bits___definition_1ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</link></computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02373">2373</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga345f05d3508a9fd5128208761feb29fb"/><section>
    <title>RCC_APB2RSTR_SPI1RST</title>
<indexterm><primary>RCC_APB2RSTR_SPI1RST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2RSTR_SPI1RST</secondary></indexterm>
<para><computeroutput>#define RCC_APB2RSTR_SPI1RST   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02365">2365</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6029eb5c0288f48ef8de5f88ca7c7e08"/><section>
    <title>RCC_APB2RSTR_SPI4RST</title>
<indexterm><primary>RCC_APB2RSTR_SPI4RST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2RSTR_SPI4RST</secondary></indexterm>
<para><computeroutput>#define RCC_APB2RSTR_SPI4RST   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02366">2366</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga813d42b8d48ae6379c053a44870af49d"/><section>
    <title>RCC_APB2RSTR_SYSCFGRST</title>
<indexterm><primary>RCC_APB2RSTR_SYSCFGRST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2RSTR_SYSCFGRST</secondary></indexterm>
<para><computeroutput>#define RCC_APB2RSTR_SYSCFGRST   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02367">2367</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac76155acdc99c8c6502ba3beba818f42"/><section>
    <title>RCC_APB2RSTR_TIM10RST</title>
<indexterm><primary>RCC_APB2RSTR_TIM10RST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2RSTR_TIM10RST</secondary></indexterm>
<para><computeroutput>#define RCC_APB2RSTR_TIM10RST   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02369">2369</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9651c8201d42ba03bb1bf89d9d39e60c"/><section>
    <title>RCC_APB2RSTR_TIM11RST</title>
<indexterm><primary>RCC_APB2RSTR_TIM11RST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2RSTR_TIM11RST</secondary></indexterm>
<para><computeroutput>#define RCC_APB2RSTR_TIM11RST   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02370">2370</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5bd060cbefaef05487963bbd6c48d7c6"/><section>
    <title>RCC_APB2RSTR_TIM1RST</title>
<indexterm><primary>RCC_APB2RSTR_TIM1RST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2RSTR_TIM1RST</secondary></indexterm>
<para><computeroutput>#define RCC_APB2RSTR_TIM1RST   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02360">2360</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab3aa588d4814a289d939e111492724af"/><section>
    <title>RCC_APB2RSTR_TIM9RST</title>
<indexterm><primary>RCC_APB2RSTR_TIM9RST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2RSTR_TIM9RST</secondary></indexterm>
<para><computeroutput>#define RCC_APB2RSTR_TIM9RST   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02368">2368</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae7ae8e338b3b42ad037e9e5b6eeb2c41"/><section>
    <title>RCC_APB2RSTR_USART1RST</title>
<indexterm><primary>RCC_APB2RSTR_USART1RST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2RSTR_USART1RST</secondary></indexterm>
<para><computeroutput>#define RCC_APB2RSTR_USART1RST   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02361">2361</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gada1df682293e15ed44b081d626220178"/><section>
    <title>RCC_APB2RSTR_USART6RST</title>
<indexterm><primary>RCC_APB2RSTR_USART6RST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_APB2RSTR_USART6RST</secondary></indexterm>
<para><computeroutput>#define RCC_APB2RSTR_USART6RST   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02362">2362</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2b85b3ab656dfa2809b15e6e530c17a2"/><section>
    <title>RCC_BDCR_BDRST</title>
<indexterm><primary>RCC_BDCR_BDRST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_BDCR_BDRST</secondary></indexterm>
<para><computeroutput>#define RCC_BDCR_BDRST   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02479">2479</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga542dffd7f8dc4da5401b54d822a22af0"/><section>
    <title>RCC_BDCR_LSEBYP</title>
<indexterm><primary>RCC_BDCR_LSEBYP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_BDCR_LSEBYP</secondary></indexterm>
<para><computeroutput>#define RCC_BDCR_LSEBYP   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02472">2472</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga00145f8814cb9a5b180d76499d97aead"/><section>
    <title>RCC_BDCR_LSEON</title>
<indexterm><primary>RCC_BDCR_LSEON</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_BDCR_LSEON</secondary></indexterm>
<para><computeroutput>#define RCC_BDCR_LSEON   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02470">2470</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaafca81172ed857ce6b94582fcaada87c"/><section>
    <title>RCC_BDCR_LSERDY</title>
<indexterm><primary>RCC_BDCR_LSERDY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_BDCR_LSERDY</secondary></indexterm>
<para><computeroutput>#define RCC_BDCR_LSERDY   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02471">2471</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga79ea6f2df75f09b17df9582037ed6a53"/><section>
    <title>RCC_BDCR_RTCEN</title>
<indexterm><primary>RCC_BDCR_RTCEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_BDCR_RTCEN</secondary></indexterm>
<para><computeroutput>#define RCC_BDCR_RTCEN   ((uint32_t)0x00008000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02478">2478</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabe30dbd38f6456990ee641648bc05d40"/><section>
    <title>RCC_BDCR_RTCSEL</title>
<indexterm><primary>RCC_BDCR_RTCSEL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_BDCR_RTCSEL</secondary></indexterm>
<para><computeroutput>#define RCC_BDCR_RTCSEL   ((uint32_t)0x00000300)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02474">2474</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6701d58e40e4c16e9be49436fcbe23d0"/><section>
    <title>RCC_BDCR_RTCSEL_0</title>
<indexterm><primary>RCC_BDCR_RTCSEL_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_BDCR_RTCSEL_0</secondary></indexterm>
<para><computeroutput>#define RCC_BDCR_RTCSEL_0   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02475">2475</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaac4e378027f3293ec520ed6d18c633f4"/><section>
    <title>RCC_BDCR_RTCSEL_1</title>
<indexterm><primary>RCC_BDCR_RTCSEL_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_BDCR_RTCSEL_1</secondary></indexterm>
<para><computeroutput>#define RCC_BDCR_RTCSEL_1   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02476">2476</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafe10e66938644ee8054a2426ff23efea"/><section>
    <title>RCC_CFGR_HPRE</title>
<indexterm><primary>RCC_CFGR_HPRE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE   ((uint32_t)0x000000F0)</computeroutput></para>
<para>HPRE[3:0] bits (AHB prescaler) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02235">2235</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga88ece6ca270b3ecf6f63bf20893bc172"/><section>
    <title>RCC_CFGR_HPRE_0</title>
<indexterm><primary>RCC_CFGR_HPRE_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_0</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_0   ((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02236">2236</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacbdd3a02814178ba02b8ebbaccd91599"/><section>
    <title>RCC_CFGR_HPRE_1</title>
<indexterm><primary>RCC_CFGR_HPRE_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_1</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_1   ((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02237">2237</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadac734bddb507eed4a62a0af4cef74a3"/><section>
    <title>RCC_CFGR_HPRE_2</title>
<indexterm><primary>RCC_CFGR_HPRE_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_2</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_2   ((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02238">2238</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5a1180512cc5f3dde7895040a9037286"/><section>
    <title>RCC_CFGR_HPRE_3</title>
<indexterm><primary>RCC_CFGR_HPRE_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_3</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_3   ((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02239">2239</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2b7d7f29b09a49c31404fc0d44645c84"/><section>
    <title>RCC_CFGR_HPRE_DIV1</title>
<indexterm><primary>RCC_CFGR_HPRE_DIV1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_DIV1</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_DIV1   ((uint32_t)0x00000000)</computeroutput></para>
<para>SYSCLK not divided </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02241">2241</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga280da821f0da1bec1f4c0e132ddf8eab"/><section>
    <title>RCC_CFGR_HPRE_DIV128</title>
<indexterm><primary>RCC_CFGR_HPRE_DIV128</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_DIV128</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_DIV128   ((uint32_t)0x000000D0)</computeroutput></para>
<para>SYSCLK divided by 128 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02247">2247</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3806da4f1afc9e5be0fca001c8c57815"/><section>
    <title>RCC_CFGR_HPRE_DIV16</title>
<indexterm><primary>RCC_CFGR_HPRE_DIV16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_DIV16</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_DIV16   ((uint32_t)0x000000B0)</computeroutput></para>
<para>SYSCLK divided by 16 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02245">2245</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa9eeb5e38e53e79b08a4ac438497ebea"/><section>
    <title>RCC_CFGR_HPRE_DIV2</title>
<indexterm><primary>RCC_CFGR_HPRE_DIV2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_DIV2</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_DIV2   ((uint32_t)0x00000080)</computeroutput></para>
<para>SYSCLK divided by 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02242">2242</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga089930cedd5b2cb201e717438f29d25b"/><section>
    <title>RCC_CFGR_HPRE_DIV256</title>
<indexterm><primary>RCC_CFGR_HPRE_DIV256</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_DIV256</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_DIV256   ((uint32_t)0x000000E0)</computeroutput></para>
<para>SYSCLK divided by 256 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02248">2248</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaffe860867ae4b1b6d28473ded1546d91"/><section>
    <title>RCC_CFGR_HPRE_DIV4</title>
<indexterm><primary>RCC_CFGR_HPRE_DIV4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_DIV4</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_DIV4   ((uint32_t)0x00000090)</computeroutput></para>
<para>SYSCLK divided by 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02243">2243</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae5088dcbaefc55d4b6693e9b1e595ed0"/><section>
    <title>RCC_CFGR_HPRE_DIV512</title>
<indexterm><primary>RCC_CFGR_HPRE_DIV512</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_DIV512</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_DIV512   ((uint32_t)0x000000F0)</computeroutput></para>
<para>SYSCLK divided by 512 PPRE1 configuration </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02251">2251</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1caeba8dc2b4c0bb11be600e983e3370"/><section>
    <title>RCC_CFGR_HPRE_DIV64</title>
<indexterm><primary>RCC_CFGR_HPRE_DIV64</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_DIV64</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_DIV64   ((uint32_t)0x000000C0)</computeroutput></para>
<para>SYSCLK divided by 64 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02246">2246</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaca71d6b42bdb83b5ff5320578869a058"/><section>
    <title>RCC_CFGR_HPRE_DIV8</title>
<indexterm><primary>RCC_CFGR_HPRE_DIV8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_HPRE_DIV8</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_HPRE_DIV8   ((uint32_t)0x000000A0)</computeroutput></para>
<para>SYSCLK divided by 8 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02244">2244</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5d43413fd6b17bd988ccae9e34296412"/><section>
    <title>RCC_CFGR_I2SSRC</title>
<indexterm><primary>RCC_CFGR_I2SSRC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_I2SSRC</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_I2SSRC   ((uint32_t)0x00800000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02288">2288</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga26eb4a66eeff0ba17e9d2a06cf937ca4"/><section>
    <title>RCC_CFGR_MCO1</title>
<indexterm><primary>RCC_CFGR_MCO1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_MCO1</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_MCO1   ((uint32_t)0x00600000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02284">2284</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafe73b3ad484eeecfa1556021677ecf4a"/><section>
    <title>RCC_CFGR_MCO1_0</title>
<indexterm><primary>RCC_CFGR_MCO1_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_MCO1_0</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_MCO1_0   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02285">2285</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1c7e8d1da534f052ce835f06227a9b7a"/><section>
    <title>RCC_CFGR_MCO1_1</title>
<indexterm><primary>RCC_CFGR_MCO1_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_MCO1_1</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_MCO1_1   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02286">2286</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga23171ca70972a106109a6e0804385ec5"/><section>
    <title>RCC_CFGR_MCO1PRE</title>
<indexterm><primary>RCC_CFGR_MCO1PRE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_MCO1PRE</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_MCO1PRE   ((uint32_t)0x07000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02290">2290</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac8007a9d6ee3fd88912aaf290746ae0e"/><section>
    <title>RCC_CFGR_MCO1PRE_0</title>
<indexterm><primary>RCC_CFGR_MCO1PRE_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_MCO1PRE_0</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_MCO1PRE_0   ((uint32_t)0x01000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02291">2291</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaf7c1280f61d56b4897f9c876987e092"/><section>
    <title>RCC_CFGR_MCO1PRE_1</title>
<indexterm><primary>RCC_CFGR_MCO1PRE_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_MCO1PRE_1</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_MCO1PRE_1   ((uint32_t)0x02000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02292">2292</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga11e1d10d1b55e0d88d24212ea2c8ba6e"/><section>
    <title>RCC_CFGR_MCO1PRE_2</title>
<indexterm><primary>RCC_CFGR_MCO1PRE_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_MCO1PRE_2</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_MCO1PRE_2   ((uint32_t)0x04000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02293">2293</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga022248a1167714f4d847b89243dc5244"/><section>
    <title>RCC_CFGR_MCO2</title>
<indexterm><primary>RCC_CFGR_MCO2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_MCO2</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_MCO2   ((uint32_t)0xC0000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02300">2300</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga203156a3f57e2c4498999c7901e0defd"/><section>
    <title>RCC_CFGR_MCO2_0</title>
<indexterm><primary>RCC_CFGR_MCO2_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_MCO2_0</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_MCO2_0   ((uint32_t)0x40000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02301">2301</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2fdba9682ff474255248f84e6851932a"/><section>
    <title>RCC_CFGR_MCO2_1</title>
<indexterm><primary>RCC_CFGR_MCO2_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_MCO2_1</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_MCO2_1   ((uint32_t)0x80000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02302">2302</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae387252f29b6f98cc1fffc4fa0719b6e"/><section>
    <title>RCC_CFGR_MCO2PRE</title>
<indexterm><primary>RCC_CFGR_MCO2PRE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_MCO2PRE</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_MCO2PRE   ((uint32_t)0x38000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02295">2295</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga83dfcd5a1ce89869c82723f7eb9223ed"/><section>
    <title>RCC_CFGR_MCO2PRE_0</title>
<indexterm><primary>RCC_CFGR_MCO2PRE_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_MCO2PRE_0</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_MCO2PRE_0   ((uint32_t)0x08000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02296">2296</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0e8d7cb746efc7511fa97ddfef2df793"/><section>
    <title>RCC_CFGR_MCO2PRE_1</title>
<indexterm><primary>RCC_CFGR_MCO2PRE_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_MCO2PRE_1</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_MCO2PRE_1   ((uint32_t)0x10000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02297">2297</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac8773dfae91e6576d490fbee4aa2a639"/><section>
    <title>RCC_CFGR_MCO2PRE_2</title>
<indexterm><primary>RCC_CFGR_MCO2PRE_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_MCO2PRE_2</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_MCO2PRE_2   ((uint32_t)0x20000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02298">2298</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga50b2423a5fea74a47b9eb8ab51869412"/><section>
    <title>RCC_CFGR_PPRE1</title>
<indexterm><primary>RCC_CFGR_PPRE1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE1</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE1   ((uint32_t)0x00001C00)</computeroutput></para>
<para>PRE1[2:0] bits (APB1 prescaler) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02252">2252</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2d37c20686faa340a77021117f5908b7"/><section>
    <title>RCC_CFGR_PPRE1_0</title>
<indexterm><primary>RCC_CFGR_PPRE1_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE1_0</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE1_0   ((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02253">2253</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad41049f8a28fdced6bb4d9267845ffa2"/><section>
    <title>RCC_CFGR_PPRE1_1</title>
<indexterm><primary>RCC_CFGR_PPRE1_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE1_1</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE1_1   ((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02254">2254</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5fcb524f6ca203ddff1862c124d4f89f"/><section>
    <title>RCC_CFGR_PPRE1_2</title>
<indexterm><primary>RCC_CFGR_PPRE1_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE1_2</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE1_2   ((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02255">2255</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac8f6562bb2ecf65055a2f42cbb48ef11"/><section>
    <title>RCC_CFGR_PPRE1_DIV1</title>
<indexterm><primary>RCC_CFGR_PPRE1_DIV1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE1_DIV1</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE1_DIV1   ((uint32_t)0x00000000)</computeroutput></para>
<para>HCLK not divided </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02257">2257</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c38ba326bde7c7a18c4f7f2aacf823f"/><section>
    <title>RCC_CFGR_PPRE1_DIV16</title>
<indexterm><primary>RCC_CFGR_PPRE1_DIV16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE1_DIV16</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE1_DIV16   ((uint32_t)0x00001C00)</computeroutput></para>
<para>HCLK divided by 16 PPRE2 configuration </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02263">2263</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf832ad6844c907d9bb37c1536defcb0d"/><section>
    <title>RCC_CFGR_PPRE1_DIV2</title>
<indexterm><primary>RCC_CFGR_PPRE1_DIV2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE1_DIV2</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE1_DIV2   ((uint32_t)0x00001000)</computeroutput></para>
<para>HCLK divided by 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02258">2258</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0e340725f46e9462d9b02a079b9fa8ae"/><section>
    <title>RCC_CFGR_PPRE1_DIV4</title>
<indexterm><primary>RCC_CFGR_PPRE1_DIV4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE1_DIV4</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE1_DIV4   ((uint32_t)0x00001400)</computeroutput></para>
<para>HCLK divided by 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02259">2259</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9ddd6d657837e1971bb86e3bf1c15e72"/><section>
    <title>RCC_CFGR_PPRE1_DIV8</title>
<indexterm><primary>RCC_CFGR_PPRE1_DIV8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE1_DIV8</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE1_DIV8   ((uint32_t)0x00001800)</computeroutput></para>
<para>HCLK divided by 8 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02260">2260</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad61bd4f9f345ba41806813b0bfff1311"/><section>
    <title>RCC_CFGR_PPRE2</title>
<indexterm><primary>RCC_CFGR_PPRE2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE2</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE2   ((uint32_t)0x0000E000)</computeroutput></para>
<para>PRE2[2:0] bits (APB2 prescaler) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02264">2264</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga82ca63155494ed59eb5e34bec1e5f4e9"/><section>
    <title>RCC_CFGR_PPRE2_0</title>
<indexterm><primary>RCC_CFGR_PPRE2_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE2_0</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE2_0   ((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02265">2265</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafdb19c9e76fe8e8a7c991714c92e937f"/><section>
    <title>RCC_CFGR_PPRE2_1</title>
<indexterm><primary>RCC_CFGR_PPRE2_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE2_1</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE2_1   ((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02266">2266</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9adc802687eab5b6ece99a20793219db"/><section>
    <title>RCC_CFGR_PPRE2_2</title>
<indexterm><primary>RCC_CFGR_PPRE2_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE2_2</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE2_2   ((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02267">2267</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga247aebf1999a38ea07785558d277bb1a"/><section>
    <title>RCC_CFGR_PPRE2_DIV1</title>
<indexterm><primary>RCC_CFGR_PPRE2_DIV1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE2_DIV1</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE2_DIV1   ((uint32_t)0x00000000)</computeroutput></para>
<para>HCLK not divided </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02269">2269</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaece3ee58d4138f7452733bfa1ad37eb9"/><section>
    <title>RCC_CFGR_PPRE2_DIV16</title>
<indexterm><primary>RCC_CFGR_PPRE2_DIV16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE2_DIV16</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE2_DIV16   ((uint32_t)0x0000E000)</computeroutput></para>
<para>HCLK divided by 16 RTCPRE configuration </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02275">2275</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga99d9c91eaad122460d324a71cc939d1b"/><section>
    <title>RCC_CFGR_PPRE2_DIV2</title>
<indexterm><primary>RCC_CFGR_PPRE2_DIV2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE2_DIV2</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE2_DIV2   ((uint32_t)0x00008000)</computeroutput></para>
<para>HCLK divided by 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02270">2270</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4340fc3fc52eca36eb302959fbecb715"/><section>
    <title>RCC_CFGR_PPRE2_DIV4</title>
<indexterm><primary>RCC_CFGR_PPRE2_DIV4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE2_DIV4</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE2_DIV4   ((uint32_t)0x0000A000)</computeroutput></para>
<para>HCLK divided by 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02271">2271</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga412b382a1134e0ee5614e0f4bcf97552"/><section>
    <title>RCC_CFGR_PPRE2_DIV8</title>
<indexterm><primary>RCC_CFGR_PPRE2_DIV8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_PPRE2_DIV8</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_PPRE2_DIV8   ((uint32_t)0x0000C000)</computeroutput></para>
<para>HCLK divided by 8 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02272">2272</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad7c067c52ecd135252c691aad32c0b83"/><section>
    <title>RCC_CFGR_RTCPRE</title>
<indexterm><primary>RCC_CFGR_RTCPRE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_RTCPRE</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_RTCPRE   ((uint32_t)0x001F0000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02276">2276</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga702f887571365eeb42d74b9b9cc6fe0d"/><section>
    <title>RCC_CFGR_RTCPRE_0</title>
<indexterm><primary>RCC_CFGR_RTCPRE_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_RTCPRE_0</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_RTCPRE_0   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02277">2277</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1191ba4a2e089f9921d77be57394dec4"/><section>
    <title>RCC_CFGR_RTCPRE_1</title>
<indexterm><primary>RCC_CFGR_RTCPRE_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_RTCPRE_1</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_RTCPRE_1   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02278">2278</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae62885f29418cc83a57964fe631282cb"/><section>
    <title>RCC_CFGR_RTCPRE_2</title>
<indexterm><primary>RCC_CFGR_RTCPRE_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_RTCPRE_2</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_RTCPRE_2   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02279">2279</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9c703b8d9827f58e7ea783c6a9b74e41"/><section>
    <title>RCC_CFGR_RTCPRE_3</title>
<indexterm><primary>RCC_CFGR_RTCPRE_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_RTCPRE_3</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_RTCPRE_3   ((uint32_t)0x00080000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02280">2280</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga02b93e5154259a1a201bbb9c9b903c0a"/><section>
    <title>RCC_CFGR_RTCPRE_4</title>
<indexterm><primary>RCC_CFGR_RTCPRE_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_RTCPRE_4</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_RTCPRE_4   ((uint32_t)0x00100000)</computeroutput></para>
<para>MCO1 configuration </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02283">2283</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0eea5e5f7743a7e8995b8beeb18355c1"/><section>
    <title>RCC_CFGR_SW</title>
<indexterm><primary>RCC_CFGR_SW</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_SW</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_SW   ((uint32_t)0x00000003)</computeroutput></para>
<para>&lt; SW configuration SW[1:0] bits (System clock Switch) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02217">2217</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga99f08d86fd41824058a7fdf817f7e2fd"/><section>
    <title>RCC_CFGR_SW_0</title>
<indexterm><primary>RCC_CFGR_SW_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_SW_0</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_SW_0   ((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02218">2218</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga72d51cb5d66ee1aa4d2c6f14796a072f"/><section>
    <title>RCC_CFGR_SW_1</title>
<indexterm><primary>RCC_CFGR_SW_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_SW_1</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_SW_1   ((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02219">2219</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafb563f217242d969f4355d0818fde705"/><section>
    <title>RCC_CFGR_SW_HSE</title>
<indexterm><primary>RCC_CFGR_SW_HSE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_SW_HSE</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_SW_HSE   ((uint32_t)0x00000001)</computeroutput></para>
<para>HSE selected as system clock </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02222">2222</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacbac8bae4f0808b3c3a5185aa10081fb"/><section>
    <title>RCC_CFGR_SW_HSI</title>
<indexterm><primary>RCC_CFGR_SW_HSI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_SW_HSI</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_SW_HSI   ((uint32_t)0x00000000)</computeroutput></para>
<para>HSI selected as system clock </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02221">2221</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga87389cacb2eaf53730da13a2a33cd487"/><section>
    <title>RCC_CFGR_SW_PLL</title>
<indexterm><primary>RCC_CFGR_SW_PLL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_SW_PLL</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_SW_PLL   ((uint32_t)0x00000002)</computeroutput></para>
<para>PLL selected as system clock SWS configuration </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02225">2225</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga15bf2269500dc97e137315f44aa015c9"/><section>
    <title>RCC_CFGR_SWS</title>
<indexterm><primary>RCC_CFGR_SWS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_SWS</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_SWS   ((uint32_t)0x0000000C)</computeroutput></para>
<para>SWS[1:0] bits (System Clock Switch Status) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02226">2226</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1eae59112c51def51979e31e8695b39f"/><section>
    <title>RCC_CFGR_SWS_0</title>
<indexterm><primary>RCC_CFGR_SWS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_SWS_0</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_SWS_0   ((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02227">2227</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaad3a5718999d7259f216137a23c2a379"/><section>
    <title>RCC_CFGR_SWS_1</title>
<indexterm><primary>RCC_CFGR_SWS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_SWS_1</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_SWS_1   ((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02228">2228</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae09a0202f441c1a43e69c62331d50a08"/><section>
    <title>RCC_CFGR_SWS_HSE</title>
<indexterm><primary>RCC_CFGR_SWS_HSE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_SWS_HSE</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_SWS_HSE   ((uint32_t)0x00000004)</computeroutput></para>
<para>HSE oscillator used as system clock </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02231">2231</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6764639cf221e1ebc0b5448dcaed590a"/><section>
    <title>RCC_CFGR_SWS_HSI</title>
<indexterm><primary>RCC_CFGR_SWS_HSI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_SWS_HSI</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_SWS_HSI   ((uint32_t)0x00000000)</computeroutput></para>
<para>HSI oscillator used as system clock </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02230">2230</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2c67e2279804a83ef24438267d9d4a6c"/><section>
    <title>RCC_CFGR_SWS_PLL</title>
<indexterm><primary>RCC_CFGR_SWS_PLL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CFGR_SWS_PLL</secondary></indexterm>
<para><computeroutput>#define RCC_CFGR_SWS_PLL   ((uint32_t)0x00000008)</computeroutput></para>
<para>PLL used as system clock HPRE configuration </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02234">2234</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga46edb2b9568f002feba7b4312ed92c1f"/><section>
    <title>RCC_CIR_CSSC</title>
<indexterm><primary>RCC_CIR_CSSC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CIR_CSSC</secondary></indexterm>
<para><computeroutput>#define RCC_CIR_CSSC   ((uint32_t)0x00800000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02327">2327</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad66b719e4061294de35af58cc27aba7f"/><section>
    <title>RCC_CIR_CSSF</title>
<indexterm><primary>RCC_CIR_CSSF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CIR_CSSF</secondary></indexterm>
<para><computeroutput>#define RCC_CIR_CSSF   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02312">2312</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9464e8188d717902990b467a9396d238"/><section>
    <title>RCC_CIR_HSERDYC</title>
<indexterm><primary>RCC_CIR_HSERDYC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CIR_HSERDYC</secondary></indexterm>
<para><computeroutput>#define RCC_CIR_HSERDYC   ((uint32_t)0x00080000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02323">2323</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga11ea196450aac9ac35e283a66afc3da6"/><section>
    <title>RCC_CIR_HSERDYF</title>
<indexterm><primary>RCC_CIR_HSERDYF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CIR_HSERDYF</secondary></indexterm>
<para><computeroutput>#define RCC_CIR_HSERDYF   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02308">2308</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5492f9b58600cf66616eb931b48b3c11"/><section>
    <title>RCC_CIR_HSERDYIE</title>
<indexterm><primary>RCC_CIR_HSERDYIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CIR_HSERDYIE</secondary></indexterm>
<para><computeroutput>#define RCC_CIR_HSERDYIE   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02316">2316</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad1b58377908e5c31a684747d0a80ecb2"/><section>
    <title>RCC_CIR_HSIRDYC</title>
<indexterm><primary>RCC_CIR_HSIRDYC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CIR_HSIRDYC</secondary></indexterm>
<para><computeroutput>#define RCC_CIR_HSIRDYC   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02322">2322</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad38877547c4cbbb94659d5726f377163"/><section>
    <title>RCC_CIR_HSIRDYF</title>
<indexterm><primary>RCC_CIR_HSIRDYF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CIR_HSIRDYF</secondary></indexterm>
<para><computeroutput>#define RCC_CIR_HSIRDYF   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02307">2307</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac714351a6f9dab4741354fb017638580"/><section>
    <title>RCC_CIR_HSIRDYIE</title>
<indexterm><primary>RCC_CIR_HSIRDYIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CIR_HSIRDYIE</secondary></indexterm>
<para><computeroutput>#define RCC_CIR_HSIRDYIE   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02315">2315</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga144b5147f3a8d0bfda04618e301986aa"/><section>
    <title>RCC_CIR_LSERDYC</title>
<indexterm><primary>RCC_CIR_LSERDYC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CIR_LSERDYC</secondary></indexterm>
<para><computeroutput>#define RCC_CIR_LSERDYC   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02321">2321</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabfc100e7ae673dfcec7be79af0d91dfe"/><section>
    <title>RCC_CIR_LSERDYF</title>
<indexterm><primary>RCC_CIR_LSERDYF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CIR_LSERDYF</secondary></indexterm>
<para><computeroutput>#define RCC_CIR_LSERDYF   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02306">2306</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6a0ad2672c9ba1b26012cbc6d423dff8"/><section>
    <title>RCC_CIR_LSERDYIE</title>
<indexterm><primary>RCC_CIR_LSERDYIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CIR_LSERDYIE</secondary></indexterm>
<para><computeroutput>#define RCC_CIR_LSERDYIE   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02314">2314</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga982989563f1a95c89bf7f4a25d99f704"/><section>
    <title>RCC_CIR_LSIRDYC</title>
<indexterm><primary>RCC_CIR_LSIRDYC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CIR_LSIRDYC</secondary></indexterm>
<para><computeroutput>#define RCC_CIR_LSIRDYC   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02320">2320</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacb94ccfe6a212f020e732d1dd787a6fb"/><section>
    <title>RCC_CIR_LSIRDYF</title>
<indexterm><primary>RCC_CIR_LSIRDYF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CIR_LSIRDYF</secondary></indexterm>
<para><computeroutput>#define RCC_CIR_LSIRDYF   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02305">2305</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga872ba937149a7372138df06f8188ab56"/><section>
    <title>RCC_CIR_LSIRDYIE</title>
<indexterm><primary>RCC_CIR_LSIRDYIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CIR_LSIRDYIE</secondary></indexterm>
<para><computeroutput>#define RCC_CIR_LSIRDYIE   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02313">2313</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga73e79cc7236f5f76cb97c8012771e6bb"/><section>
    <title>RCC_CIR_PLLI2SRDYC</title>
<indexterm><primary>RCC_CIR_PLLI2SRDYC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CIR_PLLI2SRDYC</secondary></indexterm>
<para><computeroutput>#define RCC_CIR_PLLI2SRDYC   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02325">2325</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad338d8663c078cf3d73e4bfaa44da093"/><section>
    <title>RCC_CIR_PLLI2SRDYF</title>
<indexterm><primary>RCC_CIR_PLLI2SRDYF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CIR_PLLI2SRDYF</secondary></indexterm>
<para><computeroutput>#define RCC_CIR_PLLI2SRDYF   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02310">2310</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1ca3cbf69c7cce53e974316dbf38d3dc"/><section>
    <title>RCC_CIR_PLLI2SRDYIE</title>
<indexterm><primary>RCC_CIR_PLLI2SRDYIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CIR_PLLI2SRDYIE</secondary></indexterm>
<para><computeroutput>#define RCC_CIR_PLLI2SRDYIE   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02318">2318</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga245af864b194f0c2b2389ea1ee49a396"/><section>
    <title>RCC_CIR_PLLRDYC</title>
<indexterm><primary>RCC_CIR_PLLRDYC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CIR_PLLRDYC</secondary></indexterm>
<para><computeroutput>#define RCC_CIR_PLLRDYC   ((uint32_t)0x00100000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02324">2324</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0f007895a17e668f22f7b8b24ca90aec"/><section>
    <title>RCC_CIR_PLLRDYF</title>
<indexterm><primary>RCC_CIR_PLLRDYF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CIR_PLLRDYF</secondary></indexterm>
<para><computeroutput>#define RCC_CIR_PLLRDYF   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02309">2309</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1b70927cab2ba9cf82d1620cf88b0f95"/><section>
    <title>RCC_CIR_PLLRDYIE</title>
<indexterm><primary>RCC_CIR_PLLRDYIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CIR_PLLRDYIE</secondary></indexterm>
<para><computeroutput>#define RCC_CIR_PLLRDYIE   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02317">2317</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacc05308869ad055e1e6f2c32d738aecd"/><section>
    <title>RCC_CR_CSSON</title>
<indexterm><primary>RCC_CR_CSSON</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_CSSON</secondary></indexterm>
<para><computeroutput>#define RCC_CR_CSSON   ((uint32_t)0x00080000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02175">2175</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa3288090671af5a959aae4d7f7696d55"/><section>
    <title>RCC_CR_HSEBYP</title>
<indexterm><primary>RCC_CR_HSEBYP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSEBYP</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSEBYP   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02174">2174</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadb8228c9020595b4cf9995137b8c9a7d"/><section>
    <title>RCC_CR_HSEON</title>
<indexterm><primary>RCC_CR_HSEON</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSEON</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSEON   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02172">2172</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga86a34e00182c83409d89ff566cb02cc4"/><section>
    <title>RCC_CR_HSERDY</title>
<indexterm><primary>RCC_CR_HSERDY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSERDY</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSERDY   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02173">2173</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga67ae770db9851f14ad7c14a693f0f6d3"/><section>
    <title>RCC_CR_HSICAL</title>
<indexterm><primary>RCC_CR_HSICAL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSICAL</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSICAL   ((uint32_t)0x0000FF00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02162">2162</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad7daa7754e54d65916ddc54f37274d3a"/><section>
    <title>RCC_CR_HSICAL_0</title>
<indexterm><primary>RCC_CR_HSICAL_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSICAL_0</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSICAL_0   ((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02163">2163</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga78054087161dee567cadbb4b4b96fb08"/><section>
    <title>RCC_CR_HSICAL_1</title>
<indexterm><primary>RCC_CR_HSICAL_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSICAL_1</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSICAL_1   ((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02164">2164</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab0c4bac85beb7de5916897f88150dc3f"/><section>
    <title>RCC_CR_HSICAL_2</title>
<indexterm><primary>RCC_CR_HSICAL_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSICAL_2</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSICAL_2   ((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02165">2165</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga03f71cd53f075e9d35fcbfe7ed3f6e12"/><section>
    <title>RCC_CR_HSICAL_3</title>
<indexterm><primary>RCC_CR_HSICAL_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSICAL_3</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSICAL_3   ((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02166">2166</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf26eb00e1872a3754f200a3c32019e50"/><section>
    <title>RCC_CR_HSICAL_4</title>
<indexterm><primary>RCC_CR_HSICAL_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSICAL_4</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSICAL_4   ((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02167">2167</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4c5b733061a3c4c6d69a7a15cbcb0b87"/><section>
    <title>RCC_CR_HSICAL_5</title>
<indexterm><primary>RCC_CR_HSICAL_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSICAL_5</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSICAL_5   ((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 5 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02168">2168</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaee2d6b30ee4bf41d2b171adf273a6ee7"/><section>
    <title>RCC_CR_HSICAL_6</title>
<indexterm><primary>RCC_CR_HSICAL_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSICAL_6</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSICAL_6   ((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 6 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02169">2169</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab42d5e412867df093ec2ea4b8dc2bf29"/><section>
    <title>RCC_CR_HSICAL_7</title>
<indexterm><primary>RCC_CR_HSICAL_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSICAL_7</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSICAL_7   ((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 7 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02170">2170</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf4fcacf94a97f7d49a70e089b39cf474"/><section>
    <title>RCC_CR_HSION</title>
<indexterm><primary>RCC_CR_HSION</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSION</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSION   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02152">2152</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"/><section>
    <title>RCC_CR_HSIRDY</title>
<indexterm><primary>RCC_CR_HSIRDY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSIRDY</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSIRDY   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02153">2153</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5cb4397b2095c31660a01b748386aa70"/><section>
    <title>RCC_CR_HSITRIM</title>
<indexterm><primary>RCC_CR_HSITRIM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSITRIM</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSITRIM   ((uint32_t)0x000000F8)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02155">2155</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaab999bbbc1d365d0100d34eaa9f426eb"/><section>
    <title>RCC_CR_HSITRIM_0</title>
<indexterm><primary>RCC_CR_HSITRIM_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSITRIM_0</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSITRIM_0   ((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02156">2156</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga569d6a29d774e0f125b0c2b3671fae3c"/><section>
    <title>RCC_CR_HSITRIM_1</title>
<indexterm><primary>RCC_CR_HSITRIM_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSITRIM_1</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSITRIM_1   ((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02157">2157</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga10d80d64137e36f5183f6aa7002de6f5"/><section>
    <title>RCC_CR_HSITRIM_2</title>
<indexterm><primary>RCC_CR_HSITRIM_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSITRIM_2</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSITRIM_2   ((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02158">2158</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafe20245d2d971238dba9ee371a299ba9"/><section>
    <title>RCC_CR_HSITRIM_3</title>
<indexterm><primary>RCC_CR_HSITRIM_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSITRIM_3</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSITRIM_3   ((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02159">2159</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1f9ab2e93a0b9b70d33812bcc5e920c1"/><section>
    <title>RCC_CR_HSITRIM_4</title>
<indexterm><primary>RCC_CR_HSITRIM_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_HSITRIM_4</secondary></indexterm>
<para><computeroutput>#define RCC_CR_HSITRIM_4   ((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02160">2160</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3ccb8964b640530f1080f9ea549d8133"/><section>
    <title>RCC_CR_PLLI2SON</title>
<indexterm><primary>RCC_CR_PLLI2SON</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_PLLI2SON</secondary></indexterm>
<para><computeroutput>#define RCC_CR_PLLI2SON   ((uint32_t)0x04000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02178">2178</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7354703f289244a71753debf3ae26e46"/><section>
    <title>RCC_CR_PLLI2SRDY</title>
<indexterm><primary>RCC_CR_PLLI2SRDY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_PLLI2SRDY</secondary></indexterm>
<para><computeroutput>#define RCC_CR_PLLI2SRDY   ((uint32_t)0x08000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02179">2179</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad0e73d5b0a4883e074d40029b49ee47e"/><section>
    <title>RCC_CR_PLLON</title>
<indexterm><primary>RCC_CR_PLLON</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_PLLON</secondary></indexterm>
<para><computeroutput>#define RCC_CR_PLLON   ((uint32_t)0x01000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02176">2176</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafa12d7ac6a7f0f91d066aeb2c6071888"/><section>
    <title>RCC_CR_PLLRDY</title>
<indexterm><primary>RCC_CR_PLLRDY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CR_PLLRDY</secondary></indexterm>
<para><computeroutput>#define RCC_CR_PLLRDY   ((uint32_t)0x02000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02177">2177</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6685c7bd94a46c82c7ca69afa1707c39"/><section>
    <title>RCC_CSR_BORRSTF</title>
<indexterm><primary>RCC_CSR_BORRSTF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CSR_BORRSTF</secondary></indexterm>
<para><computeroutput>#define RCC_CSR_BORRSTF   ((uint32_t)0x02000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02485">2485</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga675455250b91f125d52f5d347c2c0fbf"/><section>
    <title>RCC_CSR_LPWRRSTF</title>
<indexterm><primary>RCC_CSR_LPWRRSTF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CSR_LPWRRSTF</secondary></indexterm>
<para><computeroutput>#define RCC_CSR_LPWRRSTF   ((uint32_t)0x80000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02491">2491</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga803cbf97bda1ebaf9afee2a3c9f0851b"/><section>
    <title>RCC_CSR_LSION</title>
<indexterm><primary>RCC_CSR_LSION</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CSR_LSION</secondary></indexterm>
<para><computeroutput>#define RCC_CSR_LSION   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02482">2482</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab569110e757aee573ebf9ad80812e8bb"/><section>
    <title>RCC_CSR_LSIRDY</title>
<indexterm><primary>RCC_CSR_LSIRDY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CSR_LSIRDY</secondary></indexterm>
<para><computeroutput>#define RCC_CSR_LSIRDY   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02483">2483</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf600bc53fc80265347f6c76c6b8b728a"/><section>
    <title>RCC_CSR_PADRSTF</title>
<indexterm><primary>RCC_CSR_PADRSTF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CSR_PADRSTF</secondary></indexterm>
<para><computeroutput>#define RCC_CSR_PADRSTF   ((uint32_t)0x04000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02486">2486</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga837e2d7e2395ac45ebe2aea95ecde9bf"/><section>
    <title>RCC_CSR_PORRSTF</title>
<indexterm><primary>RCC_CSR_PORRSTF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CSR_PORRSTF</secondary></indexterm>
<para><computeroutput>#define RCC_CSR_PORRSTF   ((uint32_t)0x08000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02487">2487</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafc26c5996b14005a70afbeaa29aae716"/><section>
    <title>RCC_CSR_RMVF</title>
<indexterm><primary>RCC_CSR_RMVF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CSR_RMVF</secondary></indexterm>
<para><computeroutput>#define RCC_CSR_RMVF   ((uint32_t)0x01000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02484">2484</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga16e89534934436ee8958440882b71e6f"/><section>
    <title>RCC_CSR_SFTRSTF</title>
<indexterm><primary>RCC_CSR_SFTRSTF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CSR_SFTRSTF</secondary></indexterm>
<para><computeroutput>#define RCC_CSR_SFTRSTF   ((uint32_t)0x10000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02488">2488</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1507e79ffc475547f2a9c9238965b57f"/><section>
    <title>RCC_CSR_WDGRSTF</title>
<indexterm><primary>RCC_CSR_WDGRSTF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CSR_WDGRSTF</secondary></indexterm>
<para><computeroutput>#define RCC_CSR_WDGRSTF   ((uint32_t)0x20000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02489">2489</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacabd7bbde7e78c9c8f5fd46e34771826"/><section>
    <title>RCC_CSR_WWDGRSTF</title>
<indexterm><primary>RCC_CSR_WWDGRSTF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_CSR_WWDGRSTF</secondary></indexterm>
<para><computeroutput>#define RCC_CSR_WWDGRSTF   ((uint32_t)0x40000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02490">2490</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9a42e8b9ee60126976d9be056e5e66b1"/><section>
    <title>RCC_PLLCFGR_PLLM</title>
<indexterm><primary>RCC_PLLCFGR_PLLM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLM</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLM   ((uint32_t)0x0000003F)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02182">2182</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga813e3d6b41b4338ae5aea47a2bdbab01"/><section>
    <title>RCC_PLLCFGR_PLLM_0</title>
<indexterm><primary>RCC_PLLCFGR_PLLM_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLM_0</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLM_0   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02183">2183</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga84ae6e7405926717249a9852acda1f10"/><section>
    <title>RCC_PLLCFGR_PLLM_1</title>
<indexterm><primary>RCC_PLLCFGR_PLLM_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLM_1</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLM_1   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02184">2184</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga989f5ea1ac0275a2c15bf09408c8a4c6"/><section>
    <title>RCC_PLLCFGR_PLLM_2</title>
<indexterm><primary>RCC_PLLCFGR_PLLM_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLM_2</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLM_2   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02185">2185</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9cdeab6a08889692656228ab1186e28c"/><section>
    <title>RCC_PLLCFGR_PLLM_3</title>
<indexterm><primary>RCC_PLLCFGR_PLLM_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLM_3</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLM_3   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02186">2186</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga20af5f07ceef21b957db9391fd8bd898"/><section>
    <title>RCC_PLLCFGR_PLLM_4</title>
<indexterm><primary>RCC_PLLCFGR_PLLM_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLM_4</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLM_4   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02187">2187</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga195dfe1b9b158aa00996867bebd9c225"/><section>
    <title>RCC_PLLCFGR_PLLM_5</title>
<indexterm><primary>RCC_PLLCFGR_PLLM_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLM_5</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLM_5   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02188">2188</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b571901d7cdc93ca1ecc1531f26ba6a"/><section>
    <title>RCC_PLLCFGR_PLLN</title>
<indexterm><primary>RCC_PLLCFGR_PLLN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLN</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLN   ((uint32_t)0x00007FC0)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02190">2190</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gade84dfb497ed82c0cbbc40049ef3da2c"/><section>
    <title>RCC_PLLCFGR_PLLN_0</title>
<indexterm><primary>RCC_PLLCFGR_PLLN_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLN_0</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLN_0   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02191">2191</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad54b80f8edb3a1f34d390382580edaf3"/><section>
    <title>RCC_PLLCFGR_PLLN_1</title>
<indexterm><primary>RCC_PLLCFGR_PLLN_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLN_1</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLN_1   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02192">2192</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6c165a47d134f31f9dff12d1e6f709f3"/><section>
    <title>RCC_PLLCFGR_PLLN_2</title>
<indexterm><primary>RCC_PLLCFGR_PLLN_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLN_2</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLN_2   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02193">2193</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5b19e3e1f2dbe4c2327ebee7e9647365"/><section>
    <title>RCC_PLLCFGR_PLLN_3</title>
<indexterm><primary>RCC_PLLCFGR_PLLN_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLN_3</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLN_3   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02194">2194</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeb4707942496f45d3cf85acfdeb37475"/><section>
    <title>RCC_PLLCFGR_PLLN_4</title>
<indexterm><primary>RCC_PLLCFGR_PLLN_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLN_4</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLN_4   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02195">2195</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaefb9ac3678faab95ddc7d42b2316b8ab"/><section>
    <title>RCC_PLLCFGR_PLLN_5</title>
<indexterm><primary>RCC_PLLCFGR_PLLN_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLN_5</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLN_5   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02196">2196</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaddfba8f0f4b9b772986a0d214dcced39"/><section>
    <title>RCC_PLLCFGR_PLLN_6</title>
<indexterm><primary>RCC_PLLCFGR_PLLN_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLN_6</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLN_6   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02197">2197</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0df4b12cec2263d6acec32015035fe54"/><section>
    <title>RCC_PLLCFGR_PLLN_7</title>
<indexterm><primary>RCC_PLLCFGR_PLLN_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLN_7</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLN_7   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02198">2198</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaff473b6dc417ef6fa361017b2f107c06"/><section>
    <title>RCC_PLLCFGR_PLLN_8</title>
<indexterm><primary>RCC_PLLCFGR_PLLN_8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLN_8</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLN_8   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02199">2199</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2561745be271ee828e26de601f72162d"/><section>
    <title>RCC_PLLCFGR_PLLP</title>
<indexterm><primary>RCC_PLLCFGR_PLLP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLP</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLP   ((uint32_t)0x00030000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02201">2201</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga46e5cb0fc1122e12425c26b5ed91bcfd"/><section>
    <title>RCC_PLLCFGR_PLLP_0</title>
<indexterm><primary>RCC_PLLCFGR_PLLP_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLP_0</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLP_0   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02202">2202</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaba4ddc9eb3b629852127551eeae77f73"/><section>
    <title>RCC_PLLCFGR_PLLP_1</title>
<indexterm><primary>RCC_PLLCFGR_PLLP_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLP_1</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLP_1   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02203">2203</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga546495f69f570cb4b81d4a59054c7ed1"/><section>
    <title>RCC_PLLCFGR_PLLQ</title>
<indexterm><primary>RCC_PLLCFGR_PLLQ</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLQ</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLQ   ((uint32_t)0x0F000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02209">2209</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga56fe140a22f66d2dd7250bb1f39ab451"/><section>
    <title>RCC_PLLCFGR_PLLQ_0</title>
<indexterm><primary>RCC_PLLCFGR_PLLQ_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLQ_0</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLQ_0   ((uint32_t)0x01000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02210">2210</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7703def670b8ef3ec634f8f09a56ce00"/><section>
    <title>RCC_PLLCFGR_PLLQ_1</title>
<indexterm><primary>RCC_PLLCFGR_PLLQ_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLQ_1</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLQ_1   ((uint32_t)0x02000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02211">2211</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga45ab5c1d1a26d34915a53de7013f6cf6"/><section>
    <title>RCC_PLLCFGR_PLLQ_2</title>
<indexterm><primary>RCC_PLLCFGR_PLLQ_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLQ_2</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLQ_2   ((uint32_t)0x04000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02212">2212</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga182a9e6e5d5e1c63a1d20daf9b1874b5"/><section>
    <title>RCC_PLLCFGR_PLLQ_3</title>
<indexterm><primary>RCC_PLLCFGR_PLLQ_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLQ_3</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLQ_3   ((uint32_t)0x08000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02213">2213</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga92cb53ea81d2c47537eb217cc6659a2e"/><section>
    <title>RCC_PLLCFGR_PLLSRC</title>
<indexterm><primary>RCC_PLLCFGR_PLLSRC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLSRC</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLSRC   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02205">2205</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae3a86c3918526efe2258ecbb34b91587"/><section>
    <title>RCC_PLLCFGR_PLLSRC_HSE</title>
<indexterm><primary>RCC_PLLCFGR_PLLSRC_HSE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLSRC_HSE</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLSRC_HSE   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02206">2206</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadf688c4f038f29247cc0280dbdda24a7"/><section>
    <title>RCC_PLLCFGR_PLLSRC_HSI</title>
<indexterm><primary>RCC_PLLCFGR_PLLSRC_HSI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLCFGR_PLLSRC_HSI</secondary></indexterm>
<para><computeroutput>#define RCC_PLLCFGR_PLLSRC_HSI   ((uint32_t)0x00000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02207">2207</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga68db5b1d90f9b62359888ed1175a0cef"/><section>
    <title>RCC_PLLI2SCFGR_PLLI2SN</title>
<indexterm><primary>RCC_PLLI2SCFGR_PLLI2SN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLI2SCFGR_PLLI2SN</secondary></indexterm>
<para><computeroutput>#define RCC_PLLI2SCFGR_PLLI2SN   ((uint32_t)0x00007FC0)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02500">2500</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaee6ea60de76e294b8ba23d229b2c8a1d"/><section>
    <title>RCC_PLLI2SCFGR_PLLI2SN_0</title>
<indexterm><primary>RCC_PLLI2SCFGR_PLLI2SN_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLI2SCFGR_PLLI2SN_0</secondary></indexterm>
<para><computeroutput>#define RCC_PLLI2SCFGR_PLLI2SN_0   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02501">2501</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga60eec842a298febfaadd7b5f79898b00"/><section>
    <title>RCC_PLLI2SCFGR_PLLI2SN_1</title>
<indexterm><primary>RCC_PLLI2SCFGR_PLLI2SN_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLI2SCFGR_PLLI2SN_1</secondary></indexterm>
<para><computeroutput>#define RCC_PLLI2SCFGR_PLLI2SN_1   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02502">2502</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae2be70f723d8e89b4566a9438a671f49"/><section>
    <title>RCC_PLLI2SCFGR_PLLI2SN_2</title>
<indexterm><primary>RCC_PLLI2SCFGR_PLLI2SN_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLI2SCFGR_PLLI2SN_2</secondary></indexterm>
<para><computeroutput>#define RCC_PLLI2SCFGR_PLLI2SN_2   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02503">2503</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga63743438e947f632c0757a6daf2838af"/><section>
    <title>RCC_PLLI2SCFGR_PLLI2SN_3</title>
<indexterm><primary>RCC_PLLI2SCFGR_PLLI2SN_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLI2SCFGR_PLLI2SN_3</secondary></indexterm>
<para><computeroutput>#define RCC_PLLI2SCFGR_PLLI2SN_3   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02504">2504</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae1f94003cdc00380b298b54c485ca743"/><section>
    <title>RCC_PLLI2SCFGR_PLLI2SN_4</title>
<indexterm><primary>RCC_PLLI2SCFGR_PLLI2SN_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLI2SCFGR_PLLI2SN_4</secondary></indexterm>
<para><computeroutput>#define RCC_PLLI2SCFGR_PLLI2SN_4   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02505">2505</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga03c368d0e6199b212e7c185663dd2aa8"/><section>
    <title>RCC_PLLI2SCFGR_PLLI2SN_5</title>
<indexterm><primary>RCC_PLLI2SCFGR_PLLI2SN_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLI2SCFGR_PLLI2SN_5</secondary></indexterm>
<para><computeroutput>#define RCC_PLLI2SCFGR_PLLI2SN_5   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02506">2506</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga32d9931c3638779af7042d901a01aabf"/><section>
    <title>RCC_PLLI2SCFGR_PLLI2SN_6</title>
<indexterm><primary>RCC_PLLI2SCFGR_PLLI2SN_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLI2SCFGR_PLLI2SN_6</secondary></indexterm>
<para><computeroutput>#define RCC_PLLI2SCFGR_PLLI2SN_6   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02507">2507</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8dc32ee35e426332598db98b5e0b230b"/><section>
    <title>RCC_PLLI2SCFGR_PLLI2SN_7</title>
<indexterm><primary>RCC_PLLI2SCFGR_PLLI2SN_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLI2SCFGR_PLLI2SN_7</secondary></indexterm>
<para><computeroutput>#define RCC_PLLI2SCFGR_PLLI2SN_7   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02508">2508</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9ec1c1bad2b7126f36b2ba26e657e84a"/><section>
    <title>RCC_PLLI2SCFGR_PLLI2SN_8</title>
<indexterm><primary>RCC_PLLI2SCFGR_PLLI2SN_8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLI2SCFGR_PLLI2SN_8</secondary></indexterm>
<para><computeroutput>#define RCC_PLLI2SCFGR_PLLI2SN_8   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02509">2509</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0c599fc84dcde859974ed5b334e90f50"/><section>
    <title>RCC_PLLI2SCFGR_PLLI2SR</title>
<indexterm><primary>RCC_PLLI2SCFGR_PLLI2SR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLI2SCFGR_PLLI2SR</secondary></indexterm>
<para><computeroutput>#define RCC_PLLI2SCFGR_PLLI2SR   ((uint32_t)0x70000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02511">2511</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab2b9c8dc6b0e853ace99e16818d55d12"/><section>
    <title>RCC_PLLI2SCFGR_PLLI2SR_0</title>
<indexterm><primary>RCC_PLLI2SCFGR_PLLI2SR_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLI2SCFGR_PLLI2SR_0</secondary></indexterm>
<para><computeroutput>#define RCC_PLLI2SCFGR_PLLI2SR_0   ((uint32_t)0x10000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02512">2512</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabb49236fe3c41edb56f8ffb8ab505d86"/><section>
    <title>RCC_PLLI2SCFGR_PLLI2SR_1</title>
<indexterm><primary>RCC_PLLI2SCFGR_PLLI2SR_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLI2SCFGR_PLLI2SR_1</secondary></indexterm>
<para><computeroutput>#define RCC_PLLI2SCFGR_PLLI2SR_1   ((uint32_t)0x20000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02513">2513</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga03e58dd5ac710e271fc6ca9113b7e846"/><section>
    <title>RCC_PLLI2SCFGR_PLLI2SR_2</title>
<indexterm><primary>RCC_PLLI2SCFGR_PLLI2SR_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_PLLI2SCFGR_PLLI2SR_2</secondary></indexterm>
<para><computeroutput>#define RCC_PLLI2SCFGR_PLLI2SR_2   ((uint32_t)0x40000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02514">2514</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0f801e25eb841262467f54e7325b7806"/><section>
    <title>RCC_SSCGR_INCSTEP</title>
<indexterm><primary>RCC_SSCGR_INCSTEP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_SSCGR_INCSTEP</secondary></indexterm>
<para><computeroutput>#define RCC_SSCGR_INCSTEP   ((uint32_t)0x0FFFE000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02495">2495</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf6fd9fde5cf03700de4c304b9c5dfb7c"/><section>
    <title>RCC_SSCGR_MODPER</title>
<indexterm><primary>RCC_SSCGR_MODPER</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_SSCGR_MODPER</secondary></indexterm>
<para><computeroutput>#define RCC_SSCGR_MODPER   ((uint32_t)0x00001FFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02494">2494</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga392689f6486224a7f19d7ad0cd195687"/><section>
    <title>RCC_SSCGR_SPREADSEL</title>
<indexterm><primary>RCC_SSCGR_SPREADSEL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_SSCGR_SPREADSEL</secondary></indexterm>
<para><computeroutput>#define RCC_SSCGR_SPREADSEL   ((uint32_t)0x40000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02496">2496</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8885c04bcb786b89e26f066f4ccf06e0"/><section>
    <title>RCC_SSCGR_SSCGEN</title>
<indexterm><primary>RCC_SSCGR_SSCGEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RCC_SSCGR_SSCGEN</secondary></indexterm>
<para><computeroutput>#define RCC_SSCGR_SSCGEN   ((uint32_t)0x80000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02497">2497</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga934ea7910b5f5988f6c46ae4703dc29b"/><section>
    <title>RTC_ALRMAR_DT</title>
<indexterm><primary>RTC_ALRMAR_DT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_DT</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_DT   ((uint32_t)0x30000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02640">2640</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0cb880cece843ba5314120abcf14e9fc"/><section>
    <title>RTC_ALRMAR_DT_0</title>
<indexterm><primary>RTC_ALRMAR_DT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_DT_0</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_DT_0   ((uint32_t)0x10000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02641">2641</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6e2e76ce2645d0c9d2587d4172edcd58"/><section>
    <title>RTC_ALRMAR_DT_1</title>
<indexterm><primary>RTC_ALRMAR_DT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_DT_1</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_DT_1   ((uint32_t)0x20000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02642">2642</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga784589946bdf3ca0d675cc22d9bafbbf"/><section>
    <title>RTC_ALRMAR_DU</title>
<indexterm><primary>RTC_ALRMAR_DU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_DU</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_DU   ((uint32_t)0x0F000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02643">2643</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga687a85ed4e7623bdb60196f706ab62e9"/><section>
    <title>RTC_ALRMAR_DU_0</title>
<indexterm><primary>RTC_ALRMAR_DU_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_DU_0</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_DU_0   ((uint32_t)0x01000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02644">2644</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8d2ec65de047fdece20083f030cc6cfd"/><section>
    <title>RTC_ALRMAR_DU_1</title>
<indexterm><primary>RTC_ALRMAR_DU_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_DU_1</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_DU_1   ((uint32_t)0x02000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02645">2645</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeb0050d5e8d64e4f684e325446ea173a"/><section>
    <title>RTC_ALRMAR_DU_2</title>
<indexterm><primary>RTC_ALRMAR_DU_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_DU_2</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_DU_2   ((uint32_t)0x04000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02646">2646</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga79a55db963d0707fc0ae14bffc51c297"/><section>
    <title>RTC_ALRMAR_DU_3</title>
<indexterm><primary>RTC_ALRMAR_DU_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_DU_3</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_DU_3   ((uint32_t)0x08000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02647">2647</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga55bc04190e9eaa916144fa2d1777cbfb"/><section>
    <title>RTC_ALRMAR_HT</title>
<indexterm><primary>RTC_ALRMAR_HT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_HT</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_HT   ((uint32_t)0x00300000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02650">2650</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4165b904cdf6bdf4ed6c892d73953453"/><section>
    <title>RTC_ALRMAR_HT_0</title>
<indexterm><primary>RTC_ALRMAR_HT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_HT_0</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_HT_0   ((uint32_t)0x00100000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02651">2651</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab50f98903ad0183c52c40375d45d4d77"/><section>
    <title>RTC_ALRMAR_HT_1</title>
<indexterm><primary>RTC_ALRMAR_HT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_HT_1</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_HT_1   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02652">2652</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga491fda42cfad244596737347fe157142"/><section>
    <title>RTC_ALRMAR_HU</title>
<indexterm><primary>RTC_ALRMAR_HU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_HU</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_HU   ((uint32_t)0x000F0000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02653">2653</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga756c2c137f6d1f89bba95347245b014c"/><section>
    <title>RTC_ALRMAR_HU_0</title>
<indexterm><primary>RTC_ALRMAR_HU_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_HU_0</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_HU_0   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02654">2654</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2068b4116fca73a63b1c98f51902acef"/><section>
    <title>RTC_ALRMAR_HU_1</title>
<indexterm><primary>RTC_ALRMAR_HU_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_HU_1</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_HU_1   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02655">2655</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab7642e83ff425a1fe2695d1100ce7c35"/><section>
    <title>RTC_ALRMAR_HU_2</title>
<indexterm><primary>RTC_ALRMAR_HU_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_HU_2</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_HU_2   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02656">2656</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9f516916142b3ea6110619e8dc600d2a"/><section>
    <title>RTC_ALRMAR_HU_3</title>
<indexterm><primary>RTC_ALRMAR_HU_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_HU_3</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_HU_3   ((uint32_t)0x00080000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02657">2657</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga02edb2d87b7fe9936a0cffa96d4a7297"/><section>
    <title>RTC_ALRMAR_MNT</title>
<indexterm><primary>RTC_ALRMAR_MNT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_MNT</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_MNT   ((uint32_t)0x00007000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02659">2659</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0dab36fbc475b7ec4442020f159601c6"/><section>
    <title>RTC_ALRMAR_MNT_0</title>
<indexterm><primary>RTC_ALRMAR_MNT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_MNT_0</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_MNT_0   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02660">2660</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6782f11cc7f8edf401dec2ff436d7968"/><section>
    <title>RTC_ALRMAR_MNT_1</title>
<indexterm><primary>RTC_ALRMAR_MNT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_MNT_1</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_MNT_1   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02661">2661</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf766f39637efe114b38a1aceb352328d"/><section>
    <title>RTC_ALRMAR_MNT_2</title>
<indexterm><primary>RTC_ALRMAR_MNT_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_MNT_2</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_MNT_2   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02662">2662</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga22d67ff770aa27509d79afde1865c845"/><section>
    <title>RTC_ALRMAR_MNU</title>
<indexterm><primary>RTC_ALRMAR_MNU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_MNU</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_MNU   ((uint32_t)0x00000F00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02663">2663</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeb5ead84647f92b0d1efcf8decb0dd8f"/><section>
    <title>RTC_ALRMAR_MNU_0</title>
<indexterm><primary>RTC_ALRMAR_MNU_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_MNU_0</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_MNU_0   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02664">2664</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga656311cb5632dbc9b4fb5dd2288a6e66"/><section>
    <title>RTC_ALRMAR_MNU_1</title>
<indexterm><primary>RTC_ALRMAR_MNU_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_MNU_1</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_MNU_1   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02665">2665</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadc164d7ff70842858281cfaff5f29374"/><section>
    <title>RTC_ALRMAR_MNU_2</title>
<indexterm><primary>RTC_ALRMAR_MNU_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_MNU_2</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_MNU_2   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02666">2666</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4e1199b4140613e8a1dbe283dd89c772"/><section>
    <title>RTC_ALRMAR_MNU_3</title>
<indexterm><primary>RTC_ALRMAR_MNU_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_MNU_3</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_MNU_3   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02667">2667</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8862250866a358ff3095852f45a160c1"/><section>
    <title>RTC_ALRMAR_MSK1</title>
<indexterm><primary>RTC_ALRMAR_MSK1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_MSK1</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_MSK1   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02668">2668</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga478d62d55a42779c558e9ba16aec74cc"/><section>
    <title>RTC_ALRMAR_MSK2</title>
<indexterm><primary>RTC_ALRMAR_MSK2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_MSK2</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_MSK2   ((uint32_t)0x00008000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02658">2658</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga337fba397cab4beb204f4f6e6ddc4bf3"/><section>
    <title>RTC_ALRMAR_MSK3</title>
<indexterm><primary>RTC_ALRMAR_MSK3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_MSK3</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_MSK3   ((uint32_t)0x00800000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02648">2648</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8ed557e4451ffd3e869bb9ca393d47f9"/><section>
    <title>RTC_ALRMAR_MSK4</title>
<indexterm><primary>RTC_ALRMAR_MSK4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_MSK4</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_MSK4   ((uint32_t)0x80000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02638">2638</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaab68dc30427951b19aecf399b0ae2900"/><section>
    <title>RTC_ALRMAR_PM</title>
<indexterm><primary>RTC_ALRMAR_PM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_PM</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_PM   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02649">2649</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0b623884457edb89f48a2a100aff183a"/><section>
    <title>RTC_ALRMAR_ST</title>
<indexterm><primary>RTC_ALRMAR_ST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_ST</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_ST   ((uint32_t)0x00000070)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02669">2669</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaae5c1ad41702da26788f5ef52c0d05ca"/><section>
    <title>RTC_ALRMAR_ST_0</title>
<indexterm><primary>RTC_ALRMAR_ST_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_ST_0</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_ST_0   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02670">2670</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2e771d8055c52a1186d3f47dd567457a"/><section>
    <title>RTC_ALRMAR_ST_1</title>
<indexterm><primary>RTC_ALRMAR_ST_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_ST_1</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_ST_1   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02671">2671</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7fdfe4a92c7ab0c326dc9f2638318f97"/><section>
    <title>RTC_ALRMAR_ST_2</title>
<indexterm><primary>RTC_ALRMAR_ST_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_ST_2</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_ST_2   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02672">2672</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab8ec4171be73457bc3dba78bd246e35b"/><section>
    <title>RTC_ALRMAR_SU</title>
<indexterm><primary>RTC_ALRMAR_SU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_SU</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_SU   ((uint32_t)0x0000000F)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02673">2673</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaaf99585af681202a201178f8156dffe"/><section>
    <title>RTC_ALRMAR_SU_0</title>
<indexterm><primary>RTC_ALRMAR_SU_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_SU_0</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_SU_0   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02674">2674</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9d7edbd0609415ca3a328f8498c4a63c"/><section>
    <title>RTC_ALRMAR_SU_1</title>
<indexterm><primary>RTC_ALRMAR_SU_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_SU_1</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_SU_1   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02675">2675</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga485a8c274aa56f705dc1363484d7085f"/><section>
    <title>RTC_ALRMAR_SU_2</title>
<indexterm><primary>RTC_ALRMAR_SU_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_SU_2</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_SU_2   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02676">2676</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad9d41833996dbd77a0bfbcd9889957a2"/><section>
    <title>RTC_ALRMAR_SU_3</title>
<indexterm><primary>RTC_ALRMAR_SU_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_SU_3</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_SU_3   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02677">2677</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5a7fdc1719b3159e099c3979da26dd92"/><section>
    <title>RTC_ALRMAR_WDSEL</title>
<indexterm><primary>RTC_ALRMAR_WDSEL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMAR_WDSEL</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMAR_WDSEL   ((uint32_t)0x40000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02639">2639</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7b0550ccc175ff54e560cc5fb96fbb2c"/><section>
    <title>RTC_ALRMASSR_MASKSS</title>
<indexterm><primary>RTC_ALRMASSR_MASKSS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMASSR_MASKSS</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMASSR_MASKSS   ((uint32_t)0x0F000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02821">2821</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeebbc0dfc0a20887ef3582feaa5f1c2b"/><section>
    <title>RTC_ALRMASSR_MASKSS_0</title>
<indexterm><primary>RTC_ALRMASSR_MASKSS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMASSR_MASKSS_0</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMASSR_MASKSS_0   ((uint32_t)0x01000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02822">2822</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabbdb202f388835593843f480c3b3af57"/><section>
    <title>RTC_ALRMASSR_MASKSS_1</title>
<indexterm><primary>RTC_ALRMASSR_MASKSS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMASSR_MASKSS_1</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMASSR_MASKSS_1   ((uint32_t)0x02000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02823">2823</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga95feb5de45a74d7c75c1fc6515c32870"/><section>
    <title>RTC_ALRMASSR_MASKSS_2</title>
<indexterm><primary>RTC_ALRMASSR_MASKSS_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMASSR_MASKSS_2</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMASSR_MASKSS_2   ((uint32_t)0x04000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02824">2824</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae94c65876a1baf0984a6f85aa836b8d0"/><section>
    <title>RTC_ALRMASSR_MASKSS_3</title>
<indexterm><primary>RTC_ALRMASSR_MASKSS_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMASSR_MASKSS_3</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMASSR_MASKSS_3   ((uint32_t)0x08000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02825">2825</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4a6b683531fded4e2a77d047da7eb203"/><section>
    <title>RTC_ALRMASSR_SS</title>
<indexterm><primary>RTC_ALRMASSR_SS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMASSR_SS</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMASSR_SS   ((uint32_t)0x00007FFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02826">2826</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9f8662da4b5f9f0dc0cdd8eac037052b"/><section>
    <title>RTC_ALRMBR_DT</title>
<indexterm><primary>RTC_ALRMBR_DT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_DT</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_DT   ((uint32_t)0x30000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02682">2682</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga34531fadcc9d2a702b3b7138831fb4c8"/><section>
    <title>RTC_ALRMBR_DT_0</title>
<indexterm><primary>RTC_ALRMBR_DT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_DT_0</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_DT_0   ((uint32_t)0x10000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02683">2683</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabeb8410cfd578e600049846a694dc00d"/><section>
    <title>RTC_ALRMBR_DT_1</title>
<indexterm><primary>RTC_ALRMBR_DT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_DT_1</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_DT_1   ((uint32_t)0x20000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02684">2684</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0beeb5e7c9237d688d5784dba0a5c671"/><section>
    <title>RTC_ALRMBR_DU</title>
<indexterm><primary>RTC_ALRMBR_DU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_DU</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_DU   ((uint32_t)0x0F000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02685">2685</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf9886cb39e9c89c40ddc33c6e7659db5"/><section>
    <title>RTC_ALRMBR_DU_0</title>
<indexterm><primary>RTC_ALRMBR_DU_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_DU_0</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_DU_0   ((uint32_t)0x01000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02686">2686</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga121e8284bdc7ebd634f71e5810dc4f85"/><section>
    <title>RTC_ALRMBR_DU_1</title>
<indexterm><primary>RTC_ALRMBR_DU_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_DU_1</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_DU_1   ((uint32_t)0x02000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02687">2687</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga78b99f99d3666212ab673dbc9f7f3192"/><section>
    <title>RTC_ALRMBR_DU_2</title>
<indexterm><primary>RTC_ALRMBR_DU_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_DU_2</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_DU_2   ((uint32_t)0x04000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02688">2688</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8551995a404be9f58511ea22dca71f1a"/><section>
    <title>RTC_ALRMBR_DU_3</title>
<indexterm><primary>RTC_ALRMBR_DU_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_DU_3</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_DU_3   ((uint32_t)0x08000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02689">2689</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga552fbb873fbab8cefd1c5c3536d0989d"/><section>
    <title>RTC_ALRMBR_HT</title>
<indexterm><primary>RTC_ALRMBR_HT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_HT</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_HT   ((uint32_t)0x00300000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02692">2692</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabbddfb1b1ff41f1b76f5ccfb6eb29362"/><section>
    <title>RTC_ALRMBR_HT_0</title>
<indexterm><primary>RTC_ALRMBR_HT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_HT_0</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_HT_0   ((uint32_t)0x00100000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02693">2693</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3219c5b314ca459c8dcb93c140b210cb"/><section>
    <title>RTC_ALRMBR_HT_1</title>
<indexterm><primary>RTC_ALRMBR_HT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_HT_1</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_HT_1   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02694">2694</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1a01e42db93b9bc9097766d7ccf2d21d"/><section>
    <title>RTC_ALRMBR_HU</title>
<indexterm><primary>RTC_ALRMBR_HU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_HU</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_HU   ((uint32_t)0x000F0000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02695">2695</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0223058b7ae0a4ae57a7a7997440385e"/><section>
    <title>RTC_ALRMBR_HU_0</title>
<indexterm><primary>RTC_ALRMBR_HU_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_HU_0</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_HU_0   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02696">2696</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9a7c34c4e83f374790e3ed27a3e23443"/><section>
    <title>RTC_ALRMBR_HU_1</title>
<indexterm><primary>RTC_ALRMBR_HU_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_HU_1</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_HU_1   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02697">2697</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad5e6d673134918e74d9a0f06ca4dc479"/><section>
    <title>RTC_ALRMBR_HU_2</title>
<indexterm><primary>RTC_ALRMBR_HU_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_HU_2</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_HU_2   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02698">2698</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae538b44aa24031a294442dc47f6849f5"/><section>
    <title>RTC_ALRMBR_HU_3</title>
<indexterm><primary>RTC_ALRMBR_HU_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_HU_3</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_HU_3   ((uint32_t)0x00080000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02699">2699</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga05e2ef0960c04023b98a104202f44571"/><section>
    <title>RTC_ALRMBR_MNT</title>
<indexterm><primary>RTC_ALRMBR_MNT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_MNT</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_MNT   ((uint32_t)0x00007000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02701">2701</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf1170e6bedeafe4da96568080fe3bbe3"/><section>
    <title>RTC_ALRMBR_MNT_0</title>
<indexterm><primary>RTC_ALRMBR_MNT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_MNT_0</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_MNT_0   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02702">2702</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga56977652001bc709e4c37fce5647eb40"/><section>
    <title>RTC_ALRMBR_MNT_1</title>
<indexterm><primary>RTC_ALRMBR_MNT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_MNT_1</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_MNT_1   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02703">2703</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafbdfd2b2b1fc039fe8efdd6df612b220"/><section>
    <title>RTC_ALRMBR_MNT_2</title>
<indexterm><primary>RTC_ALRMBR_MNT_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_MNT_2</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_MNT_2   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02704">2704</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3ca0feaf431b9f9dde4a9d97cae39056"/><section>
    <title>RTC_ALRMBR_MNU</title>
<indexterm><primary>RTC_ALRMBR_MNU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_MNU</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_MNU   ((uint32_t)0x00000F00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02705">2705</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga93830709da4736a2e8da1cf3a3596dda"/><section>
    <title>RTC_ALRMBR_MNU_0</title>
<indexterm><primary>RTC_ALRMBR_MNU_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_MNU_0</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_MNU_0   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02706">2706</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae9cab4a9df6a1e45e2a3212b357e1bef"/><section>
    <title>RTC_ALRMBR_MNU_1</title>
<indexterm><primary>RTC_ALRMBR_MNU_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_MNU_1</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_MNU_1   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02707">2707</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga869e14a514b3d140a2dcad669e2ab3e0"/><section>
    <title>RTC_ALRMBR_MNU_2</title>
<indexterm><primary>RTC_ALRMBR_MNU_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_MNU_2</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_MNU_2   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02708">2708</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaec666ddc3d2c205d46d4e1e5bdcf9243"/><section>
    <title>RTC_ALRMBR_MNU_3</title>
<indexterm><primary>RTC_ALRMBR_MNU_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_MNU_3</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_MNU_3   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02709">2709</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa472193eb2ace80c95874c850236b489"/><section>
    <title>RTC_ALRMBR_MSK1</title>
<indexterm><primary>RTC_ALRMBR_MSK1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_MSK1</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_MSK1   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02710">2710</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga124c24eb148681777758f1298776f5a1"/><section>
    <title>RTC_ALRMBR_MSK2</title>
<indexterm><primary>RTC_ALRMBR_MSK2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_MSK2</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_MSK2   ((uint32_t)0x00008000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02700">2700</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaca7cd93178102c8769d0874d5b8394c4"/><section>
    <title>RTC_ALRMBR_MSK3</title>
<indexterm><primary>RTC_ALRMBR_MSK3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_MSK3</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_MSK3   ((uint32_t)0x00800000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02690">2690</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga934df96e83f72268528e62c55c03b50d"/><section>
    <title>RTC_ALRMBR_MSK4</title>
<indexterm><primary>RTC_ALRMBR_MSK4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_MSK4</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_MSK4   ((uint32_t)0x80000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02680">2680</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4fc947f41bd2a091b13ffeff4312b67b"/><section>
    <title>RTC_ALRMBR_PM</title>
<indexterm><primary>RTC_ALRMBR_PM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_PM</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_PM   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02691">2691</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad7a6c70156cd32b6aa855e4f2e32406c"/><section>
    <title>RTC_ALRMBR_ST</title>
<indexterm><primary>RTC_ALRMBR_ST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_ST</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_ST   ((uint32_t)0x00000070)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02711">2711</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2514a54011c9ff7b48939e9cbd13f859"/><section>
    <title>RTC_ALRMBR_ST_0</title>
<indexterm><primary>RTC_ALRMBR_ST_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_ST_0</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_ST_0   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02712">2712</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad6b6e10efeaeac2898a754e2a360fb27"/><section>
    <title>RTC_ALRMBR_ST_1</title>
<indexterm><primary>RTC_ALRMBR_ST_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_ST_1</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_ST_1   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02713">2713</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga423e1673ab928b5e43e9fa9b65d2122c"/><section>
    <title>RTC_ALRMBR_ST_2</title>
<indexterm><primary>RTC_ALRMBR_ST_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_ST_2</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_ST_2   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02714">2714</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae2fdd1ad6a4b7db36ece6145cba49ccf"/><section>
    <title>RTC_ALRMBR_SU</title>
<indexterm><primary>RTC_ALRMBR_SU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_SU</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_SU   ((uint32_t)0x0000000F)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02715">2715</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1aa325b93084bf6fdc494842e1f0b652"/><section>
    <title>RTC_ALRMBR_SU_0</title>
<indexterm><primary>RTC_ALRMBR_SU_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_SU_0</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_SU_0   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02716">2716</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga72ed3dd8ae6a59462a99f8c3d8c316e5"/><section>
    <title>RTC_ALRMBR_SU_1</title>
<indexterm><primary>RTC_ALRMBR_SU_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_SU_1</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_SU_1   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02717">2717</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac21f97b7b207139ffb0d1e6ede81bb91"/><section>
    <title>RTC_ALRMBR_SU_2</title>
<indexterm><primary>RTC_ALRMBR_SU_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_SU_2</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_SU_2   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02718">2718</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9b548175b400ee92c11c2c446d6d129b"/><section>
    <title>RTC_ALRMBR_SU_3</title>
<indexterm><primary>RTC_ALRMBR_SU_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_SU_3</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_SU_3   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02719">2719</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3acc5db599b055a0c1eca04024bf0285"/><section>
    <title>RTC_ALRMBR_WDSEL</title>
<indexterm><primary>RTC_ALRMBR_WDSEL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBR_WDSEL</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBR_WDSEL   ((uint32_t)0x40000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02681">2681</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf287b0ec7dbf8e9d436cb78da287b244"/><section>
    <title>RTC_ALRMBSSR_MASKSS</title>
<indexterm><primary>RTC_ALRMBSSR_MASKSS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBSSR_MASKSS</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBSSR_MASKSS   ((uint32_t)0x0F000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02829">2829</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad4d60185d1ac432b24b0a95e2918902f"/><section>
    <title>RTC_ALRMBSSR_MASKSS_0</title>
<indexterm><primary>RTC_ALRMBSSR_MASKSS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBSSR_MASKSS_0</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBSSR_MASKSS_0   ((uint32_t)0x01000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02830">2830</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9763a1a382e40cc2ebfa6d84369580df"/><section>
    <title>RTC_ALRMBSSR_MASKSS_1</title>
<indexterm><primary>RTC_ALRMBSSR_MASKSS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBSSR_MASKSS_1</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBSSR_MASKSS_1   ((uint32_t)0x02000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02831">2831</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga598283f8a8926f0dcb7916a2224f79bc"/><section>
    <title>RTC_ALRMBSSR_MASKSS_2</title>
<indexterm><primary>RTC_ALRMBSSR_MASKSS_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBSSR_MASKSS_2</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBSSR_MASKSS_2   ((uint32_t)0x04000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02832">2832</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadf017c71fc7eb34519de3945a028677b"/><section>
    <title>RTC_ALRMBSSR_MASKSS_3</title>
<indexterm><primary>RTC_ALRMBSSR_MASKSS_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBSSR_MASKSS_3</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBSSR_MASKSS_3   ((uint32_t)0x08000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02833">2833</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga33ae74f38392431aa631d397a7e7c305"/><section>
    <title>RTC_ALRMBSSR_SS</title>
<indexterm><primary>RTC_ALRMBSSR_SS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ALRMBSSR_SS</secondary></indexterm>
<para><computeroutput>#define RTC_ALRMBSSR_SS   ((uint32_t)0x00007FFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02834">2834</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae0d7c3115465079f04cfb97a7faabc59"/><section>
    <title>RTC_BKP0R</title>
<indexterm><primary>RTC_BKP0R</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_BKP0R</secondary></indexterm>
<para><computeroutput>#define RTC_BKP0R   ((uint32_t)0xFFFFFFFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02837">2837</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2179063a3078a211c3b697ce012ab5a0"/><section>
    <title>RTC_BKP10R</title>
<indexterm><primary>RTC_BKP10R</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_BKP10R</secondary></indexterm>
<para><computeroutput>#define RTC_BKP10R   ((uint32_t)0xFFFFFFFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02867">2867</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab250f9423dee41b165aa8f02d2fc1fe7"/><section>
    <title>RTC_BKP11R</title>
<indexterm><primary>RTC_BKP11R</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_BKP11R</secondary></indexterm>
<para><computeroutput>#define RTC_BKP11R   ((uint32_t)0xFFFFFFFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02870">2870</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaefe1b6108ac49197b28c9bee31bbaf3b"/><section>
    <title>RTC_BKP12R</title>
<indexterm><primary>RTC_BKP12R</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_BKP12R</secondary></indexterm>
<para><computeroutput>#define RTC_BKP12R   ((uint32_t)0xFFFFFFFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02873">2873</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0e77435e16bdebf3491eb0e30bd10b0d"/><section>
    <title>RTC_BKP13R</title>
<indexterm><primary>RTC_BKP13R</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_BKP13R</secondary></indexterm>
<para><computeroutput>#define RTC_BKP13R   ((uint32_t)0xFFFFFFFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02876">2876</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5f07ee6d227deaa11e0ae035121185b0"/><section>
    <title>RTC_BKP14R</title>
<indexterm><primary>RTC_BKP14R</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_BKP14R</secondary></indexterm>
<para><computeroutput>#define RTC_BKP14R   ((uint32_t)0xFFFFFFFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02879">2879</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae543b0dd58f03c2f70bb6b3b65232863"/><section>
    <title>RTC_BKP15R</title>
<indexterm><primary>RTC_BKP15R</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_BKP15R</secondary></indexterm>
<para><computeroutput>#define RTC_BKP15R   ((uint32_t)0xFFFFFFFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02882">2882</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf0add0c768094f0de71bb4e50fbcce6e"/><section>
    <title>RTC_BKP16R</title>
<indexterm><primary>RTC_BKP16R</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_BKP16R</secondary></indexterm>
<para><computeroutput>#define RTC_BKP16R   ((uint32_t)0xFFFFFFFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02885">2885</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga059aaedb55963f39e8724d50d55d5282"/><section>
    <title>RTC_BKP17R</title>
<indexterm><primary>RTC_BKP17R</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_BKP17R</secondary></indexterm>
<para><computeroutput>#define RTC_BKP17R   ((uint32_t)0xFFFFFFFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02888">2888</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga66154eb091275e87a4bd53e87ef9214e"/><section>
    <title>RTC_BKP18R</title>
<indexterm><primary>RTC_BKP18R</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_BKP18R</secondary></indexterm>
<para><computeroutput>#define RTC_BKP18R   ((uint32_t)0xFFFFFFFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02891">2891</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafa4c31e33d851fde2715059ea28dac6f"/><section>
    <title>RTC_BKP19R</title>
<indexterm><primary>RTC_BKP19R</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_BKP19R</secondary></indexterm>
<para><computeroutput>#define RTC_BKP19R   ((uint32_t)0xFFFFFFFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02894">2894</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafbc4b6dfeff87332124f271b86eb0c56"/><section>
    <title>RTC_BKP1R</title>
<indexterm><primary>RTC_BKP1R</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_BKP1R</secondary></indexterm>
<para><computeroutput>#define RTC_BKP1R   ((uint32_t)0xFFFFFFFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02840">2840</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga34fda9ee6115f0de9588e22c46602d89"/><section>
    <title>RTC_BKP2R</title>
<indexterm><primary>RTC_BKP2R</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_BKP2R</secondary></indexterm>
<para><computeroutput>#define RTC_BKP2R   ((uint32_t)0xFFFFFFFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02843">2843</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga90403ff99c08f0abc379447823e5e841"/><section>
    <title>RTC_BKP3R</title>
<indexterm><primary>RTC_BKP3R</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_BKP3R</secondary></indexterm>
<para><computeroutput>#define RTC_BKP3R   ((uint32_t)0xFFFFFFFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02846">2846</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeed1b338e9526d817a1fd01304b8851c"/><section>
    <title>RTC_BKP4R</title>
<indexterm><primary>RTC_BKP4R</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_BKP4R</secondary></indexterm>
<para><computeroutput>#define RTC_BKP4R   ((uint32_t)0xFFFFFFFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02849">2849</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4e8954ab0ead8bb788d5d8eebf2f5c4c"/><section>
    <title>RTC_BKP5R</title>
<indexterm><primary>RTC_BKP5R</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_BKP5R</secondary></indexterm>
<para><computeroutput>#define RTC_BKP5R   ((uint32_t)0xFFFFFFFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02852">2852</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b9ee9eb5d024ccd5809fcc20fd51f5b"/><section>
    <title>RTC_BKP6R</title>
<indexterm><primary>RTC_BKP6R</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_BKP6R</secondary></indexterm>
<para><computeroutput>#define RTC_BKP6R   ((uint32_t)0xFFFFFFFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02855">2855</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab0f1ae07f7b1815bf58b464dc7366731"/><section>
    <title>RTC_BKP7R</title>
<indexterm><primary>RTC_BKP7R</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_BKP7R</secondary></indexterm>
<para><computeroutput>#define RTC_BKP7R   ((uint32_t)0xFFFFFFFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02858">2858</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2bd10acb9e5ce5225af4ff895bd3bb82"/><section>
    <title>RTC_BKP8R</title>
<indexterm><primary>RTC_BKP8R</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_BKP8R</secondary></indexterm>
<para><computeroutput>#define RTC_BKP8R   ((uint32_t)0xFFFFFFFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02861">2861</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9aa3d0d90de22a1dbf3b6de2b7ed4c9e"/><section>
    <title>RTC_BKP9R</title>
<indexterm><primary>RTC_BKP9R</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_BKP9R</secondary></indexterm>
<para><computeroutput>#define RTC_BKP9R   ((uint32_t)0xFFFFFFFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02864">2864</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab5523cf582ebc0a987c6a2c2007bc10d"/><section>
    <title>RTC_CALIBR_DC</title>
<indexterm><primary>RTC_CALIBR_DC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CALIBR_DC</secondary></indexterm>
<para><computeroutput>#define RTC_CALIBR_DC   ((uint32_t)0x0000001F)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02635">2635</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa63841fd7262fd307f211ee8e9e8a6f0"/><section>
    <title>RTC_CALIBR_DCS</title>
<indexterm><primary>RTC_CALIBR_DCS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CALIBR_DCS</secondary></indexterm>
<para><computeroutput>#define RTC_CALIBR_DCS   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02634">2634</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga44fcacd12e1cfc1fa823c798cb6a7663"/><section>
    <title>RTC_CALR_CALM</title>
<indexterm><primary>RTC_CALR_CALM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CALR_CALM</secondary></indexterm>
<para><computeroutput>#define RTC_CALR_CALM   ((uint32_t)0x000001FF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02787">2787</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeffec95cc4cbbdbc77e907818b8c7ebd"/><section>
    <title>RTC_CALR_CALM_0</title>
<indexterm><primary>RTC_CALR_CALM_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CALR_CALM_0</secondary></indexterm>
<para><computeroutput>#define RTC_CALR_CALM_0   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02788">2788</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b908b77786838e5e2e8a1ee2cbbeeff"/><section>
    <title>RTC_CALR_CALM_1</title>
<indexterm><primary>RTC_CALR_CALM_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CALR_CALM_1</secondary></indexterm>
<para><computeroutput>#define RTC_CALR_CALM_1   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02789">2789</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad09f14c1ff24a01d51d5b6c0bba220d6"/><section>
    <title>RTC_CALR_CALM_2</title>
<indexterm><primary>RTC_CALR_CALM_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CALR_CALM_2</secondary></indexterm>
<para><computeroutput>#define RTC_CALR_CALM_2   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02790">2790</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac9146fbef6a53896f3160c89ed651b90"/><section>
    <title>RTC_CALR_CALM_3</title>
<indexterm><primary>RTC_CALR_CALM_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CALR_CALM_3</secondary></indexterm>
<para><computeroutput>#define RTC_CALR_CALM_3   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02791">2791</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5fe04fc9762d3f680f9145a50898c27b"/><section>
    <title>RTC_CALR_CALM_4</title>
<indexterm><primary>RTC_CALR_CALM_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CALR_CALM_4</secondary></indexterm>
<para><computeroutput>#define RTC_CALR_CALM_4   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02792">2792</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadc4966c71cab83be4069e0566222d375"/><section>
    <title>RTC_CALR_CALM_5</title>
<indexterm><primary>RTC_CALR_CALM_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CALR_CALM_5</secondary></indexterm>
<para><computeroutput>#define RTC_CALR_CALM_5   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02793">2793</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae240b185d0c9c6e314a456627e6e4834"/><section>
    <title>RTC_CALR_CALM_6</title>
<indexterm><primary>RTC_CALR_CALM_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CALR_CALM_6</secondary></indexterm>
<para><computeroutput>#define RTC_CALR_CALM_6   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02794">2794</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab8880325073e167137366402f15d5683"/><section>
    <title>RTC_CALR_CALM_7</title>
<indexterm><primary>RTC_CALR_CALM_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CALR_CALM_7</secondary></indexterm>
<para><computeroutput>#define RTC_CALR_CALM_7   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02795">2795</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8381cc75166acfc4b4c686ad7e5e599a"/><section>
    <title>RTC_CALR_CALM_8</title>
<indexterm><primary>RTC_CALR_CALM_8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CALR_CALM_8</secondary></indexterm>
<para><computeroutput>#define RTC_CALR_CALM_8   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02796">2796</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9b13b9724302c25fbca76684f5968528"/><section>
    <title>RTC_CALR_CALP</title>
<indexterm><primary>RTC_CALR_CALP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CALR_CALP</secondary></indexterm>
<para><computeroutput>#define RTC_CALR_CALP   ((uint32_t)0x00008000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02784">2784</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga70857526590d6f7e25d9551187105583"/><section>
    <title>RTC_CALR_CALW16</title>
<indexterm><primary>RTC_CALR_CALW16</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CALR_CALW16</secondary></indexterm>
<para><computeroutput>#define RTC_CALR_CALW16   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02786">2786</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga28f8c7f5f5bf772c81170a2eab055557"/><section>
    <title>RTC_CALR_CALW8</title>
<indexterm><primary>RTC_CALR_CALW8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CALR_CALW8</secondary></indexterm>
<para><computeroutput>#define RTC_CALR_CALW8   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02785">2785</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaae1a8439d08e28289398dcf3c2b4b47b"/><section>
    <title>RTC_CR_ADD1H</title>
<indexterm><primary>RTC_CR_ADD1H</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_ADD1H</secondary></indexterm>
<para><computeroutput>#define RTC_CR_ADD1H   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02589">2589</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8a8cdeac61f06e4737800b64a901d584"/><section>
    <title>RTC_CR_ALRAE</title>
<indexterm><primary>RTC_CR_ALRAE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_ALRAE</secondary></indexterm>
<para><computeroutput>#define RTC_CR_ALRAE   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02597">2597</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9138f75267bd93f8de6738225217d583"/><section>
    <title>RTC_CR_ALRAIE</title>
<indexterm><primary>RTC_CR_ALRAIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_ALRAIE</secondary></indexterm>
<para><computeroutput>#define RTC_CR_ALRAIE   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02593">2593</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga17d0850002ed42742ff75a82dc4e8586"/><section>
    <title>RTC_CR_ALRBE</title>
<indexterm><primary>RTC_CR_ALRBE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_ALRBE</secondary></indexterm>
<para><computeroutput>#define RTC_CR_ALRBE   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02596">2596</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac6269c9dd5cee650024ede0b0c42e87d"/><section>
    <title>RTC_CR_ALRBIE</title>
<indexterm><primary>RTC_CR_ALRBIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_ALRBIE</secondary></indexterm>
<para><computeroutput>#define RTC_CR_ALRBIE   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02592">2592</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2a793580db48c66a98e44cbda6e0daef"/><section>
    <title>RTC_CR_BCK</title>
<indexterm><primary>RTC_CR_BCK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_BCK</secondary></indexterm>
<para><computeroutput>#define RTC_CR_BCK   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02587">2587</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga34d50a3eff3364e6da4fefed9962a054"/><section>
    <title>RTC_CR_BYPSHAD</title>
<indexterm><primary>RTC_CR_BYPSHAD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_BYPSHAD</secondary></indexterm>
<para><computeroutput>#define RTC_CR_BYPSHAD   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02600">2600</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3cdfa862acfa6068b7ba847f77269d60"/><section>
    <title>RTC_CR_COE</title>
<indexterm><primary>RTC_CR_COE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_COE</secondary></indexterm>
<para><computeroutput>#define RTC_CR_COE   ((uint32_t)0x00800000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02581">2581</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga197c587884b9c1dcb2970e9ec2589b41"/><section>
    <title>RTC_CR_COSEL</title>
<indexterm><primary>RTC_CR_COSEL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_COSEL</secondary></indexterm>
<para><computeroutput>#define RTC_CR_COSEL   ((uint32_t)0x00080000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02586">2586</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4ce7cb8b575142e125863d61ea4765ba"/><section>
    <title>RTC_CR_DCE</title>
<indexterm><primary>RTC_CR_DCE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_DCE</secondary></indexterm>
<para><computeroutput>#define RTC_CR_DCE   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02598">2598</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab2706e31a1bc8d95b682fe47611e0dd3"/><section>
    <title>RTC_CR_FMT</title>
<indexterm><primary>RTC_CR_FMT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_FMT</secondary></indexterm>
<para><computeroutput>#define RTC_CR_FMT   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02599">2599</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8f81115ef3fd366de73e84ab667d369b"/><section>
    <title>RTC_CR_OSEL</title>
<indexterm><primary>RTC_CR_OSEL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_OSEL</secondary></indexterm>
<para><computeroutput>#define RTC_CR_OSEL   ((uint32_t)0x00600000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02582">2582</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabe506838823e3b172a9ed4a3fec7321a"/><section>
    <title>RTC_CR_OSEL_0</title>
<indexterm><primary>RTC_CR_OSEL_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_OSEL_0</secondary></indexterm>
<para><computeroutput>#define RTC_CR_OSEL_0   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02583">2583</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga15fb33aaad62c71bbba2f96652eefb8c"/><section>
    <title>RTC_CR_OSEL_1</title>
<indexterm><primary>RTC_CR_OSEL_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_OSEL_1</secondary></indexterm>
<para><computeroutput>#define RTC_CR_OSEL_1   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02584">2584</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga53f21b5adadbcc5eb255683d5decc9cb"/><section>
    <title>RTC_CR_POL</title>
<indexterm><primary>RTC_CR_POL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_POL</secondary></indexterm>
<para><computeroutput>#define RTC_CR_POL   ((uint32_t)0x00100000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02585">2585</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga646ef1071cacc2d30bbef5597c817021"/><section>
    <title>RTC_CR_REFCKON</title>
<indexterm><primary>RTC_CR_REFCKON</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_REFCKON</secondary></indexterm>
<para><computeroutput>#define RTC_CR_REFCKON   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02601">2601</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga220cf6237eac208acc8ae4c55e0b5e6f"/><section>
    <title>RTC_CR_SUB1H</title>
<indexterm><primary>RTC_CR_SUB1H</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_SUB1H</secondary></indexterm>
<para><computeroutput>#define RTC_CR_SUB1H   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02588">2588</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga94fa98ca8cac9078b9bb82c89593d3c0"/><section>
    <title>RTC_CR_TSE</title>
<indexterm><primary>RTC_CR_TSE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_TSE</secondary></indexterm>
<para><computeroutput>#define RTC_CR_TSE   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02594">2594</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad076bde34be7d24f088fd2c003b7a7f7"/><section>
    <title>RTC_CR_TSEDGE</title>
<indexterm><primary>RTC_CR_TSEDGE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_TSEDGE</secondary></indexterm>
<para><computeroutput>#define RTC_CR_TSEDGE   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02602">2602</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf376dffb9f2777ef275f23410e35600d"/><section>
    <title>RTC_CR_TSIE</title>
<indexterm><primary>RTC_CR_TSIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_TSIE</secondary></indexterm>
<para><computeroutput>#define RTC_CR_TSIE   ((uint32_t)0x00008000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02590">2590</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga54a2d55571417d9dfb05826b40d997b0"/><section>
    <title>RTC_CR_WUCKSEL</title>
<indexterm><primary>RTC_CR_WUCKSEL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_WUCKSEL</secondary></indexterm>
<para><computeroutput>#define RTC_CR_WUCKSEL   ((uint32_t)0x00000007)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02603">2603</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6f03056e9aa78c133af90b60af72ba79"/><section>
    <title>RTC_CR_WUCKSEL_0</title>
<indexterm><primary>RTC_CR_WUCKSEL_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_WUCKSEL_0</secondary></indexterm>
<para><computeroutput>#define RTC_CR_WUCKSEL_0   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02604">2604</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga360f7ccf7a89c5091f4affe6d1019215"/><section>
    <title>RTC_CR_WUCKSEL_1</title>
<indexterm><primary>RTC_CR_WUCKSEL_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_WUCKSEL_1</secondary></indexterm>
<para><computeroutput>#define RTC_CR_WUCKSEL_1   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02605">2605</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad247ac722f6900744cdc16f8f45ed923"/><section>
    <title>RTC_CR_WUCKSEL_2</title>
<indexterm><primary>RTC_CR_WUCKSEL_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_WUCKSEL_2</secondary></indexterm>
<para><computeroutput>#define RTC_CR_WUCKSEL_2   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02606">2606</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga061be0d3cdea721e5cb695cda0699bc3"/><section>
    <title>RTC_CR_WUTE</title>
<indexterm><primary>RTC_CR_WUTE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_WUTE</secondary></indexterm>
<para><computeroutput>#define RTC_CR_WUTE   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02595">2595</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e0a1419830a16667cea4f6454913226"/><section>
    <title>RTC_CR_WUTIE</title>
<indexterm><primary>RTC_CR_WUTIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_CR_WUTIE</secondary></indexterm>
<para><computeroutput>#define RTC_CR_WUTIE   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02591">2591</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga52e40cec8161ee20176d92d547fef350"/><section>
    <title>RTC_DR_DT</title>
<indexterm><primary>RTC_DR_DT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_DT</secondary></indexterm>
<para><computeroutput>#define RTC_DR_DT   ((uint32_t)0x00000030)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02571">2571</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8823ee9be7a191912aeef8252517b8a6"/><section>
    <title>RTC_DR_DT_0</title>
<indexterm><primary>RTC_DR_DT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_DT_0</secondary></indexterm>
<para><computeroutput>#define RTC_DR_DT_0   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02572">2572</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga546b218e45c1297e39a586204268cf9d"/><section>
    <title>RTC_DR_DT_1</title>
<indexterm><primary>RTC_DR_DT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_DT_1</secondary></indexterm>
<para><computeroutput>#define RTC_DR_DT_1   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02573">2573</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaba04cbc99cf442c7e6155bef625c5663"/><section>
    <title>RTC_DR_DU</title>
<indexterm><primary>RTC_DR_DU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_DU</secondary></indexterm>
<para><computeroutput>#define RTC_DR_DU   ((uint32_t)0x0000000F)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02574">2574</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0ffd9b610a0ba3f1caad707ff2fb0a3f"/><section>
    <title>RTC_DR_DU_0</title>
<indexterm><primary>RTC_DR_DU_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_DU_0</secondary></indexterm>
<para><computeroutput>#define RTC_DR_DU_0   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02575">2575</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga79b5d9f674be2ecf85c964da6ac0a2a4"/><section>
    <title>RTC_DR_DU_1</title>
<indexterm><primary>RTC_DR_DU_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_DU_1</secondary></indexterm>
<para><computeroutput>#define RTC_DR_DU_1   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02576">2576</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1668f84ec4ddec10f6bcff65983df05b"/><section>
    <title>RTC_DR_DU_2</title>
<indexterm><primary>RTC_DR_DU_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_DU_2</secondary></indexterm>
<para><computeroutput>#define RTC_DR_DU_2   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02577">2577</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad54e249241aebdda778618f35dce9f66"/><section>
    <title>RTC_DR_DU_3</title>
<indexterm><primary>RTC_DR_DU_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_DU_3</secondary></indexterm>
<para><computeroutput>#define RTC_DR_DU_3   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02578">2578</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga26f0d3ce1c6c6785bd8fbae556f68b31"/><section>
    <title>RTC_DR_MT</title>
<indexterm><primary>RTC_DR_MT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_MT</secondary></indexterm>
<para><computeroutput>#define RTC_DR_MT   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02565">2565</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac9221f60ccf3581f3c543fdedddf4372"/><section>
    <title>RTC_DR_MU</title>
<indexterm><primary>RTC_DR_MU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_MU</secondary></indexterm>
<para><computeroutput>#define RTC_DR_MU   ((uint32_t)0x00000F00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02566">2566</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga54f64678df9fe08a2afd732c275ae7a0"/><section>
    <title>RTC_DR_MU_0</title>
<indexterm><primary>RTC_DR_MU_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_MU_0</secondary></indexterm>
<para><computeroutput>#define RTC_DR_MU_0   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02567">2567</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac7845ded502c4cc9faeeb6215955f6f1"/><section>
    <title>RTC_DR_MU_1</title>
<indexterm><primary>RTC_DR_MU_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_MU_1</secondary></indexterm>
<para><computeroutput>#define RTC_DR_MU_1   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02568">2568</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga47a14479cfe6791d300b9a556d158abe"/><section>
    <title>RTC_DR_MU_2</title>
<indexterm><primary>RTC_DR_MU_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_MU_2</secondary></indexterm>
<para><computeroutput>#define RTC_DR_MU_2   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02569">2569</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2a420b221dec229c053295c44bcac1b1"/><section>
    <title>RTC_DR_MU_3</title>
<indexterm><primary>RTC_DR_MU_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_MU_3</secondary></indexterm>
<para><computeroutput>#define RTC_DR_MU_3   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02570">2570</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6f46c349f75a31973e094729fe96543f"/><section>
    <title>RTC_DR_WDU</title>
<indexterm><primary>RTC_DR_WDU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_WDU</secondary></indexterm>
<para><computeroutput>#define RTC_DR_WDU   ((uint32_t)0x0000E000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02561">2561</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga30cb803b191670a41aea89a91e53fe61"/><section>
    <title>RTC_DR_WDU_0</title>
<indexterm><primary>RTC_DR_WDU_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_WDU_0</secondary></indexterm>
<para><computeroutput>#define RTC_DR_WDU_0   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02562">2562</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabd26d3601bf8b119af8f96a65a1de60e"/><section>
    <title>RTC_DR_WDU_1</title>
<indexterm><primary>RTC_DR_WDU_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_WDU_1</secondary></indexterm>
<para><computeroutput>#define RTC_DR_WDU_1   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02563">2563</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga77e907e5efced7628e9933e7cfb4cac6"/><section>
    <title>RTC_DR_WDU_2</title>
<indexterm><primary>RTC_DR_WDU_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_WDU_2</secondary></indexterm>
<para><computeroutput>#define RTC_DR_WDU_2   ((uint32_t)0x00008000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02564">2564</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga14d55b6d841825ec65736e08c09b1d83"/><section>
    <title>RTC_DR_YT</title>
<indexterm><primary>RTC_DR_YT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_YT</secondary></indexterm>
<para><computeroutput>#define RTC_DR_YT   ((uint32_t)0x00F00000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02551">2551</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4a733698a85cc8f26d346ec8c61c7937"/><section>
    <title>RTC_DR_YT_0</title>
<indexterm><primary>RTC_DR_YT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_YT_0</secondary></indexterm>
<para><computeroutput>#define RTC_DR_YT_0   ((uint32_t)0x00100000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02552">2552</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa48c7c9f31a74b6d3b04443ce0414ce9"/><section>
    <title>RTC_DR_YT_1</title>
<indexterm><primary>RTC_DR_YT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_YT_1</secondary></indexterm>
<para><computeroutput>#define RTC_DR_YT_1   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02553">2553</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c15cd22daf2ef6f9ea6f7341897a435"/><section>
    <title>RTC_DR_YT_2</title>
<indexterm><primary>RTC_DR_YT_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_YT_2</secondary></indexterm>
<para><computeroutput>#define RTC_DR_YT_2   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02554">2554</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4e7cf7875d489f89d949178e0294d555"/><section>
    <title>RTC_DR_YT_3</title>
<indexterm><primary>RTC_DR_YT_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_YT_3</secondary></indexterm>
<para><computeroutput>#define RTC_DR_YT_3   ((uint32_t)0x00800000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02555">2555</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafd1bdc8fad3fdeb14058c9158f39ae9e"/><section>
    <title>RTC_DR_YU</title>
<indexterm><primary>RTC_DR_YU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_YU</secondary></indexterm>
<para><computeroutput>#define RTC_DR_YU   ((uint32_t)0x000F0000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02556">2556</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeda03e9857e9009b6212df5f97a5d09f"/><section>
    <title>RTC_DR_YU_0</title>
<indexterm><primary>RTC_DR_YU_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_YU_0</secondary></indexterm>
<para><computeroutput>#define RTC_DR_YU_0   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02557">2557</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadb0b5f7684e31cb1665a848b91601249"/><section>
    <title>RTC_DR_YU_1</title>
<indexterm><primary>RTC_DR_YU_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_YU_1</secondary></indexterm>
<para><computeroutput>#define RTC_DR_YU_1   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02558">2558</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga01f200469dbc8159adc3b4f25375b601"/><section>
    <title>RTC_DR_YU_2</title>
<indexterm><primary>RTC_DR_YU_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_YU_2</secondary></indexterm>
<para><computeroutput>#define RTC_DR_YU_2   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02559">2559</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga592372ccddc93b10e81ed705c9c0f9bc"/><section>
    <title>RTC_DR_YU_3</title>
<indexterm><primary>RTC_DR_YU_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_DR_YU_3</secondary></indexterm>
<para><computeroutput>#define RTC_DR_YU_3   ((uint32_t)0x00080000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02560">2560</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga96605e50a347507b7f274e9cd894a02c"/><section>
    <title>RTC_ISR_ALRAF</title>
<indexterm><primary>RTC_ISR_ALRAF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ISR_ALRAF</secondary></indexterm>
<para><computeroutput>#define RTC_ISR_ALRAF   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02616">2616</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4d420b5c3f8623cf1116d42fa164be7e"/><section>
    <title>RTC_ISR_ALRAWF</title>
<indexterm><primary>RTC_ISR_ALRAWF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ISR_ALRAWF</secondary></indexterm>
<para><computeroutput>#define RTC_ISR_ALRAWF   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02624">2624</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7976972a5fc6705fede85536520367d6"/><section>
    <title>RTC_ISR_ALRBF</title>
<indexterm><primary>RTC_ISR_ALRBF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ISR_ALRBF</secondary></indexterm>
<para><computeroutput>#define RTC_ISR_ALRBF   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02615">2615</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5a0c34bff6dc9fce29e2be35d32d9d05"/><section>
    <title>RTC_ISR_ALRBWF</title>
<indexterm><primary>RTC_ISR_ALRBWF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ISR_ALRBWF</secondary></indexterm>
<para><computeroutput>#define RTC_ISR_ALRBWF   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02623">2623</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae0eb2f998cd3e7325974347cb2a3d25a"/><section>
    <title>RTC_ISR_INIT</title>
<indexterm><primary>RTC_ISR_INIT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ISR_INIT</secondary></indexterm>
<para><computeroutput>#define RTC_ISR_INIT   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02617">2617</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab16dcc6973c611e087030cdb15203972"/><section>
    <title>RTC_ISR_INITF</title>
<indexterm><primary>RTC_ISR_INITF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ISR_INITF</secondary></indexterm>
<para><computeroutput>#define RTC_ISR_INITF   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02618">2618</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7b229bace5ba0c0b48bfeb5efc445292"/><section>
    <title>RTC_ISR_INITS</title>
<indexterm><primary>RTC_ISR_INITS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ISR_INITS</secondary></indexterm>
<para><computeroutput>#define RTC_ISR_INITS   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02620">2620</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga05189137cfd0e73903d9b70d071656b9"/><section>
    <title>RTC_ISR_RECALPF</title>
<indexterm><primary>RTC_ISR_RECALPF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ISR_RECALPF</secondary></indexterm>
<para><computeroutput>#define RTC_ISR_RECALPF   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02609">2609</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9bd683e789841f7d3f138709ffdbfbf8"/><section>
    <title>RTC_ISR_RSF</title>
<indexterm><primary>RTC_ISR_RSF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ISR_RSF</secondary></indexterm>
<para><computeroutput>#define RTC_ISR_RSF   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02619">2619</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1c4536a874336778ac11109f14573eb9"/><section>
    <title>RTC_ISR_SHPF</title>
<indexterm><primary>RTC_ISR_SHPF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ISR_SHPF</secondary></indexterm>
<para><computeroutput>#define RTC_ISR_SHPF   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02621">2621</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae738b22f6a8123026921a1d14f9547c0"/><section>
    <title>RTC_ISR_TAMP1F</title>
<indexterm><primary>RTC_ISR_TAMP1F</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ISR_TAMP1F</secondary></indexterm>
<para><computeroutput>#define RTC_ISR_TAMP1F   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02610">2610</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabdb176578e53b2d8e24a94c8d0212845"/><section>
    <title>RTC_ISR_TAMP2F</title>
<indexterm><primary>RTC_ISR_TAMP2F</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ISR_TAMP2F</secondary></indexterm>
<para><computeroutput>#define RTC_ISR_TAMP2F   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02611">2611</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga68c0a60dbfc5f1570a48afe450395484"/><section>
    <title>RTC_ISR_TSF</title>
<indexterm><primary>RTC_ISR_TSF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ISR_TSF</secondary></indexterm>
<para><computeroutput>#define RTC_ISR_TSF   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02613">2613</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga766c238f964072decba204c7fce850ff"/><section>
    <title>RTC_ISR_TSOVF</title>
<indexterm><primary>RTC_ISR_TSOVF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ISR_TSOVF</secondary></indexterm>
<para><computeroutput>#define RTC_ISR_TSOVF   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02612">2612</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4eb5960300a402210e5378d78ce22766"/><section>
    <title>RTC_ISR_WUTF</title>
<indexterm><primary>RTC_ISR_WUTF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ISR_WUTF</secondary></indexterm>
<para><computeroutput>#define RTC_ISR_WUTF   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02614">2614</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0e753321211e19bc48736fe0d30a7f40"/><section>
    <title>RTC_ISR_WUTWF</title>
<indexterm><primary>RTC_ISR_WUTWF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_ISR_WUTWF</secondary></indexterm>
<para><computeroutput>#define RTC_ISR_WUTWF   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02622">2622</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad248dca1e9532ba31f98d3ec9d2f8711"/><section>
    <title>RTC_PRER_PREDIV_A</title>
<indexterm><primary>RTC_PRER_PREDIV_A</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_PRER_PREDIV_A</secondary></indexterm>
<para><computeroutput>#define RTC_PRER_PREDIV_A   ((uint32_t)0x007F0000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02627">2627</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga17bbd4e569a76446df089752cb41b1cb"/><section>
    <title>RTC_PRER_PREDIV_S</title>
<indexterm><primary>RTC_PRER_PREDIV_S</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_PRER_PREDIV_S</secondary></indexterm>
<para><computeroutput>#define RTC_PRER_PREDIV_S   ((uint32_t)0x00001FFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02628">2628</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8fee932563d21382db9ecad458356af2"/><section>
    <title>RTC_SHIFTR_ADD1S</title>
<indexterm><primary>RTC_SHIFTR_ADD1S</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_SHIFTR_ADD1S</secondary></indexterm>
<para><computeroutput>#define RTC_SHIFTR_ADD1S   ((uint32_t)0x80000000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02729">2729</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6131eb8c293b98bc5a6c7a4bb1920450"/><section>
    <title>RTC_SHIFTR_SUBFS</title>
<indexterm><primary>RTC_SHIFTR_SUBFS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_SHIFTR_SUBFS</secondary></indexterm>
<para><computeroutput>#define RTC_SHIFTR_SUBFS   ((uint32_t)0x00007FFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02728">2728</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3881f27b6c7a5c7609b1393682144aed"/><section>
    <title>RTC_SSR_SS</title>
<indexterm><primary>RTC_SSR_SS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_SSR_SS</secondary></indexterm>
<para><computeroutput>#define RTC_SSR_SS   ((uint32_t)0x0000FFFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02725">2725</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8d9515fd74e3bcf03f4e62d8c7e1b070"/><section>
    <title>RTC_TAFCR_ALARMOUTTYPE</title>
<indexterm><primary>RTC_TAFCR_ALARMOUTTYPE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TAFCR_ALARMOUTTYPE</secondary></indexterm>
<para><computeroutput>#define RTC_TAFCR_ALARMOUTTYPE   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02799">2799</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa68c195cf709d18cd426560302b97852"/><section>
    <title>RTC_TAFCR_TAMP1E</title>
<indexterm><primary>RTC_TAFCR_TAMP1E</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TAFCR_TAMP1E</secondary></indexterm>
<para><computeroutput>#define RTC_TAFCR_TAMP1E   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02818">2818</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga76f85925873bcd3f795417053bfc5f33"/><section>
    <title>RTC_TAFCR_TAMP1TRG</title>
<indexterm><primary>RTC_TAFCR_TAMP1TRG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TAFCR_TAMP1TRG</secondary></indexterm>
<para><computeroutput>#define RTC_TAFCR_TAMP1TRG   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02817">2817</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7e98a0062ef81bcbc790a8d77720a61c"/><section>
    <title>RTC_TAFCR_TAMP2E</title>
<indexterm><primary>RTC_TAFCR_TAMP2E</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TAFCR_TAMP2E</secondary></indexterm>
<para><computeroutput>#define RTC_TAFCR_TAMP2E   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02815">2815</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad2c4d227971b56e3160c71b7479c769d"/><section>
    <title>RTC_TAFCR_TAMP2TRG</title>
<indexterm><primary>RTC_TAFCR_TAMP2TRG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TAFCR_TAMP2TRG</secondary></indexterm>
<para><computeroutput>#define RTC_TAFCR_TAMP2TRG   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02814">2814</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab1cb37c43747c779f7db2842a2582e67"/><section>
    <title>RTC_TAFCR_TAMPFLT</title>
<indexterm><primary>RTC_TAFCR_TAMPFLT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TAFCR_TAMPFLT</secondary></indexterm>
<para><computeroutput>#define RTC_TAFCR_TAMPFLT   ((uint32_t)0x00001800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02806">2806</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa356fb5db5ab398728afef0ae39214c4"/><section>
    <title>RTC_TAFCR_TAMPFLT_0</title>
<indexterm><primary>RTC_TAFCR_TAMPFLT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TAFCR_TAMPFLT_0</secondary></indexterm>
<para><computeroutput>#define RTC_TAFCR_TAMPFLT_0   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02807">2807</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga472efa1bd3c9462cbd058d73a7d6525e"/><section>
    <title>RTC_TAFCR_TAMPFLT_1</title>
<indexterm><primary>RTC_TAFCR_TAMPFLT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TAFCR_TAMPFLT_1</secondary></indexterm>
<para><computeroutput>#define RTC_TAFCR_TAMPFLT_1   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02808">2808</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8ad84446486b8c9f640fa54d50ecc0e1"/><section>
    <title>RTC_TAFCR_TAMPFREQ</title>
<indexterm><primary>RTC_TAFCR_TAMPFREQ</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TAFCR_TAMPFREQ</secondary></indexterm>
<para><computeroutput>#define RTC_TAFCR_TAMPFREQ   ((uint32_t)0x00000700)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02809">2809</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga54e7f69e04759d1b0667e56830a6f2ea"/><section>
    <title>RTC_TAFCR_TAMPFREQ_0</title>
<indexterm><primary>RTC_TAFCR_TAMPFREQ_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TAFCR_TAMPFREQ_0</secondary></indexterm>
<para><computeroutput>#define RTC_TAFCR_TAMPFREQ_0   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02810">2810</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabb533067640fcf87ad77027ce936e9b7"/><section>
    <title>RTC_TAFCR_TAMPFREQ_1</title>
<indexterm><primary>RTC_TAFCR_TAMPFREQ_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TAFCR_TAMPFREQ_1</secondary></indexterm>
<para><computeroutput>#define RTC_TAFCR_TAMPFREQ_1   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02811">2811</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf532e727bfe6c7fc7822d15f9436e1b5"/><section>
    <title>RTC_TAFCR_TAMPFREQ_2</title>
<indexterm><primary>RTC_TAFCR_TAMPFREQ_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TAFCR_TAMPFREQ_2</secondary></indexterm>
<para><computeroutput>#define RTC_TAFCR_TAMPFREQ_2   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02812">2812</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa0fb33b24d2ebc19e7fe52f0661a3085"/><section>
    <title>RTC_TAFCR_TAMPIE</title>
<indexterm><primary>RTC_TAFCR_TAMPIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TAFCR_TAMPIE</secondary></indexterm>
<para><computeroutput>#define RTC_TAFCR_TAMPIE   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02816">2816</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga989cde7332b2ec0b3934cb909514938d"/><section>
    <title>RTC_TAFCR_TAMPINSEL</title>
<indexterm><primary>RTC_TAFCR_TAMPINSEL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TAFCR_TAMPINSEL</secondary></indexterm>
<para><computeroutput>#define RTC_TAFCR_TAMPINSEL   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02801">2801</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7b73d2b8da78967a6f594dbffe58c222"/><section>
    <title>RTC_TAFCR_TAMPPRCH</title>
<indexterm><primary>RTC_TAFCR_TAMPPRCH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TAFCR_TAMPPRCH</secondary></indexterm>
<para><computeroutput>#define RTC_TAFCR_TAMPPRCH   ((uint32_t)0x00006000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02803">2803</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae010ed965c1e968cc14f988d50662546"/><section>
    <title>RTC_TAFCR_TAMPPRCH_0</title>
<indexterm><primary>RTC_TAFCR_TAMPPRCH_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TAFCR_TAMPPRCH_0</secondary></indexterm>
<para><computeroutput>#define RTC_TAFCR_TAMPPRCH_0   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02804">2804</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga16f0faa59aa4490d696d1fec767aae41"/><section>
    <title>RTC_TAFCR_TAMPPRCH_1</title>
<indexterm><primary>RTC_TAFCR_TAMPPRCH_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TAFCR_TAMPPRCH_1</secondary></indexterm>
<para><computeroutput>#define RTC_TAFCR_TAMPPRCH_1   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02805">2805</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9ef294e75771913e4a47386f42a23f72"/><section>
    <title>RTC_TAFCR_TAMPPUDIS</title>
<indexterm><primary>RTC_TAFCR_TAMPPUDIS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TAFCR_TAMPPUDIS</secondary></indexterm>
<para><computeroutput>#define RTC_TAFCR_TAMPPUDIS   ((uint32_t)0x00008000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02802">2802</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac929fab94fdca2d1b3b3cf7c93fe6e49"/><section>
    <title>RTC_TAFCR_TAMPTS</title>
<indexterm><primary>RTC_TAFCR_TAMPTS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TAFCR_TAMPTS</secondary></indexterm>
<para><computeroutput>#define RTC_TAFCR_TAMPTS   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02813">2813</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga872cbfe2e79e7fe2a4bfad6086f4ac49"/><section>
    <title>RTC_TAFCR_TSINSEL</title>
<indexterm><primary>RTC_TAFCR_TSINSEL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TAFCR_TSINSEL</secondary></indexterm>
<para><computeroutput>#define RTC_TAFCR_TSINSEL   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02800">2800</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad42435e015e9f5052245c366ae08d655"/><section>
    <title>RTC_TR_HT</title>
<indexterm><primary>RTC_TR_HT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_HT</secondary></indexterm>
<para><computeroutput>#define RTC_TR_HT   ((uint32_t)0x00300000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02523">2523</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1c9af54381689d893ba1b11eb33cd866"/><section>
    <title>RTC_TR_HT_0</title>
<indexterm><primary>RTC_TR_HT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_HT_0</secondary></indexterm>
<para><computeroutput>#define RTC_TR_HT_0   ((uint32_t)0x00100000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02524">2524</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7b3ba2cc471b86d041df3c2a1a9ef121"/><section>
    <title>RTC_TR_HT_1</title>
<indexterm><primary>RTC_TR_HT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_HT_1</secondary></indexterm>
<para><computeroutput>#define RTC_TR_HT_1   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02525">2525</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac8211df481853649722383e0d8fb06d5"/><section>
    <title>RTC_TR_HU</title>
<indexterm><primary>RTC_TR_HU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_HU</secondary></indexterm>
<para><computeroutput>#define RTC_TR_HU   ((uint32_t)0x000F0000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02526">2526</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaddad920d5681960fa702b988ef1f82be"/><section>
    <title>RTC_TR_HU_0</title>
<indexterm><primary>RTC_TR_HU_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_HU_0</secondary></indexterm>
<para><computeroutput>#define RTC_TR_HU_0   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02527">2527</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae6206d385d3b3e127b1e63be48f83a63"/><section>
    <title>RTC_TR_HU_1</title>
<indexterm><primary>RTC_TR_HU_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_HU_1</secondary></indexterm>
<para><computeroutput>#define RTC_TR_HU_1   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02528">2528</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6e264504542ec2d9b06036e938f7f79d"/><section>
    <title>RTC_TR_HU_2</title>
<indexterm><primary>RTC_TR_HU_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_HU_2</secondary></indexterm>
<para><computeroutput>#define RTC_TR_HU_2   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02529">2529</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga40763d3ed48e9f707784bdfd65a9c3ca"/><section>
    <title>RTC_TR_HU_3</title>
<indexterm><primary>RTC_TR_HU_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_HU_3</secondary></indexterm>
<para><computeroutput>#define RTC_TR_HU_3   ((uint32_t)0x00080000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02530">2530</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga64cf91576871a8108d6ee2f48970bb4a"/><section>
    <title>RTC_TR_MNT</title>
<indexterm><primary>RTC_TR_MNT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_MNT</secondary></indexterm>
<para><computeroutput>#define RTC_TR_MNT   ((uint32_t)0x00007000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02531">2531</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga752747aa90bf35bd57b16bffc7294dfc"/><section>
    <title>RTC_TR_MNT_0</title>
<indexterm><primary>RTC_TR_MNT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_MNT_0</secondary></indexterm>
<para><computeroutput>#define RTC_TR_MNT_0   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02532">2532</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa1837f65a11192dd9b8bf249c31ccef7"/><section>
    <title>RTC_TR_MNT_1</title>
<indexterm><primary>RTC_TR_MNT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_MNT_1</secondary></indexterm>
<para><computeroutput>#define RTC_TR_MNT_1   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02533">2533</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5f27fb43718df0797664acd2d9c95c1a"/><section>
    <title>RTC_TR_MNT_2</title>
<indexterm><primary>RTC_TR_MNT_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_MNT_2</secondary></indexterm>
<para><computeroutput>#define RTC_TR_MNT_2   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02534">2534</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga84e86f4fc04232fd0294966434708e06"/><section>
    <title>RTC_TR_MNU</title>
<indexterm><primary>RTC_TR_MNU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_MNU</secondary></indexterm>
<para><computeroutput>#define RTC_TR_MNU   ((uint32_t)0x00000F00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02535">2535</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad91d7700822050a352e53aff372a697b"/><section>
    <title>RTC_TR_MNU_0</title>
<indexterm><primary>RTC_TR_MNU_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_MNU_0</secondary></indexterm>
<para><computeroutput>#define RTC_TR_MNU_0   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02536">2536</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad9c3087e3d4cd490af8334e99467f1dc"/><section>
    <title>RTC_TR_MNU_1</title>
<indexterm><primary>RTC_TR_MNU_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_MNU_1</secondary></indexterm>
<para><computeroutput>#define RTC_TR_MNU_1   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02537">2537</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac01a9e4b358ea062bf1c66069a28c126"/><section>
    <title>RTC_TR_MNU_2</title>
<indexterm><primary>RTC_TR_MNU_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_MNU_2</secondary></indexterm>
<para><computeroutput>#define RTC_TR_MNU_2   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02538">2538</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga75b76249e63af249061c0c5532a2a4e5"/><section>
    <title>RTC_TR_MNU_3</title>
<indexterm><primary>RTC_TR_MNU_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_MNU_3</secondary></indexterm>
<para><computeroutput>#define RTC_TR_MNU_3   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02539">2539</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3152952ac385ee1ce8dd868978d3fce9"/><section>
    <title>RTC_TR_PM</title>
<indexterm><primary>RTC_TR_PM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_PM</secondary></indexterm>
<para><computeroutput>#define RTC_TR_PM   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02522">2522</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaae39b22025a36d1e4e185e4be2bf326f"/><section>
    <title>RTC_TR_ST</title>
<indexterm><primary>RTC_TR_ST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_ST</secondary></indexterm>
<para><computeroutput>#define RTC_TR_ST   ((uint32_t)0x00000070)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02540">2540</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf0a53dc60816e0790ba69eaff3e87cb0"/><section>
    <title>RTC_TR_ST_0</title>
<indexterm><primary>RTC_TR_ST_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_ST_0</secondary></indexterm>
<para><computeroutput>#define RTC_TR_ST_0   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02541">2541</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga948beb7166b70f1fa9e9148a8b6bd3f9"/><section>
    <title>RTC_TR_ST_1</title>
<indexterm><primary>RTC_TR_ST_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_ST_1</secondary></indexterm>
<para><computeroutput>#define RTC_TR_ST_1   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02542">2542</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4d5f0413990c26a5cf9a857d10243e9b"/><section>
    <title>RTC_TR_ST_2</title>
<indexterm><primary>RTC_TR_ST_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_ST_2</secondary></indexterm>
<para><computeroutput>#define RTC_TR_ST_2   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02543">2543</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga747711823db36121b78c0eebb6140ca1"/><section>
    <title>RTC_TR_SU</title>
<indexterm><primary>RTC_TR_SU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_SU</secondary></indexterm>
<para><computeroutput>#define RTC_TR_SU   ((uint32_t)0x0000000F)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02544">2544</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4132b0e9d72ff72df7e0062a1e081ca3"/><section>
    <title>RTC_TR_SU_0</title>
<indexterm><primary>RTC_TR_SU_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_SU_0</secondary></indexterm>
<para><computeroutput>#define RTC_TR_SU_0   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02545">2545</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6eef03c1de3719d801c970eec53e7500"/><section>
    <title>RTC_TR_SU_1</title>
<indexterm><primary>RTC_TR_SU_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_SU_1</secondary></indexterm>
<para><computeroutput>#define RTC_TR_SU_1   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02546">2546</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabbe7e738c8adaaf24f6faca467d6fde2"/><section>
    <title>RTC_TR_SU_2</title>
<indexterm><primary>RTC_TR_SU_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_SU_2</secondary></indexterm>
<para><computeroutput>#define RTC_TR_SU_2   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02547">2547</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab44e19720b6691f63ba4f0c38a1fd7f3"/><section>
    <title>RTC_TR_SU_3</title>
<indexterm><primary>RTC_TR_SU_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TR_SU_3</secondary></indexterm>
<para><computeroutput>#define RTC_TR_SU_3   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02548">2548</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga39c9ff61f3b622b829aa9354ca84e44e"/><section>
    <title>RTC_TSDR_DT</title>
<indexterm><primary>RTC_TSDR_DT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSDR_DT</secondary></indexterm>
<para><computeroutput>#define RTC_TSDR_DT   ((uint32_t)0x00000030)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02771">2771</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga81e02a917946bddaa027a04538576533"/><section>
    <title>RTC_TSDR_DT_0</title>
<indexterm><primary>RTC_TSDR_DT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSDR_DT_0</secondary></indexterm>
<para><computeroutput>#define RTC_TSDR_DT_0   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02772">2772</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga886739ae0e8c0f6144dbd774c203ed5f"/><section>
    <title>RTC_TSDR_DT_1</title>
<indexterm><primary>RTC_TSDR_DT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSDR_DT_1</secondary></indexterm>
<para><computeroutput>#define RTC_TSDR_DT_1   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02773">2773</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gace7ca73ebca21ed3a17315f06757042a"/><section>
    <title>RTC_TSDR_DU</title>
<indexterm><primary>RTC_TSDR_DU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSDR_DU</secondary></indexterm>
<para><computeroutput>#define RTC_TSDR_DU   ((uint32_t)0x0000000F)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02774">2774</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga08b7eccac0c3cd20a3f3cd8bce1693ad"/><section>
    <title>RTC_TSDR_DU_0</title>
<indexterm><primary>RTC_TSDR_DU_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSDR_DU_0</secondary></indexterm>
<para><computeroutput>#define RTC_TSDR_DU_0   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02775">2775</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa43ed53b8109ff32755885127ba987ce"/><section>
    <title>RTC_TSDR_DU_1</title>
<indexterm><primary>RTC_TSDR_DU_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSDR_DU_1</secondary></indexterm>
<para><computeroutput>#define RTC_TSDR_DU_1   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02776">2776</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1b3d774b7df9cff6e6eecafa7c42a059"/><section>
    <title>RTC_TSDR_DU_2</title>
<indexterm><primary>RTC_TSDR_DU_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSDR_DU_2</secondary></indexterm>
<para><computeroutput>#define RTC_TSDR_DU_2   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02777">2777</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga209573a43dd1f21ef569d75593ad03f8"/><section>
    <title>RTC_TSDR_DU_3</title>
<indexterm><primary>RTC_TSDR_DU_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSDR_DU_3</secondary></indexterm>
<para><computeroutput>#define RTC_TSDR_DU_3   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02778">2778</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7bce43482443f2038a8eebc681067dd7"/><section>
    <title>RTC_TSDR_MT</title>
<indexterm><primary>RTC_TSDR_MT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSDR_MT</secondary></indexterm>
<para><computeroutput>#define RTC_TSDR_MT   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02765">2765</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2a5912337df16624b4703d2065c5fdf4"/><section>
    <title>RTC_TSDR_MU</title>
<indexterm><primary>RTC_TSDR_MU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSDR_MU</secondary></indexterm>
<para><computeroutput>#define RTC_TSDR_MU   ((uint32_t)0x00000F00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02766">2766</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9cf9d23d49e121268a25445a7eed2f35"/><section>
    <title>RTC_TSDR_MU_0</title>
<indexterm><primary>RTC_TSDR_MU_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSDR_MU_0</secondary></indexterm>
<para><computeroutput>#define RTC_TSDR_MU_0   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02767">2767</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga49093134e4ead8b4990e5e1628db0692"/><section>
    <title>RTC_TSDR_MU_1</title>
<indexterm><primary>RTC_TSDR_MU_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSDR_MU_1</secondary></indexterm>
<para><computeroutput>#define RTC_TSDR_MU_1   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02768">2768</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad7f31eb674f5a67402b6a3eb578b70a5"/><section>
    <title>RTC_TSDR_MU_2</title>
<indexterm><primary>RTC_TSDR_MU_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSDR_MU_2</secondary></indexterm>
<para><computeroutput>#define RTC_TSDR_MU_2   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02769">2769</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad67666c54ef1be79a500484a5e755827"/><section>
    <title>RTC_TSDR_MU_3</title>
<indexterm><primary>RTC_TSDR_MU_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSDR_MU_3</secondary></indexterm>
<para><computeroutput>#define RTC_TSDR_MU_3   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02770">2770</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4c76ea431470b87f22e7854bd5438d2f"/><section>
    <title>RTC_TSDR_WDU</title>
<indexterm><primary>RTC_TSDR_WDU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSDR_WDU</secondary></indexterm>
<para><computeroutput>#define RTC_TSDR_WDU   ((uint32_t)0x0000E000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02761">2761</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4e9cbf062e41eecacccde522e24452c1"/><section>
    <title>RTC_TSDR_WDU_0</title>
<indexterm><primary>RTC_TSDR_WDU_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSDR_WDU_0</secondary></indexterm>
<para><computeroutput>#define RTC_TSDR_WDU_0   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02762">2762</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga44259df3c6dc88e8168c7dcd5e6abf91"/><section>
    <title>RTC_TSDR_WDU_1</title>
<indexterm><primary>RTC_TSDR_WDU_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSDR_WDU_1</secondary></indexterm>
<para><computeroutput>#define RTC_TSDR_WDU_1   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02763">2763</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7f2add59486679cc53f521c139d72852"/><section>
    <title>RTC_TSDR_WDU_2</title>
<indexterm><primary>RTC_TSDR_WDU_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSDR_WDU_2</secondary></indexterm>
<para><computeroutput>#define RTC_TSDR_WDU_2   ((uint32_t)0x00008000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02764">2764</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2fb913ce5f1c0e341b308d9b5858bfa9"/><section>
    <title>RTC_TSSSR_SS</title>
<indexterm><primary>RTC_TSSSR_SS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSSSR_SS</secondary></indexterm>
<para><computeroutput>#define RTC_TSSSR_SS   ((uint32_t)0x0000FFFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02781">2781</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5765274cda5284899563191cb505235a"/><section>
    <title>RTC_TSTR_HT</title>
<indexterm><primary>RTC_TSTR_HT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_HT</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_HT   ((uint32_t)0x00300000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02733">2733</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3b682daaa79917786d55c2bf44a80325"/><section>
    <title>RTC_TSTR_HT_0</title>
<indexterm><primary>RTC_TSTR_HT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_HT_0</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_HT_0   ((uint32_t)0x00100000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02734">2734</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9a35c1a1f98f2aeb73235d940922f9cf"/><section>
    <title>RTC_TSTR_HT_1</title>
<indexterm><primary>RTC_TSTR_HT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_HT_1</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_HT_1   ((uint32_t)0x00200000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02735">2735</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf12107fe82e4f9de5ae4fdd6c169a846"/><section>
    <title>RTC_TSTR_HU</title>
<indexterm><primary>RTC_TSTR_HU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_HU</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_HU   ((uint32_t)0x000F0000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02736">2736</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1a235fd8965c706e7f57327f6e5ce72d"/><section>
    <title>RTC_TSTR_HU_0</title>
<indexterm><primary>RTC_TSTR_HU_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_HU_0</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_HU_0   ((uint32_t)0x00010000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02737">2737</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga56f2bc31a8d01d7621de40d146b15fb7"/><section>
    <title>RTC_TSTR_HU_1</title>
<indexterm><primary>RTC_TSTR_HU_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_HU_1</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_HU_1   ((uint32_t)0x00020000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02738">2738</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5d848f11cf3130bb6560d117f97b7da3"/><section>
    <title>RTC_TSTR_HU_2</title>
<indexterm><primary>RTC_TSTR_HU_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_HU_2</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_HU_2   ((uint32_t)0x00040000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02739">2739</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga703c813d88b2c9ab350cb0218ff4bbe7"/><section>
    <title>RTC_TSTR_HU_3</title>
<indexterm><primary>RTC_TSTR_HU_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_HU_3</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_HU_3   ((uint32_t)0x00080000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02740">2740</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9743a3843868c712945a7c408183ad73"/><section>
    <title>RTC_TSTR_MNT</title>
<indexterm><primary>RTC_TSTR_MNT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_MNT</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_MNT   ((uint32_t)0x00007000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02741">2741</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf04bea9e3f4645257b8bd955f3ba80ce"/><section>
    <title>RTC_TSTR_MNT_0</title>
<indexterm><primary>RTC_TSTR_MNT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_MNT_0</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_MNT_0   ((uint32_t)0x00001000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02742">2742</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadf30459ae8455ad0fb382dd866446c83"/><section>
    <title>RTC_TSTR_MNT_1</title>
<indexterm><primary>RTC_TSTR_MNT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_MNT_1</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_MNT_1   ((uint32_t)0x00002000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02743">2743</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga513f78562b18cfc36f52e80be9cb20d5"/><section>
    <title>RTC_TSTR_MNT_2</title>
<indexterm><primary>RTC_TSTR_MNT_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_MNT_2</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_MNT_2   ((uint32_t)0x00004000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02744">2744</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga64b186af486822cc015cfec613f5cba9"/><section>
    <title>RTC_TSTR_MNU</title>
<indexterm><primary>RTC_TSTR_MNU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_MNU</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_MNU   ((uint32_t)0x00000F00)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02745">2745</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab8ff1f79f2ab33d00a979979d486bc44"/><section>
    <title>RTC_TSTR_MNU_0</title>
<indexterm><primary>RTC_TSTR_MNU_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_MNU_0</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_MNU_0   ((uint32_t)0x00000100)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02746">2746</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga506d192fef16558c9b0b7ed9e1a9147c"/><section>
    <title>RTC_TSTR_MNU_1</title>
<indexterm><primary>RTC_TSTR_MNU_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_MNU_1</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_MNU_1   ((uint32_t)0x00000200)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02747">2747</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga407a93c758b95a1ebf3c41c36fb6f07e"/><section>
    <title>RTC_TSTR_MNU_2</title>
<indexterm><primary>RTC_TSTR_MNU_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_MNU_2</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_MNU_2   ((uint32_t)0x00000400)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02748">2748</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac55cd85d2e58a819637d15f70f7179a0"/><section>
    <title>RTC_TSTR_MNU_3</title>
<indexterm><primary>RTC_TSTR_MNU_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_MNU_3</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_MNU_3   ((uint32_t)0x00000800)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02749">2749</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga84b3d044be3e63573a5f0d4d14d8e3b0"/><section>
    <title>RTC_TSTR_PM</title>
<indexterm><primary>RTC_TSTR_PM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_PM</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_PM   ((uint32_t)0x00400000)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02732">2732</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9fbdebcd1da2ea191cca51c222345f15"/><section>
    <title>RTC_TSTR_ST</title>
<indexterm><primary>RTC_TSTR_ST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_ST</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_ST   ((uint32_t)0x00000070)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02750">2750</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga90d733a561ad71ee4c63c4e0a3ed5f32"/><section>
    <title>RTC_TSTR_ST_0</title>
<indexterm><primary>RTC_TSTR_ST_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_ST_0</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_ST_0   ((uint32_t)0x00000010)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02751">2751</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga807073dc98612721530a79df5b5c265a"/><section>
    <title>RTC_TSTR_ST_1</title>
<indexterm><primary>RTC_TSTR_ST_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_ST_1</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_ST_1   ((uint32_t)0x00000020)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02752">2752</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaee05d278bdd457b4f61d797e45520d13"/><section>
    <title>RTC_TSTR_ST_2</title>
<indexterm><primary>RTC_TSTR_ST_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_ST_2</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_ST_2   ((uint32_t)0x00000040)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02753">2753</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac0d8fa76d45faccfe931d6227b29565a"/><section>
    <title>RTC_TSTR_SU</title>
<indexterm><primary>RTC_TSTR_SU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_SU</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_SU   ((uint32_t)0x0000000F)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02754">2754</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8990f4d1d493012289778e854c52e97e"/><section>
    <title>RTC_TSTR_SU_0</title>
<indexterm><primary>RTC_TSTR_SU_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_SU_0</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_SU_0   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02755">2755</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaab6f4275d2a15e7307363124c03a64a4"/><section>
    <title>RTC_TSTR_SU_1</title>
<indexterm><primary>RTC_TSTR_SU_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_SU_1</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_SU_1   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02756">2756</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5610b3103a8a6653204f4fe7e9ea8587"/><section>
    <title>RTC_TSTR_SU_2</title>
<indexterm><primary>RTC_TSTR_SU_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_SU_2</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_SU_2   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02757">2757</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga28790ae937a50ba6fb4aff5a9f5afbcb"/><section>
    <title>RTC_TSTR_SU_3</title>
<indexterm><primary>RTC_TSTR_SU_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_TSTR_SU_3</secondary></indexterm>
<para><computeroutput>#define RTC_TSTR_SU_3   ((uint32_t)0x00000008)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02758">2758</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2d21f29da0e92b2744719aab37278b07"/><section>
    <title>RTC_WPR_KEY</title>
<indexterm><primary>RTC_WPR_KEY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_WPR_KEY</secondary></indexterm>
<para><computeroutput>#define RTC_WPR_KEY   ((uint32_t)0x000000FF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02722">2722</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2e412c1448a7e20974f5b46129799eeb"/><section>
    <title>RTC_WUTR_WUT</title>
<indexterm><primary>RTC_WUTR_WUT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>RTC_WUTR_WUT</secondary></indexterm>
<para><computeroutput>#define RTC_WUTR_WUT   ((uint32_t)0x0000FFFF)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02631">2631</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2d917a4fdc7442e270c2c727df78b819"/><section>
    <title>SDIO_ARG_CMDARG</title>
<indexterm><primary>SDIO_ARG_CMDARG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ARG_CMDARG</secondary></indexterm>
<para><computeroutput>#define SDIO_ARG_CMDARG   ((uint32_t)0xFFFFFFFF)</computeroutput></para>
<para>Command argument </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02922">2922</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1f362c1d228156c50639d79b9be99c9b"/><section>
    <title>SDIO_CLKCR_BYPASS</title>
<indexterm><primary>SDIO_CLKCR_BYPASS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CLKCR_BYPASS</secondary></indexterm>
<para><computeroutput>#define SDIO_CLKCR_BYPASS   ((uint32_t)0x0400)</computeroutput></para>
<para>Clock divider bypass enable bit </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02912">2912</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga316271d0147b22c6267fc563d4c24424"/><section>
    <title>SDIO_CLKCR_CLKDIV</title>
<indexterm><primary>SDIO_CLKCR_CLKDIV</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CLKCR_CLKDIV</secondary></indexterm>
<para><computeroutput>#define SDIO_CLKCR_CLKDIV   ((uint32_t)0x00FF)</computeroutput></para>
<para>Clock divide factor 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02909">2909</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf27847573683f91dbfe387a2571b514f"/><section>
    <title>SDIO_CLKCR_CLKEN</title>
<indexterm><primary>SDIO_CLKCR_CLKEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CLKCR_CLKEN</secondary></indexterm>
<para><computeroutput>#define SDIO_CLKCR_CLKEN   ((uint32_t)0x0100)</computeroutput></para>
<para>Clock enable bit 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02910">2910</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga693d7b533dd5a5a668bc13b4365b18dc"/><section>
    <title>SDIO_CLKCR_HWFC_EN</title>
<indexterm><primary>SDIO_CLKCR_HWFC_EN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CLKCR_HWFC_EN</secondary></indexterm>
<para><computeroutput>#define SDIO_CLKCR_HWFC_EN   ((uint32_t)0x4000)</computeroutput></para>
<para>HW Flow Control enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02919">2919</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad124bd76f6543497c90372e182ec48a2"/><section>
    <title>SDIO_CLKCR_NEGEDGE</title>
<indexterm><primary>SDIO_CLKCR_NEGEDGE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CLKCR_NEGEDGE</secondary></indexterm>
<para><computeroutput>#define SDIO_CLKCR_NEGEDGE   ((uint32_t)0x2000)</computeroutput></para>
<para>SDIO_CK dephasing selection bit </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02918">2918</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafbb618f32aef2970fd8b8b285f7b4118"/><section>
    <title>SDIO_CLKCR_PWRSAV</title>
<indexterm><primary>SDIO_CLKCR_PWRSAV</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CLKCR_PWRSAV</secondary></indexterm>
<para><computeroutput>#define SDIO_CLKCR_PWRSAV   ((uint32_t)0x0200)</computeroutput></para>
<para>Power saving configuration bit 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02911">2911</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae9d57d7917c39bdc5309506e8c28b7d7"/><section>
    <title>SDIO_CLKCR_WIDBUS</title>
<indexterm><primary>SDIO_CLKCR_WIDBUS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CLKCR_WIDBUS</secondary></indexterm>
<para><computeroutput>#define SDIO_CLKCR_WIDBUS   ((uint32_t)0x1800)</computeroutput></para>
<para>WIDBUS[1:0] bits (Wide bus mode enable bit) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02914">2914</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab532dbf366c3fb731488017b0a794151"/><section>
    <title>SDIO_CLKCR_WIDBUS_0</title>
<indexterm><primary>SDIO_CLKCR_WIDBUS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CLKCR_WIDBUS_0</secondary></indexterm>
<para><computeroutput>#define SDIO_CLKCR_WIDBUS_0   ((uint32_t)0x0800)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02915">2915</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga49f3e7998bca487f5354ef6f8dffbb21"/><section>
    <title>SDIO_CLKCR_WIDBUS_1</title>
<indexterm><primary>SDIO_CLKCR_WIDBUS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CLKCR_WIDBUS_1</secondary></indexterm>
<para><computeroutput>#define SDIO_CLKCR_WIDBUS_1   ((uint32_t)0x1000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02916">2916</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga87422225274de986e7abe6b2a91a79c5"/><section>
    <title>SDIO_CMD_CEATACMD</title>
<indexterm><primary>SDIO_CMD_CEATACMD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CMD_CEATACMD</secondary></indexterm>
<para><computeroutput>#define SDIO_CMD_CEATACMD   ((uint32_t)0x4000)</computeroutput></para>
<para>CE-ATA command 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02937">2937</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf91b593b5681a68db5ff9fd11600c9c8"/><section>
    <title>SDIO_CMD_CMDINDEX</title>
<indexterm><primary>SDIO_CMD_CMDINDEX</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CMD_CMDINDEX</secondary></indexterm>
<para><computeroutput>#define SDIO_CMD_CMDINDEX   ((uint32_t)0x003F)</computeroutput></para>
<para>Command Index 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02925">2925</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga982f3fd09ce7e31709e0628b1fae86b8"/><section>
    <title>SDIO_CMD_CPSMEN</title>
<indexterm><primary>SDIO_CMD_CPSMEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CMD_CPSMEN</secondary></indexterm>
<para><computeroutput>#define SDIO_CMD_CPSMEN   ((uint32_t)0x0400)</computeroutput></para>
<para>Command path state machine (CPSM) Enable bit 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02933">2933</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga905b78ecf464857e6501ef5fd5e6ef1b"/><section>
    <title>SDIO_CMD_ENCMDCOMPL</title>
<indexterm><primary>SDIO_CMD_ENCMDCOMPL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CMD_ENCMDCOMPL</secondary></indexterm>
<para><computeroutput>#define SDIO_CMD_ENCMDCOMPL   ((uint32_t)0x1000)</computeroutput></para>
<para>Enable CMD completion 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02935">2935</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3a9d5b2366ec7ca38db9d6d9f0f63f81"/><section>
    <title>SDIO_CMD_NIEN</title>
<indexterm><primary>SDIO_CMD_NIEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CMD_NIEN</secondary></indexterm>
<para><computeroutput>#define SDIO_CMD_NIEN   ((uint32_t)0x2000)</computeroutput></para>
<para>Not Interrupt Enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02936">2936</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad560080c3e7ab5aeafe151dafcc64368"/><section>
    <title>SDIO_CMD_SDIOSUSPEND</title>
<indexterm><primary>SDIO_CMD_SDIOSUSPEND</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CMD_SDIOSUSPEND</secondary></indexterm>
<para><computeroutput>#define SDIO_CMD_SDIOSUSPEND   ((uint32_t)0x0800)</computeroutput></para>
<para>SD I/O suspend command 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02934">2934</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b037f34e297f38d56b14d46d008ef58"/><section>
    <title>SDIO_CMD_WAITINT</title>
<indexterm><primary>SDIO_CMD_WAITINT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CMD_WAITINT</secondary></indexterm>
<para><computeroutput>#define SDIO_CMD_WAITINT   ((uint32_t)0x0100)</computeroutput></para>
<para>CPSM Waits for Interrupt Request 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02931">2931</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf4118c9200bae6732764f6c87a0962a9"/><section>
    <title>SDIO_CMD_WAITPEND</title>
<indexterm><primary>SDIO_CMD_WAITPEND</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CMD_WAITPEND</secondary></indexterm>
<para><computeroutput>#define SDIO_CMD_WAITPEND   ((uint32_t)0x0200)</computeroutput></para>
<para>CPSM Waits for ends of data transfer (CmdPend internal signal) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02932">2932</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5d617f0e08d697c3b263e6a79f417d0f"/><section>
    <title>SDIO_CMD_WAITRESP</title>
<indexterm><primary>SDIO_CMD_WAITRESP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CMD_WAITRESP</secondary></indexterm>
<para><computeroutput>#define SDIO_CMD_WAITRESP   ((uint32_t)0x00C0)</computeroutput></para>
<para>WAITRESP[1:0] bits (Wait for response bits) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02927">2927</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae5797a389fecf611dccd483658b822fa"/><section>
    <title>SDIO_CMD_WAITRESP_0</title>
<indexterm><primary>SDIO_CMD_WAITRESP_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CMD_WAITRESP_0</secondary></indexterm>
<para><computeroutput>#define SDIO_CMD_WAITRESP_0   ((uint32_t)0x0040)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02928">2928</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8f5457b48feda0056466e5c380c44373"/><section>
    <title>SDIO_CMD_WAITRESP_1</title>
<indexterm><primary>SDIO_CMD_WAITRESP_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_CMD_WAITRESP_1</secondary></indexterm>
<para><computeroutput>#define SDIO_CMD_WAITRESP_1   ((uint32_t)0x0080)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02929">2929</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2f8ab9dfe9d4f809b61fa2b7826adbde"/><section>
    <title>SDIO_DCOUNT_DATACOUNT</title>
<indexterm><primary>SDIO_DCOUNT_DATACOUNT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCOUNT_DATACOUNT</secondary></indexterm>
<para><computeroutput>#define SDIO_DCOUNT_DATACOUNT   ((uint32_t)0x01FFFFFF)</computeroutput></para>
<para>Data count value </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02981">2981</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga948072d8a6db53d0c377944523a4b15a"/><section>
    <title>SDIO_DCTRL_DBLOCKSIZE</title>
<indexterm><primary>SDIO_DCTRL_DBLOCKSIZE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_DBLOCKSIZE</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_DBLOCKSIZE   ((uint32_t)0x00F0)</computeroutput></para>
<para>DBLOCKSIZE[3:0] bits (Data block size) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02969">2969</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga51e2cb99cf325bb32c8910204b1507db"/><section>
    <title>SDIO_DCTRL_DBLOCKSIZE_0</title>
<indexterm><primary>SDIO_DCTRL_DBLOCKSIZE_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_DBLOCKSIZE_0</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_DBLOCKSIZE_0   ((uint32_t)0x0010)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02970">2970</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0add3ad2b72a21e7f8d48da3ea0b3d0f"/><section>
    <title>SDIO_DCTRL_DBLOCKSIZE_1</title>
<indexterm><primary>SDIO_DCTRL_DBLOCKSIZE_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_DBLOCKSIZE_1</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_DBLOCKSIZE_1   ((uint32_t)0x0020)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02971">2971</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga93825036eceb86872e2ca179c63163ec"/><section>
    <title>SDIO_DCTRL_DBLOCKSIZE_2</title>
<indexterm><primary>SDIO_DCTRL_DBLOCKSIZE_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_DBLOCKSIZE_2</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_DBLOCKSIZE_2   ((uint32_t)0x0040)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02972">2972</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac2025aa63b595bfccc747b99caec8799"/><section>
    <title>SDIO_DCTRL_DBLOCKSIZE_3</title>
<indexterm><primary>SDIO_DCTRL_DBLOCKSIZE_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_DBLOCKSIZE_3</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_DBLOCKSIZE_3   ((uint32_t)0x0080)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02973">2973</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga03a2148910ae02dde7e4cd63e0f5e008"/><section>
    <title>SDIO_DCTRL_DMAEN</title>
<indexterm><primary>SDIO_DCTRL_DMAEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_DMAEN</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_DMAEN   ((uint32_t)0x0008)</computeroutput></para>
<para>DMA enabled bit 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02967">2967</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga801fe27f7175a308d56776db19776c93"/><section>
    <title>SDIO_DCTRL_DTDIR</title>
<indexterm><primary>SDIO_DCTRL_DTDIR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_DTDIR</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_DTDIR   ((uint32_t)0x0002)</computeroutput></para>
<para>Data transfer direction selection </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02965">2965</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a"/><section>
    <title>SDIO_DCTRL_DTEN</title>
<indexterm><primary>SDIO_DCTRL_DTEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_DTEN</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_DTEN   ((uint32_t)0x0001)</computeroutput></para>
<para>Data transfer enabled bit 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02964">2964</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa90cd50ae364b992ca8ccab319eb5513"/><section>
    <title>SDIO_DCTRL_DTMODE</title>
<indexterm><primary>SDIO_DCTRL_DTMODE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_DTMODE</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_DTMODE   ((uint32_t)0x0004)</computeroutput></para>
<para>Data transfer mode selection 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02966">2966</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4bf721a25f656b3de6fa0b0fe32edb6a"/><section>
    <title>SDIO_DCTRL_RWMOD</title>
<indexterm><primary>SDIO_DCTRL_RWMOD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_RWMOD</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_RWMOD   ((uint32_t)0x0400)</computeroutput></para>
<para>Read wait mode 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02977">2977</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafe9600da3e751118d49ea14ce44e91b9"/><section>
    <title>SDIO_DCTRL_RWSTART</title>
<indexterm><primary>SDIO_DCTRL_RWSTART</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_RWSTART</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_RWSTART   ((uint32_t)0x0100)</computeroutput></para>
<para>Read wait start 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02975">2975</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3f1b5b6a32ce712fbb3767090b1b045e"/><section>
    <title>SDIO_DCTRL_RWSTOP</title>
<indexterm><primary>SDIO_DCTRL_RWSTOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_RWSTOP</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_RWSTOP   ((uint32_t)0x0200)</computeroutput></para>
<para>Read wait stop 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02976">2976</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa16b4c4037cf974162a591aea753fc21"/><section>
    <title>SDIO_DCTRL_SDIOEN</title>
<indexterm><primary>SDIO_DCTRL_SDIOEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DCTRL_SDIOEN</secondary></indexterm>
<para><computeroutput>#define SDIO_DCTRL_SDIOEN   ((uint32_t)0x0800)</computeroutput></para>
<para>SD I/O enable functions </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02978">2978</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4d3b07bca9aec8ef5456ba9b73f13adb"/><section>
    <title>SDIO_DLEN_DATALENGTH</title>
<indexterm><primary>SDIO_DLEN_DATALENGTH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DLEN_DATALENGTH</secondary></indexterm>
<para><computeroutput>#define SDIO_DLEN_DATALENGTH   ((uint32_t)0x01FFFFFF)</computeroutput></para>
<para>Data length value 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02961">2961</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga27e45eea9ce17b7251f10ea763180690"/><section>
    <title>SDIO_DTIMER_DATATIME</title>
<indexterm><primary>SDIO_DTIMER_DATATIME</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_DTIMER_DATATIME</secondary></indexterm>
<para><computeroutput>#define SDIO_DTIMER_DATATIME   ((uint32_t)0xFFFFFFFF)</computeroutput></para>
<para>Data timeout period. </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02958">2958</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5fc0d1e12c55398e2881fe917672da25"/><section>
    <title>SDIO_FIFO_FIFODATA</title>
<indexterm><primary>SDIO_FIFO_FIFODATA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_FIFO_FIFODATA</secondary></indexterm>
<para><computeroutput>#define SDIO_FIFO_FIFODATA   ((uint32_t)0xFFFFFFFF)</computeroutput></para>
<para>Receive and transmit FIFO data </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03054">3054</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa45f5e0a2be89267f79cad57f456f0a2"/><section>
    <title>SDIO_FIFOCNT_FIFOCOUNT</title>
<indexterm><primary>SDIO_FIFOCNT_FIFOCOUNT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_FIFOCNT_FIFOCOUNT</secondary></indexterm>
<para><computeroutput>#define SDIO_FIFOCNT_FIFOCOUNT   ((uint32_t)0x00FFFFFF)</computeroutput></para>
<para>Remaining number of words to be written to or read from the FIFO </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03051">3051</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga44708c45f675cf065f1c7fc9311d6e43"/><section>
    <title>SDIO_ICR_CCRCFAILC</title>
<indexterm><primary>SDIO_ICR_CCRCFAILC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_CCRCFAILC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_CCRCFAILC   ((uint32_t)0x00000001)</computeroutput></para>
<para>CCRCFAIL flag clear bit </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03010">3010</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6f1cebd40fd1eafb59635b284c5a3f34"/><section>
    <title>SDIO_ICR_CEATAENDC</title>
<indexterm><primary>SDIO_ICR_CEATAENDC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_CEATAENDC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_CEATAENDC   ((uint32_t)0x00800000)</computeroutput></para>
<para>CEATAEND flag clear bit </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03022">3022</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8fb5c67aef48d5ee27b60107d938a58f"/><section>
    <title>SDIO_ICR_CMDRENDC</title>
<indexterm><primary>SDIO_ICR_CMDRENDC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_CMDRENDC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_CMDRENDC   ((uint32_t)0x00000040)</computeroutput></para>
<para>CMDREND flag clear bit 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03016">3016</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa27fe45ef7461caf704186630b26a196"/><section>
    <title>SDIO_ICR_CMDSENTC</title>
<indexterm><primary>SDIO_ICR_CMDSENTC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_CMDSENTC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_CMDSENTC   ((uint32_t)0x00000080)</computeroutput></para>
<para>CMDSENT flag clear bit 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03017">3017</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac4d128bee8a97ae9971d42f844d2e297"/><section>
    <title>SDIO_ICR_CTIMEOUTC</title>
<indexterm><primary>SDIO_ICR_CTIMEOUTC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_CTIMEOUTC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_CTIMEOUTC   ((uint32_t)0x00000004)</computeroutput></para>
<para>CTIMEOUT flag clear bit </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03012">3012</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga527e1f9cd295845d5be9975cf26bae7e"/><section>
    <title>SDIO_ICR_DATAENDC</title>
<indexterm><primary>SDIO_ICR_DATAENDC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_DATAENDC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_DATAENDC   ((uint32_t)0x00000100)</computeroutput></para>
<para>DATAEND flag clear bit 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03018">3018</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadc5518c07e39dc1f91603737d1a7180b"/><section>
    <title>SDIO_ICR_DBCKENDC</title>
<indexterm><primary>SDIO_ICR_DBCKENDC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_DBCKENDC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_DBCKENDC   ((uint32_t)0x00000400)</computeroutput></para>
<para>DBCKEND flag clear bit 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03020">3020</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2cb6cde5f88a5d2b635a830dd401c4e0"/><section>
    <title>SDIO_ICR_DCRCFAILC</title>
<indexterm><primary>SDIO_ICR_DCRCFAILC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_DCRCFAILC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_DCRCFAILC   ((uint32_t)0x00000002)</computeroutput></para>
<para>DCRCFAIL flag clear bit </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03011">3011</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadcb64d3d07a5841ee9f18ff6bc75350b"/><section>
    <title>SDIO_ICR_DTIMEOUTC</title>
<indexterm><primary>SDIO_ICR_DTIMEOUTC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_DTIMEOUTC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_DTIMEOUTC   ((uint32_t)0x00000008)</computeroutput></para>
<para>DTIMEOUT flag clear bit </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03013">3013</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2513d040c7695b152b0b423ad6f5c81e"/><section>
    <title>SDIO_ICR_RXOVERRC</title>
<indexterm><primary>SDIO_ICR_RXOVERRC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_RXOVERRC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_RXOVERRC   ((uint32_t)0x00000020)</computeroutput></para>
<para>RXOVERR flag clear bit 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03015">3015</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2990db729fb017dfd659dc6cf8823761"/><section>
    <title>SDIO_ICR_SDIOITC</title>
<indexterm><primary>SDIO_ICR_SDIOITC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_SDIOITC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_SDIOITC   ((uint32_t)0x00400000)</computeroutput></para>
<para>SDIOIT flag clear bit 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03021">3021</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae614b5ab8a8aecbc3c1ce74645cdc28c"/><section>
    <title>SDIO_ICR_STBITERRC</title>
<indexterm><primary>SDIO_ICR_STBITERRC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_STBITERRC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_STBITERRC   ((uint32_t)0x00000200)</computeroutput></para>
<para>STBITERR flag clear bit </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03019">3019</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9628d77973f35d628924172831b029f8"/><section>
    <title>SDIO_ICR_TXUNDERRC</title>
<indexterm><primary>SDIO_ICR_TXUNDERRC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_ICR_TXUNDERRC</secondary></indexterm>
<para><computeroutput>#define SDIO_ICR_TXUNDERRC   ((uint32_t)0x00000010)</computeroutput></para>
<para>TXUNDERR flag clear bit </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03014">3014</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e24d12a6c9af91337cb391d3ba698f3"/><section>
    <title>SDIO_MASK_CCRCFAILIE</title>
<indexterm><primary>SDIO_MASK_CCRCFAILIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_CCRCFAILIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_CCRCFAILIE   ((uint32_t)0x00000001)</computeroutput></para>
<para>Command CRC Fail Interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03025">3025</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0a19dd3039888ebdc40b2406be400749"/><section>
    <title>SDIO_MASK_CEATAENDIE</title>
<indexterm><primary>SDIO_MASK_CEATAENDIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_CEATAENDIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_CEATAENDIE   ((uint32_t)0x00800000)</computeroutput></para>
<para>CE-ATA command completion signal received Interrupt Enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03048">3048</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad63b504f02ea0b1e5ec48962799fde88"/><section>
    <title>SDIO_MASK_CMDACTIE</title>
<indexterm><primary>SDIO_MASK_CMDACTIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_CMDACTIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_CMDACTIE   ((uint32_t)0x00000800)</computeroutput></para>
<para>CCommand Acting Interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03036">3036</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5fdedfc60a2019ff5f64533fcdd0c3f1"/><section>
    <title>SDIO_MASK_CMDRENDIE</title>
<indexterm><primary>SDIO_MASK_CMDRENDIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_CMDRENDIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_CMDRENDIE   ((uint32_t)0x00000040)</computeroutput></para>
<para>Command Response Received Interrupt Enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03031">3031</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d541aea02974c03bd8a8426125c35ff"/><section>
    <title>SDIO_MASK_CMDSENTIE</title>
<indexterm><primary>SDIO_MASK_CMDSENTIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_CMDSENTIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_CMDSENTIE   ((uint32_t)0x00000080)</computeroutput></para>
<para>Command Sent Interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03032">3032</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga23f5a8c06e289522af0a679b08bdb014"/><section>
    <title>SDIO_MASK_CTIMEOUTIE</title>
<indexterm><primary>SDIO_MASK_CTIMEOUTIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_CTIMEOUTIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_CTIMEOUTIE   ((uint32_t)0x00000004)</computeroutput></para>
<para>Command TimeOut Interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03027">3027</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae6398bd3e8312eea3b986ab59b80b466"/><section>
    <title>SDIO_MASK_DATAENDIE</title>
<indexterm><primary>SDIO_MASK_DATAENDIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_DATAENDIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_DATAENDIE   ((uint32_t)0x00000100)</computeroutput></para>
<para>Data End Interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03033">3033</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga947e5da36c9eeca0b48f3356067dff00"/><section>
    <title>SDIO_MASK_DBCKENDIE</title>
<indexterm><primary>SDIO_MASK_DBCKENDIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_DBCKENDIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_DBCKENDIE   ((uint32_t)0x00000400)</computeroutput></para>
<para>Data Block End Interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03035">3035</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e2e106a1f7792f054c6cc1f60906a09"/><section>
    <title>SDIO_MASK_DCRCFAILIE</title>
<indexterm><primary>SDIO_MASK_DCRCFAILIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_DCRCFAILIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_DCRCFAILIE   ((uint32_t)0x00000002)</computeroutput></para>
<para>Data CRC Fail Interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03026">3026</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7b4cc63338fe72abd76e5b399c47379b"/><section>
    <title>SDIO_MASK_DTIMEOUTIE</title>
<indexterm><primary>SDIO_MASK_DTIMEOUTIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_DTIMEOUTIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_DTIMEOUTIE   ((uint32_t)0x00000008)</computeroutput></para>
<para>Data TimeOut Interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03028">3028</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9768c39a5d9d3c5519eb522c62a75eae"/><section>
    <title>SDIO_MASK_RXACTIE</title>
<indexterm><primary>SDIO_MASK_RXACTIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_RXACTIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_RXACTIE   ((uint32_t)0x00002000)</computeroutput></para>
<para>Data receive acting interrupt enabled 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03038">3038</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafa9da7d15902e6f94b79968a07250696"/><section>
    <title>SDIO_MASK_RXDAVLIE</title>
<indexterm><primary>SDIO_MASK_RXDAVLIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_RXDAVLIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_RXDAVLIE   ((uint32_t)0x00200000)</computeroutput></para>
<para>Data available in Rx FIFO interrupt Enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03046">3046</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadbc23fa1c153a9e5216baeef7922e412"/><section>
    <title>SDIO_MASK_RXFIFOEIE</title>
<indexterm><primary>SDIO_MASK_RXFIFOEIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_RXFIFOEIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_RXFIFOEIE   ((uint32_t)0x00080000)</computeroutput></para>
<para>Rx FIFO Empty interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03044">3044</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf18c4bdf8fa4ee85596a89de00158fbb"/><section>
    <title>SDIO_MASK_RXFIFOFIE</title>
<indexterm><primary>SDIO_MASK_RXFIFOFIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_RXFIFOFIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_RXFIFOFIE   ((uint32_t)0x00020000)</computeroutput></para>
<para>Rx FIFO Full interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03042">3042</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga04d50028fc671494508aecb04e727102"/><section>
    <title>SDIO_MASK_RXFIFOHFIE</title>
<indexterm><primary>SDIO_MASK_RXFIFOHFIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_RXFIFOHFIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_RXFIFOHFIE   ((uint32_t)0x00008000)</computeroutput></para>
<para>Rx FIFO Half Full interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03040">3040</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga39f494cf2a6af6ced9eaeac751ea81e4"/><section>
    <title>SDIO_MASK_RXOVERRIE</title>
<indexterm><primary>SDIO_MASK_RXOVERRIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_RXOVERRIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_RXOVERRIE   ((uint32_t)0x00000020)</computeroutput></para>
<para>Rx FIFO OverRun Error Interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03030">3030</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad73b7c7d480d2d71613995cfecc59138"/><section>
    <title>SDIO_MASK_SDIOITIE</title>
<indexterm><primary>SDIO_MASK_SDIOITIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_SDIOITIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_SDIOITIE   ((uint32_t)0x00400000)</computeroutput></para>
<para>SDIO Mode Interrupt Received interrupt Enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03047">3047</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4194bed51eb4a951a58a5d4062ba978f"/><section>
    <title>SDIO_MASK_STBITERRIE</title>
<indexterm><primary>SDIO_MASK_STBITERRIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_STBITERRIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_STBITERRIE   ((uint32_t)0x00000200)</computeroutput></para>
<para>Start Bit Error Interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03034">3034</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9bbfbc3f69ab77171eb1a0058783b1e0"/><section>
    <title>SDIO_MASK_TXACTIE</title>
<indexterm><primary>SDIO_MASK_TXACTIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_TXACTIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_TXACTIE   ((uint32_t)0x00001000)</computeroutput></para>
<para>Data Transmit Acting Interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03037">3037</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9a1988093a6df087ebb8ff41a51962da"/><section>
    <title>SDIO_MASK_TXDAVLIE</title>
<indexterm><primary>SDIO_MASK_TXDAVLIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_TXDAVLIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_TXDAVLIE   ((uint32_t)0x00100000)</computeroutput></para>
<para>Data available in Tx FIFO interrupt Enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03045">3045</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga11e1d67150fad62dc1ca7783f3a19372"/><section>
    <title>SDIO_MASK_TXFIFOEIE</title>
<indexterm><primary>SDIO_MASK_TXFIFOEIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_TXFIFOEIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_TXFIFOEIE   ((uint32_t)0x00040000)</computeroutput></para>
<para>Tx FIFO Empty interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03043">3043</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga03a602b975ce16ef03083947aded0172"/><section>
    <title>SDIO_MASK_TXFIFOFIE</title>
<indexterm><primary>SDIO_MASK_TXFIFOFIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_TXFIFOFIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_TXFIFOFIE   ((uint32_t)0x00010000)</computeroutput></para>
<para>Tx FIFO Full interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03041">3041</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad9cf28de8489fee023ea353df0e13fa7"/><section>
    <title>SDIO_MASK_TXFIFOHEIE</title>
<indexterm><primary>SDIO_MASK_TXFIFOHEIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_TXFIFOHEIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_TXFIFOHEIE   ((uint32_t)0x00004000)</computeroutput></para>
<para>Tx FIFO Half Empty interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03039">3039</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e02e525dc6ca1bb294b174e7391753d"/><section>
    <title>SDIO_MASK_TXUNDERRIE</title>
<indexterm><primary>SDIO_MASK_TXUNDERRIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_MASK_TXUNDERRIE</secondary></indexterm>
<para><computeroutput>#define SDIO_MASK_TXUNDERRIE   ((uint32_t)0x00000010)</computeroutput></para>
<para>Tx FIFO UnderRun Error Interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03029">3029</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf125c56eeb40163b617c9fb6329da67f"/><section>
    <title>SDIO_POWER_PWRCTRL</title>
<indexterm><primary>SDIO_POWER_PWRCTRL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_POWER_PWRCTRL</secondary></indexterm>
<para><computeroutput>#define SDIO_POWER_PWRCTRL   ((uint32_t)0x03)</computeroutput></para>
<para>PWRCTRL[1:0] bits (Power supply control bits) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02904">2904</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa82b7689b02f54318d3f629d70b85098"/><section>
    <title>SDIO_POWER_PWRCTRL_0</title>
<indexterm><primary>SDIO_POWER_PWRCTRL_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_POWER_PWRCTRL_0</secondary></indexterm>
<para><computeroutput>#define SDIO_POWER_PWRCTRL_0   ((uint32_t)0x01)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02905">2905</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadd149efb1d6062f37165ac01268a875e"/><section>
    <title>SDIO_POWER_PWRCTRL_1</title>
<indexterm><primary>SDIO_POWER_PWRCTRL_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_POWER_PWRCTRL_1</secondary></indexterm>
<para><computeroutput>#define SDIO_POWER_PWRCTRL_1   ((uint32_t)0x02)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02906">2906</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga56a55231f7a91cfd2cefaca0f6135cbc"/><section>
    <title>SDIO_RESP0_CARDSTATUS0</title>
<indexterm><primary>SDIO_RESP0_CARDSTATUS0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_RESP0_CARDSTATUS0</secondary></indexterm>
<para><computeroutput>#define SDIO_RESP0_CARDSTATUS0   ((uint32_t)0xFFFFFFFF)</computeroutput></para>
<para>Card Status </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02943">2943</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1d20abddfc99835a2954eda5899f6db1"/><section>
    <title>SDIO_RESP1_CARDSTATUS1</title>
<indexterm><primary>SDIO_RESP1_CARDSTATUS1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_RESP1_CARDSTATUS1</secondary></indexterm>
<para><computeroutput>#define SDIO_RESP1_CARDSTATUS1   ((uint32_t)0xFFFFFFFF)</computeroutput></para>
<para>Card Status </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02946">2946</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga31a482ff36bde1df56ab603c864c4066"/><section>
    <title>SDIO_RESP2_CARDSTATUS2</title>
<indexterm><primary>SDIO_RESP2_CARDSTATUS2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_RESP2_CARDSTATUS2</secondary></indexterm>
<para><computeroutput>#define SDIO_RESP2_CARDSTATUS2   ((uint32_t)0xFFFFFFFF)</computeroutput></para>
<para>Card Status </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02949">2949</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1075c96b5818b0500d5cce231ace89cf"/><section>
    <title>SDIO_RESP3_CARDSTATUS3</title>
<indexterm><primary>SDIO_RESP3_CARDSTATUS3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_RESP3_CARDSTATUS3</secondary></indexterm>
<para><computeroutput>#define SDIO_RESP3_CARDSTATUS3   ((uint32_t)0xFFFFFFFF)</computeroutput></para>
<para>Card Status </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02952">2952</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga407ab1e46a80426602ab36e86457da26"/><section>
    <title>SDIO_RESP4_CARDSTATUS4</title>
<indexterm><primary>SDIO_RESP4_CARDSTATUS4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_RESP4_CARDSTATUS4</secondary></indexterm>
<para><computeroutput>#define SDIO_RESP4_CARDSTATUS4   ((uint32_t)0xFFFFFFFF)</computeroutput></para>
<para>Card Status </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02955">2955</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga27f9a6cbfd364bbb050b526ebc01d2d7"/><section>
    <title>SDIO_RESPCMD_RESPCMD</title>
<indexterm><primary>SDIO_RESPCMD_RESPCMD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_RESPCMD_RESPCMD</secondary></indexterm>
<para><computeroutput>#define SDIO_RESPCMD_RESPCMD   ((uint32_t)0x3F)</computeroutput></para>
<para>Response command index </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02940">2940</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad6dbe59c4bdd8b9a12b092cf84a9daef"/><section>
    <title>SDIO_STA_CCRCFAIL</title>
<indexterm><primary>SDIO_STA_CCRCFAIL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_CCRCFAIL</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_CCRCFAIL   ((uint32_t)0x00000001)</computeroutput></para>
<para>Command response received (CRC check failed) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02984">2984</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5d8ef3b4157374fd2b5fc8ed12b77a0c"/><section>
    <title>SDIO_STA_CEATAEND</title>
<indexterm><primary>SDIO_STA_CEATAEND</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_CEATAEND</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_CEATAEND   ((uint32_t)0x00800000)</computeroutput></para>
<para>CE-ATA command completion signal received for CMD61 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03007">3007</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga99ccdac7a223635ee5b38a4bae8f30cc"/><section>
    <title>SDIO_STA_CMDACT</title>
<indexterm><primary>SDIO_STA_CMDACT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_CMDACT</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_CMDACT   ((uint32_t)0x00000800)</computeroutput></para>
<para>Command transfer in progress 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02995">2995</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga096f11117736a2252f1cd5c4cccdc6e6"/><section>
    <title>SDIO_STA_CMDREND</title>
<indexterm><primary>SDIO_STA_CMDREND</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_CMDREND</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_CMDREND   ((uint32_t)0x00000040)</computeroutput></para>
<para>Command response received (CRC check passed) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02990">2990</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa550641dc6aa942e1b524ad0e557a284"/><section>
    <title>SDIO_STA_CMDSENT</title>
<indexterm><primary>SDIO_STA_CMDSENT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_CMDSENT</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_CMDSENT   ((uint32_t)0x00000080)</computeroutput></para>
<para>Command sent (no response required) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02991">2991</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae72c4f34bb3ccffeef1d7cdcb7415bdc"/><section>
    <title>SDIO_STA_CTIMEOUT</title>
<indexterm><primary>SDIO_STA_CTIMEOUT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_CTIMEOUT</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_CTIMEOUT   ((uint32_t)0x00000004)</computeroutput></para>
<para>Command response timeout 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02986">2986</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafe7e354a903b957943cf5b6bed4cdf6b"/><section>
    <title>SDIO_STA_DATAEND</title>
<indexterm><primary>SDIO_STA_DATAEND</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_DATAEND</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_DATAEND   ((uint32_t)0x00000100)</computeroutput></para>
<para>Data end (data counter, SDIDCOUNT, is zero) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02992">2992</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2fabf2c02cba6d4de1e90d8d1dc9793c"/><section>
    <title>SDIO_STA_DBCKEND</title>
<indexterm><primary>SDIO_STA_DBCKEND</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_DBCKEND</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_DBCKEND   ((uint32_t)0x00000400)</computeroutput></para>
<para>Data block sent/received (CRC check passed) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02994">2994</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga554d1f9986bf5c715dd6f27a6493ce31"/><section>
    <title>SDIO_STA_DCRCFAIL</title>
<indexterm><primary>SDIO_STA_DCRCFAIL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_DCRCFAIL</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_DCRCFAIL   ((uint32_t)0x00000002)</computeroutput></para>
<para>Data block sent/received (CRC check failed) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02985">2985</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8a2cad7ef3406a46ddba51f7ab5df94b"/><section>
    <title>SDIO_STA_DTIMEOUT</title>
<indexterm><primary>SDIO_STA_DTIMEOUT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_DTIMEOUT</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_DTIMEOUT   ((uint32_t)0x00000008)</computeroutput></para>
<para>Data timeout 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02987">2987</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaad2f52b50765fa449dcfabc39b099796"/><section>
    <title>SDIO_STA_RXACT</title>
<indexterm><primary>SDIO_STA_RXACT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_RXACT</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_RXACT   ((uint32_t)0x00002000)</computeroutput></para>
<para>Data receive in progress 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02997">2997</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadcad9b8c0e3ccba1aa389d7713db6803"/><section>
    <title>SDIO_STA_RXDAVL</title>
<indexterm><primary>SDIO_STA_RXDAVL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_RXDAVL</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_RXDAVL   ((uint32_t)0x00200000)</computeroutput></para>
<para>Data available in receive FIFO 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03005">3005</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga44bf9f7321d65a3effd2df469a58a464"/><section>
    <title>SDIO_STA_RXFIFOE</title>
<indexterm><primary>SDIO_STA_RXFIFOE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_RXFIFOE</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_RXFIFOE   ((uint32_t)0x00080000)</computeroutput></para>
<para>Receive FIFO empty 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03003">3003</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga85f46f873ca5fe91a1e8206d157b9446"/><section>
    <title>SDIO_STA_RXFIFOF</title>
<indexterm><primary>SDIO_STA_RXFIFOF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_RXFIFOF</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_RXFIFOF   ((uint32_t)0x00020000)</computeroutput></para>
<para>Receive FIFO full 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03001">3001</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7916c47ee972376a0eaee584133ca36d"/><section>
    <title>SDIO_STA_RXFIFOHF</title>
<indexterm><primary>SDIO_STA_RXFIFOHF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_RXFIFOHF</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_RXFIFOHF   ((uint32_t)0x00008000)</computeroutput></para>
<para>Receive FIFO Half Full: there are at least 8 words in the FIFO </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02999">2999</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad4b91289c9f6b773f928706ae8a5ddfc"/><section>
    <title>SDIO_STA_RXOVERR</title>
<indexterm><primary>SDIO_STA_RXOVERR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_RXOVERR</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_RXOVERR   ((uint32_t)0x00000020)</computeroutput></para>
<para>Received FIFO overrun error 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02989">2989</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5df3c10c37285faedb2d853aea4e63dc"/><section>
    <title>SDIO_STA_SDIOIT</title>
<indexterm><primary>SDIO_STA_SDIOIT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_SDIOIT</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_SDIOIT   ((uint32_t)0x00400000)</computeroutput></para>
<para>SDIO interrupt received 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03006">3006</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7a9ef8e72604e9997da23601a2dd84a4"/><section>
    <title>SDIO_STA_STBITERR</title>
<indexterm><primary>SDIO_STA_STBITERR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_STBITERR</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_STBITERR   ((uint32_t)0x00000200)</computeroutput></para>
<para>Start bit not detected on all data signals in wide bus mode </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02993">2993</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga908feb4957f48390bc2fc0bde47ac784"/><section>
    <title>SDIO_STA_TXACT</title>
<indexterm><primary>SDIO_STA_TXACT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_TXACT</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_TXACT   ((uint32_t)0x00001000)</computeroutput></para>
<para>Data transmit in progress 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02996">2996</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga19b374518e813f7a1ac4aec3b24b7517"/><section>
    <title>SDIO_STA_TXDAVL</title>
<indexterm><primary>SDIO_STA_TXDAVL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_TXDAVL</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_TXDAVL   ((uint32_t)0x00100000)</computeroutput></para>
<para>Data available in transmit FIFO 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03004">3004</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4624f95c5224c631f99571b5454acd86"/><section>
    <title>SDIO_STA_TXFIFOE</title>
<indexterm><primary>SDIO_STA_TXFIFOE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_TXFIFOE</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_TXFIFOE   ((uint32_t)0x00040000)</computeroutput></para>
<para>Transmit FIFO empty 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03002">3002</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae1497b46f9a906001dabb7d7604f6c05"/><section>
    <title>SDIO_STA_TXFIFOF</title>
<indexterm><primary>SDIO_STA_TXFIFOF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_TXFIFOF</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_TXFIFOF   ((uint32_t)0x00010000)</computeroutput></para>
<para>Transmit FIFO full 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03000">3000</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga62b9e38be5956dde69049154facc62fd"/><section>
    <title>SDIO_STA_TXFIFOHE</title>
<indexterm><primary>SDIO_STA_TXFIFOHE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_TXFIFOHE</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_TXFIFOHE   ((uint32_t)0x00004000)</computeroutput></para>
<para>Transmit FIFO Half Empty: at least 8 words can be written into the FIFO </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02998">2998</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b9dcdb8b90d8266eb0c5a2be81238aa"/><section>
    <title>SDIO_STA_TXUNDERR</title>
<indexterm><primary>SDIO_STA_TXUNDERR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SDIO_STA_TXUNDERR</secondary></indexterm>
<para><computeroutput>#define SDIO_STA_TXUNDERR   ((uint32_t)0x00000010)</computeroutput></para>
<para>Transmit FIFO underrun error 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l02988">2988</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga43608d3c2959fc9ca64398d61cbf484e"/><section>
    <title>SPI_CR1_BIDIMODE</title>
<indexterm><primary>SPI_CR1_BIDIMODE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_BIDIMODE</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_BIDIMODE   ((uint32_t)0x00008000)</computeroutput></para>
<para>Bidirectional data mode enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03080">3080</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga378953916b7701bd49f063c0366b703f"/><section>
    <title>SPI_CR1_BIDIOE</title>
<indexterm><primary>SPI_CR1_BIDIOE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_BIDIOE</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_BIDIOE   ((uint32_t)0x00004000)</computeroutput></para>
<para>Output enable in bidirectional mode </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03079">3079</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga261af22667719a32b3ce566c1e261936"/><section>
    <title>SPI_CR1_BR</title>
<indexterm><primary>SPI_CR1_BR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_BR</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_BR   ((uint32_t)0x00000038)</computeroutput></para>
<para>BR[2:0] bits (Baud Rate Control) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03066">3066</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa364b123cf797044094cc229330ce321"/><section>
    <title>SPI_CR1_BR_0</title>
<indexterm><primary>SPI_CR1_BR_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_BR_0</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_BR_0   ((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03067">3067</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga45e93d18c8966964ed1926d5ca87ef46"/><section>
    <title>SPI_CR1_BR_1</title>
<indexterm><primary>SPI_CR1_BR_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_BR_1</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_BR_1   ((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03068">3068</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga28b823d564e9d90150bcc6744b4ed622"/><section>
    <title>SPI_CR1_BR_2</title>
<indexterm><primary>SPI_CR1_BR_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_BR_2</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_BR_2   ((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03069">3069</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga97602d8ded14bbd2c1deadaf308755a3"/><section>
    <title>SPI_CR1_CPHA</title>
<indexterm><primary>SPI_CR1_CPHA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_CPHA</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_CPHA   ((uint32_t)0x00000001)</computeroutput></para>
<para>Clock Phase 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03062">3062</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2616a10f5118cdc68fbdf0582481e124"/><section>
    <title>SPI_CR1_CPOL</title>
<indexterm><primary>SPI_CR1_CPOL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_CPOL</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_CPOL   ((uint32_t)0x00000002)</computeroutput></para>
<para>Clock Polarity 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03063">3063</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac9339b7c6466f09ad26c26b3bb81c51b"/><section>
    <title>SPI_CR1_CRCEN</title>
<indexterm><primary>SPI_CR1_CRCEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_CRCEN</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_CRCEN   ((uint32_t)0x00002000)</computeroutput></para>
<para>Hardware CRC calculation enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03078">3078</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga57072f13c2e54c12186ae8c5fdecb250"/><section>
    <title>SPI_CR1_CRCNEXT</title>
<indexterm><primary>SPI_CR1_CRCNEXT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_CRCNEXT</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_CRCNEXT   ((uint32_t)0x00001000)</computeroutput></para>
<para>Transmit CRC next 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03077">3077</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3ffabea0de695a19198d906bf6a1d9fd"/><section>
    <title>SPI_CR1_DFF</title>
<indexterm><primary>SPI_CR1_DFF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_DFF</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_DFF   ((uint32_t)0x00000800)</computeroutput></para>
<para>Data Frame Format 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03076">3076</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab929e9d5ddbb66f229c501ab18d0e6e8"/><section>
    <title>SPI_CR1_LSBFIRST</title>
<indexterm><primary>SPI_CR1_LSBFIRST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_LSBFIRST</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_LSBFIRST   ((uint32_t)0x00000080)</computeroutput></para>
<para>Frame Format 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03072">3072</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5b3b6ae107fc37bf18e14506298d7a55"/><section>
    <title>SPI_CR1_MSTR</title>
<indexterm><primary>SPI_CR1_MSTR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_MSTR</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_MSTR   ((uint32_t)0x00000004)</computeroutput></para>
<para>Master Selection </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03064">3064</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9ffecf774b84a8cdc11ab1f931791883"/><section>
    <title>SPI_CR1_RXONLY</title>
<indexterm><primary>SPI_CR1_RXONLY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_RXONLY</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_RXONLY   ((uint32_t)0x00000400)</computeroutput></para>
<para>Receive only 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03075">3075</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac5a646d978d3b98eb7c6a5d95d75c3f9"/><section>
    <title>SPI_CR1_SPE</title>
<indexterm><primary>SPI_CR1_SPE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_SPE</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_SPE   ((uint32_t)0x00000040)</computeroutput></para>
<para>SPI Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03071">3071</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5f154374b58c0234f82ea326cb303a1e"/><section>
    <title>SPI_CR1_SSI</title>
<indexterm><primary>SPI_CR1_SSI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_SSI</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_SSI   ((uint32_t)0x00000100)</computeroutput></para>
<para>Internal slave select 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03073">3073</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0e236047e05106cf1ba7929766311382"/><section>
    <title>SPI_CR1_SSM</title>
<indexterm><primary>SPI_CR1_SSM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR1_SSM</secondary></indexterm>
<para><computeroutput>#define SPI_CR1_SSM   ((uint32_t)0x00000200)</computeroutput></para>
<para>Software slave management 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03074">3074</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf18705567de7ab52a62e5ef3ba27418b"/><section>
    <title>SPI_CR2_ERRIE</title>
<indexterm><primary>SPI_CR2_ERRIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR2_ERRIE</secondary></indexterm>
<para><computeroutput>#define SPI_CR2_ERRIE   ((uint32_t)0x00000020)</computeroutput></para>
<para>Error Interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03087">3087</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga09e3f41fa2150831afaac191046087f2"/><section>
    <title>SPI_CR2_FRF</title>
<indexterm><primary>SPI_CR2_FRF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR2_FRF</secondary></indexterm>
<para><computeroutput>#define SPI_CR2_FRF   ((uint32_t)0x00000010)</computeroutput></para>
<para>Frame Format 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03086">3086</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf23c590d98279634af05550702a806da"/><section>
    <title>SPI_CR2_RXDMAEN</title>
<indexterm><primary>SPI_CR2_RXDMAEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR2_RXDMAEN</secondary></indexterm>
<para><computeroutput>#define SPI_CR2_RXDMAEN   ((uint32_t)0x00000001)</computeroutput></para>
<para>Rx Buffer DMA Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03083">3083</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa7d4c37fbbcced7f2a0421e6ffd103ea"/><section>
    <title>SPI_CR2_RXNEIE</title>
<indexterm><primary>SPI_CR2_RXNEIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR2_RXNEIE</secondary></indexterm>
<para><computeroutput>#define SPI_CR2_RXNEIE   ((uint32_t)0x00000040)</computeroutput></para>
<para>RX buffer Not Empty Interrupt Enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03088">3088</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae94612b95395eff626f5f3d7d28352dd"/><section>
    <title>SPI_CR2_SSOE</title>
<indexterm><primary>SPI_CR2_SSOE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR2_SSOE</secondary></indexterm>
<para><computeroutput>#define SPI_CR2_SSOE   ((uint32_t)0x00000004)</computeroutput></para>
<para>SS Output Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03085">3085</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3eee671793983a3bd669c9173b2ce210"/><section>
    <title>SPI_CR2_TXDMAEN</title>
<indexterm><primary>SPI_CR2_TXDMAEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR2_TXDMAEN</secondary></indexterm>
<para><computeroutput>#define SPI_CR2_TXDMAEN   ((uint32_t)0x00000002)</computeroutput></para>
<para>Tx Buffer DMA Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03084">3084</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga23f683a1252ccaf625cae1a978989b2c"/><section>
    <title>SPI_CR2_TXEIE</title>
<indexterm><primary>SPI_CR2_TXEIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CR2_TXEIE</secondary></indexterm>
<para><computeroutput>#define SPI_CR2_TXEIE   ((uint32_t)0x00000080)</computeroutput></para>
<para>Tx buffer Empty Interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03089">3089</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae968658ab837800723eafcc21af10247"/><section>
    <title>SPI_CRCPR_CRCPOLY</title>
<indexterm><primary>SPI_CRCPR_CRCPOLY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_CRCPR_CRCPOLY</secondary></indexterm>
<para><computeroutput>#define SPI_CRCPR_CRCPOLY   ((uint32_t)0x0000FFFF)</computeroutput></para>
<para>CRC polynomial register </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03106">3106</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa4da7d7f05a28d1aaa52ec557e55e1ad"/><section>
    <title>SPI_DR_DR</title>
<indexterm><primary>SPI_DR_DR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_DR_DR</secondary></indexterm>
<para><computeroutput>#define SPI_DR_DR   ((uint32_t)0x0000FFFF)</computeroutput></para>
<para>Data Register 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03103">3103</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9c362b3d703698a7891f032f6b29056f"/><section>
    <title>SPI_I2SCFGR_CHLEN</title>
<indexterm><primary>SPI_I2SCFGR_CHLEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_CHLEN</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_CHLEN   ((uint32_t)0x00000001)</computeroutput></para>
<para>Channel length (number of bits per audio channel) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03115">3115</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c5be1f1c8b4689643e04cd5034e7f5f"/><section>
    <title>SPI_I2SCFGR_CKPOL</title>
<indexterm><primary>SPI_I2SCFGR_CKPOL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_CKPOL</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_CKPOL   ((uint32_t)0x00000008)</computeroutput></para>
<para>steady state clock polarity 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03121">3121</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacc12f9d2003ab169a3f68e9d809f84ae"/><section>
    <title>SPI_I2SCFGR_DATLEN</title>
<indexterm><primary>SPI_I2SCFGR_DATLEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_DATLEN</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_DATLEN   ((uint32_t)0x00000006)</computeroutput></para>
<para>DATLEN[1:0] bits (Data length to be transferred) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03117">3117</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa20ad624085d2e533eea3662cb03d8fa"/><section>
    <title>SPI_I2SCFGR_DATLEN_0</title>
<indexterm><primary>SPI_I2SCFGR_DATLEN_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_DATLEN_0</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_DATLEN_0   ((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03118">3118</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadf6e940d195fa1633cb1b23414f00412"/><section>
    <title>SPI_I2SCFGR_DATLEN_1</title>
<indexterm><primary>SPI_I2SCFGR_DATLEN_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_DATLEN_1</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_DATLEN_1   ((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03119">3119</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf09fd11f6f97000266b30b015bf2cb68"/><section>
    <title>SPI_I2SCFGR_I2SCFG</title>
<indexterm><primary>SPI_I2SCFGR_I2SCFG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_I2SCFG</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_I2SCFG   ((uint32_t)0x00000300)</computeroutput></para>
<para>I2SCFG[1:0] bits (I2S configuration mode) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03129">3129</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga421c94680ee8a2583419e2b0c89e995e"/><section>
    <title>SPI_I2SCFGR_I2SCFG_0</title>
<indexterm><primary>SPI_I2SCFGR_I2SCFG_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_I2SCFG_0</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_I2SCFG_0   ((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03130">3130</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga80c398b9e79fcc61a497f9d7dd910352"/><section>
    <title>SPI_I2SCFGR_I2SCFG_1</title>
<indexterm><primary>SPI_I2SCFGR_I2SCFG_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_I2SCFG_1</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_I2SCFG_1   ((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03131">3131</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga30d76c7552c91bbd5cbac70d9c56ebb3"/><section>
    <title>SPI_I2SCFGR_I2SE</title>
<indexterm><primary>SPI_I2SCFGR_I2SE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_I2SE</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_I2SE   ((uint32_t)0x00000400)</computeroutput></para>
<para>I2S Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03133">3133</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae99763414b3c2f11fcfecb1f93eb6701"/><section>
    <title>SPI_I2SCFGR_I2SMOD</title>
<indexterm><primary>SPI_I2SCFGR_I2SMOD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_I2SMOD</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_I2SMOD   ((uint32_t)0x00000800)</computeroutput></para>
<para>I2S mode selection </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03134">3134</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7a822a80be3a51524b42491248f8031f"/><section>
    <title>SPI_I2SCFGR_I2SSTD</title>
<indexterm><primary>SPI_I2SCFGR_I2SSTD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_I2SSTD</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_I2SSTD   ((uint32_t)0x00000030)</computeroutput></para>
<para>I2SSTD[1:0] bits (I2S standard selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03123">3123</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafeba0a45703463dfe05334364bdacbe8"/><section>
    <title>SPI_I2SCFGR_I2SSTD_0</title>
<indexterm><primary>SPI_I2SCFGR_I2SSTD_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_I2SSTD_0</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_I2SSTD_0   ((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03124">3124</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0142a3667f59bce9bae80d31e88a124a"/><section>
    <title>SPI_I2SCFGR_I2SSTD_1</title>
<indexterm><primary>SPI_I2SCFGR_I2SSTD_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_I2SSTD_1</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_I2SSTD_1   ((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03125">3125</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga66a29efc32a31f903e89b7ddcd20857b"/><section>
    <title>SPI_I2SCFGR_PCMSYNC</title>
<indexterm><primary>SPI_I2SCFGR_PCMSYNC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SCFGR_PCMSYNC</secondary></indexterm>
<para><computeroutput>#define SPI_I2SCFGR_PCMSYNC   ((uint32_t)0x00000080)</computeroutput></para>
<para>PCM frame synchronization 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03127">3127</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga406ce88b2580a421f5b28bdbeb303543"/><section>
    <title>SPI_I2SPR_I2SDIV</title>
<indexterm><primary>SPI_I2SPR_I2SDIV</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SPR_I2SDIV</secondary></indexterm>
<para><computeroutput>#define SPI_I2SPR_I2SDIV   ((uint32_t)0x000000FF)</computeroutput></para>
<para>I2S Linear prescaler 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03137">3137</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga25669c3686c0c577d2d371ac09200ff0"/><section>
    <title>SPI_I2SPR_MCKOE</title>
<indexterm><primary>SPI_I2SPR_MCKOE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SPR_MCKOE</secondary></indexterm>
<para><computeroutput>#define SPI_I2SPR_MCKOE   ((uint32_t)0x00000200)</computeroutput></para>
<para>Master Clock Output Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03139">3139</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3d6d4136a5ae12f9bd5940324282355a"/><section>
    <title>SPI_I2SPR_ODD</title>
<indexterm><primary>SPI_I2SPR_ODD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_I2SPR_ODD</secondary></indexterm>
<para><computeroutput>#define SPI_I2SPR_ODD   ((uint32_t)0x00000100)</computeroutput></para>
<para>Odd factor for the prescaler </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03138">3138</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3a01a578c2c7bb4e587a8f1610843181"/><section>
    <title>SPI_RXCRCR_RXCRC</title>
<indexterm><primary>SPI_RXCRCR_RXCRC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_RXCRCR_RXCRC</secondary></indexterm>
<para><computeroutput>#define SPI_RXCRCR_RXCRC   ((uint32_t)0x0000FFFF)</computeroutput></para>
<para>Rx CRC Register 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03109">3109</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa3498df67729ae048dc5f315ef7c16bf"/><section>
    <title>SPI_SR_BSY</title>
<indexterm><primary>SPI_SR_BSY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_SR_BSY</secondary></indexterm>
<para><computeroutput>#define SPI_SR_BSY   ((uint32_t)0x00000080)</computeroutput></para>
<para>Busy flag 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03099">3099</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga81bd052f0b2e819ddd6bb16c2292a2de"/><section>
    <title>SPI_SR_CHSIDE</title>
<indexterm><primary>SPI_SR_CHSIDE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_SR_CHSIDE</secondary></indexterm>
<para><computeroutput>#define SPI_SR_CHSIDE   ((uint32_t)0x00000004)</computeroutput></para>
<para>Channel side 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03094">3094</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga69e543fa9584fd636032a3ee735f750b"/><section>
    <title>SPI_SR_CRCERR</title>
<indexterm><primary>SPI_SR_CRCERR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_SR_CRCERR</secondary></indexterm>
<para><computeroutput>#define SPI_SR_CRCERR   ((uint32_t)0x00000010)</computeroutput></para>
<para>CRC Error flag 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03096">3096</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gace2c7cac9431231663af42e6f5aabce6"/><section>
    <title>SPI_SR_FRE</title>
<indexterm><primary>SPI_SR_FRE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_SR_FRE</secondary></indexterm>
<para><computeroutput>#define SPI_SR_FRE   ((uint32_t)0x00000100)</computeroutput></para>
<para>Frame format error flag 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03100">3100</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabaa043349833dc7b8138969c64f63adf"/><section>
    <title>SPI_SR_MODF</title>
<indexterm><primary>SPI_SR_MODF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_SR_MODF</secondary></indexterm>
<para><computeroutput>#define SPI_SR_MODF   ((uint32_t)0x00000020)</computeroutput></para>
<para>Mode fault 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03097">3097</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa8d902302c5eb81ce4a57029de281232"/><section>
    <title>SPI_SR_OVR</title>
<indexterm><primary>SPI_SR_OVR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_SR_OVR</secondary></indexterm>
<para><computeroutput>#define SPI_SR_OVR   ((uint32_t)0x00000040)</computeroutput></para>
<para>Overrun flag 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03098">3098</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga40e14de547aa06864abcd4b0422d8b48"/><section>
    <title>SPI_SR_RXNE</title>
<indexterm><primary>SPI_SR_RXNE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_SR_RXNE</secondary></indexterm>
<para><computeroutput>#define SPI_SR_RXNE   ((uint32_t)0x00000001)</computeroutput></para>
<para>Receive buffer Not Empty </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03092">3092</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5bd5d21816947fcb25ccae7d3bf8eb2c"/><section>
    <title>SPI_SR_TXE</title>
<indexterm><primary>SPI_SR_TXE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_SR_TXE</secondary></indexterm>
<para><computeroutput>#define SPI_SR_TXE   ((uint32_t)0x00000002)</computeroutput></para>
<para>Transmit buffer Empty 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03093">3093</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga13d3292e963499c0e9a36869909229e6"/><section>
    <title>SPI_SR_UDR</title>
<indexterm><primary>SPI_SR_UDR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_SR_UDR</secondary></indexterm>
<para><computeroutput>#define SPI_SR_UDR   ((uint32_t)0x00000008)</computeroutput></para>
<para>Underrun flag 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03095">3095</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1c69dc721e89e40056999b64572dff09"/><section>
    <title>SPI_TXCRCR_TXCRC</title>
<indexterm><primary>SPI_TXCRCR_TXCRC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SPI_TXCRCR_TXCRC</secondary></indexterm>
<para><computeroutput>#define SPI_TXCRCR_TXCRC   ((uint32_t)0x0000FFFF)</computeroutput></para>
<para>Tx CRC Register 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03112">3112</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga261292a3a7ca1f767915b2e2ec3a7806"/><section>
    <title>SYSCFG_CMPCR_CMP_PD</title>
<indexterm><primary>SYSCFG_CMPCR_CMP_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_CMPCR_CMP_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_CMPCR_CMP_PD   ((uint32_t)0x00000001)</computeroutput></para>
<para>Compensation cell ready flag </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03338">3338</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae16bcca9b727e68f11467b6b3dad6215"/><section>
    <title>SYSCFG_CMPCR_READY</title>
<indexterm><primary>SYSCFG_CMPCR_READY</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_CMPCR_READY</secondary></indexterm>
<para><computeroutput>#define SYSCFG_CMPCR_READY   ((uint32_t)0x00000100)</computeroutput></para>
<para>Compensation cell power-down </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03339">3339</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga75b70d07448c3037234bc2abb8e3d884"/><section>
    <title>SYSCFG_EXTICR1_EXTI0</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI0</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI0   ((uint32_t)0x000F)</computeroutput></para>
<para>EXTI 0 configuration </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03156">3156</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6de6aa8e32ae5cd07fd69e42e7226bd1"/><section>
    <title>SYSCFG_EXTICR1_EXTI0_PA</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI0_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI0_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI0_PA   ((uint32_t)0x0000)</computeroutput></para><para>

<para>EXTI0 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</para>

<para>PA[0] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03163">3163</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf43c9ef6b61e39655cbe969967c79a69"/><section>
    <title>SYSCFG_EXTICR1_EXTI0_PB</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI0_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI0_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI0_PB   ((uint32_t)0x0001)</computeroutput></para>
<para>PB[0] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03164">3164</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga861a4d7b48ffd93997267baaad12fd51"/><section>
    <title>SYSCFG_EXTICR1_EXTI0_PC</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI0_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI0_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI0_PC   ((uint32_t)0x0002)</computeroutput></para>
<para>PC[0] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03165">3165</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf6439042c8cd14f99fe3813cff47c0ee"/><section>
    <title>SYSCFG_EXTICR1_EXTI0_PD</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI0_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI0_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI0_PD   ((uint32_t)0x0003)</computeroutput></para>
<para>PD[0] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03166">3166</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacb087e2ded8ac927ee9e1fc0234bfdef"/><section>
    <title>SYSCFG_EXTICR1_EXTI0_PE</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI0_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI0_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI0_PE   ((uint32_t)0x0004)</computeroutput></para>
<para>PE[0] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03167">3167</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga766d0bf3501e207b0baa066cf756688f"/><section>
    <title>SYSCFG_EXTICR1_EXTI0_PH</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI0_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI0_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI0_PH   ((uint32_t)0x0007)</computeroutput></para>
<para>PH[0] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03168">3168</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7fc84838c77f799cb7e57d6e97c6c16d"/><section>
    <title>SYSCFG_EXTICR1_EXTI1</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI1</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI1   ((uint32_t)0x00F0)</computeroutput></para>
<para>EXTI 1 configuration </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03157">3157</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf4b78c30e4ef4fa441582eb3c102865d"/><section>
    <title>SYSCFG_EXTICR1_EXTI1_PA</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI1_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI1_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI1_PA   ((uint32_t)0x0000)</computeroutput></para><para>

<para>EXTI1 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</para>

<para>PA[1] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03173">3173</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga19a11fce288d19546c76257483e0dcb6"/><section>
    <title>SYSCFG_EXTICR1_EXTI1_PB</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI1_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI1_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI1_PB   ((uint32_t)0x0010)</computeroutput></para>
<para>PB[1] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03174">3174</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae45a8c814b13fa19f157364dc715c08a"/><section>
    <title>SYSCFG_EXTICR1_EXTI1_PC</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI1_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI1_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI1_PC   ((uint32_t)0x0020)</computeroutput></para>
<para>PC[1] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03175">3175</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga93cb136eaf357affc4a28a8d423cabbb"/><section>
    <title>SYSCFG_EXTICR1_EXTI1_PD</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI1_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI1_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI1_PD   ((uint32_t)0x0030)</computeroutput></para>
<para>PD[1] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03176">3176</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8f5c3d1e914af78112179a13e9c736d6"/><section>
    <title>SYSCFG_EXTICR1_EXTI1_PE</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI1_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI1_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI1_PE   ((uint32_t)0x0040)</computeroutput></para>
<para>PE[1] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03177">3177</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0ac69d7f391e837d8e8adce27704d87d"/><section>
    <title>SYSCFG_EXTICR1_EXTI1_PH</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI1_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI1_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI1_PH   ((uint32_t)0x0070)</computeroutput></para>
<para>PH[1] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03178">3178</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6d0a0a6b8223777937d8c9012658d6cd"/><section>
    <title>SYSCFG_EXTICR1_EXTI2</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI2</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI2   ((uint32_t)0x0F00)</computeroutput></para>
<para>EXTI 2 configuration </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03158">3158</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4096f472e87e021f4d4c94457ddaf5f1"/><section>
    <title>SYSCFG_EXTICR1_EXTI2_PA</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI2_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI2_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI2_PA   ((uint32_t)0x0000)</computeroutput></para><para>

<para>EXTI2 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</para>

<para>PA[2] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03183">3183</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8cd240d61fd8a9666621f0dee07a08e5"/><section>
    <title>SYSCFG_EXTICR1_EXTI2_PB</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI2_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI2_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI2_PB   ((uint32_t)0x0100)</computeroutput></para>
<para>PB[2] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03184">3184</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga03ce7faaf56aa9efcc74af65619e275e"/><section>
    <title>SYSCFG_EXTICR1_EXTI2_PC</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI2_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI2_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI2_PC   ((uint32_t)0x0200)</computeroutput></para>
<para>PC[2] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03185">3185</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafc35fcdcc89b487fab2901e1f5a7f41b"/><section>
    <title>SYSCFG_EXTICR1_EXTI2_PD</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI2_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI2_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI2_PD   ((uint32_t)0x0300)</computeroutput></para>
<para>PD[2] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03186">3186</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac3f2b7465d81745f7a772e7689a29618"/><section>
    <title>SYSCFG_EXTICR1_EXTI2_PE</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI2_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI2_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI2_PE   ((uint32_t)0x0400)</computeroutput></para>
<para>PE[2] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03187">3187</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gada5ffab92c39cbfc695ce57a4e6177e5"/><section>
    <title>SYSCFG_EXTICR1_EXTI2_PH</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI2_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI2_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI2_PH   ((uint32_t)0x0700)</computeroutput></para>
<para>PH[2] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03188">3188</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac3bf2306f79ebb709da5ecf83e59ded4"/><section>
    <title>SYSCFG_EXTICR1_EXTI3</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI3</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI3   ((uint32_t)0xF000)</computeroutput></para>
<para>EXTI 3 configuration </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03159">3159</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga45ed24773c389f4477944c2c43d106c0"/><section>
    <title>SYSCFG_EXTICR1_EXTI3_PA</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI3_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI3_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI3_PA   ((uint32_t)0x0000)</computeroutput></para><para>

<para>EXTI3 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</para>

<para>PA[3] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03193">3193</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga652183838bb096717551bf8a1917c257"/><section>
    <title>SYSCFG_EXTICR1_EXTI3_PB</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI3_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI3_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI3_PB   ((uint32_t)0x1000)</computeroutput></para>
<para>PB[3] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03194">3194</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacb1809e5b8a9ebc4b1cbc8967d985929"/><section>
    <title>SYSCFG_EXTICR1_EXTI3_PC</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI3_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI3_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI3_PC   ((uint32_t)0x2000)</computeroutput></para>
<para>PC[3] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03195">3195</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga205440ffa174509d57c2b6a1814f8202"/><section>
    <title>SYSCFG_EXTICR1_EXTI3_PD</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI3_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI3_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI3_PD   ((uint32_t)0x3000)</computeroutput></para>
<para>PD[3] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03196">3196</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab2b33beb6294fd7a257f0f3a36e0dcda"/><section>
    <title>SYSCFG_EXTICR1_EXTI3_PE</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI3_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI3_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI3_PE   ((uint32_t)0x4000)</computeroutput></para>
<para>PE[3] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03197">3197</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae49def2961bf528448a4fbb4aa9c9d94"/><section>
    <title>SYSCFG_EXTICR1_EXTI3_PH</title>
<indexterm><primary>SYSCFG_EXTICR1_EXTI3_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR1_EXTI3_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR1_EXTI3_PH   ((uint32_t)0x7000)</computeroutput></para>
<para>PH[3] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03198">3198</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad2a57b4872977812e60d521268190e1e"/><section>
    <title>SYSCFG_EXTICR2_EXTI4</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI4</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI4   ((uint32_t)0x000F)</computeroutput></para>
<para>EXTI 4 configuration </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03201">3201</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga51147f1747daf48dbcfad03285ae8889"/><section>
    <title>SYSCFG_EXTICR2_EXTI4_PA</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI4_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI4_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI4_PA   ((uint32_t)0x0000)</computeroutput></para><para>

<para>EXTI4 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</para>

<para>PA[4] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03208">3208</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga917aeb0df688d6b34785085fc85d9e47"/><section>
    <title>SYSCFG_EXTICR2_EXTI4_PB</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI4_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI4_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI4_PB   ((uint32_t)0x0001)</computeroutput></para>
<para>PB[4] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03209">3209</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga14ac312beeb19d3bb34a552546477613"/><section>
    <title>SYSCFG_EXTICR2_EXTI4_PC</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI4_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI4_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI4_PC   ((uint32_t)0x0002)</computeroutput></para>
<para>PC[4] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03210">3210</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaec62164e18d1b525e8272169b1efe642"/><section>
    <title>SYSCFG_EXTICR2_EXTI4_PD</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI4_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI4_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI4_PD   ((uint32_t)0x0003)</computeroutput></para>
<para>PD[4] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03211">3211</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac1d2292b6a856a8a71d82f595b580b9b"/><section>
    <title>SYSCFG_EXTICR2_EXTI4_PE</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI4_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI4_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI4_PE   ((uint32_t)0x0004)</computeroutput></para>
<para>PE[4] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03212">3212</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga339f8994c317190a387a96b857aa79d0"/><section>
    <title>SYSCFG_EXTICR2_EXTI4_PH</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI4_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI4_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI4_PH   ((uint32_t)0x0007)</computeroutput></para>
<para>PH[4] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03213">3213</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6682a1b97b04c5c33085ffd2827ccd17"/><section>
    <title>SYSCFG_EXTICR2_EXTI5</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI5</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI5   ((uint32_t)0x00F0)</computeroutput></para>
<para>EXTI 5 configuration </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03202">3202</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafb9581c515a4bdf1ed88fe96d8c24794"/><section>
    <title>SYSCFG_EXTICR2_EXTI5_PA</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI5_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI5_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI5_PA   ((uint32_t)0x0000)</computeroutput></para><para>

<para>EXTI5 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</para>

<para>PA[5] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03218">3218</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga90a3f610234dfa13f56e72c76a12be74"/><section>
    <title>SYSCFG_EXTICR2_EXTI5_PB</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI5_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI5_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI5_PB   ((uint32_t)0x0010)</computeroutput></para>
<para>PB[5] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03219">3219</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga33b6bdc1b4bfeda0d4034dc67f1a6046"/><section>
    <title>SYSCFG_EXTICR2_EXTI5_PC</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI5_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI5_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI5_PC   ((uint32_t)0x0020)</computeroutput></para>
<para>PC[5] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03220">3220</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0eea392f1530c7cb794a63d04e268a70"/><section>
    <title>SYSCFG_EXTICR2_EXTI5_PD</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI5_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI5_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI5_PD   ((uint32_t)0x0030)</computeroutput></para>
<para>PD[5] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03221">3221</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8a4e6644d0144bfb0f913cf20eaf2f8e"/><section>
    <title>SYSCFG_EXTICR2_EXTI5_PE</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI5_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI5_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI5_PE   ((uint32_t)0x0040)</computeroutput></para>
<para>PE[5] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03222">3222</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4a06842a64138b5010186d980cb594f9"/><section>
    <title>SYSCFG_EXTICR2_EXTI5_PH</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI5_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI5_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI5_PH   ((uint32_t)0x0070)</computeroutput></para>
<para>PH[5] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03223">3223</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6c50caf6019fd7d5038d77e61f57ad7b"/><section>
    <title>SYSCFG_EXTICR2_EXTI6</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI6</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI6   ((uint32_t)0x0F00)</computeroutput></para>
<para>EXTI 6 configuration </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03203">3203</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3e87c78fb6dfde7c8b7f81fe3b65aae9"/><section>
    <title>SYSCFG_EXTICR2_EXTI6_PA</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI6_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI6_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI6_PA   ((uint32_t)0x0000)</computeroutput></para><para>

<para>EXTI6 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</para>

<para>PA[6] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03228">3228</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6528de8e4ca8741e86ae254e1d6b2a70"/><section>
    <title>SYSCFG_EXTICR2_EXTI6_PB</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI6_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI6_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI6_PB   ((uint32_t)0x0100)</computeroutput></para>
<para>PB[6] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03229">3229</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga53d8745705d5eb84c70a8554f61d59ac"/><section>
    <title>SYSCFG_EXTICR2_EXTI6_PC</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI6_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI6_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI6_PC   ((uint32_t)0x0200)</computeroutput></para>
<para>PC[6] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03230">3230</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga26c97cdece451441e49120e754020cdc"/><section>
    <title>SYSCFG_EXTICR2_EXTI6_PD</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI6_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI6_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI6_PD   ((uint32_t)0x0300)</computeroutput></para>
<para>PD[6] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03231">3231</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga804218f2dd83c72e672143ec4f283ad3"/><section>
    <title>SYSCFG_EXTICR2_EXTI6_PE</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI6_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI6_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI6_PE   ((uint32_t)0x0400)</computeroutput></para>
<para>PE[6] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03232">3232</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga283486dccd660fbf830e8c44b0161a63"/><section>
    <title>SYSCFG_EXTICR2_EXTI6_PH</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI6_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI6_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI6_PH   ((uint32_t)0x0700)</computeroutput></para>
<para>PH[6] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03233">3233</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga638ea3bb014752813d064d37b3388950"/><section>
    <title>SYSCFG_EXTICR2_EXTI7</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI7</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI7   ((uint32_t)0xF000)</computeroutput></para>
<para>EXTI 7 configuration </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03204">3204</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2f1bfd3af524288b6ce54d7f9aef410a"/><section>
    <title>SYSCFG_EXTICR2_EXTI7_PA</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI7_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI7_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI7_PA   ((uint32_t)0x0000)</computeroutput></para><para>

<para>EXTI7 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</para>

<para>PA[7] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03238">3238</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab18d324986b18858f901febbcc2a57b7"/><section>
    <title>SYSCFG_EXTICR2_EXTI7_PB</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI7_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI7_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI7_PB   ((uint32_t)0x1000)</computeroutput></para>
<para>PB[7] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03239">3239</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae9f53618d9cf13af2b2ecf191da8595a"/><section>
    <title>SYSCFG_EXTICR2_EXTI7_PC</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI7_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI7_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI7_PC   ((uint32_t)0x2000)</computeroutput></para>
<para>PC[7] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03240">3240</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae38aa3b76227bb8e9d8cedc31c023f63"/><section>
    <title>SYSCFG_EXTICR2_EXTI7_PD</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI7_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI7_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI7_PD   ((uint32_t)0x3000)</computeroutput></para>
<para>PD[7] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03241">3241</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga90d097c1b5cbb62dc86327604907dcd4"/><section>
    <title>SYSCFG_EXTICR2_EXTI7_PE</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI7_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI7_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI7_PE   ((uint32_t)0x4000)</computeroutput></para>
<para>PE[7] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03242">3242</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab0ce56e15f4eb86a3e262deaa845cb99"/><section>
    <title>SYSCFG_EXTICR2_EXTI7_PH</title>
<indexterm><primary>SYSCFG_EXTICR2_EXTI7_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR2_EXTI7_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR2_EXTI7_PH   ((uint32_t)0x7000)</computeroutput></para>
<para>PH[7] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03243">3243</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8fc06b17c3b3d393b749bf9924a43a80"/><section>
    <title>SYSCFG_EXTICR3_EXTI10</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI10</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI10</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI10   ((uint32_t)0x0F00)</computeroutput></para>
<para>EXTI 10 configuration </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03249">3249</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga25acdbb9e916c440c41a060d861130ee"/><section>
    <title>SYSCFG_EXTICR3_EXTI10_PA</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI10_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI10_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI10_PA   ((uint32_t)0x0000)</computeroutput></para><para>

<para>EXTI10 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</para>

<para>PA[10] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03275">3275</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab8d9aec4349bf38a4a9753b267b7de7e"/><section>
    <title>SYSCFG_EXTICR3_EXTI10_PB</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI10_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI10_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI10_PB   ((uint32_t)0x0100)</computeroutput></para>
<para>PB[10] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03276">3276</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga62d2b81d49e30ab4fe96572be5da8484"/><section>
    <title>SYSCFG_EXTICR3_EXTI10_PC</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI10_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI10_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI10_PC   ((uint32_t)0x0200)</computeroutput></para>
<para>PC[10] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03277">3277</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaab3553c540cd836d465824939c2e3b79"/><section>
    <title>SYSCFG_EXTICR3_EXTI10_PD</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI10_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI10_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI10_PD   ((uint32_t)0x0300)</computeroutput></para>
<para>PD[10] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03278">3278</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabde568ef1c8f4bfaf18954e8ee0716a9"/><section>
    <title>SYSCFG_EXTICR3_EXTI10_PE</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI10_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI10_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI10_PE   ((uint32_t)0x0400)</computeroutput></para>
<para>PE[10] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03279">3279</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga791e7d2bd23ae969540e5509c6718255"/><section>
    <title>SYSCFG_EXTICR3_EXTI10_PH</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI10_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI10_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI10_PH   ((uint32_t)0x0700)</computeroutput></para>
<para>PH[10] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03280">3280</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa66cc9a579696c8f5c41f5f138ee1e67"/><section>
    <title>SYSCFG_EXTICR3_EXTI11</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI11</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI11</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI11   ((uint32_t)0xF000)</computeroutput></para>
<para>EXTI 11 configuration </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03250">3250</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0ca8a85d4512677eff6ed2aac897a366"/><section>
    <title>SYSCFG_EXTICR3_EXTI11_PA</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI11_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI11_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI11_PA   ((uint32_t)0x0000)</computeroutput></para><para>

<para>EXTI11 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</para>

<para>PA[11] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03285">3285</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaedb3a8cc6b1763e303986553c0e4e7f8"/><section>
    <title>SYSCFG_EXTICR3_EXTI11_PB</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI11_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI11_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI11_PB   ((uint32_t)0x1000)</computeroutput></para>
<para>PB[11] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03286">3286</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0b01c8ba6cb27899a4f5fa494bf2b3f5"/><section>
    <title>SYSCFG_EXTICR3_EXTI11_PC</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI11_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI11_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI11_PC   ((uint32_t)0x2000)</computeroutput></para>
<para>PC[11] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03287">3287</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6a69d636cda0352da0982c54f582787d"/><section>
    <title>SYSCFG_EXTICR3_EXTI11_PD</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI11_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI11_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI11_PD   ((uint32_t)0x3000)</computeroutput></para>
<para>PD[11] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03288">3288</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga44affe06868a0490f8d0cbbba51ff412"/><section>
    <title>SYSCFG_EXTICR3_EXTI11_PE</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI11_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI11_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI11_PE   ((uint32_t)0x4000)</computeroutput></para>
<para>PE[11] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03289">3289</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa58cfe5d03072c259582ba8fefa322bf"/><section>
    <title>SYSCFG_EXTICR3_EXTI11_PH</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI11_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI11_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI11_PH   ((uint32_t)0x7000)</computeroutput></para>
<para>PH[11] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03290">3290</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf2a656b18cc728e38acb72cf8d7e7935"/><section>
    <title>SYSCFG_EXTICR3_EXTI8</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI8</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI8   ((uint32_t)0x000F)</computeroutput></para>
<para>EXTI 8 configuration </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03247">3247</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae1c6843a871f1a06ca25c0de50048b10"/><section>
    <title>SYSCFG_EXTICR3_EXTI8_PA</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI8_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI8_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI8_PA   ((uint32_t)0x0000)</computeroutput></para><para>

<para>EXTI8 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</para>

<para>PA[8] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03255">3255</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4818dc7bffc8dfc2acc48995a62e66c5"/><section>
    <title>SYSCFG_EXTICR3_EXTI8_PB</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI8_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI8_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI8_PB   ((uint32_t)0x0001)</computeroutput></para>
<para>PB[8] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03256">3256</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaba0d34ff57632d7753981404cef548e2"/><section>
    <title>SYSCFG_EXTICR3_EXTI8_PC</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI8_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI8_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI8_PC   ((uint32_t)0x0002)</computeroutput></para>
<para>PC[8] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03257">3257</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa15260ba354dee354f0a71e7913009c3"/><section>
    <title>SYSCFG_EXTICR3_EXTI8_PD</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI8_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI8_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI8_PD   ((uint32_t)0x0003)</computeroutput></para>
<para>PD[8] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03258">3258</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga185287204b8cead31d3760f65c5ca19d"/><section>
    <title>SYSCFG_EXTICR3_EXTI8_PE</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI8_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI8_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI8_PE   ((uint32_t)0x0004)</computeroutput></para>
<para>PE[8] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03259">3259</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4"/><section>
    <title>SYSCFG_EXTICR3_EXTI8_PH</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI8_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI8_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI8_PH   ((uint32_t)0x0007)</computeroutput></para>
<para>PH[8] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03260">3260</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga002462e4c233adc6dd502de726994575"/><section>
    <title>SYSCFG_EXTICR3_EXTI9</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI9</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI9</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI9   ((uint32_t)0x00F0)</computeroutput></para>
<para>EXTI 9 configuration </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03248">3248</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga93e284e59c4ff887b2e79851ac0a81c4"/><section>
    <title>SYSCFG_EXTICR3_EXTI9_PA</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI9_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI9_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI9_PA   ((uint32_t)0x0000)</computeroutput></para><para>

<para>EXTI9 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</para>

<para>PA[9] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03265">3265</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa9271cbc1ed09774a5fef4b379cab260"/><section>
    <title>SYSCFG_EXTICR3_EXTI9_PB</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI9_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI9_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI9_PB   ((uint32_t)0x0010)</computeroutput></para>
<para>PB[9] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03266">3266</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1cc355176941881870c620c0837cab48"/><section>
    <title>SYSCFG_EXTICR3_EXTI9_PC</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI9_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI9_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI9_PC   ((uint32_t)0x0020)</computeroutput></para>
<para>PC[9] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03267">3267</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga75af3c7a94cfc78361c94b054f9fe064"/><section>
    <title>SYSCFG_EXTICR3_EXTI9_PD</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI9_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI9_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI9_PD   ((uint32_t)0x0030)</computeroutput></para>
<para>PD[9] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03268">3268</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafce176ef4b389251dadb98d9f59f8fe6"/><section>
    <title>SYSCFG_EXTICR3_EXTI9_PE</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI9_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI9_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI9_PE   ((uint32_t)0x0040)</computeroutput></para>
<para>PE[9] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03269">3269</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga31fdedc4a90328881fe8817f4eef61b2"/><section>
    <title>SYSCFG_EXTICR3_EXTI9_PH</title>
<indexterm><primary>SYSCFG_EXTICR3_EXTI9_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR3_EXTI9_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR3_EXTI9_PH   ((uint32_t)0x0070)</computeroutput></para>
<para>PH[9] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03270">3270</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9d4b31f4a75d935b6a52afe6a16463d1"/><section>
    <title>SYSCFG_EXTICR4_EXTI12</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI12</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI12</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI12   ((uint32_t)0x000F)</computeroutput></para>
<para>EXTI 12 configuration </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03293">3293</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3ceaa63866465faa8145ce0c5d9a44d0"/><section>
    <title>SYSCFG_EXTICR4_EXTI12_PA</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI12_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI12_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI12_PA   ((uint32_t)0x0000)</computeroutput></para><para>

<para>EXTI12 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</para>

<para>PA[12] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03300">3300</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad8b00a462533a83c75c588340a2fa710"/><section>
    <title>SYSCFG_EXTICR4_EXTI12_PB</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI12_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI12_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI12_PB   ((uint32_t)0x0001)</computeroutput></para>
<para>PB[12] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03301">3301</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4d27668b1fa6b1accde06aa144faa970"/><section>
    <title>SYSCFG_EXTICR4_EXTI12_PC</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI12_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI12_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI12_PC   ((uint32_t)0x0002)</computeroutput></para>
<para>PC[12] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03302">3302</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa46ddd43a361d82abcb3cb7779ac74ff"/><section>
    <title>SYSCFG_EXTICR4_EXTI12_PD</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI12_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI12_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI12_PD   ((uint32_t)0x0003)</computeroutput></para>
<para>PD[12] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03303">3303</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga102ee111e27fd67228c169836dd0849e"/><section>
    <title>SYSCFG_EXTICR4_EXTI12_PE</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI12_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI12_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI12_PE   ((uint32_t)0x0004)</computeroutput></para>
<para>PE[12] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03304">3304</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0b7baa5b844b78d3e05326607b2910a6"/><section>
    <title>SYSCFG_EXTICR4_EXTI12_PH</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI12_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI12_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI12_PH   ((uint32_t)0x0007)</computeroutput></para>
<para>PH[12] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03305">3305</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7f04cda5bfe876431d5ad864302d7fa1"/><section>
    <title>SYSCFG_EXTICR4_EXTI13</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI13</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI13</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI13   ((uint32_t)0x00F0)</computeroutput></para>
<para>EXTI 13 configuration </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03294">3294</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0514aaa894c9be44ba47c1346756f90b"/><section>
    <title>SYSCFG_EXTICR4_EXTI13_PA</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI13_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI13_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI13_PA   ((uint32_t)0x0000)</computeroutput></para><para>

<para>EXTI13 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</para>

<para>PA[13] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03310">3310</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga34e6776e3ebfecc9e78c5aec77c48eff"/><section>
    <title>SYSCFG_EXTICR4_EXTI13_PB</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI13_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI13_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI13_PB   ((uint32_t)0x0010)</computeroutput></para>
<para>PB[13] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03311">3311</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1c7833d4e3c6b7f3878f62a200a6ab14"/><section>
    <title>SYSCFG_EXTICR4_EXTI13_PC</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI13_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI13_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI13_PC   ((uint32_t)0x0020)</computeroutput></para>
<para>PC[13] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03312">3312</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabed530f628b3c37281f7a583af1cdb3c"/><section>
    <title>SYSCFG_EXTICR4_EXTI13_PD</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI13_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI13_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI13_PD   ((uint32_t)0x0030)</computeroutput></para>
<para>PD[13] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03313">3313</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7dc5424bf39509a989464a81ec0714da"/><section>
    <title>SYSCFG_EXTICR4_EXTI13_PE</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI13_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI13_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI13_PE   ((uint32_t)0x0040)</computeroutput></para>
<para>PE[13] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03314">3314</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga61214ec3d87450f54b959aab49ea65b6"/><section>
    <title>SYSCFG_EXTICR4_EXTI13_PH</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI13_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI13_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI13_PH   ((uint32_t)0x0070)</computeroutput></para>
<para>PH[13] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03315">3315</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabde06df3ec6e357374820a5a615991aa"/><section>
    <title>SYSCFG_EXTICR4_EXTI14</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI14</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI14</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI14   ((uint32_t)0x0F00)</computeroutput></para>
<para>EXTI 14 configuration </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03295">3295</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ad140a68e3e4e0406a182a504679ea9"/><section>
    <title>SYSCFG_EXTICR4_EXTI14_PA</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI14_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI14_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI14_PA   ((uint32_t)0x0000)</computeroutput></para><para>

<para>EXTI14 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</para>

<para>PA[14] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03320">3320</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae5c1b8a0f2b4f79bd868bbb2b4eff617"/><section>
    <title>SYSCFG_EXTICR4_EXTI14_PB</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI14_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI14_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI14_PB   ((uint32_t)0x0100)</computeroutput></para>
<para>PB[14] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03321">3321</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8ca668cdd447acb1740566f46de5eb19"/><section>
    <title>SYSCFG_EXTICR4_EXTI14_PC</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI14_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI14_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI14_PC   ((uint32_t)0x0200)</computeroutput></para>
<para>PC[14] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03322">3322</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2f20b2bfa9dc8b57a987c127c6dfa6fe"/><section>
    <title>SYSCFG_EXTICR4_EXTI14_PD</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI14_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI14_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI14_PD   ((uint32_t)0x0300)</computeroutput></para>
<para>PD[14] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03323">3323</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4c13c49f6d93865ba05361cd86fddabf"/><section>
    <title>SYSCFG_EXTICR4_EXTI14_PE</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI14_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI14_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI14_PE   ((uint32_t)0x0400)</computeroutput></para>
<para>PE[14] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03324">3324</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga07b38f38fa3957c6bc45ef4282b58377"/><section>
    <title>SYSCFG_EXTICR4_EXTI14_PH</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI14_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI14_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI14_PH   ((uint32_t)0x0700)</computeroutput></para>
<para>PH[14] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03325">3325</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabd325c27cff1ae3de773d5e205a33f4e"/><section>
    <title>SYSCFG_EXTICR4_EXTI15</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI15</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI15</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI15   ((uint32_t)0xF000)</computeroutput></para>
<para>EXTI 15 configuration </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03296">3296</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae2f28920677dd99f9132ed28f7b1d5e2"/><section>
    <title>SYSCFG_EXTICR4_EXTI15_PA</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI15_PA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI15_PA</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI15_PA   ((uint32_t)0x0000)</computeroutput></para><para>

<para>EXTI15 configuration 
<literallayout>&#160;&#xa;</literallayout>
 </para>
</para>

<para>PA[15] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03330">3330</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga412f44d6a8f8f60420d7e7f8b5635e09"/><section>
    <title>SYSCFG_EXTICR4_EXTI15_PB</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI15_PB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI15_PB</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI15_PB   ((uint32_t)0x1000)</computeroutput></para>
<para>PB[15] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03331">3331</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga49778592caef3a176ee82c9b83e25148"/><section>
    <title>SYSCFG_EXTICR4_EXTI15_PC</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI15_PC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI15_PC</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI15_PC   ((uint32_t)0x2000)</computeroutput></para>
<para>PC[15] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03332">3332</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac23e07d92a68cf7f8c3e58b479638885"/><section>
    <title>SYSCFG_EXTICR4_EXTI15_PD</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI15_PD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI15_PD</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI15_PD   ((uint32_t)0x3000)</computeroutput></para>
<para>PD[15] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03333">3333</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaefd64bc0ea005d03068f2e9b8f425944"/><section>
    <title>SYSCFG_EXTICR4_EXTI15_PE</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI15_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI15_PE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI15_PE   ((uint32_t)0x4000)</computeroutput></para>
<para>PE[15] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03334">3334</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga701c1065ec215a34329017bae69046c3"/><section>
    <title>SYSCFG_EXTICR4_EXTI15_PH</title>
<indexterm><primary>SYSCFG_EXTICR4_EXTI15_PH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_EXTICR4_EXTI15_PH</secondary></indexterm>
<para><computeroutput>#define SYSCFG_EXTICR4_EXTI15_PH   ((uint32_t)0x7000)</computeroutput></para>
<para>PH[15] pin </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03335">3335</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3c05039ec67573c00da29f58b914f258"/><section>
    <title>SYSCFG_MEMRMP_MEM_MODE</title>
<indexterm><primary>SYSCFG_MEMRMP_MEM_MODE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_MEMRMP_MEM_MODE</secondary></indexterm>
<para><computeroutput>#define SYSCFG_MEMRMP_MEM_MODE   ((uint32_t)0x00000007)</computeroutput></para>
<para>SYSCFG_Memory Remap Config </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03147">3147</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga30d5f406535f94faea2e7f924d50201b"/><section>
    <title>SYSCFG_MEMRMP_MEM_MODE_0</title>
<indexterm><primary>SYSCFG_MEMRMP_MEM_MODE_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_MEMRMP_MEM_MODE_0</secondary></indexterm>
<para><computeroutput>#define SYSCFG_MEMRMP_MEM_MODE_0   ((uint32_t)0x00000001)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03148">3148</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab5d76e8b4d801b35c31ef352b33407be"/><section>
    <title>SYSCFG_MEMRMP_MEM_MODE_1</title>
<indexterm><primary>SYSCFG_MEMRMP_MEM_MODE_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_MEMRMP_MEM_MODE_1</secondary></indexterm>
<para><computeroutput>#define SYSCFG_MEMRMP_MEM_MODE_1   ((uint32_t)0x00000002)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03149">3149</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga42eb2e54640311449d074871dc352819"/><section>
    <title>SYSCFG_MEMRMP_MEM_MODE_2</title>
<indexterm><primary>SYSCFG_MEMRMP_MEM_MODE_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_MEMRMP_MEM_MODE_2</secondary></indexterm>
<para><computeroutput>#define SYSCFG_MEMRMP_MEM_MODE_2   ((uint32_t)0x00000004)</computeroutput></para><para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03150">3150</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga69d0997434d521e50c9e7339d268482e"/><section>
    <title>SYSCFG_PMC_ADC1DC2</title>
<indexterm><primary>SYSCFG_PMC_ADC1DC2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>SYSCFG_PMC_ADC1DC2</secondary></indexterm>
<para><computeroutput>#define SYSCFG_PMC_ADC1DC2   ((uint32_t)0x00010000)</computeroutput></para>
<para>Refer to AN4073 on how to use this bit 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03153">3153</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gace50256fdecc38f641050a4a3266e4d9"/><section>
    <title>TIM_ARR_ARR</title>
<indexterm><primary>TIM_ARR_ARR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_ARR_ARR</secondary></indexterm>
<para><computeroutput>#define TIM_ARR_ARR   ((uint32_t)0xFFFF)</computeroutput></para>
<para>actual auto-reload Value </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03575">3575</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga59f15008050f91fa3ecc9eaaa971a509"/><section>
    <title>TIM_BDTR_AOE</title>
<indexterm><primary>TIM_BDTR_AOE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_AOE</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_AOE   ((uint32_t)0x4000)</computeroutput></para>
<para>Automatic Output enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03611">3611</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga74250b040dd9fd9c09dcc54cdd6d86d8"/><section>
    <title>TIM_BDTR_BKE</title>
<indexterm><primary>TIM_BDTR_BKE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_BKE</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_BKE   ((uint32_t)0x1000)</computeroutput></para>
<para>Break enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03609">3609</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3247abbbf0d00260be051d176d88020e"/><section>
    <title>TIM_BDTR_BKP</title>
<indexterm><primary>TIM_BDTR_BKP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_BKP</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_BKP   ((uint32_t)0x2000)</computeroutput></para>
<para>Break Polarity 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03610">3610</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabcf985e9c78f15e1e44b2bc4d2bafc67"/><section>
    <title>TIM_BDTR_DTG</title>
<indexterm><primary>TIM_BDTR_DTG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_DTG</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_DTG   ((uint32_t)0x00FF)</computeroutput></para>
<para>DTG[0:7] bits (Dead-Time Generator set-up) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03593">3593</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b575cca31b0e22ef1d5b842aa162bfc"/><section>
    <title>TIM_BDTR_DTG_0</title>
<indexterm><primary>TIM_BDTR_DTG_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_DTG_0</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_DTG_0   ((uint32_t)0x0001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03594">3594</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0f33ae1e9b7847a60032a60d0cc7f81d"/><section>
    <title>TIM_BDTR_DTG_1</title>
<indexterm><primary>TIM_BDTR_DTG_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_DTG_1</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_DTG_1   ((uint32_t)0x0002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03595">3595</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2f06a132eba960bd6cc972e3580d537c"/><section>
    <title>TIM_BDTR_DTG_2</title>
<indexterm><primary>TIM_BDTR_DTG_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_DTG_2</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_DTG_2   ((uint32_t)0x0004)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03596">3596</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae7868643a65285fc7132f040c8950f43"/><section>
    <title>TIM_BDTR_DTG_3</title>
<indexterm><primary>TIM_BDTR_DTG_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_DTG_3</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_DTG_3   ((uint32_t)0x0008)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03597">3597</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga503b44e30a5fb77c34630d1faca70213"/><section>
    <title>TIM_BDTR_DTG_4</title>
<indexterm><primary>TIM_BDTR_DTG_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_DTG_4</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_DTG_4   ((uint32_t)0x0010)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03598">3598</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga83a12ecb0a8dd21bc164d9a345ea564f"/><section>
    <title>TIM_BDTR_DTG_5</title>
<indexterm><primary>TIM_BDTR_DTG_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_DTG_5</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_DTG_5   ((uint32_t)0x0020)</computeroutput></para>
<para>Bit 5 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03599">3599</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf7d418cbd0db89991522cb6be34a017e"/><section>
    <title>TIM_BDTR_DTG_6</title>
<indexterm><primary>TIM_BDTR_DTG_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_DTG_6</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_DTG_6   ((uint32_t)0x0040)</computeroutput></para>
<para>Bit 6 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03600">3600</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac945c8bcf5567912a88eb2acee53c45b"/><section>
    <title>TIM_BDTR_DTG_7</title>
<indexterm><primary>TIM_BDTR_DTG_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_DTG_7</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_DTG_7   ((uint32_t)0x0080)</computeroutput></para>
<para>Bit 7 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03601">3601</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7e4215d17f0548dfcf0b15fe4d0f4651"/><section>
    <title>TIM_BDTR_LOCK</title>
<indexterm><primary>TIM_BDTR_LOCK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_LOCK</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_LOCK   ((uint32_t)0x0300)</computeroutput></para>
<para>LOCK[1:0] bits (Lock Configuration) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03603">3603</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabbd1736c8172e7cd098bb591264b07bf"/><section>
    <title>TIM_BDTR_LOCK_0</title>
<indexterm><primary>TIM_BDTR_LOCK_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_LOCK_0</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_LOCK_0   ((uint32_t)0x0100)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03604">3604</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga756df80ff8c34399435f52dca18e6eee"/><section>
    <title>TIM_BDTR_LOCK_1</title>
<indexterm><primary>TIM_BDTR_LOCK_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_LOCK_1</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_LOCK_1   ((uint32_t)0x0200)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03605">3605</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga277a096614829feba2d0a4fbb7d3dffc"/><section>
    <title>TIM_BDTR_MOE</title>
<indexterm><primary>TIM_BDTR_MOE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_MOE</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_MOE   ((uint32_t)0x8000)</computeroutput></para>
<para>Main Output enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03612">3612</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab1cf04e70ccf3d4aba5afcf2496a411a"/><section>
    <title>TIM_BDTR_OSSI</title>
<indexterm><primary>TIM_BDTR_OSSI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_OSSI</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_OSSI   ((uint32_t)0x0400)</computeroutput></para>
<para>Off-State Selection for Idle mode </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03607">3607</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf9435f36d53c6be1107e57ab6a82c16e"/><section>
    <title>TIM_BDTR_OSSR</title>
<indexterm><primary>TIM_BDTR_OSSR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_BDTR_OSSR</secondary></indexterm>
<para><computeroutput>#define TIM_BDTR_OSSR   ((uint32_t)0x0800)</computeroutput></para>
<para>Off-State Selection for Run mode 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03608">3608</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3f494b9881e7b97bb2d79f7ad4e79937"/><section>
    <title>TIM_CCER_CC1E</title>
<indexterm><primary>TIM_CCER_CC1E</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC1E</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC1E   ((uint32_t)0x0001)</computeroutput></para>
<para>Capture/Compare 1 output enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03552">3552</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga813056b3f90a13c4432aeba55f28957e"/><section>
    <title>TIM_CCER_CC1NE</title>
<indexterm><primary>TIM_CCER_CC1NE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC1NE</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC1NE   ((uint32_t)0x0004)</computeroutput></para>
<para>Capture/Compare 1 Complementary output enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03554">3554</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga403fc501d4d8de6cabee6b07acb81a36"/><section>
    <title>TIM_CCER_CC1NP</title>
<indexterm><primary>TIM_CCER_CC1NP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC1NP</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC1NP   ((uint32_t)0x0008)</computeroutput></para>
<para>Capture/Compare 1 Complementary output Polarity </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03555">3555</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0ca0aedba14241caff739afb3c3ee291"/><section>
    <title>TIM_CCER_CC1P</title>
<indexterm><primary>TIM_CCER_CC1P</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC1P</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC1P   ((uint32_t)0x0002)</computeroutput></para>
<para>Capture/Compare 1 output Polarity 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03553">3553</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga76392a4d63674cd0db0a55762458f16c"/><section>
    <title>TIM_CCER_CC2E</title>
<indexterm><primary>TIM_CCER_CC2E</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC2E</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC2E   ((uint32_t)0x0010)</computeroutput></para>
<para>Capture/Compare 2 output enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03556">3556</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6a784649120eddec31998f34323d4156"/><section>
    <title>TIM_CCER_CC2NE</title>
<indexterm><primary>TIM_CCER_CC2NE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC2NE</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC2NE   ((uint32_t)0x0040)</computeroutput></para>
<para>Capture/Compare 2 Complementary output enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03558">3558</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga387de559d8b16b16f3934fddd2aa969f"/><section>
    <title>TIM_CCER_CC2NP</title>
<indexterm><primary>TIM_CCER_CC2NP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC2NP</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC2NP   ((uint32_t)0x0080)</computeroutput></para>
<para>Capture/Compare 2 Complementary output Polarity </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03559">3559</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3136c6e776c6066509d298b6a9b34912"/><section>
    <title>TIM_CCER_CC2P</title>
<indexterm><primary>TIM_CCER_CC2P</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC2P</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC2P   ((uint32_t)0x0020)</computeroutput></para>
<para>Capture/Compare 2 output Polarity 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03557">3557</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1da114e666b61f09cf25f50cdaa7f81f"/><section>
    <title>TIM_CCER_CC3E</title>
<indexterm><primary>TIM_CCER_CC3E</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC3E</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC3E   ((uint32_t)0x0100)</computeroutput></para>
<para>Capture/Compare 3 output enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03560">3560</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad46cce61d3bd83b64257ba75e54ee1aa"/><section>
    <title>TIM_CCER_CC3NE</title>
<indexterm><primary>TIM_CCER_CC3NE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC3NE</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC3NE   ((uint32_t)0x0400)</computeroutput></para>
<para>Capture/Compare 3 Complementary output enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03562">3562</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4029686d3307111d3f9f4400e29e4521"/><section>
    <title>TIM_CCER_CC3NP</title>
<indexterm><primary>TIM_CCER_CC3NP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC3NP</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC3NP   ((uint32_t)0x0800)</computeroutput></para>
<para>Capture/Compare 3 Complementary output Polarity </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03563">3563</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6220a5cd34c7a7a39e10c854aa00d2e5"/><section>
    <title>TIM_CCER_CC3P</title>
<indexterm><primary>TIM_CCER_CC3P</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC3P</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC3P   ((uint32_t)0x0200)</computeroutput></para>
<para>Capture/Compare 3 output Polarity 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03561">3561</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga940b041ab5975311f42f26d314a4b621"/><section>
    <title>TIM_CCER_CC4E</title>
<indexterm><primary>TIM_CCER_CC4E</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC4E</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC4E   ((uint32_t)0x1000)</computeroutput></para>
<para>Capture/Compare 4 output enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03564">3564</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga41b88bff3f38cec0617ce66fa5aef260"/><section>
    <title>TIM_CCER_CC4NP</title>
<indexterm><primary>TIM_CCER_CC4NP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC4NP</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC4NP   ((uint32_t)0x8000)</computeroutput></para>
<para>Capture/Compare 4 Complementary output Polarity </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03566">3566</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3faf23dc47e1b0877352d7f5a00f72e1"/><section>
    <title>TIM_CCER_CC4P</title>
<indexterm><primary>TIM_CCER_CC4P</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCER_CC4P</secondary></indexterm>
<para><computeroutput>#define TIM_CCER_CC4P   ((uint32_t)0x2000)</computeroutput></para>
<para>Capture/Compare 4 output Polarity 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03565">3565</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga95291df1eaf532c5c996d176648938eb"/><section>
    <title>TIM_CCMR1_CC1S</title>
<indexterm><primary>TIM_CCMR1_CC1S</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_CC1S</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_CC1S   ((uint32_t)0x0003)</computeroutput></para>
<para>CC1S[1:0] bits (Capture/Compare 1 Selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03450">3450</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e4968b5500d58d1aebce888da31eb5d"/><section>
    <title>TIM_CCMR1_CC1S_0</title>
<indexterm><primary>TIM_CCMR1_CC1S_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_CC1S_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_CC1S_0   ((uint32_t)0x0001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03451">3451</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga299207b757f31c9c02471ab5f4f59dbe"/><section>
    <title>TIM_CCMR1_CC1S_1</title>
<indexterm><primary>TIM_CCMR1_CC1S_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_CC1S_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_CC1S_1   ((uint32_t)0x0002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03452">3452</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacdb0986b78bea5b53ea61e4ddd667cbf"/><section>
    <title>TIM_CCMR1_CC2S</title>
<indexterm><primary>TIM_CCMR1_CC2S</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_CC2S</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_CC2S   ((uint32_t)0x0300)</computeroutput></para>
<para>CC2S[1:0] bits (Capture/Compare 2 Selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03464">3464</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga52bb0e50c11c35dcf42aeff7f1c22874"/><section>
    <title>TIM_CCMR1_CC2S_0</title>
<indexterm><primary>TIM_CCMR1_CC2S_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_CC2S_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_CC2S_0   ((uint32_t)0x0100)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03465">3465</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga78303c37fdbe0be80f5fc7d21e9eba45"/><section>
    <title>TIM_CCMR1_CC2S_1</title>
<indexterm><primary>TIM_CCMR1_CC2S_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_CC2S_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_CC2S_1   ((uint32_t)0x0200)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03466">3466</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab0ee123675d8b8f98b5a6eeeccf37912"/><section>
    <title>TIM_CCMR1_IC1F</title>
<indexterm><primary>TIM_CCMR1_IC1F</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC1F</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC1F   ((uint32_t)0x00F0)</computeroutput></para>
<para>IC1F[3:0] bits (Input Capture 1 Filter) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03484">3484</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7dde4afee556d2d8d22885f191da65a6"/><section>
    <title>TIM_CCMR1_IC1F_0</title>
<indexterm><primary>TIM_CCMR1_IC1F_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC1F_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC1F_0   ((uint32_t)0x0010)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03485">3485</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga201491465e6864088210bccb8491be84"/><section>
    <title>TIM_CCMR1_IC1F_1</title>
<indexterm><primary>TIM_CCMR1_IC1F_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC1F_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC1F_1   ((uint32_t)0x0020)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03486">3486</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabaa55ab1e0109b055cabef579c32d67b"/><section>
    <title>TIM_CCMR1_IC1F_2</title>
<indexterm><primary>TIM_CCMR1_IC1F_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC1F_2</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC1F_2   ((uint32_t)0x0040)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03487">3487</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga23da95530eb6d6451c7c9e451a580f42"/><section>
    <title>TIM_CCMR1_IC1F_3</title>
<indexterm><primary>TIM_CCMR1_IC1F_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC1F_3</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC1F_3   ((uint32_t)0x0080)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03488">3488</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab46b7186665f5308cd2ca52acfb63e72"/><section>
    <title>TIM_CCMR1_IC1PSC</title>
<indexterm><primary>TIM_CCMR1_IC1PSC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC1PSC</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC1PSC   ((uint32_t)0x000C)</computeroutput></para>
<para>IC1PSC[1:0] bits (Input Capture 1 Prescaler) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03480">3480</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga05673358a44aeaa56daefca67341b29d"/><section>
    <title>TIM_CCMR1_IC1PSC_0</title>
<indexterm><primary>TIM_CCMR1_IC1PSC_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC1PSC_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC1PSC_0   ((uint32_t)0x0004)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03481">3481</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf42b75da9b2f127dca98b6ca616f7add"/><section>
    <title>TIM_CCMR1_IC1PSC_1</title>
<indexterm><primary>TIM_CCMR1_IC1PSC_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC1PSC_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC1PSC_1   ((uint32_t)0x0008)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03482">3482</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2b942752d686c23323880ff576e7dffb"/><section>
    <title>TIM_CCMR1_IC2F</title>
<indexterm><primary>TIM_CCMR1_IC2F</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC2F</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC2F   ((uint32_t)0xF000)</computeroutput></para>
<para>IC2F[3:0] bits (Input Capture 2 Filter) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03494">3494</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5d75acd7072f28844074702683d8493f"/><section>
    <title>TIM_CCMR1_IC2F_0</title>
<indexterm><primary>TIM_CCMR1_IC2F_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC2F_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC2F_0   ((uint32_t)0x1000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03495">3495</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga40e49318b54b16bda6fd7feea7c9a7dd"/><section>
    <title>TIM_CCMR1_IC2F_1</title>
<indexterm><primary>TIM_CCMR1_IC2F_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC2F_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC2F_1   ((uint32_t)0x2000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03496">3496</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga932148c784f5cbee4dfcafcbadaf0107"/><section>
    <title>TIM_CCMR1_IC2F_2</title>
<indexterm><primary>TIM_CCMR1_IC2F_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC2F_2</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC2F_2   ((uint32_t)0x4000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03497">3497</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafece48b6f595ef9717d523fa23cea1e8"/><section>
    <title>TIM_CCMR1_IC2F_3</title>
<indexterm><primary>TIM_CCMR1_IC2F_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC2F_3</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC2F_3   ((uint32_t)0x8000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03498">3498</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e8e704f9ce5742f45e15e3b3126aa9d"/><section>
    <title>TIM_CCMR1_IC2PSC</title>
<indexterm><primary>TIM_CCMR1_IC2PSC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC2PSC</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC2PSC   ((uint32_t)0x0C00)</computeroutput></para>
<para>IC2PSC[1:0] bits (Input Capture 2 Prescaler) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03490">3490</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga39206b27b5b1c5941b2a14ee8e2f1223"/><section>
    <title>TIM_CCMR1_IC2PSC_0</title>
<indexterm><primary>TIM_CCMR1_IC2PSC_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC2PSC_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC2PSC_0   ((uint32_t)0x0400)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03491">3491</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae861d74943f3c045421f9fdc8b966841"/><section>
    <title>TIM_CCMR1_IC2PSC_1</title>
<indexterm><primary>TIM_CCMR1_IC2PSC_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_IC2PSC_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_IC2PSC_1   ((uint32_t)0x0800)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03492">3492</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8f44c50cf9928d2afab014e2ca29baba"/><section>
    <title>TIM_CCMR1_OC1CE</title>
<indexterm><primary>TIM_CCMR1_OC1CE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC1CE</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC1CE   ((uint32_t)0x0080)</computeroutput></para>
<para>Output Compare 1Clear Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03462">3462</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab9c5878e85ce02c22d8a374deebd1b6e"/><section>
    <title>TIM_CCMR1_OC1FE</title>
<indexterm><primary>TIM_CCMR1_OC1FE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC1FE</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC1FE   ((uint32_t)0x0004)</computeroutput></para>
<para>Output Compare 1 Fast enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03454">3454</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6ddb3dc889733e71d812baa3873cb13b"/><section>
    <title>TIM_CCMR1_OC1M</title>
<indexterm><primary>TIM_CCMR1_OC1M</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC1M</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC1M   ((uint32_t)0x0070)</computeroutput></para>
<para>OC1M[2:0] bits (Output Compare 1 Mode) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03457">3457</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga410a4752a98081bad8ab3f72b28e7c5f"/><section>
    <title>TIM_CCMR1_OC1M_0</title>
<indexterm><primary>TIM_CCMR1_OC1M_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC1M_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC1M_0   ((uint32_t)0x0010)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03458">3458</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8b5f6ec25063483641d6dc065d96d2b5"/><section>
    <title>TIM_CCMR1_OC1M_1</title>
<indexterm><primary>TIM_CCMR1_OC1M_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC1M_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC1M_1   ((uint32_t)0x0020)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03459">3459</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac024f6b9972b940925ab5786ee38701b"/><section>
    <title>TIM_CCMR1_OC1M_2</title>
<indexterm><primary>TIM_CCMR1_OC1M_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC1M_2</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC1M_2   ((uint32_t)0x0040)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03460">3460</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1aa54ddf87a4b339881a8d5368ec80eb"/><section>
    <title>TIM_CCMR1_OC1PE</title>
<indexterm><primary>TIM_CCMR1_OC1PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC1PE</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC1PE   ((uint32_t)0x0008)</computeroutput></para>
<para>Output Compare 1 Preload enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03455">3455</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga19a8dd4ea04d262ec4e97b5c7a8677a5"/><section>
    <title>TIM_CCMR1_OC2CE</title>
<indexterm><primary>TIM_CCMR1_OC2CE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC2CE</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC2CE   ((uint32_t)0x8000)</computeroutput></para>
<para>Output Compare 2 Clear Enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03476">3476</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3bf610cf77c3c6c936ce7c4f85992e6c"/><section>
    <title>TIM_CCMR1_OC2FE</title>
<indexterm><primary>TIM_CCMR1_OC2FE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC2FE</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC2FE   ((uint32_t)0x0400)</computeroutput></para>
<para>Output Compare 2 Fast enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03468">3468</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2326bafe64ba2ebdde908d66219eaa6f"/><section>
    <title>TIM_CCMR1_OC2M</title>
<indexterm><primary>TIM_CCMR1_OC2M</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC2M</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC2M   ((uint32_t)0x7000)</computeroutput></para>
<para>OC2M[2:0] bits (Output Compare 2 Mode) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03471">3471</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadbb68b91da16ffd509a6c7a2a397083c"/><section>
    <title>TIM_CCMR1_OC2M_0</title>
<indexterm><primary>TIM_CCMR1_OC2M_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC2M_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC2M_0   ((uint32_t)0x1000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03472">3472</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaedb673b7e2c016191579de704eb842e4"/><section>
    <title>TIM_CCMR1_OC2M_1</title>
<indexterm><primary>TIM_CCMR1_OC2M_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC2M_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC2M_1   ((uint32_t)0x2000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03473">3473</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad039a41e5fe97ddf904a0f9f95eb539e"/><section>
    <title>TIM_CCMR1_OC2M_2</title>
<indexterm><primary>TIM_CCMR1_OC2M_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC2M_2</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC2M_2   ((uint32_t)0x4000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03474">3474</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabddbf508732039730125ab3e87e9d370"/><section>
    <title>TIM_CCMR1_OC2PE</title>
<indexterm><primary>TIM_CCMR1_OC2PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR1_OC2PE</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR1_OC2PE   ((uint32_t)0x0800)</computeroutput></para>
<para>Output Compare 2 Preload enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03469">3469</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2eabcc7e322b02c9c406b3ff70308260"/><section>
    <title>TIM_CCMR2_CC3S</title>
<indexterm><primary>TIM_CCMR2_CC3S</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_CC3S</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_CC3S   ((uint32_t)0x0003)</computeroutput></para>
<para>CC3S[1:0] bits (Capture/Compare 3 Selection) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03501">3501</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga68c04aea2e89f1e89bd323d6d6e5e6c0"/><section>
    <title>TIM_CCMR2_CC3S_0</title>
<indexterm><primary>TIM_CCMR2_CC3S_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_CC3S_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_CC3S_0   ((uint32_t)0x0001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03502">3502</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4bed6648aad6e8d16196246b355452dc"/><section>
    <title>TIM_CCMR2_CC3S_1</title>
<indexterm><primary>TIM_CCMR2_CC3S_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_CC3S_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_CC3S_1   ((uint32_t)0x0002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03503">3503</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga294e216b50edd1c2f891143e1f971048"/><section>
    <title>TIM_CCMR2_CC4S</title>
<indexterm><primary>TIM_CCMR2_CC4S</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_CC4S</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_CC4S   ((uint32_t)0x0300)</computeroutput></para>
<para>CC4S[1:0] bits (Capture/Compare 4 Selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03515">3515</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabebaa6bffd90b32563bd0fc1ff4a9499"/><section>
    <title>TIM_CCMR2_CC4S_0</title>
<indexterm><primary>TIM_CCMR2_CC4S_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_CC4S_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_CC4S_0   ((uint32_t)0x0100)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03516">3516</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6386ec77a3a451954325a1512d44f893"/><section>
    <title>TIM_CCMR2_CC4S_1</title>
<indexterm><primary>TIM_CCMR2_CC4S_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_CC4S_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_CC4S_1   ((uint32_t)0x0200)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03517">3517</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad218af6bd1de72891e1b85d582b766cd"/><section>
    <title>TIM_CCMR2_IC3F</title>
<indexterm><primary>TIM_CCMR2_IC3F</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC3F</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC3F   ((uint32_t)0x00F0)</computeroutput></para>
<para>IC3F[3:0] bits (Input Capture 3 Filter) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03535">3535</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga31d5450ebc9ac6ea833a2b341ceea061"/><section>
    <title>TIM_CCMR2_IC3F_0</title>
<indexterm><primary>TIM_CCMR2_IC3F_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC3F_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC3F_0   ((uint32_t)0x0010)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03536">3536</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga26f92a3f831685d6df7ab69e68181849"/><section>
    <title>TIM_CCMR2_IC3F_1</title>
<indexterm><primary>TIM_CCMR2_IC3F_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC3F_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC3F_1   ((uint32_t)0x0020)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03537">3537</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e7d7a3c2686a6e31adc1adf2ce65df9"/><section>
    <title>TIM_CCMR2_IC3F_2</title>
<indexterm><primary>TIM_CCMR2_IC3F_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC3F_2</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC3F_2   ((uint32_t)0x0040)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03538">3538</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9696c3da027f2b292d077f1ab4cdd14b"/><section>
    <title>TIM_CCMR2_IC3F_3</title>
<indexterm><primary>TIM_CCMR2_IC3F_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC3F_3</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC3F_3   ((uint32_t)0x0080)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03539">3539</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafc3d11f2e968752bc9ec7131c986c3a6"/><section>
    <title>TIM_CCMR2_IC3PSC</title>
<indexterm><primary>TIM_CCMR2_IC3PSC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC3PSC</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC3PSC   ((uint32_t)0x000C)</computeroutput></para>
<para>IC3PSC[1:0] bits (Input Capture 3 Prescaler) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03531">3531</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga588513395cbf8be6f4749c140fbf811c"/><section>
    <title>TIM_CCMR2_IC3PSC_0</title>
<indexterm><primary>TIM_CCMR2_IC3PSC_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC3PSC_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC3PSC_0   ((uint32_t)0x0004)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03532">3532</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacd27b9bdcc161c90dc1712074a66f29d"/><section>
    <title>TIM_CCMR2_IC3PSC_1</title>
<indexterm><primary>TIM_CCMR2_IC3PSC_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC3PSC_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC3PSC_1   ((uint32_t)0x0008)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03533">3533</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad51653fd06a591294d432385e794a19e"/><section>
    <title>TIM_CCMR2_IC4F</title>
<indexterm><primary>TIM_CCMR2_IC4F</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC4F</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC4F   ((uint32_t)0xF000)</computeroutput></para>
<para>IC4F[3:0] bits (Input Capture 4 Filter) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03545">3545</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7d5fc8b9a6ea27582cb6c25f9654888c"/><section>
    <title>TIM_CCMR2_IC4F_0</title>
<indexterm><primary>TIM_CCMR2_IC4F_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC4F_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC4F_0   ((uint32_t)0x1000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03546">3546</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac4dcc1562c0c017493e4ee6b32354e85"/><section>
    <title>TIM_CCMR2_IC4F_1</title>
<indexterm><primary>TIM_CCMR2_IC4F_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC4F_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC4F_1   ((uint32_t)0x2000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03547">3547</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2b96de7db8b71ac7e414f247b871a53c"/><section>
    <title>TIM_CCMR2_IC4F_2</title>
<indexterm><primary>TIM_CCMR2_IC4F_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC4F_2</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC4F_2   ((uint32_t)0x4000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03548">3548</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga25d0f55e5b751f2caed6a943f5682a09"/><section>
    <title>TIM_CCMR2_IC4F_3</title>
<indexterm><primary>TIM_CCMR2_IC4F_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC4F_3</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC4F_3   ((uint32_t)0x8000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03549">3549</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6fd7591e2de10272f7fafb08cdd1b7b0"/><section>
    <title>TIM_CCMR2_IC4PSC</title>
<indexterm><primary>TIM_CCMR2_IC4PSC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC4PSC</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC4PSC   ((uint32_t)0x0C00)</computeroutput></para>
<para>IC4PSC[1:0] bits (Input Capture 4 Prescaler) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03541">3541</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga80f7d206409bc551eab06819e17451e4"/><section>
    <title>TIM_CCMR2_IC4PSC_0</title>
<indexterm><primary>TIM_CCMR2_IC4PSC_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC4PSC_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC4PSC_0   ((uint32_t)0x0400)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03542">3542</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf6690f5e98e02addd5e75643767c6d66"/><section>
    <title>TIM_CCMR2_IC4PSC_1</title>
<indexterm><primary>TIM_CCMR2_IC4PSC_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_IC4PSC_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_IC4PSC_1   ((uint32_t)0x0800)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03543">3543</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4209d414df704ce96c54abb2ea2df66a"/><section>
    <title>TIM_CCMR2_OC3CE</title>
<indexterm><primary>TIM_CCMR2_OC3CE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC3CE</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC3CE   ((uint32_t)0x0080)</computeroutput></para>
<para>Output Compare 3 Clear Enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03513">3513</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae6d8d2847058747ce23a648668ce4dba"/><section>
    <title>TIM_CCMR2_OC3FE</title>
<indexterm><primary>TIM_CCMR2_OC3FE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC3FE</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC3FE   ((uint32_t)0x0004)</computeroutput></para>
<para>Output Compare 3 Fast enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03505">3505</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga52095cae524adb237339bfee92e8168a"/><section>
    <title>TIM_CCMR2_OC3M</title>
<indexterm><primary>TIM_CCMR2_OC3M</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC3M</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC3M   ((uint32_t)0x0070)</computeroutput></para>
<para>OC3M[2:0] bits (Output Compare 3 Mode) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03508">3508</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga899b26ffa9c5f30f143306b8598a537f"/><section>
    <title>TIM_CCMR2_OC3M_0</title>
<indexterm><primary>TIM_CCMR2_OC3M_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC3M_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC3M_0   ((uint32_t)0x0010)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03509">3509</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga91476ae2cc3449facafcad82569e14f8"/><section>
    <title>TIM_CCMR2_OC3M_1</title>
<indexterm><primary>TIM_CCMR2_OC3M_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC3M_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC3M_1   ((uint32_t)0x0020)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03510">3510</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga20394da7afcada6c3fc455b05004cff5"/><section>
    <title>TIM_CCMR2_OC3M_2</title>
<indexterm><primary>TIM_CCMR2_OC3M_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC3M_2</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC3M_2   ((uint32_t)0x0040)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03511">3511</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga276fd2250d2b085b73ef51cb4c099d24"/><section>
    <title>TIM_CCMR2_OC3PE</title>
<indexterm><primary>TIM_CCMR2_OC3PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC3PE</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC3PE   ((uint32_t)0x0008)</computeroutput></para>
<para>Output Compare 3 Preload enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03506">3506</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1447dfe94bdd234382bb1f43307ea5c3"/><section>
    <title>TIM_CCMR2_OC4CE</title>
<indexterm><primary>TIM_CCMR2_OC4CE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC4CE</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC4CE   ((uint32_t)0x8000)</computeroutput></para>
<para>Output Compare 4 Clear Enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03527">3527</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga70dc197250c2699d470aea1a7a42ad57"/><section>
    <title>TIM_CCMR2_OC4FE</title>
<indexterm><primary>TIM_CCMR2_OC4FE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC4FE</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC4FE   ((uint32_t)0x0400)</computeroutput></para>
<para>Output Compare 4 Fast enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03519">3519</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacbed61ff3ba57c7fe6d3386ce3b7af2b"/><section>
    <title>TIM_CCMR2_OC4M</title>
<indexterm><primary>TIM_CCMR2_OC4M</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC4M</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC4M   ((uint32_t)0x7000)</computeroutput></para>
<para>OC4M[2:0] bits (Output Compare 4 Mode) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03522">3522</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad866f52cce9ce32e3c0d181007b82de5"/><section>
    <title>TIM_CCMR2_OC4M_0</title>
<indexterm><primary>TIM_CCMR2_OC4M_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC4M_0</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC4M_0   ((uint32_t)0x1000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03523">3523</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafd97b1c86dd4953f3382fea317d165af"/><section>
    <title>TIM_CCMR2_OC4M_1</title>
<indexterm><primary>TIM_CCMR2_OC4M_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC4M_1</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC4M_1   ((uint32_t)0x2000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03524">3524</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga431e5cdc0f3dc02fa5a54aa5193ddbab"/><section>
    <title>TIM_CCMR2_OC4M_2</title>
<indexterm><primary>TIM_CCMR2_OC4M_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC4M_2</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC4M_2   ((uint32_t)0x4000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03525">3525</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3e951cd3f6593e321cf79b662a1deaaa"/><section>
    <title>TIM_CCMR2_OC4PE</title>
<indexterm><primary>TIM_CCMR2_OC4PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCMR2_OC4PE</secondary></indexterm>
<para><computeroutput>#define TIM_CCMR2_OC4PE   ((uint32_t)0x0800)</computeroutput></para>
<para>Output Compare 4 Preload enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03520">3520</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac927cc11eff415210dcf94657d8dfbe0"/><section>
    <title>TIM_CCR1_CCR1</title>
<indexterm><primary>TIM_CCR1_CCR1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCR1_CCR1</secondary></indexterm>
<para><computeroutput>#define TIM_CCR1_CCR1   ((uint32_t)0xFFFF)</computeroutput></para>
<para>Capture/Compare 1 Value 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03581">3581</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga751e5efd90bdd1fd5f38609f3f5762ba"/><section>
    <title>TIM_CCR2_CCR2</title>
<indexterm><primary>TIM_CCR2_CCR2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCR2_CCR2</secondary></indexterm>
<para><computeroutput>#define TIM_CCR2_CCR2   ((uint32_t)0xFFFF)</computeroutput></para>
<para>Capture/Compare 2 Value 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03584">3584</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4e85064d37d387851e95c5c1f35315a1"/><section>
    <title>TIM_CCR3_CCR3</title>
<indexterm><primary>TIM_CCR3_CCR3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCR3_CCR3</secondary></indexterm>
<para><computeroutput>#define TIM_CCR3_CCR3   ((uint32_t)0xFFFF)</computeroutput></para>
<para>Capture/Compare 3 Value 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03587">3587</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga15c9dd67a6701b5498926ae536773eca"/><section>
    <title>TIM_CCR4_CCR4</title>
<indexterm><primary>TIM_CCR4_CCR4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CCR4_CCR4</secondary></indexterm>
<para><computeroutput>#define TIM_CCR4_CCR4   ((uint32_t)0xFFFF)</computeroutput></para>
<para>Capture/Compare 4 Value 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03590">3590</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8bc45c0315de82c1c3a38a243bcd00fc"/><section>
    <title>TIM_CNT_CNT</title>
<indexterm><primary>TIM_CNT_CNT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CNT_CNT</secondary></indexterm>
<para><computeroutput>#define TIM_CNT_CNT   ((uint32_t)0xFFFF)</computeroutput></para>
<para>Counter Value 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03569">3569</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4a3ad409f6b147cdcbafbfe29102f3fd"/><section>
    <title>TIM_CR1_ARPE</title>
<indexterm><primary>TIM_CR1_ARPE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR1_ARPE</secondary></indexterm>
<para><computeroutput>#define TIM_CR1_ARPE   ((uint32_t)0x0080)</computeroutput></para>
<para>Auto-reload preload enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03357">3357</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga93d86355e5e3b399ed45e1ca83abed2a"/><section>
    <title>TIM_CR1_CEN</title>
<indexterm><primary>TIM_CR1_CEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR1_CEN</secondary></indexterm>
<para><computeroutput>#define TIM_CR1_CEN   ((uint32_t)0x0001)</computeroutput></para>
<para>Counter enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03347">3347</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacacc4ff7e5b75fd2e4e6b672ccd33a72"/><section>
    <title>TIM_CR1_CKD</title>
<indexterm><primary>TIM_CR1_CKD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR1_CKD</secondary></indexterm>
<para><computeroutput>#define TIM_CR1_CKD   ((uint32_t)0x0300)</computeroutput></para>
<para>CKD[1:0] bits (clock division) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03359">3359</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga458d536d82aa3db7d227b0f00b36808f"/><section>
    <title>TIM_CR1_CKD_0</title>
<indexterm><primary>TIM_CR1_CKD_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR1_CKD_0</secondary></indexterm>
<para><computeroutput>#define TIM_CR1_CKD_0   ((uint32_t)0x0100)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03360">3360</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"/><section>
    <title>TIM_CR1_CKD_1</title>
<indexterm><primary>TIM_CR1_CKD_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR1_CKD_1</secondary></indexterm>
<para><computeroutput>#define TIM_CR1_CKD_1   ((uint32_t)0x0200)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03361">3361</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga352b3c389bde13dd6049de0afdd874f1"/><section>
    <title>TIM_CR1_CMS</title>
<indexterm><primary>TIM_CR1_CMS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR1_CMS</secondary></indexterm>
<para><computeroutput>#define TIM_CR1_CMS   ((uint32_t)0x0060)</computeroutput></para>
<para>CMS[1:0] bits (Center-aligned mode selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03353">3353</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga83ca6f7810aba73dc8c12f22092d97a2"/><section>
    <title>TIM_CR1_CMS_0</title>
<indexterm><primary>TIM_CR1_CMS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR1_CMS_0</secondary></indexterm>
<para><computeroutput>#define TIM_CR1_CMS_0   ((uint32_t)0x0020)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03354">3354</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab3ee4adcde3c001d3b97d2eae1730ea9"/><section>
    <title>TIM_CR1_CMS_1</title>
<indexterm><primary>TIM_CR1_CMS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR1_CMS_1</secondary></indexterm>
<para><computeroutput>#define TIM_CR1_CMS_1   ((uint32_t)0x0040)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03355">3355</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacea10770904af189f3aaeb97b45722aa"/><section>
    <title>TIM_CR1_DIR</title>
<indexterm><primary>TIM_CR1_DIR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR1_DIR</secondary></indexterm>
<para><computeroutput>#define TIM_CR1_DIR   ((uint32_t)0x0010)</computeroutput></para>
<para>Direction 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03351">3351</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6d3d1488296350af6d36fbbf71905d29"/><section>
    <title>TIM_CR1_OPM</title>
<indexterm><primary>TIM_CR1_OPM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR1_OPM</secondary></indexterm>
<para><computeroutput>#define TIM_CR1_OPM   ((uint32_t)0x0008)</computeroutput></para>
<para>One pulse mode 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03350">3350</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa4f2a9f0cf7b60e3c623af451f141f3c"/><section>
    <title>TIM_CR1_UDIS</title>
<indexterm><primary>TIM_CR1_UDIS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR1_UDIS</secondary></indexterm>
<para><computeroutput>#define TIM_CR1_UDIS   ((uint32_t)0x0002)</computeroutput></para>
<para>Update disable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03348">3348</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga06c997c2c23e8bef7ca07579762c113b"/><section>
    <title>TIM_CR1_URS</title>
<indexterm><primary>TIM_CR1_URS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR1_URS</secondary></indexterm>
<para><computeroutput>#define TIM_CR1_URS   ((uint32_t)0x0004)</computeroutput></para>
<para>Update request source </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03349">3349</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gade656832d3ec303a2a7a422638dd560e"/><section>
    <title>TIM_CR2_CCDS</title>
<indexterm><primary>TIM_CR2_CCDS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_CCDS</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_CCDS   ((uint32_t)0x0008)</computeroutput></para>
<para>Capture/Compare DMA Selection 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03366">3366</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaae22c9c1197107d6fa629f419a29541e"/><section>
    <title>TIM_CR2_CCPC</title>
<indexterm><primary>TIM_CR2_CCPC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_CCPC</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_CCPC   ((uint32_t)0x0001)</computeroutput></para>
<para>Capture/Compare Preloaded Control 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03364">3364</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf0328c1339b2b1633ef7a8db4c02d0d5"/><section>
    <title>TIM_CR2_CCUS</title>
<indexterm><primary>TIM_CR2_CCUS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_CCUS</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_CCUS   ((uint32_t)0x0004)</computeroutput></para>
<para>Capture/Compare Control Update Selection </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03365">3365</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaa6987d980e5c4c71c7d0faa1eb97a45"/><section>
    <title>TIM_CR2_MMS</title>
<indexterm><primary>TIM_CR2_MMS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_MMS</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_MMS   ((uint32_t)0x0070)</computeroutput></para>
<para>MMS[2:0] bits (Master Mode Selection) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03368">3368</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf3e55308e84106d6501201e66bd46ab6"/><section>
    <title>TIM_CR2_MMS_0</title>
<indexterm><primary>TIM_CR2_MMS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_MMS_0</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_MMS_0   ((uint32_t)0x0010)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03369">3369</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b1036929b0a4ba5bd5cced9b8e0f4c3"/><section>
    <title>TIM_CR2_MMS_1</title>
<indexterm><primary>TIM_CR2_MMS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_MMS_1</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_MMS_1   ((uint32_t)0x0020)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03370">3370</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacb74a815afdd856d51cfcf1ddf3fce6a"/><section>
    <title>TIM_CR2_MMS_2</title>
<indexterm><primary>TIM_CR2_MMS_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_MMS_2</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_MMS_2   ((uint32_t)0x0040)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03371">3371</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga31b26bf058f88d771c33aff85ec89358"/><section>
    <title>TIM_CR2_OIS1</title>
<indexterm><primary>TIM_CR2_OIS1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_OIS1</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_OIS1   ((uint32_t)0x0100)</computeroutput></para>
<para>Output Idle state 1 (OC1 output) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03374">3374</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae61f8d54923999fffb6db381e81f2b69"/><section>
    <title>TIM_CR2_OIS1N</title>
<indexterm><primary>TIM_CR2_OIS1N</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_OIS1N</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_OIS1N   ((uint32_t)0x0200)</computeroutput></para>
<para>Output Idle state 1 (OC1N output) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03375">3375</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga61467648a433bd887683b9a4760021fa"/><section>
    <title>TIM_CR2_OIS2</title>
<indexterm><primary>TIM_CR2_OIS2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_OIS2</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_OIS2   ((uint32_t)0x0400)</computeroutput></para>
<para>Output Idle state 2 (OC2 output) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03376">3376</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga769146db660b832f3ef26f892b567bd4"/><section>
    <title>TIM_CR2_OIS2N</title>
<indexterm><primary>TIM_CR2_OIS2N</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_OIS2N</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_OIS2N   ((uint32_t)0x0800)</computeroutput></para>
<para>Output Idle state 2 (OC2N output) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03377">3377</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad974d7c91edf6f1bd47e892b3b6f7565"/><section>
    <title>TIM_CR2_OIS3</title>
<indexterm><primary>TIM_CR2_OIS3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_OIS3</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_OIS3   ((uint32_t)0x1000)</computeroutput></para>
<para>Output Idle state 3 (OC3 output) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03378">3378</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga20fb9b62a7e8d114fbd180abd9f8ceae"/><section>
    <title>TIM_CR2_OIS3N</title>
<indexterm><primary>TIM_CR2_OIS3N</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_OIS3N</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_OIS3N   ((uint32_t)0x2000)</computeroutput></para>
<para>Output Idle state 3 (OC3N output) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03379">3379</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad644f2f4b26e46587abedc8d3164e56e"/><section>
    <title>TIM_CR2_OIS4</title>
<indexterm><primary>TIM_CR2_OIS4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_OIS4</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_OIS4   ((uint32_t)0x4000)</computeroutput></para>
<para>Output Idle state 4 (OC4 output) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03380">3380</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad07504497b70af628fa1aee8fe7ef63c"/><section>
    <title>TIM_CR2_TI1S</title>
<indexterm><primary>TIM_CR2_TI1S</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_CR2_TI1S</secondary></indexterm>
<para><computeroutput>#define TIM_CR2_TI1S   ((uint32_t)0x0080)</computeroutput></para>
<para>TI1 Selection </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03373">3373</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabf9051ecac123cd89f9d2a835e4cde2e"/><section>
    <title>TIM_DCR_DBA</title>
<indexterm><primary>TIM_DCR_DBA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DCR_DBA</secondary></indexterm>
<para><computeroutput>#define TIM_DCR_DBA   ((uint32_t)0x001F)</computeroutput></para>
<para>DBA[4:0] bits (DMA Base Address) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03615">3615</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaaf610e5fe4bb4b10736242df3b62bba"/><section>
    <title>TIM_DCR_DBA_0</title>
<indexterm><primary>TIM_DCR_DBA_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DCR_DBA_0</secondary></indexterm>
<para><computeroutput>#define TIM_DCR_DBA_0   ((uint32_t)0x0001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03616">3616</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9a0185643c163930e30f0a1cf5fe364e"/><section>
    <title>TIM_DCR_DBA_1</title>
<indexterm><primary>TIM_DCR_DBA_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DCR_DBA_1</secondary></indexterm>
<para><computeroutput>#define TIM_DCR_DBA_1   ((uint32_t)0x0002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03617">3617</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaa5a89b93b97b0968a7d5563a18ab9d1"/><section>
    <title>TIM_DCR_DBA_2</title>
<indexterm><primary>TIM_DCR_DBA_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DCR_DBA_2</secondary></indexterm>
<para><computeroutput>#define TIM_DCR_DBA_2   ((uint32_t)0x0004)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03618">3618</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga105f44ff18cbbd4ff4d60368c9184430"/><section>
    <title>TIM_DCR_DBA_3</title>
<indexterm><primary>TIM_DCR_DBA_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DCR_DBA_3</secondary></indexterm>
<para><computeroutput>#define TIM_DCR_DBA_3   ((uint32_t)0x0008)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03619">3619</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabe1bc4b6dd7265dee2857f23d835b2dc"/><section>
    <title>TIM_DCR_DBA_4</title>
<indexterm><primary>TIM_DCR_DBA_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DCR_DBA_4</secondary></indexterm>
<para><computeroutput>#define TIM_DCR_DBA_4   ((uint32_t)0x0010)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03620">3620</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab9e197a78484567d4c6093c28265f3eb"/><section>
    <title>TIM_DCR_DBL</title>
<indexterm><primary>TIM_DCR_DBL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DCR_DBL</secondary></indexterm>
<para><computeroutput>#define TIM_DCR_DBL   ((uint32_t)0x1F00)</computeroutput></para>
<para>DBL[4:0] bits (DMA Burst Length) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03622">3622</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga677195c0b4892bb6717564c0528126a9"/><section>
    <title>TIM_DCR_DBL_0</title>
<indexterm><primary>TIM_DCR_DBL_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DCR_DBL_0</secondary></indexterm>
<para><computeroutput>#define TIM_DCR_DBL_0   ((uint32_t)0x0100)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03623">3623</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad427ba987877e491f7a2be60e320dbea"/><section>
    <title>TIM_DCR_DBL_1</title>
<indexterm><primary>TIM_DCR_DBL_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DCR_DBL_1</secondary></indexterm>
<para><computeroutput>#define TIM_DCR_DBL_1   ((uint32_t)0x0200)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03624">3624</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga369926f2a8ca5cf635ded9bb4619189c"/><section>
    <title>TIM_DCR_DBL_2</title>
<indexterm><primary>TIM_DCR_DBL_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DCR_DBL_2</secondary></indexterm>
<para><computeroutput>#define TIM_DCR_DBL_2   ((uint32_t)0x0400)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03625">3625</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7f1ec849c41d1abd46c528a4ac378c03"/><section>
    <title>TIM_DCR_DBL_3</title>
<indexterm><primary>TIM_DCR_DBL_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DCR_DBL_3</secondary></indexterm>
<para><computeroutput>#define TIM_DCR_DBL_3   ((uint32_t)0x0800)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03626">3626</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga607d7b87b1b4bf167aabad36f922a8f9"/><section>
    <title>TIM_DCR_DBL_4</title>
<indexterm><primary>TIM_DCR_DBL_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DCR_DBL_4</secondary></indexterm>
<para><computeroutput>#define TIM_DCR_DBL_4   ((uint32_t)0x1000)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03627">3627</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1fcb0d6d9fb7486a5901032fd81aef6a"/><section>
    <title>TIM_DIER_BIE</title>
<indexterm><primary>TIM_DIER_BIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_BIE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_BIE   ((uint32_t)0x0080)</computeroutput></para>
<para>Break interrupt enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03416">3416</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae181bb16ec916aba8ba86f58f745fdfd"/><section>
    <title>TIM_DIER_CC1DE</title>
<indexterm><primary>TIM_DIER_CC1DE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_CC1DE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_CC1DE   ((uint32_t)0x0200)</computeroutput></para>
<para>Capture/Compare 1 DMA request enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03418">3418</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1ba7f7ca97eeaf6cc23cd6765c6bf678"/><section>
    <title>TIM_DIER_CC1IE</title>
<indexterm><primary>TIM_DIER_CC1IE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_CC1IE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_CC1IE   ((uint32_t)0x0002)</computeroutput></para>
<para>Capture/Compare 1 interrupt enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03410">3410</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga58f97064991095b28c91028ca3cca28e"/><section>
    <title>TIM_DIER_CC2DE</title>
<indexterm><primary>TIM_DIER_CC2DE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_CC2DE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_CC2DE   ((uint32_t)0x0400)</computeroutput></para>
<para>Capture/Compare 2 DMA request enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03419">3419</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga757c59b690770adebf33e20d3d9dec15"/><section>
    <title>TIM_DIER_CC2IE</title>
<indexterm><primary>TIM_DIER_CC2IE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_CC2IE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_CC2IE   ((uint32_t)0x0004)</computeroutput></para>
<para>Capture/Compare 2 interrupt enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03411">3411</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1567bff5dc0564b26a8b3cff1f0fe0a4"/><section>
    <title>TIM_DIER_CC3DE</title>
<indexterm><primary>TIM_DIER_CC3DE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_CC3DE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_CC3DE   ((uint32_t)0x0800)</computeroutput></para>
<para>Capture/Compare 3 DMA request enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03420">3420</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4edf003f04bcf250bddf5ed284201c2e"/><section>
    <title>TIM_DIER_CC3IE</title>
<indexterm><primary>TIM_DIER_CC3IE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_CC3IE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_CC3IE   ((uint32_t)0x0008)</computeroutput></para>
<para>Capture/Compare 3 interrupt enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03412">3412</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaba034412c54fa07024e516492748614"/><section>
    <title>TIM_DIER_CC4DE</title>
<indexterm><primary>TIM_DIER_CC4DE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_CC4DE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_CC4DE   ((uint32_t)0x1000)</computeroutput></para>
<para>Capture/Compare 4 DMA request enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03421">3421</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6ad0f562a014572793b49fe87184338b"/><section>
    <title>TIM_DIER_CC4IE</title>
<indexterm><primary>TIM_DIER_CC4IE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_CC4IE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_CC4IE   ((uint32_t)0x0010)</computeroutput></para>
<para>Capture/Compare 4 interrupt enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03413">3413</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga79c3fab9d33de953a0a7f7d6516c73bc"/><section>
    <title>TIM_DIER_COMDE</title>
<indexterm><primary>TIM_DIER_COMDE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_COMDE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_COMDE   ((uint32_t)0x2000)</computeroutput></para>
<para>COM DMA request enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03422">3422</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gade8a374e04740aac1ece248b868522fe"/><section>
    <title>TIM_DIER_COMIE</title>
<indexterm><primary>TIM_DIER_COMIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_COMIE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_COMIE   ((uint32_t)0x0020)</computeroutput></para>
<para>COM interrupt enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03414">3414</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5a752d4295f100708df9b8be5a7f439d"/><section>
    <title>TIM_DIER_TDE</title>
<indexterm><primary>TIM_DIER_TDE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_TDE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_TDE   ((uint32_t)0x4000)</computeroutput></para>
<para>Trigger DMA request enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03423">3423</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa755fef2c4e96c63f2ea1cd9a32f956a"/><section>
    <title>TIM_DIER_TIE</title>
<indexterm><primary>TIM_DIER_TIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_TIE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_TIE   ((uint32_t)0x0040)</computeroutput></para>
<para>Trigger interrupt enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03415">3415</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab9f47792b1c2f123464a2955f445c811"/><section>
    <title>TIM_DIER_UDE</title>
<indexterm><primary>TIM_DIER_UDE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_UDE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_UDE   ((uint32_t)0x0100)</computeroutput></para>
<para>Update DMA request enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03417">3417</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c6d3e0495e6c06da4bdd0ad8995a32b"/><section>
    <title>TIM_DIER_UIE</title>
<indexterm><primary>TIM_DIER_UIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DIER_UIE</secondary></indexterm>
<para><computeroutput>#define TIM_DIER_UIE   ((uint32_t)0x0001)</computeroutput></para>
<para>Update interrupt enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03409">3409</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1afa2fc02bcd75c15122c4eb87d6cf83"/><section>
    <title>TIM_DMAR_DMAB</title>
<indexterm><primary>TIM_DMAR_DMAB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_DMAR_DMAB</secondary></indexterm>
<para><computeroutput>#define TIM_DMAR_DMAB   ((uint32_t)0xFFFF)</computeroutput></para>
<para>DMA register for burst accesses 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03630">3630</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga08c5635a0ac0ce5618485319a4fa0f18"/><section>
    <title>TIM_EGR_BG</title>
<indexterm><primary>TIM_EGR_BG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_EGR_BG</secondary></indexterm>
<para><computeroutput>#define TIM_EGR_BG   ((uint32_t)0x80)</computeroutput></para>
<para>Break Generation 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03447">3447</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0a1318609761df5de5213e9e75b5aa6a"/><section>
    <title>TIM_EGR_CC1G</title>
<indexterm><primary>TIM_EGR_CC1G</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_EGR_CC1G</secondary></indexterm>
<para><computeroutput>#define TIM_EGR_CC1G   ((uint32_t)0x02)</computeroutput></para>
<para>Capture/Compare 1 Generation 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03441">3441</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5423de00e86aeb8a4657a509af485055"/><section>
    <title>TIM_EGR_CC2G</title>
<indexterm><primary>TIM_EGR_CC2G</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_EGR_CC2G</secondary></indexterm>
<para><computeroutput>#define TIM_EGR_CC2G   ((uint32_t)0x04)</computeroutput></para>
<para>Capture/Compare 2 Generation 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03442">3442</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga064d2030abccc099ded418fd81d6aa07"/><section>
    <title>TIM_EGR_CC3G</title>
<indexterm><primary>TIM_EGR_CC3G</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_EGR_CC3G</secondary></indexterm>
<para><computeroutput>#define TIM_EGR_CC3G   ((uint32_t)0x08)</computeroutput></para>
<para>Capture/Compare 3 Generation 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03443">3443</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1c4e5555dd3be8ab1e631d1053f4a305"/><section>
    <title>TIM_EGR_CC4G</title>
<indexterm><primary>TIM_EGR_CC4G</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_EGR_CC4G</secondary></indexterm>
<para><computeroutput>#define TIM_EGR_CC4G   ((uint32_t)0x10)</computeroutput></para>
<para>Capture/Compare 4 Generation 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03444">3444</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadb06f8bb364307695c7d6a028391de7b"/><section>
    <title>TIM_EGR_COMG</title>
<indexterm><primary>TIM_EGR_COMG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_EGR_COMG</secondary></indexterm>
<para><computeroutput>#define TIM_EGR_COMG   ((uint32_t)0x20)</computeroutput></para>
<para>Capture/Compare Control Update Generation </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03445">3445</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2eabface433d6adaa2dee3df49852585"/><section>
    <title>TIM_EGR_TG</title>
<indexterm><primary>TIM_EGR_TG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_EGR_TG</secondary></indexterm>
<para><computeroutput>#define TIM_EGR_TG   ((uint32_t)0x40)</computeroutput></para>
<para>Trigger Generation 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03446">3446</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga16f52a8e9aad153223405b965566ae91"/><section>
    <title>TIM_EGR_UG</title>
<indexterm><primary>TIM_EGR_UG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_EGR_UG</secondary></indexterm>
<para><computeroutput>#define TIM_EGR_UG   ((uint32_t)0x01)</computeroutput></para>
<para>Update Generation 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03440">3440</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4f413eac7f503dfddc9a9914efa555ac"/><section>
    <title>TIM_OR_ITR1_RMP</title>
<indexterm><primary>TIM_OR_ITR1_RMP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_OR_ITR1_RMP</secondary></indexterm>
<para><computeroutput>#define TIM_OR_ITR1_RMP   ((uint32_t)0x0C00)</computeroutput></para>
<para>ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03636">3636</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad7141f22c81a83134d9bb35cdeca5549"/><section>
    <title>TIM_OR_ITR1_RMP_0</title>
<indexterm><primary>TIM_OR_ITR1_RMP_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_OR_ITR1_RMP_0</secondary></indexterm>
<para><computeroutput>#define TIM_OR_ITR1_RMP_0   ((uint32_t)0x0400)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03637">3637</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ba54d02d962d04d2bdf16df11c7ccd0"/><section>
    <title>TIM_OR_ITR1_RMP_1</title>
<indexterm><primary>TIM_OR_ITR1_RMP_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_OR_ITR1_RMP_1</secondary></indexterm>
<para><computeroutput>#define TIM_OR_ITR1_RMP_1   ((uint32_t)0x0800)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03638">3638</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2916847c3545c06578d7ba8c381a4c20"/><section>
    <title>TIM_OR_TI4_RMP</title>
<indexterm><primary>TIM_OR_TI4_RMP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_OR_TI4_RMP</secondary></indexterm>
<para><computeroutput>#define TIM_OR_TI4_RMP   ((uint32_t)0x00C0)</computeroutput></para>
<para>TI4_RMP[1:0] bits (TIM5 Input 4 remap) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03633">3633</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9aea4f8a0abedbf08bb1e686933c1120"/><section>
    <title>TIM_OR_TI4_RMP_0</title>
<indexterm><primary>TIM_OR_TI4_RMP_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_OR_TI4_RMP_0</secondary></indexterm>
<para><computeroutput>#define TIM_OR_TI4_RMP_0   ((uint32_t)0x0040)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03634">3634</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa2a46aa18f15f2074b93233a18e85629"/><section>
    <title>TIM_OR_TI4_RMP_1</title>
<indexterm><primary>TIM_OR_TI4_RMP_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_OR_TI4_RMP_1</secondary></indexterm>
<para><computeroutput>#define TIM_OR_TI4_RMP_1   ((uint32_t)0x0080)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03635">3635</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaefb85e4000ddab0ada67c5964810da35"/><section>
    <title>TIM_PSC_PSC</title>
<indexterm><primary>TIM_PSC_PSC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_PSC_PSC</secondary></indexterm>
<para><computeroutput>#define TIM_PSC_PSC   ((uint32_t)0xFFFF)</computeroutput></para>
<para>Prescaler Value 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03572">3572</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadcef8f28580e36cdfda3be1f7561afc7"/><section>
    <title>TIM_RCR_REP</title>
<indexterm><primary>TIM_RCR_REP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_RCR_REP</secondary></indexterm>
<para><computeroutput>#define TIM_RCR_REP   ((uint32_t)0xFF)</computeroutput></para>
<para>Repetition Counter Value </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03578">3578</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga331a1d5f39d5f47b5409054e693fc651"/><section>
    <title>TIM_SMCR_ECE</title>
<indexterm><primary>TIM_SMCR_ECE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_ECE</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_ECE   ((uint32_t)0x4000)</computeroutput></para>
<para>External clock enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03405">3405</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae2ed8b32d9eb8eea251bd1dac4f34668"/><section>
    <title>TIM_SMCR_ETF</title>
<indexterm><primary>TIM_SMCR_ETF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_ETF</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_ETF   ((uint32_t)0x0F00)</computeroutput></para>
<para>ETF[3:0] bits (External trigger filter) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03395">3395</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga43745c2894cfc1e5ee619ac85d8d5a62"/><section>
    <title>TIM_SMCR_ETF_0</title>
<indexterm><primary>TIM_SMCR_ETF_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_ETF_0</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_ETF_0   ((uint32_t)0x0100)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03396">3396</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga661e6cce23553cf0ad3a60d8573b9a2c"/><section>
    <title>TIM_SMCR_ETF_1</title>
<indexterm><primary>TIM_SMCR_ETF_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_ETF_1</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_ETF_1   ((uint32_t)0x0200)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03397">3397</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafb5528381fb64ffbcc719de478391ae2"/><section>
    <title>TIM_SMCR_ETF_2</title>
<indexterm><primary>TIM_SMCR_ETF_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_ETF_2</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_ETF_2   ((uint32_t)0x0400)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03398">3398</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6082700946fc61a6f9d6209e258fcc14"/><section>
    <title>TIM_SMCR_ETF_3</title>
<indexterm><primary>TIM_SMCR_ETF_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_ETF_3</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_ETF_3   ((uint32_t)0x0800)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03399">3399</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2a5f335c3d7a4f82d1e91dc1511e3322"/><section>
    <title>TIM_SMCR_ETP</title>
<indexterm><primary>TIM_SMCR_ETP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_ETP</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_ETP   ((uint32_t)0x8000)</computeroutput></para>
<para>External trigger polarity </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03406">3406</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0ebb9e631876435e276211d88e797386"/><section>
    <title>TIM_SMCR_ETPS</title>
<indexterm><primary>TIM_SMCR_ETPS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_ETPS</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_ETPS   ((uint32_t)0x3000)</computeroutput></para>
<para>ETPS[1:0] bits (External trigger prescaler) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03401">3401</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga00b43cd09557a69ed10471ed76b228d8"/><section>
    <title>TIM_SMCR_ETPS_0</title>
<indexterm><primary>TIM_SMCR_ETPS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_ETPS_0</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_ETPS_0   ((uint32_t)0x1000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03402">3402</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabf12f04862dbc92ca238d1518b27b16b"/><section>
    <title>TIM_SMCR_ETPS_1</title>
<indexterm><primary>TIM_SMCR_ETPS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_ETPS_1</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_ETPS_1   ((uint32_t)0x2000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03403">3403</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga52101db4ca2c7b3003f1b16a49b2032c"/><section>
    <title>TIM_SMCR_MSM</title>
<indexterm><primary>TIM_SMCR_MSM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_MSM</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_MSM   ((uint32_t)0x0080)</computeroutput></para>
<para>Master/slave mode 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03393">3393</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae92349731a6107e0f3a251b44a67c7ea"/><section>
    <title>TIM_SMCR_SMS</title>
<indexterm><primary>TIM_SMCR_SMS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_SMS</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_SMS   ((uint32_t)0x0007)</computeroutput></para>
<para>SMS[2:0] bits (Slave mode selection) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03383">3383</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7d1ebece401aeb12abd466d2eafa78b2"/><section>
    <title>TIM_SMCR_SMS_0</title>
<indexterm><primary>TIM_SMCR_SMS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_SMS_0</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_SMS_0   ((uint32_t)0x0001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03384">3384</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa980a3121ab6cda5a4a42b959da8421e"/><section>
    <title>TIM_SMCR_SMS_1</title>
<indexterm><primary>TIM_SMCR_SMS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_SMS_1</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_SMS_1   ((uint32_t)0x0002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03385">3385</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga63847fc3c71f582403e6301b1229c3ed"/><section>
    <title>TIM_SMCR_SMS_2</title>
<indexterm><primary>TIM_SMCR_SMS_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_SMS_2</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_SMS_2   ((uint32_t)0x0004)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03386">3386</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8680e719bca2b672d850504220ae51fc"/><section>
    <title>TIM_SMCR_TS</title>
<indexterm><primary>TIM_SMCR_TS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_TS</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_TS   ((uint32_t)0x0070)</computeroutput></para>
<para>TS[2:0] bits (Trigger selection) 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03388">3388</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8d1f040f9259acb3c2fba7b0c7eb3d96"/><section>
    <title>TIM_SMCR_TS_0</title>
<indexterm><primary>TIM_SMCR_TS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_TS_0</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_TS_0   ((uint32_t)0x0010)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03389">3389</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacb82212fcc89166a43ff97542da9182d"/><section>
    <title>TIM_SMCR_TS_1</title>
<indexterm><primary>TIM_SMCR_TS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_TS_1</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_TS_1   ((uint32_t)0x0020)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03390">3390</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacf0dbaf4a2ec8759f283f82a958ef6a8"/><section>
    <title>TIM_SMCR_TS_2</title>
<indexterm><primary>TIM_SMCR_TS_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SMCR_TS_2</secondary></indexterm>
<para><computeroutput>#define TIM_SMCR_TS_2   ((uint32_t)0x0040)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03391">3391</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6d52cd5a57c9a26b0d993c93d9875097"/><section>
    <title>TIM_SR_BIF</title>
<indexterm><primary>TIM_SR_BIF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SR_BIF</secondary></indexterm>
<para><computeroutput>#define TIM_SR_BIF   ((uint32_t)0x0080)</computeroutput></para>
<para>Break interrupt Flag 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03433">3433</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga449a61344a97608d85384c29f003c0e9"/><section>
    <title>TIM_SR_CC1IF</title>
<indexterm><primary>TIM_SR_CC1IF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SR_CC1IF</secondary></indexterm>
<para><computeroutput>#define TIM_SR_CC1IF   ((uint32_t)0x0002)</computeroutput></para>
<para>Capture/Compare 1 interrupt Flag 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03427">3427</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga819c4b27f8fa99b537c4407521f9780c"/><section>
    <title>TIM_SR_CC1OF</title>
<indexterm><primary>TIM_SR_CC1OF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SR_CC1OF</secondary></indexterm>
<para><computeroutput>#define TIM_SR_CC1OF   ((uint32_t)0x0200)</computeroutput></para>
<para>Capture/Compare 1 Overcapture Flag </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03434">3434</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga25a48bf099467169aa50464fbf462bd8"/><section>
    <title>TIM_SR_CC2IF</title>
<indexterm><primary>TIM_SR_CC2IF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SR_CC2IF</secondary></indexterm>
<para><computeroutput>#define TIM_SR_CC2IF   ((uint32_t)0x0004)</computeroutput></para>
<para>Capture/Compare 2 interrupt Flag 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03428">3428</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3b7798da5863d559ea9a642af6658050"/><section>
    <title>TIM_SR_CC2OF</title>
<indexterm><primary>TIM_SR_CC2OF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SR_CC2OF</secondary></indexterm>
<para><computeroutput>#define TIM_SR_CC2OF   ((uint32_t)0x0400)</computeroutput></para>
<para>Capture/Compare 2 Overcapture Flag </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03435">3435</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad3cf234a1059c0a04799e88382cdc0f2"/><section>
    <title>TIM_SR_CC3IF</title>
<indexterm><primary>TIM_SR_CC3IF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SR_CC3IF</secondary></indexterm>
<para><computeroutput>#define TIM_SR_CC3IF   ((uint32_t)0x0008)</computeroutput></para>
<para>Capture/Compare 3 interrupt Flag 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03429">3429</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf7a2d4c831eb641ba082156e41d03358"/><section>
    <title>TIM_SR_CC3OF</title>
<indexterm><primary>TIM_SR_CC3OF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SR_CC3OF</secondary></indexterm>
<para><computeroutput>#define TIM_SR_CC3OF   ((uint32_t)0x0800)</computeroutput></para>
<para>Capture/Compare 3 Overcapture Flag </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03436">3436</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacade8a06303bf216bfb03140c7e16cac"/><section>
    <title>TIM_SR_CC4IF</title>
<indexterm><primary>TIM_SR_CC4IF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SR_CC4IF</secondary></indexterm>
<para><computeroutput>#define TIM_SR_CC4IF   ((uint32_t)0x0010)</computeroutput></para>
<para>Capture/Compare 4 interrupt Flag 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03430">3430</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga81ba979e8309b66808e06e4de34bc740"/><section>
    <title>TIM_SR_CC4OF</title>
<indexterm><primary>TIM_SR_CC4OF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SR_CC4OF</secondary></indexterm>
<para><computeroutput>#define TIM_SR_CC4OF   ((uint32_t)0x1000)</computeroutput></para>
<para>Capture/Compare 4 Overcapture Flag </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03437">3437</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga91775c029171c4585e9cca6ebf1cd57a"/><section>
    <title>TIM_SR_COMIF</title>
<indexterm><primary>TIM_SR_COMIF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SR_COMIF</secondary></indexterm>
<para><computeroutput>#define TIM_SR_COMIF   ((uint32_t)0x0020)</computeroutput></para>
<para>COM interrupt Flag 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03431">3431</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7c8b16f3ced6ec03e9001276b134846e"/><section>
    <title>TIM_SR_TIF</title>
<indexterm><primary>TIM_SR_TIF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SR_TIF</secondary></indexterm>
<para><computeroutput>#define TIM_SR_TIF   ((uint32_t)0x0040)</computeroutput></para>
<para>Trigger interrupt Flag 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03432">3432</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac8c03fabc10654d2a3f76ea40fcdbde6"/><section>
    <title>TIM_SR_UIF</title>
<indexterm><primary>TIM_SR_UIF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>TIM_SR_UIF</secondary></indexterm>
<para><computeroutput>#define TIM_SR_UIF   ((uint32_t)0x0001)</computeroutput></para>
<para>Update interrupt Flag 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03426">3426</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9dfae31be4ec2c8a3b0905eff30c7046"/><section>
    <title>USART_BRR_DIV_Fraction</title>
<indexterm><primary>USART_BRR_DIV_Fraction</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_BRR_DIV_Fraction</secondary></indexterm>
<para><computeroutput>#define USART_BRR_DIV_Fraction   ((uint32_t)0x000F)</computeroutput></para>
<para>Fraction of USARTDIV </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03662">3662</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga60cfa3802798306b86231f828ed2e71e"/><section>
    <title>USART_BRR_DIV_Mantissa</title>
<indexterm><primary>USART_BRR_DIV_Mantissa</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_BRR_DIV_Mantissa</secondary></indexterm>
<para><computeroutput>#define USART_BRR_DIV_Mantissa   ((uint32_t)0xFFF0)</computeroutput></para>
<para>Mantissa of USARTDIV </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03663">3663</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5221d09eebd12445a20f221bf98066f8"/><section>
    <title>USART_CR1_IDLEIE</title>
<indexterm><primary>USART_CR1_IDLEIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_IDLEIE</secondary></indexterm>
<para><computeroutput>#define USART_CR1_IDLEIE   ((uint32_t)0x0010)</computeroutput></para>
<para>IDLE Interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03670">3670</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga95f0288b9c6aaeca7cb6550a2e6833e2"/><section>
    <title>USART_CR1_M</title>
<indexterm><primary>USART_CR1_M</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_M</secondary></indexterm>
<para><computeroutput>#define USART_CR1_M   ((uint32_t)0x1000)</computeroutput></para>
<para>Word length 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03678">3678</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaed6caeb0cb48f1a7b34090f31a92a8e2"/><section>
    <title>USART_CR1_OVER8</title>
<indexterm><primary>USART_CR1_OVER8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_OVER8</secondary></indexterm>
<para><computeroutput>#define USART_CR1_OVER8   ((uint32_t)0x8000)</computeroutput></para>
<para>USART Oversampling by 8 enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03680">3680</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga60f8fcf084f9a8514efafb617c70b074"/><section>
    <title>USART_CR1_PCE</title>
<indexterm><primary>USART_CR1_PCE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_PCE</secondary></indexterm>
<para><computeroutput>#define USART_CR1_PCE   ((uint32_t)0x0400)</computeroutput></para>
<para>Parity Control Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03676">3676</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga27405d413b6d355ccdb076d52fef6875"/><section>
    <title>USART_CR1_PEIE</title>
<indexterm><primary>USART_CR1_PEIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_PEIE</secondary></indexterm>
<para><computeroutput>#define USART_CR1_PEIE   ((uint32_t)0x0100)</computeroutput></para>
<para>PE Interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03674">3674</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2e159d36ab2c93a2c1942df60e9eebbe"/><section>
    <title>USART_CR1_PS</title>
<indexterm><primary>USART_CR1_PS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_PS</secondary></indexterm>
<para><computeroutput>#define USART_CR1_PS   ((uint32_t)0x0200)</computeroutput></para>
<para>Parity Selection 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03675">3675</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gada0d5d407a22264de847bc1b40a17aeb"/><section>
    <title>USART_CR1_RE</title>
<indexterm><primary>USART_CR1_RE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_RE</secondary></indexterm>
<para><computeroutput>#define USART_CR1_RE   ((uint32_t)0x0004)</computeroutput></para>
<para>Receiver Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03668">3668</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa7d61ab5a4e2beaa3f591c56bd15a27b"/><section>
    <title>USART_CR1_RWU</title>
<indexterm><primary>USART_CR1_RWU</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_RWU</secondary></indexterm>
<para><computeroutput>#define USART_CR1_RWU   ((uint32_t)0x0002)</computeroutput></para>
<para>Receiver wakeup 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03667">3667</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga91118f867adfdb2e805beea86666de04"/><section>
    <title>USART_CR1_RXNEIE</title>
<indexterm><primary>USART_CR1_RXNEIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_RXNEIE</secondary></indexterm>
<para><computeroutput>#define USART_CR1_RXNEIE   ((uint32_t)0x0020)</computeroutput></para>
<para>RXNE Interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03671">3671</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac457c519baa28359ab7959fbe0c5cda1"/><section>
    <title>USART_CR1_SBK</title>
<indexterm><primary>USART_CR1_SBK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_SBK</secondary></indexterm>
<para><computeroutput>#define USART_CR1_SBK   ((uint32_t)0x0001)</computeroutput></para>
<para>Send Break 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03666">3666</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa17130690a1ca95b972429eb64d4254e"/><section>
    <title>USART_CR1_TCIE</title>
<indexterm><primary>USART_CR1_TCIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_TCIE</secondary></indexterm>
<para><computeroutput>#define USART_CR1_TCIE   ((uint32_t)0x0040)</computeroutput></para>
<para>Transmission Complete Interrupt Enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03672">3672</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gade7f090b04fd78b755b43357ecaa9622"/><section>
    <title>USART_CR1_TE</title>
<indexterm><primary>USART_CR1_TE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_TE</secondary></indexterm>
<para><computeroutput>#define USART_CR1_TE   ((uint32_t)0x0008)</computeroutput></para>
<para>Transmitter Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03669">3669</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga70422871d15f974b464365e7fe1877e9"/><section>
    <title>USART_CR1_TXEIE</title>
<indexterm><primary>USART_CR1_TXEIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_TXEIE</secondary></indexterm>
<para><computeroutput>#define USART_CR1_TXEIE   ((uint32_t)0x0080)</computeroutput></para>
<para>PE Interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03673">3673</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2bb650676aaae4a5203f372d497d5947"/><section>
    <title>USART_CR1_UE</title>
<indexterm><primary>USART_CR1_UE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_UE</secondary></indexterm>
<para><computeroutput>#define USART_CR1_UE   ((uint32_t)0x2000)</computeroutput></para>
<para>USART Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03679">3679</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad831dfc169fcf14b7284984dbecf322d"/><section>
    <title>USART_CR1_WAKE</title>
<indexterm><primary>USART_CR1_WAKE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR1_WAKE</secondary></indexterm>
<para><computeroutput>#define USART_CR1_WAKE   ((uint32_t)0x0800)</computeroutput></para>
<para>Wakeup method 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03677">3677</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3ee77fac25142271ad56d49685e518b3"/><section>
    <title>USART_CR2_ADD</title>
<indexterm><primary>USART_CR2_ADD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR2_ADD</secondary></indexterm>
<para><computeroutput>#define USART_CR2_ADD   ((uint32_t)0x000F)</computeroutput></para>
<para>Address of the USART node 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03683">3683</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga42a396cde02ffa0c4d3fd9817b6af853"/><section>
    <title>USART_CR2_CLKEN</title>
<indexterm><primary>USART_CR2_CLKEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR2_CLKEN</secondary></indexterm>
<para><computeroutput>#define USART_CR2_CLKEN   ((uint32_t)0x0800)</computeroutput></para>
<para>Clock Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03689">3689</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga362976ce813e58310399d113d2cf09cb"/><section>
    <title>USART_CR2_CPHA</title>
<indexterm><primary>USART_CR2_CPHA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR2_CPHA</secondary></indexterm>
<para><computeroutput>#define USART_CR2_CPHA   ((uint32_t)0x0200)</computeroutput></para>
<para>Clock Phase 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03687">3687</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafbb4336ac93d94d4e78f9fb7b3a0dc68"/><section>
    <title>USART_CR2_CPOL</title>
<indexterm><primary>USART_CR2_CPOL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR2_CPOL</secondary></indexterm>
<para><computeroutput>#define USART_CR2_CPOL   ((uint32_t)0x0400)</computeroutput></para>
<para>Clock Polarity 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03688">3688</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4a62e93ae7864e89622bdd92508b615e"/><section>
    <title>USART_CR2_LBCL</title>
<indexterm><primary>USART_CR2_LBCL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR2_LBCL</secondary></indexterm>
<para><computeroutput>#define USART_CR2_LBCL   ((uint32_t)0x0100)</computeroutput></para>
<para>Last Bit Clock pulse 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03686">3686</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa02ef5d22553f028ea48e5d9f08192b4"/><section>
    <title>USART_CR2_LBDIE</title>
<indexterm><primary>USART_CR2_LBDIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR2_LBDIE</secondary></indexterm>
<para><computeroutput>#define USART_CR2_LBDIE   ((uint32_t)0x0040)</computeroutput></para>
<para>LIN Break Detection Interrupt Enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03685">3685</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7f9bc41700717fd93548e0e95b6072ed"/><section>
    <title>USART_CR2_LBDL</title>
<indexterm><primary>USART_CR2_LBDL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR2_LBDL</secondary></indexterm>
<para><computeroutput>#define USART_CR2_LBDL   ((uint32_t)0x0020)</computeroutput></para>
<para>LIN Break Detection Length 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03684">3684</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac8931efa62c29d92f5c0ec5a05f907ef"/><section>
    <title>USART_CR2_LINEN</title>
<indexterm><primary>USART_CR2_LINEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR2_LINEN</secondary></indexterm>
<para><computeroutput>#define USART_CR2_LINEN   ((uint32_t)0x4000)</computeroutput></para>
<para>LIN mode enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03695">3695</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf993e483318ebcecffd18649de766dc6"/><section>
    <title>USART_CR2_STOP</title>
<indexterm><primary>USART_CR2_STOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR2_STOP</secondary></indexterm>
<para><computeroutput>#define USART_CR2_STOP   ((uint32_t)0x3000)</computeroutput></para>
<para>STOP[1:0] bits (STOP bits) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03691">3691</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaee6ee01c6e5325b378b2209ef20d0a61"/><section>
    <title>USART_CR2_STOP_0</title>
<indexterm><primary>USART_CR2_STOP_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR2_STOP_0</secondary></indexterm>
<para><computeroutput>#define USART_CR2_STOP_0   ((uint32_t)0x1000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03692">3692</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2b24d14f0e5d1c76c878b08aad44d02b"/><section>
    <title>USART_CR2_STOP_1</title>
<indexterm><primary>USART_CR2_STOP_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR2_STOP_1</secondary></indexterm>
<para><computeroutput>#define USART_CR2_STOP_1   ((uint32_t)0x2000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03693">3693</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa125f026b1ca2d76eab48b191baed265"/><section>
    <title>USART_CR3_CTSE</title>
<indexterm><primary>USART_CR3_CTSE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR3_CTSE</secondary></indexterm>
<para><computeroutput>#define USART_CR3_CTSE   ((uint32_t)0x0200)</computeroutput></para>
<para>CTS Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03707">3707</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga636d5ec2e9556949fc68d13ad45a1e90"/><section>
    <title>USART_CR3_CTSIE</title>
<indexterm><primary>USART_CR3_CTSIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR3_CTSIE</secondary></indexterm>
<para><computeroutput>#define USART_CR3_CTSIE   ((uint32_t)0x0400)</computeroutput></para>
<para>CTS Interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03708">3708</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaff130f15493c765353ec2fd605667c5a"/><section>
    <title>USART_CR3_DMAR</title>
<indexterm><primary>USART_CR3_DMAR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR3_DMAR</secondary></indexterm>
<para><computeroutput>#define USART_CR3_DMAR   ((uint32_t)0x0040)</computeroutput></para>
<para>DMA Enable Receiver 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03704">3704</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5bb515d3814d448f84e2c98bf44f3993"/><section>
    <title>USART_CR3_DMAT</title>
<indexterm><primary>USART_CR3_DMAT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR3_DMAT</secondary></indexterm>
<para><computeroutput>#define USART_CR3_DMAT   ((uint32_t)0x0080)</computeroutput></para>
<para>DMA Enable Transmitter 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03705">3705</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaed1a39c551b1641128f81893ff558d0"/><section>
    <title>USART_CR3_EIE</title>
<indexterm><primary>USART_CR3_EIE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR3_EIE</secondary></indexterm>
<para><computeroutput>#define USART_CR3_EIE   ((uint32_t)0x0001)</computeroutput></para>
<para>Error Interrupt Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03698">3698</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac71129810fab0b46d91161a39e3f8d01"/><section>
    <title>USART_CR3_HDSEL</title>
<indexterm><primary>USART_CR3_HDSEL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR3_HDSEL</secondary></indexterm>
<para><computeroutput>#define USART_CR3_HDSEL   ((uint32_t)0x0008)</computeroutput></para>
<para>Half-Duplex Selection 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03701">3701</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga31c66373bfbae7724c836ac63b8411dd"/><section>
    <title>USART_CR3_IREN</title>
<indexterm><primary>USART_CR3_IREN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR3_IREN</secondary></indexterm>
<para><computeroutput>#define USART_CR3_IREN   ((uint32_t)0x0002)</computeroutput></para>
<para>IrDA mode Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03699">3699</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga22af8d399f1adda62e31186f0309af80"/><section>
    <title>USART_CR3_IRLP</title>
<indexterm><primary>USART_CR3_IRLP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR3_IRLP</secondary></indexterm>
<para><computeroutput>#define USART_CR3_IRLP   ((uint32_t)0x0004)</computeroutput></para>
<para>IrDA Low-Power 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03700">3700</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3f3b70b2ee9ff0b59e952fd7ab04373c"/><section>
    <title>USART_CR3_NACK</title>
<indexterm><primary>USART_CR3_NACK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR3_NACK</secondary></indexterm>
<para><computeroutput>#define USART_CR3_NACK   ((uint32_t)0x0010)</computeroutput></para>
<para>Smartcard NACK enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03702">3702</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9a96fb1a7beab602cbc8cb0393593826"/><section>
    <title>USART_CR3_ONEBIT</title>
<indexterm><primary>USART_CR3_ONEBIT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR3_ONEBIT</secondary></indexterm>
<para><computeroutput>#define USART_CR3_ONEBIT   ((uint32_t)0x0800)</computeroutput></para>
<para>USART One bit method enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03709">3709</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7c5d6fcd84a4728cda578a0339b4cac2"/><section>
    <title>USART_CR3_RTSE</title>
<indexterm><primary>USART_CR3_RTSE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR3_RTSE</secondary></indexterm>
<para><computeroutput>#define USART_CR3_RTSE   ((uint32_t)0x0100)</computeroutput></para>
<para>RTS Enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03706">3706</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9180b9249a26988f71d4bb2b0c3eec27"/><section>
    <title>USART_CR3_SCEN</title>
<indexterm><primary>USART_CR3_SCEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_CR3_SCEN</secondary></indexterm>
<para><computeroutput>#define USART_CR3_SCEN   ((uint32_t)0x0020)</computeroutput></para>
<para>Smartcard mode enable 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03703">3703</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad84ad1e1d0202b41021e2d6e40486bff"/><section>
    <title>USART_DR_DR</title>
<indexterm><primary>USART_DR_DR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_DR_DR</secondary></indexterm>
<para><computeroutput>#define USART_DR_DR   ((uint32_t)0x01FF)</computeroutput></para>
<para>Data value </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03659">3659</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8e927fad0bfa430f54007e158e01f43b"/><section>
    <title>USART_GTPR_GT</title>
<indexterm><primary>USART_GTPR_GT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_GTPR_GT</secondary></indexterm>
<para><computeroutput>#define USART_GTPR_GT   ((uint32_t)0xFF00)</computeroutput></para>
<para>Guard time value </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03722">3722</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa0b423f0f4baf7d510ea70477e5c9203"/><section>
    <title>USART_GTPR_PSC</title>
<indexterm><primary>USART_GTPR_PSC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_GTPR_PSC</secondary></indexterm>
<para><computeroutput>#define USART_GTPR_PSC   ((uint32_t)0x00FF)</computeroutput></para>
<para>PSC[7:0] bits (Prescaler value) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03712">3712</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2c49c90d83a0e3746b56b2a0a3b0ddcb"/><section>
    <title>USART_GTPR_PSC_0</title>
<indexterm><primary>USART_GTPR_PSC_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_GTPR_PSC_0</secondary></indexterm>
<para><computeroutput>#define USART_GTPR_PSC_0   ((uint32_t)0x0001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03713">3713</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8eab5000ab993991d0da8ffbd386c92b"/><section>
    <title>USART_GTPR_PSC_1</title>
<indexterm><primary>USART_GTPR_PSC_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_GTPR_PSC_1</secondary></indexterm>
<para><computeroutput>#define USART_GTPR_PSC_1   ((uint32_t)0x0002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03714">3714</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"/><section>
    <title>USART_GTPR_PSC_2</title>
<indexterm><primary>USART_GTPR_PSC_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_GTPR_PSC_2</secondary></indexterm>
<para><computeroutput>#define USART_GTPR_PSC_2   ((uint32_t)0x0004)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03715">3715</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1b6b237fcac675f8f047c4ff64248486"/><section>
    <title>USART_GTPR_PSC_3</title>
<indexterm><primary>USART_GTPR_PSC_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_GTPR_PSC_3</secondary></indexterm>
<para><computeroutput>#define USART_GTPR_PSC_3   ((uint32_t)0x0008)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03716">3716</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad1c0e92df8edb974008b3d37d12f655a"/><section>
    <title>USART_GTPR_PSC_4</title>
<indexterm><primary>USART_GTPR_PSC_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_GTPR_PSC_4</secondary></indexterm>
<para><computeroutput>#define USART_GTPR_PSC_4   ((uint32_t)0x0010)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03717">3717</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga12dda4877432bc181c9684b0830b1b7b"/><section>
    <title>USART_GTPR_PSC_5</title>
<indexterm><primary>USART_GTPR_PSC_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_GTPR_PSC_5</secondary></indexterm>
<para><computeroutput>#define USART_GTPR_PSC_5   ((uint32_t)0x0020)</computeroutput></para>
<para>Bit 5 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03718">3718</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga045e834b03e7a06b2005a13923af424a"/><section>
    <title>USART_GTPR_PSC_6</title>
<indexterm><primary>USART_GTPR_PSC_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_GTPR_PSC_6</secondary></indexterm>
<para><computeroutput>#define USART_GTPR_PSC_6   ((uint32_t)0x0040)</computeroutput></para>
<para>Bit 6 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03719">3719</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad3da67d3c9c3abf436098a86477d2dfc"/><section>
    <title>USART_GTPR_PSC_7</title>
<indexterm><primary>USART_GTPR_PSC_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_GTPR_PSC_7</secondary></indexterm>
<para><computeroutput>#define USART_GTPR_PSC_7   ((uint32_t)0x0080)</computeroutput></para>
<para>Bit 7 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03720">3720</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9250ae2793db0541e6c4bb8837424541"/><section>
    <title>USART_SR_CTS</title>
<indexterm><primary>USART_SR_CTS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_SR_CTS</secondary></indexterm>
<para><computeroutput>#define USART_SR_CTS   ((uint32_t)0x0200)</computeroutput></para>
<para>CTS Flag 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03656">3656</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9eb6fd3f820bd12e0b5a981de1894804"/><section>
    <title>USART_SR_FE</title>
<indexterm><primary>USART_SR_FE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_SR_FE</secondary></indexterm>
<para><computeroutput>#define USART_SR_FE   ((uint32_t)0x0002)</computeroutput></para>
<para>Framing Error 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03648">3648</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga336fa8c9965ce18c10972ac80ded611f"/><section>
    <title>USART_SR_IDLE</title>
<indexterm><primary>USART_SR_IDLE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_SR_IDLE</secondary></indexterm>
<para><computeroutput>#define USART_SR_IDLE   ((uint32_t)0x0010)</computeroutput></para>
<para>IDLE line detected 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03651">3651</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5b868b59576f42421226d35628c6b628"/><section>
    <title>USART_SR_LBD</title>
<indexterm><primary>USART_SR_LBD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_SR_LBD</secondary></indexterm>
<para><computeroutput>#define USART_SR_LBD   ((uint32_t)0x0100)</computeroutput></para>
<para>LIN Break Detection Flag 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03655">3655</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8938468c5666a8305ade6d80d467c572"/><section>
    <title>USART_SR_NE</title>
<indexterm><primary>USART_SR_NE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_SR_NE</secondary></indexterm>
<para><computeroutput>#define USART_SR_NE   ((uint32_t)0x0004)</computeroutput></para>
<para>Noise Error Flag 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03649">3649</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4560fc7a60df4bdf402fc7219ae7b558"/><section>
    <title>USART_SR_ORE</title>
<indexterm><primary>USART_SR_ORE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_SR_ORE</secondary></indexterm>
<para><computeroutput>#define USART_SR_ORE   ((uint32_t)0x0008)</computeroutput></para>
<para>OverRun Error 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03650">3650</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac88be3484245af8c1b271ae5c1b97a14"/><section>
    <title>USART_SR_PE</title>
<indexterm><primary>USART_SR_PE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_SR_PE</secondary></indexterm>
<para><computeroutput>#define USART_SR_PE   ((uint32_t)0x0001)</computeroutput></para>
<para>Parity Error 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03647">3647</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa0c99e2bb265b3d58a91aca7a93f7836"/><section>
    <title>USART_SR_RXNE</title>
<indexterm><primary>USART_SR_RXNE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_SR_RXNE</secondary></indexterm>
<para><computeroutput>#define USART_SR_RXNE   ((uint32_t)0x0020)</computeroutput></para>
<para>Read Data Register Not Empty </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03652">3652</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga76229b05ac37a5a688e6ba45851a29f1"/><section>
    <title>USART_SR_TC</title>
<indexterm><primary>USART_SR_TC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_SR_TC</secondary></indexterm>
<para><computeroutput>#define USART_SR_TC   ((uint32_t)0x0040)</computeroutput></para>
<para>Transmission Complete 
<literallayout>&#160;&#xa;</literallayout>
 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03653">3653</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga65e9cddf0890113d405342f1d8b5b980"/><section>
    <title>USART_SR_TXE</title>
<indexterm><primary>USART_SR_TXE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USART_SR_TXE</secondary></indexterm>
<para><computeroutput>#define USART_SR_TXE   ((uint32_t)0x0080)</computeroutput></para>
<para>Transmit Data Register Empty </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03654">3654</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga85cc2bdcb428f49f2de38db43a6da61b"/><section>
    <title>USB_OTG_BCNT<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>USB_OTG_BCNT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_BCNT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_BCNT   ((uint32_t)0x00007FF0)</computeroutput></para>
<para>Byte count </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04114">4114</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga85cc2bdcb428f49f2de38db43a6da61b"/><section>
    <title>USB_OTG_BCNT<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>USB_OTG_BCNT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_BCNT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_BCNT   ((uint32_t)0x00007FF0)</computeroutput></para>
<para>Byte count </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04114">4114</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e22ae686ec18ff21f8f576178463115"/><section>
    <title>USB_OTG_CHNUM<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>USB_OTG_CHNUM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_CHNUM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_CHNUM   ((uint32_t)0x0000000F)</computeroutput></para>
<para>Channel number </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04109">4109</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e22ae686ec18ff21f8f576178463115"/><section>
    <title>USB_OTG_CHNUM<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>USB_OTG_CHNUM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_CHNUM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_CHNUM   ((uint32_t)0x0000000F)</computeroutput></para>
<para>Channel number </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04109">4109</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1901249182b97582cbe4a3644f31d20f"/><section>
    <title>USB_OTG_CHNUM_0<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>USB_OTG_CHNUM_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_CHNUM_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_CHNUM_0   ((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04110">4110</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1901249182b97582cbe4a3644f31d20f"/><section>
    <title>USB_OTG_CHNUM_0<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>USB_OTG_CHNUM_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_CHNUM_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_CHNUM_0   ((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04110">4110</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabda64fd2296cefde4a9f304c0b5150e3"/><section>
    <title>USB_OTG_CHNUM_1<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>USB_OTG_CHNUM_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_CHNUM_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_CHNUM_1   ((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04111">4111</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabda64fd2296cefde4a9f304c0b5150e3"/><section>
    <title>USB_OTG_CHNUM_1<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>USB_OTG_CHNUM_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_CHNUM_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_CHNUM_1   ((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04111">4111</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0e852ea3f7aca27ba6cd281d1fdc5117"/><section>
    <title>USB_OTG_CHNUM_2<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>USB_OTG_CHNUM_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_CHNUM_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_CHNUM_2   ((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04112">4112</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0e852ea3f7aca27ba6cd281d1fdc5117"/><section>
    <title>USB_OTG_CHNUM_2<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>USB_OTG_CHNUM_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_CHNUM_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_CHNUM_2   ((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04112">4112</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga045af9896fe21c27d155de0bb98eb3bb"/><section>
    <title>USB_OTG_CHNUM_3<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>USB_OTG_CHNUM_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_CHNUM_3</secondary></indexterm>
<para><computeroutput>#define USB_OTG_CHNUM_3   ((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04113">4113</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga045af9896fe21c27d155de0bb98eb3bb"/><section>
    <title>USB_OTG_CHNUM_3<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>USB_OTG_CHNUM_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_CHNUM_3</secondary></indexterm>
<para><computeroutput>#define USB_OTG_CHNUM_3   ((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04113">4113</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2bad40ec1b2cb101eaa49a5605f7a097"/><section>
    <title>USB_OTG_CID_PRODUCT_ID</title>
<indexterm><primary>USB_OTG_CID_PRODUCT_ID</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_CID_PRODUCT_ID</secondary></indexterm>
<para><computeroutput>#define USB_OTG_CID_PRODUCT_ID   ((uint32_t)0xFFFFFFFF)</computeroutput></para>
<para>Product ID field </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04223">4223</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac640d7686606412f8b3593fc3bc76976"/><section>
    <title>USB_OTG_DAINT_IEPINT</title>
<indexterm><primary>USB_OTG_DAINT_IEPINT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DAINT_IEPINT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DAINT_IEPINT   ((uint32_t)0x0000FFFF)</computeroutput></para>
<para>IN endpoint interrupt bits </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04060">4060</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad1da6e6b0cb689727710c7c23162fb5d"/><section>
    <title>USB_OTG_DAINT_OEPINT</title>
<indexterm><primary>USB_OTG_DAINT_OEPINT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DAINT_OEPINT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DAINT_OEPINT   ((uint32_t)0xFFFF0000)</computeroutput></para>
<para>OUT endpoint interrupt bits </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04061">4061</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa9eaacec55a1e6d5ea06babfacf6a77c"/><section>
    <title>USB_OTG_DAINTMSK_IEPM</title>
<indexterm><primary>USB_OTG_DAINTMSK_IEPM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DAINTMSK_IEPM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DAINTMSK_IEPM   ((uint32_t)0x0000FFFF)</computeroutput></para>
<para>IN EP interrupt mask bits </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04073">4073</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad1e90f8633158170a810a7b739d280aa"/><section>
    <title>USB_OTG_DAINTMSK_OEPM</title>
<indexterm><primary>USB_OTG_DAINTMSK_OEPM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DAINTMSK_OEPM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DAINTMSK_OEPM   ((uint32_t)0xFFFF0000)</computeroutput></para>
<para>OUT EP interrupt mask bits </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04074">4074</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf9fd5819883e2d18cad4c19af8146e1d"/><section>
    <title>USB_OTG_DCFG_DAD</title>
<indexterm><primary>USB_OTG_DCFG_DAD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCFG_DAD</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCFG_DAD   ((uint32_t)0x000007F0)</computeroutput></para>
<para>Device address </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03839">3839</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga34aa0076cdeff59113e9880458ae79ba"/><section>
    <title>USB_OTG_DCFG_DAD_0</title>
<indexterm><primary>USB_OTG_DCFG_DAD_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCFG_DAD_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCFG_DAD_0   ((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03840">3840</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga646ba21ce25f42e2fbf706295a5ad031"/><section>
    <title>USB_OTG_DCFG_DAD_1</title>
<indexterm><primary>USB_OTG_DCFG_DAD_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCFG_DAD_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCFG_DAD_1   ((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03841">3841</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2d495202852341acc620ce02043281a6"/><section>
    <title>USB_OTG_DCFG_DAD_2</title>
<indexterm><primary>USB_OTG_DCFG_DAD_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCFG_DAD_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCFG_DAD_2   ((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03842">3842</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1fa407810d17c7f3795fe268bd01120b"/><section>
    <title>USB_OTG_DCFG_DAD_3</title>
<indexterm><primary>USB_OTG_DCFG_DAD_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCFG_DAD_3</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCFG_DAD_3   ((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03843">3843</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga72351ad7cdbbd7992f70892b49a2a669"/><section>
    <title>USB_OTG_DCFG_DAD_4</title>
<indexterm><primary>USB_OTG_DCFG_DAD_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCFG_DAD_4</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCFG_DAD_4   ((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03844">3844</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga61f0d5b909af5196782bbe6e03855f06"/><section>
    <title>USB_OTG_DCFG_DAD_5</title>
<indexterm><primary>USB_OTG_DCFG_DAD_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCFG_DAD_5</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCFG_DAD_5   ((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 5 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03845">3845</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaae949fe90d15c793eb011958a4f600ac"/><section>
    <title>USB_OTG_DCFG_DAD_6</title>
<indexterm><primary>USB_OTG_DCFG_DAD_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCFG_DAD_6</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCFG_DAD_6   ((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 6 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03846">3846</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6f008e2b969946597b56824fef3cc7ef"/><section>
    <title>USB_OTG_DCFG_DSPD</title>
<indexterm><primary>USB_OTG_DCFG_DSPD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCFG_DSPD</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCFG_DSPD   ((uint32_t)0x00000003)</computeroutput></para>
<para>Device speed </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03834">3834</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5f73c1cb1213fd6e28ce7409fc3c63d1"/><section>
    <title>USB_OTG_DCFG_DSPD_0</title>
<indexterm><primary>USB_OTG_DCFG_DSPD_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCFG_DSPD_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCFG_DSPD_0   ((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03835">3835</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab7d4f6f3e5002c73be03457ab3ac4023"/><section>
    <title>USB_OTG_DCFG_DSPD_1</title>
<indexterm><primary>USB_OTG_DCFG_DSPD_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCFG_DSPD_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCFG_DSPD_1   ((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03836">3836</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7c492b6fc8389b58b1879aa7d822137f"/><section>
    <title>USB_OTG_DCFG_NZLSOHSK</title>
<indexterm><primary>USB_OTG_DCFG_NZLSOHSK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCFG_NZLSOHSK</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCFG_NZLSOHSK   ((uint32_t)0x00000004)</computeroutput></para>
<para>Nonzero-length status OUT handshake </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03837">3837</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8fb78d02bad573871d6b9d92100561a4"/><section>
    <title>USB_OTG_DCFG_PERSCHIVL</title>
<indexterm><primary>USB_OTG_DCFG_PERSCHIVL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCFG_PERSCHIVL</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCFG_PERSCHIVL   ((uint32_t)0x03000000)</computeroutput></para>
<para>Periodic scheduling interval </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03852">3852</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4eef8bf8e73d8b94b0caf98caa978c11"/><section>
    <title>USB_OTG_DCFG_PERSCHIVL_0</title>
<indexterm><primary>USB_OTG_DCFG_PERSCHIVL_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCFG_PERSCHIVL_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCFG_PERSCHIVL_0   ((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03853">3853</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4e47455432a6c8c7c7400024427c25d8"/><section>
    <title>USB_OTG_DCFG_PERSCHIVL_1</title>
<indexterm><primary>USB_OTG_DCFG_PERSCHIVL_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCFG_PERSCHIVL_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCFG_PERSCHIVL_1   ((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03854">3854</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga08ae423d6325aa35bb037304ba8f8235"/><section>
    <title>USB_OTG_DCFG_PFIVL</title>
<indexterm><primary>USB_OTG_DCFG_PFIVL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCFG_PFIVL</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCFG_PFIVL   ((uint32_t)0x00001800)</computeroutput></para>
<para>Periodic (micro)frame interval </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03848">3848</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf4e78c573f8cd0548bce86ce8593353d"/><section>
    <title>USB_OTG_DCFG_PFIVL_0</title>
<indexterm><primary>USB_OTG_DCFG_PFIVL_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCFG_PFIVL_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCFG_PFIVL_0   ((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03849">3849</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab9cc973db831fb86b1e122443a58aa7c"/><section>
    <title>USB_OTG_DCFG_PFIVL_1</title>
<indexterm><primary>USB_OTG_DCFG_PFIVL_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCFG_PFIVL_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCFG_PFIVL_1   ((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03850">3850</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga200f87e323c35612737fbaeb7b1c52f2"/><section>
    <title>USB_OTG_DCTL_CGINAK</title>
<indexterm><primary>USB_OTG_DCTL_CGINAK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCTL_CGINAK</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCTL_CGINAK   ((uint32_t)0x00000100)</computeroutput></para>
<para>Clear global IN NAK </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03880">3880</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga232f28bae3c9cd354b2fca1be518d043"/><section>
    <title>USB_OTG_DCTL_CGONAK</title>
<indexterm><primary>USB_OTG_DCTL_CGONAK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCTL_CGONAK</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCTL_CGONAK   ((uint32_t)0x00000400)</computeroutput></para>
<para>Clear global OUT NAK </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03882">3882</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6d3d6c5c6827fad61f6f8fa5553935fa"/><section>
    <title>USB_OTG_DCTL_GINSTS</title>
<indexterm><primary>USB_OTG_DCTL_GINSTS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCTL_GINSTS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCTL_GINSTS   ((uint32_t)0x00000004)</computeroutput></para>
<para>Global IN NAK status </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03872">3872</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga199625403480a432df8f653b9bee0bd4"/><section>
    <title>USB_OTG_DCTL_GONSTS</title>
<indexterm><primary>USB_OTG_DCTL_GONSTS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCTL_GONSTS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCTL_GONSTS   ((uint32_t)0x00000008)</computeroutput></para>
<para>Global OUT NAK status </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03873">3873</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gace837326945cc056aef6969fc24e1a09"/><section>
    <title>USB_OTG_DCTL_POPRGDNE</title>
<indexterm><primary>USB_OTG_DCTL_POPRGDNE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCTL_POPRGDNE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCTL_POPRGDNE   ((uint32_t)0x00000800)</computeroutput></para>
<para>Power-on programming done </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03883">3883</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8e87febbcda52c3b0b4679ce4fc10aae"/><section>
    <title>USB_OTG_DCTL_RWUSIG</title>
<indexterm><primary>USB_OTG_DCTL_RWUSIG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCTL_RWUSIG</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCTL_RWUSIG   ((uint32_t)0x00000001)</computeroutput></para>
<para>Remote wakeup signaling </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03870">3870</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga148c9f1be1abbca2c8568a079894c9d0"/><section>
    <title>USB_OTG_DCTL_SDIS</title>
<indexterm><primary>USB_OTG_DCTL_SDIS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCTL_SDIS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCTL_SDIS   ((uint32_t)0x00000002)</computeroutput></para>
<para>Soft disconnect </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03871">3871</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafde278c400411575329026a0a8a67fa0"/><section>
    <title>USB_OTG_DCTL_SGINAK</title>
<indexterm><primary>USB_OTG_DCTL_SGINAK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCTL_SGINAK</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCTL_SGINAK   ((uint32_t)0x00000080)</computeroutput></para>
<para>Set global IN NAK </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03879">3879</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga717ea6d52263b0b9938ebf1f3ef4b409"/><section>
    <title>USB_OTG_DCTL_SGONAK</title>
<indexterm><primary>USB_OTG_DCTL_SGONAK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCTL_SGONAK</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCTL_SGONAK   ((uint32_t)0x00000200)</computeroutput></para>
<para>Set global OUT NAK </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03881">3881</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaebcf7c6c98c93f075f635cf0969c16f4"/><section>
    <title>USB_OTG_DCTL_TCTL</title>
<indexterm><primary>USB_OTG_DCTL_TCTL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCTL_TCTL</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCTL_TCTL   ((uint32_t)0x00000070)</computeroutput></para>
<para>Test control </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03875">3875</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga48750394a0e7d020b3b1e4c4b73b981f"/><section>
    <title>USB_OTG_DCTL_TCTL_0</title>
<indexterm><primary>USB_OTG_DCTL_TCTL_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCTL_TCTL_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCTL_TCTL_0   ((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03876">3876</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga27636cb092fce5a35e0dd25debc50294"/><section>
    <title>USB_OTG_DCTL_TCTL_1</title>
<indexterm><primary>USB_OTG_DCTL_TCTL_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCTL_TCTL_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCTL_TCTL_1   ((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03877">3877</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga82ad49a50f4cb5a7c310e94d92daa889"/><section>
    <title>USB_OTG_DCTL_TCTL_2</title>
<indexterm><primary>USB_OTG_DCTL_TCTL_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DCTL_TCTL_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DCTL_TCTL_2   ((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03878">3878</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadc58bf6e4389a56f5482f3c3b9f0afae"/><section>
    <title>USB_OTG_DEACHINT_IEP1INT</title>
<indexterm><primary>USB_OTG_DEACHINT_IEP1INT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DEACHINT_IEP1INT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DEACHINT_IEP1INT   ((uint32_t)0x00000002)</computeroutput></para>
<para>IN endpoint 1interrupt bit </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04207">4207</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga303cb170236d7f710cc125fb1af37179"/><section>
    <title>USB_OTG_DEACHINT_OEP1INT</title>
<indexterm><primary>USB_OTG_DEACHINT_OEP1INT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DEACHINT_OEP1INT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DEACHINT_OEP1INT   ((uint32_t)0x00020000)</computeroutput></para>
<para>OUT endpoint 1 interrupt bit </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04208">4208</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga258a2e60f2796217e28607252d4c57bf"/><section>
    <title>USB_OTG_DEACHINTMSK_IEP1INTM</title>
<indexterm><primary>USB_OTG_DEACHINTMSK_IEP1INTM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DEACHINTMSK_IEP1INTM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DEACHINTMSK_IEP1INTM   ((uint32_t)0x00000002)</computeroutput></para>
<para>IN Endpoint 1 interrupt mask bit </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04219">4219</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1fc88b5e76ded044e77ec4bebbe91ec5"/><section>
    <title>USB_OTG_DEACHINTMSK_OEP1INTM</title>
<indexterm><primary>USB_OTG_DEACHINTMSK_OEP1INTM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DEACHINTMSK_OEP1INTM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DEACHINTMSK_OEP1INTM   ((uint32_t)0x00020000)</computeroutput></para>
<para>OUT Endpoint 1 interrupt mask bit </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04220">4220</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab7aa93621e2379266fd2901742f9d652"/><section>
    <title>USB_OTG_DIEPCTL_CNAK</title>
<indexterm><primary>USB_OTG_DIEPCTL_CNAK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPCTL_CNAK</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPCTL_CNAK   ((uint32_t)0x04000000)</computeroutput></para>
<para>Clear NAK </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04295">4295</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1f908cbb98598542f631c746bc3a85a1"/><section>
    <title>USB_OTG_DIEPCTL_EONUM_DPID</title>
<indexterm><primary>USB_OTG_DIEPCTL_EONUM_DPID</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPCTL_EONUM_DPID</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPCTL_EONUM_DPID   ((uint32_t)0x00010000)</computeroutput></para>
<para>Even/odd frame </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04282">4282</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9cc396ddf6cd0c0781acec4e278aa815"/><section>
    <title>USB_OTG_DIEPCTL_EPDIS</title>
<indexterm><primary>USB_OTG_DIEPCTL_EPDIS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPCTL_EPDIS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPCTL_EPDIS   ((uint32_t)0x40000000)</computeroutput></para>
<para>Endpoint disable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04299">4299</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad6951a1febc2510628114a0297170bce"/><section>
    <title>USB_OTG_DIEPCTL_EPENA</title>
<indexterm><primary>USB_OTG_DIEPCTL_EPENA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPCTL_EPENA</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPCTL_EPENA   ((uint32_t)0x80000000)</computeroutput></para>
<para>Endpoint enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04300">4300</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2fc1b4e978ef3a22450da75f2608dff2"/><section>
    <title>USB_OTG_DIEPCTL_EPTYP</title>
<indexterm><primary>USB_OTG_DIEPCTL_EPTYP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPCTL_EPTYP</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPCTL_EPTYP   ((uint32_t)0x000C0000)</computeroutput></para>
<para>Endpoint type </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04285">4285</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4da4d418faa4245347a4ad3c1b8334d9"/><section>
    <title>USB_OTG_DIEPCTL_EPTYP_0</title>
<indexterm><primary>USB_OTG_DIEPCTL_EPTYP_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPCTL_EPTYP_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPCTL_EPTYP_0   ((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04286">4286</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae2ca76cb985239ed613062b1087075ab"/><section>
    <title>USB_OTG_DIEPCTL_EPTYP_1</title>
<indexterm><primary>USB_OTG_DIEPCTL_EPTYP_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPCTL_EPTYP_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPCTL_EPTYP_1   ((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04287">4287</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabda35dcaaa3faa8443bec36b9edc438e"/><section>
    <title>USB_OTG_DIEPCTL_MPSIZ</title>
<indexterm><primary>USB_OTG_DIEPCTL_MPSIZ</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPCTL_MPSIZ</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPCTL_MPSIZ   ((uint32_t)0x000007FF)</computeroutput></para>
<para>Maximum packet size </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04280">4280</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3aa35782f7d920f0c6520db137bce768"/><section>
    <title>USB_OTG_DIEPCTL_NAKSTS</title>
<indexterm><primary>USB_OTG_DIEPCTL_NAKSTS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPCTL_NAKSTS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPCTL_NAKSTS   ((uint32_t)0x00020000)</computeroutput></para>
<para>NAK status </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04283">4283</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac5ea132b2710076fcc0ef9ebaffe7e1e"/><section>
    <title>USB_OTG_DIEPCTL_SD0PID_SEVNFRM</title>
<indexterm><primary>USB_OTG_DIEPCTL_SD0PID_SEVNFRM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPCTL_SD0PID_SEVNFRM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM   ((uint32_t)0x10000000)</computeroutput></para>
<para>Set DATA0 PID </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04297">4297</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga04939f2cc7cab01a34b516197883c542"/><section>
    <title>USB_OTG_DIEPCTL_SNAK</title>
<indexterm><primary>USB_OTG_DIEPCTL_SNAK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPCTL_SNAK</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPCTL_SNAK   ((uint32_t)0x08000000)</computeroutput></para>
<para>Set NAK </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04296">4296</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae874b1d1b15b4ada193bab411634a37a"/><section>
    <title>USB_OTG_DIEPCTL_SODDFRM</title>
<indexterm><primary>USB_OTG_DIEPCTL_SODDFRM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPCTL_SODDFRM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPCTL_SODDFRM   ((uint32_t)0x20000000)</computeroutput></para>
<para>Set odd frame </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04298">4298</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab313ac4b4a0d85f45af3733d574cb9a9"/><section>
    <title>USB_OTG_DIEPCTL_STALL</title>
<indexterm><primary>USB_OTG_DIEPCTL_STALL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPCTL_STALL</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPCTL_STALL   ((uint32_t)0x00200000)</computeroutput></para>
<para>STALL handshake </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04288">4288</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad2a4ce33e0e644c9439c9cce59b2edfa"/><section>
    <title>USB_OTG_DIEPCTL_TXFNUM</title>
<indexterm><primary>USB_OTG_DIEPCTL_TXFNUM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPCTL_TXFNUM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPCTL_TXFNUM   ((uint32_t)0x03C00000)</computeroutput></para>
<para>TxFIFO number </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04290">4290</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf0cd18c0071ac8c9676fbc010a07ef49"/><section>
    <title>USB_OTG_DIEPCTL_TXFNUM_0</title>
<indexterm><primary>USB_OTG_DIEPCTL_TXFNUM_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPCTL_TXFNUM_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPCTL_TXFNUM_0   ((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04291">4291</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3e710b13ec4621897335fe9e18c7398c"/><section>
    <title>USB_OTG_DIEPCTL_TXFNUM_1</title>
<indexterm><primary>USB_OTG_DIEPCTL_TXFNUM_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPCTL_TXFNUM_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPCTL_TXFNUM_1   ((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04292">4292</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1bf5811bde53bd29c3c91ab07fdc2a5b"/><section>
    <title>USB_OTG_DIEPCTL_TXFNUM_2</title>
<indexterm><primary>USB_OTG_DIEPCTL_TXFNUM_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPCTL_TXFNUM_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPCTL_TXFNUM_2   ((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04293">4293</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae67a96234e062d1304a4af3afc938164"/><section>
    <title>USB_OTG_DIEPCTL_TXFNUM_3</title>
<indexterm><primary>USB_OTG_DIEPCTL_TXFNUM_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPCTL_TXFNUM_3</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPCTL_TXFNUM_3   ((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04294">4294</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga52604d4a0d7b24ad619a2860003e8fe3"/><section>
    <title>USB_OTG_DIEPCTL_USBAEP</title>
<indexterm><primary>USB_OTG_DIEPCTL_USBAEP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPCTL_USBAEP</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPCTL_USBAEP   ((uint32_t)0x00008000)</computeroutput></para>
<para>USB active endpoint </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04281">4281</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab177fc20463978ff09c399cb56e904bb"/><section>
    <title>USB_OTG_DIEPDMA_DMAADDR</title>
<indexterm><primary>USB_OTG_DIEPDMA_DMAADDR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPDMA_DMAADDR</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPDMA_DMAADDR   ((uint32_t)0xFFFFFFFF)</computeroutput></para>
<para>DMA address </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04412">4412</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaac4445e5439cad7796d3fc5de74a2ed8"/><section>
    <title>USB_OTG_DIEPEACHMSK1_BIM</title>
<indexterm><primary>USB_OTG_DIEPEACHMSK1_BIM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPEACHMSK1_BIM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPEACHMSK1_BIM   ((uint32_t)0x00000200)</computeroutput></para>
<para>BNA interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04233">4233</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga62e4b8c28bb41136e5d6d3de217e5afd"/><section>
    <title>USB_OTG_DIEPEACHMSK1_EPDM</title>
<indexterm><primary>USB_OTG_DIEPEACHMSK1_EPDM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPEACHMSK1_EPDM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPEACHMSK1_EPDM   ((uint32_t)0x00000002)</computeroutput></para>
<para>Endpoint disabled interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04227">4227</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae8ee1bc04de47f522a90619d57086b06"/><section>
    <title>USB_OTG_DIEPEACHMSK1_INEPNEM</title>
<indexterm><primary>USB_OTG_DIEPEACHMSK1_INEPNEM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPEACHMSK1_INEPNEM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPEACHMSK1_INEPNEM   ((uint32_t)0x00000040)</computeroutput></para>
<para>IN endpoint NAK effective mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04231">4231</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafcc0f1fab9aac10d6edff07dde25d5bc"/><section>
    <title>USB_OTG_DIEPEACHMSK1_INEPNMM</title>
<indexterm><primary>USB_OTG_DIEPEACHMSK1_INEPNMM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPEACHMSK1_INEPNMM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPEACHMSK1_INEPNMM   ((uint32_t)0x00000020)</computeroutput></para>
<para>IN token received with EP mismatch mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04230">4230</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga96b7b0c15d5b36f6f3925e51d56990ac"/><section>
    <title>USB_OTG_DIEPEACHMSK1_ITTXFEMSK</title>
<indexterm><primary>USB_OTG_DIEPEACHMSK1_ITTXFEMSK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPEACHMSK1_ITTXFEMSK</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK   ((uint32_t)0x00000010)</computeroutput></para>
<para>IN token received when TxFIFO empty mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04229">4229</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa4089e9aeb641963584d76c932f78e06"/><section>
    <title>USB_OTG_DIEPEACHMSK1_NAKM</title>
<indexterm><primary>USB_OTG_DIEPEACHMSK1_NAKM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPEACHMSK1_NAKM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPEACHMSK1_NAKM   ((uint32_t)0x00002000)</computeroutput></para>
<para>NAK interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04234">4234</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae910eb3d34714653d43579dcface4ead"/><section>
    <title>USB_OTG_DIEPEACHMSK1_TOM</title>
<indexterm><primary>USB_OTG_DIEPEACHMSK1_TOM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPEACHMSK1_TOM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPEACHMSK1_TOM   ((uint32_t)0x00000008)</computeroutput></para>
<para>Timeout condition mask (nonisochronous endpoints) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04228">4228</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa6c8f64ad39f7ca4fe195b0b03067866"/><section>
    <title>USB_OTG_DIEPEACHMSK1_TXFURM</title>
<indexterm><primary>USB_OTG_DIEPEACHMSK1_TXFURM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPEACHMSK1_TXFURM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPEACHMSK1_TXFURM   ((uint32_t)0x00000100)</computeroutput></para>
<para>FIFO underrun mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04232">4232</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf3720d0a07deae3c6ff0c6c30c03543c"/><section>
    <title>USB_OTG_DIEPEACHMSK1_XFRCM</title>
<indexterm><primary>USB_OTG_DIEPEACHMSK1_XFRCM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPEACHMSK1_XFRCM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPEACHMSK1_XFRCM   ((uint32_t)0x00000001)</computeroutput></para>
<para>Transfer completed interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04226">4226</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac8129b6a9f51c5131fb60ae0b92887af"/><section>
    <title>USB_OTG_DIEPEMPMSK_INEPTXFEM</title>
<indexterm><primary>USB_OTG_DIEPEMPMSK_INEPTXFEM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPEMPMSK_INEPTXFEM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPEMPMSK_INEPTXFEM   ((uint32_t)0x0000FFFF)</computeroutput></para>
<para>IN EP Tx FIFO empty interrupt mask bits </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04204">4204</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga496c09a9096346e6141acc2464742b4c"/><section>
    <title>USB_OTG_DIEPINT_BERR</title>
<indexterm><primary>USB_OTG_DIEPINT_BERR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPINT_BERR</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPINT_BERR   ((uint32_t)0x00001000)</computeroutput></para>
<para>Babble error interrupt </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04382">4382</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga22983c7c561dedc17e8688d313a50fb0"/><section>
    <title>USB_OTG_DIEPINT_BNA</title>
<indexterm><primary>USB_OTG_DIEPINT_BNA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPINT_BNA</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPINT_BNA   ((uint32_t)0x00000200)</computeroutput></para>
<para>Buffer not available interrupt </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04380">4380</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga657c139dc16514808c516bff6e523531"/><section>
    <title>USB_OTG_DIEPINT_EPDISD</title>
<indexterm><primary>USB_OTG_DIEPINT_EPDISD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPINT_EPDISD</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPINT_EPDISD   ((uint32_t)0x00000002)</computeroutput></para>
<para>Endpoint disabled interrupt </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04374">4374</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga40fbe18a5838e768b9afca5c1695dbb3"/><section>
    <title>USB_OTG_DIEPINT_INEPNE</title>
<indexterm><primary>USB_OTG_DIEPINT_INEPNE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPINT_INEPNE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPINT_INEPNE   ((uint32_t)0x00000040)</computeroutput></para>
<para>IN endpoint NAK effective </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04377">4377</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad0f91471274c3411579a7ede5a7d80f8"/><section>
    <title>USB_OTG_DIEPINT_ITTXFE</title>
<indexterm><primary>USB_OTG_DIEPINT_ITTXFE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPINT_ITTXFE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPINT_ITTXFE   ((uint32_t)0x00000010)</computeroutput></para>
<para>IN token received when TxFIFO is empty </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04376">4376</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9d91e68b693b9c8ff6fb2236093975cf"/><section>
    <title>USB_OTG_DIEPINT_NAK</title>
<indexterm><primary>USB_OTG_DIEPINT_NAK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPINT_NAK</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPINT_NAK   ((uint32_t)0x00002000)</computeroutput></para>
<para>NAK interrupt </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04383">4383</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5bf74048c663e9dcc21c282a8c7be576"/><section>
    <title>USB_OTG_DIEPINT_PKTDRPSTS</title>
<indexterm><primary>USB_OTG_DIEPINT_PKTDRPSTS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPINT_PKTDRPSTS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPINT_PKTDRPSTS   ((uint32_t)0x00000800)</computeroutput></para>
<para>Packet dropped status </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04381">4381</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga253fce8bc78be1504c85d684f232dc43"/><section>
    <title>USB_OTG_DIEPINT_TOC</title>
<indexterm><primary>USB_OTG_DIEPINT_TOC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPINT_TOC</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPINT_TOC   ((uint32_t)0x00000008)</computeroutput></para>
<para>Timeout condition </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04375">4375</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae4770cce2b4f601e88fb512f6db688ec"/><section>
    <title>USB_OTG_DIEPINT_TXFE</title>
<indexterm><primary>USB_OTG_DIEPINT_TXFE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPINT_TXFE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPINT_TXFE   ((uint32_t)0x00000080)</computeroutput></para>
<para>Transmit FIFO empty </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04378">4378</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga934d166eae0af7663585c903567ebe2b"/><section>
    <title>USB_OTG_DIEPINT_TXFIFOUDRN</title>
<indexterm><primary>USB_OTG_DIEPINT_TXFIFOUDRN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPINT_TXFIFOUDRN</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPINT_TXFIFOUDRN   ((uint32_t)0x00000100)</computeroutput></para>
<para>Transmit Fifo Underrun </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04379">4379</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab01f771d126cb58a8cb83841e08bec9b"/><section>
    <title>USB_OTG_DIEPINT_XFRC</title>
<indexterm><primary>USB_OTG_DIEPINT_XFRC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPINT_XFRC</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPINT_XFRC   ((uint32_t)0x00000001)</computeroutput></para>
<para>Transfer completed interrupt </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04373">4373</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2dd5dbb2c67a3dd71a8fe6563441d243"/><section>
    <title>USB_OTG_DIEPMSK_BIM</title>
<indexterm><primary>USB_OTG_DIEPMSK_BIM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPMSK_BIM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPMSK_BIM   ((uint32_t)0x00000200)</computeroutput></para>
<para>BNA interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03966">3966</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafd42de5994316c7c765e349aceaf1718"/><section>
    <title>USB_OTG_DIEPMSK_EPDM</title>
<indexterm><primary>USB_OTG_DIEPMSK_EPDM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPMSK_EPDM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPMSK_EPDM   ((uint32_t)0x00000002)</computeroutput></para>
<para>Endpoint disabled interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03960">3960</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga26a366ee28afa322e37670c3eb5d0722"/><section>
    <title>USB_OTG_DIEPMSK_INEPNEM</title>
<indexterm><primary>USB_OTG_DIEPMSK_INEPNEM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPMSK_INEPNEM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPMSK_INEPNEM   ((uint32_t)0x00000040)</computeroutput></para>
<para>IN endpoint NAK effective mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03964">3964</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga34f85531f0e6f963d30dbc284c23fb92"/><section>
    <title>USB_OTG_DIEPMSK_INEPNMM</title>
<indexterm><primary>USB_OTG_DIEPMSK_INEPNMM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPMSK_INEPNMM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPMSK_INEPNMM   ((uint32_t)0x00000020)</computeroutput></para>
<para>IN token received with EP mismatch mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03963">3963</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga52a6c7819bcf9554d7f20c9ba4ad99dd"/><section>
    <title>USB_OTG_DIEPMSK_ITTXFEMSK</title>
<indexterm><primary>USB_OTG_DIEPMSK_ITTXFEMSK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPMSK_ITTXFEMSK</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPMSK_ITTXFEMSK   ((uint32_t)0x00000010)</computeroutput></para>
<para>IN token received when TxFIFO empty mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03962">3962</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7329fbd5f4d78564704e80cbdcfb6a8f"/><section>
    <title>USB_OTG_DIEPMSK_TOM</title>
<indexterm><primary>USB_OTG_DIEPMSK_TOM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPMSK_TOM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPMSK_TOM   ((uint32_t)0x00000008)</computeroutput></para>
<para>Timeout condition mask (nonisochronous endpoints) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03961">3961</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8d10ab688d3bf47aaf8180daf0624e9d"/><section>
    <title>USB_OTG_DIEPMSK_TXFURM</title>
<indexterm><primary>USB_OTG_DIEPMSK_TXFURM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPMSK_TXFURM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPMSK_TXFURM   ((uint32_t)0x00000100)</computeroutput></para>
<para>FIFO underrun mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03965">3965</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6f5c0badd33dc95fa7897bd4bb558ad6"/><section>
    <title>USB_OTG_DIEPMSK_XFRCM</title>
<indexterm><primary>USB_OTG_DIEPMSK_XFRCM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPMSK_XFRCM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPMSK_XFRCM   ((uint32_t)0x00000001)</computeroutput></para>
<para>Transfer completed interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03959">3959</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga428da482bfd499096cff02a3d8aa6738"/><section>
    <title>USB_OTG_DIEPTSIZ_MULCNT</title>
<indexterm><primary>USB_OTG_DIEPTSIZ_MULCNT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPTSIZ_MULCNT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPTSIZ_MULCNT   ((uint32_t)0x60000000)</computeroutput></para>
<para>Packet count </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04402">4402</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga664b39d163f9f2e400aa9fe2577ffc06"/><section>
    <title>USB_OTG_DIEPTSIZ_PKTCNT</title>
<indexterm><primary>USB_OTG_DIEPTSIZ_PKTCNT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPTSIZ_PKTCNT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPTSIZ_PKTCNT   ((uint32_t)0x1FF80000)</computeroutput></para>
<para>Packet count </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04401">4401</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5497667d259391162884390afd456f62"/><section>
    <title>USB_OTG_DIEPTSIZ_XFRSIZ</title>
<indexterm><primary>USB_OTG_DIEPTSIZ_XFRSIZ</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPTSIZ_XFRSIZ</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPTSIZ_XFRSIZ   ((uint32_t)0x0007FFFF)</computeroutput></para>
<para>Transfer size </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04400">4400</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga015ec5caee27272afa335fa9d5892a40"/><section>
    <title>USB_OTG_DIEPTXF_INEPTXFD</title>
<indexterm><primary>USB_OTG_DIEPTXF_INEPTXFD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPTXF_INEPTXFD</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPTXF_INEPTXFD   ((uint32_t)0xFFFF0000)</computeroutput></para>
<para>IN endpoint TxFIFO depth </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04422">4422</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga731c1eaaf15ec1b7f24e055172f7e0cf"/><section>
    <title>USB_OTG_DIEPTXF_INEPTXSA</title>
<indexterm><primary>USB_OTG_DIEPTXF_INEPTXSA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DIEPTXF_INEPTXSA</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DIEPTXF_INEPTXSA   ((uint32_t)0x0000FFFF)</computeroutput></para>
<para>IN endpoint FIFOx transmit RAM start address </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04421">4421</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabd05c0aa7833e7467e0ff66cfa1f20cb"/><section>
    <title>USB_OTG_DOEPCTL_CNAK</title>
<indexterm><primary>USB_OTG_DOEPCTL_CNAK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPCTL_CNAK</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPCTL_CNAK   ((uint32_t)0x04000000)</computeroutput></para>
<para>Clear NAK </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04436">4436</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf170f97217b0a2e3f66a33a67257674e"/><section>
    <title>USB_OTG_DOEPCTL_EPDIS</title>
<indexterm><primary>USB_OTG_DOEPCTL_EPDIS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPCTL_EPDIS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPCTL_EPDIS   ((uint32_t)0x40000000)</computeroutput></para>
<para>Endpoint disable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04438">4438</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8875f7311dfde66125b78dd715fd2d7c"/><section>
    <title>USB_OTG_DOEPCTL_EPENA</title>
<indexterm><primary>USB_OTG_DOEPCTL_EPENA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPCTL_EPENA</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPCTL_EPENA   ((uint32_t)0x80000000)</computeroutput></para>
<para>Endpoint enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04439">4439</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4e347921b96b8435ec2ef6cc9b3470d8"/><section>
    <title>USB_OTG_DOEPCTL_EPTYP</title>
<indexterm><primary>USB_OTG_DOEPCTL_EPTYP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPCTL_EPTYP</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPCTL_EPTYP   ((uint32_t)0x000C0000)</computeroutput></para>
<para>Endpoint type </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04431">4431</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga48b0660b499862424b72cd59bca9226e"/><section>
    <title>USB_OTG_DOEPCTL_EPTYP_0</title>
<indexterm><primary>USB_OTG_DOEPCTL_EPTYP_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPCTL_EPTYP_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPCTL_EPTYP_0   ((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04432">4432</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga89595201dd98cc05712d046e98c142fd"/><section>
    <title>USB_OTG_DOEPCTL_EPTYP_1</title>
<indexterm><primary>USB_OTG_DOEPCTL_EPTYP_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPCTL_EPTYP_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPCTL_EPTYP_1   ((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04433">4433</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0ebce086e91feb566f223ae07d01ff57"/><section>
    <title>USB_OTG_DOEPCTL_MPSIZ</title>
<indexterm><primary>USB_OTG_DOEPCTL_MPSIZ</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPCTL_MPSIZ</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPCTL_MPSIZ   ((uint32_t)0x000007FF)            /*!&lt; Maximum packet size */</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04426">4426</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa1735002d3abf233ca0cbe473da2d8fb"/><section>
    <title>USB_OTG_DOEPCTL_NAKSTS</title>
<indexterm><primary>USB_OTG_DOEPCTL_NAKSTS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPCTL_NAKSTS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPCTL_NAKSTS   ((uint32_t)0x00020000)</computeroutput></para>
<para>NAK status </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04428">4428</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0a06b55e9caa25873e734fb15cafbc51"/><section>
    <title>USB_OTG_DOEPCTL_SD0PID_SEVNFRM</title>
<indexterm><primary>USB_OTG_DOEPCTL_SD0PID_SEVNFRM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPCTL_SD0PID_SEVNFRM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM   ((uint32_t)0x10000000)</computeroutput></para>
<para>Set DATA0 PID </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04429">4429</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga05a3e120b2c56a13ff622b0a507f48ee"/><section>
    <title>USB_OTG_DOEPCTL_SNAK</title>
<indexterm><primary>USB_OTG_DOEPCTL_SNAK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPCTL_SNAK</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPCTL_SNAK   ((uint32_t)0x08000000)</computeroutput></para>
<para>Set NAK </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04437">4437</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga14ef1fba78e67a55f665495ae7f8732e"/><section>
    <title>USB_OTG_DOEPCTL_SNPM</title>
<indexterm><primary>USB_OTG_DOEPCTL_SNPM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPCTL_SNPM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPCTL_SNPM   ((uint32_t)0x00100000)</computeroutput></para>
<para>Snoop mode </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04434">4434</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga77ddb336230fa5a497dbb2393a180ae6"/><section>
    <title>USB_OTG_DOEPCTL_SODDFRM</title>
<indexterm><primary>USB_OTG_DOEPCTL_SODDFRM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPCTL_SODDFRM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPCTL_SODDFRM   ((uint32_t)0x20000000)</computeroutput></para>
<para>Set odd frame </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04430">4430</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5e6aea29335780171f8ce42aba031699"/><section>
    <title>USB_OTG_DOEPCTL_STALL</title>
<indexterm><primary>USB_OTG_DOEPCTL_STALL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPCTL_STALL</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPCTL_STALL   ((uint32_t)0x00200000)</computeroutput></para>
<para>STALL handshake </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04435">4435</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabed242624f140356cc793039988d89df"/><section>
    <title>USB_OTG_DOEPCTL_USBAEP</title>
<indexterm><primary>USB_OTG_DOEPCTL_USBAEP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPCTL_USBAEP</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPCTL_USBAEP   ((uint32_t)0x00008000)</computeroutput></para>
<para>USB active endpoint </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04427">4427</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3eecdae7aa0c9b1b40f219e8b0c18879"/><section>
    <title>USB_OTG_DOEPEACHMSK1_BERRM</title>
<indexterm><primary>USB_OTG_DOEPEACHMSK1_BERRM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPEACHMSK1_BERRM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPEACHMSK1_BERRM   ((uint32_t)0x00001000)</computeroutput></para>
<para>Bubble error interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04271">4271</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa99f230d086cf41692cfab0c1aad0f26"/><section>
    <title>USB_OTG_DOEPEACHMSK1_BIM</title>
<indexterm><primary>USB_OTG_DOEPEACHMSK1_BIM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPEACHMSK1_BIM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPEACHMSK1_BIM   ((uint32_t)0x00000200)</computeroutput></para>
<para>BNA interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04270">4270</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga866580df1a60ef8b3347d63b1369f76e"/><section>
    <title>USB_OTG_DOEPEACHMSK1_EPDM</title>
<indexterm><primary>USB_OTG_DOEPEACHMSK1_EPDM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPEACHMSK1_EPDM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPEACHMSK1_EPDM   ((uint32_t)0x00000002)</computeroutput></para>
<para>Endpoint disabled interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04264">4264</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga73a879622564efeb3244262bf9419818"/><section>
    <title>USB_OTG_DOEPEACHMSK1_INEPNEM</title>
<indexterm><primary>USB_OTG_DOEPEACHMSK1_INEPNEM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPEACHMSK1_INEPNEM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPEACHMSK1_INEPNEM   ((uint32_t)0x00000040)</computeroutput></para>
<para>IN endpoint NAK effective mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04268">4268</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga20d91d742e89a430937207cca6dd0a1a"/><section>
    <title>USB_OTG_DOEPEACHMSK1_INEPNMM</title>
<indexterm><primary>USB_OTG_DOEPEACHMSK1_INEPNMM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPEACHMSK1_INEPNMM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPEACHMSK1_INEPNMM   ((uint32_t)0x00000020)</computeroutput></para>
<para>IN token received with EP mismatch mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04267">4267</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gace8821806fb4cb204d97dbb965e5067d"/><section>
    <title>USB_OTG_DOEPEACHMSK1_ITTXFEMSK</title>
<indexterm><primary>USB_OTG_DOEPEACHMSK1_ITTXFEMSK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPEACHMSK1_ITTXFEMSK</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK   ((uint32_t)0x00000010)</computeroutput></para>
<para>IN token received when TxFIFO empty mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04266">4266</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga98fa7db10f7b8e4998d30646a9e8e266"/><section>
    <title>USB_OTG_DOEPEACHMSK1_NAKM</title>
<indexterm><primary>USB_OTG_DOEPEACHMSK1_NAKM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPEACHMSK1_NAKM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPEACHMSK1_NAKM   ((uint32_t)0x00002000)</computeroutput></para>
<para>NAK interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04272">4272</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5bcea3bd49b83367b4f62c554815770e"/><section>
    <title>USB_OTG_DOEPEACHMSK1_NYETM</title>
<indexterm><primary>USB_OTG_DOEPEACHMSK1_NYETM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPEACHMSK1_NYETM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPEACHMSK1_NYETM   ((uint32_t)0x00004000)</computeroutput></para>
<para>NYET interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04273">4273</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga038706cd615636fe5bf10e6636b3c035"/><section>
    <title>USB_OTG_DOEPEACHMSK1_TOM</title>
<indexterm><primary>USB_OTG_DOEPEACHMSK1_TOM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPEACHMSK1_TOM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPEACHMSK1_TOM   ((uint32_t)0x00000008)</computeroutput></para>
<para>Timeout condition mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04265">4265</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa3ca9111b1b74380566ce72b6c985560"/><section>
    <title>USB_OTG_DOEPEACHMSK1_TXFURM</title>
<indexterm><primary>USB_OTG_DOEPEACHMSK1_TXFURM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPEACHMSK1_TXFURM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPEACHMSK1_TXFURM   ((uint32_t)0x00000100)</computeroutput></para>
<para>OUT packet error mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04269">4269</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4f709b5af2c771d66d240adef5d8be21"/><section>
    <title>USB_OTG_DOEPEACHMSK1_XFRCM</title>
<indexterm><primary>USB_OTG_DOEPEACHMSK1_XFRCM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPEACHMSK1_XFRCM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPEACHMSK1_XFRCM   ((uint32_t)0x00000001)</computeroutput></para>
<para>Transfer completed interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04263">4263</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga82261faaf818baade125d4de42f78fa5"/><section>
    <title>USB_OTG_DOEPINT_B2BSTUP</title>
<indexterm><primary>USB_OTG_DOEPINT_B2BSTUP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPINT_B2BSTUP</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPINT_B2BSTUP   ((uint32_t)0x00000040)</computeroutput></para>
<para>Back-to-back SETUP packets received </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04446">4446</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga32e18140ad2c7902fe788947cea557d2"/><section>
    <title>USB_OTG_DOEPINT_EPDISD</title>
<indexterm><primary>USB_OTG_DOEPINT_EPDISD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPINT_EPDISD</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPINT_EPDISD   ((uint32_t)0x00000002)</computeroutput></para>
<para>Endpoint disabled interrupt </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04443">4443</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf63ba909dd472b7ce95b05e8ed984ac3"/><section>
    <title>USB_OTG_DOEPINT_NYET</title>
<indexterm><primary>USB_OTG_DOEPINT_NYET</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPINT_NYET</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPINT_NYET   ((uint32_t)0x00004000)</computeroutput></para>
<para>NYET interrupt </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04447">4447</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3f4c92b08606cf934de16b353053dd78"/><section>
    <title>USB_OTG_DOEPINT_OTEPDIS</title>
<indexterm><primary>USB_OTG_DOEPINT_OTEPDIS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPINT_OTEPDIS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPINT_OTEPDIS   ((uint32_t)0x00000010)</computeroutput></para>
<para>OUT token received when endpoint disabled </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04445">4445</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga76444bdecd4d6def6c718ed1bb8e8b8c"/><section>
    <title>USB_OTG_DOEPINT_STUP</title>
<indexterm><primary>USB_OTG_DOEPINT_STUP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPINT_STUP</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPINT_STUP   ((uint32_t)0x00000008)</computeroutput></para>
<para>SETUP phase done </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04444">4444</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0e51a7b1cc412e304246176c207cbcb8"/><section>
    <title>USB_OTG_DOEPINT_XFRC</title>
<indexterm><primary>USB_OTG_DOEPINT_XFRC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPINT_XFRC</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPINT_XFRC   ((uint32_t)0x00000001)</computeroutput></para>
<para>Transfer completed interrupt </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04442">4442</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga59ef878371c32d6157a619ec42144c09"/><section>
    <title>USB_OTG_DOEPMSK_B2BSTUP</title>
<indexterm><primary>USB_OTG_DOEPMSK_B2BSTUP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPMSK_B2BSTUP</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPMSK_B2BSTUP   ((uint32_t)0x00000040)</computeroutput></para>
<para>Back-to-back SETUP packets received mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03999">3999</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga980f37cfb000d12f7752530986d5069c"/><section>
    <title>USB_OTG_DOEPMSK_BOIM</title>
<indexterm><primary>USB_OTG_DOEPMSK_BOIM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPMSK_BOIM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPMSK_BOIM   ((uint32_t)0x00000200)</computeroutput></para>
<para>BNA interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04001">4001</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6078d0855016e26c85d0a5b935e6f6ba"/><section>
    <title>USB_OTG_DOEPMSK_EPDM</title>
<indexterm><primary>USB_OTG_DOEPMSK_EPDM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPMSK_EPDM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPMSK_EPDM   ((uint32_t)0x00000002)</computeroutput></para>
<para>Endpoint disabled interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03996">3996</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga26bf486957377a746a55ae6203ea697c"/><section>
    <title>USB_OTG_DOEPMSK_OPEM</title>
<indexterm><primary>USB_OTG_DOEPMSK_OPEM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPMSK_OPEM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPMSK_OPEM   ((uint32_t)0x00000100)</computeroutput></para>
<para>OUT packet error mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04000">4000</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad472667f09c79f0ca122586ae032e9df"/><section>
    <title>USB_OTG_DOEPMSK_OTEPDM</title>
<indexterm><primary>USB_OTG_DOEPMSK_OTEPDM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPMSK_OTEPDM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPMSK_OTEPDM   ((uint32_t)0x00000010)</computeroutput></para>
<para>OUT token received when endpoint disabled mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03998">3998</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabb61e805f1e512b80a7b33efcca6182e"/><section>
    <title>USB_OTG_DOEPMSK_STUPM</title>
<indexterm><primary>USB_OTG_DOEPMSK_STUPM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPMSK_STUPM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPMSK_STUPM   ((uint32_t)0x00000008)</computeroutput></para>
<para>SETUP phase done mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03997">3997</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9e4371d47a5b0cfcc1235fbb9fbd7931"/><section>
    <title>USB_OTG_DOEPMSK_XFRCM</title>
<indexterm><primary>USB_OTG_DOEPMSK_XFRCM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPMSK_XFRCM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPMSK_XFRCM   ((uint32_t)0x00000001)</computeroutput></para>
<para>Transfer completed interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03995">3995</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae7bc1fb16d2d5b7a8d92fce5a61a038f"/><section>
    <title>USB_OTG_DOEPTSIZ_PKTCNT</title>
<indexterm><primary>USB_OTG_DOEPTSIZ_PKTCNT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPTSIZ_PKTCNT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPTSIZ_PKTCNT   ((uint32_t)0x1FF80000)</computeroutput></para>
<para>Packet count </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04452">4452</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5a99a82646ef5a7a7785bec2d07334b5"/><section>
    <title>USB_OTG_DOEPTSIZ_STUPCNT</title>
<indexterm><primary>USB_OTG_DOEPTSIZ_STUPCNT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPTSIZ_STUPCNT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPTSIZ_STUPCNT   ((uint32_t)0x60000000)</computeroutput></para>
<para>SETUP packet count </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04454">4454</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0cabae65ef4f05c5314de57beed11000"/><section>
    <title>USB_OTG_DOEPTSIZ_STUPCNT_0</title>
<indexterm><primary>USB_OTG_DOEPTSIZ_STUPCNT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPTSIZ_STUPCNT_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPTSIZ_STUPCNT_0   ((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04455">4455</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3b109418cfad831c4f292eb86d132f0e"/><section>
    <title>USB_OTG_DOEPTSIZ_STUPCNT_1</title>
<indexterm><primary>USB_OTG_DOEPTSIZ_STUPCNT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPTSIZ_STUPCNT_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPTSIZ_STUPCNT_1   ((uint32_t)0x40000000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04456">4456</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab954bdd4334a2643622e3d33fee16ad5"/><section>
    <title>USB_OTG_DOEPTSIZ_XFRSIZ</title>
<indexterm><primary>USB_OTG_DOEPTSIZ_XFRSIZ</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DOEPTSIZ_XFRSIZ</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DOEPTSIZ_XFRSIZ   ((uint32_t)0x0007FFFF)</computeroutput></para>
<para>Transfer size </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04451">4451</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaba9fdf0a57d7a204dff9217d6b7e7a60"/><section>
    <title>USB_OTG_DPID<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>USB_OTG_DPID</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DPID</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DPID   ((uint32_t)0x00018000)</computeroutput></para>
<para>Data PID </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04116">4116</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaba9fdf0a57d7a204dff9217d6b7e7a60"/><section>
    <title>USB_OTG_DPID<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>USB_OTG_DPID</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DPID</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DPID   ((uint32_t)0x00018000)</computeroutput></para>
<para>Data PID </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04116">4116</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0cb8aeddd0bc7c194224de1c601c3aea"/><section>
    <title>USB_OTG_DPID_0<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>USB_OTG_DPID_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DPID_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DPID_0   ((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04117">4117</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0cb8aeddd0bc7c194224de1c601c3aea"/><section>
    <title>USB_OTG_DPID_0<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>USB_OTG_DPID_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DPID_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DPID_0   ((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04117">4117</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8822d847cc21c903bfe427927f3ebd8f"/><section>
    <title>USB_OTG_DPID_1<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>USB_OTG_DPID_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DPID_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DPID_1   ((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04118">4118</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8822d847cc21c903bfe427927f3ebd8f"/><section>
    <title>USB_OTG_DPID_1<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>USB_OTG_DPID_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DPID_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DPID_1   ((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04118">4118</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab9787add94a212edfffa82dd2fe47863"/><section>
    <title>USB_OTG_DSTS_EERR</title>
<indexterm><primary>USB_OTG_DSTS_EERR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DSTS_EERR</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DSTS_EERR   ((uint32_t)0x00000008)</computeroutput></para>
<para>Erratic error </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03898">3898</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf68e749d3365b8b6aba2002718a16e94"/><section>
    <title>USB_OTG_DSTS_ENUMSPD</title>
<indexterm><primary>USB_OTG_DSTS_ENUMSPD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DSTS_ENUMSPD</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DSTS_ENUMSPD   ((uint32_t)0x00000006)</computeroutput></para>
<para>Enumerated speed </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03895">3895</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b85a30093b2120bd2f0dca9a2fabd46"/><section>
    <title>USB_OTG_DSTS_ENUMSPD_0</title>
<indexterm><primary>USB_OTG_DSTS_ENUMSPD_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DSTS_ENUMSPD_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DSTS_ENUMSPD_0   ((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03896">3896</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga38dcfba81d842a0514d24f42fbea815c"/><section>
    <title>USB_OTG_DSTS_ENUMSPD_1</title>
<indexterm><primary>USB_OTG_DSTS_ENUMSPD_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DSTS_ENUMSPD_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DSTS_ENUMSPD_1   ((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03897">3897</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga047ff56c1d9fbd02b738f2a5bf768a45"/><section>
    <title>USB_OTG_DSTS_FNSOF</title>
<indexterm><primary>USB_OTG_DSTS_FNSOF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DSTS_FNSOF</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DSTS_FNSOF   ((uint32_t)0x003FFF00)</computeroutput></para>
<para>Frame number of the received SOF </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03899">3899</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8faf1dcd3fb686cc4acf23ca6f4b71ec"/><section>
    <title>USB_OTG_DSTS_SUSPSTS</title>
<indexterm><primary>USB_OTG_DSTS_SUSPSTS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DSTS_SUSPSTS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DSTS_SUSPSTS   ((uint32_t)0x00000001)</computeroutput></para>
<para>Suspend status </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03893">3893</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gababbacdcc33bdd2be91513fd31c4efbc"/><section>
    <title>USB_OTG_DTHRCTL_ARPEN</title>
<indexterm><primary>USB_OTG_DTHRCTL_ARPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DTHRCTL_ARPEN</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DTHRCTL_ARPEN   ((uint32_t)0x08000000)</computeroutput></para>
<para>Arbiter parking enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04201">4201</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga04e741a79f38ab24adc52bd7143af049"/><section>
    <title>USB_OTG_DTHRCTL_ISOTHREN</title>
<indexterm><primary>USB_OTG_DTHRCTL_ISOTHREN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DTHRCTL_ISOTHREN</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DTHRCTL_ISOTHREN   ((uint32_t)0x00000002)</computeroutput></para>
<para>ISO IN endpoint threshold enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04177">4177</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga90deedb84e953f01c80f382926cc07f7"/><section>
    <title>USB_OTG_DTHRCTL_NONISOTHREN</title>
<indexterm><primary>USB_OTG_DTHRCTL_NONISOTHREN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DTHRCTL_NONISOTHREN</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DTHRCTL_NONISOTHREN   ((uint32_t)0x00000001)</computeroutput></para>
<para>Nonisochronous IN endpoints threshold enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04176">4176</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaccd6ccdda30038743b8857ec89c897d0"/><section>
    <title>USB_OTG_DTHRCTL_RXTHREN</title>
<indexterm><primary>USB_OTG_DTHRCTL_RXTHREN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DTHRCTL_RXTHREN</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DTHRCTL_RXTHREN   ((uint32_t)0x00010000)</computeroutput></para>
<para>Receive threshold enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04189">4189</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga33dd5d34180983c398a1944eafd47fac"/><section>
    <title>USB_OTG_DTHRCTL_RXTHRLEN</title>
<indexterm><primary>USB_OTG_DTHRCTL_RXTHRLEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DTHRCTL_RXTHRLEN</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DTHRCTL_RXTHRLEN   ((uint32_t)0x03FE0000)</computeroutput></para>
<para>Receive threshold length </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04191">4191</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabfb6edd2de6ee8c4680a604711920b83"/><section>
    <title>USB_OTG_DTHRCTL_RXTHRLEN_0</title>
<indexterm><primary>USB_OTG_DTHRCTL_RXTHRLEN_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DTHRCTL_RXTHRLEN_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DTHRCTL_RXTHRLEN_0   ((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04192">4192</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga933148ffeb4784606b66a3229d77b921"/><section>
    <title>USB_OTG_DTHRCTL_RXTHRLEN_1</title>
<indexterm><primary>USB_OTG_DTHRCTL_RXTHRLEN_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DTHRCTL_RXTHRLEN_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DTHRCTL_RXTHRLEN_1   ((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04193">4193</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4208cac73e194db119277ed12a69eedd"/><section>
    <title>USB_OTG_DTHRCTL_RXTHRLEN_2</title>
<indexterm><primary>USB_OTG_DTHRCTL_RXTHRLEN_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DTHRCTL_RXTHRLEN_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DTHRCTL_RXTHRLEN_2   ((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04194">4194</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1c499a8120b848257819105790c44aef"/><section>
    <title>USB_OTG_DTHRCTL_RXTHRLEN_3</title>
<indexterm><primary>USB_OTG_DTHRCTL_RXTHRLEN_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DTHRCTL_RXTHRLEN_3</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DTHRCTL_RXTHRLEN_3   ((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04195">4195</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5b8e7493d15184845243110b44ef4e45"/><section>
    <title>USB_OTG_DTHRCTL_RXTHRLEN_4</title>
<indexterm><primary>USB_OTG_DTHRCTL_RXTHRLEN_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DTHRCTL_RXTHRLEN_4</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DTHRCTL_RXTHRLEN_4   ((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04196">4196</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac1a10cc9b79775c3c0067a1b005862f0"/><section>
    <title>USB_OTG_DTHRCTL_RXTHRLEN_5</title>
<indexterm><primary>USB_OTG_DTHRCTL_RXTHRLEN_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DTHRCTL_RXTHRLEN_5</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DTHRCTL_RXTHRLEN_5   ((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 5 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04197">4197</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaee1447a1041c5a2b2a88fd2edacb9cdf"/><section>
    <title>USB_OTG_DTHRCTL_RXTHRLEN_6</title>
<indexterm><primary>USB_OTG_DTHRCTL_RXTHRLEN_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DTHRCTL_RXTHRLEN_6</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DTHRCTL_RXTHRLEN_6   ((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 6 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04198">4198</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2f753e4d8650b04a44a092c7581cda36"/><section>
    <title>USB_OTG_DTHRCTL_RXTHRLEN_7</title>
<indexterm><primary>USB_OTG_DTHRCTL_RXTHRLEN_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DTHRCTL_RXTHRLEN_7</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DTHRCTL_RXTHRLEN_7   ((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 7 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04199">4199</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabb2dbf9b5e747cff136273b67258c36e"/><section>
    <title>USB_OTG_DTHRCTL_RXTHRLEN_8</title>
<indexterm><primary>USB_OTG_DTHRCTL_RXTHRLEN_8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DTHRCTL_RXTHRLEN_8</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DTHRCTL_RXTHRLEN_8   ((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 8 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04200">4200</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga89abc875678e55dd6f0404d06fd71ac4"/><section>
    <title>USB_OTG_DTHRCTL_TXTHRLEN</title>
<indexterm><primary>USB_OTG_DTHRCTL_TXTHRLEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DTHRCTL_TXTHRLEN</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DTHRCTL_TXTHRLEN   ((uint32_t)0x000007FC)</computeroutput></para>
<para>Transmit threshold length </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04179">4179</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6dc7e5363efa0a295aa92980b6cc04fa"/><section>
    <title>USB_OTG_DTHRCTL_TXTHRLEN_0</title>
<indexterm><primary>USB_OTG_DTHRCTL_TXTHRLEN_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DTHRCTL_TXTHRLEN_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DTHRCTL_TXTHRLEN_0   ((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04180">4180</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga77e5b0ffa7872b1a86a5c1b595e1010e"/><section>
    <title>USB_OTG_DTHRCTL_TXTHRLEN_1</title>
<indexterm><primary>USB_OTG_DTHRCTL_TXTHRLEN_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DTHRCTL_TXTHRLEN_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DTHRCTL_TXTHRLEN_1   ((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04181">4181</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga05f69f648818f4c055d939afc66946ae"/><section>
    <title>USB_OTG_DTHRCTL_TXTHRLEN_2</title>
<indexterm><primary>USB_OTG_DTHRCTL_TXTHRLEN_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DTHRCTL_TXTHRLEN_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DTHRCTL_TXTHRLEN_2   ((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04182">4182</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf30c1d04c0cdd9d55beae15953ec7693"/><section>
    <title>USB_OTG_DTHRCTL_TXTHRLEN_3</title>
<indexterm><primary>USB_OTG_DTHRCTL_TXTHRLEN_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DTHRCTL_TXTHRLEN_3</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DTHRCTL_TXTHRLEN_3   ((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04183">4183</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga49b7ac9081652b86cba455dd0241ec67"/><section>
    <title>USB_OTG_DTHRCTL_TXTHRLEN_4</title>
<indexterm><primary>USB_OTG_DTHRCTL_TXTHRLEN_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DTHRCTL_TXTHRLEN_4</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DTHRCTL_TXTHRLEN_4   ((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04184">4184</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5adde0e7e9543650a413afa08241a990"/><section>
    <title>USB_OTG_DTHRCTL_TXTHRLEN_5</title>
<indexterm><primary>USB_OTG_DTHRCTL_TXTHRLEN_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DTHRCTL_TXTHRLEN_5</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DTHRCTL_TXTHRLEN_5   ((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 5 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04185">4185</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga13d34b0ad2fc0bb5c9fef41cf8d139a2"/><section>
    <title>USB_OTG_DTHRCTL_TXTHRLEN_6</title>
<indexterm><primary>USB_OTG_DTHRCTL_TXTHRLEN_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DTHRCTL_TXTHRLEN_6</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DTHRCTL_TXTHRLEN_6   ((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 6 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04186">4186</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga86ac850ea713f1545dcd207e2e5bd104"/><section>
    <title>USB_OTG_DTHRCTL_TXTHRLEN_7</title>
<indexterm><primary>USB_OTG_DTHRCTL_TXTHRLEN_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DTHRCTL_TXTHRLEN_7</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DTHRCTL_TXTHRLEN_7   ((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 7 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04187">4187</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4eafc52de58d4605d63ba125ceb08e93"/><section>
    <title>USB_OTG_DTHRCTL_TXTHRLEN_8</title>
<indexterm><primary>USB_OTG_DTHRCTL_TXTHRLEN_8</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DTHRCTL_TXTHRLEN_8</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DTHRCTL_TXTHRLEN_8   ((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 8 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04188">4188</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae1789e8c79b7a271a58f56cbff4bd03a"/><section>
    <title>USB_OTG_DTXFSTS_INEPTFSAV</title>
<indexterm><primary>USB_OTG_DTXFSTS_INEPTFSAV</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DTXFSTS_INEPTFSAV</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DTXFSTS_INEPTFSAV   ((uint32_t)0x0000FFFF)</computeroutput></para>
<para>IN endpoint TxFIFO space avail </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04418">4418</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga749c7152aea411faaaeec1b43afb43e5"/><section>
    <title>USB_OTG_DVBUSDIS_VBUSDT</title>
<indexterm><primary>USB_OTG_DVBUSDIS_VBUSDT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DVBUSDIS_VBUSDT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DVBUSDIS_VBUSDT   ((uint32_t)0x0000FFFF)</computeroutput></para>
<para>Device VBUS discharge time </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04142">4142</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4dc9a44df3a6bf09319feb0ade70219b"/><section>
    <title>USB_OTG_DVBUSPULSE_DVBUSP</title>
<indexterm><primary>USB_OTG_DVBUSPULSE_DVBUSP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_DVBUSPULSE_DVBUSP</secondary></indexterm>
<para><computeroutput>#define USB_OTG_DVBUSPULSE_DVBUSP   ((uint32_t)0x00000FFF)</computeroutput></para>
<para>Device VBUS pulsing time </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04151">4151</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga91d336fd8272e4c22fc474e468b81af9"/><section>
    <title>USB_OTG_EPNUM<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>USB_OTG_EPNUM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_EPNUM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_EPNUM   ((uint32_t)0x0000000F)</computeroutput></para>
<para>Endpoint number </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04126">4126</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga91d336fd8272e4c22fc474e468b81af9"/><section>
    <title>USB_OTG_EPNUM<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>USB_OTG_EPNUM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_EPNUM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_EPNUM   ((uint32_t)0x0000000F)</computeroutput></para>
<para>Endpoint number </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04126">4126</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga61585b0ce43fd0b1e6b228598afc219c"/><section>
    <title>USB_OTG_EPNUM_0<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>USB_OTG_EPNUM_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_EPNUM_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_EPNUM_0   ((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04127">4127</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga61585b0ce43fd0b1e6b228598afc219c"/><section>
    <title>USB_OTG_EPNUM_0<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>USB_OTG_EPNUM_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_EPNUM_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_EPNUM_0   ((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04127">4127</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga483d3ad09cb1f0a2c0b162c8a55ed7c6"/><section>
    <title>USB_OTG_EPNUM_1<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>USB_OTG_EPNUM_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_EPNUM_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_EPNUM_1   ((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04128">4128</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga483d3ad09cb1f0a2c0b162c8a55ed7c6"/><section>
    <title>USB_OTG_EPNUM_1<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>USB_OTG_EPNUM_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_EPNUM_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_EPNUM_1   ((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04128">4128</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac2438798104047b9b51f8c773d02858a"/><section>
    <title>USB_OTG_EPNUM_2<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>USB_OTG_EPNUM_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_EPNUM_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_EPNUM_2   ((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04129">4129</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac2438798104047b9b51f8c773d02858a"/><section>
    <title>USB_OTG_EPNUM_2<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>USB_OTG_EPNUM_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_EPNUM_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_EPNUM_2   ((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04129">4129</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga42c2df6bfed558ca73545573166296bf"/><section>
    <title>USB_OTG_EPNUM_3<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>USB_OTG_EPNUM_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_EPNUM_3</secondary></indexterm>
<para><computeroutput>#define USB_OTG_EPNUM_3   ((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04130">4130</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga42c2df6bfed558ca73545573166296bf"/><section>
    <title>USB_OTG_EPNUM_3<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>USB_OTG_EPNUM_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_EPNUM_3</secondary></indexterm>
<para><computeroutput>#define USB_OTG_EPNUM_3   ((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04130">4130</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga69105bca4abdabe5c66a1c44ae714776"/><section>
    <title>USB_OTG_FRMNUM<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>USB_OTG_FRMNUM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_FRMNUM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_FRMNUM   ((uint32_t)0x01E00000)</computeroutput></para>
<para>Frame number </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04132">4132</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga69105bca4abdabe5c66a1c44ae714776"/><section>
    <title>USB_OTG_FRMNUM<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>USB_OTG_FRMNUM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_FRMNUM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_FRMNUM   ((uint32_t)0x01E00000)</computeroutput></para>
<para>Frame number </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04132">4132</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6a9a2d9f4d804f38e9ee29038139498d"/><section>
    <title>USB_OTG_FRMNUM_0<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>USB_OTG_FRMNUM_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_FRMNUM_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_FRMNUM_0   ((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04133">4133</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6a9a2d9f4d804f38e9ee29038139498d"/><section>
    <title>USB_OTG_FRMNUM_0<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>USB_OTG_FRMNUM_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_FRMNUM_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_FRMNUM_0   ((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04133">4133</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4d93a3bde8de46b481691a1e87b36bfd"/><section>
    <title>USB_OTG_FRMNUM_1<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>USB_OTG_FRMNUM_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_FRMNUM_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_FRMNUM_1   ((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04134">4134</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4d93a3bde8de46b481691a1e87b36bfd"/><section>
    <title>USB_OTG_FRMNUM_1<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>USB_OTG_FRMNUM_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_FRMNUM_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_FRMNUM_1   ((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04134">4134</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8f8be72a63a9942462f0752d5371e619"/><section>
    <title>USB_OTG_FRMNUM_2<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>USB_OTG_FRMNUM_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_FRMNUM_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_FRMNUM_2   ((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04135">4135</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8f8be72a63a9942462f0752d5371e619"/><section>
    <title>USB_OTG_FRMNUM_2<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>USB_OTG_FRMNUM_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_FRMNUM_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_FRMNUM_2   ((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04135">4135</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9b50095fee4cb94be4d1d02aadd3964e"/><section>
    <title>USB_OTG_FRMNUM_3<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>USB_OTG_FRMNUM_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_FRMNUM_3</secondary></indexterm>
<para><computeroutput>#define USB_OTG_FRMNUM_3   ((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04136">4136</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9b50095fee4cb94be4d1d02aadd3964e"/><section>
    <title>USB_OTG_FRMNUM_3<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>USB_OTG_FRMNUM_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_FRMNUM_3</secondary></indexterm>
<para><computeroutput>#define USB_OTG_FRMNUM_3   ((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04136">4136</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga46b9ace9572bb6ec977594c8b4b0825f"/><section>
    <title>USB_OTG_GAHBCFG_DMAEN</title>
<indexterm><primary>USB_OTG_GAHBCFG_DMAEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GAHBCFG_DMAEN</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GAHBCFG_DMAEN   ((uint32_t)0x00000020)</computeroutput></para>
<para>DMA enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03909">3909</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafd1bbe9e90d56d2aa225ff5532e15c6e"/><section>
    <title>USB_OTG_GAHBCFG_GINT</title>
<indexterm><primary>USB_OTG_GAHBCFG_GINT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GAHBCFG_GINT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GAHBCFG_GINT   ((uint32_t)0x00000001)</computeroutput></para>
<para>Global interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03902">3902</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2ffbca11bd10b4d94843a5084078fdd4"/><section>
    <title>USB_OTG_GAHBCFG_HBSTLEN</title>
<indexterm><primary>USB_OTG_GAHBCFG_HBSTLEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GAHBCFG_HBSTLEN</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GAHBCFG_HBSTLEN   ((uint32_t)0x0000001E)</computeroutput></para>
<para>Burst length/type </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03904">3904</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacccaf834ac65b3859e6f0519d2c4d75d"/><section>
    <title>USB_OTG_GAHBCFG_HBSTLEN_0</title>
<indexterm><primary>USB_OTG_GAHBCFG_HBSTLEN_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GAHBCFG_HBSTLEN_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GAHBCFG_HBSTLEN_0   ((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03905">3905</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga944e91046cd27e0bea8954bd56a45a94"/><section>
    <title>USB_OTG_GAHBCFG_HBSTLEN_1</title>
<indexterm><primary>USB_OTG_GAHBCFG_HBSTLEN_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GAHBCFG_HBSTLEN_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GAHBCFG_HBSTLEN_1   ((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03906">3906</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3b9994176dc5115431b0a537ad26900c"/><section>
    <title>USB_OTG_GAHBCFG_HBSTLEN_2</title>
<indexterm><primary>USB_OTG_GAHBCFG_HBSTLEN_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GAHBCFG_HBSTLEN_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GAHBCFG_HBSTLEN_2   ((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03907">3907</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1ac6781cf82fd4c21a342b4e8c8f25f8"/><section>
    <title>USB_OTG_GAHBCFG_HBSTLEN_3</title>
<indexterm><primary>USB_OTG_GAHBCFG_HBSTLEN_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GAHBCFG_HBSTLEN_3</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GAHBCFG_HBSTLEN_3   ((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03908">3908</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7443f8ddb5b67b506637b282923a0c57"/><section>
    <title>USB_OTG_GAHBCFG_PTXFELVL</title>
<indexterm><primary>USB_OTG_GAHBCFG_PTXFELVL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GAHBCFG_PTXFELVL</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GAHBCFG_PTXFELVL   ((uint32_t)0x00000100)</computeroutput></para>
<para>Periodic TxFIFO empty level </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03911">3911</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6a8af9d1d89b731426db773905ae4450"/><section>
    <title>USB_OTG_GAHBCFG_TXFELVL</title>
<indexterm><primary>USB_OTG_GAHBCFG_TXFELVL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GAHBCFG_TXFELVL</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GAHBCFG_TXFELVL   ((uint32_t)0x00000080)</computeroutput></para>
<para>TxFIFO empty level </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03910">3910</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga048469450e7d634cafa2e5677e5182b3"/><section>
    <title>USB_OTG_GCCFG_I2CPADEN</title>
<indexterm><primary>USB_OTG_GCCFG_I2CPADEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GCCFG_I2CPADEN</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GCCFG_I2CPADEN   ((uint32_t)0x00020000)</computeroutput></para>
<para>Enable I2C bus connection for the external I2C PHY interface </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04212">4212</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b38845c9338d0637983b3d81fc0c95d"/><section>
    <title>USB_OTG_GCCFG_NOVBUSSENS</title>
<indexterm><primary>USB_OTG_GCCFG_NOVBUSSENS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GCCFG_NOVBUSSENS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GCCFG_NOVBUSSENS   ((uint32_t)0x00200000)</computeroutput></para>
<para>VBUS sensing disable option </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04216">4216</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4c298cedbc73302fae613084ad098b22"/><section>
    <title>USB_OTG_GCCFG_PWRDWN</title>
<indexterm><primary>USB_OTG_GCCFG_PWRDWN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GCCFG_PWRDWN</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GCCFG_PWRDWN   ((uint32_t)0x00010000)</computeroutput></para>
<para>Power down </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04211">4211</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac3caba9befa711f3bdeb99e0ed33d608"/><section>
    <title>USB_OTG_GCCFG_SOFOUTEN</title>
<indexterm><primary>USB_OTG_GCCFG_SOFOUTEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GCCFG_SOFOUTEN</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GCCFG_SOFOUTEN   ((uint32_t)0x00100000)</computeroutput></para>
<para>SOF output enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04215">4215</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga83a0db31f98476dc46d77a77475c2991"/><section>
    <title>USB_OTG_GCCFG_VBUSASEN</title>
<indexterm><primary>USB_OTG_GCCFG_VBUSASEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GCCFG_VBUSASEN</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GCCFG_VBUSASEN   ((uint32_t)0x00040000)</computeroutput></para>
<para>Enable the VBUS sensing device </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04213">4213</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1aa57c29a5c04621f54b2125536d11b2"/><section>
    <title>USB_OTG_GCCFG_VBUSBSEN</title>
<indexterm><primary>USB_OTG_GCCFG_VBUSBSEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GCCFG_VBUSBSEN</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GCCFG_VBUSBSEN   ((uint32_t)0x00080000)</computeroutput></para>
<para>Enable the VBUS sensing device </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04214">4214</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabe390b69b7379dc93f9c25b6b35a71f2"/><section>
    <title>USB_OTG_GINTMSK_CIDSCHGM</title>
<indexterm><primary>USB_OTG_GINTMSK_CIDSCHGM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_CIDSCHGM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_CIDSCHGM   ((uint32_t)0x10000000)</computeroutput></para>
<para>Connector ID status change mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04054">4054</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6de24048cab1948503c26d09ee5a4397"/><section>
    <title>USB_OTG_GINTMSK_DISCINT</title>
<indexterm><primary>USB_OTG_GINTMSK_DISCINT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_DISCINT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_DISCINT   ((uint32_t)0x20000000)</computeroutput></para>
<para>Disconnect detected interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04055">4055</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6066078d17a4216093855cc210ab6764"/><section>
    <title>USB_OTG_GINTMSK_ENUMDNEM</title>
<indexterm><primary>USB_OTG_GINTMSK_ENUMDNEM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_ENUMDNEM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_ENUMDNEM   ((uint32_t)0x00002000)</computeroutput></para>
<para>Enumeration done mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04042">4042</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabd06eee1627ac5ba7212a728f19e4fe8"/><section>
    <title>USB_OTG_GINTMSK_EOPFM</title>
<indexterm><primary>USB_OTG_GINTMSK_EOPFM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_EOPFM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_EOPFM   ((uint32_t)0x00008000)</computeroutput></para>
<para>End of periodic frame interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04044">4044</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga35ecb8ef940b0ace19712f5fefa1193c"/><section>
    <title>USB_OTG_GINTMSK_EPMISM</title>
<indexterm><primary>USB_OTG_GINTMSK_EPMISM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_EPMISM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_EPMISM   ((uint32_t)0x00020000)</computeroutput></para>
<para>Endpoint mismatch interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04045">4045</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafa0fc70a7e7198d7d6f179d9cae29394"/><section>
    <title>USB_OTG_GINTMSK_ESUSPM</title>
<indexterm><primary>USB_OTG_GINTMSK_ESUSPM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_ESUSPM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_ESUSPM   ((uint32_t)0x00000400)</computeroutput></para>
<para>Early suspend mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04039">4039</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae29d6ecd5e6c802a6214b814f6466b58"/><section>
    <title>USB_OTG_GINTMSK_FSUSPM</title>
<indexterm><primary>USB_OTG_GINTMSK_FSUSPM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_FSUSPM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_FSUSPM   ((uint32_t)0x00400000)</computeroutput></para>
<para>Data fetch suspended mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04050">4050</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3eb2bbcd11ddee87630472eb01897d3d"/><section>
    <title>USB_OTG_GINTMSK_GINAKEFFM</title>
<indexterm><primary>USB_OTG_GINTMSK_GINAKEFFM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_GINAKEFFM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_GINAKEFFM   ((uint32_t)0x00000040)</computeroutput></para>
<para>Global nonperiodic IN NAK effective mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04037">4037</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaba9de7677f70e7fcb4dab90228bdb484"/><section>
    <title>USB_OTG_GINTMSK_GONAKEFFM</title>
<indexterm><primary>USB_OTG_GINTMSK_GONAKEFFM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_GONAKEFFM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_GONAKEFFM   ((uint32_t)0x00000080)</computeroutput></para>
<para>Global OUT NAK effective mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04038">4038</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1ff8e84db67f2f7c46998c2236f9c6cc"/><section>
    <title>USB_OTG_GINTMSK_HCIM</title>
<indexterm><primary>USB_OTG_GINTMSK_HCIM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_HCIM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_HCIM   ((uint32_t)0x02000000)</computeroutput></para>
<para>Host channels interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04052">4052</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa7b0d0879e3d57e3a21610ab590da6ae"/><section>
    <title>USB_OTG_GINTMSK_IEPINT</title>
<indexterm><primary>USB_OTG_GINTMSK_IEPINT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_IEPINT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_IEPINT   ((uint32_t)0x00040000)</computeroutput></para>
<para>IN endpoints interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04046">4046</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9a505c6af38c507dfe84028d6194e08e"/><section>
    <title>USB_OTG_GINTMSK_IISOIXFRM</title>
<indexterm><primary>USB_OTG_GINTMSK_IISOIXFRM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_IISOIXFRM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_IISOIXFRM   ((uint32_t)0x00100000)</computeroutput></para>
<para>Incomplete isochronous IN transfer mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04048">4048</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e01710480bf4d5edf5c344798c88624"/><section>
    <title>USB_OTG_GINTMSK_ISOODRPM</title>
<indexterm><primary>USB_OTG_GINTMSK_ISOODRPM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_ISOODRPM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_ISOODRPM   ((uint32_t)0x00004000)</computeroutput></para>
<para>Isochronous OUT packet dropped interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04043">4043</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga49ccdddf721bcdb2d44915f210b3e2e2"/><section>
    <title>USB_OTG_GINTMSK_MMISM</title>
<indexterm><primary>USB_OTG_GINTMSK_MMISM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_MMISM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_MMISM   ((uint32_t)0x00000002)</computeroutput></para>
<para>Mode mismatch interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04032">4032</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga40b7860f3dc90a9f46e46e2dc133f2e4"/><section>
    <title>USB_OTG_GINTMSK_NPTXFEM</title>
<indexterm><primary>USB_OTG_GINTMSK_NPTXFEM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_NPTXFEM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_NPTXFEM   ((uint32_t)0x00000020)</computeroutput></para>
<para>Nonperiodic TxFIFO empty mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04036">4036</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaff1341cabf6155e197f657b12237dbb8"/><section>
    <title>USB_OTG_GINTMSK_OEPINT</title>
<indexterm><primary>USB_OTG_GINTMSK_OEPINT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_OEPINT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_OEPINT   ((uint32_t)0x00080000)</computeroutput></para>
<para>OUT endpoints interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04047">4047</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1138fd4386ac29900b5c46ec7754b4ff"/><section>
    <title>USB_OTG_GINTMSK_OTGINT</title>
<indexterm><primary>USB_OTG_GINTMSK_OTGINT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_OTGINT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_OTGINT   ((uint32_t)0x00000004)</computeroutput></para>
<para>OTG interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04033">4033</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab8b1d4a903966e3ad62a8c299875a082"/><section>
    <title>USB_OTG_GINTMSK_PRTIM</title>
<indexterm><primary>USB_OTG_GINTMSK_PRTIM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_PRTIM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_PRTIM   ((uint32_t)0x01000000)</computeroutput></para>
<para>Host port interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04051">4051</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2744ae4d8e4c018a9a541af8ce68d01d"/><section>
    <title>USB_OTG_GINTMSK_PTXFEM</title>
<indexterm><primary>USB_OTG_GINTMSK_PTXFEM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_PTXFEM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_PTXFEM   ((uint32_t)0x04000000)</computeroutput></para>
<para>Periodic TxFIFO empty mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04053">4053</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7fb0cdc2b7f0d8de8bbd8beaf3d69ae1"/><section>
    <title>USB_OTG_GINTMSK_PXFRM_IISOOXFRM</title>
<indexterm><primary>USB_OTG_GINTMSK_PXFRM_IISOOXFRM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_PXFRM_IISOOXFRM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM   ((uint32_t)0x00200000)</computeroutput></para>
<para>Incomplete periodic transfer mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04049">4049</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacca853066f092884b6c6af005eee77ed"/><section>
    <title>USB_OTG_GINTMSK_RXFLVLM</title>
<indexterm><primary>USB_OTG_GINTMSK_RXFLVLM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_RXFLVLM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_RXFLVLM   ((uint32_t)0x00000010)</computeroutput></para>
<para>Receive FIFO nonempty mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04035">4035</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabbd83cf86e077c35fdc47e2a2666b391"/><section>
    <title>USB_OTG_GINTMSK_SOFM</title>
<indexterm><primary>USB_OTG_GINTMSK_SOFM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_SOFM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_SOFM   ((uint32_t)0x00000008)</computeroutput></para>
<para>Start of frame mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04034">4034</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga896592b90dc012f3c4d004cd2280fb8f"/><section>
    <title>USB_OTG_GINTMSK_SRQIM</title>
<indexterm><primary>USB_OTG_GINTMSK_SRQIM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_SRQIM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_SRQIM   ((uint32_t)0x40000000)</computeroutput></para>
<para>Session request/new session detected interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04056">4056</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0935f9f5fb77fee0755ceaaa787bb7f6"/><section>
    <title>USB_OTG_GINTMSK_USBRST</title>
<indexterm><primary>USB_OTG_GINTMSK_USBRST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_USBRST</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_USBRST   ((uint32_t)0x00001000)</computeroutput></para>
<para>USB reset mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04041">4041</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa7afb2b0396964430aeb1c7650012fe6"/><section>
    <title>USB_OTG_GINTMSK_USBSUSPM</title>
<indexterm><primary>USB_OTG_GINTMSK_USBSUSPM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_USBSUSPM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_USBSUSPM   ((uint32_t)0x00000800)</computeroutput></para>
<para>USB suspend mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04040">4040</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab641d285c79ab1b54c1d0c615afe87f5"/><section>
    <title>USB_OTG_GINTMSK_WUIM</title>
<indexterm><primary>USB_OTG_GINTMSK_WUIM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTMSK_WUIM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTMSK_WUIM   ((uint32_t)0x80000000)</computeroutput></para>
<para>Resume/remote wakeup detected interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04057">4057</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2966f09bafa5de7b1ee2bbddfc2628fc"/><section>
    <title>USB_OTG_GINTSTS_BOUTNAKEFF</title>
<indexterm><primary>USB_OTG_GINTSTS_BOUTNAKEFF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_BOUTNAKEFF</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_BOUTNAKEFF   ((uint32_t)0x00000080)</computeroutput></para>
<para>Global OUT NAK effective </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04011">4011</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga931ec3cde136bc655953191000a16855"/><section>
    <title>USB_OTG_GINTSTS_CIDSCHG</title>
<indexterm><primary>USB_OTG_GINTSTS_CIDSCHG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_CIDSCHG</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_CIDSCHG   ((uint32_t)0x10000000)</computeroutput></para>
<para>Connector ID status change </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04026">4026</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga357496f2734867ddaf5a00cc61ff0191"/><section>
    <title>USB_OTG_GINTSTS_CMOD</title>
<indexterm><primary>USB_OTG_GINTSTS_CMOD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_CMOD</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_CMOD   ((uint32_t)0x00000001)</computeroutput></para>
<para>Current mode of operation </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04004">4004</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3e3ca6a1a8087c2c60a6980fa365776d"/><section>
    <title>USB_OTG_GINTSTS_DATAFSUSP</title>
<indexterm><primary>USB_OTG_GINTSTS_DATAFSUSP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_DATAFSUSP</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_DATAFSUSP   ((uint32_t)0x00400000)</computeroutput></para>
<para>Data fetch suspended </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04022">4022</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa7ef887fec0170857c82ad7a142cce98"/><section>
    <title>USB_OTG_GINTSTS_DISCINT</title>
<indexterm><primary>USB_OTG_GINTSTS_DISCINT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_DISCINT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_DISCINT   ((uint32_t)0x20000000)</computeroutput></para>
<para>Disconnect detected interrupt </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04027">4027</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga88d4e3bdfdfc08a0cc2db20a34cbd598"/><section>
    <title>USB_OTG_GINTSTS_ENUMDNE</title>
<indexterm><primary>USB_OTG_GINTSTS_ENUMDNE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_ENUMDNE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_ENUMDNE   ((uint32_t)0x00002000)</computeroutput></para>
<para>Enumeration done </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04015">4015</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3e72bb03e22a40500af8f0cf4a34d4a8"/><section>
    <title>USB_OTG_GINTSTS_EOPF</title>
<indexterm><primary>USB_OTG_GINTSTS_EOPF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_EOPF</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_EOPF   ((uint32_t)0x00008000)</computeroutput></para>
<para>End of periodic frame interrupt </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04017">4017</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga99d72bb12c0c5bf1d17290c49b392027"/><section>
    <title>USB_OTG_GINTSTS_ESUSP</title>
<indexterm><primary>USB_OTG_GINTSTS_ESUSP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_ESUSP</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_ESUSP   ((uint32_t)0x00000400)</computeroutput></para>
<para>Early suspend </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04012">4012</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafcf16d8b480c90018eaf6a717c989100"/><section>
    <title>USB_OTG_GINTSTS_GINAKEFF</title>
<indexterm><primary>USB_OTG_GINTSTS_GINAKEFF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_GINAKEFF</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_GINAKEFF   ((uint32_t)0x00000040)</computeroutput></para>
<para>Global IN nonperiodic NAK effective </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04010">4010</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaedc1e52a9576a68e762d473c74225d2a"/><section>
    <title>USB_OTG_GINTSTS_HCINT</title>
<indexterm><primary>USB_OTG_GINTSTS_HCINT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_HCINT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_HCINT   ((uint32_t)0x02000000)</computeroutput></para>
<para>Host channels interrupt </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04024">4024</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaea3470d78914a470f9aba4367f7609d"/><section>
    <title>USB_OTG_GINTSTS_HPRTINT</title>
<indexterm><primary>USB_OTG_GINTSTS_HPRTINT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_HPRTINT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_HPRTINT   ((uint32_t)0x01000000)</computeroutput></para>
<para>Host port interrupt </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04023">4023</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaba3464cca97f65b232975c7ede5f3928"/><section>
    <title>USB_OTG_GINTSTS_IEPINT</title>
<indexterm><primary>USB_OTG_GINTSTS_IEPINT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_IEPINT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_IEPINT   ((uint32_t)0x00040000)</computeroutput></para>
<para>IN endpoint interrupt </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04018">4018</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga64d9ad7356460a81cfb01e4a39d9fe14"/><section>
    <title>USB_OTG_GINTSTS_IISOIXFR</title>
<indexterm><primary>USB_OTG_GINTSTS_IISOIXFR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_IISOIXFR</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_IISOIXFR   ((uint32_t)0x00100000)</computeroutput></para>
<para>Incomplete isochronous IN transfer </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04020">4020</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad550fd1c59868de214b47c06ef72af16"/><section>
    <title>USB_OTG_GINTSTS_ISOODRP</title>
<indexterm><primary>USB_OTG_GINTSTS_ISOODRP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_ISOODRP</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_ISOODRP   ((uint32_t)0x00004000)</computeroutput></para>
<para>Isochronous OUT packet dropped interrupt </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04016">4016</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab0c1ac0fa6a6a1b95d1dfc2b90383a39"/><section>
    <title>USB_OTG_GINTSTS_MMIS</title>
<indexterm><primary>USB_OTG_GINTSTS_MMIS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_MMIS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_MMIS   ((uint32_t)0x00000002)</computeroutput></para>
<para>Mode mismatch interrupt </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04005">4005</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa84f417f4c311418505bcd04e6b9cbdf"/><section>
    <title>USB_OTG_GINTSTS_NPTXFE</title>
<indexterm><primary>USB_OTG_GINTSTS_NPTXFE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_NPTXFE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_NPTXFE   ((uint32_t)0x00000020)</computeroutput></para>
<para>Nonperiodic TxFIFO empty </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04009">4009</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7191a4ff25e5834f2ebdf0b61103294b"/><section>
    <title>USB_OTG_GINTSTS_OEPINT</title>
<indexterm><primary>USB_OTG_GINTSTS_OEPINT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_OEPINT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_OEPINT   ((uint32_t)0x00080000)</computeroutput></para>
<para>OUT endpoint interrupt </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04019">4019</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4a7ff1e46bfa5481522003726a1b6304"/><section>
    <title>USB_OTG_GINTSTS_OTGINT</title>
<indexterm><primary>USB_OTG_GINTSTS_OTGINT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_OTGINT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_OTGINT   ((uint32_t)0x00000004)</computeroutput></para>
<para>OTG interrupt </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04006">4006</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2ce397157106fc508c7f067d8efb7396"/><section>
    <title>USB_OTG_GINTSTS_PTXFE</title>
<indexterm><primary>USB_OTG_GINTSTS_PTXFE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_PTXFE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_PTXFE   ((uint32_t)0x04000000)</computeroutput></para>
<para>Periodic TxFIFO empty </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04025">4025</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga590d7ef0d41e8499b968429da4bbe289"/><section>
    <title>USB_OTG_GINTSTS_PXFR_INCOMPISOOUT</title>
<indexterm><primary>USB_OTG_GINTSTS_PXFR_INCOMPISOOUT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_PXFR_INCOMPISOOUT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT   ((uint32_t)0x00200000)</computeroutput></para>
<para>Incomplete periodic transfer </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04021">4021</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabd7c264becfe7a116ae20933173b1e5b"/><section>
    <title>USB_OTG_GINTSTS_RXFLVL</title>
<indexterm><primary>USB_OTG_GINTSTS_RXFLVL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_RXFLVL</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_RXFLVL   ((uint32_t)0x00000010)</computeroutput></para>
<para>RxFIFO nonempty </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04008">4008</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga478373e0aea76bfad1c9d8e93c33a2f8"/><section>
    <title>USB_OTG_GINTSTS_SOF</title>
<indexterm><primary>USB_OTG_GINTSTS_SOF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_SOF</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_SOF   ((uint32_t)0x00000008)</computeroutput></para>
<para>Start of frame </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04007">4007</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad6f152a76e8a4457cf7f2cd93a95d3fd"/><section>
    <title>USB_OTG_GINTSTS_SRQINT</title>
<indexterm><primary>USB_OTG_GINTSTS_SRQINT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_SRQINT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_SRQINT   ((uint32_t)0x40000000)</computeroutput></para>
<para>Session request/new session detected interrupt </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04028">4028</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga446f240725aaa8a702b70763cef41661"/><section>
    <title>USB_OTG_GINTSTS_USBRST</title>
<indexterm><primary>USB_OTG_GINTSTS_USBRST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_USBRST</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_USBRST   ((uint32_t)0x00001000)</computeroutput></para>
<para>USB reset </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04014">4014</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadd16c90192e1c43d95c16265f86cdd5d"/><section>
    <title>USB_OTG_GINTSTS_USBSUSP</title>
<indexterm><primary>USB_OTG_GINTSTS_USBSUSP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_USBSUSP</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_USBSUSP   ((uint32_t)0x00000800)</computeroutput></para>
<para>USB suspend </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04013">4013</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga60bc942876444a039c20070d3a91055e"/><section>
    <title>USB_OTG_GINTSTS_WKUINT</title>
<indexterm><primary>USB_OTG_GINTSTS_WKUINT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GINTSTS_WKUINT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GINTSTS_WKUINT   ((uint32_t)0x80000000)</computeroutput></para>
<para>Resume/remote wakeup detected interrupt </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04029">4029</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0dbb974d940609afd19b073574c40019"/><section>
    <title>USB_OTG_GNPTXSTS_NPTQXSAV</title>
<indexterm><primary>USB_OTG_GNPTXSTS_NPTQXSAV</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GNPTXSTS_NPTQXSAV</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GNPTXSTS_NPTQXSAV   ((uint32_t)0x00FF0000)</computeroutput></para>
<para>Nonperiodic transmit request queue space available </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04156">4156</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7731a3940c52add8741a9102d1d921b4"/><section>
    <title>USB_OTG_GNPTXSTS_NPTQXSAV_0</title>
<indexterm><primary>USB_OTG_GNPTXSTS_NPTQXSAV_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GNPTXSTS_NPTQXSAV_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GNPTXSTS_NPTQXSAV_0   ((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04157">4157</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaaead027a78b6c561c4ab16a7b138373c"/><section>
    <title>USB_OTG_GNPTXSTS_NPTQXSAV_1</title>
<indexterm><primary>USB_OTG_GNPTXSTS_NPTQXSAV_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GNPTXSTS_NPTQXSAV_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GNPTXSTS_NPTQXSAV_1   ((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04158">4158</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae0af12c08cce383a26e0eef3c6a6fa72"/><section>
    <title>USB_OTG_GNPTXSTS_NPTQXSAV_2</title>
<indexterm><primary>USB_OTG_GNPTXSTS_NPTQXSAV_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GNPTXSTS_NPTQXSAV_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GNPTXSTS_NPTQXSAV_2   ((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04159">4159</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga896f6671b046ebcba5dde1f267508c2f"/><section>
    <title>USB_OTG_GNPTXSTS_NPTQXSAV_3</title>
<indexterm><primary>USB_OTG_GNPTXSTS_NPTQXSAV_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GNPTXSTS_NPTQXSAV_3</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GNPTXSTS_NPTQXSAV_3   ((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04160">4160</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga207fc30605e39e471f9790f69e3fac74"/><section>
    <title>USB_OTG_GNPTXSTS_NPTQXSAV_4</title>
<indexterm><primary>USB_OTG_GNPTXSTS_NPTQXSAV_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GNPTXSTS_NPTQXSAV_4</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GNPTXSTS_NPTQXSAV_4   ((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04161">4161</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d2c61ea0a8811b95ea5880adf869e0b"/><section>
    <title>USB_OTG_GNPTXSTS_NPTQXSAV_5</title>
<indexterm><primary>USB_OTG_GNPTXSTS_NPTQXSAV_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GNPTXSTS_NPTQXSAV_5</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GNPTXSTS_NPTQXSAV_5   ((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 5 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04162">4162</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga787291b79ab2b19dcd87a188a8ad0c7b"/><section>
    <title>USB_OTG_GNPTXSTS_NPTQXSAV_6</title>
<indexterm><primary>USB_OTG_GNPTXSTS_NPTQXSAV_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GNPTXSTS_NPTQXSAV_6</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GNPTXSTS_NPTQXSAV_6   ((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 6 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04163">4163</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac1212da7f367d7ccc3bb3db806c0293c"/><section>
    <title>USB_OTG_GNPTXSTS_NPTQXSAV_7</title>
<indexterm><primary>USB_OTG_GNPTXSTS_NPTQXSAV_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GNPTXSTS_NPTQXSAV_7</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GNPTXSTS_NPTQXSAV_7   ((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 7 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04164">4164</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8e0f0efb60ff9965a1ef407bb36b0c9b"/><section>
    <title>USB_OTG_GNPTXSTS_NPTXFSAV</title>
<indexterm><primary>USB_OTG_GNPTXSTS_NPTXFSAV</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GNPTXSTS_NPTXFSAV</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GNPTXSTS_NPTXFSAV   ((uint32_t)0x0000FFFF)</computeroutput></para>
<para>Nonperiodic TxFIFO space available </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04154">4154</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga111271d7bfdc7155f029c2402d2bac41"/><section>
    <title>USB_OTG_GNPTXSTS_NPTXQTOP</title>
<indexterm><primary>USB_OTG_GNPTXSTS_NPTXQTOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GNPTXSTS_NPTXQTOP</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GNPTXSTS_NPTXQTOP   ((uint32_t)0x7F000000)</computeroutput></para>
<para>Top of the nonperiodic transmit request queue </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04166">4166</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6e940aac39f5922c0b7c6ffa797ce691"/><section>
    <title>USB_OTG_GNPTXSTS_NPTXQTOP_0</title>
<indexterm><primary>USB_OTG_GNPTXSTS_NPTXQTOP_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GNPTXSTS_NPTXQTOP_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GNPTXSTS_NPTXQTOP_0   ((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04167">4167</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4ff80fe229f3a0ca31450cf037ad3117"/><section>
    <title>USB_OTG_GNPTXSTS_NPTXQTOP_1</title>
<indexterm><primary>USB_OTG_GNPTXSTS_NPTXQTOP_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GNPTXSTS_NPTXQTOP_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GNPTXSTS_NPTXQTOP_1   ((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04168">4168</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacb3f5554d1d052c25cba115f406d6f07"/><section>
    <title>USB_OTG_GNPTXSTS_NPTXQTOP_2</title>
<indexterm><primary>USB_OTG_GNPTXSTS_NPTXQTOP_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GNPTXSTS_NPTXQTOP_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GNPTXSTS_NPTXQTOP_2   ((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04169">4169</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab9fd208770d7a63c0c031fed2b650d19"/><section>
    <title>USB_OTG_GNPTXSTS_NPTXQTOP_3</title>
<indexterm><primary>USB_OTG_GNPTXSTS_NPTXQTOP_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GNPTXSTS_NPTXQTOP_3</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GNPTXSTS_NPTXQTOP_3   ((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04170">4170</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga963a180ae1705b5161555d23fc8f9a1e"/><section>
    <title>USB_OTG_GNPTXSTS_NPTXQTOP_4</title>
<indexterm><primary>USB_OTG_GNPTXSTS_NPTXQTOP_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GNPTXSTS_NPTXQTOP_4</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GNPTXSTS_NPTXQTOP_4   ((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04171">4171</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad681db11aef73b8b65b2528f31fa9668"/><section>
    <title>USB_OTG_GNPTXSTS_NPTXQTOP_5</title>
<indexterm><primary>USB_OTG_GNPTXSTS_NPTXQTOP_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GNPTXSTS_NPTXQTOP_5</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GNPTXSTS_NPTXQTOP_5   ((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 5 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04172">4172</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaba22a705c0bd9f3c18a22afcddd3edc4"/><section>
    <title>USB_OTG_GNPTXSTS_NPTXQTOP_6</title>
<indexterm><primary>USB_OTG_GNPTXSTS_NPTXQTOP_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GNPTXSTS_NPTXQTOP_6</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GNPTXSTS_NPTXQTOP_6   ((uint32_t)0x40000000)</computeroutput></para>
<para>Bit 6 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04173">4173</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafd37f8bf64b304c6e4d053849f56748c"/><section>
    <title>USB_OTG_GOTGCTL_ASVLD</title>
<indexterm><primary>USB_OTG_GOTGCTL_ASVLD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GOTGCTL_ASVLD</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GOTGCTL_ASVLD   ((uint32_t)0x00040000)</computeroutput></para>
<para>A-session valid </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03822">3822</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacc2ae24138663e92bdca36c8017b6c13"/><section>
    <title>USB_OTG_GOTGCTL_BSVLD</title>
<indexterm><primary>USB_OTG_GOTGCTL_BSVLD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GOTGCTL_BSVLD</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GOTGCTL_BSVLD   ((uint32_t)0x00080000)</computeroutput></para>
<para>B-session valid </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03823">3823</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad2ab7a1464a20fd128370a41c6b2c5db"/><section>
    <title>USB_OTG_GOTGCTL_CIDSTS</title>
<indexterm><primary>USB_OTG_GOTGCTL_CIDSTS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GOTGCTL_CIDSTS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GOTGCTL_CIDSTS   ((uint32_t)0x00010000)</computeroutput></para>
<para>Connector ID status </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03820">3820</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac28cd7384fa1d08b1aa518d5d8ed622d"/><section>
    <title>USB_OTG_GOTGCTL_DBCT</title>
<indexterm><primary>USB_OTG_GOTGCTL_DBCT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GOTGCTL_DBCT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GOTGCTL_DBCT   ((uint32_t)0x00020000)</computeroutput></para>
<para>Long/short debounce time </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03821">3821</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad29b2224940ad3324855355f4fb52c51"/><section>
    <title>USB_OTG_GOTGCTL_DHNPEN</title>
<indexterm><primary>USB_OTG_GOTGCTL_DHNPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GOTGCTL_DHNPEN</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GOTGCTL_DHNPEN   ((uint32_t)0x00000800)</computeroutput></para>
<para>Device HNP enabled </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03819">3819</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0325825760f66d4792be59cde2a6fb36"/><section>
    <title>USB_OTG_GOTGCTL_HNGSCS</title>
<indexterm><primary>USB_OTG_GOTGCTL_HNGSCS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GOTGCTL_HNGSCS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GOTGCTL_HNGSCS   ((uint32_t)0x00000100)</computeroutput></para>
<para>Host negotiation success </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03816">3816</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab5db1466d8363575ab2cc8e61855b6d9"/><section>
    <title>USB_OTG_GOTGCTL_HNPRQ</title>
<indexterm><primary>USB_OTG_GOTGCTL_HNPRQ</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GOTGCTL_HNPRQ</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GOTGCTL_HNPRQ   ((uint32_t)0x00000200)</computeroutput></para>
<para>HNP request </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03817">3817</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga62b67d7ea4c4a3d92b031b1dc4e2d014"/><section>
    <title>USB_OTG_GOTGCTL_HSHNPEN</title>
<indexterm><primary>USB_OTG_GOTGCTL_HSHNPEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GOTGCTL_HSHNPEN</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GOTGCTL_HSHNPEN   ((uint32_t)0x00000400)</computeroutput></para>
<para>Host set HNP enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03818">3818</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gade39c1039ab30f1ca7ff7c33dd3e1c1b"/><section>
    <title>USB_OTG_GOTGCTL_SRQ</title>
<indexterm><primary>USB_OTG_GOTGCTL_SRQ</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GOTGCTL_SRQ</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GOTGCTL_SRQ   ((uint32_t)0x00000002)</computeroutput></para>
<para>Session request </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03815">3815</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae09ab672e632dfd87bfb97e10563dfac"/><section>
    <title>USB_OTG_GOTGCTL_SRQSCS</title>
<indexterm><primary>USB_OTG_GOTGCTL_SRQSCS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GOTGCTL_SRQSCS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GOTGCTL_SRQSCS   ((uint32_t)0x00000001)</computeroutput></para>
<para>Session request success </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03814">3814</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac73e4e50f0fbe8376e87b833872f4b40"/><section>
    <title>USB_OTG_GOTGINT_ADTOCHG</title>
<indexterm><primary>USB_OTG_GOTGINT_ADTOCHG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GOTGINT_ADTOCHG</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GOTGINT_ADTOCHG   ((uint32_t)0x00040000)</computeroutput></para>
<para>A-device timeout change </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03866">3866</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafa17e41c826fded604c1837cacae0b66"/><section>
    <title>USB_OTG_GOTGINT_DBCDNE</title>
<indexterm><primary>USB_OTG_GOTGINT_DBCDNE</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GOTGINT_DBCDNE</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GOTGINT_DBCDNE   ((uint32_t)0x00080000)</computeroutput></para>
<para>Debounce done </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03867">3867</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab16a656720e4914c0935ef597f9719ef"/><section>
    <title>USB_OTG_GOTGINT_HNGDET</title>
<indexterm><primary>USB_OTG_GOTGINT_HNGDET</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GOTGINT_HNGDET</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GOTGINT_HNGDET   ((uint32_t)0x00020000)</computeroutput></para>
<para>Host negotiation detected </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03865">3865</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga50fcdec0f5ff7e594b726dc63175a1f3"/><section>
    <title>USB_OTG_GOTGINT_HNSSCHG</title>
<indexterm><primary>USB_OTG_GOTGINT_HNSSCHG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GOTGINT_HNSSCHG</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GOTGINT_HNSSCHG   ((uint32_t)0x00000200)</computeroutput></para>
<para>Host negotiation success status change </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03864">3864</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga46e79a60810179da2479104fbf514a70"/><section>
    <title>USB_OTG_GOTGINT_SEDET</title>
<indexterm><primary>USB_OTG_GOTGINT_SEDET</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GOTGINT_SEDET</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GOTGINT_SEDET   ((uint32_t)0x00000004)</computeroutput></para>
<para>Session end detected </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03862">3862</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7c5094462de3569f89fdcc641ead7d47"/><section>
    <title>USB_OTG_GOTGINT_SRSSCHG</title>
<indexterm><primary>USB_OTG_GOTGINT_SRSSCHG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GOTGINT_SRSSCHG</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GOTGINT_SRSSCHG   ((uint32_t)0x00000100)</computeroutput></para>
<para>Session request success status change </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03863">3863</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabfc525ece665c5448d652166bf962b7a"/><section>
    <title>USB_OTG_GRSTCTL_AHBIDL</title>
<indexterm><primary>USB_OTG_GRSTCTL_AHBIDL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GRSTCTL_AHBIDL</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GRSTCTL_AHBIDL   ((uint32_t)0x80000000)</computeroutput></para>
<para>AHB master idle </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03956">3956</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad2e85306ee6705e7120877dee47d50b0"/><section>
    <title>USB_OTG_GRSTCTL_CSRST</title>
<indexterm><primary>USB_OTG_GRSTCTL_CSRST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GRSTCTL_CSRST</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GRSTCTL_CSRST   ((uint32_t)0x00000001)</computeroutput></para>
<para>Core soft reset </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03943">3943</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf152b268977d411b34bf47e674a8239a"/><section>
    <title>USB_OTG_GRSTCTL_DMAREQ</title>
<indexterm><primary>USB_OTG_GRSTCTL_DMAREQ</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GRSTCTL_DMAREQ</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GRSTCTL_DMAREQ   ((uint32_t)0x40000000)</computeroutput></para>
<para>DMA request signal </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03955">3955</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae6417d13d2568b05676800c9eda4bdfb"/><section>
    <title>USB_OTG_GRSTCTL_FCRST</title>
<indexterm><primary>USB_OTG_GRSTCTL_FCRST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GRSTCTL_FCRST</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GRSTCTL_FCRST   ((uint32_t)0x00000004)</computeroutput></para>
<para>Host frame counter reset </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03945">3945</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga88a5f9be64498b49d12a3dc7b5bb4d0c"/><section>
    <title>USB_OTG_GRSTCTL_HSRST</title>
<indexterm><primary>USB_OTG_GRSTCTL_HSRST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GRSTCTL_HSRST</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GRSTCTL_HSRST   ((uint32_t)0x00000002)</computeroutput></para>
<para>HCLK soft reset </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03944">3944</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gacbe28fdd671e34e48f5d96119fd91cab"/><section>
    <title>USB_OTG_GRSTCTL_RXFFLSH</title>
<indexterm><primary>USB_OTG_GRSTCTL_RXFFLSH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GRSTCTL_RXFFLSH</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GRSTCTL_RXFFLSH   ((uint32_t)0x00000010)</computeroutput></para>
<para>RxFIFO flush </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03946">3946</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac92d0ccd406f33733199edbee13eeb7b"/><section>
    <title>USB_OTG_GRSTCTL_TXFFLSH</title>
<indexterm><primary>USB_OTG_GRSTCTL_TXFFLSH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GRSTCTL_TXFFLSH</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GRSTCTL_TXFFLSH   ((uint32_t)0x00000020)</computeroutput></para>
<para>TxFIFO flush </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03947">3947</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1d15f7c8d94dbf1b67b6d7fda680a5ad"/><section>
    <title>USB_OTG_GRSTCTL_TXFNUM</title>
<indexterm><primary>USB_OTG_GRSTCTL_TXFNUM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GRSTCTL_TXFNUM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GRSTCTL_TXFNUM   ((uint32_t)0x000007C0)</computeroutput></para>
<para>TxFIFO number </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03949">3949</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga30d4785ae9db0a59b8e945be32582fa3"/><section>
    <title>USB_OTG_GRSTCTL_TXFNUM_0</title>
<indexterm><primary>USB_OTG_GRSTCTL_TXFNUM_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GRSTCTL_TXFNUM_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GRSTCTL_TXFNUM_0   ((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03950">3950</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga260a76595ceb569e47b30fc946ce7f84"/><section>
    <title>USB_OTG_GRSTCTL_TXFNUM_1</title>
<indexterm><primary>USB_OTG_GRSTCTL_TXFNUM_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GRSTCTL_TXFNUM_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GRSTCTL_TXFNUM_1   ((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03951">3951</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga82fc2f146c00833e94244fdb640fcbd4"/><section>
    <title>USB_OTG_GRSTCTL_TXFNUM_2</title>
<indexterm><primary>USB_OTG_GRSTCTL_TXFNUM_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GRSTCTL_TXFNUM_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GRSTCTL_TXFNUM_2   ((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03952">3952</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga625608800e950e7540f7888a281ab91e"/><section>
    <title>USB_OTG_GRSTCTL_TXFNUM_3</title>
<indexterm><primary>USB_OTG_GRSTCTL_TXFNUM_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GRSTCTL_TXFNUM_3</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GRSTCTL_TXFNUM_3   ((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03953">3953</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafacdf091f563680eafdd5500809c912f"/><section>
    <title>USB_OTG_GRSTCTL_TXFNUM_4</title>
<indexterm><primary>USB_OTG_GRSTCTL_TXFNUM_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GRSTCTL_TXFNUM_4</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GRSTCTL_TXFNUM_4   ((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03954">3954</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga645e153273d36f18999be31a5f9c152b"/><section>
    <title>USB_OTG_GRXFSIZ_RXFD</title>
<indexterm><primary>USB_OTG_GRXFSIZ_RXFD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GRXFSIZ_RXFD</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GRXFSIZ_RXFD   ((uint32_t)0x0000FFFF)</computeroutput></para>
<para>RxFIFO depth </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04139">4139</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa7cc28354cac4479286e02df84b82eaa"/><section>
    <title>USB_OTG_GRXSTSP_BCNT</title>
<indexterm><primary>USB_OTG_GRXSTSP_BCNT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GRXSTSP_BCNT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GRXSTSP_BCNT   ((uint32_t)0x00007FF0)</computeroutput></para>
<para>OUT EP interrupt mask bits </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04068">4068</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga89a85cea9c8ee8cea016f80c1354b0e2"/><section>
    <title>USB_OTG_GRXSTSP_DPID</title>
<indexterm><primary>USB_OTG_GRXSTSP_DPID</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GRXSTSP_DPID</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GRXSTSP_DPID   ((uint32_t)0x00018000)</computeroutput></para>
<para>OUT EP interrupt mask bits </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04069">4069</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga09b6ae9c0db0348ae11d171912651bf2"/><section>
    <title>USB_OTG_GRXSTSP_EPNUM</title>
<indexterm><primary>USB_OTG_GRXSTSP_EPNUM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GRXSTSP_EPNUM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GRXSTSP_EPNUM   ((uint32_t)0x0000000F)</computeroutput></para>
<para>IN EP interrupt mask bits </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04067">4067</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga968cdd119ee75647a2ab2a6beecd54fc"/><section>
    <title>USB_OTG_GRXSTSP_PKTSTS</title>
<indexterm><primary>USB_OTG_GRXSTSP_PKTSTS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GRXSTSP_PKTSTS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GRXSTSP_PKTSTS   ((uint32_t)0x001E0000)</computeroutput></para>
<para>OUT EP interrupt mask bits </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04070">4070</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0efb62f80533abcf9cecd96815200380"/><section>
    <title>USB_OTG_GUSBCFG_CTXPKT</title>
<indexterm><primary>USB_OTG_GUSBCFG_CTXPKT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GUSBCFG_CTXPKT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GUSBCFG_CTXPKT   ((uint32_t)0x80000000)</computeroutput></para>
<para>Corrupt Tx packet </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03940">3940</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga012379ec9a2c86e7d28f5dc882fed0c5"/><section>
    <title>USB_OTG_GUSBCFG_FDMOD</title>
<indexterm><primary>USB_OTG_GUSBCFG_FDMOD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GUSBCFG_FDMOD</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GUSBCFG_FDMOD   ((uint32_t)0x40000000)</computeroutput></para>
<para>Forced peripheral mode </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03939">3939</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac2bafa204b663017c8c08dcd42c1c031"/><section>
    <title>USB_OTG_GUSBCFG_FHMOD</title>
<indexterm><primary>USB_OTG_GUSBCFG_FHMOD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GUSBCFG_FHMOD</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GUSBCFG_FHMOD   ((uint32_t)0x20000000)</computeroutput></para>
<para>Forced host mode </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03938">3938</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6e220d23f5739e07442461204a70a2c7"/><section>
    <title>USB_OTG_GUSBCFG_HNPCAP</title>
<indexterm><primary>USB_OTG_GUSBCFG_HNPCAP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GUSBCFG_HNPCAP</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GUSBCFG_HNPCAP   ((uint32_t)0x00000200)</computeroutput></para>
<para>HNP-capable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03921">3921</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae325703f616d90c6c22198c288fa4f28"/><section>
    <title>USB_OTG_GUSBCFG_PCCI</title>
<indexterm><primary>USB_OTG_GUSBCFG_PCCI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GUSBCFG_PCCI</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GUSBCFG_PCCI   ((uint32_t)0x00800000)</computeroutput></para>
<para>Indicator complement </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03935">3935</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga87e134cc67f7b77efcb1506f7ca57b64"/><section>
    <title>USB_OTG_GUSBCFG_PHYLPCS</title>
<indexterm><primary>USB_OTG_GUSBCFG_PHYLPCS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GUSBCFG_PHYLPCS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GUSBCFG_PHYLPCS   ((uint32_t)0x00008000)</computeroutput></para>
<para>PHY Low-power clock select </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03928">3928</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2148059ec3e6a804d102ed9964c9a005"/><section>
    <title>USB_OTG_GUSBCFG_PHYSEL</title>
<indexterm><primary>USB_OTG_GUSBCFG_PHYSEL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GUSBCFG_PHYSEL</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GUSBCFG_PHYSEL   ((uint32_t)0x00000040)</computeroutput></para>
<para>USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03919">3919</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga55174040ef4566af2326b0a424bff30a"/><section>
    <title>USB_OTG_GUSBCFG_PTCI</title>
<indexterm><primary>USB_OTG_GUSBCFG_PTCI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GUSBCFG_PTCI</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GUSBCFG_PTCI   ((uint32_t)0x01000000)</computeroutput></para>
<para>Indicator pass through </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03936">3936</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga26cadf8d7d278615a2681c308d69a1f4"/><section>
    <title>USB_OTG_GUSBCFG_SRPCAP</title>
<indexterm><primary>USB_OTG_GUSBCFG_SRPCAP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GUSBCFG_SRPCAP</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GUSBCFG_SRPCAP   ((uint32_t)0x00000100)</computeroutput></para>
<para>SRP-capable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03920">3920</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadb035573c48f1055126d94a3c15dd5f3"/><section>
    <title>USB_OTG_GUSBCFG_TOCAL</title>
<indexterm><primary>USB_OTG_GUSBCFG_TOCAL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GUSBCFG_TOCAL</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GUSBCFG_TOCAL   ((uint32_t)0x00000007)</computeroutput></para>
<para>FS timeout calibration </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03915">3915</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa9afeebc0fdfffa134586228627d0994"/><section>
    <title>USB_OTG_GUSBCFG_TOCAL_0</title>
<indexterm><primary>USB_OTG_GUSBCFG_TOCAL_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GUSBCFG_TOCAL_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GUSBCFG_TOCAL_0   ((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03916">3916</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad406f5ebd83521f075d973f1afae39f8"/><section>
    <title>USB_OTG_GUSBCFG_TOCAL_1</title>
<indexterm><primary>USB_OTG_GUSBCFG_TOCAL_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GUSBCFG_TOCAL_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GUSBCFG_TOCAL_1   ((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03917">3917</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5c336a75d6e5035c376667f9794d9aae"/><section>
    <title>USB_OTG_GUSBCFG_TOCAL_2</title>
<indexterm><primary>USB_OTG_GUSBCFG_TOCAL_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GUSBCFG_TOCAL_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GUSBCFG_TOCAL_2   ((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03918">3918</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaedf4c990f79714f2747232ccb7470d4c"/><section>
    <title>USB_OTG_GUSBCFG_TRDT</title>
<indexterm><primary>USB_OTG_GUSBCFG_TRDT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GUSBCFG_TRDT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GUSBCFG_TRDT   ((uint32_t)0x00003C00)</computeroutput></para>
<para>USB turnaround time </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03923">3923</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga09f21fcd7d2ba96955088e33afa034e5"/><section>
    <title>USB_OTG_GUSBCFG_TRDT_0</title>
<indexterm><primary>USB_OTG_GUSBCFG_TRDT_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GUSBCFG_TRDT_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GUSBCFG_TRDT_0   ((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03924">3924</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad316e69d3679d7fa0a73caf577e1d2b8"/><section>
    <title>USB_OTG_GUSBCFG_TRDT_1</title>
<indexterm><primary>USB_OTG_GUSBCFG_TRDT_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GUSBCFG_TRDT_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GUSBCFG_TRDT_1   ((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03925">3925</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad8ecdc45ec0654c353bee6da6d17a9a6"/><section>
    <title>USB_OTG_GUSBCFG_TRDT_2</title>
<indexterm><primary>USB_OTG_GUSBCFG_TRDT_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GUSBCFG_TRDT_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GUSBCFG_TRDT_2   ((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03926">3926</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga019e347f4b9b5a2bf980b90e921c23f0"/><section>
    <title>USB_OTG_GUSBCFG_TRDT_3</title>
<indexterm><primary>USB_OTG_GUSBCFG_TRDT_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GUSBCFG_TRDT_3</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GUSBCFG_TRDT_3   ((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03927">3927</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabe1cdbe63bf7a5b2212e602f88a16796"/><section>
    <title>USB_OTG_GUSBCFG_TSDPS</title>
<indexterm><primary>USB_OTG_GUSBCFG_TSDPS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GUSBCFG_TSDPS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GUSBCFG_TSDPS   ((uint32_t)0x00400000)</computeroutput></para>
<para>TermSel DLine pulsing selection </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03934">3934</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9996da3f96fd45ce80d12a1db533b89d"/><section>
    <title>USB_OTG_GUSBCFG_ULPIAR</title>
<indexterm><primary>USB_OTG_GUSBCFG_ULPIAR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GUSBCFG_ULPIAR</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GUSBCFG_ULPIAR   ((uint32_t)0x00040000)</computeroutput></para>
<para>ULPI Auto-resume </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03930">3930</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae7f25e19a542791bcb97956262637e9b"/><section>
    <title>USB_OTG_GUSBCFG_ULPICSM</title>
<indexterm><primary>USB_OTG_GUSBCFG_ULPICSM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GUSBCFG_ULPICSM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GUSBCFG_ULPICSM   ((uint32_t)0x00080000)</computeroutput></para>
<para>ULPI Clock SuspendM </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03931">3931</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafad0b734f8f4511d7839385a01f105b6"/><section>
    <title>USB_OTG_GUSBCFG_ULPIEVBUSD</title>
<indexterm><primary>USB_OTG_GUSBCFG_ULPIEVBUSD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GUSBCFG_ULPIEVBUSD</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GUSBCFG_ULPIEVBUSD   ((uint32_t)0x00100000)</computeroutput></para>
<para>ULPI External VBUS Drive </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03932">3932</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3a57c032717ceeeef110b7fd33cddd79"/><section>
    <title>USB_OTG_GUSBCFG_ULPIEVBUSI</title>
<indexterm><primary>USB_OTG_GUSBCFG_ULPIEVBUSI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GUSBCFG_ULPIEVBUSI</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GUSBCFG_ULPIEVBUSI   ((uint32_t)0x00200000)</computeroutput></para>
<para>ULPI external VBUS indicator </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03933">3933</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9ad0a14d1e0b69f72209ac0de8290862"/><section>
    <title>USB_OTG_GUSBCFG_ULPIFSLS</title>
<indexterm><primary>USB_OTG_GUSBCFG_ULPIFSLS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GUSBCFG_ULPIFSLS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GUSBCFG_ULPIFSLS   ((uint32_t)0x00020000)</computeroutput></para>
<para>ULPI FS/LS select </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03929">3929</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga240a106dc942384f0c0dae11a7efc018"/><section>
    <title>USB_OTG_GUSBCFG_ULPIIPD</title>
<indexterm><primary>USB_OTG_GUSBCFG_ULPIIPD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_GUSBCFG_ULPIIPD</secondary></indexterm>
<para><computeroutput>#define USB_OTG_GUSBCFG_ULPIIPD   ((uint32_t)0x02000000)</computeroutput></para>
<para>ULPI interface protect disable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03937">3937</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga13f6ce630f54df1a49314012a612d98d"/><section>
    <title>USB_OTG_HAINT_HAINT</title>
<indexterm><primary>USB_OTG_HAINT_HAINT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HAINT_HAINT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HAINT_HAINT   ((uint32_t)0x0000FFFF)</computeroutput></para>
<para>Channel interrupts </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03992">3992</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac1f2419baf94819340bd759b09004121"/><section>
    <title>USB_OTG_HAINTMSK_HAINTM</title>
<indexterm><primary>USB_OTG_HAINTMSK_HAINTM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HAINTMSK_HAINTM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HAINTMSK_HAINTM   ((uint32_t)0x0000FFFF)</computeroutput></para>
<para>Channel interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04064">4064</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga39de05e23016253698aa5348fffdf8a2"/><section>
    <title>USB_OTG_HCCHAR_CHDIS</title>
<indexterm><primary>USB_OTG_HCCHAR_CHDIS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCCHAR_CHDIS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCCHAR_CHDIS   ((uint32_t)0x40000000)</computeroutput></para>
<para>Channel disable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04330">4330</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1e7dc29241b644b8bcce53440658c93f"/><section>
    <title>USB_OTG_HCCHAR_CHENA</title>
<indexterm><primary>USB_OTG_HCCHAR_CHENA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCCHAR_CHENA</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCCHAR_CHENA   ((uint32_t)0x80000000)</computeroutput></para>
<para>Channel enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04331">4331</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad1ef60bbb223f7605a2b58d99b0c1734"/><section>
    <title>USB_OTG_HCCHAR_DAD</title>
<indexterm><primary>USB_OTG_HCCHAR_DAD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCCHAR_DAD</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCCHAR_DAD   ((uint32_t)0x1FC00000)</computeroutput></para>
<para>Device address </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04321">4321</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae3fd299a559b62badc881da2a5372ebc"/><section>
    <title>USB_OTG_HCCHAR_DAD_0</title>
<indexterm><primary>USB_OTG_HCCHAR_DAD_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCCHAR_DAD_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCCHAR_DAD_0   ((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04322">4322</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga172f14d42d36a6782891fc2bb8069258"/><section>
    <title>USB_OTG_HCCHAR_DAD_1</title>
<indexterm><primary>USB_OTG_HCCHAR_DAD_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCCHAR_DAD_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCCHAR_DAD_1   ((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04323">4323</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6dc7e9e1a9dee8376aaa948b7caf6f8e"/><section>
    <title>USB_OTG_HCCHAR_DAD_2</title>
<indexterm><primary>USB_OTG_HCCHAR_DAD_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCCHAR_DAD_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCCHAR_DAD_2   ((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04324">4324</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9209069e0fc607042c54ef7394aa6b61"/><section>
    <title>USB_OTG_HCCHAR_DAD_3</title>
<indexterm><primary>USB_OTG_HCCHAR_DAD_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCCHAR_DAD_3</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCCHAR_DAD_3   ((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04325">4325</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga835ff39312f6b7b6b8610cdf0dcd3b99"/><section>
    <title>USB_OTG_HCCHAR_DAD_4</title>
<indexterm><primary>USB_OTG_HCCHAR_DAD_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCCHAR_DAD_4</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCCHAR_DAD_4   ((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04326">4326</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga79ad8aecc4f86e9d3446691c747a48da"/><section>
    <title>USB_OTG_HCCHAR_DAD_5</title>
<indexterm><primary>USB_OTG_HCCHAR_DAD_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCCHAR_DAD_5</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCCHAR_DAD_5   ((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 5 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04327">4327</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad0063e054d76ae8962838b7bf9d14ef2"/><section>
    <title>USB_OTG_HCCHAR_DAD_6</title>
<indexterm><primary>USB_OTG_HCCHAR_DAD_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCCHAR_DAD_6</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCCHAR_DAD_6   ((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 6 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04328">4328</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga303898c1943aede8d1ed6b9f259b9d0c"/><section>
    <title>USB_OTG_HCCHAR_EPDIR</title>
<indexterm><primary>USB_OTG_HCCHAR_EPDIR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCCHAR_EPDIR</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCCHAR_EPDIR   ((uint32_t)0x00008000)</computeroutput></para>
<para>Endpoint direction </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04310">4310</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae0ac25b2f10b80c3f529c97f225be728"/><section>
    <title>USB_OTG_HCCHAR_EPNUM</title>
<indexterm><primary>USB_OTG_HCCHAR_EPNUM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCCHAR_EPNUM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCCHAR_EPNUM   ((uint32_t)0x00007800)</computeroutput></para>
<para>Endpoint number </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04305">4305</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8fa97e03ed82c3f48b7b8ceb38db62bf"/><section>
    <title>USB_OTG_HCCHAR_EPNUM_0</title>
<indexterm><primary>USB_OTG_HCCHAR_EPNUM_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCCHAR_EPNUM_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCCHAR_EPNUM_0   ((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04306">4306</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac3898f15c5f3db168ab867f1dbfc8d3b"/><section>
    <title>USB_OTG_HCCHAR_EPNUM_1</title>
<indexterm><primary>USB_OTG_HCCHAR_EPNUM_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCCHAR_EPNUM_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCCHAR_EPNUM_1   ((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04307">4307</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeb6e82877f06b262cc0ec2143821ebf3"/><section>
    <title>USB_OTG_HCCHAR_EPNUM_2</title>
<indexterm><primary>USB_OTG_HCCHAR_EPNUM_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCCHAR_EPNUM_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCCHAR_EPNUM_2   ((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04308">4308</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab3977b57bb81f942fcdde8f4d5e9fe24"/><section>
    <title>USB_OTG_HCCHAR_EPNUM_3</title>
<indexterm><primary>USB_OTG_HCCHAR_EPNUM_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCCHAR_EPNUM_3</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCCHAR_EPNUM_3   ((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04309">4309</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1dcca7cc02f8f9f2adf14fdd36b36055"/><section>
    <title>USB_OTG_HCCHAR_EPTYP</title>
<indexterm><primary>USB_OTG_HCCHAR_EPTYP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCCHAR_EPTYP</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCCHAR_EPTYP   ((uint32_t)0x000C0000)</computeroutput></para>
<para>Endpoint type </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04313">4313</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1a360a7769f0c9ec5a44bdf11b0787b5"/><section>
    <title>USB_OTG_HCCHAR_EPTYP_0</title>
<indexterm><primary>USB_OTG_HCCHAR_EPTYP_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCCHAR_EPTYP_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCCHAR_EPTYP_0   ((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04314">4314</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga88b483febece6e61c20347d02dd98b8e"/><section>
    <title>USB_OTG_HCCHAR_EPTYP_1</title>
<indexterm><primary>USB_OTG_HCCHAR_EPTYP_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCCHAR_EPTYP_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCCHAR_EPTYP_1   ((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04315">4315</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga20e48f56546fe73be76efe518c239114"/><section>
    <title>USB_OTG_HCCHAR_LSDEV</title>
<indexterm><primary>USB_OTG_HCCHAR_LSDEV</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCCHAR_LSDEV</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCCHAR_LSDEV   ((uint32_t)0x00020000)</computeroutput></para>
<para>Low-speed device </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04311">4311</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga373dce758b81f5555b484092be97f4f7"/><section>
    <title>USB_OTG_HCCHAR_MC</title>
<indexterm><primary>USB_OTG_HCCHAR_MC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCCHAR_MC</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCCHAR_MC   ((uint32_t)0x00300000)</computeroutput></para>
<para>Multi Count (MC) / Error Count (EC) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04317">4317</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0f3c212ab7781f5f354c8081d4ef1a60"/><section>
    <title>USB_OTG_HCCHAR_MC_0</title>
<indexterm><primary>USB_OTG_HCCHAR_MC_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCCHAR_MC_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCCHAR_MC_0   ((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04318">4318</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad5ecb48ef55ed2a5c7cf5f4ab6f0fac9"/><section>
    <title>USB_OTG_HCCHAR_MC_1</title>
<indexterm><primary>USB_OTG_HCCHAR_MC_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCCHAR_MC_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCCHAR_MC_1   ((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04319">4319</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf7d25c42363f797cf4c2c308006de784"/><section>
    <title>USB_OTG_HCCHAR_MPSIZ</title>
<indexterm><primary>USB_OTG_HCCHAR_MPSIZ</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCCHAR_MPSIZ</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCCHAR_MPSIZ   ((uint32_t)0x000007FF)</computeroutput></para>
<para>Maximum packet size </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04303">4303</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad866d817dedea4edb9514815ab3f5ae6"/><section>
    <title>USB_OTG_HCCHAR_ODDFRM</title>
<indexterm><primary>USB_OTG_HCCHAR_ODDFRM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCCHAR_ODDFRM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCCHAR_ODDFRM   ((uint32_t)0x20000000)</computeroutput></para>
<para>Odd frame </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04329">4329</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab2980c7f7c60bf5ff4842dc9e363ea7b"/><section>
    <title>USB_OTG_HCDMA_DMAADDR</title>
<indexterm><primary>USB_OTG_HCDMA_DMAADDR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCDMA_DMAADDR</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCDMA_DMAADDR   ((uint32_t)0xFFFFFFFF)</computeroutput></para>
<para>DMA address </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04415">4415</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8a881de3c707878018490b8b3db282f7"/><section>
    <title>USB_OTG_HCFG_FSLSPCS</title>
<indexterm><primary>USB_OTG_HCFG_FSLSPCS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCFG_FSLSPCS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCFG_FSLSPCS   ((uint32_t)0x00000003)</computeroutput></para>
<para>FS/LS PHY clock select </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03827">3827</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad229aff8e0584e5b5abbf80629e141cc"/><section>
    <title>USB_OTG_HCFG_FSLSPCS_0</title>
<indexterm><primary>USB_OTG_HCFG_FSLSPCS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCFG_FSLSPCS_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCFG_FSLSPCS_0   ((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03828">3828</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga981001cbade2d922b72e1b06d6069da0"/><section>
    <title>USB_OTG_HCFG_FSLSPCS_1</title>
<indexterm><primary>USB_OTG_HCFG_FSLSPCS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCFG_FSLSPCS_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCFG_FSLSPCS_1   ((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03829">3829</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga98190493ea5b039322c77341e3cf61f8"/><section>
    <title>USB_OTG_HCFG_FSLSS</title>
<indexterm><primary>USB_OTG_HCFG_FSLSS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCFG_FSLSS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCFG_FSLSS   ((uint32_t)0x00000004)</computeroutput></para>
<para>FS- and LS-only support </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03830">3830</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7bdbdb2fe8526b144ca06b537c5acdd0"/><section>
    <title>USB_OTG_HCINT_ACK</title>
<indexterm><primary>USB_OTG_HCINT_ACK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCINT_ACK</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCINT_ACK   ((uint32_t)0x00000020)</computeroutput></para>
<para>ACK response received/transmitted interrupt </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04365">4365</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae8b909ca659271857d9f3fcc817d8a4a"/><section>
    <title>USB_OTG_HCINT_AHBERR</title>
<indexterm><primary>USB_OTG_HCINT_AHBERR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCINT_AHBERR</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCINT_AHBERR   ((uint32_t)0x00000004)</computeroutput></para>
<para>AHB error </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04362">4362</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa3b7e21abc4b3e5ea1eff06eb0850441"/><section>
    <title>USB_OTG_HCINT_BBERR</title>
<indexterm><primary>USB_OTG_HCINT_BBERR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCINT_BBERR</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCINT_BBERR   ((uint32_t)0x00000100)</computeroutput></para>
<para>Babble error </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04368">4368</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf4ecd695c1cc06335445a49780888bb1"/><section>
    <title>USB_OTG_HCINT_CHH</title>
<indexterm><primary>USB_OTG_HCINT_CHH</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCINT_CHH</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCINT_CHH   ((uint32_t)0x00000002)</computeroutput></para>
<para>Channel halted </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04361">4361</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0089841c8301b5e572e29da28ef95467"/><section>
    <title>USB_OTG_HCINT_DTERR</title>
<indexterm><primary>USB_OTG_HCINT_DTERR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCINT_DTERR</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCINT_DTERR   ((uint32_t)0x00000400)</computeroutput></para>
<para>Data toggle error </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04370">4370</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad7805a112e2897572bffee4c25042cc9"/><section>
    <title>USB_OTG_HCINT_FRMOR</title>
<indexterm><primary>USB_OTG_HCINT_FRMOR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCINT_FRMOR</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCINT_FRMOR   ((uint32_t)0x00000200)</computeroutput></para>
<para>Frame overrun </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04369">4369</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga069dfb657cf84125520ec5e4f20b8da0"/><section>
    <title>USB_OTG_HCINT_NAK</title>
<indexterm><primary>USB_OTG_HCINT_NAK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCINT_NAK</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCINT_NAK   ((uint32_t)0x00000010)</computeroutput></para>
<para>NAK response received interrupt </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04364">4364</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0f54751dc8abdbd65c786d2736cc2038"/><section>
    <title>USB_OTG_HCINT_NYET</title>
<indexterm><primary>USB_OTG_HCINT_NYET</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCINT_NYET</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCINT_NYET   ((uint32_t)0x00000040)</computeroutput></para>
<para>Response received interrupt </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04366">4366</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabe1d65156f846dcecac479a451b5109e"/><section>
    <title>USB_OTG_HCINT_STALL</title>
<indexterm><primary>USB_OTG_HCINT_STALL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCINT_STALL</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCINT_STALL   ((uint32_t)0x00000008)</computeroutput></para>
<para>STALL response received interrupt </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04363">4363</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7e34974081aceef1865b83e47d48d158"/><section>
    <title>USB_OTG_HCINT_TXERR</title>
<indexterm><primary>USB_OTG_HCINT_TXERR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCINT_TXERR</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCINT_TXERR   ((uint32_t)0x00000080)</computeroutput></para>
<para>Transaction error </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04367">4367</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga332b761dd88ddfacac9ebff6fced8846"/><section>
    <title>USB_OTG_HCINT_XFRC</title>
<indexterm><primary>USB_OTG_HCINT_XFRC</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCINT_XFRC</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCINT_XFRC   ((uint32_t)0x00000001)</computeroutput></para>
<para>Transfer completed </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04360">4360</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga21eb5c0fa8aafa12a725ab52f85023d1"/><section>
    <title>USB_OTG_HCINTMSK_ACKM</title>
<indexterm><primary>USB_OTG_HCINTMSK_ACKM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCINTMSK_ACKM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCINTMSK_ACKM   ((uint32_t)0x00000020)</computeroutput></para>
<para>ACK response received/transmitted interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04391">4391</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf281bb6b61c559e8b068ab32114572af"/><section>
    <title>USB_OTG_HCINTMSK_AHBERR</title>
<indexterm><primary>USB_OTG_HCINTMSK_AHBERR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCINTMSK_AHBERR</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCINTMSK_AHBERR   ((uint32_t)0x00000004)</computeroutput></para>
<para>AHB error </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04388">4388</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9ae263bd38eec1c423b0a70904b5099a"/><section>
    <title>USB_OTG_HCINTMSK_BBERRM</title>
<indexterm><primary>USB_OTG_HCINTMSK_BBERRM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCINTMSK_BBERRM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCINTMSK_BBERRM   ((uint32_t)0x00000100)</computeroutput></para>
<para>Babble error mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04394">4394</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8f359b89c79fba4414e0838645f13a6b"/><section>
    <title>USB_OTG_HCINTMSK_CHHM</title>
<indexterm><primary>USB_OTG_HCINTMSK_CHHM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCINTMSK_CHHM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCINTMSK_CHHM   ((uint32_t)0x00000002)</computeroutput></para>
<para>Channel halted mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04387">4387</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7ab7105e77ce288988037b1df3406ab3"/><section>
    <title>USB_OTG_HCINTMSK_DTERRM</title>
<indexterm><primary>USB_OTG_HCINTMSK_DTERRM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCINTMSK_DTERRM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCINTMSK_DTERRM   ((uint32_t)0x00000400)</computeroutput></para>
<para>Data toggle error mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04396">4396</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad2178eb0791f9ea69122edfbd567ba48"/><section>
    <title>USB_OTG_HCINTMSK_FRMORM</title>
<indexterm><primary>USB_OTG_HCINTMSK_FRMORM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCINTMSK_FRMORM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCINTMSK_FRMORM   ((uint32_t)0x00000200)</computeroutput></para>
<para>Frame overrun mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04395">4395</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga51b9246da6c3a45ab697edc1cac74651"/><section>
    <title>USB_OTG_HCINTMSK_NAKM</title>
<indexterm><primary>USB_OTG_HCINTMSK_NAKM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCINTMSK_NAKM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCINTMSK_NAKM   ((uint32_t)0x00000010)</computeroutput></para>
<para>NAK response received interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04390">4390</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga059e35d45f848183cf19399ac1e21ff5"/><section>
    <title>USB_OTG_HCINTMSK_NYET</title>
<indexterm><primary>USB_OTG_HCINTMSK_NYET</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCINTMSK_NYET</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCINTMSK_NYET   ((uint32_t)0x00000040)</computeroutput></para>
<para>response received interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04392">4392</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga001d17d4511b40850fd7c338be250f08"/><section>
    <title>USB_OTG_HCINTMSK_STALLM</title>
<indexterm><primary>USB_OTG_HCINTMSK_STALLM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCINTMSK_STALLM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCINTMSK_STALLM   ((uint32_t)0x00000008)</computeroutput></para>
<para>STALL response received interrupt mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04389">4389</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5322b79193b042004614b21c391d4880"/><section>
    <title>USB_OTG_HCINTMSK_TXERRM</title>
<indexterm><primary>USB_OTG_HCINTMSK_TXERRM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCINTMSK_TXERRM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCINTMSK_TXERRM   ((uint32_t)0x00000080)</computeroutput></para>
<para>Transaction error mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04393">4393</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa3647bba98a8f2c2234aadb2f9441874"/><section>
    <title>USB_OTG_HCINTMSK_XFRCM</title>
<indexterm><primary>USB_OTG_HCINTMSK_XFRCM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCINTMSK_XFRCM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCINTMSK_XFRCM   ((uint32_t)0x00000001)</computeroutput></para>
<para>Transfer completed mask </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04386">4386</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab3f351343c90321b0a43d3a86902bff1"/><section>
    <title>USB_OTG_HCSPLT_COMPLSPLT</title>
<indexterm><primary>USB_OTG_HCSPLT_COMPLSPLT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCSPLT_COMPLSPLT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCSPLT_COMPLSPLT   ((uint32_t)0x00010000)</computeroutput></para>
<para>Do complete split </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04356">4356</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga01754e9ee191528767bb4e9c4acb92d8"/><section>
    <title>USB_OTG_HCSPLT_HUBADDR</title>
<indexterm><primary>USB_OTG_HCSPLT_HUBADDR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCSPLT_HUBADDR</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCSPLT_HUBADDR   ((uint32_t)0x00003F80)</computeroutput></para>
<para>Hub address </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04344">4344</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6181cfe518eacf85a1fac93dd66327ec"/><section>
    <title>USB_OTG_HCSPLT_HUBADDR_0</title>
<indexterm><primary>USB_OTG_HCSPLT_HUBADDR_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCSPLT_HUBADDR_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCSPLT_HUBADDR_0   ((uint32_t)0x00000080)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04345">4345</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeb05271f1a273bc14380c9ad00288701"/><section>
    <title>USB_OTG_HCSPLT_HUBADDR_1</title>
<indexterm><primary>USB_OTG_HCSPLT_HUBADDR_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCSPLT_HUBADDR_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCSPLT_HUBADDR_1   ((uint32_t)0x00000100)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04346">4346</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6d1c70b3d92a311b13635ff67f491ec0"/><section>
    <title>USB_OTG_HCSPLT_HUBADDR_2</title>
<indexterm><primary>USB_OTG_HCSPLT_HUBADDR_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCSPLT_HUBADDR_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCSPLT_HUBADDR_2   ((uint32_t)0x00000200)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04347">4347</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafbb8d9ca0465a572fa7be1afcfa430a8"/><section>
    <title>USB_OTG_HCSPLT_HUBADDR_3</title>
<indexterm><primary>USB_OTG_HCSPLT_HUBADDR_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCSPLT_HUBADDR_3</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCSPLT_HUBADDR_3   ((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04348">4348</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad738cccdb8cd3c9db582d8f4aebc3e25"/><section>
    <title>USB_OTG_HCSPLT_HUBADDR_4</title>
<indexterm><primary>USB_OTG_HCSPLT_HUBADDR_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCSPLT_HUBADDR_4</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCSPLT_HUBADDR_4   ((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04349">4349</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaeaa7e01257224ccaedb6ac4b34b962cf"/><section>
    <title>USB_OTG_HCSPLT_HUBADDR_5</title>
<indexterm><primary>USB_OTG_HCSPLT_HUBADDR_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCSPLT_HUBADDR_5</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCSPLT_HUBADDR_5   ((uint32_t)0x00001000)</computeroutput></para>
<para>Bit 5 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04350">4350</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga32808c2fdb053958a30c5ca464534557"/><section>
    <title>USB_OTG_HCSPLT_HUBADDR_6</title>
<indexterm><primary>USB_OTG_HCSPLT_HUBADDR_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCSPLT_HUBADDR_6</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCSPLT_HUBADDR_6   ((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 6 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04351">4351</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4fdaef6145025430a8d9d3742b11bf06"/><section>
    <title>USB_OTG_HCSPLT_PRTADDR</title>
<indexterm><primary>USB_OTG_HCSPLT_PRTADDR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCSPLT_PRTADDR</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCSPLT_PRTADDR   ((uint32_t)0x0000007F)</computeroutput></para>
<para>Port address </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04335">4335</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga212d74a7af2379f1b7065bb46fbb9d2a"/><section>
    <title>USB_OTG_HCSPLT_PRTADDR_0</title>
<indexterm><primary>USB_OTG_HCSPLT_PRTADDR_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCSPLT_PRTADDR_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCSPLT_PRTADDR_0   ((uint32_t)0x00000001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04336">4336</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0704e2d889ef64707ab85a66962e1004"/><section>
    <title>USB_OTG_HCSPLT_PRTADDR_1</title>
<indexterm><primary>USB_OTG_HCSPLT_PRTADDR_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCSPLT_PRTADDR_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCSPLT_PRTADDR_1   ((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04337">4337</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab33fa67bd58f2fa736d8f64bfbea4e5c"/><section>
    <title>USB_OTG_HCSPLT_PRTADDR_2</title>
<indexterm><primary>USB_OTG_HCSPLT_PRTADDR_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCSPLT_PRTADDR_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCSPLT_PRTADDR_2   ((uint32_t)0x00000004)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04338">4338</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac813f65324490b9885be03ff12328185"/><section>
    <title>USB_OTG_HCSPLT_PRTADDR_3</title>
<indexterm><primary>USB_OTG_HCSPLT_PRTADDR_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCSPLT_PRTADDR_3</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCSPLT_PRTADDR_3   ((uint32_t)0x00000008)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04339">4339</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab6201a61e92821955efb64d3ccffb0da"/><section>
    <title>USB_OTG_HCSPLT_PRTADDR_4</title>
<indexterm><primary>USB_OTG_HCSPLT_PRTADDR_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCSPLT_PRTADDR_4</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCSPLT_PRTADDR_4   ((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04340">4340</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2617f8146fa1656b415f31e9717fd875"/><section>
    <title>USB_OTG_HCSPLT_PRTADDR_5</title>
<indexterm><primary>USB_OTG_HCSPLT_PRTADDR_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCSPLT_PRTADDR_5</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCSPLT_PRTADDR_5   ((uint32_t)0x00000020)</computeroutput></para>
<para>Bit 5 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04341">4341</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6c80e6a85b5960c708594433db74b713"/><section>
    <title>USB_OTG_HCSPLT_PRTADDR_6</title>
<indexterm><primary>USB_OTG_HCSPLT_PRTADDR_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCSPLT_PRTADDR_6</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCSPLT_PRTADDR_6   ((uint32_t)0x00000040)</computeroutput></para>
<para>Bit 6 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04342">4342</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa189a5468eabc8d2e05b2c94660060e4"/><section>
    <title>USB_OTG_HCSPLT_SPLITEN</title>
<indexterm><primary>USB_OTG_HCSPLT_SPLITEN</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCSPLT_SPLITEN</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCSPLT_SPLITEN   ((uint32_t)0x80000000)</computeroutput></para>
<para>Split enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04357">4357</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac8a144d40531b5f7565d81ca90012f2f"/><section>
    <title>USB_OTG_HCSPLT_XACTPOS</title>
<indexterm><primary>USB_OTG_HCSPLT_XACTPOS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCSPLT_XACTPOS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCSPLT_XACTPOS   ((uint32_t)0x0000C000)</computeroutput></para>
<para>XACTPOS </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04353">4353</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae22d65d33e06b57429f285a7ae7e655e"/><section>
    <title>USB_OTG_HCSPLT_XACTPOS_0</title>
<indexterm><primary>USB_OTG_HCSPLT_XACTPOS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCSPLT_XACTPOS_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCSPLT_XACTPOS_0   ((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04354">4354</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0d1c8241b689b9771dce804274470e08"/><section>
    <title>USB_OTG_HCSPLT_XACTPOS_1</title>
<indexterm><primary>USB_OTG_HCSPLT_XACTPOS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCSPLT_XACTPOS_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCSPLT_XACTPOS_1   ((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04355">4355</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2dcc4677244eb50d430a62870b90c30c"/><section>
    <title>USB_OTG_HCTSIZ_DOPING</title>
<indexterm><primary>USB_OTG_HCTSIZ_DOPING</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCTSIZ_DOPING</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCTSIZ_DOPING   ((uint32_t)0x80000000)</computeroutput></para>
<para>Do PING </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04406">4406</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7037fb804f6e2a4a3e0c08bd3e345f18"/><section>
    <title>USB_OTG_HCTSIZ_DPID</title>
<indexterm><primary>USB_OTG_HCTSIZ_DPID</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCTSIZ_DPID</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCTSIZ_DPID   ((uint32_t)0x60000000)</computeroutput></para>
<para>Data PID </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04407">4407</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae5509a0f869a4c7ba34f45be4b733b23"/><section>
    <title>USB_OTG_HCTSIZ_DPID_0</title>
<indexterm><primary>USB_OTG_HCTSIZ_DPID_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCTSIZ_DPID_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCTSIZ_DPID_0   ((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04408">4408</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5ae95b441c770521507da1d1d4c51d18"/><section>
    <title>USB_OTG_HCTSIZ_DPID_1</title>
<indexterm><primary>USB_OTG_HCTSIZ_DPID_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCTSIZ_DPID_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCTSIZ_DPID_1   ((uint32_t)0x40000000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04409">4409</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab2177151366a5539b446104cb87d3059"/><section>
    <title>USB_OTG_HCTSIZ_PKTCNT</title>
<indexterm><primary>USB_OTG_HCTSIZ_PKTCNT</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCTSIZ_PKTCNT</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCTSIZ_PKTCNT   ((uint32_t)0x1FF80000)</computeroutput></para>
<para>Packet count </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04405">4405</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga983ec8ca0ffac66eea9219acb008fe9c"/><section>
    <title>USB_OTG_HCTSIZ_XFRSIZ</title>
<indexterm><primary>USB_OTG_HCTSIZ_XFRSIZ</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HCTSIZ_XFRSIZ</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HCTSIZ_XFRSIZ   ((uint32_t)0x0007FFFF)</computeroutput></para>
<para>Transfer size </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04404">4404</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8345933ec4180c4ea9013291ce085a2d"/><section>
    <title>USB_OTG_HFIR_FRIVL</title>
<indexterm><primary>USB_OTG_HFIR_FRIVL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HFIR_FRIVL</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HFIR_FRIVL   ((uint32_t)0x0000FFFF)</computeroutput></para>
<para>Frame interval </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03886">3886</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab240bcea196fe42725639b82a3ceac75"/><section>
    <title>USB_OTG_HFNUM_FRNUM</title>
<indexterm><primary>USB_OTG_HFNUM_FRNUM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HFNUM_FRNUM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HFNUM_FRNUM   ((uint32_t)0x0000FFFF)</computeroutput></para>
<para>Frame number </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03889">3889</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga51a24f44589040844690a0d6d2f23c13"/><section>
    <title>USB_OTG_HFNUM_FTREM</title>
<indexterm><primary>USB_OTG_HFNUM_FTREM</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HFNUM_FTREM</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HFNUM_FTREM   ((uint32_t)0xFFFF0000)</computeroutput></para>
<para>Frame time remaining </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03890">3890</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1bd9f8a9da09f9d52f19b8e68551c285"/><section>
    <title>USB_OTG_HPRT_PCDET</title>
<indexterm><primary>USB_OTG_HPRT_PCDET</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPRT_PCDET</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPRT_PCDET   ((uint32_t)0x00000002)</computeroutput></para>
<para>Port connect detected </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04238">4238</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga01b303083e66f3018e57dbb275b6f4b5"/><section>
    <title>USB_OTG_HPRT_PCSTS</title>
<indexterm><primary>USB_OTG_HPRT_PCSTS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPRT_PCSTS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPRT_PCSTS   ((uint32_t)0x00000001)</computeroutput></para>
<para>Port connect status </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04237">4237</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga95ad10f10631095aeb7a27e0475242f0"/><section>
    <title>USB_OTG_HPRT_PENA</title>
<indexterm><primary>USB_OTG_HPRT_PENA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPRT_PENA</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPRT_PENA   ((uint32_t)0x00000004)</computeroutput></para>
<para>Port enable </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04239">4239</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7d84be9a2f9c7f8750ee448c99164821"/><section>
    <title>USB_OTG_HPRT_PENCHNG</title>
<indexterm><primary>USB_OTG_HPRT_PENCHNG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPRT_PENCHNG</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPRT_PENCHNG   ((uint32_t)0x00000008)</computeroutput></para>
<para>Port enable/disable change </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04240">4240</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad0a3c8eb0d6b7eea1f4aaf60bb27b15c"/><section>
    <title>USB_OTG_HPRT_PLSTS</title>
<indexterm><primary>USB_OTG_HPRT_PLSTS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPRT_PLSTS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPRT_PLSTS   ((uint32_t)0x00000C00)</computeroutput></para>
<para>Port line status </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04247">4247</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga2bbb5a9719331ba00d44ff01b267bf7d"/><section>
    <title>USB_OTG_HPRT_PLSTS_0</title>
<indexterm><primary>USB_OTG_HPRT_PLSTS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPRT_PLSTS_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPRT_PLSTS_0   ((uint32_t)0x00000400)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04248">4248</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae87cecc544d0c1d8e778c3a598da9276"/><section>
    <title>USB_OTG_HPRT_PLSTS_1</title>
<indexterm><primary>USB_OTG_HPRT_PLSTS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPRT_PLSTS_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPRT_PLSTS_1   ((uint32_t)0x00000800)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04249">4249</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac4d510d6215d72faac65ad3109f009af"/><section>
    <title>USB_OTG_HPRT_POCA</title>
<indexterm><primary>USB_OTG_HPRT_POCA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPRT_POCA</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPRT_POCA   ((uint32_t)0x00000010)</computeroutput></para>
<para>Port overcurrent active </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04241">4241</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabc46d2c0e7f2525ad2d1dcb41c5e3814"/><section>
    <title>USB_OTG_HPRT_POCCHNG</title>
<indexterm><primary>USB_OTG_HPRT_POCCHNG</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPRT_POCCHNG</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPRT_POCCHNG   ((uint32_t)0x00000020)</computeroutput></para>
<para>Port overcurrent change </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04242">4242</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga20965e6de30c19d8b0f355f62680c180"/><section>
    <title>USB_OTG_HPRT_PPWR</title>
<indexterm><primary>USB_OTG_HPRT_PPWR</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPRT_PPWR</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPRT_PPWR   ((uint32_t)0x00001000)</computeroutput></para>
<para>Port power </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04250">4250</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga643fdc3285aa718952214857d15dadfb"/><section>
    <title>USB_OTG_HPRT_PRES</title>
<indexterm><primary>USB_OTG_HPRT_PRES</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPRT_PRES</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPRT_PRES   ((uint32_t)0x00000040)</computeroutput></para>
<para>Port resume </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04243">4243</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5741bb0728c8ccf320ef609699c3425a"/><section>
    <title>USB_OTG_HPRT_PRST</title>
<indexterm><primary>USB_OTG_HPRT_PRST</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPRT_PRST</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPRT_PRST   ((uint32_t)0x00000100)</computeroutput></para>
<para>Port reset </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04245">4245</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga5a28ddd62304e263536ff9b5cd855ff5"/><section>
    <title>USB_OTG_HPRT_PSPD</title>
<indexterm><primary>USB_OTG_HPRT_PSPD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPRT_PSPD</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPRT_PSPD   ((uint32_t)0x00060000)</computeroutput></para>
<para>Port speed </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04258">4258</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac47d8caa24e4f5e6b66e4d70d549d5fa"/><section>
    <title>USB_OTG_HPRT_PSPD_0</title>
<indexterm><primary>USB_OTG_HPRT_PSPD_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPRT_PSPD_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPRT_PSPD_0   ((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04259">4259</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga1b8f7977f0d956d6955efd2640530f73"/><section>
    <title>USB_OTG_HPRT_PSPD_1</title>
<indexterm><primary>USB_OTG_HPRT_PSPD_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPRT_PSPD_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPRT_PSPD_1   ((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04260">4260</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga98db6454c00ab942c1ca969ebb192f67"/><section>
    <title>USB_OTG_HPRT_PSUSP</title>
<indexterm><primary>USB_OTG_HPRT_PSUSP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPRT_PSUSP</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPRT_PSUSP   ((uint32_t)0x00000080)</computeroutput></para>
<para>Port suspend </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04244">4244</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga01677a7e4ccb6c54d7bce0cba3899bfb"/><section>
    <title>USB_OTG_HPRT_PTCTL</title>
<indexterm><primary>USB_OTG_HPRT_PTCTL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPRT_PTCTL</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPRT_PTCTL   ((uint32_t)0x0001E000)</computeroutput></para>
<para>Port test control </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04252">4252</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga3f4faf063b47c7bc83c090e6000e9162"/><section>
    <title>USB_OTG_HPRT_PTCTL_0</title>
<indexterm><primary>USB_OTG_HPRT_PTCTL_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPRT_PTCTL_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPRT_PTCTL_0   ((uint32_t)0x00002000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04253">4253</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga791b063b5e86ffbbfd6980f447408e83"/><section>
    <title>USB_OTG_HPRT_PTCTL_1</title>
<indexterm><primary>USB_OTG_HPRT_PTCTL_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPRT_PTCTL_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPRT_PTCTL_1   ((uint32_t)0x00004000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04254">4254</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6491b21dbe177ecb91628169d02b8c76"/><section>
    <title>USB_OTG_HPRT_PTCTL_2</title>
<indexterm><primary>USB_OTG_HPRT_PTCTL_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPRT_PTCTL_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPRT_PTCTL_2   ((uint32_t)0x00008000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04255">4255</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga087d26522b46212d380ca5a1e1c16fed"/><section>
    <title>USB_OTG_HPRT_PTCTL_3</title>
<indexterm><primary>USB_OTG_HPRT_PTCTL_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPRT_PTCTL_3</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPRT_PTCTL_3   ((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04256">4256</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga85a628f9094f55c620b2846635803781"/><section>
    <title>USB_OTG_HPTXFSIZ_PTXFD</title>
<indexterm><primary>USB_OTG_HPTXFSIZ_PTXFD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPTXFSIZ_PTXFD</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPTXFSIZ_PTXFD   ((uint32_t)0xFFFF0000)</computeroutput></para>
<para>Host periodic TxFIFO depth </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04277">4277</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga62a28fc8c8ab16a52858febfbb0382ef"/><section>
    <title>USB_OTG_HPTXFSIZ_PTXSA</title>
<indexterm><primary>USB_OTG_HPTXFSIZ_PTXSA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPTXFSIZ_PTXSA</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPTXFSIZ_PTXSA   ((uint32_t)0x0000FFFF)</computeroutput></para>
<para>Host periodic TxFIFO start address </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04276">4276</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab37734d4115211633d584e59cbeabe19"/><section>
    <title>USB_OTG_HPTXSTS_PTXFSAVL</title>
<indexterm><primary>USB_OTG_HPTXSTS_PTXFSAVL</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPTXSTS_PTXFSAVL</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPTXSTS_PTXFSAVL   ((uint32_t)0x0000FFFF)</computeroutput></para>
<para>Periodic transmit data FIFO space available </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03969">3969</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga338e5e7a3613da0d1dbca7bcdced15ca"/><section>
    <title>USB_OTG_HPTXSTS_PTXQSAV</title>
<indexterm><primary>USB_OTG_HPTXSTS_PTXQSAV</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPTXSTS_PTXQSAV</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPTXSTS_PTXQSAV   ((uint32_t)0x00FF0000)</computeroutput></para>
<para>Periodic transmit request queue space available </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03971">3971</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0029668daec1137fa7373e7b151099ac"/><section>
    <title>USB_OTG_HPTXSTS_PTXQSAV_0</title>
<indexterm><primary>USB_OTG_HPTXSTS_PTXQSAV_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPTXSTS_PTXQSAV_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPTXSTS_PTXQSAV_0   ((uint32_t)0x00010000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03972">3972</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga96badb4855acc006656a4045db4170f2"/><section>
    <title>USB_OTG_HPTXSTS_PTXQSAV_1</title>
<indexterm><primary>USB_OTG_HPTXSTS_PTXQSAV_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPTXSTS_PTXQSAV_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPTXSTS_PTXQSAV_1   ((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03973">3973</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga51e29269f12dd3a01bdccd31b5fefcdf"/><section>
    <title>USB_OTG_HPTXSTS_PTXQSAV_2</title>
<indexterm><primary>USB_OTG_HPTXSTS_PTXQSAV_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPTXSTS_PTXQSAV_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPTXSTS_PTXQSAV_2   ((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03974">3974</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac36241d1f9e6a781b55952f6ae8ca4ea"/><section>
    <title>USB_OTG_HPTXSTS_PTXQSAV_3</title>
<indexterm><primary>USB_OTG_HPTXSTS_PTXQSAV_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPTXSTS_PTXQSAV_3</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPTXSTS_PTXQSAV_3   ((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03975">3975</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaccf8f748b5a048fd46fc3c710daddf2a"/><section>
    <title>USB_OTG_HPTXSTS_PTXQSAV_4</title>
<indexterm><primary>USB_OTG_HPTXSTS_PTXQSAV_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPTXSTS_PTXQSAV_4</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPTXSTS_PTXQSAV_4   ((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03976">3976</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaac0ab79df9fad1b945edb6384dbc8e3d"/><section>
    <title>USB_OTG_HPTXSTS_PTXQSAV_5</title>
<indexterm><primary>USB_OTG_HPTXSTS_PTXQSAV_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPTXSTS_PTXQSAV_5</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPTXSTS_PTXQSAV_5   ((uint32_t)0x00200000)</computeroutput></para>
<para>Bit 5 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03977">3977</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaba458280e9d6532dd12837a90742f408"/><section>
    <title>USB_OTG_HPTXSTS_PTXQSAV_6</title>
<indexterm><primary>USB_OTG_HPTXSTS_PTXQSAV_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPTXSTS_PTXQSAV_6</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPTXSTS_PTXQSAV_6   ((uint32_t)0x00400000)</computeroutput></para>
<para>Bit 6 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03978">3978</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga873ee2b3f86e357de46cd936a899ed31"/><section>
    <title>USB_OTG_HPTXSTS_PTXQSAV_7</title>
<indexterm><primary>USB_OTG_HPTXSTS_PTXQSAV_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPTXSTS_PTXQSAV_7</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPTXSTS_PTXQSAV_7   ((uint32_t)0x00800000)</computeroutput></para>
<para>Bit 7 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03979">3979</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4c9381ee78a71b8c91e76a974fd633f1"/><section>
    <title>USB_OTG_HPTXSTS_PTXQTOP</title>
<indexterm><primary>USB_OTG_HPTXSTS_PTXQTOP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPTXSTS_PTXQTOP</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPTXSTS_PTXQTOP   ((uint32_t)0xFF000000)</computeroutput></para>
<para>Top of the periodic transmit request queue </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03981">3981</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadc4f9d82388f22aedd70ffc2074f8526"/><section>
    <title>USB_OTG_HPTXSTS_PTXQTOP_0</title>
<indexterm><primary>USB_OTG_HPTXSTS_PTXQTOP_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPTXSTS_PTXQTOP_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPTXSTS_PTXQTOP_0   ((uint32_t)0x01000000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03982">3982</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4b75ae59aa46eb3f366e0c0eb18a953e"/><section>
    <title>USB_OTG_HPTXSTS_PTXQTOP_1</title>
<indexterm><primary>USB_OTG_HPTXSTS_PTXQTOP_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPTXSTS_PTXQTOP_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPTXSTS_PTXQTOP_1   ((uint32_t)0x02000000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03983">3983</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga49c079a1cad8c676ff57e997fddcc939"/><section>
    <title>USB_OTG_HPTXSTS_PTXQTOP_2</title>
<indexterm><primary>USB_OTG_HPTXSTS_PTXQTOP_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPTXSTS_PTXQTOP_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPTXSTS_PTXQTOP_2   ((uint32_t)0x04000000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03984">3984</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga37f71961a65f5c88a0bcfea71c88bfab"/><section>
    <title>USB_OTG_HPTXSTS_PTXQTOP_3</title>
<indexterm><primary>USB_OTG_HPTXSTS_PTXQTOP_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPTXSTS_PTXQTOP_3</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPTXSTS_PTXQTOP_3   ((uint32_t)0x08000000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03985">3985</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga10291d16c7f539b1fb2d6e0b22fd7cbf"/><section>
    <title>USB_OTG_HPTXSTS_PTXQTOP_4</title>
<indexterm><primary>USB_OTG_HPTXSTS_PTXQTOP_4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPTXSTS_PTXQTOP_4</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPTXSTS_PTXQTOP_4   ((uint32_t)0x10000000)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03986">3986</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8bac7d58ce0353c4570601a5a8c04090"/><section>
    <title>USB_OTG_HPTXSTS_PTXQTOP_5</title>
<indexterm><primary>USB_OTG_HPTXSTS_PTXQTOP_5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPTXSTS_PTXQTOP_5</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPTXSTS_PTXQTOP_5   ((uint32_t)0x20000000)</computeroutput></para>
<para>Bit 5 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03987">3987</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga164af5e3ff7a7c104028840b5ccb8447"/><section>
    <title>USB_OTG_HPTXSTS_PTXQTOP_6</title>
<indexterm><primary>USB_OTG_HPTXSTS_PTXQTOP_6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPTXSTS_PTXQTOP_6</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPTXSTS_PTXQTOP_6   ((uint32_t)0x40000000)</computeroutput></para>
<para>Bit 6 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03988">3988</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad66e43fdfea8df808ae46b41537c5b0a"/><section>
    <title>USB_OTG_HPTXSTS_PTXQTOP_7</title>
<indexterm><primary>USB_OTG_HPTXSTS_PTXQTOP_7</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_HPTXSTS_PTXQTOP_7</secondary></indexterm>
<para><computeroutput>#define USB_OTG_HPTXSTS_PTXQTOP_7   ((uint32_t)0x80000000)</computeroutput></para>
<para>Bit 7 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03989">3989</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa42909f04dfa46977d5d95ba84a81f7a"/><section>
    <title>USB_OTG_NPTXFD</title>
<indexterm><primary>USB_OTG_NPTXFD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_NPTXFD</secondary></indexterm>
<para><computeroutput>#define USB_OTG_NPTXFD   ((uint32_t)0xFFFF0000)</computeroutput></para>
<para>Nonperiodic TxFIFO depth </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04146">4146</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga7288bc9a03bd0068584bfbf7a00de132"/><section>
    <title>USB_OTG_NPTXFSA</title>
<indexterm><primary>USB_OTG_NPTXFSA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_NPTXFSA</secondary></indexterm>
<para><computeroutput>#define USB_OTG_NPTXFSA   ((uint32_t)0x0000FFFF)</computeroutput></para>
<para>Nonperiodic transmit RAM start address </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04145">4145</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad8756280c79db9bdd546f6dabce92849"/><section>
    <title>USB_OTG_PCGCCTL_GATECLK</title>
<indexterm><primary>USB_OTG_PCGCCTL_GATECLK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_PCGCCTL_GATECLK</secondary></indexterm>
<para><computeroutput>#define USB_OTG_PCGCCTL_GATECLK   ((uint32_t)0x00000002)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04460">4460</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8f07a7549ecc61ab2df0775ea177df12"/><section>
    <title>USB_OTG_PCGCCTL_PHYSUSP</title>
<indexterm><primary>USB_OTG_PCGCCTL_PHYSUSP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_PCGCCTL_PHYSUSP</secondary></indexterm>
<para><computeroutput>#define USB_OTG_PCGCCTL_PHYSUSP   ((uint32_t)0x00000010)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04461">4461</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga77cb2d7ab53783663a7a6dd457d3ba25"/><section>
    <title>USB_OTG_PCGCCTL_STOPCLK</title>
<indexterm><primary>USB_OTG_PCGCCTL_STOPCLK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_PCGCCTL_STOPCLK</secondary></indexterm>
<para><computeroutput>#define USB_OTG_PCGCCTL_STOPCLK   ((uint32_t)0x00000001)</computeroutput></para>
<para>SETUP packet count </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04459">4459</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga6d6bcb65b4cb112d17466cf24c42e37f"/><section>
    <title>USB_OTG_PCGCR_GATEHCLK</title>
<indexterm><primary>USB_OTG_PCGCR_GATEHCLK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_PCGCR_GATEHCLK</secondary></indexterm>
<para><computeroutput>#define USB_OTG_PCGCR_GATEHCLK   ((uint32_t)0x00000002)</computeroutput></para>
<para>Gate HCLK </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03858">3858</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga0b8c8a29c623fc354c03942a6a414c06"/><section>
    <title>USB_OTG_PCGCR_PHYSUSP</title>
<indexterm><primary>USB_OTG_PCGCR_PHYSUSP</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_PCGCR_PHYSUSP</secondary></indexterm>
<para><computeroutput>#define USB_OTG_PCGCR_PHYSUSP   ((uint32_t)0x00000010)</computeroutput></para>
<para>PHY suspended </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03859">3859</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gac696153ff9f165deadff3fe0225849e8"/><section>
    <title>USB_OTG_PCGCR_STPPCLK</title>
<indexterm><primary>USB_OTG_PCGCR_STPPCLK</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_PCGCR_STPPCLK</secondary></indexterm>
<para><computeroutput>#define USB_OTG_PCGCR_STPPCLK   ((uint32_t)0x00000001)</computeroutput></para>
<para>Stop PHY clock </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03857">3857</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga04a5d91a12a215c4eeeb06ce604c22e5"/><section>
    <title>USB_OTG_PKTSTS<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>USB_OTG_PKTSTS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_PKTSTS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_PKTSTS   ((uint32_t)0x001E0000)</computeroutput></para>
<para>Packet status </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04120">4120</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga04a5d91a12a215c4eeeb06ce604c22e5"/><section>
    <title>USB_OTG_PKTSTS<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>USB_OTG_PKTSTS</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_PKTSTS</secondary></indexterm>
<para><computeroutput>#define USB_OTG_PKTSTS   ((uint32_t)0x001E0000)</computeroutput></para>
<para>Packet status </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04120">4120</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga77111a987b72536f21bfd7bb08594b35"/><section>
    <title>USB_OTG_PKTSTS_0<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>USB_OTG_PKTSTS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_PKTSTS_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_PKTSTS_0   ((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04121">4121</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga77111a987b72536f21bfd7bb08594b35"/><section>
    <title>USB_OTG_PKTSTS_0<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>USB_OTG_PKTSTS_0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_PKTSTS_0</secondary></indexterm>
<para><computeroutput>#define USB_OTG_PKTSTS_0   ((uint32_t)0x00020000)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04121">4121</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafa2fb9acefebdda4d1178fd41152354a"/><section>
    <title>USB_OTG_PKTSTS_1<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>USB_OTG_PKTSTS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_PKTSTS_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_PKTSTS_1   ((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04122">4122</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gafa2fb9acefebdda4d1178fd41152354a"/><section>
    <title>USB_OTG_PKTSTS_1<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>USB_OTG_PKTSTS_1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_PKTSTS_1</secondary></indexterm>
<para><computeroutput>#define USB_OTG_PKTSTS_1   ((uint32_t)0x00040000)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04122">4122</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab280bdccc1f515e8b031ca572a40dbeb"/><section>
    <title>USB_OTG_PKTSTS_2<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>USB_OTG_PKTSTS_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_PKTSTS_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_PKTSTS_2   ((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04123">4123</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab280bdccc1f515e8b031ca572a40dbeb"/><section>
    <title>USB_OTG_PKTSTS_2<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>USB_OTG_PKTSTS_2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_PKTSTS_2</secondary></indexterm>
<para><computeroutput>#define USB_OTG_PKTSTS_2   ((uint32_t)0x00080000)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04123">4123</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad095ea293b9f4a79f215502575bc3c70"/><section>
    <title>USB_OTG_PKTSTS_3<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>USB_OTG_PKTSTS_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_PKTSTS_3</secondary></indexterm>
<para><computeroutput>#define USB_OTG_PKTSTS_3   ((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04124">4124</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gad095ea293b9f4a79f215502575bc3c70"/><section>
    <title>USB_OTG_PKTSTS_3<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>USB_OTG_PKTSTS_3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_PKTSTS_3</secondary></indexterm>
<para><computeroutput>#define USB_OTG_PKTSTS_3   ((uint32_t)0x00100000)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04124">4124</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabd6ed0dba3c92506928f19a8dae4a4cd"/><section>
    <title>USB_OTG_TX0FD</title>
<indexterm><primary>USB_OTG_TX0FD</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_TX0FD</secondary></indexterm>
<para><computeroutput>#define USB_OTG_TX0FD   ((uint32_t)0xFFFF0000)</computeroutput></para>
<para>Endpoint 0 TxFIFO depth </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04148">4148</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga878564768aedb86dd987f933edd56ded"/><section>
    <title>USB_OTG_TX0FSA</title>
<indexterm><primary>USB_OTG_TX0FSA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>USB_OTG_TX0FSA</secondary></indexterm>
<para><computeroutput>#define USB_OTG_TX0FSA   ((uint32_t)0x0000FFFF)</computeroutput></para>
<para>Endpoint 0 transmit RAM start address </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l04147">4147</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga931941dc5d795502371ac5dd8fbac1e9"/><section>
    <title>WWDG_CFR_EWI</title>
<indexterm><primary>WWDG_CFR_EWI</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CFR_EWI</secondary></indexterm>
<para><computeroutput>#define WWDG_CFR_EWI   ((uint32_t)0x0200)</computeroutput></para>
<para>Early Wakeup Interrupt </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03755">3755</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gabfbb9991bd6a3699399ca569c71fe8c9"/><section>
    <title>WWDG_CFR_W</title>
<indexterm><primary>WWDG_CFR_W</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CFR_W</secondary></indexterm>
<para><computeroutput>#define WWDG_CFR_W   ((uint32_t)0x007F)</computeroutput></para>
<para>W[6:0] bits (7-bit window value) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03742">3742</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gae37e08098d003f44eb8770a9d9bd40d0"/><section>
    <title>WWDG_CFR_W0</title>
<indexterm><primary>WWDG_CFR_W0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CFR_W0</secondary></indexterm>
<para><computeroutput>#define WWDG_CFR_W0   ((uint32_t)0x0001)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03743">3743</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga698b68239773862647ef5f9d963b80c4"/><section>
    <title>WWDG_CFR_W1</title>
<indexterm><primary>WWDG_CFR_W1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CFR_W1</secondary></indexterm>
<para><computeroutput>#define WWDG_CFR_W1   ((uint32_t)0x0002)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03744">3744</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga166845425e89d01552bac0baeec686d9"/><section>
    <title>WWDG_CFR_W2</title>
<indexterm><primary>WWDG_CFR_W2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CFR_W2</secondary></indexterm>
<para><computeroutput>#define WWDG_CFR_W2   ((uint32_t)0x0004)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03745">3745</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga344253edc9710aa6db6047b76cce723b"/><section>
    <title>WWDG_CFR_W3</title>
<indexterm><primary>WWDG_CFR_W3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CFR_W3</secondary></indexterm>
<para><computeroutput>#define WWDG_CFR_W3   ((uint32_t)0x0008)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03746">3746</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaec3a0817a2dcde78414d02c0cb5d201d"/><section>
    <title>WWDG_CFR_W4</title>
<indexterm><primary>WWDG_CFR_W4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CFR_W4</secondary></indexterm>
<para><computeroutput>#define WWDG_CFR_W4   ((uint32_t)0x0010)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03747">3747</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga8032c21626b10fcf5cd8ad36bc051663"/><section>
    <title>WWDG_CFR_W5</title>
<indexterm><primary>WWDG_CFR_W5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CFR_W5</secondary></indexterm>
<para><computeroutput>#define WWDG_CFR_W5   ((uint32_t)0x0020)</computeroutput></para>
<para>Bit 5 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03748">3748</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga106cdb96da03ce192628f54cefcbec2f"/><section>
    <title>WWDG_CFR_W6</title>
<indexterm><primary>WWDG_CFR_W6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CFR_W6</secondary></indexterm>
<para><computeroutput>#define WWDG_CFR_W6   ((uint32_t)0x0040)</computeroutput></para>
<para>Bit 6 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03749">3749</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga067b1d8238f1d5613481aba71a946638"/><section>
    <title>WWDG_CFR_WDGTB</title>
<indexterm><primary>WWDG_CFR_WDGTB</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CFR_WDGTB</secondary></indexterm>
<para><computeroutput>#define WWDG_CFR_WDGTB   ((uint32_t)0x0180)</computeroutput></para>
<para>WDGTB[1:0] bits (Timer Base) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03751">3751</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4858525604534e493b8a09e0b04ace61"/><section>
    <title>WWDG_CFR_WDGTB0</title>
<indexterm><primary>WWDG_CFR_WDGTB0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CFR_WDGTB0</secondary></indexterm>
<para><computeroutput>#define WWDG_CFR_WDGTB0   ((uint32_t)0x0080)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03752">3752</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga9d53e6fa74c43522ebacd6dd6f450d33"/><section>
    <title>WWDG_CFR_WDGTB1</title>
<indexterm><primary>WWDG_CFR_WDGTB1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CFR_WDGTB1</secondary></indexterm>
<para><computeroutput>#define WWDG_CFR_WDGTB1   ((uint32_t)0x0100)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03753">3753</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga400774feb33ed7544d57d6a0a76e0f70"/><section>
    <title>WWDG_CR_T</title>
<indexterm><primary>WWDG_CR_T</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CR_T</secondary></indexterm>
<para><computeroutput>#define WWDG_CR_T   ((uint32_t)0x7F)</computeroutput></para>
<para>T[6:0] bits (7-Bit counter (MSB to LSB)) </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03730">3730</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga4d510237467b8e10ca1001574671ad8e"/><section>
    <title>WWDG_CR_T0</title>
<indexterm><primary>WWDG_CR_T0</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CR_T0</secondary></indexterm>
<para><computeroutput>#define WWDG_CR_T0   ((uint32_t)0x01)</computeroutput></para>
<para>Bit 0 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03731">3731</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaed4b5d3f4d2e0540058fd2253a8feb95"/><section>
    <title>WWDG_CR_T1</title>
<indexterm><primary>WWDG_CR_T1</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CR_T1</secondary></indexterm>
<para><computeroutput>#define WWDG_CR_T1   ((uint32_t)0x02)</computeroutput></para>
<para>Bit 1 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03732">3732</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaa4e9559da387f10bac2dc8ab0d4f6e6c"/><section>
    <title>WWDG_CR_T2</title>
<indexterm><primary>WWDG_CR_T2</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CR_T2</secondary></indexterm>
<para><computeroutput>#define WWDG_CR_T2   ((uint32_t)0x04)</computeroutput></para>
<para>Bit 2 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03733">3733</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab1e344f4a12c60e57cb643511379b261"/><section>
    <title>WWDG_CR_T3</title>
<indexterm><primary>WWDG_CR_T3</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CR_T3</secondary></indexterm>
<para><computeroutput>#define WWDG_CR_T3   ((uint32_t)0x08)</computeroutput></para>
<para>Bit 3 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03734">3734</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gaf1f89d17eb4b3bb1b67c2b0185061e45"/><section>
    <title>WWDG_CR_T4</title>
<indexterm><primary>WWDG_CR_T4</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CR_T4</secondary></indexterm>
<para><computeroutput>#define WWDG_CR_T4   ((uint32_t)0x10)</computeroutput></para>
<para>Bit 4 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03735">3735</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gadc9870e0e3a5c171b9c1db817afcf0ee"/><section>
    <title>WWDG_CR_T5</title>
<indexterm><primary>WWDG_CR_T5</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CR_T5</secondary></indexterm>
<para><computeroutput>#define WWDG_CR_T5   ((uint32_t)0x20)</computeroutput></para>
<para>Bit 5 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03736">3736</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab3a493575c9a7c6006a3af9d13399268"/><section>
    <title>WWDG_CR_T6</title>
<indexterm><primary>WWDG_CR_T6</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CR_T6</secondary></indexterm>
<para><computeroutput>#define WWDG_CR_T6   ((uint32_t)0x40)</computeroutput></para>
<para>Bit 6 </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03737">3737</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1gab647e9997b8b8e67de72af1aaea3f52f"/><section>
    <title>WWDG_CR_WDGA</title>
<indexterm><primary>WWDG_CR_WDGA</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_CR_WDGA</secondary></indexterm>
<para><computeroutput>#define WWDG_CR_WDGA   ((uint32_t)0x80)</computeroutput></para>
<para>Activation bit </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03739">3739</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
<anchor xml:id="_group___peripheral___registers___bits___definition_1ga96cf9ddd91b6079c5aceef6f3e857b69"/><section>
    <title>WWDG_SR_EWIF</title>
<indexterm><primary>WWDG_SR_EWIF</primary><secondary>Peripheral_Registers_Bits_Definition</secondary></indexterm>
<indexterm><primary>Peripheral_Registers_Bits_Definition</primary><secondary>WWDG_SR_EWIF</secondary></indexterm>
<para><computeroutput>#define WWDG_SR_EWIF   ((uint32_t)0x01)</computeroutput></para>
<para>Early Wakeup Interrupt Flag </para>
<para>
Definition at line <link linkend="_stm32f401xe_8h_source_1l03758">3758</link> of file <link linkend="_stm32f401xe_8h_source">stm32f401xe.h</link>.</para>
</section>
</section>
</section>
