
*** Running vivado
    with args -log adder_16bit_sat.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder_16bit_sat.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source adder_16bit_sat.tcl -notrace
Command: synth_design -top adder_16bit_sat -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14596
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1028.895 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adder_16bit_sat' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd:46]
INFO: [Synth 8-3491] module 'full_adder' declared at 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'adder15' of component 'full_adder' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd:108]
INFO: [Synth 8-638] synthesizing module 'full_adder' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (1#1) [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd:42]
INFO: [Synth 8-3491] module 'full_adder' declared at 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'adder14' of component 'full_adder' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd:115]
INFO: [Synth 8-3491] module 'full_adder' declared at 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'adder13' of component 'full_adder' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd:122]
INFO: [Synth 8-3491] module 'full_adder' declared at 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'adder12' of component 'full_adder' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd:129]
INFO: [Synth 8-3491] module 'full_adder' declared at 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'adder11' of component 'full_adder' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd:136]
INFO: [Synth 8-3491] module 'full_adder' declared at 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'adder10' of component 'full_adder' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd:143]
INFO: [Synth 8-3491] module 'full_adder' declared at 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'adder9' of component 'full_adder' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd:150]
INFO: [Synth 8-3491] module 'full_adder' declared at 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'adder8' of component 'full_adder' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd:157]
INFO: [Synth 8-3491] module 'full_adder' declared at 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'adder7' of component 'full_adder' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd:164]
INFO: [Synth 8-3491] module 'full_adder' declared at 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'adder6' of component 'full_adder' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd:171]
INFO: [Synth 8-3491] module 'full_adder' declared at 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'adder5' of component 'full_adder' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd:178]
INFO: [Synth 8-3491] module 'full_adder' declared at 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'adder4' of component 'full_adder' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd:185]
INFO: [Synth 8-3491] module 'full_adder' declared at 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'adder3' of component 'full_adder' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd:192]
INFO: [Synth 8-3491] module 'full_adder' declared at 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'adder2' of component 'full_adder' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd:199]
INFO: [Synth 8-3491] module 'full_adder' declared at 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'adder1' of component 'full_adder' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd:206]
INFO: [Synth 8-3491] module 'full_adder' declared at 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/full_adder.vhd:34' bound to instance 'adder0' of component 'full_adder' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd:213]
INFO: [Synth 8-3491] module 'xor_1bit' declared at 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/xor_1bit.vhd:34' bound to instance 'overflow_check' of component 'xor_1bit' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd:224]
INFO: [Synth 8-638] synthesizing module 'xor_1bit' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/xor_1bit.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'xor_1bit' (2#1) [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/xor_1bit.vhd:39]
INFO: [Synth 8-3491] module 'and_1bit' declared at 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/and_1bit.vhd:34' bound to instance 'saturate_check' of component 'and_1bit' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd:230]
INFO: [Synth 8-638] synthesizing module 'and_1bit' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/and_1bit.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'and_1bit' (3#1) [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/and_1bit.vhd:39]
INFO: [Synth 8-3491] module 'nor_16bit' declared at 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd:34' bound to instance 'zero_check' of component 'nor_16bit' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd:236]
INFO: [Synth 8-638] synthesizing module 'nor_16bit' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'nor_16bit' (4#1) [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/nor_16bit.vhd:39]
INFO: [Synth 8-3491] module 'xor_1bit' declared at 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/xor_1bit.vhd:34' bound to instance 'saturate_neg_inv' of component 'xor_1bit' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd:242]
INFO: [Synth 8-3491] module 'mux_16bit' declared at 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd:34' bound to instance 'saturation_direction' of component 'mux_16bit' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd:250]
INFO: [Synth 8-638] synthesizing module 'mux_16bit' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'mux_16bit' (5#1) [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd:41]
INFO: [Synth 8-3491] module 'mux_16bit' declared at 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/mux_16bit.vhd:34' bound to instance 'output_mux' of component 'mux_16bit' [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'adder_16bit_sat' (6#1) [F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.srcs/sources_1/new/adder_16bit_sat.vhd:46]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1028.895 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1028.895 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1028.895 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1028.895 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 34    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1028.895 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1028.895 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1028.895 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1028.895 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1028.895 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1028.895 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1028.895 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1028.895 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1028.895 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     9|
|2     |LUT3 |     6|
|3     |LUT5 |    16|
|4     |LUT6 |    29|
|5     |IBUF |    34|
|6     |OBUF |    20|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   114|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:55 . Memory (MB): peak = 1028.895 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 1028.895 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 1028.895 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1028.895 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1028.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:12 . Memory (MB): peak = 1028.895 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Documents/Uni/CSSE4010/prac3/project_3/project_3.runs/synth_1/adder_16bit_sat.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adder_16bit_sat_utilization_synth.rpt -pb adder_16bit_sat_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep  6 21:41:02 2020...
