<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Shield Code: src/cmsis_include/component/usart.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Shield Code<span id="projectnumber">&#160;6.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_c30fbef3e6b4ec2d2ec786d2dc2f590e.html">cmsis_include</a></li><li class="navelem"><a class="el" href="dir_cf3f98327ed32b37c04c90509765bc66.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">usart.h</div></div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">/*                  Atmel Microcontroller Software Support                      */</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">/*                       SAM Software Package License                           */</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">/* All rights reserved.                                                         */</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/* modification, are permitted provided that the following condition is met:    */</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">/* this list of conditions and the disclaimer below.                            */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">/* this software without specific prior written permission.                     */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#ifndef _SAM3XA_USART_COMPONENT_</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#define _SAM3XA_USART_COMPONENT_</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">/* ============================================================================= */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">/* ============================================================================= */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structUsart.html">   41</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structUsart.html#a76ed99fe61ef73a9f5e6eee5349bbcc0">   42</a></span>  __O  uint32_t <a class="code hl_variable" href="structUsart.html#a76ed99fe61ef73a9f5e6eee5349bbcc0">US_CR</a>;         </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structUsart.html#a68314d206a9ed9052c3d25e9b2df57d1">   43</a></span>  __IO uint32_t <a class="code hl_variable" href="structUsart.html#a68314d206a9ed9052c3d25e9b2df57d1">US_MR</a>;         </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structUsart.html#a4be2b296e8e8e4f1890bf03dff7cd42b">   44</a></span>  __O  uint32_t <a class="code hl_variable" href="structUsart.html#a4be2b296e8e8e4f1890bf03dff7cd42b">US_IER</a>;        </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structUsart.html#a4b2ead40324f19b2adba6b11704c2500">   45</a></span>  __O  uint32_t <a class="code hl_variable" href="structUsart.html#a4b2ead40324f19b2adba6b11704c2500">US_IDR</a>;        </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structUsart.html#a201c0492c512c49f2c8ca95376cf2052">   46</a></span>  __I  uint32_t <a class="code hl_variable" href="structUsart.html#a201c0492c512c49f2c8ca95376cf2052">US_IMR</a>;        </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structUsart.html#a8ca111dea2f880adb0d135784c045e85">   47</a></span>  __I  uint32_t <a class="code hl_variable" href="structUsart.html#a8ca111dea2f880adb0d135784c045e85">US_CSR</a>;        </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structUsart.html#ac7d41150cc8cee1e68a5671906d8a314">   48</a></span>  __I  uint32_t <a class="code hl_variable" href="structUsart.html#ac7d41150cc8cee1e68a5671906d8a314">US_RHR</a>;        </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structUsart.html#a3dc9b6781d4b2baaa4d8f59ad313e06c">   49</a></span>  __O  uint32_t <a class="code hl_variable" href="structUsart.html#a3dc9b6781d4b2baaa4d8f59ad313e06c">US_THR</a>;        </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structUsart.html#ab9e7c76fad7dab06225a4d134582f3b4">   50</a></span>  __IO uint32_t <a class="code hl_variable" href="structUsart.html#ab9e7c76fad7dab06225a4d134582f3b4">US_BRGR</a>;       </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="structUsart.html#a379a01b93548081163fb16fe23ca0792">   51</a></span>  __IO uint32_t <a class="code hl_variable" href="structUsart.html#a379a01b93548081163fb16fe23ca0792">US_RTOR</a>;       </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="structUsart.html#a5498a19b7808fbb304a907813f00ab28">   52</a></span>  __IO uint32_t <a class="code hl_variable" href="structUsart.html#a5498a19b7808fbb304a907813f00ab28">US_TTGR</a>;       </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>  __I  uint32_t Reserved1[5];</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structUsart.html#a3585671f3f60e19a816fdd0714ca64a7">   54</a></span>  __IO uint32_t <a class="code hl_variable" href="structUsart.html#a3585671f3f60e19a816fdd0714ca64a7">US_FIDI</a>;       </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structUsart.html#afc0736a842a861c4eaba268418b3bfc8">   55</a></span>  __I  uint32_t <a class="code hl_variable" href="structUsart.html#afc0736a842a861c4eaba268418b3bfc8">US_NER</a>;        </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>  __I  uint32_t Reserved2[1];</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="structUsart.html#a334950675ab1781120e58481d20d7581">   57</a></span>  __IO uint32_t <a class="code hl_variable" href="structUsart.html#a334950675ab1781120e58481d20d7581">US_IF</a>;         </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="structUsart.html#a01ffa7ba9dfda7859242682198eccac8">   58</a></span>  __IO uint32_t <a class="code hl_variable" href="structUsart.html#a01ffa7ba9dfda7859242682198eccac8">US_MAN</a>;        </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="structUsart.html#aecbab0892d8e515361721920f5f2d2f9">   59</a></span>  __IO uint32_t <a class="code hl_variable" href="structUsart.html#aecbab0892d8e515361721920f5f2d2f9">US_LINMR</a>;      </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="structUsart.html#ae1c2311c3a653045f1e05e8b29f7faa6">   60</a></span>  __IO uint32_t <a class="code hl_variable" href="structUsart.html#ae1c2311c3a653045f1e05e8b29f7faa6">US_LINIR</a>;      </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="structUsart.html#aad379864784ee0f62b84c6b35aeecd13">   61</a></span>  __I  uint32_t <a class="code hl_variable" href="structUsart.html#aad379864784ee0f62b84c6b35aeecd13">US_LINBRR</a>;     </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>  __I  uint32_t Reserved3[33];</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="structUsart.html#a4f68929355c4a31ff533468a720438b7">   63</a></span>  __IO uint32_t <a class="code hl_variable" href="structUsart.html#a4f68929355c4a31ff533468a720438b7">US_WPMR</a>;       </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="structUsart.html#a0acc127462a24739e4d8f21fd0bc32ad">   64</a></span>  __I  uint32_t <a class="code hl_variable" href="structUsart.html#a0acc127462a24739e4d8f21fd0bc32ad">US_WPSR</a>;       </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  __I  uint32_t Reserved4[5];</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="structUsart.html#a0786a37792224dad7369d037cb658e1a">   66</a></span>  __IO uint32_t <a class="code hl_variable" href="structUsart.html#a0786a37792224dad7369d037cb658e1a">US_RPR</a>;        </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="structUsart.html#acc176a757970caeaf9a740dd6a192c8b">   67</a></span>  __IO uint32_t <a class="code hl_variable" href="structUsart.html#acc176a757970caeaf9a740dd6a192c8b">US_RCR</a>;        </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="structUsart.html#a3261d2824eca1585e57b2ab6192222f1">   68</a></span>  __IO uint32_t <a class="code hl_variable" href="structUsart.html#a3261d2824eca1585e57b2ab6192222f1">US_TPR</a>;        </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="structUsart.html#ab4bf69510770c14f628a4bd09b9eb700">   69</a></span>  __IO uint32_t <a class="code hl_variable" href="structUsart.html#ab4bf69510770c14f628a4bd09b9eb700">US_TCR</a>;        </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="structUsart.html#aa402644070cc70865ddf69e776e19f38">   70</a></span>  __IO uint32_t <a class="code hl_variable" href="structUsart.html#aa402644070cc70865ddf69e776e19f38">US_RNPR</a>;       </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="structUsart.html#a19772302bd648046c04afac75a04b16a">   71</a></span>  __IO uint32_t <a class="code hl_variable" href="structUsart.html#a19772302bd648046c04afac75a04b16a">US_RNCR</a>;       </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="structUsart.html#a775ce5d01355bb178babcbf1f14a1c69">   72</a></span>  __IO uint32_t <a class="code hl_variable" href="structUsart.html#a775ce5d01355bb178babcbf1f14a1c69">US_TNPR</a>;       </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="structUsart.html#a346153c3dce9dcc2dceef0396d51b129">   73</a></span>  __IO uint32_t <a class="code hl_variable" href="structUsart.html#a346153c3dce9dcc2dceef0396d51b129">US_TNCR</a>;       </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="structUsart.html#afe79e131d53894603449d3d393a49237">   74</a></span>  __O  uint32_t <a class="code hl_variable" href="structUsart.html#afe79e131d53894603449d3d393a49237">US_PTCR</a>;       </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="structUsart.html#abfde09423ffe010ce718e3c404992be8">   75</a></span>  __I  uint32_t <a class="code hl_variable" href="structUsart.html#abfde09423ffe010ce718e3c404992be8">US_PTSR</a>;       </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>} <a class="code hl_struct" href="structUsart.html">Usart</a>;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">/* -------- US_CR : (USART Offset: 0x0000) Control Register -------- */</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">#define US_CR_RSTRX (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#define US_CR_RSTTX (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">#define US_CR_RXEN (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">#define US_CR_RXDIS (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#define US_CR_TXEN (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#define US_CR_TXDIS (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">#define US_CR_RSTSTA (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">#define US_CR_STTBRK (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">#define US_CR_STPBRK (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">#define US_CR_STTTO (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">#define US_CR_SENDA (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">#define US_CR_RSTIT (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">#define US_CR_RSTNACK (0x1u &lt;&lt; 14) </span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">#define US_CR_RETTO (0x1u &lt;&lt; 15) </span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#define US_CR_RTSEN (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#define US_CR_RTSDIS (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#define US_CR_LINABT (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#define US_CR_LINWKUP (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#define US_CR_FCS (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#define US_CR_RCS (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">/* -------- US_MR : (USART Offset: 0x0004) Mode Register -------- */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#define US_MR_USART_MODE_Pos 0</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#define US_MR_USART_MODE_Msk (0xfu &lt;&lt; US_MR_USART_MODE_Pos) </span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">#define US_MR_USART_MODE(value) ((US_MR_USART_MODE_Msk &amp; ((value) &lt;&lt; US_MR_USART_MODE_Pos)))</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#define   US_MR_USART_MODE_NORMAL (0x0u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#define   US_MR_USART_MODE_RS485 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#define   US_MR_USART_MODE_HW_HANDSHAKING (0x2u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#define   US_MR_USART_MODE_IS07816_T_0 (0x4u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#define   US_MR_USART_MODE_IS07816_T_1 (0x6u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#define   US_MR_USART_MODE_IRDA (0x8u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#define   US_MR_USART_MODE_LIN_MASTER (0xAu &lt;&lt; 0) </span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#define   US_MR_USART_MODE_LIN_SLAVE (0xBu &lt;&lt; 0) </span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#define   US_MR_USART_MODE_SPI_MASTER (0xEu &lt;&lt; 0) </span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#define   US_MR_USART_MODE_SPI_SLAVE (0xFu &lt;&lt; 0) </span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#define US_MR_USCLKS_Pos 4</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#define US_MR_USCLKS_Msk (0x3u &lt;&lt; US_MR_USCLKS_Pos) </span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#define US_MR_USCLKS(value) ((US_MR_USCLKS_Msk &amp; ((value) &lt;&lt; US_MR_USCLKS_Pos)))</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#define   US_MR_USCLKS_MCK (0x0u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">#define   US_MR_USCLKS_DIV (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#define   US_MR_USCLKS_SCK (0x3u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#define US_MR_CHRL_Pos 6</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#define US_MR_CHRL_Msk (0x3u &lt;&lt; US_MR_CHRL_Pos) </span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#define US_MR_CHRL(value) ((US_MR_CHRL_Msk &amp; ((value) &lt;&lt; US_MR_CHRL_Pos)))</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#define   US_MR_CHRL_5_BIT (0x0u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#define   US_MR_CHRL_6_BIT (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#define   US_MR_CHRL_7_BIT (0x2u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#define   US_MR_CHRL_8_BIT (0x3u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#define US_MR_SYNC (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#define US_MR_PAR_Pos 9</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#define US_MR_PAR_Msk (0x7u &lt;&lt; US_MR_PAR_Pos) </span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#define US_MR_PAR(value) ((US_MR_PAR_Msk &amp; ((value) &lt;&lt; US_MR_PAR_Pos)))</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#define   US_MR_PAR_EVEN (0x0u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#define   US_MR_PAR_ODD (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">#define   US_MR_PAR_SPACE (0x2u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#define   US_MR_PAR_MARK (0x3u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#define   US_MR_PAR_NO (0x4u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#define   US_MR_PAR_MULTIDROP (0x6u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#define US_MR_NBSTOP_Pos 12</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">#define US_MR_NBSTOP_Msk (0x3u &lt;&lt; US_MR_NBSTOP_Pos) </span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#define US_MR_NBSTOP(value) ((US_MR_NBSTOP_Msk &amp; ((value) &lt;&lt; US_MR_NBSTOP_Pos)))</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#define   US_MR_NBSTOP_1_BIT (0x0u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#define   US_MR_NBSTOP_1_5_BIT (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#define   US_MR_NBSTOP_2_BIT (0x2u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#define US_MR_CHMODE_Pos 14</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#define US_MR_CHMODE_Msk (0x3u &lt;&lt; US_MR_CHMODE_Pos) </span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#define US_MR_CHMODE(value) ((US_MR_CHMODE_Msk &amp; ((value) &lt;&lt; US_MR_CHMODE_Pos)))</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#define   US_MR_CHMODE_NORMAL (0x0u &lt;&lt; 14) </span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">#define   US_MR_CHMODE_AUTOMATIC (0x1u &lt;&lt; 14) </span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#define   US_MR_CHMODE_LOCAL_LOOPBACK (0x2u &lt;&lt; 14) </span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#define   US_MR_CHMODE_REMOTE_LOOPBACK (0x3u &lt;&lt; 14) </span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#define US_MR_MSBF (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#define US_MR_MODE9 (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">#define US_MR_CLKO (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">#define US_MR_OVER (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#define US_MR_INACK (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#define US_MR_DSNACK (0x1u &lt;&lt; 21) </span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#define US_MR_VAR_SYNC (0x1u &lt;&lt; 22) </span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#define US_MR_INVDATA (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">#define US_MR_MAX_ITERATION_Pos 24</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#define US_MR_MAX_ITERATION_Msk (0x7u &lt;&lt; US_MR_MAX_ITERATION_Pos) </span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#define US_MR_MAX_ITERATION(value) ((US_MR_MAX_ITERATION_Msk &amp; ((value) &lt;&lt; US_MR_MAX_ITERATION_Pos)))</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#define US_MR_FILTER (0x1u &lt;&lt; 28) </span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#define US_MR_MAN (0x1u &lt;&lt; 29) </span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#define US_MR_MODSYNC (0x1u &lt;&lt; 30) </span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#define US_MR_ONEBIT (0x1u &lt;&lt; 31) </span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#define US_MR_CPHA (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">#define US_MR_CPOL (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#define US_MR_WRDBT (0x1u &lt;&lt; 20) </span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">/* -------- US_IER : (USART Offset: 0x0008) Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#define US_IER_RXRDY (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">#define US_IER_TXRDY (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#define US_IER_RXBRK (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#define US_IER_ENDRX (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">#define US_IER_ENDTX (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#define US_IER_OVRE (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#define US_IER_FRAME (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define US_IER_PARE (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#define US_IER_TIMEOUT (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#define US_IER_TXEMPTY (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#define US_IER_ITER (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#define US_IER_TXBUFE (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#define US_IER_RXBUFF (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">#define US_IER_NACK (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">#define US_IER_CTSIC (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#define US_IER_MANE (0x1u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#define US_IER_UNRE (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#define US_IER_LINBK (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#define US_IER_LINID (0x1u &lt;&lt; 14) </span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#define US_IER_LINTC (0x1u &lt;&lt; 15) </span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define US_IER_LINBE (0x1u &lt;&lt; 25) </span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define US_IER_LINISFE (0x1u &lt;&lt; 26) </span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define US_IER_LINIPE (0x1u &lt;&lt; 27) </span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#define US_IER_LINCE (0x1u &lt;&lt; 28) </span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#define US_IER_LINSNRE (0x1u &lt;&lt; 29) </span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">/* -------- US_IDR : (USART Offset: 0x000C) Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#define US_IDR_RXRDY (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">#define US_IDR_TXRDY (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#define US_IDR_RXBRK (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">#define US_IDR_ENDRX (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">#define US_IDR_ENDTX (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">#define US_IDR_OVRE (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">#define US_IDR_FRAME (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">#define US_IDR_PARE (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#define US_IDR_TIMEOUT (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#define US_IDR_TXEMPTY (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#define US_IDR_ITER (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#define US_IDR_TXBUFE (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">#define US_IDR_RXBUFF (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">#define US_IDR_NACK (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#define US_IDR_CTSIC (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#define US_IDR_MANE (0x1u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">#define US_IDR_UNRE (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#define US_IDR_LINBK (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#define US_IDR_LINID (0x1u &lt;&lt; 14) </span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#define US_IDR_LINTC (0x1u &lt;&lt; 15) </span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#define US_IDR_LINBE (0x1u &lt;&lt; 25) </span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#define US_IDR_LINISFE (0x1u &lt;&lt; 26) </span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">#define US_IDR_LINIPE (0x1u &lt;&lt; 27) </span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#define US_IDR_LINCE (0x1u &lt;&lt; 28) </span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">#define US_IDR_LINSNRE (0x1u &lt;&lt; 29) </span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">/* -------- US_IMR : (USART Offset: 0x0010) Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">#define US_IMR_RXRDY (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#define US_IMR_TXRDY (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">#define US_IMR_RXBRK (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#define US_IMR_ENDRX (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#define US_IMR_ENDTX (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">#define US_IMR_OVRE (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="preprocessor">#define US_IMR_FRAME (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#define US_IMR_PARE (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#define US_IMR_TIMEOUT (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#define US_IMR_TXEMPTY (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#define US_IMR_ITER (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">#define US_IMR_TXBUFE (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">#define US_IMR_RXBUFF (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">#define US_IMR_NACK (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">#define US_IMR_CTSIC (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">#define US_IMR_MANE (0x1u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">#define US_IMR_UNRE (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">#define US_IMR_LINBK (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="preprocessor">#define US_IMR_LINID (0x1u &lt;&lt; 14) </span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">#define US_IMR_LINTC (0x1u &lt;&lt; 15) </span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#define US_IMR_LINBE (0x1u &lt;&lt; 25) </span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">#define US_IMR_LINISFE (0x1u &lt;&lt; 26) </span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="preprocessor">#define US_IMR_LINIPE (0x1u &lt;&lt; 27) </span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">#define US_IMR_LINCE (0x1u &lt;&lt; 28) </span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#define US_IMR_LINSNRE (0x1u &lt;&lt; 29) </span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">/* -------- US_CSR : (USART Offset: 0x0014) Channel Status Register -------- */</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">#define US_CSR_RXRDY (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">#define US_CSR_TXRDY (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">#define US_CSR_RXBRK (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">#define US_CSR_ENDRX (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">#define US_CSR_ENDTX (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">#define US_CSR_OVRE (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">#define US_CSR_FRAME (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">#define US_CSR_PARE (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="preprocessor">#define US_CSR_TIMEOUT (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">#define US_CSR_TXEMPTY (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">#define US_CSR_ITER (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">#define US_CSR_TXBUFE (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">#define US_CSR_RXBUFF (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">#define US_CSR_NACK (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">#define US_CSR_CTSIC (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">#define US_CSR_CTS (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">#define US_CSR_MANERR (0x1u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">#define US_CSR_UNRE (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">#define US_CSR_LINBK (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">#define US_CSR_LINID (0x1u &lt;&lt; 14) </span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">#define US_CSR_LINTC (0x1u &lt;&lt; 15) </span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">#define US_CSR_LINBLS (0x1u &lt;&lt; 23) </span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#define US_CSR_LINBE (0x1u &lt;&lt; 25) </span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">#define US_CSR_LINISFE (0x1u &lt;&lt; 26) </span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="preprocessor">#define US_CSR_LINIPE (0x1u &lt;&lt; 27) </span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">#define US_CSR_LINCE (0x1u &lt;&lt; 28) </span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="preprocessor">#define US_CSR_LINSNRE (0x1u &lt;&lt; 29) </span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">/* -------- US_RHR : (USART Offset: 0x0018) Receive Holding Register -------- */</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="preprocessor">#define US_RHR_RXCHR_Pos 0</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">#define US_RHR_RXCHR_Msk (0x1ffu &lt;&lt; US_RHR_RXCHR_Pos) </span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">#define US_RHR_RXSYNH (0x1u &lt;&lt; 15) </span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">/* -------- US_THR : (USART Offset: 0x001C) Transmit Holding Register -------- */</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="preprocessor">#define US_THR_TXCHR_Pos 0</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">#define US_THR_TXCHR_Msk (0x1ffu &lt;&lt; US_THR_TXCHR_Pos) </span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="preprocessor">#define US_THR_TXCHR(value) ((US_THR_TXCHR_Msk &amp; ((value) &lt;&lt; US_THR_TXCHR_Pos)))</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="preprocessor">#define US_THR_TXSYNH (0x1u &lt;&lt; 15) </span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">/* -------- US_BRGR : (USART Offset: 0x0020) Baud Rate Generator Register -------- */</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="preprocessor">#define US_BRGR_CD_Pos 0</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="preprocessor">#define US_BRGR_CD_Msk (0xffffu &lt;&lt; US_BRGR_CD_Pos) </span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="preprocessor">#define US_BRGR_CD(value) ((US_BRGR_CD_Msk &amp; ((value) &lt;&lt; US_BRGR_CD_Pos)))</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="preprocessor">#define US_BRGR_FP_Pos 16</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">#define US_BRGR_FP_Msk (0x7u &lt;&lt; US_BRGR_FP_Pos) </span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="preprocessor">#define US_BRGR_FP(value) ((US_BRGR_FP_Msk &amp; ((value) &lt;&lt; US_BRGR_FP_Pos)))</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">/* -------- US_RTOR : (USART Offset: 0x0024) Receiver Time-out Register -------- */</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="preprocessor">#define US_RTOR_TO_Pos 0</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">#define US_RTOR_TO_Msk (0x1ffffu &lt;&lt; US_RTOR_TO_Pos) </span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="preprocessor">#define US_RTOR_TO(value) ((US_RTOR_TO_Msk &amp; ((value) &lt;&lt; US_RTOR_TO_Pos)))</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">/* -------- US_TTGR : (USART Offset: 0x0028) Transmitter Timeguard Register -------- */</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="preprocessor">#define US_TTGR_TG_Pos 0</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="preprocessor">#define US_TTGR_TG_Msk (0xffu &lt;&lt; US_TTGR_TG_Pos) </span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="preprocessor">#define US_TTGR_TG(value) ((US_TTGR_TG_Msk &amp; ((value) &lt;&lt; US_TTGR_TG_Pos)))</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">/* -------- US_FIDI : (USART Offset: 0x0040) FI DI Ratio Register -------- */</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="preprocessor">#define US_FIDI_FI_DI_RATIO_Pos 0</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="preprocessor">#define US_FIDI_FI_DI_RATIO_Msk (0x7ffu &lt;&lt; US_FIDI_FI_DI_RATIO_Pos) </span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="preprocessor">#define US_FIDI_FI_DI_RATIO(value) ((US_FIDI_FI_DI_RATIO_Msk &amp; ((value) &lt;&lt; US_FIDI_FI_DI_RATIO_Pos)))</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">/* -------- US_NER : (USART Offset: 0x0044) Number of Errors Register -------- */</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="preprocessor">#define US_NER_NB_ERRORS_Pos 0</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="preprocessor">#define US_NER_NB_ERRORS_Msk (0xffu &lt;&lt; US_NER_NB_ERRORS_Pos) </span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">/* -------- US_IF : (USART Offset: 0x004C) IrDA Filter Register -------- */</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="preprocessor">#define US_IF_IRDA_FILTER_Pos 0</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="preprocessor">#define US_IF_IRDA_FILTER_Msk (0xffu &lt;&lt; US_IF_IRDA_FILTER_Pos) </span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="preprocessor">#define US_IF_IRDA_FILTER(value) ((US_IF_IRDA_FILTER_Msk &amp; ((value) &lt;&lt; US_IF_IRDA_FILTER_Pos)))</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">/* -------- US_MAN : (USART Offset: 0x0050) Manchester Configuration Register -------- */</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="preprocessor">#define US_MAN_TX_PL_Pos 0</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="preprocessor">#define US_MAN_TX_PL_Msk (0xfu &lt;&lt; US_MAN_TX_PL_Pos) </span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="preprocessor">#define US_MAN_TX_PL(value) ((US_MAN_TX_PL_Msk &amp; ((value) &lt;&lt; US_MAN_TX_PL_Pos)))</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="preprocessor">#define US_MAN_TX_PP_Pos 8</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="preprocessor">#define US_MAN_TX_PP_Msk (0x3u &lt;&lt; US_MAN_TX_PP_Pos) </span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="preprocessor">#define US_MAN_TX_PP(value) ((US_MAN_TX_PP_Msk &amp; ((value) &lt;&lt; US_MAN_TX_PP_Pos)))</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="preprocessor">#define   US_MAN_TX_PP_ALL_ONE (0x0u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="preprocessor">#define   US_MAN_TX_PP_ALL_ZERO (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="preprocessor">#define   US_MAN_TX_PP_ZERO_ONE (0x2u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="preprocessor">#define   US_MAN_TX_PP_ONE_ZERO (0x3u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="preprocessor">#define US_MAN_TX_MPOL (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="preprocessor">#define US_MAN_RX_PL_Pos 16</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="preprocessor">#define US_MAN_RX_PL_Msk (0xfu &lt;&lt; US_MAN_RX_PL_Pos) </span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="preprocessor">#define US_MAN_RX_PL(value) ((US_MAN_RX_PL_Msk &amp; ((value) &lt;&lt; US_MAN_RX_PL_Pos)))</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#define US_MAN_RX_PP_Pos 24</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#define US_MAN_RX_PP_Msk (0x3u &lt;&lt; US_MAN_RX_PP_Pos) </span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#define US_MAN_RX_PP(value) ((US_MAN_RX_PP_Msk &amp; ((value) &lt;&lt; US_MAN_RX_PP_Pos)))</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="preprocessor">#define   US_MAN_RX_PP_ALL_ONE (0x0u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#define   US_MAN_RX_PP_ALL_ZERO (0x1u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="preprocessor">#define   US_MAN_RX_PP_ZERO_ONE (0x2u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="preprocessor">#define   US_MAN_RX_PP_ONE_ZERO (0x3u &lt;&lt; 24) </span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="preprocessor">#define US_MAN_RX_MPOL (0x1u &lt;&lt; 28) </span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="preprocessor">#define US_MAN_ONE (0x1u &lt;&lt; 29) </span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="preprocessor">#define US_MAN_DRIFT (0x1u &lt;&lt; 30) </span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">/* -------- US_LINMR : (USART Offset: 0x0054) LIN Mode Register -------- */</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="preprocessor">#define US_LINMR_NACT_Pos 0</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="preprocessor">#define US_LINMR_NACT_Msk (0x3u &lt;&lt; US_LINMR_NACT_Pos) </span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="preprocessor">#define US_LINMR_NACT(value) ((US_LINMR_NACT_Msk &amp; ((value) &lt;&lt; US_LINMR_NACT_Pos)))</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="preprocessor">#define   US_LINMR_NACT_PUBLISH (0x0u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="preprocessor">#define   US_LINMR_NACT_SUBSCRIBE (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="preprocessor">#define   US_LINMR_NACT_IGNORE (0x2u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="preprocessor">#define US_LINMR_PARDIS (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="preprocessor">#define US_LINMR_CHKDIS (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="preprocessor">#define US_LINMR_CHKTYP (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="preprocessor">#define US_LINMR_DLM (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="preprocessor">#define US_LINMR_FSDIS (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="preprocessor">#define US_LINMR_WKUPTYP (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="preprocessor">#define US_LINMR_DLC_Pos 8</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="preprocessor">#define US_LINMR_DLC_Msk (0xffu &lt;&lt; US_LINMR_DLC_Pos) </span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="preprocessor">#define US_LINMR_DLC(value) ((US_LINMR_DLC_Msk &amp; ((value) &lt;&lt; US_LINMR_DLC_Pos)))</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="preprocessor">#define US_LINMR_PDCM (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">/* -------- US_LINIR : (USART Offset: 0x0058) LIN Identifier Register -------- */</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="preprocessor">#define US_LINIR_IDCHR_Pos 0</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="preprocessor">#define US_LINIR_IDCHR_Msk (0xffu &lt;&lt; US_LINIR_IDCHR_Pos) </span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="preprocessor">#define US_LINIR_IDCHR(value) ((US_LINIR_IDCHR_Msk &amp; ((value) &lt;&lt; US_LINIR_IDCHR_Pos)))</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">/* -------- US_LINBRR : (USART Offset: 0x005C) LIN Baud Rate Register -------- */</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="preprocessor">#define US_LINBRR_LINCD_Pos 0</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="preprocessor">#define US_LINBRR_LINCD_Msk (0xffffu &lt;&lt; US_LINBRR_LINCD_Pos) </span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="preprocessor">#define US_LINBRR_LINFP_Pos 16</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#define US_LINBRR_LINFP_Msk (0x7u &lt;&lt; US_LINBRR_LINFP_Pos) </span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment">/* -------- US_WPMR : (USART Offset: 0x00E4) Write Protection Mode Register -------- */</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="preprocessor">#define US_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="preprocessor">#define US_WPMR_WPKEY_Pos 8</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="preprocessor">#define US_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; US_WPMR_WPKEY_Pos) </span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="preprocessor">#define US_WPMR_WPKEY(value) ((US_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; US_WPMR_WPKEY_Pos)))</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="preprocessor">#define   US_WPMR_WPKEY_PASSWD (0x555341u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">/* -------- US_WPSR : (USART Offset: 0x00E8) Write Protection Status Register -------- */</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="preprocessor">#define US_WPSR_WPVS (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="preprocessor">#define US_WPSR_WPVSRC_Pos 8</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="preprocessor">#define US_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; US_WPSR_WPVSRC_Pos) </span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">/* -------- US_RPR : (USART Offset: 0x100) Receive Pointer Register -------- */</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="preprocessor">#define US_RPR_RXPTR_Pos 0</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="preprocessor">#define US_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; US_RPR_RXPTR_Pos) </span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="preprocessor">#define US_RPR_RXPTR(value) ((US_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; US_RPR_RXPTR_Pos)))</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">/* -------- US_RCR : (USART Offset: 0x104) Receive Counter Register -------- */</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="preprocessor">#define US_RCR_RXCTR_Pos 0</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="preprocessor">#define US_RCR_RXCTR_Msk (0xffffu &lt;&lt; US_RCR_RXCTR_Pos) </span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="preprocessor">#define US_RCR_RXCTR(value) ((US_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; US_RCR_RXCTR_Pos)))</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">/* -------- US_TPR : (USART Offset: 0x108) Transmit Pointer Register -------- */</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="preprocessor">#define US_TPR_TXPTR_Pos 0</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="preprocessor">#define US_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; US_TPR_TXPTR_Pos) </span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="preprocessor">#define US_TPR_TXPTR(value) ((US_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; US_TPR_TXPTR_Pos)))</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment">/* -------- US_TCR : (USART Offset: 0x10C) Transmit Counter Register -------- */</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="preprocessor">#define US_TCR_TXCTR_Pos 0</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="preprocessor">#define US_TCR_TXCTR_Msk (0xffffu &lt;&lt; US_TCR_TXCTR_Pos) </span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="preprocessor">#define US_TCR_TXCTR(value) ((US_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; US_TCR_TXCTR_Pos)))</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">/* -------- US_RNPR : (USART Offset: 0x110) Receive Next Pointer Register -------- */</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="preprocessor">#define US_RNPR_RXNPTR_Pos 0</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="preprocessor">#define US_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; US_RNPR_RXNPTR_Pos) </span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="preprocessor">#define US_RNPR_RXNPTR(value) ((US_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; US_RNPR_RXNPTR_Pos)))</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">/* -------- US_RNCR : (USART Offset: 0x114) Receive Next Counter Register -------- */</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="preprocessor">#define US_RNCR_RXNCTR_Pos 0</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="preprocessor">#define US_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; US_RNCR_RXNCTR_Pos) </span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="preprocessor">#define US_RNCR_RXNCTR(value) ((US_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; US_RNCR_RXNCTR_Pos)))</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">/* -------- US_TNPR : (USART Offset: 0x118) Transmit Next Pointer Register -------- */</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="preprocessor">#define US_TNPR_TXNPTR_Pos 0</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="preprocessor">#define US_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; US_TNPR_TXNPTR_Pos) </span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="preprocessor">#define US_TNPR_TXNPTR(value) ((US_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; US_TNPR_TXNPTR_Pos)))</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">/* -------- US_TNCR : (USART Offset: 0x11C) Transmit Next Counter Register -------- */</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="preprocessor">#define US_TNCR_TXNCTR_Pos 0</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="preprocessor">#define US_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; US_TNCR_TXNCTR_Pos) </span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="preprocessor">#define US_TNCR_TXNCTR(value) ((US_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; US_TNCR_TXNCTR_Pos)))</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">/* -------- US_PTCR : (USART Offset: 0x120) Transfer Control Register -------- */</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="preprocessor">#define US_PTCR_RXTEN (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="preprocessor">#define US_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="preprocessor">#define US_PTCR_TXTEN (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="preprocessor">#define US_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment">/* -------- US_PTSR : (USART Offset: 0x124) Transfer Status Register -------- */</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="preprocessor">#define US_PTSR_RXTEN (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="preprocessor">#define US_PTSR_TXTEN (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span> </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span> </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="preprocessor">#endif </span><span class="comment">/* _SAM3XA_USART_COMPONENT_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructUsart_html"><div class="ttname"><a href="structUsart.html">Usart</a></div><div class="ttdoc">Usart hardware registers.</div><div class="ttdef"><b>Definition:</b> usart.h:41</div></div>
<div class="ttc" id="astructUsart_html_a01ffa7ba9dfda7859242682198eccac8"><div class="ttname"><a href="structUsart.html#a01ffa7ba9dfda7859242682198eccac8">Usart::US_MAN</a></div><div class="ttdeci">__IO uint32_t US_MAN</div><div class="ttdoc">(Usart Offset: 0x0050) Manchester Configuration Register</div><div class="ttdef"><b>Definition:</b> usart.h:58</div></div>
<div class="ttc" id="astructUsart_html_a0786a37792224dad7369d037cb658e1a"><div class="ttname"><a href="structUsart.html#a0786a37792224dad7369d037cb658e1a">Usart::US_RPR</a></div><div class="ttdeci">__IO uint32_t US_RPR</div><div class="ttdoc">(Usart Offset: 0x100) Receive Pointer Register</div><div class="ttdef"><b>Definition:</b> usart.h:66</div></div>
<div class="ttc" id="astructUsart_html_a0acc127462a24739e4d8f21fd0bc32ad"><div class="ttname"><a href="structUsart.html#a0acc127462a24739e4d8f21fd0bc32ad">Usart::US_WPSR</a></div><div class="ttdeci">__I uint32_t US_WPSR</div><div class="ttdoc">(Usart Offset: 0x00E8) Write Protection Status Register</div><div class="ttdef"><b>Definition:</b> usart.h:64</div></div>
<div class="ttc" id="astructUsart_html_a19772302bd648046c04afac75a04b16a"><div class="ttname"><a href="structUsart.html#a19772302bd648046c04afac75a04b16a">Usart::US_RNCR</a></div><div class="ttdeci">__IO uint32_t US_RNCR</div><div class="ttdoc">(Usart Offset: 0x114) Receive Next Counter Register</div><div class="ttdef"><b>Definition:</b> usart.h:71</div></div>
<div class="ttc" id="astructUsart_html_a201c0492c512c49f2c8ca95376cf2052"><div class="ttname"><a href="structUsart.html#a201c0492c512c49f2c8ca95376cf2052">Usart::US_IMR</a></div><div class="ttdeci">__I uint32_t US_IMR</div><div class="ttdoc">(Usart Offset: 0x0010) Interrupt Mask Register</div><div class="ttdef"><b>Definition:</b> usart.h:46</div></div>
<div class="ttc" id="astructUsart_html_a3261d2824eca1585e57b2ab6192222f1"><div class="ttname"><a href="structUsart.html#a3261d2824eca1585e57b2ab6192222f1">Usart::US_TPR</a></div><div class="ttdeci">__IO uint32_t US_TPR</div><div class="ttdoc">(Usart Offset: 0x108) Transmit Pointer Register</div><div class="ttdef"><b>Definition:</b> usart.h:68</div></div>
<div class="ttc" id="astructUsart_html_a334950675ab1781120e58481d20d7581"><div class="ttname"><a href="structUsart.html#a334950675ab1781120e58481d20d7581">Usart::US_IF</a></div><div class="ttdeci">__IO uint32_t US_IF</div><div class="ttdoc">(Usart Offset: 0x004C) IrDA Filter Register</div><div class="ttdef"><b>Definition:</b> usart.h:57</div></div>
<div class="ttc" id="astructUsart_html_a346153c3dce9dcc2dceef0396d51b129"><div class="ttname"><a href="structUsart.html#a346153c3dce9dcc2dceef0396d51b129">Usart::US_TNCR</a></div><div class="ttdeci">__IO uint32_t US_TNCR</div><div class="ttdoc">(Usart Offset: 0x11C) Transmit Next Counter Register</div><div class="ttdef"><b>Definition:</b> usart.h:73</div></div>
<div class="ttc" id="astructUsart_html_a3585671f3f60e19a816fdd0714ca64a7"><div class="ttname"><a href="structUsart.html#a3585671f3f60e19a816fdd0714ca64a7">Usart::US_FIDI</a></div><div class="ttdeci">__IO uint32_t US_FIDI</div><div class="ttdoc">(Usart Offset: 0x0040) FI DI Ratio Register</div><div class="ttdef"><b>Definition:</b> usart.h:54</div></div>
<div class="ttc" id="astructUsart_html_a379a01b93548081163fb16fe23ca0792"><div class="ttname"><a href="structUsart.html#a379a01b93548081163fb16fe23ca0792">Usart::US_RTOR</a></div><div class="ttdeci">__IO uint32_t US_RTOR</div><div class="ttdoc">(Usart Offset: 0x0024) Receiver Time-out Register</div><div class="ttdef"><b>Definition:</b> usart.h:51</div></div>
<div class="ttc" id="astructUsart_html_a3dc9b6781d4b2baaa4d8f59ad313e06c"><div class="ttname"><a href="structUsart.html#a3dc9b6781d4b2baaa4d8f59ad313e06c">Usart::US_THR</a></div><div class="ttdeci">__O uint32_t US_THR</div><div class="ttdoc">(Usart Offset: 0x001C) Transmit Holding Register</div><div class="ttdef"><b>Definition:</b> usart.h:49</div></div>
<div class="ttc" id="astructUsart_html_a4b2ead40324f19b2adba6b11704c2500"><div class="ttname"><a href="structUsart.html#a4b2ead40324f19b2adba6b11704c2500">Usart::US_IDR</a></div><div class="ttdeci">__O uint32_t US_IDR</div><div class="ttdoc">(Usart Offset: 0x000C) Interrupt Disable Register</div><div class="ttdef"><b>Definition:</b> usart.h:45</div></div>
<div class="ttc" id="astructUsart_html_a4be2b296e8e8e4f1890bf03dff7cd42b"><div class="ttname"><a href="structUsart.html#a4be2b296e8e8e4f1890bf03dff7cd42b">Usart::US_IER</a></div><div class="ttdeci">__O uint32_t US_IER</div><div class="ttdoc">(Usart Offset: 0x0008) Interrupt Enable Register</div><div class="ttdef"><b>Definition:</b> usart.h:44</div></div>
<div class="ttc" id="astructUsart_html_a4f68929355c4a31ff533468a720438b7"><div class="ttname"><a href="structUsart.html#a4f68929355c4a31ff533468a720438b7">Usart::US_WPMR</a></div><div class="ttdeci">__IO uint32_t US_WPMR</div><div class="ttdoc">(Usart Offset: 0x00E4) Write Protection Mode Register</div><div class="ttdef"><b>Definition:</b> usart.h:63</div></div>
<div class="ttc" id="astructUsart_html_a5498a19b7808fbb304a907813f00ab28"><div class="ttname"><a href="structUsart.html#a5498a19b7808fbb304a907813f00ab28">Usart::US_TTGR</a></div><div class="ttdeci">__IO uint32_t US_TTGR</div><div class="ttdoc">(Usart Offset: 0x0028) Transmitter Timeguard Register</div><div class="ttdef"><b>Definition:</b> usart.h:52</div></div>
<div class="ttc" id="astructUsart_html_a68314d206a9ed9052c3d25e9b2df57d1"><div class="ttname"><a href="structUsart.html#a68314d206a9ed9052c3d25e9b2df57d1">Usart::US_MR</a></div><div class="ttdeci">__IO uint32_t US_MR</div><div class="ttdoc">(Usart Offset: 0x0004) Mode Register</div><div class="ttdef"><b>Definition:</b> usart.h:43</div></div>
<div class="ttc" id="astructUsart_html_a76ed99fe61ef73a9f5e6eee5349bbcc0"><div class="ttname"><a href="structUsart.html#a76ed99fe61ef73a9f5e6eee5349bbcc0">Usart::US_CR</a></div><div class="ttdeci">__O uint32_t US_CR</div><div class="ttdoc">(Usart Offset: 0x0000) Control Register</div><div class="ttdef"><b>Definition:</b> usart.h:42</div></div>
<div class="ttc" id="astructUsart_html_a775ce5d01355bb178babcbf1f14a1c69"><div class="ttname"><a href="structUsart.html#a775ce5d01355bb178babcbf1f14a1c69">Usart::US_TNPR</a></div><div class="ttdeci">__IO uint32_t US_TNPR</div><div class="ttdoc">(Usart Offset: 0x118) Transmit Next Pointer Register</div><div class="ttdef"><b>Definition:</b> usart.h:72</div></div>
<div class="ttc" id="astructUsart_html_a8ca111dea2f880adb0d135784c045e85"><div class="ttname"><a href="structUsart.html#a8ca111dea2f880adb0d135784c045e85">Usart::US_CSR</a></div><div class="ttdeci">__I uint32_t US_CSR</div><div class="ttdoc">(Usart Offset: 0x0014) Channel Status Register</div><div class="ttdef"><b>Definition:</b> usart.h:47</div></div>
<div class="ttc" id="astructUsart_html_aa402644070cc70865ddf69e776e19f38"><div class="ttname"><a href="structUsart.html#aa402644070cc70865ddf69e776e19f38">Usart::US_RNPR</a></div><div class="ttdeci">__IO uint32_t US_RNPR</div><div class="ttdoc">(Usart Offset: 0x110) Receive Next Pointer Register</div><div class="ttdef"><b>Definition:</b> usart.h:70</div></div>
<div class="ttc" id="astructUsart_html_aad379864784ee0f62b84c6b35aeecd13"><div class="ttname"><a href="structUsart.html#aad379864784ee0f62b84c6b35aeecd13">Usart::US_LINBRR</a></div><div class="ttdeci">__I uint32_t US_LINBRR</div><div class="ttdoc">(Usart Offset: 0x005C) LIN Baud Rate Register</div><div class="ttdef"><b>Definition:</b> usart.h:61</div></div>
<div class="ttc" id="astructUsart_html_ab4bf69510770c14f628a4bd09b9eb700"><div class="ttname"><a href="structUsart.html#ab4bf69510770c14f628a4bd09b9eb700">Usart::US_TCR</a></div><div class="ttdeci">__IO uint32_t US_TCR</div><div class="ttdoc">(Usart Offset: 0x10C) Transmit Counter Register</div><div class="ttdef"><b>Definition:</b> usart.h:69</div></div>
<div class="ttc" id="astructUsart_html_ab9e7c76fad7dab06225a4d134582f3b4"><div class="ttname"><a href="structUsart.html#ab9e7c76fad7dab06225a4d134582f3b4">Usart::US_BRGR</a></div><div class="ttdeci">__IO uint32_t US_BRGR</div><div class="ttdoc">(Usart Offset: 0x0020) Baud Rate Generator Register</div><div class="ttdef"><b>Definition:</b> usart.h:50</div></div>
<div class="ttc" id="astructUsart_html_abfde09423ffe010ce718e3c404992be8"><div class="ttname"><a href="structUsart.html#abfde09423ffe010ce718e3c404992be8">Usart::US_PTSR</a></div><div class="ttdeci">__I uint32_t US_PTSR</div><div class="ttdoc">(Usart Offset: 0x124) Transfer Status Register</div><div class="ttdef"><b>Definition:</b> usart.h:75</div></div>
<div class="ttc" id="astructUsart_html_ac7d41150cc8cee1e68a5671906d8a314"><div class="ttname"><a href="structUsart.html#ac7d41150cc8cee1e68a5671906d8a314">Usart::US_RHR</a></div><div class="ttdeci">__I uint32_t US_RHR</div><div class="ttdoc">(Usart Offset: 0x0018) Receive Holding Register</div><div class="ttdef"><b>Definition:</b> usart.h:48</div></div>
<div class="ttc" id="astructUsart_html_acc176a757970caeaf9a740dd6a192c8b"><div class="ttname"><a href="structUsart.html#acc176a757970caeaf9a740dd6a192c8b">Usart::US_RCR</a></div><div class="ttdeci">__IO uint32_t US_RCR</div><div class="ttdoc">(Usart Offset: 0x104) Receive Counter Register</div><div class="ttdef"><b>Definition:</b> usart.h:67</div></div>
<div class="ttc" id="astructUsart_html_ae1c2311c3a653045f1e05e8b29f7faa6"><div class="ttname"><a href="structUsart.html#ae1c2311c3a653045f1e05e8b29f7faa6">Usart::US_LINIR</a></div><div class="ttdeci">__IO uint32_t US_LINIR</div><div class="ttdoc">(Usart Offset: 0x0058) LIN Identifier Register</div><div class="ttdef"><b>Definition:</b> usart.h:60</div></div>
<div class="ttc" id="astructUsart_html_aecbab0892d8e515361721920f5f2d2f9"><div class="ttname"><a href="structUsart.html#aecbab0892d8e515361721920f5f2d2f9">Usart::US_LINMR</a></div><div class="ttdeci">__IO uint32_t US_LINMR</div><div class="ttdoc">(Usart Offset: 0x0054) LIN Mode Register</div><div class="ttdef"><b>Definition:</b> usart.h:59</div></div>
<div class="ttc" id="astructUsart_html_afc0736a842a861c4eaba268418b3bfc8"><div class="ttname"><a href="structUsart.html#afc0736a842a861c4eaba268418b3bfc8">Usart::US_NER</a></div><div class="ttdeci">__I uint32_t US_NER</div><div class="ttdoc">(Usart Offset: 0x0044) Number of Errors Register</div><div class="ttdef"><b>Definition:</b> usart.h:55</div></div>
<div class="ttc" id="astructUsart_html_afe79e131d53894603449d3d393a49237"><div class="ttname"><a href="structUsart.html#afe79e131d53894603449d3d393a49237">Usart::US_PTCR</a></div><div class="ttdeci">__O uint32_t US_PTCR</div><div class="ttdoc">(Usart Offset: 0x120) Transfer Control Register</div><div class="ttdef"><b>Definition:</b> usart.h:74</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
