[INF:CM0023] Creating log file ../../build/tests/FuncDef/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<164> s<163> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<5> s<2> l<1:1> el<1:7>
n<mulAddRecFNToRaw_preMul> u<2> t<StringConst> p<5> s<4> l<1:8> el<1:31>
n<> u<3> t<Port> p<4> l<1:33> el<1:33>
n<> u<4> t<List_of_ports> p<5> c<3> l<1:32> el<1:34>
n<> u<5> t<Module_nonansi_header> p<161> c<1> s<120> l<1:1> el<1:35>
n<> u<6> t<IntegerAtomType_Integer> p<7> l<3:10> el<3:17>
n<> u<7> t<Data_type> p<8> c<6> l<3:10> el<3:17>
n<> u<8> t<Function_data_type> p<9> c<7> l<3:10> el<3:17>
n<> u<9> t<Function_data_type_or_implicit> p<113> c<8> s<10> l<3:10> el<3:17>
n<clog2> u<10> t<StringConst> p<113> s<18> l<3:18> el<3:23>
n<> u<11> t<TfPortDir_Inp> p<17> s<14> l<4:5> el<4:10>
n<> u<12> t<IntegerAtomType_Integer> p<13> l<4:11> el<4:18>
n<> u<13> t<Data_type> p<14> c<12> l<4:11> el<4:18>
n<> u<14> t<Data_type_or_implicit> p<17> c<13> s<16> l<4:11> el<4:18>
n<a> u<15> t<StringConst> p<16> l<4:19> el<4:20>
n<> u<16> t<List_of_tf_variable_identifiers> p<17> c<15> l<4:19> el<4:20>
n<> u<17> t<Tf_port_declaration> p<18> c<11> l<4:5> el<4:21>
n<> u<18> t<Tf_item_declaration> p<113> c<17> s<111> l<4:5> el<4:21>
n<a> u<19> t<StringConst> p<20> l<7:9> el<7:10>
n<> u<20> t<Ps_or_hierarchical_identifier> p<23> c<19> s<22> l<7:9> el<7:10>
n<> u<21> t<Bit_select> p<22> l<7:11> el<7:11>
n<> u<22> t<Select> p<23> c<21> l<7:11> el<7:11>
n<> u<23> t<Variable_lvalue> p<35> c<20> s<24> l<7:9> el<7:10>
n<> u<24> t<AssignOp_Assign> p<35> s<34> l<7:11> el<7:12>
n<a> u<25> t<StringConst> p<26> l<7:13> el<7:14>
n<> u<26> t<Primary_literal> p<27> c<25> l<7:13> el<7:14>
n<> u<27> t<Primary> p<28> c<26> l<7:13> el<7:14>
n<> u<28> t<Expression> p<34> c<27> s<33> l<7:13> el<7:14>
n<1> u<29> t<IntConst> p<30> l<7:17> el<7:18>
n<> u<30> t<Primary_literal> p<31> c<29> l<7:17> el<7:18>
n<> u<31> t<Primary> p<32> c<30> l<7:17> el<7:18>
n<> u<32> t<Expression> p<34> c<31> l<7:17> el<7:18>
n<> u<33> t<BinOp_Minus> p<34> s<32> l<7:15> el<7:16>
n<> u<34> t<Expression> p<35> c<28> l<7:13> el<7:18>
n<> u<35> t<Operator_assignment> p<36> c<23> l<7:9> el<7:18>
n<> u<36> t<Blocking_assignment> p<37> c<35> l<7:9> el<7:18>
n<> u<37> t<Statement_item> p<38> c<36> l<7:9> el<7:19>
n<> u<38> t<Statement> p<39> c<37> l<7:9> el<7:19>
n<> u<39> t<Statement_or_null> p<108> c<38> s<106> l<7:9> el<7:19>
n<clog2> u<40> t<StringConst> p<41> l<8:14> el<8:19>
n<> u<41> t<Ps_or_hierarchical_identifier> p<44> c<40> s<43> l<8:14> el<8:19>
n<> u<42> t<Bit_select> p<43> l<8:20> el<8:20>
n<> u<43> t<Select> p<44> c<42> l<8:20> el<8:20>
n<> u<44> t<Variable_lvalue> p<49> c<41> s<48> l<8:14> el<8:19>
n<0> u<45> t<IntConst> p<46> l<8:22> el<8:23>
n<> u<46> t<Primary_literal> p<47> c<45> l<8:22> el<8:23>
n<> u<47> t<Primary> p<48> c<46> l<8:22> el<8:23>
n<> u<48> t<Expression> p<49> c<47> l<8:22> el<8:23>
n<> u<49> t<Variable_assignment> p<50> c<44> l<8:14> el<8:23>
n<> u<50> t<List_of_variable_assignments> p<51> c<49> l<8:14> el<8:23>
n<> u<51> t<For_initialization> p<103> c<50> s<61> l<8:14> el<8:23>
n<a> u<52> t<StringConst> p<53> l<8:25> el<8:26>
n<> u<53> t<Primary_literal> p<54> c<52> l<8:25> el<8:26>
n<> u<54> t<Primary> p<55> c<53> l<8:25> el<8:26>
n<> u<55> t<Expression> p<61> c<54> s<60> l<8:25> el<8:26>
n<0> u<56> t<IntConst> p<57> l<8:29> el<8:30>
n<> u<57> t<Primary_literal> p<58> c<56> l<8:29> el<8:30>
n<> u<58> t<Primary> p<59> c<57> l<8:29> el<8:30>
n<> u<59> t<Expression> p<61> c<58> l<8:29> el<8:30>
n<> u<60> t<BinOp_Great> p<61> s<59> l<8:27> el<8:28>
n<> u<61> t<Expression> p<103> c<55> s<80> l<8:25> el<8:30>
n<clog2> u<62> t<StringConst> p<63> l<8:32> el<8:37>
n<> u<63> t<Ps_or_hierarchical_identifier> p<66> c<62> s<65> l<8:32> el<8:37>
n<> u<64> t<Bit_select> p<65> l<8:38> el<8:38>
n<> u<65> t<Select> p<66> c<64> l<8:38> el<8:38>
n<> u<66> t<Variable_lvalue> p<78> c<63> s<67> l<8:32> el<8:37>
n<> u<67> t<AssignOp_Assign> p<78> s<77> l<8:38> el<8:39>
n<clog2> u<68> t<StringConst> p<69> l<8:40> el<8:45>
n<> u<69> t<Primary_literal> p<70> c<68> l<8:40> el<8:45>
n<> u<70> t<Primary> p<71> c<69> l<8:40> el<8:45>
n<> u<71> t<Expression> p<77> c<70> s<76> l<8:40> el<8:45>
n<1> u<72> t<IntConst> p<73> l<8:48> el<8:49>
n<> u<73> t<Primary_literal> p<74> c<72> l<8:48> el<8:49>
n<> u<74> t<Primary> p<75> c<73> l<8:48> el<8:49>
n<> u<75> t<Expression> p<77> c<74> l<8:48> el<8:49>
n<> u<76> t<BinOp_Plus> p<77> s<75> l<8:46> el<8:47>
n<> u<77> t<Expression> p<78> c<71> l<8:40> el<8:49>
n<> u<78> t<Operator_assignment> p<79> c<66> l<8:32> el<8:49>
n<> u<79> t<For_step_assignment> p<80> c<78> l<8:32> el<8:49>
n<> u<80> t<For_step> p<103> c<79> s<101> l<8:32> el<8:49>
n<a> u<81> t<StringConst> p<82> l<8:51> el<8:52>
n<> u<82> t<Ps_or_hierarchical_identifier> p<85> c<81> s<84> l<8:51> el<8:52>
n<> u<83> t<Bit_select> p<84> l<8:53> el<8:53>
n<> u<84> t<Select> p<85> c<83> l<8:53> el<8:53>
n<> u<85> t<Variable_lvalue> p<97> c<82> s<86> l<8:51> el<8:52>
n<> u<86> t<AssignOp_Assign> p<97> s<96> l<8:53> el<8:54>
n<a> u<87> t<StringConst> p<88> l<8:55> el<8:56>
n<> u<88> t<Primary_literal> p<89> c<87> l<8:55> el<8:56>
n<> u<89> t<Primary> p<90> c<88> l<8:55> el<8:56>
n<> u<90> t<Expression> p<96> c<89> s<95> l<8:55> el<8:56>
n<1> u<91> t<IntConst> p<92> l<8:58> el<8:59>
n<> u<92> t<Primary_literal> p<93> c<91> l<8:58> el<8:59>
n<> u<93> t<Primary> p<94> c<92> l<8:58> el<8:59>
n<> u<94> t<Expression> p<96> c<93> l<8:58> el<8:59>
n<> u<95> t<BinOp_ShiftRight> p<96> s<94> l<8:56> el<8:58>
n<> u<96> t<Expression> p<97> c<90> l<8:55> el<8:59>
n<> u<97> t<Operator_assignment> p<98> c<85> l<8:51> el<8:59>
n<> u<98> t<Blocking_assignment> p<99> c<97> l<8:51> el<8:59>
n<> u<99> t<Statement_item> p<100> c<98> l<8:51> el<8:60>
n<> u<100> t<Statement> p<101> c<99> l<8:51> el<8:60>
n<> u<101> t<Statement_or_null> p<103> c<100> l<8:51> el<8:60>
n<> u<102> t<For> p<103> s<51> l<8:9> el<8:12>
n<> u<103> t<Loop_statement> p<104> c<102> l<8:9> el<8:60>
n<> u<104> t<Statement_item> p<105> c<103> l<8:9> el<8:60>
n<> u<105> t<Statement> p<106> c<104> l<8:9> el<8:60>
n<> u<106> t<Statement_or_null> p<108> c<105> s<107> l<8:9> el<8:60>
n<> u<107> t<End> p<108> l<9:5> el<9:8>
n<> u<108> t<Seq_block> p<109> c<39> l<6:5> el<9:8>
n<> u<109> t<Statement_item> p<110> c<108> l<6:5> el<9:8>
n<> u<110> t<Statement> p<111> c<109> l<6:5> el<9:8>
n<> u<111> t<Function_statement_or_null> p<113> c<110> s<112> l<6:5> el<9:8>
n<> u<112> t<Endfunction> p<113> l<11:1> el<11:12>
n<> u<113> t<Function_body_declaration> p<114> c<9> l<3:10> el<11:12>
n<> u<114> t<Function_declaration> p<115> c<113> l<3:1> el<11:12>
n<> u<115> t<Package_or_generate_item_declaration> p<116> c<114> l<3:1> el<11:12>
n<> u<116> t<Module_or_generate_item_declaration> p<117> c<115> l<3:1> el<11:12>
n<> u<117> t<Module_common_item> p<118> c<116> l<3:1> el<11:12>
n<> u<118> t<Module_or_generate_item> p<119> c<117> l<3:1> el<11:12>
n<> u<119> t<Non_port_module_item> p<120> c<118> l<3:1> el<11:12>
n<> u<120> t<Module_item> p<161> c<119> s<160> l<3:1> el<11:12>
n<countLeadingZeros> u<121> t<StringConst> p<157> s<144> l<13:5> el<13:22>
n<clog2> u<122> t<StringConst> p<134> s<133> l<13:24> el<13:29>
n<prodWidth> u<123> t<StringConst> p<124> l<13:30> el<13:39>
n<> u<124> t<Primary_literal> p<125> c<123> l<13:30> el<13:39>
n<> u<125> t<Primary> p<126> c<124> l<13:30> el<13:39>
n<> u<126> t<Expression> p<132> c<125> s<131> l<13:30> el<13:39>
n<4> u<127> t<IntConst> p<128> l<13:42> el<13:43>
n<> u<128> t<Primary_literal> p<129> c<127> l<13:42> el<13:43>
n<> u<129> t<Primary> p<130> c<128> l<13:42> el<13:43>
n<> u<130> t<Expression> p<132> c<129> l<13:42> el<13:43>
n<> u<131> t<BinOp_Plus> p<132> s<130> l<13:40> el<13:41>
n<> u<132> t<Expression> p<133> c<126> l<13:30> el<13:43>
n<> u<133> t<List_of_arguments> p<134> c<132> l<13:30> el<13:43>
n<> u<134> t<Complex_func_call> p<135> c<122> l<13:24> el<13:44>
n<> u<135> t<Primary> p<136> c<134> l<13:24> el<13:44>
n<> u<136> t<Expression> p<142> c<135> s<141> l<13:24> el<13:44>
n<1> u<137> t<IntConst> p<138> l<13:47> el<13:48>
n<> u<138> t<Primary_literal> p<139> c<137> l<13:47> el<13:48>
n<> u<139> t<Primary> p<140> c<138> l<13:47> el<13:48>
n<> u<140> t<Expression> p<142> c<139> l<13:47> el<13:48>
n<> u<141> t<BinOp_Minus> p<142> s<140> l<13:45> el<13:46>
n<> u<142> t<Expression> p<143> c<136> l<13:24> el<13:48>
n<> u<143> t<Mintypmax_expression> p<144> c<142> l<13:24> el<13:48>
n<> u<144> t<Delay2> p<157> c<143> s<156> l<13:22> el<13:49>
n<countLeadingZeros_notCDom> u<145> t<StringConst> p<146> l<14:9> el<14:34>
n<> u<146> t<Name_of_instance> p<156> c<145> s<151> l<14:9> el<14:34>
n<notCDom_reduced2AbsSigSum> u<147> t<StringConst> p<148> l<15:13> el<15:38>
n<> u<148> t<Ps_or_hierarchical_identifier> p<151> c<147> s<150> l<15:13> el<15:38>
n<> u<149> t<Constant_bit_select> p<150> l<15:38> el<15:38>
n<> u<150> t<Constant_select> p<151> c<149> l<15:38> el<15:38>
n<> u<151> t<Net_lvalue> p<156> c<148> s<155> l<15:13> el<15:38>
n<notCDom_normDistReduced2> u<152> t<StringConst> p<153> l<15:40> el<15:64>
n<> u<153> t<Primary_literal> p<154> c<152> l<15:40> el<15:64>
n<> u<154> t<Primary> p<155> c<153> l<15:40> el<15:64>
n<> u<155> t<Expression> p<156> c<154> l<15:40> el<15:64>
n<> u<156> t<Udp_instance> p<157> c<146> l<14:9> el<15:65>
n<> u<157> t<Udp_instantiation> p<158> c<121> l<13:5> el<15:66>
n<> u<158> t<Module_or_generate_item> p<159> c<157> l<13:5> el<15:66>
n<> u<159> t<Non_port_module_item> p<160> c<158> l<13:5> el<15:66>
n<> u<160> t<Module_item> p<161> c<159> l<13:5> el<15:66>
n<> u<161> t<Module_declaration> p<162> c<5> l<1:1> el<16:10>
n<> u<162> t<Description> p<163> c<161> l<1:1> el<16:10>
n<> u<163> t<Source_text> p<164> c<162> l<1:1> el<16:10>
n<> u<164> t<Top_level_rule> l<1:1> el<17:1>
[WRN:PA0205] dut.sv:1: No timescale set for "mulAddRecFNToRaw_preMul".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1: Compile module "work@mulAddRecFNToRaw_preMul".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@mulAddRecFNToRaw_preMul".

[WRN:EL0500] dut.sv:13: Cannot find a module definition for "work@mulAddRecFNToRaw_preMul::countLeadingZeros".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[WRN:EL0512] Nb undefined modules: 1.

[WRN:EL0513] Nb undefined instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/FuncDef/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/FuncDef/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/tests/FuncDef/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@mulAddRecFNToRaw_preMul)
|vpiElaborated:1
|vpiName:work@mulAddRecFNToRaw_preMul
|uhdmallModules:
\_module: work@mulAddRecFNToRaw_preMul (work@mulAddRecFNToRaw_preMul) dut.sv:1:1: , endln:16:10, parent:work@mulAddRecFNToRaw_preMul
  |vpiFullName:work@mulAddRecFNToRaw_preMul
  |vpiDefName:work@mulAddRecFNToRaw_preMul
  |vpiTaskFunc:
  \_function: (work@mulAddRecFNToRaw_preMul.clog2), line:3:1, endln:11:12, parent:work@mulAddRecFNToRaw_preMul
    |vpiName:clog2
    |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2
    |vpiVisibility:1
    |vpiReturn:
    \_integer_var: , line:3:10, endln:3:17
    |vpiIODecl:
    \_io_decl: (a), line:4:19, endln:4:20, parent:work@mulAddRecFNToRaw_preMul.clog2
      |vpiDirection:1
      |vpiName:a
      |vpiTypedef:
      \_integer_typespec: , line:4:11, endln:4:18
    |vpiStmt:
    \_begin: (work@mulAddRecFNToRaw_preMul.clog2), line:6:5, endln:9:8, parent:work@mulAddRecFNToRaw_preMul.clog2
      |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2
      |vpiStmt:
      \_assignment: , line:7:9, endln:7:18, parent:work@mulAddRecFNToRaw_preMul.clog2
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:7:13, endln:7:18, parent:work@mulAddRecFNToRaw_preMul.clog2
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.a), line:7:13, endln:7:14, parent:work@mulAddRecFNToRaw_preMul.clog2
            |vpiName:a
            |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
            |vpiActual:
            \_io_decl: (a), line:4:19, endln:4:20, parent:work@mulAddRecFNToRaw_preMul.clog2
          |vpiOperand:
          \_constant: , line:7:17, endln:7:18
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.a), line:7:9, endln:7:10, parent:work@mulAddRecFNToRaw_preMul.clog2
          |vpiName:a
          |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
          |vpiActual:
          \_io_decl: (a), line:4:19, endln:4:20, parent:work@mulAddRecFNToRaw_preMul.clog2
      |vpiStmt:
      \_for_stmt: (work@mulAddRecFNToRaw_preMul.clog2), line:8:9, endln:8:12, parent:work@mulAddRecFNToRaw_preMul.clog2
        |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2
        |vpiForInitStmt:
        \_assign_stmt: , parent:work@mulAddRecFNToRaw_preMul.clog2
          |vpiRhs:
          \_constant: , line:8:22, endln:8:23
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_var: (work@mulAddRecFNToRaw_preMul.clog2.clog2), line:8:14, endln:8:19
            |vpiName:clog2
            |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.clog2
        |vpiForIncStmt:
        \_assignment: , line:8:32, endln:8:49, parent:work@mulAddRecFNToRaw_preMul.clog2
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:8:40, endln:8:49, parent:work@mulAddRecFNToRaw_preMul.clog2
            |vpiOpType:24
            |vpiOperand:
            \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.clog2), line:8:40, endln:8:45, parent:work@mulAddRecFNToRaw_preMul.clog2
              |vpiName:clog2
              |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.clog2
              |vpiActual:
              \_integer_var: (clog2), line:3:10, endln:3:17
                |vpiName:clog2
            |vpiOperand:
            \_constant: , line:8:48, endln:8:49
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.clog2), line:8:32, endln:8:37, parent:work@mulAddRecFNToRaw_preMul.clog2
            |vpiName:clog2
            |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.clog2
            |vpiActual:
            \_integer_var: (clog2), line:3:10, endln:3:17
              |vpiName:clog2
        |vpiCondition:
        \_operation: , line:8:25, endln:8:30, parent:work@mulAddRecFNToRaw_preMul.clog2
          |vpiOpType:18
          |vpiOperand:
          \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.a), line:8:25, endln:8:26
            |vpiName:a
            |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
            |vpiActual:
            \_io_decl: (a), line:4:19, endln:4:20, parent:work@mulAddRecFNToRaw_preMul.clog2
          |vpiOperand:
          \_constant: , line:8:29, endln:8:30
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiStmt:
        \_assignment: , line:8:51, endln:8:59, parent:work@mulAddRecFNToRaw_preMul.clog2
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:8:55, endln:8:59, parent:work@mulAddRecFNToRaw_preMul.clog2
            |vpiOpType:23
            |vpiOperand:
            \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.a), line:8:55, endln:8:56, parent:work@mulAddRecFNToRaw_preMul.clog2
              |vpiName:a
              |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
              |vpiActual:
              \_io_decl: (a), line:4:19, endln:4:20, parent:work@mulAddRecFNToRaw_preMul.clog2
            |vpiOperand:
            \_constant: , line:8:58, endln:8:59
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.a), line:8:51, endln:8:52, parent:work@mulAddRecFNToRaw_preMul.clog2
            |vpiName:a
            |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
            |vpiActual:
            \_io_decl: (a), line:4:19, endln:4:20, parent:work@mulAddRecFNToRaw_preMul.clog2
    |vpiInstance:
    \_module: work@mulAddRecFNToRaw_preMul (work@mulAddRecFNToRaw_preMul) dut.sv:1:1: , endln:16:10, parent:work@mulAddRecFNToRaw_preMul
|uhdmtopModules:
\_module: work@mulAddRecFNToRaw_preMul (work@mulAddRecFNToRaw_preMul) dut.sv:1:1: , endln:16:10
  |vpiName:work@mulAddRecFNToRaw_preMul
  |vpiDefName:work@mulAddRecFNToRaw_preMul
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@mulAddRecFNToRaw_preMul.clog2), line:3:1, endln:11:12, parent:work@mulAddRecFNToRaw_preMul
    |vpiName:clog2
    |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2
    |vpiVisibility:1
    |vpiReturn:
    \_integer_var: , line:3:10, endln:3:17
    |vpiIODecl:
    \_io_decl: (a), line:4:19, endln:4:20, parent:work@mulAddRecFNToRaw_preMul.clog2
      |vpiDirection:1
      |vpiName:a
      |vpiTypedef:
      \_integer_typespec: , line:4:11, endln:4:18
    |vpiStmt:
    \_begin: (work@mulAddRecFNToRaw_preMul.clog2), line:6:5, endln:9:8, parent:work@mulAddRecFNToRaw_preMul.clog2
      |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2
      |vpiStmt:
      \_assignment: , line:7:9, endln:7:18, parent:work@mulAddRecFNToRaw_preMul.clog2
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:7:13, endln:7:18
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.a), line:7:13, endln:7:14
            |vpiName:a
            |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
            |vpiActual:
            \_io_decl: (a), line:4:19, endln:4:20, parent:work@mulAddRecFNToRaw_preMul.clog2
          |vpiOperand:
          \_constant: , line:7:17, endln:7:18
        |vpiLhs:
        \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.a), line:7:9, endln:7:10
          |vpiName:a
          |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
          |vpiActual:
          \_io_decl: (a), line:4:19, endln:4:20, parent:work@mulAddRecFNToRaw_preMul.clog2
      |vpiStmt:
      \_for_stmt: (work@mulAddRecFNToRaw_preMul.clog2), line:8:9, endln:8:12, parent:work@mulAddRecFNToRaw_preMul.clog2
        |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2
        |vpiForInitStmt:
        \_assign_stmt: , parent:work@mulAddRecFNToRaw_preMul.clog2
          |vpiRhs:
          \_constant: , line:8:22, endln:8:23
          |vpiLhs:
          \_ref_var: (work@mulAddRecFNToRaw_preMul.clog2.clog2), line:8:14, endln:8:19
            |vpiName:clog2
            |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.clog2
            |vpiActual:
            \_integer_var: , line:3:10, endln:3:17
        |vpiForIncStmt:
        \_assignment: , line:8:32, endln:8:49, parent:work@mulAddRecFNToRaw_preMul.clog2
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:8:40, endln:8:49
            |vpiOpType:24
            |vpiOperand:
            \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.clog2), line:8:40, endln:8:45
              |vpiName:clog2
              |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.clog2
              |vpiActual:
              \_integer_var: , line:3:10, endln:3:17
            |vpiOperand:
            \_constant: , line:8:48, endln:8:49
          |vpiLhs:
          \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.clog2), line:8:32, endln:8:37
            |vpiName:clog2
            |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.clog2
            |vpiActual:
            \_integer_var: , line:3:10, endln:3:17
        |vpiCondition:
        \_operation: , line:8:25, endln:8:30, parent:work@mulAddRecFNToRaw_preMul.clog2
          |vpiOpType:18
          |vpiOperand:
          \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.a), line:8:25, endln:8:26
            |vpiName:a
            |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
            |vpiActual:
            \_io_decl: (a), line:4:19, endln:4:20, parent:work@mulAddRecFNToRaw_preMul.clog2
          |vpiOperand:
          \_constant: , line:8:29, endln:8:30
        |vpiStmt:
        \_assignment: , line:8:51, endln:8:59, parent:work@mulAddRecFNToRaw_preMul.clog2
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:8:55, endln:8:59
            |vpiOpType:23
            |vpiOperand:
            \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.a), line:8:55, endln:8:56
              |vpiName:a
              |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
              |vpiActual:
              \_io_decl: (a), line:4:19, endln:4:20, parent:work@mulAddRecFNToRaw_preMul.clog2
            |vpiOperand:
            \_constant: , line:8:58, endln:8:59
          |vpiLhs:
          \_ref_obj: (work@mulAddRecFNToRaw_preMul.clog2.a), line:8:51, endln:8:52
            |vpiName:a
            |vpiFullName:work@mulAddRecFNToRaw_preMul.clog2.a
            |vpiActual:
            \_io_decl: (a), line:4:19, endln:4:20, parent:work@mulAddRecFNToRaw_preMul.clog2
    |vpiInstance:
    \_module: work@mulAddRecFNToRaw_preMul (work@mulAddRecFNToRaw_preMul) dut.sv:1:1: , endln:16:10
  |vpiNet:
  \_logic_net: (prodWidth)
    |vpiName:prodWidth
    |vpiNetType:1
  |vpiTopModule:1
  |vpiModule:
  \_module: work@mulAddRecFNToRaw_preMul::countLeadingZeros (work@mulAddRecFNToRaw_preMul.countLeadingZeros_notCDom) dut.sv:13:5: , endln:15:66, parent:work@mulAddRecFNToRaw_preMul
    |vpiName:countLeadingZeros_notCDom
    |vpiFullName:work@mulAddRecFNToRaw_preMul.countLeadingZeros_notCDom
    |vpiDefName:work@mulAddRecFNToRaw_preMul::countLeadingZeros
    |vpiInstance:
    \_module: work@mulAddRecFNToRaw_preMul (work@mulAddRecFNToRaw_preMul) dut.sv:1:1: , endln:16:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 5

