<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [openocd-svn] Main OpenOCD repository branch, master,	updated. v0.3.0-96-gb2d01a9
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-svn/2009-November/index.html" >
   <LINK REL="made" HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5Bopenocd-svn%5D%20Main%20OpenOCD%20repository%20branch%2C%20master%2C%0A%09updated.%20v0.3.0-96-gb2d01a9&In-Reply-To=%3CE1N7Eda-00062h-Ji%409j8yhf1.ch3.sourceforge.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="001739.html">
   <LINK REL="Next"  HREF="001741.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.3.0-96-gb2d01a9</H1>
    <B>David Brownell</B> 
    <A HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5Bopenocd-svn%5D%20Main%20OpenOCD%20repository%20branch%2C%20master%2C%0A%09updated.%20v0.3.0-96-gb2d01a9&In-Reply-To=%3CE1N7Eda-00062h-Ji%409j8yhf1.ch3.sourceforge.com%3E"
       TITLE="[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.3.0-96-gb2d01a9">dbrownell at users.sourceforge.net
       </A><BR>
    <I>Sun Nov  8 21:45:25 CET 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="001739.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.3.0-95-g7d9df4b
</A></li>
        <LI>Next message: <A HREF="001741.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.3.0-98-gda3196b
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1740">[ date ]</a>
              <a href="thread.html#1740">[ thread ]</a>
              <a href="subject.html#1740">[ subject ]</a>
              <a href="author.html#1740">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>This is an automated email from the git hooks/post-receive script. It was
generated because a ref change was pushed to the repository containing
the project &quot;Main OpenOCD repository&quot;.

The branch, master has been updated
       via  b2d01a9e6a2f4967344c177e25923a44a71df187 (commit)
      from  7d9df4b13474b25c3170c30a0bee52c387d3d049 (commit)

Those revisions listed above that are new to this repository have
not appeared on any other notification email; so we list those
revisions in full, below.

- Log -----------------------------------------------------------------
commit b2d01a9e6a2f4967344c177e25923a44a71df187
Author: David Brownell &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">dbrownell at users.sourceforge.net</A>&gt;
Date:   Sun Nov 8 12:44:28 2009 -0800

    ARM: minor simulator cleanup
    
    Make several functions be static.  Shrink some of the overlong
    lines.  Use pure tab indents in some places that mixed in spaces.
    This gives a minor object code shrink (about 2% on amd64).
    
    Signed-off-by: David Brownell &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">dbrownell at users.sourceforge.net</A>&gt;

diff --git a/src/target/arm_simulator.c b/src/target/arm_simulator.c
index 2d35af9..bef1405 100644
--- a/src/target/arm_simulator.c
+++ b/src/target/arm_simulator.c
@@ -31,7 +31,8 @@
 #include &quot;binarybuffer.h&quot;
 
 
-uint32_t arm_shift(uint8_t shift, uint32_t Rm, uint32_t shift_amount, uint8_t *carry)
+static uint32_t arm_shift(uint8_t shift, uint32_t Rm,
+		uint32_t shift_amount, uint8_t *carry)
 {
 	uint32_t return_value = 0;
 	shift_amount &amp;= 0xff;
@@ -74,8 +75,11 @@ uint32_t arm_shift(uint8_t shift, uint32_t Rm, uint32_t shift_amount, uint8_t *c
 	{
 		if ((shift_amount &gt; 0) &amp;&amp; (shift_amount &lt;= 32))
 		{
-			/* right shifts of unsigned values are guaranteed to be logical (shift in zeroes)
-			 * simulate an arithmetic shift (shift in signed-bit) by adding the signed-bit manually */
+			/* C right shifts of unsigned values are guaranteed to
+			 * be logical (shift in zeroes); simulate an arithmetic
+			 * shift (shift in signed-bit) by adding the sign bit
+			 * manually
+			 */
 			return_value = Rm &gt;&gt; shift_amount;
 			if (Rm &amp; 0x80000000)
 				return_value |= 0xffffffff &lt;&lt; (32 - shift_amount);
@@ -123,7 +127,9 @@ uint32_t arm_shift(uint8_t shift, uint32_t Rm, uint32_t shift_amount, uint8_t *c
 }
 
 
-uint32_t arm_shifter_operand(struct arm_sim_interface *sim, int variant, union arm_shifter_operand shifter_operand, uint8_t *shifter_carry_out)
+static uint32_t arm_shifter_operand(struct arm_sim_interface *sim,
+		int variant, union arm_shifter_operand shifter_operand,
+		uint8_t *shifter_carry_out)
 {
 	uint32_t return_value;
 	int instruction_size;
@@ -147,7 +153,9 @@ uint32_t arm_shifter_operand(struct arm_sim_interface *sim, int variant, union a
 		if (shifter_operand.immediate_shift.Rm == 15)
 			Rm += 2 * instruction_size;
 
-		return_value = arm_shift(shifter_operand.immediate_shift.shift, Rm, shifter_operand.immediate_shift.shift_imm, shifter_carry_out);
+		return_value = arm_shift(shifter_operand.immediate_shift.shift,
+				Rm, shifter_operand.immediate_shift.shift_imm,
+				shifter_carry_out);
 	}
 	else if (variant == 2) /* register shift */
 	{
@@ -158,7 +166,8 @@ uint32_t arm_shifter_operand(struct arm_sim_interface *sim, int variant, union a
 		if (shifter_operand.register_shift.Rm == 15)
 			Rm += 2 * instruction_size;
 
-		return_value = arm_shift(shifter_operand.immediate_shift.shift, Rm, Rs, shifter_carry_out);
+		return_value = arm_shift(shifter_operand.immediate_shift.shift,
+				Rm, Rs, shifter_carry_out);
 	}
 	else
 	{
@@ -169,7 +178,7 @@ uint32_t arm_shifter_operand(struct arm_sim_interface *sim, int variant, union a
 	return return_value;
 }
 
-int pass_condition(uint32_t cpsr, uint32_t opcode)
+static int pass_condition(uint32_t cpsr, uint32_t opcode)
 {
 	switch ((opcode &amp; 0xf0000000) &gt;&gt; 28)
 	{
@@ -259,7 +268,7 @@ int pass_condition(uint32_t cpsr, uint32_t opcode)
 	return 0;
 }
 
-int thumb_pass_branch_condition(uint32_t cpsr, uint16_t opcode)
+static int thumb_pass_branch_condition(uint32_t cpsr, uint16_t opcode)
 {
 	return pass_condition(cpsr, (opcode &amp; 0x0f00) &lt;&lt; 20);
 }
@@ -268,7 +277,8 @@ int thumb_pass_branch_condition(uint32_t cpsr, uint16_t opcode)
  * if the dry_run_pc argument is provided, no state is changed,
  * but the new pc is stored in the variable pointed at by the argument
  */
-int arm_simulate_step_core(target_t *target, uint32_t *dry_run_pc, struct arm_sim_interface *sim)
+int arm_simulate_step_core(target_t *target,
+		uint32_t *dry_run_pc, struct arm_sim_interface *sim)
 {
 	uint32_t current_pc = sim-&gt;get_reg(sim, 15);
 	arm_instruction_t instruction;
@@ -313,13 +323,14 @@ int arm_simulate_step_core(target_t *target, uint32_t *dry_run_pc, struct arm_si
 		if (retval != ERROR_OK)
 			return retval;
 		retval = thumb_evaluate_opcode(opcode, current_pc, &amp;instruction);
-		 if (retval != ERROR_OK)
+		if (retval != ERROR_OK)
 			return retval;
 		instruction_size = 2;
 
 		/* check condition code (only for branch (1) instructions) */
-		if ((opcode &amp; 0xf000) == 0xd000 &amp;&amp;
-		    !thumb_pass_branch_condition(sim-&gt;get_cpsr(sim, 0, 32), opcode))
+		if ((opcode &amp; 0xf000) == 0xd000
+				&amp;&amp; !thumb_pass_branch_condition(
+					sim-&gt;get_cpsr(sim, 0, 32), opcode))
 		{
 			if (dry_run_pc)
 			{
@@ -431,7 +442,10 @@ int arm_simulate_step_core(target_t *target, uint32_t *dry_run_pc, struct arm_si
 		else
 			Rn = 0;
 
-		shifter_operand = arm_shifter_operand(sim, instruction.info.data_proc.variant, instruction.info.data_proc.shifter_operand, &amp;carry_out);
+		shifter_operand = arm_shifter_operand(sim,
+				instruction.info.data_proc.variant,
+				instruction.info.data_proc.shifter_operand,
+				&amp;carry_out);
 
 		/* adjust Rn in case the PC is being read */
 		if (instruction.info.data_proc.Rn == 15)
@@ -520,7 +534,8 @@ int arm_simulate_step_core(target_t *target, uint32_t *dry_run_pc, struct arm_si
 		else if (instruction.info.load_store.offset_mode == 1)
 		{
 			uint32_t offset;
-			uint32_t Rm = sim-&gt;get_reg_mode(sim, instruction.info.load_store.offset.reg.Rm);
+			uint32_t Rm = sim-&gt;get_reg_mode(sim,
+					instruction.info.load_store.offset.reg.Rm);
 			uint8_t shift = instruction.info.load_store.offset.reg.shift;
 			uint8_t shift_imm = instruction.info.load_store.offset.reg.shift_imm;
 			uint8_t carry = sim-&gt;get_cpsr(sim, 29, 1);
@@ -540,29 +555,34 @@ int arm_simulate_step_core(target_t *target, uint32_t *dry_run_pc, struct arm_si
 		if (instruction.info.load_store.index_mode == 0)
 		{
 			/* offset mode
-			 * we load from the modified address, but don't change the base address register */
+			 * we load from the modified address, but don't change
+			 * the base address register
+			 */
 			load_address = modified_address;
 			modified_address = Rn;
 		}
 		else if (instruction.info.load_store.index_mode == 1)
 		{
 			/* pre-indexed mode
-			 * we load from the modified address, and write it back to the base address register */
+			 * we load from the modified address, and write it
+			 * back to the base address register
+			 */
 			load_address = modified_address;
 		}
 		else if (instruction.info.load_store.index_mode == 2)
 		{
 			/* post-indexed mode
-			 * we load from the unmodified address, and write the modified address back */
-			 load_address = Rn;
+			 * we load from the unmodified address, and write the
+			 * modified address back
+			 */
+			load_address = Rn;
 		}
 
 		if ((!dry_run_pc) || (instruction.info.load_store.Rd == 15))
 		{
-			if ((retval = target_read_u32(target, load_address, &amp;load_value)) != ERROR_OK)
-			{
+			retval = target_read_u32(target, load_address, &amp;load_value);
+			if (retval != ERROR_OK)
 				return retval;
-			}
 		}
 
 		if (dry_run_pc)
@@ -697,7 +717,8 @@ int arm_simulate_step_core(target_t *target, uint32_t *dry_run_pc, struct arm_si
 		}
 		else
 		{
-			uint32_t Rn = sim-&gt;get_reg_mode(sim, instruction.info.load_store_multiple.Rn);
+			uint32_t Rn = sim-&gt;get_reg_mode(sim,
+					instruction.info.load_store_multiple.Rn);
 			int bits_set = 0;
 			enum armv4_5_mode mode = sim-&gt;get_mode(sim);
 
@@ -739,7 +760,8 @@ int arm_simulate_step_core(target_t *target, uint32_t *dry_run_pc, struct arm_si
 
 			/* base register writeback */
 			if (instruction.info.load_store_multiple.W)
-				sim-&gt;set_reg_mode(sim, instruction.info.load_store_multiple.Rn, Rn);
+				sim-&gt;set_reg_mode(sim,
+					instruction.info.load_store_multiple.Rn, Rn);
 
 		}
 	}
@@ -782,14 +804,16 @@ static uint32_t armv4_5_get_reg_mode(struct arm_sim_interface *sim, int reg)
 {
 	armv4_5_common_t *armv4_5 = (armv4_5_common_t *)sim-&gt;user_data;
 
-	return buf_get_u32(ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, reg).value, 0, 32);
+	return buf_get_u32(ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache,
+			armv4_5-&gt;core_mode, reg).value, 0, 32);
 }
 
 static void armv4_5_set_reg_mode(struct arm_sim_interface *sim, int reg, uint32_t value)
 {
 	armv4_5_common_t *armv4_5 = (armv4_5_common_t *)sim-&gt;user_data;
 
-	buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache, armv4_5-&gt;core_mode, reg).value, 0, 32, value);
+	buf_set_u32(ARMV4_5_CORE_REG_MODE(armv4_5-&gt;core_cache,
+			armv4_5-&gt;core_mode, reg).value, 0, 32, value);
 }
 
 static uint32_t armv4_5_get_cpsr(struct arm_sim_interface *sim, int pos, int bits)

-----------------------------------------------------------------------

Summary of changes:
 src/target/arm_simulator.c |   74 +++++++++++++++++++++++++++++---------------
 1 files changed, 49 insertions(+), 25 deletions(-)


hooks/post-receive
-- 
Main OpenOCD repository

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="001739.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.3.0-95-g7d9df4b
</A></li>
	<LI>Next message: <A HREF="001741.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.3.0-98-gda3196b
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#1740">[ date ]</a>
              <a href="thread.html#1740">[ thread ]</a>
              <a href="subject.html#1740">[ subject ]</a>
              <a href="author.html#1740">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-svn">More information about the openocd-svn
mailing list</a><br>
</body></html>
