# RISC-5-Simulator
A simulator which helps to test the performance of newly released architecture RISC-5
This project is based on RISC-5 architecture. The project Implements I-type, B-type, S-type AND arithmetic logic unit instructions. The project accepts RISC-5 assembly language as input and shows the changing in registers and memory accordingly.
