<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MIPS_CORE.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MIPS_CORE.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MIPS_CORE.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MIPS_CORE.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MIPS_CORE.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MIPS_CORE.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MIPS_CORE.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_CORE.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPS_CORE.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MIPS_CORE.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MIPS_CORE.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_CORE_TESTER_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MIPS_CORE_TESTER_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MIPS_CORE_TESTER_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_CORE_TESTER_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MIPS_CORE_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MIPS_CORE_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPS_CORE_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MIPS_CORE_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MIPS_CORE_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1492107755" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1492107755">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492114887" xil_pn:in_ck="-3285093019010056948" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1492114887">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_CONTROL.v"/>
      <outfile xil_pn:name="CPU_EU.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="DMEM_256x8.v"/>
      <outfile xil_pn:name="IMEM_128x8.v"/>
      <outfile xil_pn:name="MIPS_CORE.v"/>
      <outfile xil_pn:name="MIPS_CORE_TESTER.v"/>
      <outfile xil_pn:name="Mux2to1_32bit.v"/>
      <outfile xil_pn:name="Mux2to1_5bit.v"/>
      <outfile xil_pn:name="RegFile32.v"/>
      <outfile xil_pn:name="SignExtend16_32.v"/>
    </transform>
    <transform xil_pn:end_ts="1492107760" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-91737938628156402" xil_pn:start_ts="1492107760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492107760" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2303262656923143380" xil_pn:start_ts="1492107760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492107760" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="501787438783299806" xil_pn:start_ts="1492107760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492114896" xil_pn:in_ck="-3285093019010056948" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1492114896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_CONTROL.v"/>
      <outfile xil_pn:name="CPU_EU.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="DMEM_256x8.v"/>
      <outfile xil_pn:name="IMEM_128x8.v"/>
      <outfile xil_pn:name="MIPS_CORE.v"/>
      <outfile xil_pn:name="MIPS_CORE_TESTER.v"/>
      <outfile xil_pn:name="Mux2to1_32bit.v"/>
      <outfile xil_pn:name="Mux2to1_5bit.v"/>
      <outfile xil_pn:name="RegFile32.v"/>
      <outfile xil_pn:name="SignExtend16_32.v"/>
    </transform>
    <transform xil_pn:end_ts="1492114899" xil_pn:in_ck="-3285093019010056948" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5172745279902777611" xil_pn:start_ts="1492114896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MIPS_CORE_TESTER_beh.prj"/>
      <outfile xil_pn:name="MIPS_CORE_TESTER_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1492114899" xil_pn:in_ck="-409166803663838810" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5348082333498582930" xil_pn:start_ts="1492114899">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MIPS_CORE_TESTER_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1492110029" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1492110029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492110029" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3807388246698960086" xil_pn:start_ts="1492110029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492110029" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="501787438783299806" xil_pn:start_ts="1492110029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492110029" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1492110029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492110029" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8867114504755398856" xil_pn:start_ts="1492110029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492110029" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1492110029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492110029" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8942195322973838168" xil_pn:start_ts="1492110029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492110134" xil_pn:in_ck="8287576899534214201" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-569669208520943141" xil_pn:start_ts="1492110029">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1492110134" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119243506675346461" xil_pn:start_ts="1492110134">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492110155" xil_pn:in_ck="3116372952514645415" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2444627478365933999" xil_pn:start_ts="1492110134">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1492110172" xil_pn:in_ck="3116372952514645416" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1492110155">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
