Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar  2 01:09:00 2020
| Host         : Pine-Ripper running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file nexys4fpga_v2_control_sets_placed.rpt
| Design       : nexys4fpga_v2
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    29 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     10 |            1 |
|    16+ |           28 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             918 |          144 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             798 |           88 |
| Yes          | No                    | No                     |             208 |           31 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             756 |          127 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+-------------------------------------+-----------------------------------+------------------+----------------+
|          Clock Signal         |            Enable Signal            |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-------------------------------+-------------------------------------+-----------------------------------+------------------+----------------+
|  generated_clock/inst/clk_183 |                                     | CTL/SS[0]                         |                2 |             10 |
|  generated_clock/inst/clk_183 | OUTMUX/BINBCD/bin_reg1              | OUTMUX/BINBCD/done_conversion     |                3 |             16 |
|  generated_clock/inst/clk_183 | CTL/Q[0]                            | DB/JA_OBUF[1]                     |                6 |             32 |
|  generated_clock/inst/clk_183 | OUTMUX/BINBCD/bin_reg[15]_i_1_n_0   |                                   |                5 |             32 |
|  generated_clock/inst/clk_183 | OUTMUX/BINBCD/bin_reg[15]_i_1_n_0   | OUTMUX/BINBCD/bin_reg[31]_i_1_n_0 |                6 |             32 |
|  generated_clock/inst/clk_183 | inputs[0][15]_i_1_n_0               | DB/JA_OBUF[1]                     |                3 |             32 |
|  generated_clock/inst/clk_183 | inputs[12][15]_i_1_n_0              | DB/JA_OBUF[1]                     |                7 |             32 |
|  generated_clock/inst/clk_183 | inputs[14][15]_i_1_n_0              | DB/JA_OBUF[1]                     |                5 |             32 |
|  generated_clock/inst/clk_183 | inputs[1][15]_i_1_n_0               | DB/JA_OBUF[1]                     |                5 |             32 |
|  generated_clock/inst/clk_183 | inputs[15][15]_i_1_n_0              | DB/JA_OBUF[1]                     |                6 |             32 |
|  generated_clock/inst/clk_183 | inputs[3][15]_i_1_n_0               | DB/JA_OBUF[1]                     |                5 |             32 |
|  generated_clock/inst/clk_183 | inputs[10][15]_i_1_n_0              | DB/JA_OBUF[1]                     |                5 |             32 |
|  generated_clock/inst/clk_183 | inputs[11][15]_i_1_n_0              | DB/JA_OBUF[1]                     |                6 |             32 |
|  generated_clock/inst/clk_183 | inputs[13][15]_i_1_n_0              | DB/JA_OBUF[1]                     |                6 |             32 |
|  generated_clock/inst/clk_183 | inputs[2][15]_i_1_n_0               | DB/JA_OBUF[1]                     |                5 |             32 |
|  generated_clock/inst/clk_183 | inputs[6][15]_i_1_n_0               | DB/JA_OBUF[1]                     |                6 |             32 |
|  generated_clock/inst/clk_183 | inputs[5][15]_i_1_n_0               | DB/JA_OBUF[1]                     |                4 |             32 |
|  generated_clock/inst/clk_183 | inputs[9][15]_i_1_n_0               | DB/JA_OBUF[1]                     |                9 |             32 |
|  generated_clock/inst/clk_183 | inputs[8][15]_i_1_n_0               | DB/JA_OBUF[1]                     |                3 |             32 |
|  generated_clock/inst/clk_183 | inputs[7][15]_i_1_n_0               | DB/JA_OBUF[1]                     |                4 |             32 |
|  generated_clock/inst/clk_183 | inputs[4][15]_i_1_n_0               | DB/JA_OBUF[1]                     |                3 |             32 |
|  generated_clock/inst/clk_183 | DB/E[0]                             | DB/JA_OBUF[1]                     |                7 |             36 |
|  generated_clock/inst/clk_183 |                                     | DB/is_top_cnt_reached             |                8 |             64 |
|  generated_clock/inst/clk_183 | OUTMUX/BINBCD/bcd_reg[31]_i_2_n_0   | OUTMUX/BINBCD/bcd_reg[31]_i_1_n_0 |               10 |             64 |
|  generated_clock/inst/clk_183 | OUTMUX/BINBCD/dat_bcd_o[31]_i_1_n_0 | DB/JA_OBUF[1]                     |               13 |             64 |
|  generated_clock/inst/clk_183 |                                     | DB/JA_OBUF[0]                     |               19 |            110 |
|  generated_clock/inst/clk_183 | DB/is_top_cnt_reached               |                                   |               26 |            176 |
|  generated_clock/inst/clk_183 |                                     | DB/JA_OBUF[1]                     |               59 |            614 |
|  generated_clock/inst/clk_183 |                                     |                                   |              144 |            918 |
+-------------------------------+-------------------------------------+-----------------------------------+------------------+----------------+


