{'strg_ub_sram_tb_shared_loops_buf2out_autovec_read_0_': ['strg_ub_sram_tb_shared_output_sched_gen_0_enable', 'strg_ub_sram_tb_shared_output_sched_gen_0_sched_addr_gen_strides', 'strg_ub_sram_tb_shared_output_sched_gen_0_sched_addr_gen_starting_addr', 'strg_ub_tb_only_tb_write_addr_gen_0_strides', 'strg_ub_tb_only_tb_write_addr_gen_0_starting_addr'], 'strg_ub_tb_only_loops_buf2out_read_1_': ['strg_ub_tb_only_tb_read_sched_gen_1_sched_addr_gen_strides', 'strg_ub_tb_only_tb_read_addr_gen_1_strides', 'strg_ub_tb_only_tb_read_sched_gen_1_enable', 'strg_ub_tb_only_tb_read_sched_gen_1_sched_addr_gen_starting_addr', 'strg_ub_tb_only_tb_read_addr_gen_1_starting_addr'], 'strg_ub_sram_tb_shared_loops_buf2out_autovec_read_1_': ['strg_ub_sram_tb_shared_output_sched_gen_1_sched_addr_gen_strides', 'strg_ub_sram_tb_shared_output_sched_gen_1_sched_addr_gen_starting_addr', 'strg_ub_sram_tb_shared_output_sched_gen_1_enable', 'strg_ub_tb_only_tb_write_addr_gen_1_starting_addr', 'strg_ub_tb_only_tb_write_addr_gen_1_strides'], 'strg_ub_tb_only_loops_buf2out_read_0_': ['strg_ub_tb_only_tb_read_sched_gen_0_sched_addr_gen_strides', 'strg_ub_tb_only_tb_read_sched_gen_0_sched_addr_gen_starting_addr', 'strg_ub_tb_only_tb_read_addr_gen_0_strides', 'strg_ub_tb_only_tb_read_addr_gen_0_starting_addr', 'strg_ub_tb_only_tb_read_sched_gen_0_enable']}
