Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Nov 20 21:59:46 2022
| Host         : kite running 64-bit CachyOS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6619)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (19608)
5. checking no_input_delay (2)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6619)
---------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: bcd1/Sel_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd1/Sel_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bcd1/count_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cacheController/miss_count_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cacheController/miss_count_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cacheController/miss_count_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cacheController/miss_count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cacheController/miss_count_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cacheController/miss_count_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cacheController/miss_count_reg[7]/Q (HIGH)

 There are 6554 register/latch pins with no clock driven by root clock pin: clockDivider/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (19608)
----------------------------------------------------
 There are 19608 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.152        0.000                      0                   71        0.119        0.000                      0                   71        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk_in  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in              5.152        0.000                      0                   71        0.119        0.000                      0                   71        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :            0  Failing Endpoints,  Worst Slack        5.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 clockDivider/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.828ns (19.500%)  route 3.418ns (80.500%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.626     5.229    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clockDivider/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clockDivider/counter_reg[16]/Q
                         net (fo=2, routed)           1.096     6.781    clockDivider/counter[16]
    SLICE_X53Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.905 f  clockDivider/counter[0]_i_3/O
                         net (fo=1, routed)           0.877     7.781    clockDivider/counter[0]_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.905 f  clockDivider/counter[0]_i_2/O
                         net (fo=3, routed)           0.491     8.396    clockDivider/counter[0]_i_2_n_0
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.520 r  clockDivider/counter[26]_i_1/O
                         net (fo=26, routed)          0.955     9.475    clockDivider/clk_out
    SLICE_X52Y100        FDRE                                         r  clockDivider/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.489    14.911    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clockDivider/counter_reg[25]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X52Y100        FDRE (Setup_fdre_C_R)       -0.429    14.627    clockDivider/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 clockDivider/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 0.828ns (19.500%)  route 3.418ns (80.500%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.626     5.229    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clockDivider/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clockDivider/counter_reg[16]/Q
                         net (fo=2, routed)           1.096     6.781    clockDivider/counter[16]
    SLICE_X53Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.905 f  clockDivider/counter[0]_i_3/O
                         net (fo=1, routed)           0.877     7.781    clockDivider/counter[0]_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.905 f  clockDivider/counter[0]_i_2/O
                         net (fo=3, routed)           0.491     8.396    clockDivider/counter[0]_i_2_n_0
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.520 r  clockDivider/counter[26]_i_1/O
                         net (fo=26, routed)          0.955     9.475    clockDivider/clk_out
    SLICE_X52Y100        FDRE                                         r  clockDivider/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.489    14.911    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clockDivider/counter_reg[26]/C
                         clock pessimism              0.180    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X52Y100        FDRE (Setup_fdre_C_R)       -0.429    14.627    clockDivider/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 clockDivider/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.828ns (20.938%)  route 3.126ns (79.062%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.626     5.229    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clockDivider/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clockDivider/counter_reg[16]/Q
                         net (fo=2, routed)           1.096     6.781    clockDivider/counter[16]
    SLICE_X53Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.905 f  clockDivider/counter[0]_i_3/O
                         net (fo=1, routed)           0.877     7.781    clockDivider/counter[0]_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.905 f  clockDivider/counter[0]_i_2/O
                         net (fo=3, routed)           0.491     8.396    clockDivider/counter[0]_i_2_n_0
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.520 r  clockDivider/counter[26]_i_1/O
                         net (fo=26, routed)          0.663     9.183    clockDivider/clk_out
    SLICE_X52Y99         FDRE                                         r  clockDivider/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.928    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clockDivider/counter_reg[21]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y99         FDRE (Setup_fdre_C_R)       -0.429    14.739    clockDivider/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 clockDivider/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.828ns (20.938%)  route 3.126ns (79.062%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.626     5.229    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clockDivider/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clockDivider/counter_reg[16]/Q
                         net (fo=2, routed)           1.096     6.781    clockDivider/counter[16]
    SLICE_X53Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.905 f  clockDivider/counter[0]_i_3/O
                         net (fo=1, routed)           0.877     7.781    clockDivider/counter[0]_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.905 f  clockDivider/counter[0]_i_2/O
                         net (fo=3, routed)           0.491     8.396    clockDivider/counter[0]_i_2_n_0
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.520 r  clockDivider/counter[26]_i_1/O
                         net (fo=26, routed)          0.663     9.183    clockDivider/clk_out
    SLICE_X52Y99         FDRE                                         r  clockDivider/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.928    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clockDivider/counter_reg[22]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y99         FDRE (Setup_fdre_C_R)       -0.429    14.739    clockDivider/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 clockDivider/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.828ns (20.938%)  route 3.126ns (79.062%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.626     5.229    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clockDivider/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clockDivider/counter_reg[16]/Q
                         net (fo=2, routed)           1.096     6.781    clockDivider/counter[16]
    SLICE_X53Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.905 f  clockDivider/counter[0]_i_3/O
                         net (fo=1, routed)           0.877     7.781    clockDivider/counter[0]_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.905 f  clockDivider/counter[0]_i_2/O
                         net (fo=3, routed)           0.491     8.396    clockDivider/counter[0]_i_2_n_0
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.520 r  clockDivider/counter[26]_i_1/O
                         net (fo=26, routed)          0.663     9.183    clockDivider/clk_out
    SLICE_X52Y99         FDRE                                         r  clockDivider/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.928    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clockDivider/counter_reg[23]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y99         FDRE (Setup_fdre_C_R)       -0.429    14.739    clockDivider/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.556ns  (required time - arrival time)
  Source:                 clockDivider/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.828ns (20.938%)  route 3.126ns (79.062%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.626     5.229    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clockDivider/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clockDivider/counter_reg[16]/Q
                         net (fo=2, routed)           1.096     6.781    clockDivider/counter[16]
    SLICE_X53Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.905 f  clockDivider/counter[0]_i_3/O
                         net (fo=1, routed)           0.877     7.781    clockDivider/counter[0]_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.905 f  clockDivider/counter[0]_i_2/O
                         net (fo=3, routed)           0.491     8.396    clockDivider/counter[0]_i_2_n_0
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.520 r  clockDivider/counter[26]_i_1/O
                         net (fo=26, routed)          0.663     9.183    clockDivider/clk_out
    SLICE_X52Y99         FDRE                                         r  clockDivider/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.505    14.928    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clockDivider/counter_reg[24]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y99         FDRE (Setup_fdre_C_R)       -0.429    14.739    clockDivider/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -9.183    
  -------------------------------------------------------------------
                         slack                                  5.556    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 clockDivider/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.828ns (20.981%)  route 3.118ns (79.019%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.626     5.229    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clockDivider/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clockDivider/counter_reg[16]/Q
                         net (fo=2, routed)           1.096     6.781    clockDivider/counter[16]
    SLICE_X53Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.905 f  clockDivider/counter[0]_i_3/O
                         net (fo=1, routed)           0.877     7.781    clockDivider/counter[0]_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.905 f  clockDivider/counter[0]_i_2/O
                         net (fo=3, routed)           0.491     8.396    clockDivider/counter[0]_i_2_n_0
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.520 r  clockDivider/counter[26]_i_1/O
                         net (fo=26, routed)          0.655     9.175    clockDivider/clk_out
    SLICE_X52Y96         FDRE                                         r  clockDivider/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.927    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clockDivider/counter_reg[10]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.429    14.738    clockDivider/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 clockDivider/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.828ns (20.981%)  route 3.118ns (79.019%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.626     5.229    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clockDivider/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clockDivider/counter_reg[16]/Q
                         net (fo=2, routed)           1.096     6.781    clockDivider/counter[16]
    SLICE_X53Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.905 f  clockDivider/counter[0]_i_3/O
                         net (fo=1, routed)           0.877     7.781    clockDivider/counter[0]_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.905 f  clockDivider/counter[0]_i_2/O
                         net (fo=3, routed)           0.491     8.396    clockDivider/counter[0]_i_2_n_0
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.520 r  clockDivider/counter[26]_i_1/O
                         net (fo=26, routed)          0.655     9.175    clockDivider/clk_out
    SLICE_X52Y96         FDRE                                         r  clockDivider/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.927    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clockDivider/counter_reg[11]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.429    14.738    clockDivider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 clockDivider/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.828ns (20.981%)  route 3.118ns (79.019%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.626     5.229    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clockDivider/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clockDivider/counter_reg[16]/Q
                         net (fo=2, routed)           1.096     6.781    clockDivider/counter[16]
    SLICE_X53Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.905 f  clockDivider/counter[0]_i_3/O
                         net (fo=1, routed)           0.877     7.781    clockDivider/counter[0]_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.905 f  clockDivider/counter[0]_i_2/O
                         net (fo=3, routed)           0.491     8.396    clockDivider/counter[0]_i_2_n_0
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.520 r  clockDivider/counter[26]_i_1/O
                         net (fo=26, routed)          0.655     9.175    clockDivider/clk_out
    SLICE_X52Y96         FDRE                                         r  clockDivider/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.927    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clockDivider/counter_reg[12]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.429    14.738    clockDivider/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 clockDivider/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_in rise@10.000ns - clk_in rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.828ns (20.981%)  route 3.118ns (79.019%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.626     5.229    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y97         FDRE                                         r  clockDivider/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.456     5.685 f  clockDivider/counter_reg[16]/Q
                         net (fo=2, routed)           1.096     6.781    clockDivider/counter[16]
    SLICE_X53Y97         LUT4 (Prop_lut4_I0_O)        0.124     6.905 f  clockDivider/counter[0]_i_3/O
                         net (fo=1, routed)           0.877     7.781    clockDivider/counter[0]_i_3_n_0
    SLICE_X53Y97         LUT6 (Prop_lut6_I0_O)        0.124     7.905 f  clockDivider/counter[0]_i_2/O
                         net (fo=3, routed)           0.491     8.396    clockDivider/counter[0]_i_2_n_0
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.124     8.520 r  clockDivider/counter[26]_i_1/O
                         net (fo=26, routed)          0.655     9.175    clockDivider/clk_out
    SLICE_X52Y96         FDRE                                         r  clockDivider/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.927    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clockDivider/counter_reg[9]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.429    14.738    clockDivider/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  5.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 clockDivider/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.565     1.484    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clockDivider/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clockDivider/counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.758    clockDivider/counter[23]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  clockDivider/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.919    clockDivider/counter0_carry__4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.973 r  clockDivider/counter0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.973    clockDivider/data0[25]
    SLICE_X52Y100        FDRE                                         r  clockDivider/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.828     1.994    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clockDivider/counter_reg[25]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    clockDivider/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 clockDivider/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.565     1.484    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clockDivider/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clockDivider/counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.758    clockDivider/counter[23]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.918 r  clockDivider/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.919    clockDivider/counter0_carry__4_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.009 r  clockDivider/counter0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.009    clockDivider/data0[26]
    SLICE_X52Y100        FDRE                                         r  clockDivider/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.828     1.994    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y100        FDRE                                         r  clockDivider/counter_reg[26]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    clockDivider/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 bcd1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.570     1.489    bcd1/clk_in_IBUF_BUFG
    SLICE_X12Y102        FDRE                                         r  bcd1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y102        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  bcd1/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.768    bcd1/count_reg_n_0_[10]
    SLICE_X12Y102        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  bcd1/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    bcd1/count_reg[8]_i_1_n_5
    SLICE_X12Y102        FDRE                                         r  bcd1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.841     2.006    bcd1/clk_in_IBUF_BUFG
    SLICE_X12Y102        FDRE                                         r  bcd1/count_reg[10]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X12Y102        FDRE (Hold_fdre_C_D)         0.134     1.623    bcd1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 bcd1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.569     1.488    bcd1/clk_in_IBUF_BUFG
    SLICE_X12Y103        FDRE                                         r  bcd1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.164     1.652 r  bcd1/count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.767    bcd1/count_reg_n_0_[14]
    SLICE_X12Y103        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  bcd1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    bcd1/count_reg[12]_i_1_n_5
    SLICE_X12Y103        FDRE                                         r  bcd1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.840     2.005    bcd1/clk_in_IBUF_BUFG
    SLICE_X12Y103        FDRE                                         r  bcd1/count_reg[14]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X12Y103        FDRE (Hold_fdre_C_D)         0.134     1.622    bcd1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 bcd1/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.570     1.489    bcd1/clk_in_IBUF_BUFG
    SLICE_X12Y101        FDRE                                         r  bcd1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  bcd1/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.768    bcd1/count_reg_n_0_[6]
    SLICE_X12Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.878 r  bcd1/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    bcd1/count_reg[4]_i_1_n_5
    SLICE_X12Y101        FDRE                                         r  bcd1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.841     2.006    bcd1/clk_in_IBUF_BUFG
    SLICE_X12Y101        FDRE                                         r  bcd1/count_reg[6]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X12Y101        FDRE (Hold_fdre_C_D)         0.134     1.623    bcd1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clockDivider/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.565     1.484    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  clockDivider/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clockDivider/counter_reg[19]/Q
                         net (fo=2, routed)           0.133     1.758    clockDivider/counter[19]
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.869 r  clockDivider/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.869    clockDivider/data0[19]
    SLICE_X52Y98         FDRE                                         r  clockDivider/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.835     2.000    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y98         FDRE                                         r  clockDivider/counter_reg[19]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y98         FDRE (Hold_fdre_C_D)         0.105     1.589    clockDivider/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clockDivider/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.565     1.484    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clockDivider/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clockDivider/counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.758    clockDivider/counter[23]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.869 r  clockDivider/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.869    clockDivider/data0[23]
    SLICE_X52Y99         FDRE                                         r  clockDivider/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.835     2.000    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y99         FDRE                                         r  clockDivider/counter_reg[23]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y99         FDRE (Hold_fdre_C_D)         0.105     1.589    clockDivider/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clockDivider/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockDivider/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.564     1.483    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  clockDivider/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  clockDivider/counter_reg[7]/Q
                         net (fo=2, routed)           0.134     1.758    clockDivider/counter[7]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.869 r  clockDivider/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.869    clockDivider/data0[7]
    SLICE_X52Y95         FDRE                                         r  clockDivider/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.834     1.999    clockDivider/clk_in_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  clockDivider/counter_reg[7]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.105     1.588    clockDivider/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 bcd1/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.570     1.489    bcd1/clk_in_IBUF_BUFG
    SLICE_X12Y102        FDRE                                         r  bcd1/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y102        FDRE (Prop_fdre_C_Q)         0.164     1.653 r  bcd1/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.768    bcd1/count_reg_n_0_[10]
    SLICE_X12Y102        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.914 r  bcd1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    bcd1/count_reg[8]_i_1_n_4
    SLICE_X12Y102        FDRE                                         r  bcd1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.841     2.006    bcd1/clk_in_IBUF_BUFG
    SLICE_X12Y102        FDRE                                         r  bcd1/count_reg[11]/C
                         clock pessimism             -0.516     1.489    
    SLICE_X12Y102        FDRE (Hold_fdre_C_D)         0.134     1.623    bcd1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 bcd1/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bcd1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.569     1.488    bcd1/clk_in_IBUF_BUFG
    SLICE_X12Y103        FDRE                                         r  bcd1/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y103        FDRE (Prop_fdre_C_Q)         0.164     1.652 r  bcd1/count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.767    bcd1/count_reg_n_0_[14]
    SLICE_X12Y103        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.913 r  bcd1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.913    bcd1/count_reg[12]_i_1_n_4
    SLICE_X12Y103        FDRE                                         r  bcd1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.840     2.005    bcd1/clk_in_IBUF_BUFG
    SLICE_X12Y103        FDRE                                         r  bcd1/count_reg[15]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X12Y103        FDRE (Hold_fdre_C_D)         0.134     1.622    bcd1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y100   bcd1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y102   bcd1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y102   bcd1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y103   bcd1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y103   bcd1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y103   bcd1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y103   bcd1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y104   bcd1/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y100   bcd1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y100   bcd1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y100   bcd1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y102   bcd1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y102   bcd1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y102   bcd1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y102   bcd1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y103   bcd1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y103   bcd1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y103   bcd1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y103   bcd1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y100   bcd1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y100   bcd1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y102   bcd1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y102   bcd1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y102   bcd1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y102   bcd1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y103   bcd1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y103   bcd1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y103   bcd1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y103   bcd1/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         19635 Endpoints
Min Delay         19635 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cacheController/tag_dir_reg[133][3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.662ns  (logic 1.602ns (4.143%)  route 37.060ns (95.857%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=278, routed)        10.249    11.726    cacheController/reset_IBUF
    SLICE_X3Y149         LUT1 (Prop_lut1_I0_O)        0.124    11.850 f  cacheController/FSM_sequential_state[2]_i_2/O
                         net (fo=6427, routed)       26.812    38.662    cacheController/reset
    SLICE_X52Y109        FDCE                                         f  cacheController/tag_dir_reg[133][3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cacheController/tag_dir_reg[133][8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.662ns  (logic 1.602ns (4.143%)  route 37.060ns (95.857%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=278, routed)        10.249    11.726    cacheController/reset_IBUF
    SLICE_X3Y149         LUT1 (Prop_lut1_I0_O)        0.124    11.850 f  cacheController/FSM_sequential_state[2]_i_2/O
                         net (fo=6427, routed)       26.812    38.662    cacheController/reset
    SLICE_X52Y109        FDCE                                         f  cacheController/tag_dir_reg[133][8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cacheController/tag_dir_reg[89][0]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.658ns  (logic 1.602ns (4.143%)  route 37.056ns (95.857%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=278, routed)        10.249    11.726    cacheController/reset_IBUF
    SLICE_X3Y149         LUT1 (Prop_lut1_I0_O)        0.124    11.850 f  cacheController/FSM_sequential_state[2]_i_2/O
                         net (fo=6427, routed)       26.808    38.658    cacheController/reset
    SLICE_X53Y109        FDCE                                         f  cacheController/tag_dir_reg[89][0]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cacheController/tag_dir_reg[69][0]_C/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.537ns  (logic 1.602ns (4.156%)  route 36.935ns (95.844%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=278, routed)        10.249    11.726    cacheController/reset_IBUF
    SLICE_X3Y149         LUT1 (Prop_lut1_I0_O)        0.124    11.850 f  cacheController/FSM_sequential_state[2]_i_2/O
                         net (fo=6427, routed)       26.686    38.537    cacheController/reset
    SLICE_X52Y112        FDCE                                         f  cacheController/tag_dir_reg[69][0]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cacheController/tag_dir_reg[69][10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.537ns  (logic 1.602ns (4.156%)  route 36.935ns (95.844%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=278, routed)        10.249    11.726    cacheController/reset_IBUF
    SLICE_X3Y149         LUT1 (Prop_lut1_I0_O)        0.124    11.850 f  cacheController/FSM_sequential_state[2]_i_2/O
                         net (fo=6427, routed)       26.686    38.537    cacheController/reset
    SLICE_X52Y112        FDCE                                         f  cacheController/tag_dir_reg[69][10]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cacheController/tag_dir_reg[69][3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.537ns  (logic 1.602ns (4.156%)  route 36.935ns (95.844%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=278, routed)        10.249    11.726    cacheController/reset_IBUF
    SLICE_X3Y149         LUT1 (Prop_lut1_I0_O)        0.124    11.850 f  cacheController/FSM_sequential_state[2]_i_2/O
                         net (fo=6427, routed)       26.686    38.537    cacheController/reset
    SLICE_X52Y112        FDCE                                         f  cacheController/tag_dir_reg[69][3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cacheController/tag_dir_reg[69][4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.537ns  (logic 1.602ns (4.156%)  route 36.935ns (95.844%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=278, routed)        10.249    11.726    cacheController/reset_IBUF
    SLICE_X3Y149         LUT1 (Prop_lut1_I0_O)        0.124    11.850 f  cacheController/FSM_sequential_state[2]_i_2/O
                         net (fo=6427, routed)       26.686    38.537    cacheController/reset
    SLICE_X52Y112        FDCE                                         f  cacheController/tag_dir_reg[69][4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cacheController/tag_dir_reg[69][5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.537ns  (logic 1.602ns (4.156%)  route 36.935ns (95.844%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=278, routed)        10.249    11.726    cacheController/reset_IBUF
    SLICE_X3Y149         LUT1 (Prop_lut1_I0_O)        0.124    11.850 f  cacheController/FSM_sequential_state[2]_i_2/O
                         net (fo=6427, routed)       26.686    38.537    cacheController/reset
    SLICE_X52Y112        FDCE                                         f  cacheController/tag_dir_reg[69][5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cacheController/tag_dir_reg[69][6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.537ns  (logic 1.602ns (4.156%)  route 36.935ns (95.844%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=278, routed)        10.249    11.726    cacheController/reset_IBUF
    SLICE_X3Y149         LUT1 (Prop_lut1_I0_O)        0.124    11.850 f  cacheController/FSM_sequential_state[2]_i_2/O
                         net (fo=6427, routed)       26.686    38.537    cacheController/reset
    SLICE_X52Y112        FDCE                                         f  cacheController/tag_dir_reg[69][6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            cacheController/tag_dir_reg[69][8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.537ns  (logic 1.602ns (4.156%)  route 36.935ns (95.844%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_IBUF_inst/O
                         net (fo=278, routed)        10.249    11.726    cacheController/reset_IBUF
    SLICE_X3Y149         LUT1 (Prop_lut1_I0_O)        0.124    11.850 f  cacheController/FSM_sequential_state[2]_i_2/O
                         net (fo=6427, routed)       26.686    38.537    cacheController/reset
    SLICE_X52Y112        FDCE                                         f  cacheController/tag_dir_reg[69][8]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cacheController/tag_bits_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cacheController/tag_dir_reg[247][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.148ns (50.953%)  route 0.142ns (49.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE                         0.000     0.000 r  cacheController/tag_bits_reg[14]/C
    SLICE_X8Y106         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  cacheController/tag_bits_reg[14]/Q
                         net (fo=45, routed)          0.142     0.290    cacheController/tag_bits[14]
    SLICE_X10Y106        FDCE                                         r  cacheController/tag_dir_reg[247][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cacheController/tag_dir_reg[241][22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cacheController/tag_dir_reg[241][22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (57.872%)  route 0.135ns (42.128%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y176        FDCE                         0.000     0.000 r  cacheController/tag_dir_reg[241][22]/C
    SLICE_X15Y176        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cacheController/tag_dir_reg[241][22]/Q
                         net (fo=6, routed)           0.135     0.276    cacheController/tag_dir_reg_n_0_[241][22]
    SLICE_X15Y176        LUT6 (Prop_lut6_I0_O)        0.045     0.321 r  cacheController/tag_dir[241][22]_i_1/O
                         net (fo=1, routed)           0.000     0.321    cacheController/tag_dir[241][22]_i_1_n_0
    SLICE_X15Y176        FDCE                                         r  cacheController/tag_dir_reg[241][22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prog_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.164ns (48.904%)  route 0.171ns (51.096%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDCE                         0.000     0.000 r  prog_count_reg[3]/C
    SLICE_X8Y113         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  prog_count_reg[3]/Q
                         net (fo=10, routed)          0.171     0.335    bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y22         RAMB36E1                                     r  bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cacheController/tag_dir_reg[243][25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cacheController/tag_dir_reg[243][25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.789%)  route 0.153ns (45.211%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y153        FDCE                         0.000     0.000 r  cacheController/tag_dir_reg[243][25]/C
    SLICE_X37Y153        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cacheController/tag_dir_reg[243][25]/Q
                         net (fo=2, routed)           0.153     0.294    cacheController/tag_dir_reg_n_0_[243][25]
    SLICE_X37Y153        LUT5 (Prop_lut5_I0_O)        0.045     0.339 r  cacheController/tag_dir[243][25]_i_1/O
                         net (fo=1, routed)           0.000     0.339    cacheController/tag_dir[243][25]_i_1_n_0
    SLICE_X37Y153        FDCE                                         r  cacheController/tag_dir_reg[243][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prog_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.164ns (47.237%)  route 0.183ns (52.763%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y113         FDCE                         0.000     0.000 r  prog_count_reg[0]/C
    SLICE_X8Y113         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  prog_count_reg[0]/Q
                         net (fo=10, routed)          0.183     0.347    bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y22         RAMB36E1                                     r  bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 prog_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.164ns (47.225%)  route 0.183ns (52.775%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDCE                         0.000     0.000 r  prog_count_reg[4]/C
    SLICE_X8Y114         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  prog_count_reg[4]/Q
                         net (fo=10, routed)          0.183     0.347    bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y22         RAMB36E1                                     r  bramWrapper/bram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cacheController/tag_dir_reg[228][25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cacheController/tag_dir_reg[228][25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y153        FDCE                         0.000     0.000 r  cacheController/tag_dir_reg[228][25]/C
    SLICE_X33Y153        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cacheController/tag_dir_reg[228][25]/Q
                         net (fo=2, routed)           0.168     0.309    cacheController/tag_dir_reg_n_0_[228][25]
    SLICE_X33Y153        LUT5 (Prop_lut5_I0_O)        0.042     0.351 r  cacheController/tag_dir[228][25]_i_1/O
                         net (fo=1, routed)           0.000     0.351    cacheController/tag_dir[228][25]_i_1_n_0
    SLICE_X33Y153        FDCE                                         r  cacheController/tag_dir_reg[228][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cacheController/set_bits_reg[0]_rep__21/C
                            (rising edge-triggered cell FDRE)
  Destination:            cacheController/tag_dir_reg[5][25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.736%)  route 0.167ns (47.264%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y153        FDRE                         0.000     0.000 r  cacheController/set_bits_reg[0]_rep__21/C
    SLICE_X44Y153        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cacheController/set_bits_reg[0]_rep__21/Q
                         net (fo=121, routed)         0.167     0.308    cacheController/set_bits_reg[0]_rep__21_n_0
    SLICE_X45Y153        LUT6 (Prop_lut6_I4_O)        0.045     0.353 r  cacheController/tag_dir[5][25]_i_1/O
                         net (fo=1, routed)           0.000     0.353    cacheController/tag_dir[5][25]_i_1_n_0
    SLICE_X45Y153        FDCE                                         r  cacheController/tag_dir_reg[5][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cacheController/tag_dir_reg[26][25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cacheController/tag_dir_reg[26][25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        FDCE                         0.000     0.000 r  cacheController/tag_dir_reg[26][25]/C
    SLICE_X45Y154        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cacheController/tag_dir_reg[26][25]/Q
                         net (fo=2, routed)           0.167     0.308    cacheController/tag_dir_reg_n_0_[26][25]
    SLICE_X45Y154        LUT6 (Prop_lut6_I1_O)        0.045     0.353 r  cacheController/tag_dir[26][25]_i_1/O
                         net (fo=1, routed)           0.000     0.353    cacheController/tag_dir[26][25]_i_1_n_0
    SLICE_X45Y154        FDCE                                         r  cacheController/tag_dir_reg[26][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cacheController/tag_dir_reg[70][25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cacheController/tag_dir_reg[70][25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y158        FDCE                         0.000     0.000 r  cacheController/tag_dir_reg[70][25]/C
    SLICE_X41Y158        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cacheController/tag_dir_reg[70][25]/Q
                         net (fo=2, routed)           0.167     0.308    cacheController/tag_dir_reg_n_0_[70][25]
    SLICE_X41Y158        LUT6 (Prop_lut6_I1_O)        0.045     0.353 r  cacheController/tag_dir[70][25]_i_1/O
                         net (fo=1, routed)           0.000     0.353    cacheController/tag_dir[70][25]_i_1_n_0
    SLICE_X41Y158        FDCE                                         r  cacheController/tag_dir_reg[70][25]/D
  -------------------------------------------------------------------    -------------------





