DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dialect 11
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "common"
unitName "CommonLib"
itemName "ALL"
)
]
instances [
(Instance
name "I_shReg"
duLibraryName "ART"
duName "rxShiftRegister"
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
]
mwi 0
uid 24450,0
)
(Instance
name "I_cnt"
duLibraryName "ART"
duName "baudrateCounter"
elements [
(GiElement
name "baudrateCounterBitNb"
type "positive"
value "baudrateCounterBitNb"
)
]
mwi 0
uid 24508,0
)
(Instance
name "I_ctl"
duLibraryName "ART"
duName "receiverController"
elements [
(GiElement
name "baudrateCounterBitNb"
type "positive"
value "baudrateCounterBitNb"
)
(GiElement
name "baudRateDivide"
type "positive"
value "baudRateDivide"
)
]
mwi 0
uid 24721,0
)
]
libraryRefs [
"ieee"
"common"
]
)
version "32.1"
appVersion "2019.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable " "
value " "
)
(vvPair
variable "HDLDir"
value "C:\\dev\\did-labs\\Prefs\\..\\ART\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\dev\\did-labs\\Prefs\\..\\ART\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\dev\\did-labs\\Prefs\\..\\ART\\hds\\serial@port@receiver\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\dev\\did-labs\\Prefs\\..\\ART\\hds\\serial@port@receiver\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\dev\\did-labs\\Prefs\\..\\ART\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "concat_file"
value "concatenated"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\dev\\did-labs\\Prefs\\..\\ART\\hds\\serial@port@receiver"
)
(vvPair
variable "d_logical"
value "C:\\dev\\did-labs\\Prefs\\..\\ART\\hds\\serialPortReceiver"
)
(vvPair
variable "date"
value "24.04.2023"
)
(vvPair
variable "day"
value "lun."
)
(vvPair
variable "day_long"
value "lundi"
)
(vvPair
variable "dd"
value "24"
)
(vvPair
variable "designName"
value "$DESIGN_NAME"
)
(vvPair
variable "entity_name"
value "serialPortReceiver"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "axel.amand"
)
(vvPair
variable "graphical_source_date"
value "24.04.2023"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "WE7860"
)
(vvPair
variable "graphical_source_time"
value "08:20:40"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "WE7860"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "ART"
)
(vvPair
variable "library_downstream_Concatenation"
value "U:/ELN_Board/Synthesis"
)
(vvPair
variable "library_downstream_Generic_1_file"
value "U:\\ELN_Board\\Synthesis"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../NanoBlaze/designcheck"
)
(vvPair
variable "library_downstream_ModelSim"
value "D:\\Users\\ELN_labs\\VHDL_comp"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$SCRATCH_DIR/ElN/ART/work"
)
(vvPair
variable "library_downstream_SpyGlass"
value "U:\\ELN_Board\\Synthesis"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "serialPortReceiver"
)
(vvPair
variable "month"
value "avr."
)
(vvPair
variable "month_long"
value "avril"
)
(vvPair
variable "p"
value "C:\\dev\\did-labs\\Prefs\\..\\ART\\hds\\serial@port@receiver\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\dev\\did-labs\\Prefs\\..\\ART\\hds\\serialPortReceiver\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hds"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_HDSPath"
value "$HDS_HOME"
)
(vvPair
variable "task_ISEPath"
value "D:\\Labs\\ElN\\Board\\Board\\ise"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "/usr/opt/Modelsim/modeltech/bin"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "08:20:40"
)
(vvPair
variable "unit"
value "serialPortReceiver"
)
(vvPair
variable "user"
value "axel.amand"
)
(vvPair
variable "version"
value "2019.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "Vhdl2008LangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 812,0
optionalChildren [
*2 (CommentText
uid 814,0
shape (Rectangle
uid 815,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "114000,54000,133000,56000"
)
oxt "45000,22000,64000,24000"
text (MLText
uid 816,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "114200,54400,129600,55600"
st "
<enter project name here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 18600
)
position 1
ignorePrefs 1
)
*3 (CommentText
uid 817,0
shape (Rectangle
uid 818,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "82000,54000,108000,56000"
)
oxt "13000,22000,39000,24000"
text (MLText
uid 819,0
va (VaSet
fg "32768,0,0"
font "Verdana,12,1"
)
xt "88150,54300,101850,55700"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 25600
)
position 1
ignorePrefs 1
)
*4 (CommentText
uid 820,0
shape (Rectangle
uid 821,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "87000,60000,108000,62000"
)
oxt "18000,28000,39000,30000"
text (MLText
uid 822,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "87200,60400,103400,61600"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*5 (CommentText
uid 823,0
shape (Rectangle
uid 824,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "108000,54000,114000,56000"
)
oxt "39000,22000,45000,24000"
text (MLText
uid 825,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "108200,54400,112900,55600"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 5600
)
position 1
ignorePrefs 1
)
*6 (CommentText
uid 826,0
shape (Rectangle
uid 827,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "87000,56000,108000,58000"
)
oxt "18000,24000,39000,26000"
text (MLText
uid 828,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "87200,56400,102400,57600"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*7 (CommentText
uid 829,0
shape (Rectangle
uid 830,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "82000,56000,87000,58000"
)
oxt "13000,24000,18000,26000"
text (MLText
uid 831,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "82200,56400,85600,57600"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*8 (CommentText
uid 832,0
shape (Rectangle
uid 833,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "82000,58000,87000,60000"
)
oxt "13000,26000,18000,28000"
text (MLText
uid 834,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "82200,58400,85600,59600"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
*9 (CommentText
uid 835,0
shape (Rectangle
uid 836,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "108000,56000,133000,62000"
)
oxt "39000,24000,64000,30000"
text (MLText
uid 837,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "108200,56200,122300,57400"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 5600
visibleWidth 24600
)
ignorePrefs 1
)
*10 (CommentText
uid 838,0
shape (Rectangle
uid 839,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "87000,58000,108000,60000"
)
oxt "18000,26000,39000,28000"
text (MLText
uid 840,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "87200,58400,97100,59600"
st "

%library/%unit/%view

"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 20600
)
position 1
ignorePrefs 1
)
*11 (CommentText
uid 841,0
shape (Rectangle
uid 842,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "82000,60000,87000,62000"
)
oxt "13000,28000,18000,30000"
text (MLText
uid 843,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "82200,60400,86500,61600"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1600
visibleWidth 4600
)
position 1
ignorePrefs 1
)
]
shape (GroupingShape
uid 813,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 1
)
xt "82000,54000,133000,62000"
)
oxt "13000,22000,64000,30000"
)
*12 (Net
uid 3306,0
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 7,0
)
declText (MLText
uid 3307,0
va (VaSet
font "Verdana,8,0"
)
xt "26000,-2900,37200,-1900"
st "reset          : std_ulogic"
)
)
*13 (PortIoIn
uid 7091,0
shape (CompositeShape
uid 7092,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 7093,0
sl 0
ro 270
xt "52000,37625,53500,38375"
)
(Line
uid 7094,0
sl 0
ro 270
xt "53500,38000,54000,38000"
pts [
"53500,38000"
"54000,38000"
]
)
]
)
tg (WTG
uid 7095,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7096,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "46900,37300,51000,38700"
st "reset"
ju 2
blo "51000,38500"
tm "WireNameMgr"
)
s (Text
uid 7097,0
va (VaSet
font "Verdana,12,0"
)
xt "47500,38600,47500,38600"
ju 2
blo "47500,38600"
tm "SignalTypeMgr"
)
)
)
*14 (PortIoIn
uid 16853,0
shape (CompositeShape
uid 16854,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 16855,0
sl 0
ro 270
xt "52000,35625,53500,36375"
)
(Line
uid 16856,0
sl 0
ro 270
xt "53500,36000,54000,36000"
pts [
"53500,36000"
"54000,36000"
]
)
]
)
tg (WTG
uid 16857,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16858,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "47200,35500,51000,36900"
st "clock"
ju 2
blo "51000,36700"
tm "WireNameMgr"
)
s (Text
uid 16859,0
va (VaSet
font "Verdana,12,0"
)
xt "47500,36800,47500,36800"
ju 2
blo "47500,36800"
tm "SignalTypeMgr"
)
)
)
*15 (Net
uid 16866,0
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 163,0
)
declText (MLText
uid 16867,0
va (VaSet
font "Verdana,8,0"
)
xt "26000,-3800,37200,-2800"
st "clock          : std_ulogic"
)
)
*16 (Net
uid 23674,0
decl (Decl
n "serialIn"
t "std_ulogic"
o 3
suid 223,0
)
declText (MLText
uid 23675,0
va (VaSet
font "Verdana,8,0"
)
xt "26000,-2000,37200,-1000"
st "serialIn       : std_ulogic"
)
)
*17 (PortIoIn
uid 23676,0
shape (CompositeShape
uid 23677,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 23678,0
sl 0
ro 270
xt "52000,9625,53500,10375"
)
(Line
uid 23679,0
sl 0
ro 270
xt "53500,10000,54000,10000"
pts [
"53500,10000"
"54000,10000"
]
)
]
)
tg (WTG
uid 23680,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23681,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "45500,9300,51000,10700"
st "serialIn"
ju 2
blo "51000,10500"
tm "WireNameMgr"
)
s (Text
uid 23682,0
va (VaSet
font "Verdana,12,0"
)
xt "45400,10600,45400,10600"
ju 2
blo "45400,10600"
tm "SignalTypeMgr"
)
)
)
*18 (Net
uid 23760,0
decl (Decl
n "restartCounter"
t "std_logic"
o 8
suid 227,0
)
declText (MLText
uid 23761,0
va (VaSet
font "Verdana,8,0"
)
xt "26000,4300,41000,5300"
st "SIGNAL restartCounter : std_logic"
)
)
*19 (Net
uid 24094,0
decl (Decl
n "baudCount"
t "unsigned"
b "(baudrateCounterBitNb-1 DOWNTO 0)"
o 6
suid 230,0
)
declText (MLText
uid 24095,0
va (VaSet
font "Verdana,8,0"
)
xt "26000,3400,57100,4400"
st "SIGNAL baudCount      : unsigned(baudrateCounterBitNb-1 DOWNTO 0)"
)
)
*20 (Net
uid 24164,0
decl (Decl
n "shiftEn"
t "std_ulogic"
o 9
suid 231,0
)
declText (MLText
uid 24165,0
va (VaSet
font "Verdana,8,0"
)
xt "26000,5200,40500,6200"
st "SIGNAL shiftEn        : std_ulogic"
)
)
*21 (SaComponent
uid 24450,0
optionalChildren [
*22 (CptPort
uid 24430,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24431,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,13625,62000,14375"
)
tg (CPTG
uid 24432,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24433,0
va (VaSet
)
xt "63000,13500,66400,14700"
st "clock"
blo "63000,14500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*23 (CptPort
uid 24434,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24435,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,9625,78750,10375"
)
tg (CPTG
uid 24436,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24437,0
va (VaSet
)
xt "72200,9500,77000,10700"
st "dataOut"
ju 2
blo "77000,10500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dataOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 5
suid 2,0
)
)
)
*24 (CptPort
uid 24438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24439,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,15625,62000,16375"
)
tg (CPTG
uid 24440,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24441,0
va (VaSet
)
xt "63000,15500,66300,16700"
st "reset"
blo "63000,16500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*25 (CptPort
uid 24442,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24443,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,9625,62000,10375"
)
tg (CPTG
uid 24444,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24445,0
va (VaSet
)
xt "63000,9500,67600,10700"
st "serialIn"
blo "63000,10500"
)
)
thePort (LogicalPort
decl (Decl
n "serialIn"
t "std_ulogic"
o 3
suid 4,0
)
)
)
*26 (CptPort
uid 24446,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24447,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69625,18000,70375,18750"
)
tg (CPTG
uid 24448,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24449,0
va (VaSet
)
xt "69000,16000,73200,17200"
st "shiftEn"
blo "69000,17000"
)
)
thePort (LogicalPort
decl (Decl
n "shiftEn"
t "std_ulogic"
o 4
suid 5,0
)
)
)
]
shape (Rectangle
uid 24451,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "62000,6000,78000,18000"
)
oxt "-13000,13000,3000,25000"
ttg (MlTextGroup
uid 24452,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*27 (Text
uid 24453,0
va (VaSet
font "Verdana,8,1"
)
xt "62200,18000,64500,19000"
st "ART"
blo "62200,18800"
tm "BdLibraryNameMgr"
)
*28 (Text
uid 24454,0
va (VaSet
font "Verdana,8,1"
)
xt "62200,18900,70300,19900"
st "rxShiftRegister"
blo "62200,19700"
tm "CptNameMgr"
)
*29 (Text
uid 24455,0
va (VaSet
font "Verdana,8,1"
)
xt "62200,19800,66600,20800"
st "I_shReg"
blo "62200,20600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 24456,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 24457,0
text (MLText
uid 24458,0
va (VaSet
font "Verdana,8,0"
)
xt "62000,21200,78900,22200"
st "dataBitNb = dataBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "dataBitNb"
type "positive"
value "dataBitNb"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*30 (SaComponent
uid 24508,0
optionalChildren [
*31 (CptPort
uid 24492,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24493,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "103000,29625,103750,30375"
)
tg (CPTG
uid 24494,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24495,0
va (VaSet
)
xt "96600,29500,102000,30700"
st "countOut"
ju 2
blo "102000,30500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "countOut"
t "unsigned"
b "(baudrateCounterBitNb-1 DOWNTO 0)"
o 4
suid 1,0
)
)
)
*32 (CptPort
uid 24496,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24497,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86250,33625,87000,34375"
)
tg (CPTG
uid 24498,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24499,0
va (VaSet
)
xt "88000,33500,91400,34700"
st "clock"
blo "88000,34500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 2,0
)
)
)
*33 (CptPort
uid 24500,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24501,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86250,35625,87000,36375"
)
tg (CPTG
uid 24502,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24503,0
va (VaSet
)
xt "88000,35500,91300,36700"
st "reset"
blo "88000,36500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 3,0
)
)
)
*34 (CptPort
uid 24504,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24505,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "86250,29625,87000,30375"
)
tg (CPTG
uid 24506,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24507,0
va (VaSet
)
xt "88000,29500,96800,30700"
st "restartCounter"
blo "88000,30500"
)
)
thePort (LogicalPort
decl (Decl
n "restartCounter"
t "std_logic"
o 3
suid 4,0
)
)
)
]
shape (Rectangle
uid 24509,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "87000,26000,103000,38000"
)
oxt "-33000,11000,-17000,23000"
ttg (MlTextGroup
uid 24510,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*35 (Text
uid 24511,0
va (VaSet
font "Verdana,8,1"
)
xt "87400,38000,89700,39000"
st "ART"
blo "87400,38800"
tm "BdLibraryNameMgr"
)
*36 (Text
uid 24512,0
va (VaSet
font "Verdana,8,1"
)
xt "87400,38900,96400,39900"
st "baudrateCounter"
blo "87400,39700"
tm "CptNameMgr"
)
*37 (Text
uid 24513,0
va (VaSet
font "Verdana,8,1"
)
xt "87400,39800,90500,40800"
st "I_cnt"
blo "87400,40600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 24514,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 24515,0
text (MLText
uid 24516,0
va (VaSet
font "Verdana,8,0"
)
xt "87000,41200,114400,42200"
st "baudrateCounterBitNb = baudrateCounterBitNb    ( positive )  "
)
header ""
)
elements [
(GiElement
name "baudrateCounterBitNb"
type "positive"
value "baudrateCounterBitNb"
)
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*38 (PortIoOut
uid 24519,0
shape (CompositeShape
uid 24520,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24521,0
sl 0
ro 270
xt "111500,9625,113000,10375"
)
(Line
uid 24522,0
sl 0
ro 270
xt "111000,10000,111500,10000"
pts [
"111000,10000"
"111500,10000"
]
)
]
)
tg (WTG
uid 24523,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24524,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "114000,9500,139400,10900"
st "parallOut : (dataBitNb-1 DOWNTO 0)"
blo "114000,10700"
tm "WireNameMgr"
)
s (Text
uid 24525,0
va (VaSet
font "Verdana,12,0"
)
xt "114000,10800,114000,10800"
blo "114000,10800"
tm "SignalTypeMgr"
)
)
)
*39 (Net
uid 24532,0
decl (Decl
n "parallOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 232,0
)
declText (MLText
uid 24533,0
va (VaSet
font "Verdana,8,0"
)
xt "26000,-1100,51500,-100"
st "parallOut      : std_ulogic_vector(dataBitNb-1 DOWNTO 0)"
)
)
*40 (PortIoOut
uid 24538,0
shape (CompositeShape
uid 24539,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 24540,0
sl 0
ro 270
xt "111500,43625,113000,44375"
)
(Line
uid 24541,0
sl 0
ro 270
xt "111000,44000,111500,44000"
pts [
"111000,44000"
"111500,44000"
]
)
]
)
tg (WTG
uid 24542,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24543,0
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "114000,43350,120100,44750"
st "received"
blo "114000,44550"
tm "WireNameMgr"
)
s (Text
uid 24544,0
va (VaSet
font "Verdana,12,0"
)
xt "114000,44650,114000,44650"
blo "114000,44650"
tm "SignalTypeMgr"
)
)
)
*41 (Net
uid 24551,0
decl (Decl
n "received"
t "std_ulogic"
o 9
suid 233,0
)
declText (MLText
uid 24552,0
va (VaSet
font "Verdana,8,0"
)
xt "26000,-200,37700,800"
st "received       : std_ulogic"
)
)
*42 (SaComponent
uid 24721,0
optionalChildren [
*43 (CptPort
uid 24693,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24694,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,29625,62000,30375"
)
tg (CPTG
uid 24695,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24696,0
va (VaSet
)
xt "63000,29500,69100,30700"
st "baudCount"
blo "63000,30500"
)
)
thePort (LogicalPort
decl (Decl
n "baudCount"
t "unsigned"
b "(baudrateCounterBitNb-1 DOWNTO 0)"
o 1
suid 8,0
)
)
)
*44 (CptPort
uid 24697,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24698,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,35625,62000,36375"
)
tg (CPTG
uid 24699,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24700,0
va (VaSet
)
xt "63000,35500,66400,36700"
st "clock"
blo "63000,36500"
)
)
thePort (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 2
suid 9,0
)
)
)
*45 (CptPort
uid 24701,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24702,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,37625,62000,38375"
)
tg (CPTG
uid 24703,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24704,0
va (VaSet
)
xt "63000,37500,66300,38700"
st "reset"
blo "63000,38500"
)
)
thePort (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 3
suid 10,0
)
)
)
*46 (CptPort
uid 24705,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24706,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,29625,79750,30375"
)
tg (CPTG
uid 24707,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24708,0
va (VaSet
)
xt "69200,29500,78000,30700"
st "restartCounter"
ju 2
blo "78000,30500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "restartCounter"
t "std_logic"
o 6
suid 11,0
)
)
)
*47 (CptPort
uid 24709,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24710,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61250,31625,62000,32375"
)
tg (CPTG
uid 24711,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24712,0
va (VaSet
)
xt "63000,31500,67600,32700"
st "serialIn"
blo "63000,32500"
)
)
thePort (LogicalPort
decl (Decl
n "serialIn"
t "std_ulogic"
o 4
suid 12,0
)
)
)
*48 (CptPort
uid 24713,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24714,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69625,25250,70375,26000"
)
tg (CPTG
uid 24715,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24716,0
va (VaSet
)
xt "69000,27000,73200,28200"
st "shiftEn"
blo "69000,28000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "shiftEn"
t "std_ulogic"
o 7
suid 13,0
)
)
)
*49 (CptPort
uid 24717,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24718,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "79000,31625,79750,32375"
)
tg (CPTG
uid 24719,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 24720,0
va (VaSet
)
xt "73000,31500,78000,32700"
st "received"
ju 2
blo "78000,32500"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "received"
t "std_ulogic"
o 5
suid 14,0
)
)
)
]
shape (Rectangle
uid 24722,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "62000,26000,79000,40000"
)
oxt "36000,13000,53000,27000"
ttg (MlTextGroup
uid 24723,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*50 (Text
uid 24724,0
va (VaSet
font "Verdana,8,1"
)
xt "62250,40000,64550,41000"
st "ART"
blo "62250,40800"
tm "BdLibraryNameMgr"
)
*51 (Text
uid 24725,0
va (VaSet
font "Verdana,8,1"
)
xt "62250,40900,71750,41900"
st "receiverController"
blo "62250,41700"
tm "CptNameMgr"
)
*52 (Text
uid 24726,0
va (VaSet
font "Verdana,8,1"
)
xt "62250,41800,65050,42800"
st "I_ctl"
blo "62250,42600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 24727,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 24728,0
text (MLText
uid 24729,0
va (VaSet
font "Verdana,8,0"
)
xt "62000,43200,89400,45200"
st "baudrateCounterBitNb = baudrateCounterBitNb    ( positive )  
baudRateDivide       = baudRateDivide          ( positive )  "
)
header ""
)
elements [
(GiElement
name "baudrateCounterBitNb"
type "positive"
value "baudrateCounterBitNb"
)
(GiElement
name "baudRateDivide"
type "positive"
value "baudRateDivide"
)
]
)
connectByName 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*53 (Wire
uid 6763,0
shape (OrthoPolyLine
uid 6764,0
va (VaSet
vasetType 3
)
xt "54000,38000,61250,38000"
pts [
"54000,38000"
"61250,38000"
]
)
start &13
end &45
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 6767,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6768,0
va (VaSet
font "Verdana,12,0"
)
xt "54000,36600,58100,38000"
st "reset"
blo "54000,37800"
tm "WireNameMgr"
)
)
on &12
)
*54 (Wire
uid 16860,0
shape (OrthoPolyLine
uid 16861,0
va (VaSet
vasetType 3
)
xt "54000,36000,61250,36000"
pts [
"54000,36000"
"61250,36000"
]
)
start &14
end &44
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 16864,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 16865,0
va (VaSet
font "Verdana,12,0"
)
xt "54000,34600,57800,36000"
st "clock"
blo "54000,35800"
tm "WireNameMgr"
)
)
on &15
)
*55 (Wire
uid 23703,0
shape (OrthoPolyLine
uid 23704,0
va (VaSet
vasetType 3
)
xt "58000,16000,61250,16000"
pts [
"58000,16000"
"61250,16000"
]
)
end &24
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 23709,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23710,0
va (VaSet
font "Verdana,12,0"
)
xt "57000,14600,61100,16000"
st "reset"
blo "57000,15800"
tm "WireNameMgr"
)
)
on &12
)
*56 (Wire
uid 23711,0
shape (OrthoPolyLine
uid 23712,0
va (VaSet
vasetType 3
)
xt "58000,14000,61250,14000"
pts [
"58000,14000"
"61250,14000"
]
)
end &22
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23717,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23718,0
va (VaSet
font "Verdana,12,0"
)
xt "58000,12600,61800,14000"
st "clock"
blo "58000,13800"
tm "WireNameMgr"
)
)
on &15
)
*57 (Wire
uid 23719,0
optionalChildren [
*58 (BdJunction
uid 24771,0
ps "OnConnectorStrategy"
shape (Circle
uid 24772,0
va (VaSet
vasetType 1
)
xt "55600,9600,56400,10400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 23720,0
va (VaSet
vasetType 3
)
xt "54000,10000,61250,10000"
pts [
"54000,10000"
"61250,10000"
]
)
start &17
end &25
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 23725,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23726,0
va (VaSet
font "Verdana,12,0"
)
xt "54000,8700,59500,10100"
st "serialIn"
blo "54000,9900"
tm "WireNameMgr"
)
)
on &16
)
*59 (Wire
uid 23729,0
shape (OrthoPolyLine
uid 23730,0
va (VaSet
vasetType 3
)
xt "70000,18750,70000,25250"
pts [
"70000,25250"
"70000,18750"
]
)
start &48
end &26
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23736,0
va (VaSet
font "Verdana,12,0"
)
xt "71000,23600,76100,25000"
st "shiftEn"
blo "71000,24800"
tm "WireNameMgr"
)
)
on &20
)
*60 (Wire
uid 23752,0
shape (OrthoPolyLine
uid 23753,0
va (VaSet
vasetType 3
)
xt "79750,30000,86250,30000"
pts [
"79750,30000"
"86250,30000"
]
)
start &46
end &34
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23758,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23759,0
va (VaSet
font "Verdana,12,0"
)
xt "79000,28600,90000,30000"
st "restartCounter"
blo "79000,29800"
tm "WireNameMgr"
)
)
on &18
)
*61 (Wire
uid 23762,0
shape (OrthoPolyLine
uid 23763,0
va (VaSet
vasetType 3
)
xt "83000,34000,86250,34000"
pts [
"83000,34000"
"86250,34000"
]
)
end &32
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23768,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23769,0
va (VaSet
font "Verdana,12,0"
)
xt "83000,32600,86800,34000"
st "clock"
blo "83000,33800"
tm "WireNameMgr"
)
)
on &15
)
*62 (Wire
uid 23770,0
shape (OrthoPolyLine
uid 23771,0
va (VaSet
vasetType 3
)
xt "83000,36000,86250,36000"
pts [
"83000,36000"
"86250,36000"
]
)
end &33
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 23776,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23777,0
va (VaSet
font "Verdana,12,0"
)
xt "82000,34600,86100,36000"
st "reset"
blo "82000,35800"
tm "WireNameMgr"
)
)
on &12
)
*63 (Wire
uid 23780,0
shape (OrthoPolyLine
uid 23781,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "58000,22000,107000,30000"
pts [
"103750,30000"
"107000,30000"
"107000,22000"
"58000,22000"
"58000,30000"
"61250,30000"
]
)
start &31
end &43
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 23786,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 23787,0
va (VaSet
font "Verdana,12,0"
)
xt "105000,28600,112800,30000"
st "baudCount"
blo "105000,29800"
tm "WireNameMgr"
)
)
on &19
)
*64 (Wire
uid 24526,0
shape (OrthoPolyLine
uid 24527,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78750,10000,111000,10000"
pts [
"78750,10000"
"111000,10000"
]
)
start &23
end &38
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24530,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24531,0
va (VaSet
font "Verdana,12,0"
)
xt "103000,8600,109600,10000"
st "parallOut"
blo "103000,9800"
tm "WireNameMgr"
)
)
on &39
)
*65 (Wire
uid 24545,0
shape (OrthoPolyLine
uid 24546,0
va (VaSet
vasetType 3
)
xt "79750,32000,111000,44000"
pts [
"79750,32000"
"81000,32000"
"81000,44000"
"111000,44000"
]
)
start &49
end &40
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24549,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24550,0
va (VaSet
font "Verdana,12,0"
)
xt "106000,42700,112100,44100"
st "received"
blo "106000,43900"
tm "WireNameMgr"
)
)
on &41
)
*66 (Wire
uid 24765,0
shape (OrthoPolyLine
uid 24766,0
va (VaSet
vasetType 3
)
xt "56000,10000,61250,32000"
pts [
"61250,32000"
"56000,32000"
"56000,10000"
]
)
start &47
end &58
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 24769,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 24770,0
va (VaSet
font "Verdana,12,0"
)
xt "55000,30700,60500,32100"
st "serialIn"
blo "55000,31900"
tm "WireNameMgr"
)
)
on &16
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 0
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "65535,0,0"
)
packageList *67 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*68 (Text
uid 573,0
va (VaSet
font "Verdana,8,1"
)
xt "24000,-12000,30900,-11000"
st "Package List"
blo "24000,-11200"
)
*69 (MLText
uid 574,0
va (VaSet
)
xt "24000,-11100,42300,-5100"
st "LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.all;
LIBRARY common;
  USE common.CommonLib.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*70 (Text
uid 46,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,0,32500,1200"
st "Compiler Directives"
blo "20000,1000"
)
*71 (Text
uid 47,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,1400,35100,2600"
st "Pre-module directives:"
blo "20000,2400"
)
*72 (MLText
uid 48,0
va (VaSet
isHidden 1
)
xt "20000,2800,32100,5200"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*73 (Text
uid 49,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,5600,35700,6800"
st "Post-module directives:"
blo "20000,6600"
)
*74 (MLText
uid 50,0
va (VaSet
isHidden 1
)
xt "20000,7000,20000,7000"
tm "BdCompilerDirectivesTextMgr"
)
*75 (Text
uid 51,0
va (VaSet
isHidden 1
font "Verdana,10,1"
)
xt "20000,7200,35200,8400"
st "End-module directives:"
blo "20000,8200"
)
*76 (MLText
uid 52,0
va (VaSet
isHidden 1
)
xt "20000,1200,20000,1200"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "-8,-8,1928,1048"
viewArea "22374,-13633,165049,63887"
cachedDiagramExtent "20000,-12000,138500,62000"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\SUN\\PREA309_HPLJ3005DN.PRINTERS.SYSTEM.SION.HEVs,winspool,"
fileName "\\\\EIV\\a309_hplj4050.electro.eiv"
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
unixPaperWidth 595
unixPaperHeight 842
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
unixPaperName "A4  (210mm x 297mm)"
windowsPaperName "A4"
windowsPaperType 9
scale 67
titlesVisible 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "24000,-12000"
lastUid 24803,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "65535,0,0"
)
xt "200,200,3200,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "Verdana,8,0"
)
xt "450,2150,1450,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Verdana,10,1"
)
xt "1000,1000,4400,2200"
st "Panel0"
blo "1000,2000"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "40000,56832,65535"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*77 (Text
va (VaSet
)
xt "2100,3000,6700,4200"
st "<library>"
blo "2100,4000"
tm "BdLibraryNameMgr"
)
*78 (Text
va (VaSet
)
xt "2100,4200,6200,5400"
st "<block>"
blo "2100,5200"
tm "BlkNameMgr"
)
*79 (Text
va (VaSet
)
xt "2100,5400,3300,6600"
st "I0"
blo "2100,6400"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "2100,13000,2100,13000"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*80 (Text
va (VaSet
)
xt "-100,3000,2200,4000"
st "Library"
blo "-100,3800"
)
*81 (Text
va (VaSet
)
xt "-100,4000,5900,5000"
st "MWComponent"
blo "-100,4800"
)
*82 (Text
va (VaSet
)
xt "-100,5000,500,6000"
st "I0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*83 (Text
va (VaSet
)
xt "900,3000,3200,4000"
st "Library"
blo "900,3800"
tm "BdLibraryNameMgr"
)
*84 (Text
va (VaSet
)
xt "900,4000,6400,5000"
st "SaComponent"
blo "900,4800"
tm "CptNameMgr"
)
*85 (Text
va (VaSet
)
xt "900,5000,1500,6000"
st "I0"
blo "900,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6100,1000,-6100,1000"
)
header ""
)
elements [
]
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-100,0,8100,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*86 (Text
va (VaSet
)
xt "400,3000,2700,4000"
st "Library"
blo "400,3800"
)
*87 (Text
va (VaSet
)
xt "400,4000,6500,5000"
st "VhdlComponent"
blo "400,4800"
)
*88 (Text
va (VaSet
)
xt "400,5000,1000,6000"
st "I0"
blo "400,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-6600,1000,-6600,1000"
)
header ""
)
elements [
]
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-600,0,8600,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
va (VaSet
)
xt "-100,3000,2200,4000"
st "Library"
blo "-100,3800"
)
*90 (Text
va (VaSet
)
xt "-100,4000,7000,5000"
st "VerilogComponent"
blo "-100,4800"
)
*91 (Text
va (VaSet
)
xt "-100,5000,500,6000"
st "I0"
blo "-100,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
isHidden 1
)
xt "-7100,1000,-7100,1000"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,32768"
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*92 (Text
va (VaSet
)
xt "3300,3700,4500,4700"
st "eb1"
blo "3300,4500"
tm "HdlTextNameMgr"
)
*93 (Text
va (VaSet
)
xt "3300,4700,3700,5700"
st "1"
blo "3300,5500"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,3200,1400"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
)
xt "-350,-600,250,400"
st "G"
blo "-350,200"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "-2875,-375,-2875,-375"
ju 2
blo "-2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "2875,-375,2875,-375"
blo "2875,-375"
tm "SignalTypeMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
isHidden 1
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "WireNameMgr"
)
s (Text
va (VaSet
font "Verdana,12,0"
)
xt "3000,500,3000,500"
blo "3000,500"
tm "SignalTypeMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,2600,1400"
st "sig0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "Verdana,12,0"
)
xt "0,0,3900,1400"
st "dbus0"
blo "0,1200"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineStyle 3
lineWidth 1
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,2600,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1500,2200"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,50000"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
xt "0,0,5000,1200"
st "Auto list"
)
second (MLText
va (VaSet
)
xt "0,1000,9600,2200"
st "User defined list"
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,18500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
)
xt "300,250,700,1250"
st "1"
blo "300,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*94 (Text
va (VaSet
font "Verdana,8,1"
)
xt "13200,20000,21100,21000"
st "Frame Declarations"
blo "13200,20800"
)
*95 (MLText
va (VaSet
)
xt "13200,21000,13200,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "28160,28160,28160"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1300,11000,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1650"
)
num (Text
va (VaSet
)
xt "300,250,700,1250"
st "1"
blo "300,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
va (VaSet
font "Verdana,8,1"
)
xt "13200,20000,21100,21000"
st "Frame Declarations"
blo "13200,20800"
)
*97 (MLText
va (VaSet
)
xt "13200,21000,13200,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1400,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
isHidden 1
font "Verdana,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Verdana,8,1"
)
xt "24000,-5600,31000,-4600"
st "Declarations"
blo "24000,-4800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Verdana,8,1"
)
xt "24000,-4700,27400,-3700"
st "Ports:"
blo "24000,-3900"
)
preUserLabel (Text
uid 4,0
va (VaSet
font "Verdana,8,1"
)
xt "24000,700,28800,1700"
st "Pre User:"
blo "24000,1500"
)
preUserText (MLText
uid 5,0
va (VaSet
)
xt "26000,1600,68300,2800"
st "constant baudrateCounterBitNb: positive := requiredBitNb(baudRateDivide-1);"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Verdana,8,1"
)
xt "24000,2500,33000,3500"
st "Diagram Signals:"
blo "24000,3300"
)
postUserLabel (Text
uid 7,0
va (VaSet
font "Verdana,8,1"
)
xt "24000,6100,30000,7100"
st "Post User:"
blo "24000,6900"
)
postUserText (MLText
uid 8,0
va (VaSet
)
xt "24000,-5600,24000,-5600"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 233,0
usingSuid 1
emptyRow *98 (LEmptyRow
)
uid 5534,0
optionalChildren [
*99 (RefLabelRowHdr
)
*100 (TitleRowHdr
)
*101 (FilterRowHdr
)
*102 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*103 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*104 (GroupColHdr
tm "GroupColHdrMgr"
)
*105 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*106 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*107 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*108 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*109 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*110 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*111 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset"
t "std_ulogic"
o 2
suid 7,0
)
)
uid 5491,0
)
*112 (LeafLogPort
port (LogicalPort
decl (Decl
n "clock"
t "std_ulogic"
o 1
suid 163,0
)
)
uid 16913,0
)
*113 (LeafLogPort
port (LogicalPort
decl (Decl
n "serialIn"
t "std_ulogic"
o 3
suid 223,0
)
)
uid 23692,0
)
*114 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "restartCounter"
t "std_logic"
o 8
suid 227,0
)
)
uid 23790,0
)
*115 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "baudCount"
t "unsigned"
b "(baudrateCounterBitNb-1 DOWNTO 0)"
o 6
suid 230,0
)
)
uid 24096,0
)
*116 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "shiftEn"
t "std_ulogic"
o 9
suid 231,0
)
)
uid 24228,0
)
*117 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "parallOut"
t "std_ulogic_vector"
b "(dataBitNb-1 DOWNTO 0)"
o 4
suid 232,0
)
)
uid 24518,0
)
*118 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "received"
t "std_ulogic"
o 9
suid 233,0
)
)
uid 24537,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 5547,0
optionalChildren [
*119 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *120 (MRCItem
litem &98
pos 8
dimension 20
)
uid 5549,0
optionalChildren [
*121 (MRCItem
litem &99
pos 0
dimension 20
uid 5550,0
)
*122 (MRCItem
litem &100
pos 1
dimension 23
uid 5551,0
)
*123 (MRCItem
litem &101
pos 2
hidden 1
dimension 20
uid 5552,0
)
*124 (MRCItem
litem &111
pos 0
dimension 20
uid 5492,0
)
*125 (MRCItem
litem &112
pos 2
dimension 20
uid 16914,0
)
*126 (MRCItem
litem &113
pos 3
dimension 20
uid 23693,0
)
*127 (MRCItem
litem &114
pos 5
dimension 20
uid 23791,0
)
*128 (MRCItem
litem &115
pos 6
dimension 20
uid 24097,0
)
*129 (MRCItem
litem &116
pos 7
dimension 20
uid 24229,0
)
*130 (MRCItem
litem &117
pos 1
dimension 20
uid 24517,0
)
*131 (MRCItem
litem &118
pos 4
dimension 20
uid 24536,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 5553,0
optionalChildren [
*132 (MRCItem
litem &102
pos 0
dimension 20
uid 5554,0
)
*133 (MRCItem
litem &104
pos 1
dimension 50
uid 5555,0
)
*134 (MRCItem
litem &105
pos 2
dimension 100
uid 5556,0
)
*135 (MRCItem
litem &106
pos 3
dimension 50
uid 5557,0
)
*136 (MRCItem
litem &107
pos 4
dimension 100
uid 5558,0
)
*137 (MRCItem
litem &108
pos 5
dimension 100
uid 5559,0
)
*138 (MRCItem
litem &109
pos 6
dimension 50
uid 5560,0
)
*139 (MRCItem
litem &110
pos 7
dimension 80
uid 5561,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 5548,0
vaOverrides [
]
)
]
)
uid 5533,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *140 (LEmptyRow
)
uid 5563,0
optionalChildren [
*141 (RefLabelRowHdr
)
*142 (TitleRowHdr
)
*143 (FilterRowHdr
)
*144 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*145 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*146 (GroupColHdr
tm "GroupColHdrMgr"
)
*147 (NameColHdr
tm "GenericNameColHdrMgr"
)
*148 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*149 (InitColHdr
tm "GenericValueColHdrMgr"
)
*150 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*151 (EolColHdr
tm "GenericEolColHdrMgr"
)
*152 (LogGeneric
generic (GiElement
name "dataBitNb"
type "positive"
value "8"
)
uid 24035,0
)
*153 (LogGeneric
generic (GiElement
name "baudRateDivide"
type "positive"
value "2"
)
uid 24535,0
)
]
)
pdm (PhysicalDM
uid 5575,0
optionalChildren [
*154 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *155 (MRCItem
litem &140
pos 2
dimension 20
)
uid 5577,0
optionalChildren [
*156 (MRCItem
litem &141
pos 0
dimension 20
uid 5578,0
)
*157 (MRCItem
litem &142
pos 1
dimension 23
uid 5579,0
)
*158 (MRCItem
litem &143
pos 2
hidden 1
dimension 20
uid 5580,0
)
*159 (MRCItem
litem &152
pos 0
dimension 20
uid 24034,0
)
*160 (MRCItem
litem &153
pos 1
dimension 20
uid 24534,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 5581,0
optionalChildren [
*161 (MRCItem
litem &144
pos 0
dimension 20
uid 5582,0
)
*162 (MRCItem
litem &146
pos 1
dimension 50
uid 5583,0
)
*163 (MRCItem
litem &147
pos 2
dimension 100
uid 5584,0
)
*164 (MRCItem
litem &148
pos 3
dimension 100
uid 5585,0
)
*165 (MRCItem
litem &149
pos 4
dimension 50
uid 5586,0
)
*166 (MRCItem
litem &150
pos 5
dimension 50
uid 5587,0
)
*167 (MRCItem
litem &151
pos 6
dimension 80
uid 5588,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 5576,0
vaOverrides [
]
)
]
)
uid 5562,0
type 1
)
activeModelName "BlockDiag"
)
