{
  "design": {
    "design_info": {
      "boundary_crc": "0x76C68801ED8753CE",
      "device": "xc7s15ftgb196-2",
      "gen_directory": "../../../../ila_la.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "axis_data_fifo_0": "",
      "proc_sys_reset_0": "",
      "system_ila_0": "",
      "uart_0": "",
      "clk_wiz_0": "",
      "iic_in_0": "",
      "blinker_0": ""
    },
    "ports": {
      "clk50": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk50",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "sda": {
        "direction": "I"
      },
      "scl": {
        "direction": "I"
      },
      "nRESET": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "uart_txd": {
        "direction": "O"
      },
      "led_alive": {
        "direction": "O"
      },
      "led_act": {
        "direction": "O"
      }
    },
    "components": {
      "axis_data_fifo_0": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "design_1_axis_data_fifo_0_0",
        "xci_path": "ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xci",
        "inst_hier_path": "axis_data_fifo_0"
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_0",
        "xci_path": "ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0"
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_1_system_ila_0_0",
        "xci_path": "ip/design_1_system_ila_0_0/design_1_system_ila_0_0.xci",
        "inst_hier_path": "system_ila_0",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "4096"
          },
          "C_INPUT_PIPE_STAGES": {
            "value": "1"
          },
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_OF_PROBES": {
            "value": "2"
          },
          "C_SLOT_0_AXIS_TDATA_WIDTH": {
            "value": "8"
          },
          "C_SLOT_0_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          }
        }
      },
      "uart_0": {
        "vlnv": "xilinx.com:module_ref:uart:1.0",
        "xci_name": "design_1_uart_0_0",
        "xci_path": "ip/design_1_uart_0_0/design_1_uart_0_0.xci",
        "inst_hier_path": "uart_0",
        "parameters": {
          "CLKFREQ": {
            "value": "50000000"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "uart",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "uart_out": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0",
            "port_maps": {
              "RxD": {
                "physical_name": "rxd",
                "direction": "I"
              },
              "TxD": {
                "physical_name": "txd",
                "direction": "O"
              }
            }
          },
          "m_axi": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          },
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axi:s_axi",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "200.0"
          },
          "CLKOUT1_JITTER": {
            "value": "192.113"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50"
          },
          "CLKOUT2_JITTER": {
            "value": "285.743"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "10"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_50"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_10"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "20.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "20.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "100"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_IN_FREQ": {
            "value": "50"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "iic_in_0": {
        "vlnv": "xilinx.com:module_ref:iic_in:1.0",
        "xci_name": "design_1_iic_in_0_0",
        "xci_path": "ip/design_1_iic_in_0_0/design_1_iic_in_0_0.xci",
        "inst_hier_path": "iic_in_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "iic_in",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "sda": {
            "direction": "I"
          },
          "scl": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "sda_stable": {
            "direction": "O"
          },
          "scl_stable": {
            "direction": "O"
          },
          "serial_out": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "serial_v": {
            "direction": "O"
          }
        }
      },
      "blinker_0": {
        "vlnv": "xilinx.com:module_ref:blinker:1.0",
        "xci_name": "design_1_blinker_0_0",
        "xci_path": "ip/design_1_blinker_0_0/design_1_blinker_0_0.xci",
        "inst_hier_path": "blinker_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "blinker",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_50": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "act": {
            "direction": "I"
          },
          "led_alive": {
            "direction": "O"
          },
          "led_act": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "axis_data_fifo_0_M_AXIS": {
        "interface_ports": [
          "axis_data_fifo_0/M_AXIS",
          "uart_0/s_axi"
        ]
      }
    },
    "nets": {
      "blinker_0_led_act": {
        "ports": [
          "blinker_0/led_act",
          "led_act"
        ]
      },
      "blinker_0_led_alive": {
        "ports": [
          "blinker_0/led_alive",
          "led_alive"
        ]
      },
      "clk50_1": {
        "ports": [
          "clk_wiz_0/clk_50",
          "axis_data_fifo_0/s_axis_aclk",
          "proc_sys_reset_0/slowest_sync_clk",
          "uart_0/clk",
          "iic_in_0/clk",
          "blinker_0/clk_50"
        ]
      },
      "clk50_2": {
        "ports": [
          "clk50",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_10": {
        "ports": [
          "clk_wiz_0/clk_10",
          "system_ila_0/clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_0/dcm_locked"
        ]
      },
      "ext_reset_in_0_1": {
        "ports": [
          "nRESET",
          "proc_sys_reset_0/ext_reset_in",
          "clk_wiz_0/resetn"
        ]
      },
      "iic_in_0_scl_stable": {
        "ports": [
          "iic_in_0/scl_stable",
          "system_ila_0/probe1"
        ]
      },
      "iic_in_0_sda_stable": {
        "ports": [
          "iic_in_0/sda_stable",
          "system_ila_0/probe0"
        ]
      },
      "iic_in_0_serial_out": {
        "ports": [
          "iic_in_0/serial_out",
          "axis_data_fifo_0/s_axis_tdata"
        ]
      },
      "iic_in_0_serial_v": {
        "ports": [
          "iic_in_0/serial_v",
          "axis_data_fifo_0/s_axis_tvalid",
          "blinker_0/act"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_0/peripheral_aresetn",
          "axis_data_fifo_0/s_axis_aresetn"
        ]
      },
      "proc_sys_reset_0_peripheral_reset": {
        "ports": [
          "proc_sys_reset_0/peripheral_reset",
          "iic_in_0/rst",
          "blinker_0/rst"
        ]
      },
      "scl_0_1": {
        "ports": [
          "scl",
          "iic_in_0/scl"
        ]
      },
      "sda_0_1": {
        "ports": [
          "sda",
          "iic_in_0/sda"
        ]
      },
      "uart_0_txd": {
        "ports": [
          "uart_0/txd",
          "uart_txd"
        ]
      }
    }
  }
}