Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/new/two_comp.sv:10]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 's' [/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/new/two_comp.sv:11]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c_in' [/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/imports/design_source/select_adder.sv:68]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c_in' [/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/imports/design_source/select_adder.sv:20]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c_in' [/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/imports/design_source/select_adder.sv:24]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/new/multiplier_toplevel.sv:57]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'shift' [/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/new/multiplier_toplevel.sv:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'data_i' [/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/new/multiplier_toplevel.sv:78]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'data_q' [/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/new/multiplier_toplevel.sv:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [/home/ece385user/Documents/ece385/lab4/lab3.srcs/sources_1/new/multiplier_toplevel.sv:83]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
