Classic Timing Analyzer report for bit4_subtracters
Thu Dec 20 16:18:23 2018
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                    ;
+------------------------------+-------+---------------+-------------+------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+---------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 13.420 ns   ; b[0] ; diff[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To      ;
+-------+-------------------+-----------------+------+---------+
; N/A   ; None              ; 13.420 ns       ; b[0] ; diff[3] ;
; N/A   ; None              ; 13.402 ns       ; b[1] ; diff[3] ;
; N/A   ; None              ; 13.192 ns       ; a[0] ; diff[3] ;
; N/A   ; None              ; 13.038 ns       ; a[1] ; diff[3] ;
; N/A   ; None              ; 12.913 ns       ; b[2] ; diff[3] ;
; N/A   ; None              ; 12.777 ns       ; b[0] ; diff[4] ;
; N/A   ; None              ; 12.769 ns       ; b[0] ; bo_out  ;
; N/A   ; None              ; 12.759 ns       ; b[1] ; diff[4] ;
; N/A   ; None              ; 12.751 ns       ; b[1] ; bo_out  ;
; N/A   ; None              ; 12.549 ns       ; a[0] ; diff[4] ;
; N/A   ; None              ; 12.541 ns       ; a[0] ; bo_out  ;
; N/A   ; None              ; 12.395 ns       ; a[1] ; diff[4] ;
; N/A   ; None              ; 12.387 ns       ; a[1] ; bo_out  ;
; N/A   ; None              ; 12.270 ns       ; b[2] ; diff[4] ;
; N/A   ; None              ; 12.262 ns       ; b[2] ; bo_out  ;
; N/A   ; None              ; 12.226 ns       ; a[3] ; diff[3] ;
; N/A   ; None              ; 12.204 ns       ; b[0] ; diff[0] ;
; N/A   ; None              ; 11.981 ns       ; a[0] ; diff[0] ;
; N/A   ; None              ; 11.961 ns       ; a[2] ; diff[3] ;
; N/A   ; None              ; 11.876 ns       ; b[0] ; diff[2] ;
; N/A   ; None              ; 11.858 ns       ; b[1] ; diff[2] ;
; N/A   ; None              ; 11.828 ns       ; b[3] ; diff[3] ;
; N/A   ; None              ; 11.648 ns       ; a[0] ; diff[2] ;
; N/A   ; None              ; 11.583 ns       ; a[3] ; diff[4] ;
; N/A   ; None              ; 11.575 ns       ; a[3] ; bo_out  ;
; N/A   ; None              ; 11.494 ns       ; a[1] ; diff[2] ;
; N/A   ; None              ; 11.362 ns       ; b[2] ; diff[2] ;
; N/A   ; None              ; 11.318 ns       ; a[2] ; diff[4] ;
; N/A   ; None              ; 11.310 ns       ; a[2] ; bo_out  ;
; N/A   ; None              ; 11.184 ns       ; b[3] ; diff[4] ;
; N/A   ; None              ; 11.176 ns       ; b[3] ; bo_out  ;
; N/A   ; None              ; 10.976 ns       ; b[0] ; diff[1] ;
; N/A   ; None              ; 10.961 ns       ; b[1] ; diff[1] ;
; N/A   ; None              ; 10.751 ns       ; a[0] ; diff[1] ;
; N/A   ; None              ; 10.597 ns       ; a[1] ; diff[1] ;
; N/A   ; None              ; 10.544 ns       ; a[4] ; diff[4] ;
; N/A   ; None              ; 10.535 ns       ; a[4] ; bo_out  ;
; N/A   ; None              ; 10.413 ns       ; a[2] ; diff[2] ;
; N/A   ; None              ; 7.097 ns        ; b[4] ; diff[4] ;
; N/A   ; None              ; 7.083 ns        ; b[4] ; bo_out  ;
+-------+-------------------+-----------------+------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu Dec 20 16:18:23 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off bit4_subtracters -c bit4_subtracters --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Longest tpd from source pin "b[0]" to destination pin "diff[3]" is 13.420 ns
    Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AE8; Fanout = 3; PIN Node = 'b[0]'
    Info: 2: + IC(5.692 ns) + CELL(0.420 ns) = 6.972 ns; Loc. = LCCOMB_X20_Y25_N0; Fanout = 2; COMB Node = 'full_sub:u2|bo_out'
    Info: 3: + IC(0.250 ns) + CELL(0.420 ns) = 7.642 ns; Loc. = LCCOMB_X20_Y25_N2; Fanout = 2; COMB Node = 'full_sub:u3|bo_out'
    Info: 4: + IC(0.247 ns) + CELL(0.150 ns) = 8.039 ns; Loc. = LCCOMB_X20_Y25_N14; Fanout = 1; COMB Node = 'full_sub:u4|half_sub:u2|diff'
    Info: 5: + IC(2.573 ns) + CELL(2.808 ns) = 13.420 ns; Loc. = PIN_AE9; Fanout = 0; PIN Node = 'diff[3]'
    Info: Total cell delay = 4.658 ns ( 34.71 % )
    Info: Total interconnect delay = 8.762 ns ( 65.29 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 217 megabytes
    Info: Processing ended: Thu Dec 20 16:18:23 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


