#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jan  4 14:01:56 2025
# Process ID: 8648
# Current directory: C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.runs/synth_1
# Command line: vivado.exe -log TopModule.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopModule.tcl
# Log file: C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.runs/synth_1/TopModule.vds
# Journal file: C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TopModule.tcl -notrace
Command: synth_design -top TopModule -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11832
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1017.625 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopModule' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/sources_1/new/TopModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCDcnt_cas' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/sources_1/new/CascadableBCDCounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BCDcnt_cas' (1#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/sources_1/new/CascadableBCDCounter.v:23]
INFO: [Synth 8-6157] synthesizing module 'cnt_100M' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/sources_1/new/cnt_100M.v:23]
WARNING: [Synth 8-7071] port 'Q' of module 'BCDcnt_cas' is unconnected for instance 'u0' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/sources_1/new/cnt_100M.v:30]
WARNING: [Synth 8-7023] instance 'u0' of module 'BCDcnt_cas' has 5 connections declared, but only 4 given [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/sources_1/new/cnt_100M.v:30]
WARNING: [Synth 8-7071] port 'Q' of module 'BCDcnt_cas' is unconnected for instance 'u1' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/sources_1/new/cnt_100M.v:31]
WARNING: [Synth 8-7023] instance 'u1' of module 'BCDcnt_cas' has 5 connections declared, but only 4 given [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/sources_1/new/cnt_100M.v:31]
WARNING: [Synth 8-7071] port 'Q' of module 'BCDcnt_cas' is unconnected for instance 'u2' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/sources_1/new/cnt_100M.v:32]
WARNING: [Synth 8-7023] instance 'u2' of module 'BCDcnt_cas' has 5 connections declared, but only 4 given [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/sources_1/new/cnt_100M.v:32]
WARNING: [Synth 8-7071] port 'Q' of module 'BCDcnt_cas' is unconnected for instance 'u3' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/sources_1/new/cnt_100M.v:33]
WARNING: [Synth 8-7023] instance 'u3' of module 'BCDcnt_cas' has 5 connections declared, but only 4 given [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/sources_1/new/cnt_100M.v:33]
WARNING: [Synth 8-7071] port 'Q' of module 'BCDcnt_cas' is unconnected for instance 'u4' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/sources_1/new/cnt_100M.v:34]
WARNING: [Synth 8-7023] instance 'u4' of module 'BCDcnt_cas' has 5 connections declared, but only 4 given [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/sources_1/new/cnt_100M.v:34]
WARNING: [Synth 8-7071] port 'Q' of module 'BCDcnt_cas' is unconnected for instance 'u5' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/sources_1/new/cnt_100M.v:35]
WARNING: [Synth 8-7023] instance 'u5' of module 'BCDcnt_cas' has 5 connections declared, but only 4 given [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/sources_1/new/cnt_100M.v:35]
WARNING: [Synth 8-7071] port 'Q' of module 'BCDcnt_cas' is unconnected for instance 'u6' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/sources_1/new/cnt_100M.v:36]
WARNING: [Synth 8-7023] instance 'u6' of module 'BCDcnt_cas' has 5 connections declared, but only 4 given [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/sources_1/new/cnt_100M.v:36]
INFO: [Synth 8-6155] done synthesizing module 'cnt_100M' (2#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/sources_1/new/cnt_100M.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevensegmentdecoder' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/sources_1/new/sevensegmentdecoder.v:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/sources_1/new/sevensegmentdecoder.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sevensegmentdecoder' (3#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/sources_1/new/sevensegmentdecoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TopModule' (4#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/sources_1/new/TopModule.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.625 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.625 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.625 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1017.625 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1058.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1058.004 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1058.004 ; gain = 40.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1058.004 ; gain = 40.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1058.004 ; gain = 40.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1058.004 ; gain = 40.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 9     
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 9     
	  16 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1058.004 ; gain = 40.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1058.004 ; gain = 40.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1058.004 ; gain = 40.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1060.125 ; gain = 42.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1067.438 ; gain = 49.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1067.438 ; gain = 49.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1067.438 ; gain = 49.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1067.438 ; gain = 49.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1067.438 ; gain = 49.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1067.438 ; gain = 49.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     9|
|3     |LUT3 |     9|
|4     |LUT4 |    34|
|5     |LUT5 |     4|
|6     |LUT6 |     2|
|7     |FDRE |    36|
|8     |IBUF |     2|
|9     |OBUF |    16|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1067.438 ; gain = 49.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 1067.438 ; gain = 9.434
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1067.438 ; gain = 49.812
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1079.477 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1086.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1086.469 ; gain = 68.844
INFO: [Common 17-1381] The checkpoint 'C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab06_BCDCounter/BCDCounter.runs/synth_1/TopModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopModule_utilization_synth.rpt -pb TopModule_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan  4 14:02:33 2025...
